
bionic_hand_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009554  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000033c  08009724  08009724  0000a724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a60  08009a60  0000b06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009a60  08009a60  0000aa60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a68  08009a68  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a68  08009a68  0000aa68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009a6c  08009a6c  0000aa6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08009a70  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004cd0  2000006c  08009adc  0000b06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004d3c  08009adc  0000bd3c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ac3d  00000000  00000000  0000b09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b1c  00000000  00000000  00025cd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001638  00000000  00000000  000297f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000113f  00000000  00000000  0002ae30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004701  00000000  00000000  0002bf6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001931d  00000000  00000000  00030670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ddc5e  00000000  00000000  0004998d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001275eb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006828  00000000  00000000  00127630  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0012de58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800970c 	.word	0x0800970c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	0800970c 	.word	0x0800970c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005f4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005f8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005fc:	f003 0301 	and.w	r3, r3, #1
 8000600:	2b00      	cmp	r3, #0
 8000602:	d013      	beq.n	800062c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000604:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000608:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800060c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000610:	2b00      	cmp	r3, #0
 8000612:	d00b      	beq.n	800062c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000614:	e000      	b.n	8000618 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000616:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000618:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	2b00      	cmp	r3, #0
 8000620:	d0f9      	beq.n	8000616 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000622:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000626:	687a      	ldr	r2, [r7, #4]
 8000628:	b2d2      	uxtb	r2, r2
 800062a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800062c:	687b      	ldr	r3, [r7, #4]
}
 800062e:	4618      	mov	r0, r3
 8000630:	370c      	adds	r7, #12
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr

0800063a <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 800063a:	b580      	push	{r7, lr}
 800063c:	b086      	sub	sp, #24
 800063e:	af00      	add	r7, sp, #0
 8000640:	60f8      	str	r0, [r7, #12]
 8000642:	60b9      	str	r1, [r7, #8]
 8000644:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000646:	2300      	movs	r3, #0
 8000648:	617b      	str	r3, [r7, #20]
 800064a:	e009      	b.n	8000660 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 800064c:	68bb      	ldr	r3, [r7, #8]
 800064e:	1c5a      	adds	r2, r3, #1
 8000650:	60ba      	str	r2, [r7, #8]
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	4618      	mov	r0, r3
 8000656:	f7ff ffc9 	bl	80005ec <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800065a:	697b      	ldr	r3, [r7, #20]
 800065c:	3301      	adds	r3, #1
 800065e:	617b      	str	r3, [r7, #20]
 8000660:	697a      	ldr	r2, [r7, #20]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	429a      	cmp	r2, r3
 8000666:	dbf1      	blt.n	800064c <_write+0x12>
  }
  return len;
 8000668:	687b      	ldr	r3, [r7, #4]
}
 800066a:	4618      	mov	r0, r3
 800066c:	3718      	adds	r7, #24
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
	...

08000674 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000674:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000676:	b091      	sub	sp, #68	@ 0x44
 8000678:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800067a:	f000 ff05 	bl	8001488 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800067e:	f000 f90d 	bl	800089c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000682:	f000 fa87 	bl	8000b94 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000686:	f000 f97b 	bl	8000980 <MX_TIM2_Init>
  MX_TIM3_Init();
 800068a:	f000 f9f3 	bl	8000a74 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800068e:	f000 fa57 	bl	8000b40 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	printf("Starting polling echo test...\n");
 8000692:	486c      	ldr	r0, [pc, #432]	@ (8000844 <main+0x1d0>)
 8000694:	f007 fc8a 	bl	8007fac <puts>
	HAL_UART_Receive_IT(&huart1, &received_byte, 1);
 8000698:	2201      	movs	r2, #1
 800069a:	496b      	ldr	r1, [pc, #428]	@ (8000848 <main+0x1d4>)
 800069c:	486b      	ldr	r0, [pc, #428]	@ (800084c <main+0x1d8>)
 800069e:	f002 fffd 	bl	800369c <HAL_UART_Receive_IT>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80006a2:	2100      	movs	r1, #0
 80006a4:	486a      	ldr	r0, [pc, #424]	@ (8000850 <main+0x1dc>)
 80006a6:	f002 f9fb 	bl	8002aa0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80006aa:	2104      	movs	r1, #4
 80006ac:	4868      	ldr	r0, [pc, #416]	@ (8000850 <main+0x1dc>)
 80006ae:	f002 f9f7 	bl	8002aa0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80006b2:	2108      	movs	r1, #8
 80006b4:	4866      	ldr	r0, [pc, #408]	@ (8000850 <main+0x1dc>)
 80006b6:	f002 f9f3 	bl	8002aa0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80006ba:	210c      	movs	r1, #12
 80006bc:	4864      	ldr	r0, [pc, #400]	@ (8000850 <main+0x1dc>)
 80006be:	f002 f9ef 	bl	8002aa0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80006c2:	2100      	movs	r1, #0
 80006c4:	4863      	ldr	r0, [pc, #396]	@ (8000854 <main+0x1e0>)
 80006c6:	f002 f9eb 	bl	8002aa0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80006ca:	2104      	movs	r1, #4
 80006cc:	4861      	ldr	r0, [pc, #388]	@ (8000854 <main+0x1e0>)
 80006ce:	f002 f9e7 	bl	8002aa0 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80006d2:	f003 ff5f 	bl	8004594 <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of uartRxSemaphore */
  uartRxSemaphoreHandle = osSemaphoreNew(1, 1, &uartRxSemaphore_attributes);
 80006d6:	4a60      	ldr	r2, [pc, #384]	@ (8000858 <main+0x1e4>)
 80006d8:	2101      	movs	r1, #1
 80006da:	2001      	movs	r0, #1
 80006dc:	f004 f836 	bl	800474c <osSemaphoreNew>
 80006e0:	4603      	mov	r3, r0
 80006e2:	4a5e      	ldr	r2, [pc, #376]	@ (800085c <main+0x1e8>)
 80006e4:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of servoAnglesQueue */
  servoAnglesQueueHandle = osMessageQueueNew (1, sizeof(ServoAngles_t), &servoAnglesQueue_attributes);
 80006e6:	4a5e      	ldr	r2, [pc, #376]	@ (8000860 <main+0x1ec>)
 80006e8:	2118      	movs	r1, #24
 80006ea:	2001      	movs	r0, #1
 80006ec:	f004 f94e 	bl	800498c <osMessageQueueNew>
 80006f0:	4603      	mov	r3, r0
 80006f2:	4a5c      	ldr	r2, [pc, #368]	@ (8000864 <main+0x1f0>)
 80006f4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of uartReceiveTask */
  uartReceiveTaskHandle = osThreadNew(StartUartReceiveTask, NULL, &uartReceiveTask_attributes);
 80006f6:	4a5c      	ldr	r2, [pc, #368]	@ (8000868 <main+0x1f4>)
 80006f8:	2100      	movs	r1, #0
 80006fa:	485c      	ldr	r0, [pc, #368]	@ (800086c <main+0x1f8>)
 80006fc:	f003 ff94 	bl	8004628 <osThreadNew>
 8000700:	4603      	mov	r3, r0
 8000702:	4a5b      	ldr	r2, [pc, #364]	@ (8000870 <main+0x1fc>)
 8000704:	6013      	str	r3, [r2, #0]

  /* creation of servoControlTas */
  servoControlTasHandle = osThreadNew(StartServoControlTask, NULL, &servoControlTas_attributes);
 8000706:	4a5b      	ldr	r2, [pc, #364]	@ (8000874 <main+0x200>)
 8000708:	2100      	movs	r1, #0
 800070a:	485b      	ldr	r0, [pc, #364]	@ (8000878 <main+0x204>)
 800070c:	f003 ff8c 	bl	8004628 <osThreadNew>
 8000710:	4603      	mov	r3, r0
 8000712:	4a5a      	ldr	r2, [pc, #360]	@ (800087c <main+0x208>)
 8000714:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000716:	f003 ff61 	bl	80045dc <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (data_ready == 1)
 800071a:	4b59      	ldr	r3, [pc, #356]	@ (8000880 <main+0x20c>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	b2db      	uxtb	r3, r3
 8000720:	2b01      	cmp	r3, #1
 8000722:	d1fa      	bne.n	800071a <main+0xa6>
	  {
		  data_ready = 0;
 8000724:	4b56      	ldr	r3, [pc, #344]	@ (8000880 <main+0x20c>)
 8000726:	2200      	movs	r2, #0
 8000728:	701a      	strb	r2, [r3, #0]

		  int angles[6];
		  int checksum_received;

		  int parse_count = sscanf((char*)rx_buffer, "%d,%d,%d,%d,%d,%d,%d",
 800072a:	1d3b      	adds	r3, r7, #4
 800072c:	1d19      	adds	r1, r3, #4
 800072e:	1d3a      	adds	r2, r7, #4
 8000730:	463b      	mov	r3, r7
 8000732:	9304      	str	r3, [sp, #16]
 8000734:	1d3b      	adds	r3, r7, #4
 8000736:	3314      	adds	r3, #20
 8000738:	9303      	str	r3, [sp, #12]
 800073a:	1d3b      	adds	r3, r7, #4
 800073c:	3310      	adds	r3, #16
 800073e:	9302      	str	r3, [sp, #8]
 8000740:	1d3b      	adds	r3, r7, #4
 8000742:	330c      	adds	r3, #12
 8000744:	9301      	str	r3, [sp, #4]
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	3308      	adds	r3, #8
 800074a:	9300      	str	r3, [sp, #0]
 800074c:	460b      	mov	r3, r1
 800074e:	494d      	ldr	r1, [pc, #308]	@ (8000884 <main+0x210>)
 8000750:	484d      	ldr	r0, [pc, #308]	@ (8000888 <main+0x214>)
 8000752:	f007 fc33 	bl	8007fbc <siscanf>
 8000756:	61f8      	str	r0, [r7, #28]
								   &angles[0], &angles[1], &angles[2],
								   &angles[3], &angles[4], &angles[5],
								   &checksum_received);

		  if (parse_count == 7)
 8000758:	69fb      	ldr	r3, [r7, #28]
 800075a:	2b07      	cmp	r3, #7
 800075c:	d16c      	bne.n	8000838 <main+0x1c4>
		  {
			  printf("Set of Angles Received: %d,%d,%d,%d,%d,%d,%d\n", angles[0], angles[1], angles[2], angles[3], angles[4], angles[5], checksum_received);
 800075e:	687c      	ldr	r4, [r7, #4]
 8000760:	68bd      	ldr	r5, [r7, #8]
 8000762:	68fe      	ldr	r6, [r7, #12]
 8000764:	693b      	ldr	r3, [r7, #16]
 8000766:	697a      	ldr	r2, [r7, #20]
 8000768:	69b9      	ldr	r1, [r7, #24]
 800076a:	6838      	ldr	r0, [r7, #0]
 800076c:	9003      	str	r0, [sp, #12]
 800076e:	9102      	str	r1, [sp, #8]
 8000770:	9201      	str	r2, [sp, #4]
 8000772:	9300      	str	r3, [sp, #0]
 8000774:	4633      	mov	r3, r6
 8000776:	462a      	mov	r2, r5
 8000778:	4621      	mov	r1, r4
 800077a:	4844      	ldr	r0, [pc, #272]	@ (800088c <main+0x218>)
 800077c:	f007 fbae 	bl	8007edc <iprintf>
			  int checksum_calculated = 0;
 8000780:	2300      	movs	r3, #0
 8000782:	627b      	str	r3, [r7, #36]	@ 0x24
			  for (int i = 0; i < 6; i++) {
 8000784:	2300      	movs	r3, #0
 8000786:	623b      	str	r3, [r7, #32]
 8000788:	e00b      	b.n	80007a2 <main+0x12e>
				  checksum_calculated ^= angles[i];
 800078a:	6a3b      	ldr	r3, [r7, #32]
 800078c:	009b      	lsls	r3, r3, #2
 800078e:	3328      	adds	r3, #40	@ 0x28
 8000790:	443b      	add	r3, r7
 8000792:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8000796:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000798:	4053      	eors	r3, r2
 800079a:	627b      	str	r3, [r7, #36]	@ 0x24
			  for (int i = 0; i < 6; i++) {
 800079c:	6a3b      	ldr	r3, [r7, #32]
 800079e:	3301      	adds	r3, #1
 80007a0:	623b      	str	r3, [r7, #32]
 80007a2:	6a3b      	ldr	r3, [r7, #32]
 80007a4:	2b05      	cmp	r3, #5
 80007a6:	ddf0      	ble.n	800078a <main+0x116>
			  }

			  if (checksum_calculated == checksum_received)
 80007a8:	683b      	ldr	r3, [r7, #0]
 80007aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80007ac:	429a      	cmp	r2, r3
 80007ae:	d13f      	bne.n	8000830 <main+0x1bc>
			  {
				  printf("OK -> Angles: %d,%d,%d,%d,%d,%d\n", angles[0], angles[1], angles[2], angles[3], angles[4], angles[5]);
 80007b0:	6878      	ldr	r0, [r7, #4]
 80007b2:	68bc      	ldr	r4, [r7, #8]
 80007b4:	68fd      	ldr	r5, [r7, #12]
 80007b6:	693b      	ldr	r3, [r7, #16]
 80007b8:	697a      	ldr	r2, [r7, #20]
 80007ba:	69b9      	ldr	r1, [r7, #24]
 80007bc:	9102      	str	r1, [sp, #8]
 80007be:	9201      	str	r2, [sp, #4]
 80007c0:	9300      	str	r3, [sp, #0]
 80007c2:	462b      	mov	r3, r5
 80007c4:	4622      	mov	r2, r4
 80007c6:	4601      	mov	r1, r0
 80007c8:	4831      	ldr	r0, [pc, #196]	@ (8000890 <main+0x21c>)
 80007ca:	f007 fb87 	bl	8007edc <iprintf>

				  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, map_angle_to_pulse(angles[0]));
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	4618      	mov	r0, r3
 80007d2:	f000 fa65 	bl	8000ca0 <map_angle_to_pulse>
 80007d6:	4602      	mov	r2, r0
 80007d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000850 <main+0x1dc>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	635a      	str	r2, [r3, #52]	@ 0x34
				  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, map_angle_to_pulse(angles[1]));
 80007de:	68bb      	ldr	r3, [r7, #8]
 80007e0:	4618      	mov	r0, r3
 80007e2:	f000 fa5d 	bl	8000ca0 <map_angle_to_pulse>
 80007e6:	4602      	mov	r2, r0
 80007e8:	4b19      	ldr	r3, [pc, #100]	@ (8000850 <main+0x1dc>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	639a      	str	r2, [r3, #56]	@ 0x38
				  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, map_angle_to_pulse(angles[2]));
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	4618      	mov	r0, r3
 80007f2:	f000 fa55 	bl	8000ca0 <map_angle_to_pulse>
 80007f6:	4602      	mov	r2, r0
 80007f8:	4b15      	ldr	r3, [pc, #84]	@ (8000850 <main+0x1dc>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	63da      	str	r2, [r3, #60]	@ 0x3c
				  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, map_angle_to_pulse(angles[3]));
 80007fe:	693b      	ldr	r3, [r7, #16]
 8000800:	4618      	mov	r0, r3
 8000802:	f000 fa4d 	bl	8000ca0 <map_angle_to_pulse>
 8000806:	4602      	mov	r2, r0
 8000808:	4b11      	ldr	r3, [pc, #68]	@ (8000850 <main+0x1dc>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	641a      	str	r2, [r3, #64]	@ 0x40
				  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, map_angle_to_pulse(angles[4]));
 800080e:	697b      	ldr	r3, [r7, #20]
 8000810:	4618      	mov	r0, r3
 8000812:	f000 fa45 	bl	8000ca0 <map_angle_to_pulse>
 8000816:	4602      	mov	r2, r0
 8000818:	4b0e      	ldr	r3, [pc, #56]	@ (8000854 <main+0x1e0>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	635a      	str	r2, [r3, #52]	@ 0x34
				  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, map_angle_to_pulse(angles[5]));
 800081e:	69bb      	ldr	r3, [r7, #24]
 8000820:	4618      	mov	r0, r3
 8000822:	f000 fa3d 	bl	8000ca0 <map_angle_to_pulse>
 8000826:	4602      	mov	r2, r0
 8000828:	4b0a      	ldr	r3, [pc, #40]	@ (8000854 <main+0x1e0>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	639a      	str	r2, [r3, #56]	@ 0x38
 800082e:	e774      	b.n	800071a <main+0xa6>
			  }
			  else {
				   printf("Error: Checksum mismatch!\n");
 8000830:	4818      	ldr	r0, [pc, #96]	@ (8000894 <main+0x220>)
 8000832:	f007 fbbb 	bl	8007fac <puts>
 8000836:	e770      	b.n	800071a <main+0xa6>
			  }
		  }
		  else {
			  printf("Error: Format mismatch! Parsed %d values.\n", parse_count);
 8000838:	69f9      	ldr	r1, [r7, #28]
 800083a:	4817      	ldr	r0, [pc, #92]	@ (8000898 <main+0x224>)
 800083c:	f007 fb4e 	bl	8007edc <iprintf>
	  if (data_ready == 1)
 8000840:	e76b      	b.n	800071a <main+0xa6>
 8000842:	bf00      	nop
 8000844:	08009768 	.word	0x08009768
 8000848:	20000170 	.word	0x20000170
 800084c:	20000118 	.word	0x20000118
 8000850:	20000088 	.word	0x20000088
 8000854:	200000d0 	.word	0x200000d0
 8000858:	080098e8 	.word	0x080098e8
 800085c:	2000016c 	.word	0x2000016c
 8000860:	080098d0 	.word	0x080098d0
 8000864:	20000168 	.word	0x20000168
 8000868:	08009888 	.word	0x08009888
 800086c:	08000d9d 	.word	0x08000d9d
 8000870:	20000160 	.word	0x20000160
 8000874:	080098ac 	.word	0x080098ac
 8000878:	08000e69 	.word	0x08000e69
 800087c:	20000164 	.word	0x20000164
 8000880:	200001b4 	.word	0x200001b4
 8000884:	08009788 	.word	0x08009788
 8000888:	20000174 	.word	0x20000174
 800088c:	080097a0 	.word	0x080097a0
 8000890:	080097d0 	.word	0x080097d0
 8000894:	080097f4 	.word	0x080097f4
 8000898:	08009810 	.word	0x08009810

0800089c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b094      	sub	sp, #80	@ 0x50
 80008a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008a2:	f107 031c 	add.w	r3, r7, #28
 80008a6:	2234      	movs	r2, #52	@ 0x34
 80008a8:	2100      	movs	r1, #0
 80008aa:	4618      	mov	r0, r3
 80008ac:	f007 fc8c 	bl	80081c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b0:	f107 0308 	add.w	r3, r7, #8
 80008b4:	2200      	movs	r2, #0
 80008b6:	601a      	str	r2, [r3, #0]
 80008b8:	605a      	str	r2, [r3, #4]
 80008ba:	609a      	str	r2, [r3, #8]
 80008bc:	60da      	str	r2, [r3, #12]
 80008be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008c0:	2300      	movs	r3, #0
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	4b2c      	ldr	r3, [pc, #176]	@ (8000978 <SystemClock_Config+0xdc>)
 80008c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c8:	4a2b      	ldr	r2, [pc, #172]	@ (8000978 <SystemClock_Config+0xdc>)
 80008ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80008d0:	4b29      	ldr	r3, [pc, #164]	@ (8000978 <SystemClock_Config+0xdc>)
 80008d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008d8:	607b      	str	r3, [r7, #4]
 80008da:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008dc:	2300      	movs	r3, #0
 80008de:	603b      	str	r3, [r7, #0]
 80008e0:	4b26      	ldr	r3, [pc, #152]	@ (800097c <SystemClock_Config+0xe0>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	4a25      	ldr	r2, [pc, #148]	@ (800097c <SystemClock_Config+0xe0>)
 80008e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80008ea:	6013      	str	r3, [r2, #0]
 80008ec:	4b23      	ldr	r3, [pc, #140]	@ (800097c <SystemClock_Config+0xe0>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008f4:	603b      	str	r3, [r7, #0]
 80008f6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008f8:	2301      	movs	r3, #1
 80008fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000900:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000902:	2302      	movs	r3, #2
 8000904:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000906:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800090a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800090c:	2304      	movs	r3, #4
 800090e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000910:	23b4      	movs	r3, #180	@ 0xb4
 8000912:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000914:	2302      	movs	r3, #2
 8000916:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000918:	2302      	movs	r3, #2
 800091a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800091c:	2302      	movs	r3, #2
 800091e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000920:	f107 031c 	add.w	r3, r7, #28
 8000924:	4618      	mov	r0, r3
 8000926:	f001 fd03 	bl	8002330 <HAL_RCC_OscConfig>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000930:	f000 fb04 	bl	8000f3c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000934:	f001 f930 	bl	8001b98 <HAL_PWREx_EnableOverDrive>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800093e:	f000 fafd 	bl	8000f3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000942:	230f      	movs	r3, #15
 8000944:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000946:	2302      	movs	r3, #2
 8000948:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800094a:	2300      	movs	r3, #0
 800094c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800094e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000952:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000954:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000958:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800095a:	f107 0308 	add.w	r3, r7, #8
 800095e:	2105      	movs	r1, #5
 8000960:	4618      	mov	r0, r3
 8000962:	f001 f969 	bl	8001c38 <HAL_RCC_ClockConfig>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800096c:	f000 fae6 	bl	8000f3c <Error_Handler>
  }
}
 8000970:	bf00      	nop
 8000972:	3750      	adds	r7, #80	@ 0x50
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40023800 	.word	0x40023800
 800097c:	40007000 	.word	0x40007000

08000980 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b08a      	sub	sp, #40	@ 0x28
 8000984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000986:	f107 0320 	add.w	r3, r7, #32
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000990:	1d3b      	adds	r3, r7, #4
 8000992:	2200      	movs	r2, #0
 8000994:	601a      	str	r2, [r3, #0]
 8000996:	605a      	str	r2, [r3, #4]
 8000998:	609a      	str	r2, [r3, #8]
 800099a:	60da      	str	r2, [r3, #12]
 800099c:	611a      	str	r2, [r3, #16]
 800099e:	615a      	str	r2, [r3, #20]
 80009a0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009a2:	4b33      	ldr	r3, [pc, #204]	@ (8000a70 <MX_TIM2_Init+0xf0>)
 80009a4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009a8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 89;
 80009aa:	4b31      	ldr	r3, [pc, #196]	@ (8000a70 <MX_TIM2_Init+0xf0>)
 80009ac:	2259      	movs	r2, #89	@ 0x59
 80009ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009b0:	4b2f      	ldr	r3, [pc, #188]	@ (8000a70 <MX_TIM2_Init+0xf0>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 80009b6:	4b2e      	ldr	r3, [pc, #184]	@ (8000a70 <MX_TIM2_Init+0xf0>)
 80009b8:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80009bc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009be:	4b2c      	ldr	r3, [pc, #176]	@ (8000a70 <MX_TIM2_Init+0xf0>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009c4:	4b2a      	ldr	r3, [pc, #168]	@ (8000a70 <MX_TIM2_Init+0xf0>)
 80009c6:	2280      	movs	r2, #128	@ 0x80
 80009c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80009ca:	4829      	ldr	r0, [pc, #164]	@ (8000a70 <MX_TIM2_Init+0xf0>)
 80009cc:	f002 f818 	bl	8002a00 <HAL_TIM_PWM_Init>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80009d6:	f000 fab1 	bl	8000f3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009da:	2300      	movs	r3, #0
 80009dc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009de:	2300      	movs	r3, #0
 80009e0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009e2:	f107 0320 	add.w	r3, r7, #32
 80009e6:	4619      	mov	r1, r3
 80009e8:	4821      	ldr	r0, [pc, #132]	@ (8000a70 <MX_TIM2_Init+0xf0>)
 80009ea:	f002 fd77 	bl	80034dc <HAL_TIMEx_MasterConfigSynchronization>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80009f4:	f000 faa2 	bl	8000f3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009f8:	2360      	movs	r3, #96	@ 0x60
 80009fa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 80009fc:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000a00:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a02:	2300      	movs	r3, #0
 8000a04:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a06:	2300      	movs	r3, #0
 8000a08:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a0a:	1d3b      	adds	r3, r7, #4
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4817      	ldr	r0, [pc, #92]	@ (8000a70 <MX_TIM2_Init+0xf0>)
 8000a12:	f002 f9fd 	bl	8002e10 <HAL_TIM_PWM_ConfigChannel>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000a1c:	f000 fa8e 	bl	8000f3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a20:	1d3b      	adds	r3, r7, #4
 8000a22:	2204      	movs	r2, #4
 8000a24:	4619      	mov	r1, r3
 8000a26:	4812      	ldr	r0, [pc, #72]	@ (8000a70 <MX_TIM2_Init+0xf0>)
 8000a28:	f002 f9f2 	bl	8002e10 <HAL_TIM_PWM_ConfigChannel>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8000a32:	f000 fa83 	bl	8000f3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000a36:	1d3b      	adds	r3, r7, #4
 8000a38:	2208      	movs	r2, #8
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	480c      	ldr	r0, [pc, #48]	@ (8000a70 <MX_TIM2_Init+0xf0>)
 8000a3e:	f002 f9e7 	bl	8002e10 <HAL_TIM_PWM_ConfigChannel>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8000a48:	f000 fa78 	bl	8000f3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000a4c:	1d3b      	adds	r3, r7, #4
 8000a4e:	220c      	movs	r2, #12
 8000a50:	4619      	mov	r1, r3
 8000a52:	4807      	ldr	r0, [pc, #28]	@ (8000a70 <MX_TIM2_Init+0xf0>)
 8000a54:	f002 f9dc 	bl	8002e10 <HAL_TIM_PWM_ConfigChannel>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_TIM2_Init+0xe2>
  {
    Error_Handler();
 8000a5e:	f000 fa6d 	bl	8000f3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000a62:	4803      	ldr	r0, [pc, #12]	@ (8000a70 <MX_TIM2_Init+0xf0>)
 8000a64:	f000 fad2 	bl	800100c <HAL_TIM_MspPostInit>

}
 8000a68:	bf00      	nop
 8000a6a:	3728      	adds	r7, #40	@ 0x28
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20000088 	.word	0x20000088

08000a74 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b08a      	sub	sp, #40	@ 0x28
 8000a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a7a:	f107 0320 	add.w	r3, r7, #32
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a84:	1d3b      	adds	r3, r7, #4
 8000a86:	2200      	movs	r2, #0
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	609a      	str	r2, [r3, #8]
 8000a8e:	60da      	str	r2, [r3, #12]
 8000a90:	611a      	str	r2, [r3, #16]
 8000a92:	615a      	str	r2, [r3, #20]
 8000a94:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a96:	4b28      	ldr	r3, [pc, #160]	@ (8000b38 <MX_TIM3_Init+0xc4>)
 8000a98:	4a28      	ldr	r2, [pc, #160]	@ (8000b3c <MX_TIM3_Init+0xc8>)
 8000a9a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 89;
 8000a9c:	4b26      	ldr	r3, [pc, #152]	@ (8000b38 <MX_TIM3_Init+0xc4>)
 8000a9e:	2259      	movs	r2, #89	@ 0x59
 8000aa0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa2:	4b25      	ldr	r3, [pc, #148]	@ (8000b38 <MX_TIM3_Init+0xc4>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8000aa8:	4b23      	ldr	r3, [pc, #140]	@ (8000b38 <MX_TIM3_Init+0xc4>)
 8000aaa:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000aae:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ab0:	4b21      	ldr	r3, [pc, #132]	@ (8000b38 <MX_TIM3_Init+0xc4>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ab6:	4b20      	ldr	r3, [pc, #128]	@ (8000b38 <MX_TIM3_Init+0xc4>)
 8000ab8:	2280      	movs	r2, #128	@ 0x80
 8000aba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000abc:	481e      	ldr	r0, [pc, #120]	@ (8000b38 <MX_TIM3_Init+0xc4>)
 8000abe:	f001 ff9f 	bl	8002a00 <HAL_TIM_PWM_Init>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000ac8:	f000 fa38 	bl	8000f3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000acc:	2300      	movs	r3, #0
 8000ace:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ad4:	f107 0320 	add.w	r3, r7, #32
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4817      	ldr	r0, [pc, #92]	@ (8000b38 <MX_TIM3_Init+0xc4>)
 8000adc:	f002 fcfe 	bl	80034dc <HAL_TIMEx_MasterConfigSynchronization>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000ae6:	f000 fa29 	bl	8000f3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000aea:	2360      	movs	r3, #96	@ 0x60
 8000aec:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000aee:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000af2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000af4:	2300      	movs	r3, #0
 8000af6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000af8:	2300      	movs	r3, #0
 8000afa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000afc:	1d3b      	adds	r3, r7, #4
 8000afe:	2200      	movs	r2, #0
 8000b00:	4619      	mov	r1, r3
 8000b02:	480d      	ldr	r0, [pc, #52]	@ (8000b38 <MX_TIM3_Init+0xc4>)
 8000b04:	f002 f984 	bl	8002e10 <HAL_TIM_PWM_ConfigChannel>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8000b0e:	f000 fa15 	bl	8000f3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b12:	1d3b      	adds	r3, r7, #4
 8000b14:	2204      	movs	r2, #4
 8000b16:	4619      	mov	r1, r3
 8000b18:	4807      	ldr	r0, [pc, #28]	@ (8000b38 <MX_TIM3_Init+0xc4>)
 8000b1a:	f002 f979 	bl	8002e10 <HAL_TIM_PWM_ConfigChannel>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d001      	beq.n	8000b28 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8000b24:	f000 fa0a 	bl	8000f3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000b28:	4803      	ldr	r0, [pc, #12]	@ (8000b38 <MX_TIM3_Init+0xc4>)
 8000b2a:	f000 fa6f 	bl	800100c <HAL_TIM_MspPostInit>

}
 8000b2e:	bf00      	nop
 8000b30:	3728      	adds	r7, #40	@ 0x28
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	200000d0 	.word	0x200000d0
 8000b3c:	40000400 	.word	0x40000400

08000b40 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b44:	4b11      	ldr	r3, [pc, #68]	@ (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b46:	4a12      	ldr	r2, [pc, #72]	@ (8000b90 <MX_USART1_UART_Init+0x50>)
 8000b48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b4a:	4b10      	ldr	r3, [pc, #64]	@ (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b4c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b52:	4b0e      	ldr	r3, [pc, #56]	@ (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b58:	4b0c      	ldr	r3, [pc, #48]	@ (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b64:	4b09      	ldr	r3, [pc, #36]	@ (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b66:	220c      	movs	r2, #12
 8000b68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b6a:	4b08      	ldr	r3, [pc, #32]	@ (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b70:	4b06      	ldr	r3, [pc, #24]	@ (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b76:	4805      	ldr	r0, [pc, #20]	@ (8000b8c <MX_USART1_UART_Init+0x4c>)
 8000b78:	f002 fd40 	bl	80035fc <HAL_UART_Init>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000b82:	f000 f9db 	bl	8000f3c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	20000118 	.word	0x20000118
 8000b90:	40011000 	.word	0x40011000

08000b94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b08a      	sub	sp, #40	@ 0x28
 8000b98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9a:	f107 0314 	add.w	r3, r7, #20
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	601a      	str	r2, [r3, #0]
 8000ba2:	605a      	str	r2, [r3, #4]
 8000ba4:	609a      	str	r2, [r3, #8]
 8000ba6:	60da      	str	r2, [r3, #12]
 8000ba8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	613b      	str	r3, [r7, #16]
 8000bae:	4b39      	ldr	r3, [pc, #228]	@ (8000c94 <MX_GPIO_Init+0x100>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb2:	4a38      	ldr	r2, [pc, #224]	@ (8000c94 <MX_GPIO_Init+0x100>)
 8000bb4:	f043 0304 	orr.w	r3, r3, #4
 8000bb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bba:	4b36      	ldr	r3, [pc, #216]	@ (8000c94 <MX_GPIO_Init+0x100>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bbe:	f003 0304 	and.w	r3, r3, #4
 8000bc2:	613b      	str	r3, [r7, #16]
 8000bc4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	60fb      	str	r3, [r7, #12]
 8000bca:	4b32      	ldr	r3, [pc, #200]	@ (8000c94 <MX_GPIO_Init+0x100>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bce:	4a31      	ldr	r2, [pc, #196]	@ (8000c94 <MX_GPIO_Init+0x100>)
 8000bd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bd6:	4b2f      	ldr	r3, [pc, #188]	@ (8000c94 <MX_GPIO_Init+0x100>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000bde:	60fb      	str	r3, [r7, #12]
 8000be0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	60bb      	str	r3, [r7, #8]
 8000be6:	4b2b      	ldr	r3, [pc, #172]	@ (8000c94 <MX_GPIO_Init+0x100>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bea:	4a2a      	ldr	r2, [pc, #168]	@ (8000c94 <MX_GPIO_Init+0x100>)
 8000bec:	f043 0301 	orr.w	r3, r3, #1
 8000bf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf2:	4b28      	ldr	r3, [pc, #160]	@ (8000c94 <MX_GPIO_Init+0x100>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf6:	f003 0301 	and.w	r3, r3, #1
 8000bfa:	60bb      	str	r3, [r7, #8]
 8000bfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfe:	2300      	movs	r3, #0
 8000c00:	607b      	str	r3, [r7, #4]
 8000c02:	4b24      	ldr	r3, [pc, #144]	@ (8000c94 <MX_GPIO_Init+0x100>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c06:	4a23      	ldr	r2, [pc, #140]	@ (8000c94 <MX_GPIO_Init+0x100>)
 8000c08:	f043 0302 	orr.w	r3, r3, #2
 8000c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c0e:	4b21      	ldr	r3, [pc, #132]	@ (8000c94 <MX_GPIO_Init+0x100>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c12:	f003 0302 	and.w	r3, r3, #2
 8000c16:	607b      	str	r3, [r7, #4]
 8000c18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2120      	movs	r1, #32
 8000c1e:	481e      	ldr	r0, [pc, #120]	@ (8000c98 <MX_GPIO_Init+0x104>)
 8000c20:	f000 ff7c 	bl	8001b1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000c24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c28:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000c2a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000c2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000c34:	f107 0314 	add.w	r3, r7, #20
 8000c38:	4619      	mov	r1, r3
 8000c3a:	4818      	ldr	r0, [pc, #96]	@ (8000c9c <MX_GPIO_Init+0x108>)
 8000c3c:	f000 fdda 	bl	80017f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c40:	230c      	movs	r3, #12
 8000c42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c44:	2302      	movs	r3, #2
 8000c46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c4c:	2303      	movs	r3, #3
 8000c4e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c50:	2307      	movs	r3, #7
 8000c52:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c54:	f107 0314 	add.w	r3, r7, #20
 8000c58:	4619      	mov	r1, r3
 8000c5a:	480f      	ldr	r0, [pc, #60]	@ (8000c98 <MX_GPIO_Init+0x104>)
 8000c5c:	f000 fdca 	bl	80017f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000c60:	2320      	movs	r3, #32
 8000c62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c64:	2301      	movs	r3, #1
 8000c66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000c70:	f107 0314 	add.w	r3, r7, #20
 8000c74:	4619      	mov	r1, r3
 8000c76:	4808      	ldr	r0, [pc, #32]	@ (8000c98 <MX_GPIO_Init+0x104>)
 8000c78:	f000 fdbc 	bl	80017f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2105      	movs	r1, #5
 8000c80:	2028      	movs	r0, #40	@ 0x28
 8000c82:	f000 fcfb 	bl	800167c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c86:	2028      	movs	r0, #40	@ 0x28
 8000c88:	f000 fd14 	bl	80016b4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c8c:	bf00      	nop
 8000c8e:	3728      	adds	r7, #40	@ 0x28
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40023800 	.word	0x40023800
 8000c98:	40020000 	.word	0x40020000
 8000c9c:	40020800 	.word	0x40020800

08000ca0 <map_angle_to_pulse>:

/* USER CODE BEGIN 4 */

int map_angle_to_pulse(int angle)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
    if (angle < 0) angle = 0;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	da01      	bge.n	8000cb2 <map_angle_to_pulse+0x12>
 8000cae:	2300      	movs	r3, #0
 8000cb0:	607b      	str	r3, [r7, #4]
    if (angle > 180) angle = 180;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2bb4      	cmp	r3, #180	@ 0xb4
 8000cb6:	dd01      	ble.n	8000cbc <map_angle_to_pulse+0x1c>
 8000cb8:	23b4      	movs	r3, #180	@ 0xb4
 8000cba:	607b      	str	r3, [r7, #4]
    return 500 + (uint32_t)angle * (2500 - 500) / 180;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000cc2:	fb02 f303 	mul.w	r3, r2, r3
 8000cc6:	089b      	lsrs	r3, r3, #2
 8000cc8:	4a05      	ldr	r2, [pc, #20]	@ (8000ce0 <map_angle_to_pulse+0x40>)
 8000cca:	fba2 2303 	umull	r2, r3, r2, r3
 8000cce:	089b      	lsrs	r3, r3, #2
 8000cd0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr
 8000ce0:	16c16c17 	.word	0x16c16c17

08000ce4 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	4a23      	ldr	r2, [pc, #140]	@ (8000d80 <HAL_UART_RxCpltCallback+0x9c>)
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	d140      	bne.n	8000d78 <HAL_UART_RxCpltCallback+0x94>
    {
    	static uint8_t is_receiving = 0;
    	static uint16_t rx_idx = 0;

		if (received_byte == '<' && is_receiving == 0)
 8000cf6:	4b23      	ldr	r3, [pc, #140]	@ (8000d84 <HAL_UART_RxCpltCallback+0xa0>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	2b3c      	cmp	r3, #60	@ 0x3c
 8000cfc:	d10a      	bne.n	8000d14 <HAL_UART_RxCpltCallback+0x30>
 8000cfe:	4b22      	ldr	r3, [pc, #136]	@ (8000d88 <HAL_UART_RxCpltCallback+0xa4>)
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d106      	bne.n	8000d14 <HAL_UART_RxCpltCallback+0x30>
		{

			rx_idx = 0;
 8000d06:	4b21      	ldr	r3, [pc, #132]	@ (8000d8c <HAL_UART_RxCpltCallback+0xa8>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	801a      	strh	r2, [r3, #0]
			is_receiving = 1;
 8000d0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000d88 <HAL_UART_RxCpltCallback+0xa4>)
 8000d0e:	2201      	movs	r2, #1
 8000d10:	701a      	strb	r2, [r3, #0]
 8000d12:	e02c      	b.n	8000d6e <HAL_UART_RxCpltCallback+0x8a>
		}
		else if (is_receiving == 1)
 8000d14:	4b1c      	ldr	r3, [pc, #112]	@ (8000d88 <HAL_UART_RxCpltCallback+0xa4>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	2b01      	cmp	r3, #1
 8000d1a:	d128      	bne.n	8000d6e <HAL_UART_RxCpltCallback+0x8a>
		{
			if (received_byte == '>')
 8000d1c:	4b19      	ldr	r3, [pc, #100]	@ (8000d84 <HAL_UART_RxCpltCallback+0xa0>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	2b3e      	cmp	r3, #62	@ 0x3e
 8000d22:	d111      	bne.n	8000d48 <HAL_UART_RxCpltCallback+0x64>
			{
				is_receiving = 0;
 8000d24:	4b18      	ldr	r3, [pc, #96]	@ (8000d88 <HAL_UART_RxCpltCallback+0xa4>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	701a      	strb	r2, [r3, #0]
				data_ready = 1;
 8000d2a:	4b19      	ldr	r3, [pc, #100]	@ (8000d90 <HAL_UART_RxCpltCallback+0xac>)
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	701a      	strb	r2, [r3, #0]
				rx_buffer[rx_idx] = '\0';
 8000d30:	4b16      	ldr	r3, [pc, #88]	@ (8000d8c <HAL_UART_RxCpltCallback+0xa8>)
 8000d32:	881b      	ldrh	r3, [r3, #0]
 8000d34:	461a      	mov	r2, r3
 8000d36:	4b17      	ldr	r3, [pc, #92]	@ (8000d94 <HAL_UART_RxCpltCallback+0xb0>)
 8000d38:	2100      	movs	r1, #0
 8000d3a:	5499      	strb	r1, [r3, r2]

				osSemaphoreRelease(uartRxSemaphoreHandle);
 8000d3c:	4b16      	ldr	r3, [pc, #88]	@ (8000d98 <HAL_UART_RxCpltCallback+0xb4>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4618      	mov	r0, r3
 8000d42:	f003 fddf 	bl	8004904 <osSemaphoreRelease>
 8000d46:	e012      	b.n	8000d6e <HAL_UART_RxCpltCallback+0x8a>
			}
			else
			{
				if (rx_idx < RX_BUFFER_SIZE - 1)
 8000d48:	4b10      	ldr	r3, [pc, #64]	@ (8000d8c <HAL_UART_RxCpltCallback+0xa8>)
 8000d4a:	881b      	ldrh	r3, [r3, #0]
 8000d4c:	2b3e      	cmp	r3, #62	@ 0x3e
 8000d4e:	d80b      	bhi.n	8000d68 <HAL_UART_RxCpltCallback+0x84>
				{
					rx_buffer[rx_idx++] = received_byte;
 8000d50:	4b0e      	ldr	r3, [pc, #56]	@ (8000d8c <HAL_UART_RxCpltCallback+0xa8>)
 8000d52:	881b      	ldrh	r3, [r3, #0]
 8000d54:	1c5a      	adds	r2, r3, #1
 8000d56:	b291      	uxth	r1, r2
 8000d58:	4a0c      	ldr	r2, [pc, #48]	@ (8000d8c <HAL_UART_RxCpltCallback+0xa8>)
 8000d5a:	8011      	strh	r1, [r2, #0]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	4b09      	ldr	r3, [pc, #36]	@ (8000d84 <HAL_UART_RxCpltCallback+0xa0>)
 8000d60:	7819      	ldrb	r1, [r3, #0]
 8000d62:	4b0c      	ldr	r3, [pc, #48]	@ (8000d94 <HAL_UART_RxCpltCallback+0xb0>)
 8000d64:	5499      	strb	r1, [r3, r2]
 8000d66:	e002      	b.n	8000d6e <HAL_UART_RxCpltCallback+0x8a>
				}
				else
				{
					is_receiving = 0;
 8000d68:	4b07      	ldr	r3, [pc, #28]	@ (8000d88 <HAL_UART_RxCpltCallback+0xa4>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		HAL_UART_Receive_IT(huart, &received_byte, 1);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	4904      	ldr	r1, [pc, #16]	@ (8000d84 <HAL_UART_RxCpltCallback+0xa0>)
 8000d72:	6878      	ldr	r0, [r7, #4]
 8000d74:	f002 fc92 	bl	800369c <HAL_UART_Receive_IT>
    }
}
 8000d78:	bf00      	nop
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40011000 	.word	0x40011000
 8000d84:	20000170 	.word	0x20000170
 8000d88:	200001b5 	.word	0x200001b5
 8000d8c:	200001b6 	.word	0x200001b6
 8000d90:	200001b4 	.word	0x200001b4
 8000d94:	20000174 	.word	0x20000174
 8000d98:	2000016c 	.word	0x2000016c

08000d9c <StartUartReceiveTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartUartReceiveTask */
void StartUartReceiveTask(void *argument)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b092      	sub	sp, #72	@ 0x48
 8000da0:	af06      	add	r7, sp, #24
 8000da2:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	  ServoAngles_t servo_cmd;

	  for(;;)
	  {
	    if (osSemaphoreAcquire(uartRxSemaphoreHandle, osWaitForever) == osOK)
 8000da4:	4b2a      	ldr	r3, [pc, #168]	@ (8000e50 <StartUartReceiveTask+0xb4>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	f04f 31ff 	mov.w	r1, #4294967295
 8000dac:	4618      	mov	r0, r3
 8000dae:	f003 fd57 	bl	8004860 <osSemaphoreAcquire>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d1f5      	bne.n	8000da4 <StartUartReceiveTask+0x8>
	    {
	        int checksum_received;

	        int parse_count = sscanf((char*)rx_buffer, "%d,%d,%d,%d,%d,%d,%d",
 8000db8:	f107 030c 	add.w	r3, r7, #12
 8000dbc:	1d19      	adds	r1, r3, #4
 8000dbe:	f107 020c 	add.w	r2, r7, #12
 8000dc2:	f107 0308 	add.w	r3, r7, #8
 8000dc6:	9304      	str	r3, [sp, #16]
 8000dc8:	f107 030c 	add.w	r3, r7, #12
 8000dcc:	3314      	adds	r3, #20
 8000dce:	9303      	str	r3, [sp, #12]
 8000dd0:	f107 030c 	add.w	r3, r7, #12
 8000dd4:	3310      	adds	r3, #16
 8000dd6:	9302      	str	r3, [sp, #8]
 8000dd8:	f107 030c 	add.w	r3, r7, #12
 8000ddc:	330c      	adds	r3, #12
 8000dde:	9301      	str	r3, [sp, #4]
 8000de0:	f107 030c 	add.w	r3, r7, #12
 8000de4:	3308      	adds	r3, #8
 8000de6:	9300      	str	r3, [sp, #0]
 8000de8:	460b      	mov	r3, r1
 8000dea:	491a      	ldr	r1, [pc, #104]	@ (8000e54 <StartUartReceiveTask+0xb8>)
 8000dec:	481a      	ldr	r0, [pc, #104]	@ (8000e58 <StartUartReceiveTask+0xbc>)
 8000dee:	f007 f8e5 	bl	8007fbc <siscanf>
 8000df2:	6278      	str	r0, [r7, #36]	@ 0x24
	                                 &servo_cmd.angles[0], &servo_cmd.angles[1], &servo_cmd.angles[2],
	                                 &servo_cmd.angles[3], &servo_cmd.angles[4], &servo_cmd.angles[5],
	                                 &checksum_received);

	        if (parse_count == 7) {
 8000df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000df6:	2b07      	cmp	r3, #7
 8000df8:	d124      	bne.n	8000e44 <StartUartReceiveTask+0xa8>
	            int checksum_calculated = 0;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	            for (int i = 0; i < 6; i++) {
 8000dfe:	2300      	movs	r3, #0
 8000e00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e02:	e00b      	b.n	8000e1c <StartUartReceiveTask+0x80>
	                checksum_calculated ^= servo_cmd.angles[i];
 8000e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e06:	009b      	lsls	r3, r3, #2
 8000e08:	3330      	adds	r3, #48	@ 0x30
 8000e0a:	443b      	add	r3, r7
 8000e0c:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8000e10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e12:	4053      	eors	r3, r2
 8000e14:	62fb      	str	r3, [r7, #44]	@ 0x2c
	            for (int i = 0; i < 6; i++) {
 8000e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e18:	3301      	adds	r3, #1
 8000e1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e1e:	2b05      	cmp	r3, #5
 8000e20:	ddf0      	ble.n	8000e04 <StartUartReceiveTask+0x68>
	            }

	            if (checksum_calculated == checksum_received) {
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e26:	429a      	cmp	r2, r3
 8000e28:	d108      	bne.n	8000e3c <StartUartReceiveTask+0xa0>
	                osMessageQueuePut(servoAnglesQueueHandle, &servo_cmd, 0U, 0U);
 8000e2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e5c <StartUartReceiveTask+0xc0>)
 8000e2c:	6818      	ldr	r0, [r3, #0]
 8000e2e:	f107 010c 	add.w	r1, r7, #12
 8000e32:	2300      	movs	r3, #0
 8000e34:	2200      	movs	r2, #0
 8000e36:	f003 fe1d 	bl	8004a74 <osMessageQueuePut>
 8000e3a:	e7b3      	b.n	8000da4 <StartUartReceiveTask+0x8>
	            } else {
	                printf("Error: Checksum mismatch!\n");
 8000e3c:	4808      	ldr	r0, [pc, #32]	@ (8000e60 <StartUartReceiveTask+0xc4>)
 8000e3e:	f007 f8b5 	bl	8007fac <puts>
 8000e42:	e7af      	b.n	8000da4 <StartUartReceiveTask+0x8>
	            }
	        } else {
	            printf("Error: Format mismatch! Parsed %d values.\n", parse_count);
 8000e44:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000e46:	4807      	ldr	r0, [pc, #28]	@ (8000e64 <StartUartReceiveTask+0xc8>)
 8000e48:	f007 f848 	bl	8007edc <iprintf>
	    if (osSemaphoreAcquire(uartRxSemaphoreHandle, osWaitForever) == osOK)
 8000e4c:	e7aa      	b.n	8000da4 <StartUartReceiveTask+0x8>
 8000e4e:	bf00      	nop
 8000e50:	2000016c 	.word	0x2000016c
 8000e54:	08009788 	.word	0x08009788
 8000e58:	20000174 	.word	0x20000174
 8000e5c:	20000168 	.word	0x20000168
 8000e60:	080097f4 	.word	0x080097f4
 8000e64:	08009810 	.word	0x08009810

08000e68 <StartServoControlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartServoControlTask */
void StartServoControlTask(void *argument)
{
 8000e68:	b5b0      	push	{r4, r5, r7, lr}
 8000e6a:	b08c      	sub	sp, #48	@ 0x30
 8000e6c:	af04      	add	r7, sp, #16
 8000e6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartServoControlTask */
  /* Infinite loop */
  ServoAngles_t received_cmd;
  for(;;)
  {
	  if (osMessageQueueGet(servoAnglesQueueHandle, &received_cmd, NULL, osWaitForever) == osOK)
 8000e70:	4b25      	ldr	r3, [pc, #148]	@ (8000f08 <StartServoControlTask+0xa0>)
 8000e72:	6818      	ldr	r0, [r3, #0]
 8000e74:	f107 0108 	add.w	r1, r7, #8
 8000e78:	f04f 33ff 	mov.w	r3, #4294967295
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f003 fe59 	bl	8004b34 <osMessageQueueGet>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d1f3      	bne.n	8000e70 <StartServoControlTask+0x8>
	      {
	          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, map_angle_to_pulse(received_cmd.angles[0]));
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff ff08 	bl	8000ca0 <map_angle_to_pulse>
 8000e90:	4602      	mov	r2, r0
 8000e92:	4b1e      	ldr	r3, [pc, #120]	@ (8000f0c <StartServoControlTask+0xa4>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	635a      	str	r2, [r3, #52]	@ 0x34
	          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, map_angle_to_pulse(received_cmd.angles[1]));
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f7ff ff00 	bl	8000ca0 <map_angle_to_pulse>
 8000ea0:	4602      	mov	r2, r0
 8000ea2:	4b1a      	ldr	r3, [pc, #104]	@ (8000f0c <StartServoControlTask+0xa4>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	639a      	str	r2, [r3, #56]	@ 0x38
	          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, map_angle_to_pulse(received_cmd.angles[2]));
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f7ff fef8 	bl	8000ca0 <map_angle_to_pulse>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	4b16      	ldr	r3, [pc, #88]	@ (8000f0c <StartServoControlTask+0xa4>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	63da      	str	r2, [r3, #60]	@ 0x3c
	          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, map_angle_to_pulse(received_cmd.angles[3]));
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff fef0 	bl	8000ca0 <map_angle_to_pulse>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	4b12      	ldr	r3, [pc, #72]	@ (8000f0c <StartServoControlTask+0xa4>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	641a      	str	r2, [r3, #64]	@ 0x40
	          __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, map_angle_to_pulse(received_cmd.angles[4]));
 8000ec8:	69bb      	ldr	r3, [r7, #24]
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff fee8 	bl	8000ca0 <map_angle_to_pulse>
 8000ed0:	4602      	mov	r2, r0
 8000ed2:	4b0f      	ldr	r3, [pc, #60]	@ (8000f10 <StartServoControlTask+0xa8>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	635a      	str	r2, [r3, #52]	@ 0x34
	          __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, map_angle_to_pulse(received_cmd.angles[5]));
 8000ed8:	69fb      	ldr	r3, [r7, #28]
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff fee0 	bl	8000ca0 <map_angle_to_pulse>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f10 <StartServoControlTask+0xa8>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	639a      	str	r2, [r3, #56]	@ 0x38

	          printf("Servos updated to: %d,%d,%d,%d,%d,%d\n", received_cmd.angles[0],
 8000ee8:	68b8      	ldr	r0, [r7, #8]
 8000eea:	68fc      	ldr	r4, [r7, #12]
 8000eec:	693d      	ldr	r5, [r7, #16]
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	69f9      	ldr	r1, [r7, #28]
 8000ef4:	9102      	str	r1, [sp, #8]
 8000ef6:	9201      	str	r2, [sp, #4]
 8000ef8:	9300      	str	r3, [sp, #0]
 8000efa:	462b      	mov	r3, r5
 8000efc:	4622      	mov	r2, r4
 8000efe:	4601      	mov	r1, r0
 8000f00:	4804      	ldr	r0, [pc, #16]	@ (8000f14 <StartServoControlTask+0xac>)
 8000f02:	f006 ffeb 	bl	8007edc <iprintf>
	  if (osMessageQueueGet(servoAnglesQueueHandle, &received_cmd, NULL, osWaitForever) == osOK)
 8000f06:	e7b3      	b.n	8000e70 <StartServoControlTask+0x8>
 8000f08:	20000168 	.word	0x20000168
 8000f0c:	20000088 	.word	0x20000088
 8000f10:	200000d0 	.word	0x200000d0
 8000f14:	0800983c 	.word	0x0800983c

08000f18 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a04      	ldr	r2, [pc, #16]	@ (8000f38 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d101      	bne.n	8000f2e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000f2a:	f000 facf 	bl	80014cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40010000 	.word	0x40010000

08000f3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f40:	b672      	cpsid	i
}
 8000f42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f44:	bf00      	nop
 8000f46:	e7fd      	b.n	8000f44 <Error_Handler+0x8>

08000f48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	4b12      	ldr	r3, [pc, #72]	@ (8000f9c <HAL_MspInit+0x54>)
 8000f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f56:	4a11      	ldr	r2, [pc, #68]	@ (8000f9c <HAL_MspInit+0x54>)
 8000f58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f9c <HAL_MspInit+0x54>)
 8000f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	603b      	str	r3, [r7, #0]
 8000f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f9c <HAL_MspInit+0x54>)
 8000f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f72:	4a0a      	ldr	r2, [pc, #40]	@ (8000f9c <HAL_MspInit+0x54>)
 8000f74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f78:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f7a:	4b08      	ldr	r3, [pc, #32]	@ (8000f9c <HAL_MspInit+0x54>)
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f82:	603b      	str	r3, [r7, #0]
 8000f84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f86:	2200      	movs	r2, #0
 8000f88:	210f      	movs	r1, #15
 8000f8a:	f06f 0001 	mvn.w	r0, #1
 8000f8e:	f000 fb75 	bl	800167c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40023800 	.word	0x40023800

08000fa0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fb0:	d10e      	bne.n	8000fd0 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	60fb      	str	r3, [r7, #12]
 8000fb6:	4b13      	ldr	r3, [pc, #76]	@ (8001004 <HAL_TIM_PWM_MspInit+0x64>)
 8000fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fba:	4a12      	ldr	r2, [pc, #72]	@ (8001004 <HAL_TIM_PWM_MspInit+0x64>)
 8000fbc:	f043 0301 	orr.w	r3, r3, #1
 8000fc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fc2:	4b10      	ldr	r3, [pc, #64]	@ (8001004 <HAL_TIM_PWM_MspInit+0x64>)
 8000fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc6:	f003 0301 	and.w	r3, r3, #1
 8000fca:	60fb      	str	r3, [r7, #12]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000fce:	e012      	b.n	8000ff6 <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM3)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a0c      	ldr	r2, [pc, #48]	@ (8001008 <HAL_TIM_PWM_MspInit+0x68>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d10d      	bne.n	8000ff6 <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60bb      	str	r3, [r7, #8]
 8000fde:	4b09      	ldr	r3, [pc, #36]	@ (8001004 <HAL_TIM_PWM_MspInit+0x64>)
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe2:	4a08      	ldr	r2, [pc, #32]	@ (8001004 <HAL_TIM_PWM_MspInit+0x64>)
 8000fe4:	f043 0302 	orr.w	r3, r3, #2
 8000fe8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fea:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <HAL_TIM_PWM_MspInit+0x64>)
 8000fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fee:	f003 0302 	and.w	r3, r3, #2
 8000ff2:	60bb      	str	r3, [r7, #8]
 8000ff4:	68bb      	ldr	r3, [r7, #8]
}
 8000ff6:	bf00      	nop
 8000ff8:	3714      	adds	r7, #20
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	40023800 	.word	0x40023800
 8001008:	40000400 	.word	0x40000400

0800100c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b08a      	sub	sp, #40	@ 0x28
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001014:	f107 0314 	add.w	r3, r7, #20
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
 8001022:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800102c:	d13d      	bne.n	80010aa <HAL_TIM_MspPostInit+0x9e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	2300      	movs	r3, #0
 8001030:	613b      	str	r3, [r7, #16]
 8001032:	4b31      	ldr	r3, [pc, #196]	@ (80010f8 <HAL_TIM_MspPostInit+0xec>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	4a30      	ldr	r2, [pc, #192]	@ (80010f8 <HAL_TIM_MspPostInit+0xec>)
 8001038:	f043 0301 	orr.w	r3, r3, #1
 800103c:	6313      	str	r3, [r2, #48]	@ 0x30
 800103e:	4b2e      	ldr	r3, [pc, #184]	@ (80010f8 <HAL_TIM_MspPostInit+0xec>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001042:	f003 0301 	and.w	r3, r3, #1
 8001046:	613b      	str	r3, [r7, #16]
 8001048:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	60fb      	str	r3, [r7, #12]
 800104e:	4b2a      	ldr	r3, [pc, #168]	@ (80010f8 <HAL_TIM_MspPostInit+0xec>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001052:	4a29      	ldr	r2, [pc, #164]	@ (80010f8 <HAL_TIM_MspPostInit+0xec>)
 8001054:	f043 0302 	orr.w	r3, r3, #2
 8001058:	6313      	str	r3, [r2, #48]	@ 0x30
 800105a:	4b27      	ldr	r3, [pc, #156]	@ (80010f8 <HAL_TIM_MspPostInit+0xec>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105e:	f003 0302 	and.w	r3, r3, #2
 8001062:	60fb      	str	r3, [r7, #12]
 8001064:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PB2     ------> TIM2_CH4
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = SERVOS1_CTRL_Pin|SERVOS2_CTRL_Pin;
 8001066:	2303      	movs	r3, #3
 8001068:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106a:	2302      	movs	r3, #2
 800106c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106e:	2300      	movs	r3, #0
 8001070:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001072:	2300      	movs	r3, #0
 8001074:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001076:	2301      	movs	r3, #1
 8001078:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107a:	f107 0314 	add.w	r3, r7, #20
 800107e:	4619      	mov	r1, r3
 8001080:	481e      	ldr	r0, [pc, #120]	@ (80010fc <HAL_TIM_MspPostInit+0xf0>)
 8001082:	f000 fbb7 	bl	80017f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SERVOS4_CTRL_Pin|SERVOS3_CTRL_Pin;
 8001086:	f240 4304 	movw	r3, #1028	@ 0x404
 800108a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108c:	2302      	movs	r3, #2
 800108e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	2300      	movs	r3, #0
 8001092:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001094:	2300      	movs	r3, #0
 8001096:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001098:	2301      	movs	r3, #1
 800109a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	4619      	mov	r1, r3
 80010a2:	4817      	ldr	r0, [pc, #92]	@ (8001100 <HAL_TIM_MspPostInit+0xf4>)
 80010a4:	f000 fba6 	bl	80017f4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80010a8:	e022      	b.n	80010f0 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM3)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	4a15      	ldr	r2, [pc, #84]	@ (8001104 <HAL_TIM_MspPostInit+0xf8>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d11d      	bne.n	80010f0 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b4:	2300      	movs	r3, #0
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	4b0f      	ldr	r3, [pc, #60]	@ (80010f8 <HAL_TIM_MspPostInit+0xec>)
 80010ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010bc:	4a0e      	ldr	r2, [pc, #56]	@ (80010f8 <HAL_TIM_MspPostInit+0xec>)
 80010be:	f043 0301 	orr.w	r3, r3, #1
 80010c2:	6313      	str	r3, [r2, #48]	@ 0x30
 80010c4:	4b0c      	ldr	r3, [pc, #48]	@ (80010f8 <HAL_TIM_MspPostInit+0xec>)
 80010c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c8:	f003 0301 	and.w	r3, r3, #1
 80010cc:	60bb      	str	r3, [r7, #8]
 80010ce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SERVOS5_CTRL_Pin|LD1501_CTRL_Pin;
 80010d0:	23c0      	movs	r3, #192	@ 0xc0
 80010d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d4:	2302      	movs	r3, #2
 80010d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d8:	2300      	movs	r3, #0
 80010da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010dc:	2300      	movs	r3, #0
 80010de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80010e0:	2302      	movs	r3, #2
 80010e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e4:	f107 0314 	add.w	r3, r7, #20
 80010e8:	4619      	mov	r1, r3
 80010ea:	4804      	ldr	r0, [pc, #16]	@ (80010fc <HAL_TIM_MspPostInit+0xf0>)
 80010ec:	f000 fb82 	bl	80017f4 <HAL_GPIO_Init>
}
 80010f0:	bf00      	nop
 80010f2:	3728      	adds	r7, #40	@ 0x28
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40023800 	.word	0x40023800
 80010fc:	40020000 	.word	0x40020000
 8001100:	40020400 	.word	0x40020400
 8001104:	40000400 	.word	0x40000400

08001108 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b08a      	sub	sp, #40	@ 0x28
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001110:	f107 0314 	add.w	r3, r7, #20
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]
 800111c:	60da      	str	r2, [r3, #12]
 800111e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	4a1d      	ldr	r2, [pc, #116]	@ (800119c <HAL_UART_MspInit+0x94>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d134      	bne.n	8001194 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	613b      	str	r3, [r7, #16]
 800112e:	4b1c      	ldr	r3, [pc, #112]	@ (80011a0 <HAL_UART_MspInit+0x98>)
 8001130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001132:	4a1b      	ldr	r2, [pc, #108]	@ (80011a0 <HAL_UART_MspInit+0x98>)
 8001134:	f043 0310 	orr.w	r3, r3, #16
 8001138:	6453      	str	r3, [r2, #68]	@ 0x44
 800113a:	4b19      	ldr	r3, [pc, #100]	@ (80011a0 <HAL_UART_MspInit+0x98>)
 800113c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800113e:	f003 0310 	and.w	r3, r3, #16
 8001142:	613b      	str	r3, [r7, #16]
 8001144:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	60fb      	str	r3, [r7, #12]
 800114a:	4b15      	ldr	r3, [pc, #84]	@ (80011a0 <HAL_UART_MspInit+0x98>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114e:	4a14      	ldr	r2, [pc, #80]	@ (80011a0 <HAL_UART_MspInit+0x98>)
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	6313      	str	r3, [r2, #48]	@ 0x30
 8001156:	4b12      	ldr	r3, [pc, #72]	@ (80011a0 <HAL_UART_MspInit+0x98>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115a:	f003 0301 	and.w	r3, r3, #1
 800115e:	60fb      	str	r3, [r7, #12]
 8001160:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001162:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001166:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001168:	2302      	movs	r3, #2
 800116a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	2300      	movs	r3, #0
 800116e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001170:	2303      	movs	r3, #3
 8001172:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001174:	2307      	movs	r3, #7
 8001176:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001178:	f107 0314 	add.w	r3, r7, #20
 800117c:	4619      	mov	r1, r3
 800117e:	4809      	ldr	r0, [pc, #36]	@ (80011a4 <HAL_UART_MspInit+0x9c>)
 8001180:	f000 fb38 	bl	80017f4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8001184:	2200      	movs	r2, #0
 8001186:	2105      	movs	r1, #5
 8001188:	2025      	movs	r0, #37	@ 0x25
 800118a:	f000 fa77 	bl	800167c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800118e:	2025      	movs	r0, #37	@ 0x25
 8001190:	f000 fa90 	bl	80016b4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001194:	bf00      	nop
 8001196:	3728      	adds	r7, #40	@ 0x28
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	40011000 	.word	0x40011000
 80011a0:	40023800 	.word	0x40023800
 80011a4:	40020000 	.word	0x40020000

080011a8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08c      	sub	sp, #48	@ 0x30
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80011b0:	2300      	movs	r3, #0
 80011b2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80011b4:	2300      	movs	r3, #0
 80011b6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80011b8:	2300      	movs	r3, #0
 80011ba:	60bb      	str	r3, [r7, #8]
 80011bc:	4b2f      	ldr	r3, [pc, #188]	@ (800127c <HAL_InitTick+0xd4>)
 80011be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011c0:	4a2e      	ldr	r2, [pc, #184]	@ (800127c <HAL_InitTick+0xd4>)
 80011c2:	f043 0301 	orr.w	r3, r3, #1
 80011c6:	6453      	str	r3, [r2, #68]	@ 0x44
 80011c8:	4b2c      	ldr	r3, [pc, #176]	@ (800127c <HAL_InitTick+0xd4>)
 80011ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011cc:	f003 0301 	and.w	r3, r3, #1
 80011d0:	60bb      	str	r3, [r7, #8]
 80011d2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011d4:	f107 020c 	add.w	r2, r7, #12
 80011d8:	f107 0310 	add.w	r3, r7, #16
 80011dc:	4611      	mov	r1, r2
 80011de:	4618      	mov	r0, r3
 80011e0:	f000 fe44 	bl	8001e6c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80011e4:	f000 fe2e 	bl	8001e44 <HAL_RCC_GetPCLK2Freq>
 80011e8:	4603      	mov	r3, r0
 80011ea:	005b      	lsls	r3, r3, #1
 80011ec:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011f0:	4a23      	ldr	r2, [pc, #140]	@ (8001280 <HAL_InitTick+0xd8>)
 80011f2:	fba2 2303 	umull	r2, r3, r2, r3
 80011f6:	0c9b      	lsrs	r3, r3, #18
 80011f8:	3b01      	subs	r3, #1
 80011fa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80011fc:	4b21      	ldr	r3, [pc, #132]	@ (8001284 <HAL_InitTick+0xdc>)
 80011fe:	4a22      	ldr	r2, [pc, #136]	@ (8001288 <HAL_InitTick+0xe0>)
 8001200:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001202:	4b20      	ldr	r3, [pc, #128]	@ (8001284 <HAL_InitTick+0xdc>)
 8001204:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001208:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800120a:	4a1e      	ldr	r2, [pc, #120]	@ (8001284 <HAL_InitTick+0xdc>)
 800120c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001210:	4b1c      	ldr	r3, [pc, #112]	@ (8001284 <HAL_InitTick+0xdc>)
 8001212:	2200      	movs	r2, #0
 8001214:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001216:	4b1b      	ldr	r3, [pc, #108]	@ (8001284 <HAL_InitTick+0xdc>)
 8001218:	2200      	movs	r2, #0
 800121a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <HAL_InitTick+0xdc>)
 800121e:	2200      	movs	r2, #0
 8001220:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001222:	4818      	ldr	r0, [pc, #96]	@ (8001284 <HAL_InitTick+0xdc>)
 8001224:	f001 fb22 	bl	800286c <HAL_TIM_Base_Init>
 8001228:	4603      	mov	r3, r0
 800122a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800122e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001232:	2b00      	cmp	r3, #0
 8001234:	d11b      	bne.n	800126e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001236:	4813      	ldr	r0, [pc, #76]	@ (8001284 <HAL_InitTick+0xdc>)
 8001238:	f001 fb72 	bl	8002920 <HAL_TIM_Base_Start_IT>
 800123c:	4603      	mov	r3, r0
 800123e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001242:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001246:	2b00      	cmp	r3, #0
 8001248:	d111      	bne.n	800126e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800124a:	2019      	movs	r0, #25
 800124c:	f000 fa32 	bl	80016b4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2b0f      	cmp	r3, #15
 8001254:	d808      	bhi.n	8001268 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001256:	2200      	movs	r2, #0
 8001258:	6879      	ldr	r1, [r7, #4]
 800125a:	2019      	movs	r0, #25
 800125c:	f000 fa0e 	bl	800167c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001260:	4a0a      	ldr	r2, [pc, #40]	@ (800128c <HAL_InitTick+0xe4>)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6013      	str	r3, [r2, #0]
 8001266:	e002      	b.n	800126e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800126e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001272:	4618      	mov	r0, r3
 8001274:	3730      	adds	r7, #48	@ 0x30
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40023800 	.word	0x40023800
 8001280:	431bde83 	.word	0x431bde83
 8001284:	200001b8 	.word	0x200001b8
 8001288:	40010000 	.word	0x40010000
 800128c:	20000004 	.word	0x20000004

08001290 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <NMI_Handler+0x4>

08001298 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800129c:	bf00      	nop
 800129e:	e7fd      	b.n	800129c <HardFault_Handler+0x4>

080012a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012a4:	bf00      	nop
 80012a6:	e7fd      	b.n	80012a4 <MemManage_Handler+0x4>

080012a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012ac:	bf00      	nop
 80012ae:	e7fd      	b.n	80012ac <BusFault_Handler+0x4>

080012b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012b4:	bf00      	nop
 80012b6:	e7fd      	b.n	80012b4 <UsageFault_Handler+0x4>

080012b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012cc:	4802      	ldr	r0, [pc, #8]	@ (80012d8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80012ce:	f001 fcaf 	bl	8002c30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	200001b8 	.word	0x200001b8

080012dc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012e0:	4802      	ldr	r0, [pc, #8]	@ (80012ec <USART1_IRQHandler+0x10>)
 80012e2:	f002 fa01 	bl	80036e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20000118 	.word	0x20000118

080012f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80012f4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80012f8:	f000 fc2a 	bl	8001b50 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}

08001300 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]
 8001310:	e00a      	b.n	8001328 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001312:	f3af 8000 	nop.w
 8001316:	4601      	mov	r1, r0
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	1c5a      	adds	r2, r3, #1
 800131c:	60ba      	str	r2, [r7, #8]
 800131e:	b2ca      	uxtb	r2, r1
 8001320:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	3301      	adds	r3, #1
 8001326:	617b      	str	r3, [r7, #20]
 8001328:	697a      	ldr	r2, [r7, #20]
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	429a      	cmp	r2, r3
 800132e:	dbf0      	blt.n	8001312 <_read+0x12>
  }

  return len;
 8001330:	687b      	ldr	r3, [r7, #4]
}
 8001332:	4618      	mov	r0, r3
 8001334:	3718      	adds	r7, #24
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <_close>:
  }
  return len;
}

int _close(int file)
{
 800133a:	b480      	push	{r7}
 800133c:	b083      	sub	sp, #12
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001342:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001346:	4618      	mov	r0, r3
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr

08001352 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001352:	b480      	push	{r7}
 8001354:	b083      	sub	sp, #12
 8001356:	af00      	add	r7, sp, #0
 8001358:	6078      	str	r0, [r7, #4]
 800135a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001362:	605a      	str	r2, [r3, #4]
  return 0;
 8001364:	2300      	movs	r3, #0
}
 8001366:	4618      	mov	r0, r3
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr

08001372 <_isatty>:

int _isatty(int file)
{
 8001372:	b480      	push	{r7}
 8001374:	b083      	sub	sp, #12
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800137a:	2301      	movs	r3, #1
}
 800137c:	4618      	mov	r0, r3
 800137e:	370c      	adds	r7, #12
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr

08001388 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001388:	b480      	push	{r7}
 800138a:	b085      	sub	sp, #20
 800138c:	af00      	add	r7, sp, #0
 800138e:	60f8      	str	r0, [r7, #12]
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	3714      	adds	r7, #20
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
	...

080013a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013ac:	4a14      	ldr	r2, [pc, #80]	@ (8001400 <_sbrk+0x5c>)
 80013ae:	4b15      	ldr	r3, [pc, #84]	@ (8001404 <_sbrk+0x60>)
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013b8:	4b13      	ldr	r3, [pc, #76]	@ (8001408 <_sbrk+0x64>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d102      	bne.n	80013c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013c0:	4b11      	ldr	r3, [pc, #68]	@ (8001408 <_sbrk+0x64>)
 80013c2:	4a12      	ldr	r2, [pc, #72]	@ (800140c <_sbrk+0x68>)
 80013c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013c6:	4b10      	ldr	r3, [pc, #64]	@ (8001408 <_sbrk+0x64>)
 80013c8:	681a      	ldr	r2, [r3, #0]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4413      	add	r3, r2
 80013ce:	693a      	ldr	r2, [r7, #16]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d207      	bcs.n	80013e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013d4:	f006 ffa4 	bl	8008320 <__errno>
 80013d8:	4603      	mov	r3, r0
 80013da:	220c      	movs	r2, #12
 80013dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013de:	f04f 33ff 	mov.w	r3, #4294967295
 80013e2:	e009      	b.n	80013f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013e4:	4b08      	ldr	r3, [pc, #32]	@ (8001408 <_sbrk+0x64>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013ea:	4b07      	ldr	r3, [pc, #28]	@ (8001408 <_sbrk+0x64>)
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	4413      	add	r3, r2
 80013f2:	4a05      	ldr	r2, [pc, #20]	@ (8001408 <_sbrk+0x64>)
 80013f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013f6:	68fb      	ldr	r3, [r7, #12]
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3718      	adds	r7, #24
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	20020000 	.word	0x20020000
 8001404:	00000400 	.word	0x00000400
 8001408:	20000200 	.word	0x20000200
 800140c:	20004d40 	.word	0x20004d40

08001410 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001414:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <SystemInit+0x20>)
 8001416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800141a:	4a05      	ldr	r2, [pc, #20]	@ (8001430 <SystemInit+0x20>)
 800141c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001420:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001424:	bf00      	nop
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	e000ed00 	.word	0xe000ed00

08001434 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001434:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800146c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001438:	f7ff ffea 	bl	8001410 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800143c:	480c      	ldr	r0, [pc, #48]	@ (8001470 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800143e:	490d      	ldr	r1, [pc, #52]	@ (8001474 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001440:	4a0d      	ldr	r2, [pc, #52]	@ (8001478 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001442:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001444:	e002      	b.n	800144c <LoopCopyDataInit>

08001446 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001446:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001448:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800144a:	3304      	adds	r3, #4

0800144c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800144c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800144e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001450:	d3f9      	bcc.n	8001446 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001452:	4a0a      	ldr	r2, [pc, #40]	@ (800147c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001454:	4c0a      	ldr	r4, [pc, #40]	@ (8001480 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001456:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001458:	e001      	b.n	800145e <LoopFillZerobss>

0800145a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800145a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800145c:	3204      	adds	r2, #4

0800145e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800145e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001460:	d3fb      	bcc.n	800145a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001462:	f006 ff63 	bl	800832c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001466:	f7ff f905 	bl	8000674 <main>
  bx  lr    
 800146a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800146c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001470:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001474:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001478:	08009a70 	.word	0x08009a70
  ldr r2, =_sbss
 800147c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001480:	20004d3c 	.word	0x20004d3c

08001484 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001484:	e7fe      	b.n	8001484 <ADC_IRQHandler>
	...

08001488 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800148c:	4b0e      	ldr	r3, [pc, #56]	@ (80014c8 <HAL_Init+0x40>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a0d      	ldr	r2, [pc, #52]	@ (80014c8 <HAL_Init+0x40>)
 8001492:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001496:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001498:	4b0b      	ldr	r3, [pc, #44]	@ (80014c8 <HAL_Init+0x40>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	4a0a      	ldr	r2, [pc, #40]	@ (80014c8 <HAL_Init+0x40>)
 800149e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014a4:	4b08      	ldr	r3, [pc, #32]	@ (80014c8 <HAL_Init+0x40>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a07      	ldr	r2, [pc, #28]	@ (80014c8 <HAL_Init+0x40>)
 80014aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014b0:	2003      	movs	r0, #3
 80014b2:	f000 f8d8 	bl	8001666 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014b6:	200f      	movs	r0, #15
 80014b8:	f7ff fe76 	bl	80011a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014bc:	f7ff fd44 	bl	8000f48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014c0:	2300      	movs	r3, #0
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	40023c00 	.word	0x40023c00

080014cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014d0:	4b06      	ldr	r3, [pc, #24]	@ (80014ec <HAL_IncTick+0x20>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	461a      	mov	r2, r3
 80014d6:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <HAL_IncTick+0x24>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4413      	add	r3, r2
 80014dc:	4a04      	ldr	r2, [pc, #16]	@ (80014f0 <HAL_IncTick+0x24>)
 80014de:	6013      	str	r3, [r2, #0]
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	20000008 	.word	0x20000008
 80014f0:	20000204 	.word	0x20000204

080014f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  return uwTick;
 80014f8:	4b03      	ldr	r3, [pc, #12]	@ (8001508 <HAL_GetTick+0x14>)
 80014fa:	681b      	ldr	r3, [r3, #0]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	20000204 	.word	0x20000204

0800150c <__NVIC_SetPriorityGrouping>:
{
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f003 0307 	and.w	r3, r3, #7
 800151a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800151c:	4b0c      	ldr	r3, [pc, #48]	@ (8001550 <__NVIC_SetPriorityGrouping+0x44>)
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001522:	68ba      	ldr	r2, [r7, #8]
 8001524:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001528:	4013      	ands	r3, r2
 800152a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001534:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001538:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800153c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800153e:	4a04      	ldr	r2, [pc, #16]	@ (8001550 <__NVIC_SetPriorityGrouping+0x44>)
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	60d3      	str	r3, [r2, #12]
}
 8001544:	bf00      	nop
 8001546:	3714      	adds	r7, #20
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	e000ed00 	.word	0xe000ed00

08001554 <__NVIC_GetPriorityGrouping>:
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001558:	4b04      	ldr	r3, [pc, #16]	@ (800156c <__NVIC_GetPriorityGrouping+0x18>)
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	0a1b      	lsrs	r3, r3, #8
 800155e:	f003 0307 	and.w	r3, r3, #7
}
 8001562:	4618      	mov	r0, r3
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr
 800156c:	e000ed00 	.word	0xe000ed00

08001570 <__NVIC_EnableIRQ>:
{
 8001570:	b480      	push	{r7}
 8001572:	b083      	sub	sp, #12
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800157a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800157e:	2b00      	cmp	r3, #0
 8001580:	db0b      	blt.n	800159a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	f003 021f 	and.w	r2, r3, #31
 8001588:	4907      	ldr	r1, [pc, #28]	@ (80015a8 <__NVIC_EnableIRQ+0x38>)
 800158a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800158e:	095b      	lsrs	r3, r3, #5
 8001590:	2001      	movs	r0, #1
 8001592:	fa00 f202 	lsl.w	r2, r0, r2
 8001596:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800159a:	bf00      	nop
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	e000e100 	.word	0xe000e100

080015ac <__NVIC_SetPriority>:
{
 80015ac:	b480      	push	{r7}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	6039      	str	r1, [r7, #0]
 80015b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	db0a      	blt.n	80015d6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	490c      	ldr	r1, [pc, #48]	@ (80015f8 <__NVIC_SetPriority+0x4c>)
 80015c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ca:	0112      	lsls	r2, r2, #4
 80015cc:	b2d2      	uxtb	r2, r2
 80015ce:	440b      	add	r3, r1
 80015d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80015d4:	e00a      	b.n	80015ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	b2da      	uxtb	r2, r3
 80015da:	4908      	ldr	r1, [pc, #32]	@ (80015fc <__NVIC_SetPriority+0x50>)
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	f003 030f 	and.w	r3, r3, #15
 80015e2:	3b04      	subs	r3, #4
 80015e4:	0112      	lsls	r2, r2, #4
 80015e6:	b2d2      	uxtb	r2, r2
 80015e8:	440b      	add	r3, r1
 80015ea:	761a      	strb	r2, [r3, #24]
}
 80015ec:	bf00      	nop
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	e000e100 	.word	0xe000e100
 80015fc:	e000ed00 	.word	0xe000ed00

08001600 <NVIC_EncodePriority>:
{
 8001600:	b480      	push	{r7}
 8001602:	b089      	sub	sp, #36	@ 0x24
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	f003 0307 	and.w	r3, r3, #7
 8001612:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	f1c3 0307 	rsb	r3, r3, #7
 800161a:	2b04      	cmp	r3, #4
 800161c:	bf28      	it	cs
 800161e:	2304      	movcs	r3, #4
 8001620:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	3304      	adds	r3, #4
 8001626:	2b06      	cmp	r3, #6
 8001628:	d902      	bls.n	8001630 <NVIC_EncodePriority+0x30>
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	3b03      	subs	r3, #3
 800162e:	e000      	b.n	8001632 <NVIC_EncodePriority+0x32>
 8001630:	2300      	movs	r3, #0
 8001632:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001634:	f04f 32ff 	mov.w	r2, #4294967295
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	fa02 f303 	lsl.w	r3, r2, r3
 800163e:	43da      	mvns	r2, r3
 8001640:	68bb      	ldr	r3, [r7, #8]
 8001642:	401a      	ands	r2, r3
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001648:	f04f 31ff 	mov.w	r1, #4294967295
 800164c:	697b      	ldr	r3, [r7, #20]
 800164e:	fa01 f303 	lsl.w	r3, r1, r3
 8001652:	43d9      	mvns	r1, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001658:	4313      	orrs	r3, r2
}
 800165a:	4618      	mov	r0, r3
 800165c:	3724      	adds	r7, #36	@ 0x24
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr

08001666 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001666:	b580      	push	{r7, lr}
 8001668:	b082      	sub	sp, #8
 800166a:	af00      	add	r7, sp, #0
 800166c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f7ff ff4c 	bl	800150c <__NVIC_SetPriorityGrouping>
}
 8001674:	bf00      	nop
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}

0800167c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af00      	add	r7, sp, #0
 8001682:	4603      	mov	r3, r0
 8001684:	60b9      	str	r1, [r7, #8]
 8001686:	607a      	str	r2, [r7, #4]
 8001688:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800168a:	2300      	movs	r3, #0
 800168c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800168e:	f7ff ff61 	bl	8001554 <__NVIC_GetPriorityGrouping>
 8001692:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	68b9      	ldr	r1, [r7, #8]
 8001698:	6978      	ldr	r0, [r7, #20]
 800169a:	f7ff ffb1 	bl	8001600 <NVIC_EncodePriority>
 800169e:	4602      	mov	r2, r0
 80016a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016a4:	4611      	mov	r1, r2
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff ff80 	bl	80015ac <__NVIC_SetPriority>
}
 80016ac:	bf00      	nop
 80016ae:	3718      	adds	r7, #24
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80016be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff ff54 	bl	8001570 <__NVIC_EnableIRQ>
}
 80016c8:	bf00      	nop
 80016ca:	3708      	adds	r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}

080016d0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016dc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80016de:	f7ff ff09 	bl	80014f4 <HAL_GetTick>
 80016e2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d008      	beq.n	8001702 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2280      	movs	r2, #128	@ 0x80
 80016f4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2200      	movs	r2, #0
 80016fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e052      	b.n	80017a8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f022 0216 	bic.w	r2, r2, #22
 8001710:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	695a      	ldr	r2, [r3, #20]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001720:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001726:	2b00      	cmp	r3, #0
 8001728:	d103      	bne.n	8001732 <HAL_DMA_Abort+0x62>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800172e:	2b00      	cmp	r3, #0
 8001730:	d007      	beq.n	8001742 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f022 0208 	bic.w	r2, r2, #8
 8001740:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f022 0201 	bic.w	r2, r2, #1
 8001750:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001752:	e013      	b.n	800177c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001754:	f7ff fece 	bl	80014f4 <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	2b05      	cmp	r3, #5
 8001760:	d90c      	bls.n	800177c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2220      	movs	r2, #32
 8001766:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2203      	movs	r2, #3
 800176c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2200      	movs	r2, #0
 8001774:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001778:	2303      	movs	r3, #3
 800177a:	e015      	b.n	80017a8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1e4      	bne.n	8001754 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800178e:	223f      	movs	r2, #63	@ 0x3f
 8001790:	409a      	lsls	r2, r3
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2201      	movs	r2, #1
 800179a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2200      	movs	r2, #0
 80017a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80017a6:	2300      	movs	r3, #0
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3710      	adds	r7, #16
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	2b02      	cmp	r3, #2
 80017c2:	d004      	beq.n	80017ce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	2280      	movs	r2, #128	@ 0x80
 80017c8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e00c      	b.n	80017e8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2205      	movs	r2, #5
 80017d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f022 0201 	bic.w	r2, r2, #1
 80017e4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80017e6:	2300      	movs	r3, #0
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	370c      	adds	r7, #12
 80017ec:	46bd      	mov	sp, r7
 80017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f2:	4770      	bx	lr

080017f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b089      	sub	sp, #36	@ 0x24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017fe:	2300      	movs	r3, #0
 8001800:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001802:	2300      	movs	r3, #0
 8001804:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001806:	2300      	movs	r3, #0
 8001808:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800180a:	2300      	movs	r3, #0
 800180c:	61fb      	str	r3, [r7, #28]
 800180e:	e165      	b.n	8001adc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001810:	2201      	movs	r2, #1
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	697a      	ldr	r2, [r7, #20]
 8001820:	4013      	ands	r3, r2
 8001822:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001824:	693a      	ldr	r2, [r7, #16]
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	429a      	cmp	r2, r3
 800182a:	f040 8154 	bne.w	8001ad6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f003 0303 	and.w	r3, r3, #3
 8001836:	2b01      	cmp	r3, #1
 8001838:	d005      	beq.n	8001846 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001842:	2b02      	cmp	r3, #2
 8001844:	d130      	bne.n	80018a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	2203      	movs	r2, #3
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	43db      	mvns	r3, r3
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	4013      	ands	r3, r2
 800185c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	68da      	ldr	r2, [r3, #12]
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	005b      	lsls	r3, r3, #1
 8001866:	fa02 f303 	lsl.w	r3, r2, r3
 800186a:	69ba      	ldr	r2, [r7, #24]
 800186c:	4313      	orrs	r3, r2
 800186e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	69ba      	ldr	r2, [r7, #24]
 8001874:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800187c:	2201      	movs	r2, #1
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	fa02 f303 	lsl.w	r3, r2, r3
 8001884:	43db      	mvns	r3, r3
 8001886:	69ba      	ldr	r2, [r7, #24]
 8001888:	4013      	ands	r3, r2
 800188a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	685b      	ldr	r3, [r3, #4]
 8001890:	091b      	lsrs	r3, r3, #4
 8001892:	f003 0201 	and.w	r2, r3, #1
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	fa02 f303 	lsl.w	r3, r2, r3
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	4313      	orrs	r3, r2
 80018a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	69ba      	ldr	r2, [r7, #24]
 80018a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	f003 0303 	and.w	r3, r3, #3
 80018b0:	2b03      	cmp	r3, #3
 80018b2:	d017      	beq.n	80018e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	2203      	movs	r2, #3
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	43db      	mvns	r3, r3
 80018c6:	69ba      	ldr	r2, [r7, #24]
 80018c8:	4013      	ands	r3, r2
 80018ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	005b      	lsls	r3, r3, #1
 80018d4:	fa02 f303 	lsl.w	r3, r2, r3
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	4313      	orrs	r3, r2
 80018dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	69ba      	ldr	r2, [r7, #24]
 80018e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f003 0303 	and.w	r3, r3, #3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d123      	bne.n	8001938 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	08da      	lsrs	r2, r3, #3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	3208      	adds	r2, #8
 80018f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	f003 0307 	and.w	r3, r3, #7
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	220f      	movs	r2, #15
 8001908:	fa02 f303 	lsl.w	r3, r2, r3
 800190c:	43db      	mvns	r3, r3
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	4013      	ands	r3, r2
 8001912:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	691a      	ldr	r2, [r3, #16]
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	f003 0307 	and.w	r3, r3, #7
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	fa02 f303 	lsl.w	r3, r2, r3
 8001924:	69ba      	ldr	r2, [r7, #24]
 8001926:	4313      	orrs	r3, r2
 8001928:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	08da      	lsrs	r2, r3, #3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	3208      	adds	r2, #8
 8001932:	69b9      	ldr	r1, [r7, #24]
 8001934:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	2203      	movs	r2, #3
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	43db      	mvns	r3, r3
 800194a:	69ba      	ldr	r2, [r7, #24]
 800194c:	4013      	ands	r3, r2
 800194e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f003 0203 	and.w	r2, r3, #3
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	fa02 f303 	lsl.w	r3, r2, r3
 8001960:	69ba      	ldr	r2, [r7, #24]
 8001962:	4313      	orrs	r3, r2
 8001964:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001974:	2b00      	cmp	r3, #0
 8001976:	f000 80ae 	beq.w	8001ad6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	4b5d      	ldr	r3, [pc, #372]	@ (8001af4 <HAL_GPIO_Init+0x300>)
 8001980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001982:	4a5c      	ldr	r2, [pc, #368]	@ (8001af4 <HAL_GPIO_Init+0x300>)
 8001984:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001988:	6453      	str	r3, [r2, #68]	@ 0x44
 800198a:	4b5a      	ldr	r3, [pc, #360]	@ (8001af4 <HAL_GPIO_Init+0x300>)
 800198c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001992:	60fb      	str	r3, [r7, #12]
 8001994:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001996:	4a58      	ldr	r2, [pc, #352]	@ (8001af8 <HAL_GPIO_Init+0x304>)
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	089b      	lsrs	r3, r3, #2
 800199c:	3302      	adds	r3, #2
 800199e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019a4:	69fb      	ldr	r3, [r7, #28]
 80019a6:	f003 0303 	and.w	r3, r3, #3
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	220f      	movs	r2, #15
 80019ae:	fa02 f303 	lsl.w	r3, r2, r3
 80019b2:	43db      	mvns	r3, r3
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	4013      	ands	r3, r2
 80019b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4a4f      	ldr	r2, [pc, #316]	@ (8001afc <HAL_GPIO_Init+0x308>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d025      	beq.n	8001a0e <HAL_GPIO_Init+0x21a>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4a4e      	ldr	r2, [pc, #312]	@ (8001b00 <HAL_GPIO_Init+0x30c>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d01f      	beq.n	8001a0a <HAL_GPIO_Init+0x216>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	4a4d      	ldr	r2, [pc, #308]	@ (8001b04 <HAL_GPIO_Init+0x310>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d019      	beq.n	8001a06 <HAL_GPIO_Init+0x212>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	4a4c      	ldr	r2, [pc, #304]	@ (8001b08 <HAL_GPIO_Init+0x314>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d013      	beq.n	8001a02 <HAL_GPIO_Init+0x20e>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a4b      	ldr	r2, [pc, #300]	@ (8001b0c <HAL_GPIO_Init+0x318>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d00d      	beq.n	80019fe <HAL_GPIO_Init+0x20a>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	4a4a      	ldr	r2, [pc, #296]	@ (8001b10 <HAL_GPIO_Init+0x31c>)
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d007      	beq.n	80019fa <HAL_GPIO_Init+0x206>
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4a49      	ldr	r2, [pc, #292]	@ (8001b14 <HAL_GPIO_Init+0x320>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d101      	bne.n	80019f6 <HAL_GPIO_Init+0x202>
 80019f2:	2306      	movs	r3, #6
 80019f4:	e00c      	b.n	8001a10 <HAL_GPIO_Init+0x21c>
 80019f6:	2307      	movs	r3, #7
 80019f8:	e00a      	b.n	8001a10 <HAL_GPIO_Init+0x21c>
 80019fa:	2305      	movs	r3, #5
 80019fc:	e008      	b.n	8001a10 <HAL_GPIO_Init+0x21c>
 80019fe:	2304      	movs	r3, #4
 8001a00:	e006      	b.n	8001a10 <HAL_GPIO_Init+0x21c>
 8001a02:	2303      	movs	r3, #3
 8001a04:	e004      	b.n	8001a10 <HAL_GPIO_Init+0x21c>
 8001a06:	2302      	movs	r3, #2
 8001a08:	e002      	b.n	8001a10 <HAL_GPIO_Init+0x21c>
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e000      	b.n	8001a10 <HAL_GPIO_Init+0x21c>
 8001a0e:	2300      	movs	r3, #0
 8001a10:	69fa      	ldr	r2, [r7, #28]
 8001a12:	f002 0203 	and.w	r2, r2, #3
 8001a16:	0092      	lsls	r2, r2, #2
 8001a18:	4093      	lsls	r3, r2
 8001a1a:	69ba      	ldr	r2, [r7, #24]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a20:	4935      	ldr	r1, [pc, #212]	@ (8001af8 <HAL_GPIO_Init+0x304>)
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	089b      	lsrs	r3, r3, #2
 8001a26:	3302      	adds	r3, #2
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a2e:	4b3a      	ldr	r3, [pc, #232]	@ (8001b18 <HAL_GPIO_Init+0x324>)
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	43db      	mvns	r3, r3
 8001a38:	69ba      	ldr	r2, [r7, #24]
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d003      	beq.n	8001a52 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001a4a:	69ba      	ldr	r2, [r7, #24]
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a52:	4a31      	ldr	r2, [pc, #196]	@ (8001b18 <HAL_GPIO_Init+0x324>)
 8001a54:	69bb      	ldr	r3, [r7, #24]
 8001a56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a58:	4b2f      	ldr	r3, [pc, #188]	@ (8001b18 <HAL_GPIO_Init+0x324>)
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	43db      	mvns	r3, r3
 8001a62:	69ba      	ldr	r2, [r7, #24]
 8001a64:	4013      	ands	r3, r2
 8001a66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d003      	beq.n	8001a7c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001a74:	69ba      	ldr	r2, [r7, #24]
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a7c:	4a26      	ldr	r2, [pc, #152]	@ (8001b18 <HAL_GPIO_Init+0x324>)
 8001a7e:	69bb      	ldr	r3, [r7, #24]
 8001a80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a82:	4b25      	ldr	r3, [pc, #148]	@ (8001b18 <HAL_GPIO_Init+0x324>)
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	43db      	mvns	r3, r3
 8001a8c:	69ba      	ldr	r2, [r7, #24]
 8001a8e:	4013      	ands	r3, r2
 8001a90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d003      	beq.n	8001aa6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001a9e:	69ba      	ldr	r2, [r7, #24]
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001aa6:	4a1c      	ldr	r2, [pc, #112]	@ (8001b18 <HAL_GPIO_Init+0x324>)
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001aac:	4b1a      	ldr	r3, [pc, #104]	@ (8001b18 <HAL_GPIO_Init+0x324>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	69ba      	ldr	r2, [r7, #24]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d003      	beq.n	8001ad0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001ad0:	4a11      	ldr	r2, [pc, #68]	@ (8001b18 <HAL_GPIO_Init+0x324>)
 8001ad2:	69bb      	ldr	r3, [r7, #24]
 8001ad4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	3301      	adds	r3, #1
 8001ada:	61fb      	str	r3, [r7, #28]
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	2b0f      	cmp	r3, #15
 8001ae0:	f67f ae96 	bls.w	8001810 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ae4:	bf00      	nop
 8001ae6:	bf00      	nop
 8001ae8:	3724      	adds	r7, #36	@ 0x24
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	40023800 	.word	0x40023800
 8001af8:	40013800 	.word	0x40013800
 8001afc:	40020000 	.word	0x40020000
 8001b00:	40020400 	.word	0x40020400
 8001b04:	40020800 	.word	0x40020800
 8001b08:	40020c00 	.word	0x40020c00
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	40021400 	.word	0x40021400
 8001b14:	40021800 	.word	0x40021800
 8001b18:	40013c00 	.word	0x40013c00

08001b1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
 8001b24:	460b      	mov	r3, r1
 8001b26:	807b      	strh	r3, [r7, #2]
 8001b28:	4613      	mov	r3, r2
 8001b2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b2c:	787b      	ldrb	r3, [r7, #1]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d003      	beq.n	8001b3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b32:	887a      	ldrh	r2, [r7, #2]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b38:	e003      	b.n	8001b42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b3a:	887b      	ldrh	r3, [r7, #2]
 8001b3c:	041a      	lsls	r2, r3, #16
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	619a      	str	r2, [r3, #24]
}
 8001b42:	bf00      	nop
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
	...

08001b50 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001b5a:	4b08      	ldr	r3, [pc, #32]	@ (8001b7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b5c:	695a      	ldr	r2, [r3, #20]
 8001b5e:	88fb      	ldrh	r3, [r7, #6]
 8001b60:	4013      	ands	r3, r2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d006      	beq.n	8001b74 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b66:	4a05      	ldr	r2, [pc, #20]	@ (8001b7c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001b68:	88fb      	ldrh	r3, [r7, #6]
 8001b6a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b6c:	88fb      	ldrh	r3, [r7, #6]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f000 f806 	bl	8001b80 <HAL_GPIO_EXTI_Callback>
  }
}
 8001b74:	bf00      	nop
 8001b76:	3708      	adds	r7, #8
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40013c00 	.word	0x40013c00

08001b80 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	4603      	mov	r3, r0
 8001b88:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
	...

08001b98 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	603b      	str	r3, [r7, #0]
 8001ba6:	4b20      	ldr	r3, [pc, #128]	@ (8001c28 <HAL_PWREx_EnableOverDrive+0x90>)
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001baa:	4a1f      	ldr	r2, [pc, #124]	@ (8001c28 <HAL_PWREx_EnableOverDrive+0x90>)
 8001bac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bb2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c28 <HAL_PWREx_EnableOverDrive+0x90>)
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bba:	603b      	str	r3, [r7, #0]
 8001bbc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001bbe:	4b1b      	ldr	r3, [pc, #108]	@ (8001c2c <HAL_PWREx_EnableOverDrive+0x94>)
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bc4:	f7ff fc96 	bl	80014f4 <HAL_GetTick>
 8001bc8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001bca:	e009      	b.n	8001be0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001bcc:	f7ff fc92 	bl	80014f4 <HAL_GetTick>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001bda:	d901      	bls.n	8001be0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e01f      	b.n	8001c20 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001be0:	4b13      	ldr	r3, [pc, #76]	@ (8001c30 <HAL_PWREx_EnableOverDrive+0x98>)
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001be8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bec:	d1ee      	bne.n	8001bcc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001bee:	4b11      	ldr	r3, [pc, #68]	@ (8001c34 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bf4:	f7ff fc7e 	bl	80014f4 <HAL_GetTick>
 8001bf8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001bfa:	e009      	b.n	8001c10 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001bfc:	f7ff fc7a 	bl	80014f4 <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c0a:	d901      	bls.n	8001c10 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	e007      	b.n	8001c20 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001c10:	4b07      	ldr	r3, [pc, #28]	@ (8001c30 <HAL_PWREx_EnableOverDrive+0x98>)
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001c1c:	d1ee      	bne.n	8001bfc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001c1e:	2300      	movs	r3, #0
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	420e0040 	.word	0x420e0040
 8001c30:	40007000 	.word	0x40007000
 8001c34:	420e0044 	.word	0x420e0044

08001c38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d101      	bne.n	8001c4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e0cc      	b.n	8001de6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c4c:	4b68      	ldr	r3, [pc, #416]	@ (8001df0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 030f 	and.w	r3, r3, #15
 8001c54:	683a      	ldr	r2, [r7, #0]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d90c      	bls.n	8001c74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5a:	4b65      	ldr	r3, [pc, #404]	@ (8001df0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c5c:	683a      	ldr	r2, [r7, #0]
 8001c5e:	b2d2      	uxtb	r2, r2
 8001c60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c62:	4b63      	ldr	r3, [pc, #396]	@ (8001df0 <HAL_RCC_ClockConfig+0x1b8>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 030f 	and.w	r3, r3, #15
 8001c6a:	683a      	ldr	r2, [r7, #0]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d001      	beq.n	8001c74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e0b8      	b.n	8001de6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 0302 	and.w	r3, r3, #2
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d020      	beq.n	8001cc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0304 	and.w	r3, r3, #4
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d005      	beq.n	8001c98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c8c:	4b59      	ldr	r3, [pc, #356]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	4a58      	ldr	r2, [pc, #352]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001c92:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001c96:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0308 	and.w	r3, r3, #8
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d005      	beq.n	8001cb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ca4:	4b53      	ldr	r3, [pc, #332]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	4a52      	ldr	r2, [pc, #328]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001caa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001cae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cb0:	4b50      	ldr	r3, [pc, #320]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	494d      	ldr	r1, [pc, #308]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f003 0301 	and.w	r3, r3, #1
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d044      	beq.n	8001d58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d107      	bne.n	8001ce6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cd6:	4b47      	ldr	r3, [pc, #284]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d119      	bne.n	8001d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e07f      	b.n	8001de6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d003      	beq.n	8001cf6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001cf2:	2b03      	cmp	r3, #3
 8001cf4:	d107      	bne.n	8001d06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cf6:	4b3f      	ldr	r3, [pc, #252]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d109      	bne.n	8001d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e06f      	b.n	8001de6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d06:	4b3b      	ldr	r3, [pc, #236]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d101      	bne.n	8001d16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e067      	b.n	8001de6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d16:	4b37      	ldr	r3, [pc, #220]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f023 0203 	bic.w	r2, r3, #3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	4934      	ldr	r1, [pc, #208]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d24:	4313      	orrs	r3, r2
 8001d26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d28:	f7ff fbe4 	bl	80014f4 <HAL_GetTick>
 8001d2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d2e:	e00a      	b.n	8001d46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d30:	f7ff fbe0 	bl	80014f4 <HAL_GetTick>
 8001d34:	4602      	mov	r2, r0
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	1ad3      	subs	r3, r2, r3
 8001d3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e04f      	b.n	8001de6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d46:	4b2b      	ldr	r3, [pc, #172]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d48:	689b      	ldr	r3, [r3, #8]
 8001d4a:	f003 020c 	and.w	r2, r3, #12
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d1eb      	bne.n	8001d30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d58:	4b25      	ldr	r3, [pc, #148]	@ (8001df0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f003 030f 	and.w	r3, r3, #15
 8001d60:	683a      	ldr	r2, [r7, #0]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d20c      	bcs.n	8001d80 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d66:	4b22      	ldr	r3, [pc, #136]	@ (8001df0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d68:	683a      	ldr	r2, [r7, #0]
 8001d6a:	b2d2      	uxtb	r2, r2
 8001d6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d6e:	4b20      	ldr	r3, [pc, #128]	@ (8001df0 <HAL_RCC_ClockConfig+0x1b8>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 030f 	and.w	r3, r3, #15
 8001d76:	683a      	ldr	r2, [r7, #0]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d001      	beq.n	8001d80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e032      	b.n	8001de6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0304 	and.w	r3, r3, #4
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d008      	beq.n	8001d9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d8c:	4b19      	ldr	r3, [pc, #100]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	4916      	ldr	r1, [pc, #88]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0308 	and.w	r3, r3, #8
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d009      	beq.n	8001dbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001daa:	4b12      	ldr	r3, [pc, #72]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	691b      	ldr	r3, [r3, #16]
 8001db6:	00db      	lsls	r3, r3, #3
 8001db8:	490e      	ldr	r1, [pc, #56]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dbe:	f000 f887 	bl	8001ed0 <HAL_RCC_GetSysClockFreq>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001df4 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	091b      	lsrs	r3, r3, #4
 8001dca:	f003 030f 	and.w	r3, r3, #15
 8001dce:	490a      	ldr	r1, [pc, #40]	@ (8001df8 <HAL_RCC_ClockConfig+0x1c0>)
 8001dd0:	5ccb      	ldrb	r3, [r1, r3]
 8001dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8001dd6:	4a09      	ldr	r2, [pc, #36]	@ (8001dfc <HAL_RCC_ClockConfig+0x1c4>)
 8001dd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001dda:	4b09      	ldr	r3, [pc, #36]	@ (8001e00 <HAL_RCC_ClockConfig+0x1c8>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff f9e2 	bl	80011a8 <HAL_InitTick>

  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3710      	adds	r7, #16
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40023c00 	.word	0x40023c00
 8001df4:	40023800 	.word	0x40023800
 8001df8:	080098f8 	.word	0x080098f8
 8001dfc:	20000000 	.word	0x20000000
 8001e00:	20000004 	.word	0x20000004

08001e04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e08:	4b03      	ldr	r3, [pc, #12]	@ (8001e18 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	20000000 	.word	0x20000000

08001e1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e20:	f7ff fff0 	bl	8001e04 <HAL_RCC_GetHCLKFreq>
 8001e24:	4602      	mov	r2, r0
 8001e26:	4b05      	ldr	r3, [pc, #20]	@ (8001e3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	0a9b      	lsrs	r3, r3, #10
 8001e2c:	f003 0307 	and.w	r3, r3, #7
 8001e30:	4903      	ldr	r1, [pc, #12]	@ (8001e40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e32:	5ccb      	ldrb	r3, [r1, r3]
 8001e34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	08009908 	.word	0x08009908

08001e44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e48:	f7ff ffdc 	bl	8001e04 <HAL_RCC_GetHCLKFreq>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	4b05      	ldr	r3, [pc, #20]	@ (8001e64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	0b5b      	lsrs	r3, r3, #13
 8001e54:	f003 0307 	and.w	r3, r3, #7
 8001e58:	4903      	ldr	r1, [pc, #12]	@ (8001e68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e5a:	5ccb      	ldrb	r3, [r1, r3]
 8001e5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40023800 	.word	0x40023800
 8001e68:	08009908 	.word	0x08009908

08001e6c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	220f      	movs	r2, #15
 8001e7a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001e7c:	4b12      	ldr	r3, [pc, #72]	@ (8001ec8 <HAL_RCC_GetClockConfig+0x5c>)
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	f003 0203 	and.w	r2, r3, #3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001e88:	4b0f      	ldr	r3, [pc, #60]	@ (8001ec8 <HAL_RCC_GetClockConfig+0x5c>)
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001e94:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec8 <HAL_RCC_GetClockConfig+0x5c>)
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001ea0:	4b09      	ldr	r3, [pc, #36]	@ (8001ec8 <HAL_RCC_GetClockConfig+0x5c>)
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	08db      	lsrs	r3, r3, #3
 8001ea6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001eae:	4b07      	ldr	r3, [pc, #28]	@ (8001ecc <HAL_RCC_GetClockConfig+0x60>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 020f 	and.w	r2, r3, #15
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	601a      	str	r2, [r3, #0]
}
 8001eba:	bf00      	nop
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	40023c00 	.word	0x40023c00

08001ed0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ed0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ed4:	b0ae      	sub	sp, #184	@ 0xb8
 8001ed6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001eea:	2300      	movs	r3, #0
 8001eec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ef6:	4bcb      	ldr	r3, [pc, #812]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x354>)
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	f003 030c 	and.w	r3, r3, #12
 8001efe:	2b0c      	cmp	r3, #12
 8001f00:	f200 8206 	bhi.w	8002310 <HAL_RCC_GetSysClockFreq+0x440>
 8001f04:	a201      	add	r2, pc, #4	@ (adr r2, 8001f0c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f0a:	bf00      	nop
 8001f0c:	08001f41 	.word	0x08001f41
 8001f10:	08002311 	.word	0x08002311
 8001f14:	08002311 	.word	0x08002311
 8001f18:	08002311 	.word	0x08002311
 8001f1c:	08001f49 	.word	0x08001f49
 8001f20:	08002311 	.word	0x08002311
 8001f24:	08002311 	.word	0x08002311
 8001f28:	08002311 	.word	0x08002311
 8001f2c:	08001f51 	.word	0x08001f51
 8001f30:	08002311 	.word	0x08002311
 8001f34:	08002311 	.word	0x08002311
 8001f38:	08002311 	.word	0x08002311
 8001f3c:	08002141 	.word	0x08002141
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f40:	4bb9      	ldr	r3, [pc, #740]	@ (8002228 <HAL_RCC_GetSysClockFreq+0x358>)
 8001f42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001f46:	e1e7      	b.n	8002318 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f48:	4bb8      	ldr	r3, [pc, #736]	@ (800222c <HAL_RCC_GetSysClockFreq+0x35c>)
 8001f4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001f4e:	e1e3      	b.n	8002318 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f50:	4bb4      	ldr	r3, [pc, #720]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f58:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f5c:	4bb1      	ldr	r3, [pc, #708]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d071      	beq.n	800204c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f68:	4bae      	ldr	r3, [pc, #696]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	099b      	lsrs	r3, r3, #6
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001f74:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001f78:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001f7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f80:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001f84:	2300      	movs	r3, #0
 8001f86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001f8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001f8e:	4622      	mov	r2, r4
 8001f90:	462b      	mov	r3, r5
 8001f92:	f04f 0000 	mov.w	r0, #0
 8001f96:	f04f 0100 	mov.w	r1, #0
 8001f9a:	0159      	lsls	r1, r3, #5
 8001f9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fa0:	0150      	lsls	r0, r2, #5
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	4621      	mov	r1, r4
 8001fa8:	1a51      	subs	r1, r2, r1
 8001faa:	6439      	str	r1, [r7, #64]	@ 0x40
 8001fac:	4629      	mov	r1, r5
 8001fae:	eb63 0301 	sbc.w	r3, r3, r1
 8001fb2:	647b      	str	r3, [r7, #68]	@ 0x44
 8001fb4:	f04f 0200 	mov.w	r2, #0
 8001fb8:	f04f 0300 	mov.w	r3, #0
 8001fbc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001fc0:	4649      	mov	r1, r9
 8001fc2:	018b      	lsls	r3, r1, #6
 8001fc4:	4641      	mov	r1, r8
 8001fc6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fca:	4641      	mov	r1, r8
 8001fcc:	018a      	lsls	r2, r1, #6
 8001fce:	4641      	mov	r1, r8
 8001fd0:	1a51      	subs	r1, r2, r1
 8001fd2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001fd4:	4649      	mov	r1, r9
 8001fd6:	eb63 0301 	sbc.w	r3, r3, r1
 8001fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001fdc:	f04f 0200 	mov.w	r2, #0
 8001fe0:	f04f 0300 	mov.w	r3, #0
 8001fe4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001fe8:	4649      	mov	r1, r9
 8001fea:	00cb      	lsls	r3, r1, #3
 8001fec:	4641      	mov	r1, r8
 8001fee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001ff2:	4641      	mov	r1, r8
 8001ff4:	00ca      	lsls	r2, r1, #3
 8001ff6:	4610      	mov	r0, r2
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	4622      	mov	r2, r4
 8001ffe:	189b      	adds	r3, r3, r2
 8002000:	633b      	str	r3, [r7, #48]	@ 0x30
 8002002:	462b      	mov	r3, r5
 8002004:	460a      	mov	r2, r1
 8002006:	eb42 0303 	adc.w	r3, r2, r3
 800200a:	637b      	str	r3, [r7, #52]	@ 0x34
 800200c:	f04f 0200 	mov.w	r2, #0
 8002010:	f04f 0300 	mov.w	r3, #0
 8002014:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002018:	4629      	mov	r1, r5
 800201a:	024b      	lsls	r3, r1, #9
 800201c:	4621      	mov	r1, r4
 800201e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002022:	4621      	mov	r1, r4
 8002024:	024a      	lsls	r2, r1, #9
 8002026:	4610      	mov	r0, r2
 8002028:	4619      	mov	r1, r3
 800202a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800202e:	2200      	movs	r2, #0
 8002030:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002034:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002038:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800203c:	f7fe f940 	bl	80002c0 <__aeabi_uldivmod>
 8002040:	4602      	mov	r2, r0
 8002042:	460b      	mov	r3, r1
 8002044:	4613      	mov	r3, r2
 8002046:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800204a:	e067      	b.n	800211c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800204c:	4b75      	ldr	r3, [pc, #468]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x354>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	099b      	lsrs	r3, r3, #6
 8002052:	2200      	movs	r2, #0
 8002054:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002058:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800205c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002060:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002064:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002066:	2300      	movs	r3, #0
 8002068:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800206a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800206e:	4622      	mov	r2, r4
 8002070:	462b      	mov	r3, r5
 8002072:	f04f 0000 	mov.w	r0, #0
 8002076:	f04f 0100 	mov.w	r1, #0
 800207a:	0159      	lsls	r1, r3, #5
 800207c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002080:	0150      	lsls	r0, r2, #5
 8002082:	4602      	mov	r2, r0
 8002084:	460b      	mov	r3, r1
 8002086:	4621      	mov	r1, r4
 8002088:	1a51      	subs	r1, r2, r1
 800208a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800208c:	4629      	mov	r1, r5
 800208e:	eb63 0301 	sbc.w	r3, r3, r1
 8002092:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002094:	f04f 0200 	mov.w	r2, #0
 8002098:	f04f 0300 	mov.w	r3, #0
 800209c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80020a0:	4649      	mov	r1, r9
 80020a2:	018b      	lsls	r3, r1, #6
 80020a4:	4641      	mov	r1, r8
 80020a6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020aa:	4641      	mov	r1, r8
 80020ac:	018a      	lsls	r2, r1, #6
 80020ae:	4641      	mov	r1, r8
 80020b0:	ebb2 0a01 	subs.w	sl, r2, r1
 80020b4:	4649      	mov	r1, r9
 80020b6:	eb63 0b01 	sbc.w	fp, r3, r1
 80020ba:	f04f 0200 	mov.w	r2, #0
 80020be:	f04f 0300 	mov.w	r3, #0
 80020c2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80020c6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80020ca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80020ce:	4692      	mov	sl, r2
 80020d0:	469b      	mov	fp, r3
 80020d2:	4623      	mov	r3, r4
 80020d4:	eb1a 0303 	adds.w	r3, sl, r3
 80020d8:	623b      	str	r3, [r7, #32]
 80020da:	462b      	mov	r3, r5
 80020dc:	eb4b 0303 	adc.w	r3, fp, r3
 80020e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80020e2:	f04f 0200 	mov.w	r2, #0
 80020e6:	f04f 0300 	mov.w	r3, #0
 80020ea:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80020ee:	4629      	mov	r1, r5
 80020f0:	028b      	lsls	r3, r1, #10
 80020f2:	4621      	mov	r1, r4
 80020f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80020f8:	4621      	mov	r1, r4
 80020fa:	028a      	lsls	r2, r1, #10
 80020fc:	4610      	mov	r0, r2
 80020fe:	4619      	mov	r1, r3
 8002100:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002104:	2200      	movs	r2, #0
 8002106:	673b      	str	r3, [r7, #112]	@ 0x70
 8002108:	677a      	str	r2, [r7, #116]	@ 0x74
 800210a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800210e:	f7fe f8d7 	bl	80002c0 <__aeabi_uldivmod>
 8002112:	4602      	mov	r2, r0
 8002114:	460b      	mov	r3, r1
 8002116:	4613      	mov	r3, r2
 8002118:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800211c:	4b41      	ldr	r3, [pc, #260]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x354>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	0c1b      	lsrs	r3, r3, #16
 8002122:	f003 0303 	and.w	r3, r3, #3
 8002126:	3301      	adds	r3, #1
 8002128:	005b      	lsls	r3, r3, #1
 800212a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800212e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002132:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002136:	fbb2 f3f3 	udiv	r3, r2, r3
 800213a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800213e:	e0eb      	b.n	8002318 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002140:	4b38      	ldr	r3, [pc, #224]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x354>)
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002148:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800214c:	4b35      	ldr	r3, [pc, #212]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x354>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d06b      	beq.n	8002230 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002158:	4b32      	ldr	r3, [pc, #200]	@ (8002224 <HAL_RCC_GetSysClockFreq+0x354>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	099b      	lsrs	r3, r3, #6
 800215e:	2200      	movs	r2, #0
 8002160:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002162:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002164:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800216a:	663b      	str	r3, [r7, #96]	@ 0x60
 800216c:	2300      	movs	r3, #0
 800216e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002170:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002174:	4622      	mov	r2, r4
 8002176:	462b      	mov	r3, r5
 8002178:	f04f 0000 	mov.w	r0, #0
 800217c:	f04f 0100 	mov.w	r1, #0
 8002180:	0159      	lsls	r1, r3, #5
 8002182:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002186:	0150      	lsls	r0, r2, #5
 8002188:	4602      	mov	r2, r0
 800218a:	460b      	mov	r3, r1
 800218c:	4621      	mov	r1, r4
 800218e:	1a51      	subs	r1, r2, r1
 8002190:	61b9      	str	r1, [r7, #24]
 8002192:	4629      	mov	r1, r5
 8002194:	eb63 0301 	sbc.w	r3, r3, r1
 8002198:	61fb      	str	r3, [r7, #28]
 800219a:	f04f 0200 	mov.w	r2, #0
 800219e:	f04f 0300 	mov.w	r3, #0
 80021a2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80021a6:	4659      	mov	r1, fp
 80021a8:	018b      	lsls	r3, r1, #6
 80021aa:	4651      	mov	r1, sl
 80021ac:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80021b0:	4651      	mov	r1, sl
 80021b2:	018a      	lsls	r2, r1, #6
 80021b4:	4651      	mov	r1, sl
 80021b6:	ebb2 0801 	subs.w	r8, r2, r1
 80021ba:	4659      	mov	r1, fp
 80021bc:	eb63 0901 	sbc.w	r9, r3, r1
 80021c0:	f04f 0200 	mov.w	r2, #0
 80021c4:	f04f 0300 	mov.w	r3, #0
 80021c8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80021cc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80021d0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80021d4:	4690      	mov	r8, r2
 80021d6:	4699      	mov	r9, r3
 80021d8:	4623      	mov	r3, r4
 80021da:	eb18 0303 	adds.w	r3, r8, r3
 80021de:	613b      	str	r3, [r7, #16]
 80021e0:	462b      	mov	r3, r5
 80021e2:	eb49 0303 	adc.w	r3, r9, r3
 80021e6:	617b      	str	r3, [r7, #20]
 80021e8:	f04f 0200 	mov.w	r2, #0
 80021ec:	f04f 0300 	mov.w	r3, #0
 80021f0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80021f4:	4629      	mov	r1, r5
 80021f6:	024b      	lsls	r3, r1, #9
 80021f8:	4621      	mov	r1, r4
 80021fa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80021fe:	4621      	mov	r1, r4
 8002200:	024a      	lsls	r2, r1, #9
 8002202:	4610      	mov	r0, r2
 8002204:	4619      	mov	r1, r3
 8002206:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800220a:	2200      	movs	r2, #0
 800220c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800220e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002210:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002214:	f7fe f854 	bl	80002c0 <__aeabi_uldivmod>
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	4613      	mov	r3, r2
 800221e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002222:	e065      	b.n	80022f0 <HAL_RCC_GetSysClockFreq+0x420>
 8002224:	40023800 	.word	0x40023800
 8002228:	00f42400 	.word	0x00f42400
 800222c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002230:	4b3d      	ldr	r3, [pc, #244]	@ (8002328 <HAL_RCC_GetSysClockFreq+0x458>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	099b      	lsrs	r3, r3, #6
 8002236:	2200      	movs	r2, #0
 8002238:	4618      	mov	r0, r3
 800223a:	4611      	mov	r1, r2
 800223c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002240:	653b      	str	r3, [r7, #80]	@ 0x50
 8002242:	2300      	movs	r3, #0
 8002244:	657b      	str	r3, [r7, #84]	@ 0x54
 8002246:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800224a:	4642      	mov	r2, r8
 800224c:	464b      	mov	r3, r9
 800224e:	f04f 0000 	mov.w	r0, #0
 8002252:	f04f 0100 	mov.w	r1, #0
 8002256:	0159      	lsls	r1, r3, #5
 8002258:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800225c:	0150      	lsls	r0, r2, #5
 800225e:	4602      	mov	r2, r0
 8002260:	460b      	mov	r3, r1
 8002262:	4641      	mov	r1, r8
 8002264:	1a51      	subs	r1, r2, r1
 8002266:	60b9      	str	r1, [r7, #8]
 8002268:	4649      	mov	r1, r9
 800226a:	eb63 0301 	sbc.w	r3, r3, r1
 800226e:	60fb      	str	r3, [r7, #12]
 8002270:	f04f 0200 	mov.w	r2, #0
 8002274:	f04f 0300 	mov.w	r3, #0
 8002278:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800227c:	4659      	mov	r1, fp
 800227e:	018b      	lsls	r3, r1, #6
 8002280:	4651      	mov	r1, sl
 8002282:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002286:	4651      	mov	r1, sl
 8002288:	018a      	lsls	r2, r1, #6
 800228a:	4651      	mov	r1, sl
 800228c:	1a54      	subs	r4, r2, r1
 800228e:	4659      	mov	r1, fp
 8002290:	eb63 0501 	sbc.w	r5, r3, r1
 8002294:	f04f 0200 	mov.w	r2, #0
 8002298:	f04f 0300 	mov.w	r3, #0
 800229c:	00eb      	lsls	r3, r5, #3
 800229e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80022a2:	00e2      	lsls	r2, r4, #3
 80022a4:	4614      	mov	r4, r2
 80022a6:	461d      	mov	r5, r3
 80022a8:	4643      	mov	r3, r8
 80022aa:	18e3      	adds	r3, r4, r3
 80022ac:	603b      	str	r3, [r7, #0]
 80022ae:	464b      	mov	r3, r9
 80022b0:	eb45 0303 	adc.w	r3, r5, r3
 80022b4:	607b      	str	r3, [r7, #4]
 80022b6:	f04f 0200 	mov.w	r2, #0
 80022ba:	f04f 0300 	mov.w	r3, #0
 80022be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80022c2:	4629      	mov	r1, r5
 80022c4:	028b      	lsls	r3, r1, #10
 80022c6:	4621      	mov	r1, r4
 80022c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80022cc:	4621      	mov	r1, r4
 80022ce:	028a      	lsls	r2, r1, #10
 80022d0:	4610      	mov	r0, r2
 80022d2:	4619      	mov	r1, r3
 80022d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80022d8:	2200      	movs	r2, #0
 80022da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80022dc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80022de:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80022e2:	f7fd ffed 	bl	80002c0 <__aeabi_uldivmod>
 80022e6:	4602      	mov	r2, r0
 80022e8:	460b      	mov	r3, r1
 80022ea:	4613      	mov	r3, r2
 80022ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80022f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002328 <HAL_RCC_GetSysClockFreq+0x458>)
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	0f1b      	lsrs	r3, r3, #28
 80022f6:	f003 0307 	and.w	r3, r3, #7
 80022fa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80022fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002302:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002306:	fbb2 f3f3 	udiv	r3, r2, r3
 800230a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800230e:	e003      	b.n	8002318 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002310:	4b06      	ldr	r3, [pc, #24]	@ (800232c <HAL_RCC_GetSysClockFreq+0x45c>)
 8002312:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002316:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002318:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800231c:	4618      	mov	r0, r3
 800231e:	37b8      	adds	r7, #184	@ 0xb8
 8002320:	46bd      	mov	sp, r7
 8002322:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002326:	bf00      	nop
 8002328:	40023800 	.word	0x40023800
 800232c:	00f42400 	.word	0x00f42400

08002330 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d101      	bne.n	8002342 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e28d      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	2b00      	cmp	r3, #0
 800234c:	f000 8083 	beq.w	8002456 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002350:	4b94      	ldr	r3, [pc, #592]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	f003 030c 	and.w	r3, r3, #12
 8002358:	2b04      	cmp	r3, #4
 800235a:	d019      	beq.n	8002390 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800235c:	4b91      	ldr	r3, [pc, #580]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f003 030c 	and.w	r3, r3, #12
        || \
 8002364:	2b08      	cmp	r3, #8
 8002366:	d106      	bne.n	8002376 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002368:	4b8e      	ldr	r3, [pc, #568]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002370:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002374:	d00c      	beq.n	8002390 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002376:	4b8b      	ldr	r3, [pc, #556]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800237e:	2b0c      	cmp	r3, #12
 8002380:	d112      	bne.n	80023a8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002382:	4b88      	ldr	r3, [pc, #544]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800238a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800238e:	d10b      	bne.n	80023a8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002390:	4b84      	ldr	r3, [pc, #528]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002398:	2b00      	cmp	r3, #0
 800239a:	d05b      	beq.n	8002454 <HAL_RCC_OscConfig+0x124>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d157      	bne.n	8002454 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e25a      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023b0:	d106      	bne.n	80023c0 <HAL_RCC_OscConfig+0x90>
 80023b2:	4b7c      	ldr	r3, [pc, #496]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a7b      	ldr	r2, [pc, #492]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 80023b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023bc:	6013      	str	r3, [r2, #0]
 80023be:	e01d      	b.n	80023fc <HAL_RCC_OscConfig+0xcc>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023c8:	d10c      	bne.n	80023e4 <HAL_RCC_OscConfig+0xb4>
 80023ca:	4b76      	ldr	r3, [pc, #472]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a75      	ldr	r2, [pc, #468]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 80023d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023d4:	6013      	str	r3, [r2, #0]
 80023d6:	4b73      	ldr	r3, [pc, #460]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4a72      	ldr	r2, [pc, #456]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 80023dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023e0:	6013      	str	r3, [r2, #0]
 80023e2:	e00b      	b.n	80023fc <HAL_RCC_OscConfig+0xcc>
 80023e4:	4b6f      	ldr	r3, [pc, #444]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a6e      	ldr	r2, [pc, #440]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 80023ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023ee:	6013      	str	r3, [r2, #0]
 80023f0:	4b6c      	ldr	r3, [pc, #432]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a6b      	ldr	r2, [pc, #428]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 80023f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d013      	beq.n	800242c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002404:	f7ff f876 	bl	80014f4 <HAL_GetTick>
 8002408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800240a:	e008      	b.n	800241e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800240c:	f7ff f872 	bl	80014f4 <HAL_GetTick>
 8002410:	4602      	mov	r2, r0
 8002412:	693b      	ldr	r3, [r7, #16]
 8002414:	1ad3      	subs	r3, r2, r3
 8002416:	2b64      	cmp	r3, #100	@ 0x64
 8002418:	d901      	bls.n	800241e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800241a:	2303      	movs	r3, #3
 800241c:	e21f      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800241e:	4b61      	ldr	r3, [pc, #388]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d0f0      	beq.n	800240c <HAL_RCC_OscConfig+0xdc>
 800242a:	e014      	b.n	8002456 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800242c:	f7ff f862 	bl	80014f4 <HAL_GetTick>
 8002430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002432:	e008      	b.n	8002446 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002434:	f7ff f85e 	bl	80014f4 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b64      	cmp	r3, #100	@ 0x64
 8002440:	d901      	bls.n	8002446 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002442:	2303      	movs	r3, #3
 8002444:	e20b      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002446:	4b57      	ldr	r3, [pc, #348]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1f0      	bne.n	8002434 <HAL_RCC_OscConfig+0x104>
 8002452:	e000      	b.n	8002456 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002454:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0302 	and.w	r3, r3, #2
 800245e:	2b00      	cmp	r3, #0
 8002460:	d06f      	beq.n	8002542 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002462:	4b50      	ldr	r3, [pc, #320]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f003 030c 	and.w	r3, r3, #12
 800246a:	2b00      	cmp	r3, #0
 800246c:	d017      	beq.n	800249e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800246e:	4b4d      	ldr	r3, [pc, #308]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f003 030c 	and.w	r3, r3, #12
        || \
 8002476:	2b08      	cmp	r3, #8
 8002478:	d105      	bne.n	8002486 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800247a:	4b4a      	ldr	r3, [pc, #296]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d00b      	beq.n	800249e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002486:	4b47      	ldr	r3, [pc, #284]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800248e:	2b0c      	cmp	r3, #12
 8002490:	d11c      	bne.n	80024cc <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002492:	4b44      	ldr	r3, [pc, #272]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d116      	bne.n	80024cc <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800249e:	4b41      	ldr	r3, [pc, #260]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f003 0302 	and.w	r3, r3, #2
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d005      	beq.n	80024b6 <HAL_RCC_OscConfig+0x186>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d001      	beq.n	80024b6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e1d3      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024b6:	4b3b      	ldr	r3, [pc, #236]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	691b      	ldr	r3, [r3, #16]
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	4937      	ldr	r1, [pc, #220]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 80024c6:	4313      	orrs	r3, r2
 80024c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024ca:	e03a      	b.n	8002542 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d020      	beq.n	8002516 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024d4:	4b34      	ldr	r3, [pc, #208]	@ (80025a8 <HAL_RCC_OscConfig+0x278>)
 80024d6:	2201      	movs	r2, #1
 80024d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024da:	f7ff f80b 	bl	80014f4 <HAL_GetTick>
 80024de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024e0:	e008      	b.n	80024f4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024e2:	f7ff f807 	bl	80014f4 <HAL_GetTick>
 80024e6:	4602      	mov	r2, r0
 80024e8:	693b      	ldr	r3, [r7, #16]
 80024ea:	1ad3      	subs	r3, r2, r3
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d901      	bls.n	80024f4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	e1b4      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024f4:	4b2b      	ldr	r3, [pc, #172]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0302 	and.w	r3, r3, #2
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d0f0      	beq.n	80024e2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002500:	4b28      	ldr	r3, [pc, #160]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	691b      	ldr	r3, [r3, #16]
 800250c:	00db      	lsls	r3, r3, #3
 800250e:	4925      	ldr	r1, [pc, #148]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 8002510:	4313      	orrs	r3, r2
 8002512:	600b      	str	r3, [r1, #0]
 8002514:	e015      	b.n	8002542 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002516:	4b24      	ldr	r3, [pc, #144]	@ (80025a8 <HAL_RCC_OscConfig+0x278>)
 8002518:	2200      	movs	r2, #0
 800251a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800251c:	f7fe ffea 	bl	80014f4 <HAL_GetTick>
 8002520:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002522:	e008      	b.n	8002536 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002524:	f7fe ffe6 	bl	80014f4 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	2b02      	cmp	r3, #2
 8002530:	d901      	bls.n	8002536 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002532:	2303      	movs	r3, #3
 8002534:	e193      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002536:	4b1b      	ldr	r3, [pc, #108]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0302 	and.w	r3, r3, #2
 800253e:	2b00      	cmp	r3, #0
 8002540:	d1f0      	bne.n	8002524 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0308 	and.w	r3, r3, #8
 800254a:	2b00      	cmp	r3, #0
 800254c:	d036      	beq.n	80025bc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	695b      	ldr	r3, [r3, #20]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d016      	beq.n	8002584 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002556:	4b15      	ldr	r3, [pc, #84]	@ (80025ac <HAL_RCC_OscConfig+0x27c>)
 8002558:	2201      	movs	r2, #1
 800255a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800255c:	f7fe ffca 	bl	80014f4 <HAL_GetTick>
 8002560:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002562:	e008      	b.n	8002576 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002564:	f7fe ffc6 	bl	80014f4 <HAL_GetTick>
 8002568:	4602      	mov	r2, r0
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b02      	cmp	r3, #2
 8002570:	d901      	bls.n	8002576 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e173      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002576:	4b0b      	ldr	r3, [pc, #44]	@ (80025a4 <HAL_RCC_OscConfig+0x274>)
 8002578:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d0f0      	beq.n	8002564 <HAL_RCC_OscConfig+0x234>
 8002582:	e01b      	b.n	80025bc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002584:	4b09      	ldr	r3, [pc, #36]	@ (80025ac <HAL_RCC_OscConfig+0x27c>)
 8002586:	2200      	movs	r2, #0
 8002588:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800258a:	f7fe ffb3 	bl	80014f4 <HAL_GetTick>
 800258e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002590:	e00e      	b.n	80025b0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002592:	f7fe ffaf 	bl	80014f4 <HAL_GetTick>
 8002596:	4602      	mov	r2, r0
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	1ad3      	subs	r3, r2, r3
 800259c:	2b02      	cmp	r3, #2
 800259e:	d907      	bls.n	80025b0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80025a0:	2303      	movs	r3, #3
 80025a2:	e15c      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
 80025a4:	40023800 	.word	0x40023800
 80025a8:	42470000 	.word	0x42470000
 80025ac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025b0:	4b8a      	ldr	r3, [pc, #552]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 80025b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025b4:	f003 0302 	and.w	r3, r3, #2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d1ea      	bne.n	8002592 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 0304 	and.w	r3, r3, #4
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	f000 8097 	beq.w	80026f8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025ca:	2300      	movs	r3, #0
 80025cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025ce:	4b83      	ldr	r3, [pc, #524]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 80025d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d10f      	bne.n	80025fa <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025da:	2300      	movs	r3, #0
 80025dc:	60bb      	str	r3, [r7, #8]
 80025de:	4b7f      	ldr	r3, [pc, #508]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 80025e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e2:	4a7e      	ldr	r2, [pc, #504]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 80025e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ea:	4b7c      	ldr	r3, [pc, #496]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 80025ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025f2:	60bb      	str	r3, [r7, #8]
 80025f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025f6:	2301      	movs	r3, #1
 80025f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025fa:	4b79      	ldr	r3, [pc, #484]	@ (80027e0 <HAL_RCC_OscConfig+0x4b0>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002602:	2b00      	cmp	r3, #0
 8002604:	d118      	bne.n	8002638 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002606:	4b76      	ldr	r3, [pc, #472]	@ (80027e0 <HAL_RCC_OscConfig+0x4b0>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a75      	ldr	r2, [pc, #468]	@ (80027e0 <HAL_RCC_OscConfig+0x4b0>)
 800260c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002610:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002612:	f7fe ff6f 	bl	80014f4 <HAL_GetTick>
 8002616:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002618:	e008      	b.n	800262c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800261a:	f7fe ff6b 	bl	80014f4 <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	2b02      	cmp	r3, #2
 8002626:	d901      	bls.n	800262c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002628:	2303      	movs	r3, #3
 800262a:	e118      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800262c:	4b6c      	ldr	r3, [pc, #432]	@ (80027e0 <HAL_RCC_OscConfig+0x4b0>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002634:	2b00      	cmp	r3, #0
 8002636:	d0f0      	beq.n	800261a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d106      	bne.n	800264e <HAL_RCC_OscConfig+0x31e>
 8002640:	4b66      	ldr	r3, [pc, #408]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 8002642:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002644:	4a65      	ldr	r2, [pc, #404]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 8002646:	f043 0301 	orr.w	r3, r3, #1
 800264a:	6713      	str	r3, [r2, #112]	@ 0x70
 800264c:	e01c      	b.n	8002688 <HAL_RCC_OscConfig+0x358>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	2b05      	cmp	r3, #5
 8002654:	d10c      	bne.n	8002670 <HAL_RCC_OscConfig+0x340>
 8002656:	4b61      	ldr	r3, [pc, #388]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 8002658:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800265a:	4a60      	ldr	r2, [pc, #384]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 800265c:	f043 0304 	orr.w	r3, r3, #4
 8002660:	6713      	str	r3, [r2, #112]	@ 0x70
 8002662:	4b5e      	ldr	r3, [pc, #376]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 8002664:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002666:	4a5d      	ldr	r2, [pc, #372]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 8002668:	f043 0301 	orr.w	r3, r3, #1
 800266c:	6713      	str	r3, [r2, #112]	@ 0x70
 800266e:	e00b      	b.n	8002688 <HAL_RCC_OscConfig+0x358>
 8002670:	4b5a      	ldr	r3, [pc, #360]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 8002672:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002674:	4a59      	ldr	r2, [pc, #356]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 8002676:	f023 0301 	bic.w	r3, r3, #1
 800267a:	6713      	str	r3, [r2, #112]	@ 0x70
 800267c:	4b57      	ldr	r3, [pc, #348]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 800267e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002680:	4a56      	ldr	r2, [pc, #344]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 8002682:	f023 0304 	bic.w	r3, r3, #4
 8002686:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d015      	beq.n	80026bc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002690:	f7fe ff30 	bl	80014f4 <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002696:	e00a      	b.n	80026ae <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002698:	f7fe ff2c 	bl	80014f4 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d901      	bls.n	80026ae <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e0d7      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ae:	4b4b      	ldr	r3, [pc, #300]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 80026b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026b2:	f003 0302 	and.w	r3, r3, #2
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d0ee      	beq.n	8002698 <HAL_RCC_OscConfig+0x368>
 80026ba:	e014      	b.n	80026e6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026bc:	f7fe ff1a 	bl	80014f4 <HAL_GetTick>
 80026c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026c2:	e00a      	b.n	80026da <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026c4:	f7fe ff16 	bl	80014f4 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d901      	bls.n	80026da <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80026d6:	2303      	movs	r3, #3
 80026d8:	e0c1      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026da:	4b40      	ldr	r3, [pc, #256]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 80026dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d1ee      	bne.n	80026c4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80026e6:	7dfb      	ldrb	r3, [r7, #23]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d105      	bne.n	80026f8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026ec:	4b3b      	ldr	r3, [pc, #236]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 80026ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f0:	4a3a      	ldr	r2, [pc, #232]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 80026f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026f6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	f000 80ad 	beq.w	800285c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002702:	4b36      	ldr	r3, [pc, #216]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	f003 030c 	and.w	r3, r3, #12
 800270a:	2b08      	cmp	r3, #8
 800270c:	d060      	beq.n	80027d0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	699b      	ldr	r3, [r3, #24]
 8002712:	2b02      	cmp	r3, #2
 8002714:	d145      	bne.n	80027a2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002716:	4b33      	ldr	r3, [pc, #204]	@ (80027e4 <HAL_RCC_OscConfig+0x4b4>)
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800271c:	f7fe feea 	bl	80014f4 <HAL_GetTick>
 8002720:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002724:	f7fe fee6 	bl	80014f4 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e093      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002736:	4b29      	ldr	r3, [pc, #164]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d1f0      	bne.n	8002724 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	69da      	ldr	r2, [r3, #28]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a1b      	ldr	r3, [r3, #32]
 800274a:	431a      	orrs	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002750:	019b      	lsls	r3, r3, #6
 8002752:	431a      	orrs	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002758:	085b      	lsrs	r3, r3, #1
 800275a:	3b01      	subs	r3, #1
 800275c:	041b      	lsls	r3, r3, #16
 800275e:	431a      	orrs	r2, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002764:	061b      	lsls	r3, r3, #24
 8002766:	431a      	orrs	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276c:	071b      	lsls	r3, r3, #28
 800276e:	491b      	ldr	r1, [pc, #108]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 8002770:	4313      	orrs	r3, r2
 8002772:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002774:	4b1b      	ldr	r3, [pc, #108]	@ (80027e4 <HAL_RCC_OscConfig+0x4b4>)
 8002776:	2201      	movs	r2, #1
 8002778:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800277a:	f7fe febb 	bl	80014f4 <HAL_GetTick>
 800277e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002780:	e008      	b.n	8002794 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002782:	f7fe feb7 	bl	80014f4 <HAL_GetTick>
 8002786:	4602      	mov	r2, r0
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d901      	bls.n	8002794 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002790:	2303      	movs	r3, #3
 8002792:	e064      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002794:	4b11      	ldr	r3, [pc, #68]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d0f0      	beq.n	8002782 <HAL_RCC_OscConfig+0x452>
 80027a0:	e05c      	b.n	800285c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027a2:	4b10      	ldr	r3, [pc, #64]	@ (80027e4 <HAL_RCC_OscConfig+0x4b4>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027a8:	f7fe fea4 	bl	80014f4 <HAL_GetTick>
 80027ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027ae:	e008      	b.n	80027c2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027b0:	f7fe fea0 	bl	80014f4 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	2b02      	cmp	r3, #2
 80027bc:	d901      	bls.n	80027c2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e04d      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027c2:	4b06      	ldr	r3, [pc, #24]	@ (80027dc <HAL_RCC_OscConfig+0x4ac>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d1f0      	bne.n	80027b0 <HAL_RCC_OscConfig+0x480>
 80027ce:	e045      	b.n	800285c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	699b      	ldr	r3, [r3, #24]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d107      	bne.n	80027e8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e040      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
 80027dc:	40023800 	.word	0x40023800
 80027e0:	40007000 	.word	0x40007000
 80027e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80027e8:	4b1f      	ldr	r3, [pc, #124]	@ (8002868 <HAL_RCC_OscConfig+0x538>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	699b      	ldr	r3, [r3, #24]
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d030      	beq.n	8002858 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002800:	429a      	cmp	r2, r3
 8002802:	d129      	bne.n	8002858 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800280e:	429a      	cmp	r2, r3
 8002810:	d122      	bne.n	8002858 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002818:	4013      	ands	r3, r2
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800281e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002820:	4293      	cmp	r3, r2
 8002822:	d119      	bne.n	8002858 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800282e:	085b      	lsrs	r3, r3, #1
 8002830:	3b01      	subs	r3, #1
 8002832:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002834:	429a      	cmp	r2, r3
 8002836:	d10f      	bne.n	8002858 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002842:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002844:	429a      	cmp	r2, r3
 8002846:	d107      	bne.n	8002858 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002852:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002854:	429a      	cmp	r2, r3
 8002856:	d001      	beq.n	800285c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e000      	b.n	800285e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	3718      	adds	r7, #24
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	40023800 	.word	0x40023800

0800286c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d101      	bne.n	800287e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	e041      	b.n	8002902 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b00      	cmp	r3, #0
 8002888:	d106      	bne.n	8002898 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 f839 	bl	800290a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2202      	movs	r2, #2
 800289c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	3304      	adds	r3, #4
 80028a8:	4619      	mov	r1, r3
 80028aa:	4610      	mov	r0, r2
 80028ac:	f000 fb9a 	bl	8002fe4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2201      	movs	r2, #1
 80028b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2201      	movs	r2, #1
 80028e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800290a:	b480      	push	{r7}
 800290c:	b083      	sub	sp, #12
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002912:	bf00      	nop
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
	...

08002920 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002920:	b480      	push	{r7}
 8002922:	b085      	sub	sp, #20
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800292e:	b2db      	uxtb	r3, r3
 8002930:	2b01      	cmp	r3, #1
 8002932:	d001      	beq.n	8002938 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e04e      	b.n	80029d6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2202      	movs	r2, #2
 800293c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	68da      	ldr	r2, [r3, #12]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f042 0201 	orr.w	r2, r2, #1
 800294e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a23      	ldr	r2, [pc, #140]	@ (80029e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d022      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x80>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002962:	d01d      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x80>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a1f      	ldr	r2, [pc, #124]	@ (80029e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d018      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x80>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a1e      	ldr	r2, [pc, #120]	@ (80029ec <HAL_TIM_Base_Start_IT+0xcc>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d013      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x80>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a1c      	ldr	r2, [pc, #112]	@ (80029f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d00e      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x80>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a1b      	ldr	r2, [pc, #108]	@ (80029f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d009      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x80>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a19      	ldr	r2, [pc, #100]	@ (80029f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d004      	beq.n	80029a0 <HAL_TIM_Base_Start_IT+0x80>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a18      	ldr	r2, [pc, #96]	@ (80029fc <HAL_TIM_Base_Start_IT+0xdc>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d111      	bne.n	80029c4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f003 0307 	and.w	r3, r3, #7
 80029aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2b06      	cmp	r3, #6
 80029b0:	d010      	beq.n	80029d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f042 0201 	orr.w	r2, r2, #1
 80029c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029c2:	e007      	b.n	80029d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f042 0201 	orr.w	r2, r2, #1
 80029d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3714      	adds	r7, #20
 80029da:	46bd      	mov	sp, r7
 80029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	40010000 	.word	0x40010000
 80029e8:	40000400 	.word	0x40000400
 80029ec:	40000800 	.word	0x40000800
 80029f0:	40000c00 	.word	0x40000c00
 80029f4:	40010400 	.word	0x40010400
 80029f8:	40014000 	.word	0x40014000
 80029fc:	40001800 	.word	0x40001800

08002a00 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e041      	b.n	8002a96 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d106      	bne.n	8002a2c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f7fe faba 	bl	8000fa0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2202      	movs	r2, #2
 8002a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	3304      	adds	r3, #4
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	4610      	mov	r0, r2
 8002a40:	f000 fad0 	bl	8002fe4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2201      	movs	r2, #1
 8002a58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3708      	adds	r7, #8
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
	...

08002aa0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d109      	bne.n	8002ac4 <HAL_TIM_PWM_Start+0x24>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	bf14      	ite	ne
 8002abc:	2301      	movne	r3, #1
 8002abe:	2300      	moveq	r3, #0
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	e022      	b.n	8002b0a <HAL_TIM_PWM_Start+0x6a>
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	2b04      	cmp	r3, #4
 8002ac8:	d109      	bne.n	8002ade <HAL_TIM_PWM_Start+0x3e>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	bf14      	ite	ne
 8002ad6:	2301      	movne	r3, #1
 8002ad8:	2300      	moveq	r3, #0
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	e015      	b.n	8002b0a <HAL_TIM_PWM_Start+0x6a>
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	2b08      	cmp	r3, #8
 8002ae2:	d109      	bne.n	8002af8 <HAL_TIM_PWM_Start+0x58>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b01      	cmp	r3, #1
 8002aee:	bf14      	ite	ne
 8002af0:	2301      	movne	r3, #1
 8002af2:	2300      	moveq	r3, #0
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	e008      	b.n	8002b0a <HAL_TIM_PWM_Start+0x6a>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	bf14      	ite	ne
 8002b04:	2301      	movne	r3, #1
 8002b06:	2300      	moveq	r3, #0
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e07c      	b.n	8002c0c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d104      	bne.n	8002b22 <HAL_TIM_PWM_Start+0x82>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2202      	movs	r2, #2
 8002b1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b20:	e013      	b.n	8002b4a <HAL_TIM_PWM_Start+0xaa>
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	2b04      	cmp	r3, #4
 8002b26:	d104      	bne.n	8002b32 <HAL_TIM_PWM_Start+0x92>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2202      	movs	r2, #2
 8002b2c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b30:	e00b      	b.n	8002b4a <HAL_TIM_PWM_Start+0xaa>
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	2b08      	cmp	r3, #8
 8002b36:	d104      	bne.n	8002b42 <HAL_TIM_PWM_Start+0xa2>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002b40:	e003      	b.n	8002b4a <HAL_TIM_PWM_Start+0xaa>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2202      	movs	r2, #2
 8002b46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	6839      	ldr	r1, [r7, #0]
 8002b52:	4618      	mov	r0, r3
 8002b54:	f000 fc9c 	bl	8003490 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a2d      	ldr	r2, [pc, #180]	@ (8002c14 <HAL_TIM_PWM_Start+0x174>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d004      	beq.n	8002b6c <HAL_TIM_PWM_Start+0xcc>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a2c      	ldr	r2, [pc, #176]	@ (8002c18 <HAL_TIM_PWM_Start+0x178>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d101      	bne.n	8002b70 <HAL_TIM_PWM_Start+0xd0>
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e000      	b.n	8002b72 <HAL_TIM_PWM_Start+0xd2>
 8002b70:	2300      	movs	r3, #0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d007      	beq.n	8002b86 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b84:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a22      	ldr	r2, [pc, #136]	@ (8002c14 <HAL_TIM_PWM_Start+0x174>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d022      	beq.n	8002bd6 <HAL_TIM_PWM_Start+0x136>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b98:	d01d      	beq.n	8002bd6 <HAL_TIM_PWM_Start+0x136>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a1f      	ldr	r2, [pc, #124]	@ (8002c1c <HAL_TIM_PWM_Start+0x17c>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d018      	beq.n	8002bd6 <HAL_TIM_PWM_Start+0x136>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a1d      	ldr	r2, [pc, #116]	@ (8002c20 <HAL_TIM_PWM_Start+0x180>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d013      	beq.n	8002bd6 <HAL_TIM_PWM_Start+0x136>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a1c      	ldr	r2, [pc, #112]	@ (8002c24 <HAL_TIM_PWM_Start+0x184>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d00e      	beq.n	8002bd6 <HAL_TIM_PWM_Start+0x136>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a16      	ldr	r2, [pc, #88]	@ (8002c18 <HAL_TIM_PWM_Start+0x178>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d009      	beq.n	8002bd6 <HAL_TIM_PWM_Start+0x136>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a18      	ldr	r2, [pc, #96]	@ (8002c28 <HAL_TIM_PWM_Start+0x188>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d004      	beq.n	8002bd6 <HAL_TIM_PWM_Start+0x136>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a16      	ldr	r2, [pc, #88]	@ (8002c2c <HAL_TIM_PWM_Start+0x18c>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d111      	bne.n	8002bfa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	689b      	ldr	r3, [r3, #8]
 8002bdc:	f003 0307 	and.w	r3, r3, #7
 8002be0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2b06      	cmp	r3, #6
 8002be6:	d010      	beq.n	8002c0a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f042 0201 	orr.w	r2, r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bf8:	e007      	b.n	8002c0a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f042 0201 	orr.w	r2, r2, #1
 8002c08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c0a:	2300      	movs	r3, #0
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	3710      	adds	r7, #16
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}
 8002c14:	40010000 	.word	0x40010000
 8002c18:	40010400 	.word	0x40010400
 8002c1c:	40000400 	.word	0x40000400
 8002c20:	40000800 	.word	0x40000800
 8002c24:	40000c00 	.word	0x40000c00
 8002c28:	40014000 	.word	0x40014000
 8002c2c:	40001800 	.word	0x40001800

08002c30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	68db      	ldr	r3, [r3, #12]
 8002c3e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d020      	beq.n	8002c94 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	f003 0302 	and.w	r3, r3, #2
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d01b      	beq.n	8002c94 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f06f 0202 	mvn.w	r2, #2
 8002c64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2201      	movs	r2, #1
 8002c6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	699b      	ldr	r3, [r3, #24]
 8002c72:	f003 0303 	and.w	r3, r3, #3
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d003      	beq.n	8002c82 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f000 f994 	bl	8002fa8 <HAL_TIM_IC_CaptureCallback>
 8002c80:	e005      	b.n	8002c8e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f000 f986 	bl	8002f94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f000 f997 	bl	8002fbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	f003 0304 	and.w	r3, r3, #4
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d020      	beq.n	8002ce0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	f003 0304 	and.w	r3, r3, #4
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d01b      	beq.n	8002ce0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f06f 0204 	mvn.w	r2, #4
 8002cb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2202      	movs	r2, #2
 8002cb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d003      	beq.n	8002cce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 f96e 	bl	8002fa8 <HAL_TIM_IC_CaptureCallback>
 8002ccc:	e005      	b.n	8002cda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f000 f960 	bl	8002f94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f000 f971 	bl	8002fbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	f003 0308 	and.w	r3, r3, #8
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d020      	beq.n	8002d2c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	f003 0308 	and.w	r3, r3, #8
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d01b      	beq.n	8002d2c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f06f 0208 	mvn.w	r2, #8
 8002cfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2204      	movs	r2, #4
 8002d02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	69db      	ldr	r3, [r3, #28]
 8002d0a:	f003 0303 	and.w	r3, r3, #3
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d003      	beq.n	8002d1a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f000 f948 	bl	8002fa8 <HAL_TIM_IC_CaptureCallback>
 8002d18:	e005      	b.n	8002d26 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f000 f93a 	bl	8002f94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d20:	6878      	ldr	r0, [r7, #4]
 8002d22:	f000 f94b 	bl	8002fbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	f003 0310 	and.w	r3, r3, #16
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d020      	beq.n	8002d78 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f003 0310 	and.w	r3, r3, #16
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d01b      	beq.n	8002d78 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f06f 0210 	mvn.w	r2, #16
 8002d48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2208      	movs	r2, #8
 8002d4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	69db      	ldr	r3, [r3, #28]
 8002d56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d003      	beq.n	8002d66 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d5e:	6878      	ldr	r0, [r7, #4]
 8002d60:	f000 f922 	bl	8002fa8 <HAL_TIM_IC_CaptureCallback>
 8002d64:	e005      	b.n	8002d72 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f000 f914 	bl	8002f94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f000 f925 	bl	8002fbc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d00c      	beq.n	8002d9c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	f003 0301 	and.w	r3, r3, #1
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d007      	beq.n	8002d9c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f06f 0201 	mvn.w	r2, #1
 8002d94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7fe f8be 	bl	8000f18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d00c      	beq.n	8002dc0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d007      	beq.n	8002dc0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 fc14 	bl	80035e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00c      	beq.n	8002de4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d007      	beq.n	8002de4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002ddc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f000 f8f6 	bl	8002fd0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	f003 0320 	and.w	r3, r3, #32
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d00c      	beq.n	8002e08 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f003 0320 	and.w	r3, r3, #32
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d007      	beq.n	8002e08 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f06f 0220 	mvn.w	r2, #32
 8002e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f000 fbe6 	bl	80035d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e08:	bf00      	nop
 8002e0a:	3710      	adds	r7, #16
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b086      	sub	sp, #24
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d101      	bne.n	8002e2e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	e0ae      	b.n	8002f8c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2201      	movs	r2, #1
 8002e32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2b0c      	cmp	r3, #12
 8002e3a:	f200 809f 	bhi.w	8002f7c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002e3e:	a201      	add	r2, pc, #4	@ (adr r2, 8002e44 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e44:	08002e79 	.word	0x08002e79
 8002e48:	08002f7d 	.word	0x08002f7d
 8002e4c:	08002f7d 	.word	0x08002f7d
 8002e50:	08002f7d 	.word	0x08002f7d
 8002e54:	08002eb9 	.word	0x08002eb9
 8002e58:	08002f7d 	.word	0x08002f7d
 8002e5c:	08002f7d 	.word	0x08002f7d
 8002e60:	08002f7d 	.word	0x08002f7d
 8002e64:	08002efb 	.word	0x08002efb
 8002e68:	08002f7d 	.word	0x08002f7d
 8002e6c:	08002f7d 	.word	0x08002f7d
 8002e70:	08002f7d 	.word	0x08002f7d
 8002e74:	08002f3b 	.word	0x08002f3b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	68b9      	ldr	r1, [r7, #8]
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f000 f956 	bl	8003130 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	699a      	ldr	r2, [r3, #24]
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f042 0208 	orr.w	r2, r2, #8
 8002e92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	699a      	ldr	r2, [r3, #24]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f022 0204 	bic.w	r2, r2, #4
 8002ea2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	6999      	ldr	r1, [r3, #24]
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	691a      	ldr	r2, [r3, #16]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	430a      	orrs	r2, r1
 8002eb4:	619a      	str	r2, [r3, #24]
      break;
 8002eb6:	e064      	b.n	8002f82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68b9      	ldr	r1, [r7, #8]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f000 f9a6 	bl	8003210 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	699a      	ldr	r2, [r3, #24]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ed2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	699a      	ldr	r2, [r3, #24]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ee2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	6999      	ldr	r1, [r3, #24]
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	021a      	lsls	r2, r3, #8
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	430a      	orrs	r2, r1
 8002ef6:	619a      	str	r2, [r3, #24]
      break;
 8002ef8:	e043      	b.n	8002f82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	68b9      	ldr	r1, [r7, #8]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f000 f9fb 	bl	80032fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	69da      	ldr	r2, [r3, #28]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f042 0208 	orr.w	r2, r2, #8
 8002f14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	69da      	ldr	r2, [r3, #28]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f022 0204 	bic.w	r2, r2, #4
 8002f24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	69d9      	ldr	r1, [r3, #28]
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	691a      	ldr	r2, [r3, #16]
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	430a      	orrs	r2, r1
 8002f36:	61da      	str	r2, [r3, #28]
      break;
 8002f38:	e023      	b.n	8002f82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68b9      	ldr	r1, [r7, #8]
 8002f40:	4618      	mov	r0, r3
 8002f42:	f000 fa4f 	bl	80033e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	69da      	ldr	r2, [r3, #28]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	69da      	ldr	r2, [r3, #28]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	69d9      	ldr	r1, [r3, #28]
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	691b      	ldr	r3, [r3, #16]
 8002f70:	021a      	lsls	r2, r3, #8
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	61da      	str	r2, [r3, #28]
      break;
 8002f7a:	e002      	b.n	8002f82 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	75fb      	strb	r3, [r7, #23]
      break;
 8002f80:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002f8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3718      	adds	r7, #24
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002fb0:	bf00      	nop
 8002fb2:	370c      	adds	r7, #12
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr

08002fbc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002fc4:	bf00      	nop
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr

08002fd0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002fd8:	bf00      	nop
 8002fda:	370c      	adds	r7, #12
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe2:	4770      	bx	lr

08002fe4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a43      	ldr	r2, [pc, #268]	@ (8003104 <TIM_Base_SetConfig+0x120>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d013      	beq.n	8003024 <TIM_Base_SetConfig+0x40>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003002:	d00f      	beq.n	8003024 <TIM_Base_SetConfig+0x40>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a40      	ldr	r2, [pc, #256]	@ (8003108 <TIM_Base_SetConfig+0x124>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d00b      	beq.n	8003024 <TIM_Base_SetConfig+0x40>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a3f      	ldr	r2, [pc, #252]	@ (800310c <TIM_Base_SetConfig+0x128>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d007      	beq.n	8003024 <TIM_Base_SetConfig+0x40>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a3e      	ldr	r2, [pc, #248]	@ (8003110 <TIM_Base_SetConfig+0x12c>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d003      	beq.n	8003024 <TIM_Base_SetConfig+0x40>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a3d      	ldr	r2, [pc, #244]	@ (8003114 <TIM_Base_SetConfig+0x130>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d108      	bne.n	8003036 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800302a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	68fa      	ldr	r2, [r7, #12]
 8003032:	4313      	orrs	r3, r2
 8003034:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a32      	ldr	r2, [pc, #200]	@ (8003104 <TIM_Base_SetConfig+0x120>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d02b      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003044:	d027      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a2f      	ldr	r2, [pc, #188]	@ (8003108 <TIM_Base_SetConfig+0x124>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d023      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a2e      	ldr	r2, [pc, #184]	@ (800310c <TIM_Base_SetConfig+0x128>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d01f      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a2d      	ldr	r2, [pc, #180]	@ (8003110 <TIM_Base_SetConfig+0x12c>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d01b      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a2c      	ldr	r2, [pc, #176]	@ (8003114 <TIM_Base_SetConfig+0x130>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d017      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a2b      	ldr	r2, [pc, #172]	@ (8003118 <TIM_Base_SetConfig+0x134>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d013      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a2a      	ldr	r2, [pc, #168]	@ (800311c <TIM_Base_SetConfig+0x138>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d00f      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a29      	ldr	r2, [pc, #164]	@ (8003120 <TIM_Base_SetConfig+0x13c>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d00b      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a28      	ldr	r2, [pc, #160]	@ (8003124 <TIM_Base_SetConfig+0x140>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d007      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a27      	ldr	r2, [pc, #156]	@ (8003128 <TIM_Base_SetConfig+0x144>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d003      	beq.n	8003096 <TIM_Base_SetConfig+0xb2>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a26      	ldr	r2, [pc, #152]	@ (800312c <TIM_Base_SetConfig+0x148>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d108      	bne.n	80030a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800309c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	68fa      	ldr	r2, [r7, #12]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	689a      	ldr	r2, [r3, #8]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a0e      	ldr	r2, [pc, #56]	@ (8003104 <TIM_Base_SetConfig+0x120>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d003      	beq.n	80030d6 <TIM_Base_SetConfig+0xf2>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a10      	ldr	r2, [pc, #64]	@ (8003114 <TIM_Base_SetConfig+0x130>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d103      	bne.n	80030de <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	691a      	ldr	r2, [r3, #16]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f043 0204 	orr.w	r2, r3, #4
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2201      	movs	r2, #1
 80030ee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	68fa      	ldr	r2, [r7, #12]
 80030f4:	601a      	str	r2, [r3, #0]
}
 80030f6:	bf00      	nop
 80030f8:	3714      	adds	r7, #20
 80030fa:	46bd      	mov	sp, r7
 80030fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	40010000 	.word	0x40010000
 8003108:	40000400 	.word	0x40000400
 800310c:	40000800 	.word	0x40000800
 8003110:	40000c00 	.word	0x40000c00
 8003114:	40010400 	.word	0x40010400
 8003118:	40014000 	.word	0x40014000
 800311c:	40014400 	.word	0x40014400
 8003120:	40014800 	.word	0x40014800
 8003124:	40001800 	.word	0x40001800
 8003128:	40001c00 	.word	0x40001c00
 800312c:	40002000 	.word	0x40002000

08003130 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003130:	b480      	push	{r7}
 8003132:	b087      	sub	sp, #28
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6a1b      	ldr	r3, [r3, #32]
 800313e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a1b      	ldr	r3, [r3, #32]
 8003144:	f023 0201 	bic.w	r2, r3, #1
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	699b      	ldr	r3, [r3, #24]
 8003156:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800315e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f023 0303 	bic.w	r3, r3, #3
 8003166:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	4313      	orrs	r3, r2
 8003170:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	f023 0302 	bic.w	r3, r3, #2
 8003178:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	697a      	ldr	r2, [r7, #20]
 8003180:	4313      	orrs	r3, r2
 8003182:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a20      	ldr	r2, [pc, #128]	@ (8003208 <TIM_OC1_SetConfig+0xd8>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d003      	beq.n	8003194 <TIM_OC1_SetConfig+0x64>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a1f      	ldr	r2, [pc, #124]	@ (800320c <TIM_OC1_SetConfig+0xdc>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d10c      	bne.n	80031ae <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	f023 0308 	bic.w	r3, r3, #8
 800319a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	697a      	ldr	r2, [r7, #20]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	f023 0304 	bic.w	r3, r3, #4
 80031ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a15      	ldr	r2, [pc, #84]	@ (8003208 <TIM_OC1_SetConfig+0xd8>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d003      	beq.n	80031be <TIM_OC1_SetConfig+0x8e>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a14      	ldr	r2, [pc, #80]	@ (800320c <TIM_OC1_SetConfig+0xdc>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d111      	bne.n	80031e2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80031cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	695b      	ldr	r3, [r3, #20]
 80031d2:	693a      	ldr	r2, [r7, #16]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	699b      	ldr	r3, [r3, #24]
 80031dc:	693a      	ldr	r2, [r7, #16]
 80031de:	4313      	orrs	r3, r2
 80031e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	685a      	ldr	r2, [r3, #4]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	697a      	ldr	r2, [r7, #20]
 80031fa:	621a      	str	r2, [r3, #32]
}
 80031fc:	bf00      	nop
 80031fe:	371c      	adds	r7, #28
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr
 8003208:	40010000 	.word	0x40010000
 800320c:	40010400 	.word	0x40010400

08003210 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003210:	b480      	push	{r7}
 8003212:	b087      	sub	sp, #28
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
 8003218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a1b      	ldr	r3, [r3, #32]
 800321e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6a1b      	ldr	r3, [r3, #32]
 8003224:	f023 0210 	bic.w	r2, r3, #16
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800323e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003246:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	021b      	lsls	r3, r3, #8
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	4313      	orrs	r3, r2
 8003252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	f023 0320 	bic.w	r3, r3, #32
 800325a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	011b      	lsls	r3, r3, #4
 8003262:	697a      	ldr	r2, [r7, #20]
 8003264:	4313      	orrs	r3, r2
 8003266:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	4a22      	ldr	r2, [pc, #136]	@ (80032f4 <TIM_OC2_SetConfig+0xe4>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d003      	beq.n	8003278 <TIM_OC2_SetConfig+0x68>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	4a21      	ldr	r2, [pc, #132]	@ (80032f8 <TIM_OC2_SetConfig+0xe8>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d10d      	bne.n	8003294 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800327e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	011b      	lsls	r3, r3, #4
 8003286:	697a      	ldr	r2, [r7, #20]
 8003288:	4313      	orrs	r3, r2
 800328a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003292:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4a17      	ldr	r2, [pc, #92]	@ (80032f4 <TIM_OC2_SetConfig+0xe4>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d003      	beq.n	80032a4 <TIM_OC2_SetConfig+0x94>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a16      	ldr	r2, [pc, #88]	@ (80032f8 <TIM_OC2_SetConfig+0xe8>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d113      	bne.n	80032cc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80032aa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80032b2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	695b      	ldr	r3, [r3, #20]
 80032b8:	009b      	lsls	r3, r3, #2
 80032ba:	693a      	ldr	r2, [r7, #16]
 80032bc:	4313      	orrs	r3, r2
 80032be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	009b      	lsls	r3, r3, #2
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	68fa      	ldr	r2, [r7, #12]
 80032d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	685a      	ldr	r2, [r3, #4]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	697a      	ldr	r2, [r7, #20]
 80032e4:	621a      	str	r2, [r3, #32]
}
 80032e6:	bf00      	nop
 80032e8:	371c      	adds	r7, #28
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	40010000 	.word	0x40010000
 80032f8:	40010400 	.word	0x40010400

080032fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b087      	sub	sp, #28
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a1b      	ldr	r3, [r3, #32]
 8003310:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	69db      	ldr	r3, [r3, #28]
 8003322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800332a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f023 0303 	bic.w	r3, r3, #3
 8003332:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	68fa      	ldr	r2, [r7, #12]
 800333a:	4313      	orrs	r3, r2
 800333c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003344:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	021b      	lsls	r3, r3, #8
 800334c:	697a      	ldr	r2, [r7, #20]
 800334e:	4313      	orrs	r3, r2
 8003350:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	4a21      	ldr	r2, [pc, #132]	@ (80033dc <TIM_OC3_SetConfig+0xe0>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d003      	beq.n	8003362 <TIM_OC3_SetConfig+0x66>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	4a20      	ldr	r2, [pc, #128]	@ (80033e0 <TIM_OC3_SetConfig+0xe4>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d10d      	bne.n	800337e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003368:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	021b      	lsls	r3, r3, #8
 8003370:	697a      	ldr	r2, [r7, #20]
 8003372:	4313      	orrs	r3, r2
 8003374:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800337c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a16      	ldr	r2, [pc, #88]	@ (80033dc <TIM_OC3_SetConfig+0xe0>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d003      	beq.n	800338e <TIM_OC3_SetConfig+0x92>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	4a15      	ldr	r2, [pc, #84]	@ (80033e0 <TIM_OC3_SetConfig+0xe4>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d113      	bne.n	80033b6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003394:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800339c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	695b      	ldr	r3, [r3, #20]
 80033a2:	011b      	lsls	r3, r3, #4
 80033a4:	693a      	ldr	r2, [r7, #16]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	699b      	ldr	r3, [r3, #24]
 80033ae:	011b      	lsls	r3, r3, #4
 80033b0:	693a      	ldr	r2, [r7, #16]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	693a      	ldr	r2, [r7, #16]
 80033ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	685a      	ldr	r2, [r3, #4]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	697a      	ldr	r2, [r7, #20]
 80033ce:	621a      	str	r2, [r3, #32]
}
 80033d0:	bf00      	nop
 80033d2:	371c      	adds	r7, #28
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr
 80033dc:	40010000 	.word	0x40010000
 80033e0:	40010400 	.word	0x40010400

080033e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b087      	sub	sp, #28
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a1b      	ldr	r3, [r3, #32]
 80033f8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	69db      	ldr	r3, [r3, #28]
 800340a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003412:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800341a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	021b      	lsls	r3, r3, #8
 8003422:	68fa      	ldr	r2, [r7, #12]
 8003424:	4313      	orrs	r3, r2
 8003426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800342e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	031b      	lsls	r3, r3, #12
 8003436:	693a      	ldr	r2, [r7, #16]
 8003438:	4313      	orrs	r3, r2
 800343a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	4a12      	ldr	r2, [pc, #72]	@ (8003488 <TIM_OC4_SetConfig+0xa4>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d003      	beq.n	800344c <TIM_OC4_SetConfig+0x68>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a11      	ldr	r2, [pc, #68]	@ (800348c <TIM_OC4_SetConfig+0xa8>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d109      	bne.n	8003460 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003452:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	695b      	ldr	r3, [r3, #20]
 8003458:	019b      	lsls	r3, r3, #6
 800345a:	697a      	ldr	r2, [r7, #20]
 800345c:	4313      	orrs	r3, r2
 800345e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	68fa      	ldr	r2, [r7, #12]
 800346a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	685a      	ldr	r2, [r3, #4]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	621a      	str	r2, [r3, #32]
}
 800347a:	bf00      	nop
 800347c:	371c      	adds	r7, #28
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr
 8003486:	bf00      	nop
 8003488:	40010000 	.word	0x40010000
 800348c:	40010400 	.word	0x40010400

08003490 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003490:	b480      	push	{r7}
 8003492:	b087      	sub	sp, #28
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	f003 031f 	and.w	r3, r3, #31
 80034a2:	2201      	movs	r2, #1
 80034a4:	fa02 f303 	lsl.w	r3, r2, r3
 80034a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6a1a      	ldr	r2, [r3, #32]
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	43db      	mvns	r3, r3
 80034b2:	401a      	ands	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6a1a      	ldr	r2, [r3, #32]
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	f003 031f 	and.w	r3, r3, #31
 80034c2:	6879      	ldr	r1, [r7, #4]
 80034c4:	fa01 f303 	lsl.w	r3, r1, r3
 80034c8:	431a      	orrs	r2, r3
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	621a      	str	r2, [r3, #32]
}
 80034ce:	bf00      	nop
 80034d0:	371c      	adds	r7, #28
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
	...

080034dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80034dc:	b480      	push	{r7}
 80034de:	b085      	sub	sp, #20
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
 80034e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d101      	bne.n	80034f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034f0:	2302      	movs	r3, #2
 80034f2:	e05a      	b.n	80035aa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2201      	movs	r2, #1
 80034f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2202      	movs	r2, #2
 8003500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800351a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	68fa      	ldr	r2, [r7, #12]
 8003522:	4313      	orrs	r3, r2
 8003524:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	68fa      	ldr	r2, [r7, #12]
 800352c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a21      	ldr	r2, [pc, #132]	@ (80035b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d022      	beq.n	800357e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003540:	d01d      	beq.n	800357e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a1d      	ldr	r2, [pc, #116]	@ (80035bc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d018      	beq.n	800357e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a1b      	ldr	r2, [pc, #108]	@ (80035c0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d013      	beq.n	800357e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4a1a      	ldr	r2, [pc, #104]	@ (80035c4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d00e      	beq.n	800357e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a18      	ldr	r2, [pc, #96]	@ (80035c8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d009      	beq.n	800357e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a17      	ldr	r2, [pc, #92]	@ (80035cc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d004      	beq.n	800357e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4a15      	ldr	r2, [pc, #84]	@ (80035d0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d10c      	bne.n	8003598 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003584:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	68ba      	ldr	r2, [r7, #8]
 800358c:	4313      	orrs	r3, r2
 800358e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	68ba      	ldr	r2, [r7, #8]
 8003596:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80035a8:	2300      	movs	r3, #0
}
 80035aa:	4618      	mov	r0, r3
 80035ac:	3714      	adds	r7, #20
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	40010000 	.word	0x40010000
 80035bc:	40000400 	.word	0x40000400
 80035c0:	40000800 	.word	0x40000800
 80035c4:	40000c00 	.word	0x40000c00
 80035c8:	40010400 	.word	0x40010400
 80035cc:	40014000 	.word	0x40014000
 80035d0:	40001800 	.word	0x40001800

080035d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80035dc:	bf00      	nop
 80035de:	370c      	adds	r7, #12
 80035e0:	46bd      	mov	sp, r7
 80035e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e6:	4770      	bx	lr

080035e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035f0:	bf00      	nop
 80035f2:	370c      	adds	r7, #12
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d101      	bne.n	800360e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e042      	b.n	8003694 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d106      	bne.n	8003628 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f7fd fd70 	bl	8001108 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2224      	movs	r2, #36	@ 0x24
 800362c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	68da      	ldr	r2, [r3, #12]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800363e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f000 fcef 	bl	8004024 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	691a      	ldr	r2, [r3, #16]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003654:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	695a      	ldr	r2, [r3, #20]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003664:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	68da      	ldr	r2, [r3, #12]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003674:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2220      	movs	r2, #32
 8003680:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2220      	movs	r2, #32
 8003688:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3708      	adds	r7, #8
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b084      	sub	sp, #16
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	60f8      	str	r0, [r7, #12]
 80036a4:	60b9      	str	r1, [r7, #8]
 80036a6:	4613      	mov	r3, r2
 80036a8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	2b20      	cmp	r3, #32
 80036b4:	d112      	bne.n	80036dc <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d002      	beq.n	80036c2 <HAL_UART_Receive_IT+0x26>
 80036bc:	88fb      	ldrh	r3, [r7, #6]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d101      	bne.n	80036c6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e00b      	b.n	80036de <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2200      	movs	r2, #0
 80036ca:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80036cc:	88fb      	ldrh	r3, [r7, #6]
 80036ce:	461a      	mov	r2, r3
 80036d0:	68b9      	ldr	r1, [r7, #8]
 80036d2:	68f8      	ldr	r0, [r7, #12]
 80036d4:	f000 fad2 	bl	8003c7c <UART_Start_Receive_IT>
 80036d8:	4603      	mov	r3, r0
 80036da:	e000      	b.n	80036de <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80036dc:	2302      	movs	r3, #2
  }
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3710      	adds	r7, #16
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
	...

080036e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b0ba      	sub	sp, #232	@ 0xe8
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	695b      	ldr	r3, [r3, #20]
 800370a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800370e:	2300      	movs	r3, #0
 8003710:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003714:	2300      	movs	r3, #0
 8003716:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800371a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800371e:	f003 030f 	and.w	r3, r3, #15
 8003722:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003726:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800372a:	2b00      	cmp	r3, #0
 800372c:	d10f      	bne.n	800374e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800372e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003732:	f003 0320 	and.w	r3, r3, #32
 8003736:	2b00      	cmp	r3, #0
 8003738:	d009      	beq.n	800374e <HAL_UART_IRQHandler+0x66>
 800373a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800373e:	f003 0320 	and.w	r3, r3, #32
 8003742:	2b00      	cmp	r3, #0
 8003744:	d003      	beq.n	800374e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f000 fbae 	bl	8003ea8 <UART_Receive_IT>
      return;
 800374c:	e273      	b.n	8003c36 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800374e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003752:	2b00      	cmp	r3, #0
 8003754:	f000 80de 	beq.w	8003914 <HAL_UART_IRQHandler+0x22c>
 8003758:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800375c:	f003 0301 	and.w	r3, r3, #1
 8003760:	2b00      	cmp	r3, #0
 8003762:	d106      	bne.n	8003772 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003768:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800376c:	2b00      	cmp	r3, #0
 800376e:	f000 80d1 	beq.w	8003914 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003776:	f003 0301 	and.w	r3, r3, #1
 800377a:	2b00      	cmp	r3, #0
 800377c:	d00b      	beq.n	8003796 <HAL_UART_IRQHandler+0xae>
 800377e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003782:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003786:	2b00      	cmp	r3, #0
 8003788:	d005      	beq.n	8003796 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800378e:	f043 0201 	orr.w	r2, r3, #1
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800379a:	f003 0304 	and.w	r3, r3, #4
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d00b      	beq.n	80037ba <HAL_UART_IRQHandler+0xd2>
 80037a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d005      	beq.n	80037ba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b2:	f043 0202 	orr.w	r2, r3, #2
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037be:	f003 0302 	and.w	r3, r3, #2
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00b      	beq.n	80037de <HAL_UART_IRQHandler+0xf6>
 80037c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d005      	beq.n	80037de <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d6:	f043 0204 	orr.w	r2, r3, #4
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80037de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037e2:	f003 0308 	and.w	r3, r3, #8
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d011      	beq.n	800380e <HAL_UART_IRQHandler+0x126>
 80037ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037ee:	f003 0320 	and.w	r3, r3, #32
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d105      	bne.n	8003802 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80037f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d005      	beq.n	800380e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003806:	f043 0208 	orr.w	r2, r3, #8
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003812:	2b00      	cmp	r3, #0
 8003814:	f000 820a 	beq.w	8003c2c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003818:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800381c:	f003 0320 	and.w	r3, r3, #32
 8003820:	2b00      	cmp	r3, #0
 8003822:	d008      	beq.n	8003836 <HAL_UART_IRQHandler+0x14e>
 8003824:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003828:	f003 0320 	and.w	r3, r3, #32
 800382c:	2b00      	cmp	r3, #0
 800382e:	d002      	beq.n	8003836 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f000 fb39 	bl	8003ea8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	695b      	ldr	r3, [r3, #20]
 800383c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003840:	2b40      	cmp	r3, #64	@ 0x40
 8003842:	bf0c      	ite	eq
 8003844:	2301      	moveq	r3, #1
 8003846:	2300      	movne	r3, #0
 8003848:	b2db      	uxtb	r3, r3
 800384a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003852:	f003 0308 	and.w	r3, r3, #8
 8003856:	2b00      	cmp	r3, #0
 8003858:	d103      	bne.n	8003862 <HAL_UART_IRQHandler+0x17a>
 800385a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800385e:	2b00      	cmp	r3, #0
 8003860:	d04f      	beq.n	8003902 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f000 fa44 	bl	8003cf0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	695b      	ldr	r3, [r3, #20]
 800386e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003872:	2b40      	cmp	r3, #64	@ 0x40
 8003874:	d141      	bne.n	80038fa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	3314      	adds	r3, #20
 800387c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003880:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003884:	e853 3f00 	ldrex	r3, [r3]
 8003888:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800388c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003890:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003894:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	3314      	adds	r3, #20
 800389e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80038a2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80038a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80038ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80038b2:	e841 2300 	strex	r3, r2, [r1]
 80038b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80038ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d1d9      	bne.n	8003876 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d013      	beq.n	80038f2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038ce:	4a8a      	ldr	r2, [pc, #552]	@ (8003af8 <HAL_UART_IRQHandler+0x410>)
 80038d0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7fd ff6a 	bl	80017b0 <HAL_DMA_Abort_IT>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d016      	beq.n	8003910 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80038ec:	4610      	mov	r0, r2
 80038ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038f0:	e00e      	b.n	8003910 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f000 f9ac 	bl	8003c50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038f8:	e00a      	b.n	8003910 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f000 f9a8 	bl	8003c50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003900:	e006      	b.n	8003910 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f000 f9a4 	bl	8003c50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800390e:	e18d      	b.n	8003c2c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003910:	bf00      	nop
    return;
 8003912:	e18b      	b.n	8003c2c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003918:	2b01      	cmp	r3, #1
 800391a:	f040 8167 	bne.w	8003bec <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800391e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003922:	f003 0310 	and.w	r3, r3, #16
 8003926:	2b00      	cmp	r3, #0
 8003928:	f000 8160 	beq.w	8003bec <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800392c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003930:	f003 0310 	and.w	r3, r3, #16
 8003934:	2b00      	cmp	r3, #0
 8003936:	f000 8159 	beq.w	8003bec <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800393a:	2300      	movs	r3, #0
 800393c:	60bb      	str	r3, [r7, #8]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	60bb      	str	r3, [r7, #8]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	60bb      	str	r3, [r7, #8]
 800394e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800395a:	2b40      	cmp	r3, #64	@ 0x40
 800395c:	f040 80ce 	bne.w	8003afc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800396c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003970:	2b00      	cmp	r3, #0
 8003972:	f000 80a9 	beq.w	8003ac8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800397a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800397e:	429a      	cmp	r2, r3
 8003980:	f080 80a2 	bcs.w	8003ac8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800398a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003990:	69db      	ldr	r3, [r3, #28]
 8003992:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003996:	f000 8088 	beq.w	8003aaa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	330c      	adds	r3, #12
 80039a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80039a8:	e853 3f00 	ldrex	r3, [r3]
 80039ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80039b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80039b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	330c      	adds	r3, #12
 80039c2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80039c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80039ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80039d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80039d6:	e841 2300 	strex	r3, r2, [r1]
 80039da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80039de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1d9      	bne.n	800399a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	3314      	adds	r3, #20
 80039ec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039f0:	e853 3f00 	ldrex	r3, [r3]
 80039f4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80039f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039f8:	f023 0301 	bic.w	r3, r3, #1
 80039fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	3314      	adds	r3, #20
 8003a06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003a0a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003a0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a10:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003a12:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003a16:	e841 2300 	strex	r3, r2, [r1]
 8003a1a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003a1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d1e1      	bne.n	80039e6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	3314      	adds	r3, #20
 8003a28:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a2c:	e853 3f00 	ldrex	r3, [r3]
 8003a30:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003a32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	3314      	adds	r3, #20
 8003a42:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003a46:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a48:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a4a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003a4c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003a4e:	e841 2300 	strex	r3, r2, [r1]
 8003a52:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003a54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1e3      	bne.n	8003a22 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	2220      	movs	r2, #32
 8003a5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	330c      	adds	r3, #12
 8003a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a72:	e853 3f00 	ldrex	r3, [r3]
 8003a76:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003a78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a7a:	f023 0310 	bic.w	r3, r3, #16
 8003a7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	330c      	adds	r3, #12
 8003a88:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003a8c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003a8e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a90:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003a92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003a94:	e841 2300 	strex	r3, r2, [r1]
 8003a98:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003a9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d1e3      	bne.n	8003a68 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f7fd fe13 	bl	80016d0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2202      	movs	r2, #2
 8003aae:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	4619      	mov	r1, r3
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	f000 f8cf 	bl	8003c64 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003ac6:	e0b3      	b.n	8003c30 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003acc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	f040 80ad 	bne.w	8003c30 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ada:	69db      	ldr	r3, [r3, #28]
 8003adc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ae0:	f040 80a6 	bne.w	8003c30 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003aee:	4619      	mov	r1, r3
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	f000 f8b7 	bl	8003c64 <HAL_UARTEx_RxEventCallback>
      return;
 8003af6:	e09b      	b.n	8003c30 <HAL_UART_IRQHandler+0x548>
 8003af8:	08003db7 	.word	0x08003db7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	f000 808e 	beq.w	8003c34 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003b18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f000 8089 	beq.w	8003c34 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	330c      	adds	r3, #12
 8003b28:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b2c:	e853 3f00 	ldrex	r3, [r3]
 8003b30:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b38:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	330c      	adds	r3, #12
 8003b42:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003b46:	647a      	str	r2, [r7, #68]	@ 0x44
 8003b48:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b4a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b4e:	e841 2300 	strex	r3, r2, [r1]
 8003b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d1e3      	bne.n	8003b22 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	3314      	adds	r3, #20
 8003b60:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b64:	e853 3f00 	ldrex	r3, [r3]
 8003b68:	623b      	str	r3, [r7, #32]
   return(result);
 8003b6a:	6a3b      	ldr	r3, [r7, #32]
 8003b6c:	f023 0301 	bic.w	r3, r3, #1
 8003b70:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	3314      	adds	r3, #20
 8003b7a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003b7e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b86:	e841 2300 	strex	r3, r2, [r1]
 8003b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d1e3      	bne.n	8003b5a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2220      	movs	r2, #32
 8003b96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	330c      	adds	r3, #12
 8003ba6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	e853 3f00 	ldrex	r3, [r3]
 8003bae:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f023 0310 	bic.w	r3, r3, #16
 8003bb6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	330c      	adds	r3, #12
 8003bc0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003bc4:	61fa      	str	r2, [r7, #28]
 8003bc6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bc8:	69b9      	ldr	r1, [r7, #24]
 8003bca:	69fa      	ldr	r2, [r7, #28]
 8003bcc:	e841 2300 	strex	r3, r2, [r1]
 8003bd0:	617b      	str	r3, [r7, #20]
   return(result);
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1e3      	bne.n	8003ba0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2202      	movs	r2, #2
 8003bdc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003bde:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003be2:	4619      	mov	r1, r3
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f000 f83d 	bl	8003c64 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003bea:	e023      	b.n	8003c34 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003bec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d009      	beq.n	8003c0c <HAL_UART_IRQHandler+0x524>
 8003bf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d003      	beq.n	8003c0c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f000 f8e7 	bl	8003dd8 <UART_Transmit_IT>
    return;
 8003c0a:	e014      	b.n	8003c36 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003c0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00e      	beq.n	8003c36 <HAL_UART_IRQHandler+0x54e>
 8003c18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d008      	beq.n	8003c36 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003c24:	6878      	ldr	r0, [r7, #4]
 8003c26:	f000 f927 	bl	8003e78 <UART_EndTransmit_IT>
    return;
 8003c2a:	e004      	b.n	8003c36 <HAL_UART_IRQHandler+0x54e>
    return;
 8003c2c:	bf00      	nop
 8003c2e:	e002      	b.n	8003c36 <HAL_UART_IRQHandler+0x54e>
      return;
 8003c30:	bf00      	nop
 8003c32:	e000      	b.n	8003c36 <HAL_UART_IRQHandler+0x54e>
      return;
 8003c34:	bf00      	nop
  }
}
 8003c36:	37e8      	adds	r7, #232	@ 0xe8
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}

08003c3c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003c70:	bf00      	nop
 8003c72:	370c      	adds	r7, #12
 8003c74:	46bd      	mov	sp, r7
 8003c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7a:	4770      	bx	lr

08003c7c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	60f8      	str	r0, [r7, #12]
 8003c84:	60b9      	str	r1, [r7, #8]
 8003c86:	4613      	mov	r3, r2
 8003c88:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	68ba      	ldr	r2, [r7, #8]
 8003c8e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	88fa      	ldrh	r2, [r7, #6]
 8003c94:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	88fa      	ldrh	r2, [r7, #6]
 8003c9a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2222      	movs	r2, #34	@ 0x22
 8003ca6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d007      	beq.n	8003cc2 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	68da      	ldr	r2, [r3, #12]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cc0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	695a      	ldr	r2, [r3, #20]
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f042 0201 	orr.w	r2, r2, #1
 8003cd0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	68da      	ldr	r2, [r3, #12]
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f042 0220 	orr.w	r2, r2, #32
 8003ce0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003ce2:	2300      	movs	r3, #0
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3714      	adds	r7, #20
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b095      	sub	sp, #84	@ 0x54
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	330c      	adds	r3, #12
 8003cfe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d02:	e853 3f00 	ldrex	r3, [r3]
 8003d06:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d0a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	330c      	adds	r3, #12
 8003d16:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d18:	643a      	str	r2, [r7, #64]	@ 0x40
 8003d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d1c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d1e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d20:	e841 2300 	strex	r3, r2, [r1]
 8003d24:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d1e5      	bne.n	8003cf8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	3314      	adds	r3, #20
 8003d32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d34:	6a3b      	ldr	r3, [r7, #32]
 8003d36:	e853 3f00 	ldrex	r3, [r3]
 8003d3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d3c:	69fb      	ldr	r3, [r7, #28]
 8003d3e:	f023 0301 	bic.w	r3, r3, #1
 8003d42:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	3314      	adds	r3, #20
 8003d4a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d54:	e841 2300 	strex	r3, r2, [r1]
 8003d58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d1e5      	bne.n	8003d2c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d119      	bne.n	8003d9c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	330c      	adds	r3, #12
 8003d6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	e853 3f00 	ldrex	r3, [r3]
 8003d76:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	f023 0310 	bic.w	r3, r3, #16
 8003d7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	330c      	adds	r3, #12
 8003d86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d88:	61ba      	str	r2, [r7, #24]
 8003d8a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d8c:	6979      	ldr	r1, [r7, #20]
 8003d8e:	69ba      	ldr	r2, [r7, #24]
 8003d90:	e841 2300 	strex	r3, r2, [r1]
 8003d94:	613b      	str	r3, [r7, #16]
   return(result);
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d1e5      	bne.n	8003d68 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2200      	movs	r2, #0
 8003da8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003daa:	bf00      	nop
 8003dac:	3754      	adds	r7, #84	@ 0x54
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr

08003db6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003db6:	b580      	push	{r7, lr}
 8003db8:	b084      	sub	sp, #16
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dc2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	f7ff ff40 	bl	8003c50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003dd0:	bf00      	nop
 8003dd2:	3710      	adds	r7, #16
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b085      	sub	sp, #20
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b21      	cmp	r3, #33	@ 0x21
 8003dea:	d13e      	bne.n	8003e6a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003df4:	d114      	bne.n	8003e20 <UART_Transmit_IT+0x48>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d110      	bne.n	8003e20 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6a1b      	ldr	r3, [r3, #32]
 8003e02:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	881b      	ldrh	r3, [r3, #0]
 8003e08:	461a      	mov	r2, r3
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e12:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a1b      	ldr	r3, [r3, #32]
 8003e18:	1c9a      	adds	r2, r3, #2
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	621a      	str	r2, [r3, #32]
 8003e1e:	e008      	b.n	8003e32 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a1b      	ldr	r3, [r3, #32]
 8003e24:	1c59      	adds	r1, r3, #1
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	6211      	str	r1, [r2, #32]
 8003e2a:	781a      	ldrb	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	4619      	mov	r1, r3
 8003e40:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d10f      	bne.n	8003e66 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	68da      	ldr	r2, [r3, #12]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e54:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	68da      	ldr	r2, [r3, #12]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e64:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003e66:	2300      	movs	r3, #0
 8003e68:	e000      	b.n	8003e6c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003e6a:	2302      	movs	r3, #2
  }
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3714      	adds	r7, #20
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68da      	ldr	r2, [r3, #12]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e8e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2220      	movs	r2, #32
 8003e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003e98:	6878      	ldr	r0, [r7, #4]
 8003e9a:	f7ff fecf 	bl	8003c3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3708      	adds	r7, #8
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b08c      	sub	sp, #48	@ 0x30
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	2b22      	cmp	r3, #34	@ 0x22
 8003ec2:	f040 80aa 	bne.w	800401a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ece:	d115      	bne.n	8003efc <UART_Receive_IT+0x54>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	691b      	ldr	r3, [r3, #16]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d111      	bne.n	8003efc <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003edc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	b29b      	uxth	r3, r3
 8003ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ef4:	1c9a      	adds	r2, r3, #2
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	629a      	str	r2, [r3, #40]	@ 0x28
 8003efa:	e024      	b.n	8003f46 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f00:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f0a:	d007      	beq.n	8003f1c <UART_Receive_IT+0x74>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d10a      	bne.n	8003f2a <UART_Receive_IT+0x82>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	691b      	ldr	r3, [r3, #16]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d106      	bne.n	8003f2a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	b2da      	uxtb	r2, r3
 8003f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f26:	701a      	strb	r2, [r3, #0]
 8003f28:	e008      	b.n	8003f3c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f36:	b2da      	uxtb	r2, r3
 8003f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f3a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f40:	1c5a      	adds	r2, r3, #1
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f4a:	b29b      	uxth	r3, r3
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	4619      	mov	r1, r3
 8003f54:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d15d      	bne.n	8004016 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	68da      	ldr	r2, [r3, #12]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f022 0220 	bic.w	r2, r2, #32
 8003f68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	68da      	ldr	r2, [r3, #12]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	695a      	ldr	r2, [r3, #20]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f022 0201 	bic.w	r2, r2, #1
 8003f88:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2220      	movs	r2, #32
 8003f8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d135      	bne.n	800400c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	330c      	adds	r3, #12
 8003fac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	e853 3f00 	ldrex	r3, [r3]
 8003fb4:	613b      	str	r3, [r7, #16]
   return(result);
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	f023 0310 	bic.w	r3, r3, #16
 8003fbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	330c      	adds	r3, #12
 8003fc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fc6:	623a      	str	r2, [r7, #32]
 8003fc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fca:	69f9      	ldr	r1, [r7, #28]
 8003fcc:	6a3a      	ldr	r2, [r7, #32]
 8003fce:	e841 2300 	strex	r3, r2, [r1]
 8003fd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1e5      	bne.n	8003fa6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f003 0310 	and.w	r3, r3, #16
 8003fe4:	2b10      	cmp	r3, #16
 8003fe6:	d10a      	bne.n	8003ffe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003fe8:	2300      	movs	r3, #0
 8003fea:	60fb      	str	r3, [r7, #12]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	60fb      	str	r3, [r7, #12]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	60fb      	str	r3, [r7, #12]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004002:	4619      	mov	r1, r3
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f7ff fe2d 	bl	8003c64 <HAL_UARTEx_RxEventCallback>
 800400a:	e002      	b.n	8004012 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	f7fc fe69 	bl	8000ce4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004012:	2300      	movs	r3, #0
 8004014:	e002      	b.n	800401c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004016:	2300      	movs	r3, #0
 8004018:	e000      	b.n	800401c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800401a:	2302      	movs	r3, #2
  }
}
 800401c:	4618      	mov	r0, r3
 800401e:	3730      	adds	r7, #48	@ 0x30
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}

08004024 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004024:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004028:	b0c0      	sub	sp, #256	@ 0x100
 800402a:	af00      	add	r7, sp, #0
 800402c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800403c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004040:	68d9      	ldr	r1, [r3, #12]
 8004042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	ea40 0301 	orr.w	r3, r0, r1
 800404c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800404e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004052:	689a      	ldr	r2, [r3, #8]
 8004054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	431a      	orrs	r2, r3
 800405c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004060:	695b      	ldr	r3, [r3, #20]
 8004062:	431a      	orrs	r2, r3
 8004064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004068:	69db      	ldr	r3, [r3, #28]
 800406a:	4313      	orrs	r3, r2
 800406c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800407c:	f021 010c 	bic.w	r1, r1, #12
 8004080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800408a:	430b      	orrs	r3, r1
 800408c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800408e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	695b      	ldr	r3, [r3, #20]
 8004096:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800409a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800409e:	6999      	ldr	r1, [r3, #24]
 80040a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	ea40 0301 	orr.w	r3, r0, r1
 80040aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80040ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	4b8f      	ldr	r3, [pc, #572]	@ (80042f0 <UART_SetConfig+0x2cc>)
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d005      	beq.n	80040c4 <UART_SetConfig+0xa0>
 80040b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040bc:	681a      	ldr	r2, [r3, #0]
 80040be:	4b8d      	ldr	r3, [pc, #564]	@ (80042f4 <UART_SetConfig+0x2d0>)
 80040c0:	429a      	cmp	r2, r3
 80040c2:	d104      	bne.n	80040ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80040c4:	f7fd febe 	bl	8001e44 <HAL_RCC_GetPCLK2Freq>
 80040c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80040cc:	e003      	b.n	80040d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80040ce:	f7fd fea5 	bl	8001e1c <HAL_RCC_GetPCLK1Freq>
 80040d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040da:	69db      	ldr	r3, [r3, #28]
 80040dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040e0:	f040 810c 	bne.w	80042fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80040e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040e8:	2200      	movs	r2, #0
 80040ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80040ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80040f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80040f6:	4622      	mov	r2, r4
 80040f8:	462b      	mov	r3, r5
 80040fa:	1891      	adds	r1, r2, r2
 80040fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80040fe:	415b      	adcs	r3, r3
 8004100:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004102:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004106:	4621      	mov	r1, r4
 8004108:	eb12 0801 	adds.w	r8, r2, r1
 800410c:	4629      	mov	r1, r5
 800410e:	eb43 0901 	adc.w	r9, r3, r1
 8004112:	f04f 0200 	mov.w	r2, #0
 8004116:	f04f 0300 	mov.w	r3, #0
 800411a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800411e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004122:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004126:	4690      	mov	r8, r2
 8004128:	4699      	mov	r9, r3
 800412a:	4623      	mov	r3, r4
 800412c:	eb18 0303 	adds.w	r3, r8, r3
 8004130:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004134:	462b      	mov	r3, r5
 8004136:	eb49 0303 	adc.w	r3, r9, r3
 800413a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800413e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800414a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800414e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004152:	460b      	mov	r3, r1
 8004154:	18db      	adds	r3, r3, r3
 8004156:	653b      	str	r3, [r7, #80]	@ 0x50
 8004158:	4613      	mov	r3, r2
 800415a:	eb42 0303 	adc.w	r3, r2, r3
 800415e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004160:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004164:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004168:	f7fc f8aa 	bl	80002c0 <__aeabi_uldivmod>
 800416c:	4602      	mov	r2, r0
 800416e:	460b      	mov	r3, r1
 8004170:	4b61      	ldr	r3, [pc, #388]	@ (80042f8 <UART_SetConfig+0x2d4>)
 8004172:	fba3 2302 	umull	r2, r3, r3, r2
 8004176:	095b      	lsrs	r3, r3, #5
 8004178:	011c      	lsls	r4, r3, #4
 800417a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800417e:	2200      	movs	r2, #0
 8004180:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004184:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004188:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800418c:	4642      	mov	r2, r8
 800418e:	464b      	mov	r3, r9
 8004190:	1891      	adds	r1, r2, r2
 8004192:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004194:	415b      	adcs	r3, r3
 8004196:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004198:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800419c:	4641      	mov	r1, r8
 800419e:	eb12 0a01 	adds.w	sl, r2, r1
 80041a2:	4649      	mov	r1, r9
 80041a4:	eb43 0b01 	adc.w	fp, r3, r1
 80041a8:	f04f 0200 	mov.w	r2, #0
 80041ac:	f04f 0300 	mov.w	r3, #0
 80041b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80041b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80041b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80041bc:	4692      	mov	sl, r2
 80041be:	469b      	mov	fp, r3
 80041c0:	4643      	mov	r3, r8
 80041c2:	eb1a 0303 	adds.w	r3, sl, r3
 80041c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80041ca:	464b      	mov	r3, r9
 80041cc:	eb4b 0303 	adc.w	r3, fp, r3
 80041d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80041d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80041e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80041e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80041e8:	460b      	mov	r3, r1
 80041ea:	18db      	adds	r3, r3, r3
 80041ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80041ee:	4613      	mov	r3, r2
 80041f0:	eb42 0303 	adc.w	r3, r2, r3
 80041f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80041f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80041fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80041fe:	f7fc f85f 	bl	80002c0 <__aeabi_uldivmod>
 8004202:	4602      	mov	r2, r0
 8004204:	460b      	mov	r3, r1
 8004206:	4611      	mov	r1, r2
 8004208:	4b3b      	ldr	r3, [pc, #236]	@ (80042f8 <UART_SetConfig+0x2d4>)
 800420a:	fba3 2301 	umull	r2, r3, r3, r1
 800420e:	095b      	lsrs	r3, r3, #5
 8004210:	2264      	movs	r2, #100	@ 0x64
 8004212:	fb02 f303 	mul.w	r3, r2, r3
 8004216:	1acb      	subs	r3, r1, r3
 8004218:	00db      	lsls	r3, r3, #3
 800421a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800421e:	4b36      	ldr	r3, [pc, #216]	@ (80042f8 <UART_SetConfig+0x2d4>)
 8004220:	fba3 2302 	umull	r2, r3, r3, r2
 8004224:	095b      	lsrs	r3, r3, #5
 8004226:	005b      	lsls	r3, r3, #1
 8004228:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800422c:	441c      	add	r4, r3
 800422e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004232:	2200      	movs	r2, #0
 8004234:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004238:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800423c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004240:	4642      	mov	r2, r8
 8004242:	464b      	mov	r3, r9
 8004244:	1891      	adds	r1, r2, r2
 8004246:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004248:	415b      	adcs	r3, r3
 800424a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800424c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004250:	4641      	mov	r1, r8
 8004252:	1851      	adds	r1, r2, r1
 8004254:	6339      	str	r1, [r7, #48]	@ 0x30
 8004256:	4649      	mov	r1, r9
 8004258:	414b      	adcs	r3, r1
 800425a:	637b      	str	r3, [r7, #52]	@ 0x34
 800425c:	f04f 0200 	mov.w	r2, #0
 8004260:	f04f 0300 	mov.w	r3, #0
 8004264:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004268:	4659      	mov	r1, fp
 800426a:	00cb      	lsls	r3, r1, #3
 800426c:	4651      	mov	r1, sl
 800426e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004272:	4651      	mov	r1, sl
 8004274:	00ca      	lsls	r2, r1, #3
 8004276:	4610      	mov	r0, r2
 8004278:	4619      	mov	r1, r3
 800427a:	4603      	mov	r3, r0
 800427c:	4642      	mov	r2, r8
 800427e:	189b      	adds	r3, r3, r2
 8004280:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004284:	464b      	mov	r3, r9
 8004286:	460a      	mov	r2, r1
 8004288:	eb42 0303 	adc.w	r3, r2, r3
 800428c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800429c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80042a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80042a4:	460b      	mov	r3, r1
 80042a6:	18db      	adds	r3, r3, r3
 80042a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042aa:	4613      	mov	r3, r2
 80042ac:	eb42 0303 	adc.w	r3, r2, r3
 80042b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80042b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80042ba:	f7fc f801 	bl	80002c0 <__aeabi_uldivmod>
 80042be:	4602      	mov	r2, r0
 80042c0:	460b      	mov	r3, r1
 80042c2:	4b0d      	ldr	r3, [pc, #52]	@ (80042f8 <UART_SetConfig+0x2d4>)
 80042c4:	fba3 1302 	umull	r1, r3, r3, r2
 80042c8:	095b      	lsrs	r3, r3, #5
 80042ca:	2164      	movs	r1, #100	@ 0x64
 80042cc:	fb01 f303 	mul.w	r3, r1, r3
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	00db      	lsls	r3, r3, #3
 80042d4:	3332      	adds	r3, #50	@ 0x32
 80042d6:	4a08      	ldr	r2, [pc, #32]	@ (80042f8 <UART_SetConfig+0x2d4>)
 80042d8:	fba2 2303 	umull	r2, r3, r2, r3
 80042dc:	095b      	lsrs	r3, r3, #5
 80042de:	f003 0207 	and.w	r2, r3, #7
 80042e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4422      	add	r2, r4
 80042ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80042ec:	e106      	b.n	80044fc <UART_SetConfig+0x4d8>
 80042ee:	bf00      	nop
 80042f0:	40011000 	.word	0x40011000
 80042f4:	40011400 	.word	0x40011400
 80042f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80042fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004300:	2200      	movs	r2, #0
 8004302:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004306:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800430a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800430e:	4642      	mov	r2, r8
 8004310:	464b      	mov	r3, r9
 8004312:	1891      	adds	r1, r2, r2
 8004314:	6239      	str	r1, [r7, #32]
 8004316:	415b      	adcs	r3, r3
 8004318:	627b      	str	r3, [r7, #36]	@ 0x24
 800431a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800431e:	4641      	mov	r1, r8
 8004320:	1854      	adds	r4, r2, r1
 8004322:	4649      	mov	r1, r9
 8004324:	eb43 0501 	adc.w	r5, r3, r1
 8004328:	f04f 0200 	mov.w	r2, #0
 800432c:	f04f 0300 	mov.w	r3, #0
 8004330:	00eb      	lsls	r3, r5, #3
 8004332:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004336:	00e2      	lsls	r2, r4, #3
 8004338:	4614      	mov	r4, r2
 800433a:	461d      	mov	r5, r3
 800433c:	4643      	mov	r3, r8
 800433e:	18e3      	adds	r3, r4, r3
 8004340:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004344:	464b      	mov	r3, r9
 8004346:	eb45 0303 	adc.w	r3, r5, r3
 800434a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800434e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	2200      	movs	r2, #0
 8004356:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800435a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800435e:	f04f 0200 	mov.w	r2, #0
 8004362:	f04f 0300 	mov.w	r3, #0
 8004366:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800436a:	4629      	mov	r1, r5
 800436c:	008b      	lsls	r3, r1, #2
 800436e:	4621      	mov	r1, r4
 8004370:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004374:	4621      	mov	r1, r4
 8004376:	008a      	lsls	r2, r1, #2
 8004378:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800437c:	f7fb ffa0 	bl	80002c0 <__aeabi_uldivmod>
 8004380:	4602      	mov	r2, r0
 8004382:	460b      	mov	r3, r1
 8004384:	4b60      	ldr	r3, [pc, #384]	@ (8004508 <UART_SetConfig+0x4e4>)
 8004386:	fba3 2302 	umull	r2, r3, r3, r2
 800438a:	095b      	lsrs	r3, r3, #5
 800438c:	011c      	lsls	r4, r3, #4
 800438e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004392:	2200      	movs	r2, #0
 8004394:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004398:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800439c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80043a0:	4642      	mov	r2, r8
 80043a2:	464b      	mov	r3, r9
 80043a4:	1891      	adds	r1, r2, r2
 80043a6:	61b9      	str	r1, [r7, #24]
 80043a8:	415b      	adcs	r3, r3
 80043aa:	61fb      	str	r3, [r7, #28]
 80043ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043b0:	4641      	mov	r1, r8
 80043b2:	1851      	adds	r1, r2, r1
 80043b4:	6139      	str	r1, [r7, #16]
 80043b6:	4649      	mov	r1, r9
 80043b8:	414b      	adcs	r3, r1
 80043ba:	617b      	str	r3, [r7, #20]
 80043bc:	f04f 0200 	mov.w	r2, #0
 80043c0:	f04f 0300 	mov.w	r3, #0
 80043c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043c8:	4659      	mov	r1, fp
 80043ca:	00cb      	lsls	r3, r1, #3
 80043cc:	4651      	mov	r1, sl
 80043ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043d2:	4651      	mov	r1, sl
 80043d4:	00ca      	lsls	r2, r1, #3
 80043d6:	4610      	mov	r0, r2
 80043d8:	4619      	mov	r1, r3
 80043da:	4603      	mov	r3, r0
 80043dc:	4642      	mov	r2, r8
 80043de:	189b      	adds	r3, r3, r2
 80043e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80043e4:	464b      	mov	r3, r9
 80043e6:	460a      	mov	r2, r1
 80043e8:	eb42 0303 	adc.w	r3, r2, r3
 80043ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80043f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80043fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80043fc:	f04f 0200 	mov.w	r2, #0
 8004400:	f04f 0300 	mov.w	r3, #0
 8004404:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004408:	4649      	mov	r1, r9
 800440a:	008b      	lsls	r3, r1, #2
 800440c:	4641      	mov	r1, r8
 800440e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004412:	4641      	mov	r1, r8
 8004414:	008a      	lsls	r2, r1, #2
 8004416:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800441a:	f7fb ff51 	bl	80002c0 <__aeabi_uldivmod>
 800441e:	4602      	mov	r2, r0
 8004420:	460b      	mov	r3, r1
 8004422:	4611      	mov	r1, r2
 8004424:	4b38      	ldr	r3, [pc, #224]	@ (8004508 <UART_SetConfig+0x4e4>)
 8004426:	fba3 2301 	umull	r2, r3, r3, r1
 800442a:	095b      	lsrs	r3, r3, #5
 800442c:	2264      	movs	r2, #100	@ 0x64
 800442e:	fb02 f303 	mul.w	r3, r2, r3
 8004432:	1acb      	subs	r3, r1, r3
 8004434:	011b      	lsls	r3, r3, #4
 8004436:	3332      	adds	r3, #50	@ 0x32
 8004438:	4a33      	ldr	r2, [pc, #204]	@ (8004508 <UART_SetConfig+0x4e4>)
 800443a:	fba2 2303 	umull	r2, r3, r2, r3
 800443e:	095b      	lsrs	r3, r3, #5
 8004440:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004444:	441c      	add	r4, r3
 8004446:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800444a:	2200      	movs	r2, #0
 800444c:	673b      	str	r3, [r7, #112]	@ 0x70
 800444e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004450:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004454:	4642      	mov	r2, r8
 8004456:	464b      	mov	r3, r9
 8004458:	1891      	adds	r1, r2, r2
 800445a:	60b9      	str	r1, [r7, #8]
 800445c:	415b      	adcs	r3, r3
 800445e:	60fb      	str	r3, [r7, #12]
 8004460:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004464:	4641      	mov	r1, r8
 8004466:	1851      	adds	r1, r2, r1
 8004468:	6039      	str	r1, [r7, #0]
 800446a:	4649      	mov	r1, r9
 800446c:	414b      	adcs	r3, r1
 800446e:	607b      	str	r3, [r7, #4]
 8004470:	f04f 0200 	mov.w	r2, #0
 8004474:	f04f 0300 	mov.w	r3, #0
 8004478:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800447c:	4659      	mov	r1, fp
 800447e:	00cb      	lsls	r3, r1, #3
 8004480:	4651      	mov	r1, sl
 8004482:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004486:	4651      	mov	r1, sl
 8004488:	00ca      	lsls	r2, r1, #3
 800448a:	4610      	mov	r0, r2
 800448c:	4619      	mov	r1, r3
 800448e:	4603      	mov	r3, r0
 8004490:	4642      	mov	r2, r8
 8004492:	189b      	adds	r3, r3, r2
 8004494:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004496:	464b      	mov	r3, r9
 8004498:	460a      	mov	r2, r1
 800449a:	eb42 0303 	adc.w	r3, r2, r3
 800449e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80044a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	2200      	movs	r2, #0
 80044a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80044aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80044ac:	f04f 0200 	mov.w	r2, #0
 80044b0:	f04f 0300 	mov.w	r3, #0
 80044b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80044b8:	4649      	mov	r1, r9
 80044ba:	008b      	lsls	r3, r1, #2
 80044bc:	4641      	mov	r1, r8
 80044be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044c2:	4641      	mov	r1, r8
 80044c4:	008a      	lsls	r2, r1, #2
 80044c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80044ca:	f7fb fef9 	bl	80002c0 <__aeabi_uldivmod>
 80044ce:	4602      	mov	r2, r0
 80044d0:	460b      	mov	r3, r1
 80044d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004508 <UART_SetConfig+0x4e4>)
 80044d4:	fba3 1302 	umull	r1, r3, r3, r2
 80044d8:	095b      	lsrs	r3, r3, #5
 80044da:	2164      	movs	r1, #100	@ 0x64
 80044dc:	fb01 f303 	mul.w	r3, r1, r3
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	011b      	lsls	r3, r3, #4
 80044e4:	3332      	adds	r3, #50	@ 0x32
 80044e6:	4a08      	ldr	r2, [pc, #32]	@ (8004508 <UART_SetConfig+0x4e4>)
 80044e8:	fba2 2303 	umull	r2, r3, r2, r3
 80044ec:	095b      	lsrs	r3, r3, #5
 80044ee:	f003 020f 	and.w	r2, r3, #15
 80044f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4422      	add	r2, r4
 80044fa:	609a      	str	r2, [r3, #8]
}
 80044fc:	bf00      	nop
 80044fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004502:	46bd      	mov	sp, r7
 8004504:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004508:	51eb851f 	.word	0x51eb851f

0800450c <__NVIC_SetPriority>:
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	4603      	mov	r3, r0
 8004514:	6039      	str	r1, [r7, #0]
 8004516:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004518:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800451c:	2b00      	cmp	r3, #0
 800451e:	db0a      	blt.n	8004536 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	b2da      	uxtb	r2, r3
 8004524:	490c      	ldr	r1, [pc, #48]	@ (8004558 <__NVIC_SetPriority+0x4c>)
 8004526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800452a:	0112      	lsls	r2, r2, #4
 800452c:	b2d2      	uxtb	r2, r2
 800452e:	440b      	add	r3, r1
 8004530:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004534:	e00a      	b.n	800454c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	b2da      	uxtb	r2, r3
 800453a:	4908      	ldr	r1, [pc, #32]	@ (800455c <__NVIC_SetPriority+0x50>)
 800453c:	79fb      	ldrb	r3, [r7, #7]
 800453e:	f003 030f 	and.w	r3, r3, #15
 8004542:	3b04      	subs	r3, #4
 8004544:	0112      	lsls	r2, r2, #4
 8004546:	b2d2      	uxtb	r2, r2
 8004548:	440b      	add	r3, r1
 800454a:	761a      	strb	r2, [r3, #24]
}
 800454c:	bf00      	nop
 800454e:	370c      	adds	r7, #12
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr
 8004558:	e000e100 	.word	0xe000e100
 800455c:	e000ed00 	.word	0xe000ed00

08004560 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004560:	b580      	push	{r7, lr}
 8004562:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004564:	4b05      	ldr	r3, [pc, #20]	@ (800457c <SysTick_Handler+0x1c>)
 8004566:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004568:	f002 fa78 	bl	8006a5c <xTaskGetSchedulerState>
 800456c:	4603      	mov	r3, r0
 800456e:	2b01      	cmp	r3, #1
 8004570:	d001      	beq.n	8004576 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004572:	f003 f971 	bl	8007858 <xPortSysTickHandler>
  }
}
 8004576:	bf00      	nop
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	e000e010 	.word	0xe000e010

08004580 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004580:	b580      	push	{r7, lr}
 8004582:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004584:	2100      	movs	r1, #0
 8004586:	f06f 0004 	mvn.w	r0, #4
 800458a:	f7ff ffbf 	bl	800450c <__NVIC_SetPriority>
#endif
}
 800458e:	bf00      	nop
 8004590:	bd80      	pop	{r7, pc}
	...

08004594 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004594:	b480      	push	{r7}
 8004596:	b083      	sub	sp, #12
 8004598:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800459a:	f3ef 8305 	mrs	r3, IPSR
 800459e:	603b      	str	r3, [r7, #0]
  return(result);
 80045a0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d003      	beq.n	80045ae <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80045a6:	f06f 0305 	mvn.w	r3, #5
 80045aa:	607b      	str	r3, [r7, #4]
 80045ac:	e00c      	b.n	80045c8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80045ae:	4b0a      	ldr	r3, [pc, #40]	@ (80045d8 <osKernelInitialize+0x44>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d105      	bne.n	80045c2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80045b6:	4b08      	ldr	r3, [pc, #32]	@ (80045d8 <osKernelInitialize+0x44>)
 80045b8:	2201      	movs	r2, #1
 80045ba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80045bc:	2300      	movs	r3, #0
 80045be:	607b      	str	r3, [r7, #4]
 80045c0:	e002      	b.n	80045c8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80045c2:	f04f 33ff 	mov.w	r3, #4294967295
 80045c6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80045c8:	687b      	ldr	r3, [r7, #4]
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	370c      	adds	r7, #12
 80045ce:	46bd      	mov	sp, r7
 80045d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	20000208 	.word	0x20000208

080045dc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80045dc:	b580      	push	{r7, lr}
 80045de:	b082      	sub	sp, #8
 80045e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80045e2:	f3ef 8305 	mrs	r3, IPSR
 80045e6:	603b      	str	r3, [r7, #0]
  return(result);
 80045e8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d003      	beq.n	80045f6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80045ee:	f06f 0305 	mvn.w	r3, #5
 80045f2:	607b      	str	r3, [r7, #4]
 80045f4:	e010      	b.n	8004618 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80045f6:	4b0b      	ldr	r3, [pc, #44]	@ (8004624 <osKernelStart+0x48>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d109      	bne.n	8004612 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80045fe:	f7ff ffbf 	bl	8004580 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004602:	4b08      	ldr	r3, [pc, #32]	@ (8004624 <osKernelStart+0x48>)
 8004604:	2202      	movs	r2, #2
 8004606:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004608:	f001 fdc4 	bl	8006194 <vTaskStartScheduler>
      stat = osOK;
 800460c:	2300      	movs	r3, #0
 800460e:	607b      	str	r3, [r7, #4]
 8004610:	e002      	b.n	8004618 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004612:	f04f 33ff 	mov.w	r3, #4294967295
 8004616:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004618:	687b      	ldr	r3, [r7, #4]
}
 800461a:	4618      	mov	r0, r3
 800461c:	3708      	adds	r7, #8
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
 8004622:	bf00      	nop
 8004624:	20000208 	.word	0x20000208

08004628 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004628:	b580      	push	{r7, lr}
 800462a:	b08e      	sub	sp, #56	@ 0x38
 800462c:	af04      	add	r7, sp, #16
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004634:	2300      	movs	r3, #0
 8004636:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004638:	f3ef 8305 	mrs	r3, IPSR
 800463c:	617b      	str	r3, [r7, #20]
  return(result);
 800463e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004640:	2b00      	cmp	r3, #0
 8004642:	d17e      	bne.n	8004742 <osThreadNew+0x11a>
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d07b      	beq.n	8004742 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800464a:	2380      	movs	r3, #128	@ 0x80
 800464c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800464e:	2318      	movs	r3, #24
 8004650:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004652:	2300      	movs	r3, #0
 8004654:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004656:	f04f 33ff 	mov.w	r3, #4294967295
 800465a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d045      	beq.n	80046ee <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d002      	beq.n	8004670 <osThreadNew+0x48>
        name = attr->name;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	699b      	ldr	r3, [r3, #24]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d002      	beq.n	800467e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	699b      	ldr	r3, [r3, #24]
 800467c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d008      	beq.n	8004696 <osThreadNew+0x6e>
 8004684:	69fb      	ldr	r3, [r7, #28]
 8004686:	2b38      	cmp	r3, #56	@ 0x38
 8004688:	d805      	bhi.n	8004696 <osThreadNew+0x6e>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f003 0301 	and.w	r3, r3, #1
 8004692:	2b00      	cmp	r3, #0
 8004694:	d001      	beq.n	800469a <osThreadNew+0x72>
        return (NULL);
 8004696:	2300      	movs	r3, #0
 8004698:	e054      	b.n	8004744 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	695b      	ldr	r3, [r3, #20]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d003      	beq.n	80046aa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	695b      	ldr	r3, [r3, #20]
 80046a6:	089b      	lsrs	r3, r3, #2
 80046a8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00e      	beq.n	80046d0 <osThreadNew+0xa8>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	2ba7      	cmp	r3, #167	@ 0xa7
 80046b8:	d90a      	bls.n	80046d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d006      	beq.n	80046d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d002      	beq.n	80046d0 <osThreadNew+0xa8>
        mem = 1;
 80046ca:	2301      	movs	r3, #1
 80046cc:	61bb      	str	r3, [r7, #24]
 80046ce:	e010      	b.n	80046f2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d10c      	bne.n	80046f2 <osThreadNew+0xca>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d108      	bne.n	80046f2 <osThreadNew+0xca>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	691b      	ldr	r3, [r3, #16]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d104      	bne.n	80046f2 <osThreadNew+0xca>
          mem = 0;
 80046e8:	2300      	movs	r3, #0
 80046ea:	61bb      	str	r3, [r7, #24]
 80046ec:	e001      	b.n	80046f2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80046ee:	2300      	movs	r3, #0
 80046f0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d110      	bne.n	800471a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004700:	9202      	str	r2, [sp, #8]
 8004702:	9301      	str	r3, [sp, #4]
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	9300      	str	r3, [sp, #0]
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	6a3a      	ldr	r2, [r7, #32]
 800470c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800470e:	68f8      	ldr	r0, [r7, #12]
 8004710:	f001 fb82 	bl	8005e18 <xTaskCreateStatic>
 8004714:	4603      	mov	r3, r0
 8004716:	613b      	str	r3, [r7, #16]
 8004718:	e013      	b.n	8004742 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d110      	bne.n	8004742 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004720:	6a3b      	ldr	r3, [r7, #32]
 8004722:	b29a      	uxth	r2, r3
 8004724:	f107 0310 	add.w	r3, r7, #16
 8004728:	9301      	str	r3, [sp, #4]
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	9300      	str	r3, [sp, #0]
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	f001 fbd0 	bl	8005ed8 <xTaskCreate>
 8004738:	4603      	mov	r3, r0
 800473a:	2b01      	cmp	r3, #1
 800473c:	d001      	beq.n	8004742 <osThreadNew+0x11a>
            hTask = NULL;
 800473e:	2300      	movs	r3, #0
 8004740:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004742:	693b      	ldr	r3, [r7, #16]
}
 8004744:	4618      	mov	r0, r3
 8004746:	3728      	adds	r7, #40	@ 0x28
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}

0800474c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800474c:	b580      	push	{r7, lr}
 800474e:	b08a      	sub	sp, #40	@ 0x28
 8004750:	af02      	add	r7, sp, #8
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8004758:	2300      	movs	r3, #0
 800475a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800475c:	f3ef 8305 	mrs	r3, IPSR
 8004760:	613b      	str	r3, [r7, #16]
  return(result);
 8004762:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004764:	2b00      	cmp	r3, #0
 8004766:	d175      	bne.n	8004854 <osSemaphoreNew+0x108>
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d072      	beq.n	8004854 <osSemaphoreNew+0x108>
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	429a      	cmp	r2, r3
 8004774:	d86e      	bhi.n	8004854 <osSemaphoreNew+0x108>
    mem = -1;
 8004776:	f04f 33ff 	mov.w	r3, #4294967295
 800477a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d015      	beq.n	80047ae <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d006      	beq.n	8004798 <osSemaphoreNew+0x4c>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	2b4f      	cmp	r3, #79	@ 0x4f
 8004790:	d902      	bls.n	8004798 <osSemaphoreNew+0x4c>
        mem = 1;
 8004792:	2301      	movs	r3, #1
 8004794:	61bb      	str	r3, [r7, #24]
 8004796:	e00c      	b.n	80047b2 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d108      	bne.n	80047b2 <osSemaphoreNew+0x66>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d104      	bne.n	80047b2 <osSemaphoreNew+0x66>
          mem = 0;
 80047a8:	2300      	movs	r3, #0
 80047aa:	61bb      	str	r3, [r7, #24]
 80047ac:	e001      	b.n	80047b2 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80047ae:	2300      	movs	r3, #0
 80047b0:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80047b2:	69bb      	ldr	r3, [r7, #24]
 80047b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b8:	d04c      	beq.n	8004854 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d128      	bne.n	8004812 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d10a      	bne.n	80047dc <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	2203      	movs	r2, #3
 80047cc:	9200      	str	r2, [sp, #0]
 80047ce:	2200      	movs	r2, #0
 80047d0:	2100      	movs	r1, #0
 80047d2:	2001      	movs	r0, #1
 80047d4:	f000 fb5e 	bl	8004e94 <xQueueGenericCreateStatic>
 80047d8:	61f8      	str	r0, [r7, #28]
 80047da:	e005      	b.n	80047e8 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80047dc:	2203      	movs	r2, #3
 80047de:	2100      	movs	r1, #0
 80047e0:	2001      	movs	r0, #1
 80047e2:	f000 fbd4 	bl	8004f8e <xQueueGenericCreate>
 80047e6:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d022      	beq.n	8004834 <osSemaphoreNew+0xe8>
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d01f      	beq.n	8004834 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80047f4:	2300      	movs	r3, #0
 80047f6:	2200      	movs	r2, #0
 80047f8:	2100      	movs	r1, #0
 80047fa:	69f8      	ldr	r0, [r7, #28]
 80047fc:	f000 fc94 	bl	8005128 <xQueueGenericSend>
 8004800:	4603      	mov	r3, r0
 8004802:	2b01      	cmp	r3, #1
 8004804:	d016      	beq.n	8004834 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8004806:	69f8      	ldr	r0, [r7, #28]
 8004808:	f001 f932 	bl	8005a70 <vQueueDelete>
            hSemaphore = NULL;
 800480c:	2300      	movs	r3, #0
 800480e:	61fb      	str	r3, [r7, #28]
 8004810:	e010      	b.n	8004834 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8004812:	69bb      	ldr	r3, [r7, #24]
 8004814:	2b01      	cmp	r3, #1
 8004816:	d108      	bne.n	800482a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	461a      	mov	r2, r3
 800481e:	68b9      	ldr	r1, [r7, #8]
 8004820:	68f8      	ldr	r0, [r7, #12]
 8004822:	f000 fc12 	bl	800504a <xQueueCreateCountingSemaphoreStatic>
 8004826:	61f8      	str	r0, [r7, #28]
 8004828:	e004      	b.n	8004834 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800482a:	68b9      	ldr	r1, [r7, #8]
 800482c:	68f8      	ldr	r0, [r7, #12]
 800482e:	f000 fc45 	bl	80050bc <xQueueCreateCountingSemaphore>
 8004832:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8004834:	69fb      	ldr	r3, [r7, #28]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00c      	beq.n	8004854 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d003      	beq.n	8004848 <osSemaphoreNew+0xfc>
          name = attr->name;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	617b      	str	r3, [r7, #20]
 8004846:	e001      	b.n	800484c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8004848:	2300      	movs	r3, #0
 800484a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800484c:	6979      	ldr	r1, [r7, #20]
 800484e:	69f8      	ldr	r0, [r7, #28]
 8004850:	f001 fa5a 	bl	8005d08 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8004854:	69fb      	ldr	r3, [r7, #28]
}
 8004856:	4618      	mov	r0, r3
 8004858:	3720      	adds	r7, #32
 800485a:	46bd      	mov	sp, r7
 800485c:	bd80      	pop	{r7, pc}
	...

08004860 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8004860:	b580      	push	{r7, lr}
 8004862:	b086      	sub	sp, #24
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
 8004868:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800486e:	2300      	movs	r3, #0
 8004870:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d103      	bne.n	8004880 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8004878:	f06f 0303 	mvn.w	r3, #3
 800487c:	617b      	str	r3, [r7, #20]
 800487e:	e039      	b.n	80048f4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004880:	f3ef 8305 	mrs	r3, IPSR
 8004884:	60fb      	str	r3, [r7, #12]
  return(result);
 8004886:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004888:	2b00      	cmp	r3, #0
 800488a:	d022      	beq.n	80048d2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d003      	beq.n	800489a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8004892:	f06f 0303 	mvn.w	r3, #3
 8004896:	617b      	str	r3, [r7, #20]
 8004898:	e02c      	b.n	80048f4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800489a:	2300      	movs	r3, #0
 800489c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800489e:	f107 0308 	add.w	r3, r7, #8
 80048a2:	461a      	mov	r2, r3
 80048a4:	2100      	movs	r1, #0
 80048a6:	6938      	ldr	r0, [r7, #16]
 80048a8:	f001 f860 	bl	800596c <xQueueReceiveFromISR>
 80048ac:	4603      	mov	r3, r0
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d003      	beq.n	80048ba <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80048b2:	f06f 0302 	mvn.w	r3, #2
 80048b6:	617b      	str	r3, [r7, #20]
 80048b8:	e01c      	b.n	80048f4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80048ba:	68bb      	ldr	r3, [r7, #8]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d019      	beq.n	80048f4 <osSemaphoreAcquire+0x94>
 80048c0:	4b0f      	ldr	r3, [pc, #60]	@ (8004900 <osSemaphoreAcquire+0xa0>)
 80048c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048c6:	601a      	str	r2, [r3, #0]
 80048c8:	f3bf 8f4f 	dsb	sy
 80048cc:	f3bf 8f6f 	isb	sy
 80048d0:	e010      	b.n	80048f4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80048d2:	6839      	ldr	r1, [r7, #0]
 80048d4:	6938      	ldr	r0, [r7, #16]
 80048d6:	f000 ff39 	bl	800574c <xQueueSemaphoreTake>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d009      	beq.n	80048f4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d003      	beq.n	80048ee <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80048e6:	f06f 0301 	mvn.w	r3, #1
 80048ea:	617b      	str	r3, [r7, #20]
 80048ec:	e002      	b.n	80048f4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80048ee:	f06f 0302 	mvn.w	r3, #2
 80048f2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80048f4:	697b      	ldr	r3, [r7, #20]
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3718      	adds	r7, #24
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	e000ed04 	.word	0xe000ed04

08004904 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8004904:	b580      	push	{r7, lr}
 8004906:	b086      	sub	sp, #24
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8004910:	2300      	movs	r3, #0
 8004912:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d103      	bne.n	8004922 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800491a:	f06f 0303 	mvn.w	r3, #3
 800491e:	617b      	str	r3, [r7, #20]
 8004920:	e02c      	b.n	800497c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004922:	f3ef 8305 	mrs	r3, IPSR
 8004926:	60fb      	str	r3, [r7, #12]
  return(result);
 8004928:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800492a:	2b00      	cmp	r3, #0
 800492c:	d01a      	beq.n	8004964 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800492e:	2300      	movs	r3, #0
 8004930:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8004932:	f107 0308 	add.w	r3, r7, #8
 8004936:	4619      	mov	r1, r3
 8004938:	6938      	ldr	r0, [r7, #16]
 800493a:	f000 fd95 	bl	8005468 <xQueueGiveFromISR>
 800493e:	4603      	mov	r3, r0
 8004940:	2b01      	cmp	r3, #1
 8004942:	d003      	beq.n	800494c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8004944:	f06f 0302 	mvn.w	r3, #2
 8004948:	617b      	str	r3, [r7, #20]
 800494a:	e017      	b.n	800497c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d014      	beq.n	800497c <osSemaphoreRelease+0x78>
 8004952:	4b0d      	ldr	r3, [pc, #52]	@ (8004988 <osSemaphoreRelease+0x84>)
 8004954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004958:	601a      	str	r2, [r3, #0]
 800495a:	f3bf 8f4f 	dsb	sy
 800495e:	f3bf 8f6f 	isb	sy
 8004962:	e00b      	b.n	800497c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8004964:	2300      	movs	r3, #0
 8004966:	2200      	movs	r2, #0
 8004968:	2100      	movs	r1, #0
 800496a:	6938      	ldr	r0, [r7, #16]
 800496c:	f000 fbdc 	bl	8005128 <xQueueGenericSend>
 8004970:	4603      	mov	r3, r0
 8004972:	2b01      	cmp	r3, #1
 8004974:	d002      	beq.n	800497c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8004976:	f06f 0302 	mvn.w	r3, #2
 800497a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800497c:	697b      	ldr	r3, [r7, #20]
}
 800497e:	4618      	mov	r0, r3
 8004980:	3718      	adds	r7, #24
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	e000ed04 	.word	0xe000ed04

0800498c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800498c:	b580      	push	{r7, lr}
 800498e:	b08a      	sub	sp, #40	@ 0x28
 8004990:	af02      	add	r7, sp, #8
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004998:	2300      	movs	r3, #0
 800499a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800499c:	f3ef 8305 	mrs	r3, IPSR
 80049a0:	613b      	str	r3, [r7, #16]
  return(result);
 80049a2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d15f      	bne.n	8004a68 <osMessageQueueNew+0xdc>
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d05c      	beq.n	8004a68 <osMessageQueueNew+0xdc>
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d059      	beq.n	8004a68 <osMessageQueueNew+0xdc>
    mem = -1;
 80049b4:	f04f 33ff 	mov.w	r3, #4294967295
 80049b8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d029      	beq.n	8004a14 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d012      	beq.n	80049ee <osMessageQueueNew+0x62>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	2b4f      	cmp	r3, #79	@ 0x4f
 80049ce:	d90e      	bls.n	80049ee <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d00a      	beq.n	80049ee <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	695a      	ldr	r2, [r3, #20]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	68b9      	ldr	r1, [r7, #8]
 80049e0:	fb01 f303 	mul.w	r3, r1, r3
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d302      	bcc.n	80049ee <osMessageQueueNew+0x62>
        mem = 1;
 80049e8:	2301      	movs	r3, #1
 80049ea:	61bb      	str	r3, [r7, #24]
 80049ec:	e014      	b.n	8004a18 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d110      	bne.n	8004a18 <osMessageQueueNew+0x8c>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68db      	ldr	r3, [r3, #12]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d10c      	bne.n	8004a18 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d108      	bne.n	8004a18 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	695b      	ldr	r3, [r3, #20]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d104      	bne.n	8004a18 <osMessageQueueNew+0x8c>
          mem = 0;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	61bb      	str	r3, [r7, #24]
 8004a12:	e001      	b.n	8004a18 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8004a14:	2300      	movs	r3, #0
 8004a16:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004a18:	69bb      	ldr	r3, [r7, #24]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d10b      	bne.n	8004a36 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	691a      	ldr	r2, [r3, #16]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	2100      	movs	r1, #0
 8004a28:	9100      	str	r1, [sp, #0]
 8004a2a:	68b9      	ldr	r1, [r7, #8]
 8004a2c:	68f8      	ldr	r0, [r7, #12]
 8004a2e:	f000 fa31 	bl	8004e94 <xQueueGenericCreateStatic>
 8004a32:	61f8      	str	r0, [r7, #28]
 8004a34:	e008      	b.n	8004a48 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d105      	bne.n	8004a48 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	68b9      	ldr	r1, [r7, #8]
 8004a40:	68f8      	ldr	r0, [r7, #12]
 8004a42:	f000 faa4 	bl	8004f8e <xQueueGenericCreate>
 8004a46:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00c      	beq.n	8004a68 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d003      	beq.n	8004a5c <osMessageQueueNew+0xd0>
        name = attr->name;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	617b      	str	r3, [r7, #20]
 8004a5a:	e001      	b.n	8004a60 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8004a60:	6979      	ldr	r1, [r7, #20]
 8004a62:	69f8      	ldr	r0, [r7, #28]
 8004a64:	f001 f950 	bl	8005d08 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004a68:	69fb      	ldr	r3, [r7, #28]
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3720      	adds	r7, #32
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
	...

08004a74 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b088      	sub	sp, #32
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	603b      	str	r3, [r7, #0]
 8004a80:	4613      	mov	r3, r2
 8004a82:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a8c:	f3ef 8305 	mrs	r3, IPSR
 8004a90:	617b      	str	r3, [r7, #20]
  return(result);
 8004a92:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d028      	beq.n	8004aea <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004a98:	69bb      	ldr	r3, [r7, #24]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d005      	beq.n	8004aaa <osMessageQueuePut+0x36>
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d002      	beq.n	8004aaa <osMessageQueuePut+0x36>
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d003      	beq.n	8004ab2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8004aaa:	f06f 0303 	mvn.w	r3, #3
 8004aae:	61fb      	str	r3, [r7, #28]
 8004ab0:	e038      	b.n	8004b24 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004ab6:	f107 0210 	add.w	r2, r7, #16
 8004aba:	2300      	movs	r3, #0
 8004abc:	68b9      	ldr	r1, [r7, #8]
 8004abe:	69b8      	ldr	r0, [r7, #24]
 8004ac0:	f000 fc34 	bl	800532c <xQueueGenericSendFromISR>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d003      	beq.n	8004ad2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8004aca:	f06f 0302 	mvn.w	r3, #2
 8004ace:	61fb      	str	r3, [r7, #28]
 8004ad0:	e028      	b.n	8004b24 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8004ad2:	693b      	ldr	r3, [r7, #16]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d025      	beq.n	8004b24 <osMessageQueuePut+0xb0>
 8004ad8:	4b15      	ldr	r3, [pc, #84]	@ (8004b30 <osMessageQueuePut+0xbc>)
 8004ada:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ade:	601a      	str	r2, [r3, #0]
 8004ae0:	f3bf 8f4f 	dsb	sy
 8004ae4:	f3bf 8f6f 	isb	sy
 8004ae8:	e01c      	b.n	8004b24 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d002      	beq.n	8004af6 <osMessageQueuePut+0x82>
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d103      	bne.n	8004afe <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8004af6:	f06f 0303 	mvn.w	r3, #3
 8004afa:	61fb      	str	r3, [r7, #28]
 8004afc:	e012      	b.n	8004b24 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004afe:	2300      	movs	r3, #0
 8004b00:	683a      	ldr	r2, [r7, #0]
 8004b02:	68b9      	ldr	r1, [r7, #8]
 8004b04:	69b8      	ldr	r0, [r7, #24]
 8004b06:	f000 fb0f 	bl	8005128 <xQueueGenericSend>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d009      	beq.n	8004b24 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8004b16:	f06f 0301 	mvn.w	r3, #1
 8004b1a:	61fb      	str	r3, [r7, #28]
 8004b1c:	e002      	b.n	8004b24 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8004b1e:	f06f 0302 	mvn.w	r3, #2
 8004b22:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004b24:	69fb      	ldr	r3, [r7, #28]
}
 8004b26:	4618      	mov	r0, r3
 8004b28:	3720      	adds	r7, #32
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	e000ed04 	.word	0xe000ed04

08004b34 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b088      	sub	sp, #32
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	60b9      	str	r1, [r7, #8]
 8004b3e:	607a      	str	r2, [r7, #4]
 8004b40:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004b46:	2300      	movs	r3, #0
 8004b48:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b4a:	f3ef 8305 	mrs	r3, IPSR
 8004b4e:	617b      	str	r3, [r7, #20]
  return(result);
 8004b50:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d028      	beq.n	8004ba8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004b56:	69bb      	ldr	r3, [r7, #24]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d005      	beq.n	8004b68 <osMessageQueueGet+0x34>
 8004b5c:	68bb      	ldr	r3, [r7, #8]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d002      	beq.n	8004b68 <osMessageQueueGet+0x34>
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d003      	beq.n	8004b70 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8004b68:	f06f 0303 	mvn.w	r3, #3
 8004b6c:	61fb      	str	r3, [r7, #28]
 8004b6e:	e037      	b.n	8004be0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8004b70:	2300      	movs	r3, #0
 8004b72:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004b74:	f107 0310 	add.w	r3, r7, #16
 8004b78:	461a      	mov	r2, r3
 8004b7a:	68b9      	ldr	r1, [r7, #8]
 8004b7c:	69b8      	ldr	r0, [r7, #24]
 8004b7e:	f000 fef5 	bl	800596c <xQueueReceiveFromISR>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d003      	beq.n	8004b90 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8004b88:	f06f 0302 	mvn.w	r3, #2
 8004b8c:	61fb      	str	r3, [r7, #28]
 8004b8e:	e027      	b.n	8004be0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d024      	beq.n	8004be0 <osMessageQueueGet+0xac>
 8004b96:	4b15      	ldr	r3, [pc, #84]	@ (8004bec <osMessageQueueGet+0xb8>)
 8004b98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b9c:	601a      	str	r2, [r3, #0]
 8004b9e:	f3bf 8f4f 	dsb	sy
 8004ba2:	f3bf 8f6f 	isb	sy
 8004ba6:	e01b      	b.n	8004be0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d002      	beq.n	8004bb4 <osMessageQueueGet+0x80>
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d103      	bne.n	8004bbc <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8004bb4:	f06f 0303 	mvn.w	r3, #3
 8004bb8:	61fb      	str	r3, [r7, #28]
 8004bba:	e011      	b.n	8004be0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004bbc:	683a      	ldr	r2, [r7, #0]
 8004bbe:	68b9      	ldr	r1, [r7, #8]
 8004bc0:	69b8      	ldr	r0, [r7, #24]
 8004bc2:	f000 fce1 	bl	8005588 <xQueueReceive>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d009      	beq.n	8004be0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d003      	beq.n	8004bda <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8004bd2:	f06f 0301 	mvn.w	r3, #1
 8004bd6:	61fb      	str	r3, [r7, #28]
 8004bd8:	e002      	b.n	8004be0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8004bda:	f06f 0302 	mvn.w	r3, #2
 8004bde:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004be0:	69fb      	ldr	r3, [r7, #28]
}
 8004be2:	4618      	mov	r0, r3
 8004be4:	3720      	adds	r7, #32
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	e000ed04 	.word	0xe000ed04

08004bf0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004bf0:	b480      	push	{r7}
 8004bf2:	b085      	sub	sp, #20
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	4a07      	ldr	r2, [pc, #28]	@ (8004c1c <vApplicationGetIdleTaskMemory+0x2c>)
 8004c00:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	4a06      	ldr	r2, [pc, #24]	@ (8004c20 <vApplicationGetIdleTaskMemory+0x30>)
 8004c06:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2280      	movs	r2, #128	@ 0x80
 8004c0c:	601a      	str	r2, [r3, #0]
}
 8004c0e:	bf00      	nop
 8004c10:	3714      	adds	r7, #20
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	2000020c 	.word	0x2000020c
 8004c20:	200002b4 	.word	0x200002b4

08004c24 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004c24:	b480      	push	{r7}
 8004c26:	b085      	sub	sp, #20
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	60b9      	str	r1, [r7, #8]
 8004c2e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	4a07      	ldr	r2, [pc, #28]	@ (8004c50 <vApplicationGetTimerTaskMemory+0x2c>)
 8004c34:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	4a06      	ldr	r2, [pc, #24]	@ (8004c54 <vApplicationGetTimerTaskMemory+0x30>)
 8004c3a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c42:	601a      	str	r2, [r3, #0]
}
 8004c44:	bf00      	nop
 8004c46:	3714      	adds	r7, #20
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4e:	4770      	bx	lr
 8004c50:	200004b4 	.word	0x200004b4
 8004c54:	2000055c 	.word	0x2000055c

08004c58 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b083      	sub	sp, #12
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	f103 0208 	add.w	r2, r3, #8
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8004c70:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	f103 0208 	add.w	r2, r3, #8
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f103 0208 	add.w	r2, r3, #8
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004ca6:	bf00      	nop
 8004ca8:	370c      	adds	r7, #12
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr

08004cb2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004cb2:	b480      	push	{r7}
 8004cb4:	b085      	sub	sp, #20
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	6078      	str	r0, [r7, #4]
 8004cba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	685b      	ldr	r3, [r3, #4]
 8004cc0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	68fa      	ldr	r2, [r7, #12]
 8004cc6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	689a      	ldr	r2, [r3, #8]
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	683a      	ldr	r2, [r7, #0]
 8004cd6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	683a      	ldr	r2, [r7, #0]
 8004cdc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	687a      	ldr	r2, [r7, #4]
 8004ce2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	1c5a      	adds	r2, r3, #1
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	601a      	str	r2, [r3, #0]
}
 8004cee:	bf00      	nop
 8004cf0:	3714      	adds	r7, #20
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr

08004cfa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004cfa:	b480      	push	{r7}
 8004cfc:	b085      	sub	sp, #20
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
 8004d02:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d10:	d103      	bne.n	8004d1a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	691b      	ldr	r3, [r3, #16]
 8004d16:	60fb      	str	r3, [r7, #12]
 8004d18:	e00c      	b.n	8004d34 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	3308      	adds	r3, #8
 8004d1e:	60fb      	str	r3, [r7, #12]
 8004d20:	e002      	b.n	8004d28 <vListInsert+0x2e>
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	60fb      	str	r3, [r7, #12]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	68ba      	ldr	r2, [r7, #8]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d2f6      	bcs.n	8004d22 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	685a      	ldr	r2, [r3, #4]
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	683a      	ldr	r2, [r7, #0]
 8004d42:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	68fa      	ldr	r2, [r7, #12]
 8004d48:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	683a      	ldr	r2, [r7, #0]
 8004d4e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	1c5a      	adds	r2, r3, #1
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	601a      	str	r2, [r3, #0]
}
 8004d60:	bf00      	nop
 8004d62:	3714      	adds	r7, #20
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	691b      	ldr	r3, [r3, #16]
 8004d78:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	6892      	ldr	r2, [r2, #8]
 8004d82:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	6852      	ldr	r2, [r2, #4]
 8004d8c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d103      	bne.n	8004da0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689a      	ldr	r2, [r3, #8]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	1e5a      	subs	r2, r3, #1
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3714      	adds	r7, #20
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d10b      	bne.n	8004dec <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dd8:	f383 8811 	msr	BASEPRI, r3
 8004ddc:	f3bf 8f6f 	isb	sy
 8004de0:	f3bf 8f4f 	dsb	sy
 8004de4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004de6:	bf00      	nop
 8004de8:	bf00      	nop
 8004dea:	e7fd      	b.n	8004de8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004dec:	f002 fca4 	bl	8007738 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004df8:	68f9      	ldr	r1, [r7, #12]
 8004dfa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004dfc:	fb01 f303 	mul.w	r3, r1, r3
 8004e00:	441a      	add	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681a      	ldr	r2, [r3, #0]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e1c:	3b01      	subs	r3, #1
 8004e1e:	68f9      	ldr	r1, [r7, #12]
 8004e20:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004e22:	fb01 f303 	mul.w	r3, r1, r3
 8004e26:	441a      	add	r2, r3
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	22ff      	movs	r2, #255	@ 0xff
 8004e30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	22ff      	movs	r2, #255	@ 0xff
 8004e38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d114      	bne.n	8004e6c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	691b      	ldr	r3, [r3, #16]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d01a      	beq.n	8004e80 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	3310      	adds	r3, #16
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f001 fc3e 	bl	80066d0 <xTaskRemoveFromEventList>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d012      	beq.n	8004e80 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8004e90 <xQueueGenericReset+0xd0>)
 8004e5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e60:	601a      	str	r2, [r3, #0]
 8004e62:	f3bf 8f4f 	dsb	sy
 8004e66:	f3bf 8f6f 	isb	sy
 8004e6a:	e009      	b.n	8004e80 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	3310      	adds	r3, #16
 8004e70:	4618      	mov	r0, r3
 8004e72:	f7ff fef1 	bl	8004c58 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	3324      	adds	r3, #36	@ 0x24
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f7ff feec 	bl	8004c58 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004e80:	f002 fc8c 	bl	800779c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004e84:	2301      	movs	r3, #1
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3710      	adds	r7, #16
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	e000ed04 	.word	0xe000ed04

08004e94 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b08e      	sub	sp, #56	@ 0x38
 8004e98:	af02      	add	r7, sp, #8
 8004e9a:	60f8      	str	r0, [r7, #12]
 8004e9c:	60b9      	str	r1, [r7, #8]
 8004e9e:	607a      	str	r2, [r7, #4]
 8004ea0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d10b      	bne.n	8004ec0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eac:	f383 8811 	msr	BASEPRI, r3
 8004eb0:	f3bf 8f6f 	isb	sy
 8004eb4:	f3bf 8f4f 	dsb	sy
 8004eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004eba:	bf00      	nop
 8004ebc:	bf00      	nop
 8004ebe:	e7fd      	b.n	8004ebc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d10b      	bne.n	8004ede <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eca:	f383 8811 	msr	BASEPRI, r3
 8004ece:	f3bf 8f6f 	isb	sy
 8004ed2:	f3bf 8f4f 	dsb	sy
 8004ed6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004ed8:	bf00      	nop
 8004eda:	bf00      	nop
 8004edc:	e7fd      	b.n	8004eda <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d002      	beq.n	8004eea <xQueueGenericCreateStatic+0x56>
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d001      	beq.n	8004eee <xQueueGenericCreateStatic+0x5a>
 8004eea:	2301      	movs	r3, #1
 8004eec:	e000      	b.n	8004ef0 <xQueueGenericCreateStatic+0x5c>
 8004eee:	2300      	movs	r3, #0
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d10b      	bne.n	8004f0c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef8:	f383 8811 	msr	BASEPRI, r3
 8004efc:	f3bf 8f6f 	isb	sy
 8004f00:	f3bf 8f4f 	dsb	sy
 8004f04:	623b      	str	r3, [r7, #32]
}
 8004f06:	bf00      	nop
 8004f08:	bf00      	nop
 8004f0a:	e7fd      	b.n	8004f08 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d102      	bne.n	8004f18 <xQueueGenericCreateStatic+0x84>
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <xQueueGenericCreateStatic+0x88>
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e000      	b.n	8004f1e <xQueueGenericCreateStatic+0x8a>
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d10b      	bne.n	8004f3a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f26:	f383 8811 	msr	BASEPRI, r3
 8004f2a:	f3bf 8f6f 	isb	sy
 8004f2e:	f3bf 8f4f 	dsb	sy
 8004f32:	61fb      	str	r3, [r7, #28]
}
 8004f34:	bf00      	nop
 8004f36:	bf00      	nop
 8004f38:	e7fd      	b.n	8004f36 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004f3a:	2350      	movs	r3, #80	@ 0x50
 8004f3c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	2b50      	cmp	r3, #80	@ 0x50
 8004f42:	d00b      	beq.n	8004f5c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f48:	f383 8811 	msr	BASEPRI, r3
 8004f4c:	f3bf 8f6f 	isb	sy
 8004f50:	f3bf 8f4f 	dsb	sy
 8004f54:	61bb      	str	r3, [r7, #24]
}
 8004f56:	bf00      	nop
 8004f58:	bf00      	nop
 8004f5a:	e7fd      	b.n	8004f58 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004f5c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004f62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d00d      	beq.n	8004f84 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f70:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f76:	9300      	str	r3, [sp, #0]
 8004f78:	4613      	mov	r3, r2
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	68b9      	ldr	r1, [r7, #8]
 8004f7e:	68f8      	ldr	r0, [r7, #12]
 8004f80:	f000 f840 	bl	8005004 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3730      	adds	r7, #48	@ 0x30
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}

08004f8e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004f8e:	b580      	push	{r7, lr}
 8004f90:	b08a      	sub	sp, #40	@ 0x28
 8004f92:	af02      	add	r7, sp, #8
 8004f94:	60f8      	str	r0, [r7, #12]
 8004f96:	60b9      	str	r1, [r7, #8]
 8004f98:	4613      	mov	r3, r2
 8004f9a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d10b      	bne.n	8004fba <xQueueGenericCreate+0x2c>
	__asm volatile
 8004fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fa6:	f383 8811 	msr	BASEPRI, r3
 8004faa:	f3bf 8f6f 	isb	sy
 8004fae:	f3bf 8f4f 	dsb	sy
 8004fb2:	613b      	str	r3, [r7, #16]
}
 8004fb4:	bf00      	nop
 8004fb6:	bf00      	nop
 8004fb8:	e7fd      	b.n	8004fb6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	fb02 f303 	mul.w	r3, r2, r3
 8004fc2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004fc4:	69fb      	ldr	r3, [r7, #28]
 8004fc6:	3350      	adds	r3, #80	@ 0x50
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f002 fcd7 	bl	800797c <pvPortMalloc>
 8004fce:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d011      	beq.n	8004ffa <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004fda:	697b      	ldr	r3, [r7, #20]
 8004fdc:	3350      	adds	r3, #80	@ 0x50
 8004fde:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004fe8:	79fa      	ldrb	r2, [r7, #7]
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	9300      	str	r3, [sp, #0]
 8004fee:	4613      	mov	r3, r2
 8004ff0:	697a      	ldr	r2, [r7, #20]
 8004ff2:	68b9      	ldr	r1, [r7, #8]
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f000 f805 	bl	8005004 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004ffa:	69bb      	ldr	r3, [r7, #24]
	}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	3720      	adds	r7, #32
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b084      	sub	sp, #16
 8005008:	af00      	add	r7, sp, #0
 800500a:	60f8      	str	r0, [r7, #12]
 800500c:	60b9      	str	r1, [r7, #8]
 800500e:	607a      	str	r2, [r7, #4]
 8005010:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d103      	bne.n	8005020 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	69ba      	ldr	r2, [r7, #24]
 800501c:	601a      	str	r2, [r3, #0]
 800501e:	e002      	b.n	8005026 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	68fa      	ldr	r2, [r7, #12]
 800502a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	68ba      	ldr	r2, [r7, #8]
 8005030:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005032:	2101      	movs	r1, #1
 8005034:	69b8      	ldr	r0, [r7, #24]
 8005036:	f7ff fec3 	bl	8004dc0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800503a:	69bb      	ldr	r3, [r7, #24]
 800503c:	78fa      	ldrb	r2, [r7, #3]
 800503e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005042:	bf00      	nop
 8005044:	3710      	adds	r7, #16
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}

0800504a <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800504a:	b580      	push	{r7, lr}
 800504c:	b08a      	sub	sp, #40	@ 0x28
 800504e:	af02      	add	r7, sp, #8
 8005050:	60f8      	str	r0, [r7, #12]
 8005052:	60b9      	str	r1, [r7, #8]
 8005054:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d10b      	bne.n	8005074 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800505c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005060:	f383 8811 	msr	BASEPRI, r3
 8005064:	f3bf 8f6f 	isb	sy
 8005068:	f3bf 8f4f 	dsb	sy
 800506c:	61bb      	str	r3, [r7, #24]
}
 800506e:	bf00      	nop
 8005070:	bf00      	nop
 8005072:	e7fd      	b.n	8005070 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005074:	68ba      	ldr	r2, [r7, #8]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	429a      	cmp	r2, r3
 800507a:	d90b      	bls.n	8005094 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800507c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005080:	f383 8811 	msr	BASEPRI, r3
 8005084:	f3bf 8f6f 	isb	sy
 8005088:	f3bf 8f4f 	dsb	sy
 800508c:	617b      	str	r3, [r7, #20]
}
 800508e:	bf00      	nop
 8005090:	bf00      	nop
 8005092:	e7fd      	b.n	8005090 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005094:	2302      	movs	r3, #2
 8005096:	9300      	str	r3, [sp, #0]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	2100      	movs	r1, #0
 800509e:	68f8      	ldr	r0, [r7, #12]
 80050a0:	f7ff fef8 	bl	8004e94 <xQueueGenericCreateStatic>
 80050a4:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d002      	beq.n	80050b2 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80050ac:	69fb      	ldr	r3, [r7, #28]
 80050ae:	68ba      	ldr	r2, [r7, #8]
 80050b0:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80050b2:	69fb      	ldr	r3, [r7, #28]
	}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3720      	adds	r7, #32
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b086      	sub	sp, #24
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d10b      	bne.n	80050e4 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80050cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d0:	f383 8811 	msr	BASEPRI, r3
 80050d4:	f3bf 8f6f 	isb	sy
 80050d8:	f3bf 8f4f 	dsb	sy
 80050dc:	613b      	str	r3, [r7, #16]
}
 80050de:	bf00      	nop
 80050e0:	bf00      	nop
 80050e2:	e7fd      	b.n	80050e0 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80050e4:	683a      	ldr	r2, [r7, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d90b      	bls.n	8005104 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80050ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f0:	f383 8811 	msr	BASEPRI, r3
 80050f4:	f3bf 8f6f 	isb	sy
 80050f8:	f3bf 8f4f 	dsb	sy
 80050fc:	60fb      	str	r3, [r7, #12]
}
 80050fe:	bf00      	nop
 8005100:	bf00      	nop
 8005102:	e7fd      	b.n	8005100 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005104:	2202      	movs	r2, #2
 8005106:	2100      	movs	r1, #0
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f7ff ff40 	bl	8004f8e <xQueueGenericCreate>
 800510e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d002      	beq.n	800511c <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	683a      	ldr	r2, [r7, #0]
 800511a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800511c:	697b      	ldr	r3, [r7, #20]
	}
 800511e:	4618      	mov	r0, r3
 8005120:	3718      	adds	r7, #24
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}
	...

08005128 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b08e      	sub	sp, #56	@ 0x38
 800512c:	af00      	add	r7, sp, #0
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
 8005134:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005136:	2300      	movs	r3, #0
 8005138:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800513e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005140:	2b00      	cmp	r3, #0
 8005142:	d10b      	bne.n	800515c <xQueueGenericSend+0x34>
	__asm volatile
 8005144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005148:	f383 8811 	msr	BASEPRI, r3
 800514c:	f3bf 8f6f 	isb	sy
 8005150:	f3bf 8f4f 	dsb	sy
 8005154:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005156:	bf00      	nop
 8005158:	bf00      	nop
 800515a:	e7fd      	b.n	8005158 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d103      	bne.n	800516a <xQueueGenericSend+0x42>
 8005162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005166:	2b00      	cmp	r3, #0
 8005168:	d101      	bne.n	800516e <xQueueGenericSend+0x46>
 800516a:	2301      	movs	r3, #1
 800516c:	e000      	b.n	8005170 <xQueueGenericSend+0x48>
 800516e:	2300      	movs	r3, #0
 8005170:	2b00      	cmp	r3, #0
 8005172:	d10b      	bne.n	800518c <xQueueGenericSend+0x64>
	__asm volatile
 8005174:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005178:	f383 8811 	msr	BASEPRI, r3
 800517c:	f3bf 8f6f 	isb	sy
 8005180:	f3bf 8f4f 	dsb	sy
 8005184:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005186:	bf00      	nop
 8005188:	bf00      	nop
 800518a:	e7fd      	b.n	8005188 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	2b02      	cmp	r3, #2
 8005190:	d103      	bne.n	800519a <xQueueGenericSend+0x72>
 8005192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005194:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005196:	2b01      	cmp	r3, #1
 8005198:	d101      	bne.n	800519e <xQueueGenericSend+0x76>
 800519a:	2301      	movs	r3, #1
 800519c:	e000      	b.n	80051a0 <xQueueGenericSend+0x78>
 800519e:	2300      	movs	r3, #0
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d10b      	bne.n	80051bc <xQueueGenericSend+0x94>
	__asm volatile
 80051a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051a8:	f383 8811 	msr	BASEPRI, r3
 80051ac:	f3bf 8f6f 	isb	sy
 80051b0:	f3bf 8f4f 	dsb	sy
 80051b4:	623b      	str	r3, [r7, #32]
}
 80051b6:	bf00      	nop
 80051b8:	bf00      	nop
 80051ba:	e7fd      	b.n	80051b8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051bc:	f001 fc4e 	bl	8006a5c <xTaskGetSchedulerState>
 80051c0:	4603      	mov	r3, r0
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d102      	bne.n	80051cc <xQueueGenericSend+0xa4>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d101      	bne.n	80051d0 <xQueueGenericSend+0xa8>
 80051cc:	2301      	movs	r3, #1
 80051ce:	e000      	b.n	80051d2 <xQueueGenericSend+0xaa>
 80051d0:	2300      	movs	r3, #0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d10b      	bne.n	80051ee <xQueueGenericSend+0xc6>
	__asm volatile
 80051d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051da:	f383 8811 	msr	BASEPRI, r3
 80051de:	f3bf 8f6f 	isb	sy
 80051e2:	f3bf 8f4f 	dsb	sy
 80051e6:	61fb      	str	r3, [r7, #28]
}
 80051e8:	bf00      	nop
 80051ea:	bf00      	nop
 80051ec:	e7fd      	b.n	80051ea <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80051ee:	f002 faa3 	bl	8007738 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80051f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80051f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d302      	bcc.n	8005204 <xQueueGenericSend+0xdc>
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	2b02      	cmp	r3, #2
 8005202:	d129      	bne.n	8005258 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005204:	683a      	ldr	r2, [r7, #0]
 8005206:	68b9      	ldr	r1, [r7, #8]
 8005208:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800520a:	f000 fc6d 	bl	8005ae8 <prvCopyDataToQueue>
 800520e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005214:	2b00      	cmp	r3, #0
 8005216:	d010      	beq.n	800523a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800521a:	3324      	adds	r3, #36	@ 0x24
 800521c:	4618      	mov	r0, r3
 800521e:	f001 fa57 	bl	80066d0 <xTaskRemoveFromEventList>
 8005222:	4603      	mov	r3, r0
 8005224:	2b00      	cmp	r3, #0
 8005226:	d013      	beq.n	8005250 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005228:	4b3f      	ldr	r3, [pc, #252]	@ (8005328 <xQueueGenericSend+0x200>)
 800522a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800522e:	601a      	str	r2, [r3, #0]
 8005230:	f3bf 8f4f 	dsb	sy
 8005234:	f3bf 8f6f 	isb	sy
 8005238:	e00a      	b.n	8005250 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800523a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800523c:	2b00      	cmp	r3, #0
 800523e:	d007      	beq.n	8005250 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005240:	4b39      	ldr	r3, [pc, #228]	@ (8005328 <xQueueGenericSend+0x200>)
 8005242:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005246:	601a      	str	r2, [r3, #0]
 8005248:	f3bf 8f4f 	dsb	sy
 800524c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005250:	f002 faa4 	bl	800779c <vPortExitCritical>
				return pdPASS;
 8005254:	2301      	movs	r3, #1
 8005256:	e063      	b.n	8005320 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d103      	bne.n	8005266 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800525e:	f002 fa9d 	bl	800779c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005262:	2300      	movs	r3, #0
 8005264:	e05c      	b.n	8005320 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005268:	2b00      	cmp	r3, #0
 800526a:	d106      	bne.n	800527a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800526c:	f107 0314 	add.w	r3, r7, #20
 8005270:	4618      	mov	r0, r3
 8005272:	f001 fa91 	bl	8006798 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005276:	2301      	movs	r3, #1
 8005278:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800527a:	f002 fa8f 	bl	800779c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800527e:	f000 fff9 	bl	8006274 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005282:	f002 fa59 	bl	8007738 <vPortEnterCritical>
 8005286:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005288:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800528c:	b25b      	sxtb	r3, r3
 800528e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005292:	d103      	bne.n	800529c <xQueueGenericSend+0x174>
 8005294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005296:	2200      	movs	r2, #0
 8005298:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800529c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800529e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052a2:	b25b      	sxtb	r3, r3
 80052a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a8:	d103      	bne.n	80052b2 <xQueueGenericSend+0x18a>
 80052aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ac:	2200      	movs	r2, #0
 80052ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80052b2:	f002 fa73 	bl	800779c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052b6:	1d3a      	adds	r2, r7, #4
 80052b8:	f107 0314 	add.w	r3, r7, #20
 80052bc:	4611      	mov	r1, r2
 80052be:	4618      	mov	r0, r3
 80052c0:	f001 fa80 	bl	80067c4 <xTaskCheckForTimeOut>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d124      	bne.n	8005314 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80052ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052cc:	f000 fd04 	bl	8005cd8 <prvIsQueueFull>
 80052d0:	4603      	mov	r3, r0
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d018      	beq.n	8005308 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80052d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d8:	3310      	adds	r3, #16
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	4611      	mov	r1, r2
 80052de:	4618      	mov	r0, r3
 80052e0:	f001 f9a4 	bl	800662c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80052e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052e6:	f000 fc8f 	bl	8005c08 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80052ea:	f000 ffd1 	bl	8006290 <xTaskResumeAll>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	f47f af7c 	bne.w	80051ee <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80052f6:	4b0c      	ldr	r3, [pc, #48]	@ (8005328 <xQueueGenericSend+0x200>)
 80052f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052fc:	601a      	str	r2, [r3, #0]
 80052fe:	f3bf 8f4f 	dsb	sy
 8005302:	f3bf 8f6f 	isb	sy
 8005306:	e772      	b.n	80051ee <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005308:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800530a:	f000 fc7d 	bl	8005c08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800530e:	f000 ffbf 	bl	8006290 <xTaskResumeAll>
 8005312:	e76c      	b.n	80051ee <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005314:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005316:	f000 fc77 	bl	8005c08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800531a:	f000 ffb9 	bl	8006290 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800531e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005320:	4618      	mov	r0, r3
 8005322:	3738      	adds	r7, #56	@ 0x38
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	e000ed04 	.word	0xe000ed04

0800532c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b090      	sub	sp, #64	@ 0x40
 8005330:	af00      	add	r7, sp, #0
 8005332:	60f8      	str	r0, [r7, #12]
 8005334:	60b9      	str	r1, [r7, #8]
 8005336:	607a      	str	r2, [r7, #4]
 8005338:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800533e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005340:	2b00      	cmp	r3, #0
 8005342:	d10b      	bne.n	800535c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005348:	f383 8811 	msr	BASEPRI, r3
 800534c:	f3bf 8f6f 	isb	sy
 8005350:	f3bf 8f4f 	dsb	sy
 8005354:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005356:	bf00      	nop
 8005358:	bf00      	nop
 800535a:	e7fd      	b.n	8005358 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d103      	bne.n	800536a <xQueueGenericSendFromISR+0x3e>
 8005362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005366:	2b00      	cmp	r3, #0
 8005368:	d101      	bne.n	800536e <xQueueGenericSendFromISR+0x42>
 800536a:	2301      	movs	r3, #1
 800536c:	e000      	b.n	8005370 <xQueueGenericSendFromISR+0x44>
 800536e:	2300      	movs	r3, #0
 8005370:	2b00      	cmp	r3, #0
 8005372:	d10b      	bne.n	800538c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005378:	f383 8811 	msr	BASEPRI, r3
 800537c:	f3bf 8f6f 	isb	sy
 8005380:	f3bf 8f4f 	dsb	sy
 8005384:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005386:	bf00      	nop
 8005388:	bf00      	nop
 800538a:	e7fd      	b.n	8005388 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	2b02      	cmp	r3, #2
 8005390:	d103      	bne.n	800539a <xQueueGenericSendFromISR+0x6e>
 8005392:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005396:	2b01      	cmp	r3, #1
 8005398:	d101      	bne.n	800539e <xQueueGenericSendFromISR+0x72>
 800539a:	2301      	movs	r3, #1
 800539c:	e000      	b.n	80053a0 <xQueueGenericSendFromISR+0x74>
 800539e:	2300      	movs	r3, #0
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d10b      	bne.n	80053bc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80053a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053a8:	f383 8811 	msr	BASEPRI, r3
 80053ac:	f3bf 8f6f 	isb	sy
 80053b0:	f3bf 8f4f 	dsb	sy
 80053b4:	623b      	str	r3, [r7, #32]
}
 80053b6:	bf00      	nop
 80053b8:	bf00      	nop
 80053ba:	e7fd      	b.n	80053b8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80053bc:	f002 fa9c 	bl	80078f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80053c0:	f3ef 8211 	mrs	r2, BASEPRI
 80053c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053c8:	f383 8811 	msr	BASEPRI, r3
 80053cc:	f3bf 8f6f 	isb	sy
 80053d0:	f3bf 8f4f 	dsb	sy
 80053d4:	61fa      	str	r2, [r7, #28]
 80053d6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80053d8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80053da:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80053dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d302      	bcc.n	80053ee <xQueueGenericSendFromISR+0xc2>
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	2b02      	cmp	r3, #2
 80053ec:	d12f      	bne.n	800544e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80053ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053f4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80053fe:	683a      	ldr	r2, [r7, #0]
 8005400:	68b9      	ldr	r1, [r7, #8]
 8005402:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005404:	f000 fb70 	bl	8005ae8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005408:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800540c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005410:	d112      	bne.n	8005438 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005416:	2b00      	cmp	r3, #0
 8005418:	d016      	beq.n	8005448 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800541a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800541c:	3324      	adds	r3, #36	@ 0x24
 800541e:	4618      	mov	r0, r3
 8005420:	f001 f956 	bl	80066d0 <xTaskRemoveFromEventList>
 8005424:	4603      	mov	r3, r0
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00e      	beq.n	8005448 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d00b      	beq.n	8005448 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2201      	movs	r2, #1
 8005434:	601a      	str	r2, [r3, #0]
 8005436:	e007      	b.n	8005448 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005438:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800543c:	3301      	adds	r3, #1
 800543e:	b2db      	uxtb	r3, r3
 8005440:	b25a      	sxtb	r2, r3
 8005442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005444:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005448:	2301      	movs	r3, #1
 800544a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800544c:	e001      	b.n	8005452 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800544e:	2300      	movs	r3, #0
 8005450:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005454:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800545c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800545e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005460:	4618      	mov	r0, r3
 8005462:	3740      	adds	r7, #64	@ 0x40
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}

08005468 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b08e      	sub	sp, #56	@ 0x38
 800546c:	af00      	add	r7, sp, #0
 800546e:	6078      	str	r0, [r7, #4]
 8005470:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005478:	2b00      	cmp	r3, #0
 800547a:	d10b      	bne.n	8005494 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800547c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005480:	f383 8811 	msr	BASEPRI, r3
 8005484:	f3bf 8f6f 	isb	sy
 8005488:	f3bf 8f4f 	dsb	sy
 800548c:	623b      	str	r3, [r7, #32]
}
 800548e:	bf00      	nop
 8005490:	bf00      	nop
 8005492:	e7fd      	b.n	8005490 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005498:	2b00      	cmp	r3, #0
 800549a:	d00b      	beq.n	80054b4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800549c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054a0:	f383 8811 	msr	BASEPRI, r3
 80054a4:	f3bf 8f6f 	isb	sy
 80054a8:	f3bf 8f4f 	dsb	sy
 80054ac:	61fb      	str	r3, [r7, #28]
}
 80054ae:	bf00      	nop
 80054b0:	bf00      	nop
 80054b2:	e7fd      	b.n	80054b0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80054b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d103      	bne.n	80054c4 <xQueueGiveFromISR+0x5c>
 80054bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d101      	bne.n	80054c8 <xQueueGiveFromISR+0x60>
 80054c4:	2301      	movs	r3, #1
 80054c6:	e000      	b.n	80054ca <xQueueGiveFromISR+0x62>
 80054c8:	2300      	movs	r3, #0
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10b      	bne.n	80054e6 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80054ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d2:	f383 8811 	msr	BASEPRI, r3
 80054d6:	f3bf 8f6f 	isb	sy
 80054da:	f3bf 8f4f 	dsb	sy
 80054de:	61bb      	str	r3, [r7, #24]
}
 80054e0:	bf00      	nop
 80054e2:	bf00      	nop
 80054e4:	e7fd      	b.n	80054e2 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80054e6:	f002 fa07 	bl	80078f8 <vPortValidateInterruptPriority>
	__asm volatile
 80054ea:	f3ef 8211 	mrs	r2, BASEPRI
 80054ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054f2:	f383 8811 	msr	BASEPRI, r3
 80054f6:	f3bf 8f6f 	isb	sy
 80054fa:	f3bf 8f4f 	dsb	sy
 80054fe:	617a      	str	r2, [r7, #20]
 8005500:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005502:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005504:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800550a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800550c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800550e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005510:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005512:	429a      	cmp	r2, r3
 8005514:	d22b      	bcs.n	800556e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005518:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800551c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005520:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005522:	1c5a      	adds	r2, r3, #1
 8005524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005526:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005528:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800552c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005530:	d112      	bne.n	8005558 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005536:	2b00      	cmp	r3, #0
 8005538:	d016      	beq.n	8005568 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800553a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800553c:	3324      	adds	r3, #36	@ 0x24
 800553e:	4618      	mov	r0, r3
 8005540:	f001 f8c6 	bl	80066d0 <xTaskRemoveFromEventList>
 8005544:	4603      	mov	r3, r0
 8005546:	2b00      	cmp	r3, #0
 8005548:	d00e      	beq.n	8005568 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d00b      	beq.n	8005568 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	2201      	movs	r2, #1
 8005554:	601a      	str	r2, [r3, #0]
 8005556:	e007      	b.n	8005568 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005558:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800555c:	3301      	adds	r3, #1
 800555e:	b2db      	uxtb	r3, r3
 8005560:	b25a      	sxtb	r2, r3
 8005562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005564:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005568:	2301      	movs	r3, #1
 800556a:	637b      	str	r3, [r7, #52]	@ 0x34
 800556c:	e001      	b.n	8005572 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800556e:	2300      	movs	r3, #0
 8005570:	637b      	str	r3, [r7, #52]	@ 0x34
 8005572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005574:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f383 8811 	msr	BASEPRI, r3
}
 800557c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800557e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005580:	4618      	mov	r0, r3
 8005582:	3738      	adds	r7, #56	@ 0x38
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}

08005588 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b08c      	sub	sp, #48	@ 0x30
 800558c:	af00      	add	r7, sp, #0
 800558e:	60f8      	str	r0, [r7, #12]
 8005590:	60b9      	str	r1, [r7, #8]
 8005592:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005594:	2300      	movs	r3, #0
 8005596:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800559c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d10b      	bne.n	80055ba <xQueueReceive+0x32>
	__asm volatile
 80055a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055a6:	f383 8811 	msr	BASEPRI, r3
 80055aa:	f3bf 8f6f 	isb	sy
 80055ae:	f3bf 8f4f 	dsb	sy
 80055b2:	623b      	str	r3, [r7, #32]
}
 80055b4:	bf00      	nop
 80055b6:	bf00      	nop
 80055b8:	e7fd      	b.n	80055b6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d103      	bne.n	80055c8 <xQueueReceive+0x40>
 80055c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d101      	bne.n	80055cc <xQueueReceive+0x44>
 80055c8:	2301      	movs	r3, #1
 80055ca:	e000      	b.n	80055ce <xQueueReceive+0x46>
 80055cc:	2300      	movs	r3, #0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d10b      	bne.n	80055ea <xQueueReceive+0x62>
	__asm volatile
 80055d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055d6:	f383 8811 	msr	BASEPRI, r3
 80055da:	f3bf 8f6f 	isb	sy
 80055de:	f3bf 8f4f 	dsb	sy
 80055e2:	61fb      	str	r3, [r7, #28]
}
 80055e4:	bf00      	nop
 80055e6:	bf00      	nop
 80055e8:	e7fd      	b.n	80055e6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80055ea:	f001 fa37 	bl	8006a5c <xTaskGetSchedulerState>
 80055ee:	4603      	mov	r3, r0
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d102      	bne.n	80055fa <xQueueReceive+0x72>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d101      	bne.n	80055fe <xQueueReceive+0x76>
 80055fa:	2301      	movs	r3, #1
 80055fc:	e000      	b.n	8005600 <xQueueReceive+0x78>
 80055fe:	2300      	movs	r3, #0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d10b      	bne.n	800561c <xQueueReceive+0x94>
	__asm volatile
 8005604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005608:	f383 8811 	msr	BASEPRI, r3
 800560c:	f3bf 8f6f 	isb	sy
 8005610:	f3bf 8f4f 	dsb	sy
 8005614:	61bb      	str	r3, [r7, #24]
}
 8005616:	bf00      	nop
 8005618:	bf00      	nop
 800561a:	e7fd      	b.n	8005618 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800561c:	f002 f88c 	bl	8007738 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005624:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005628:	2b00      	cmp	r3, #0
 800562a:	d01f      	beq.n	800566c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800562c:	68b9      	ldr	r1, [r7, #8]
 800562e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005630:	f000 fac4 	bl	8005bbc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005636:	1e5a      	subs	r2, r3, #1
 8005638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800563a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800563c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d00f      	beq.n	8005664 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005646:	3310      	adds	r3, #16
 8005648:	4618      	mov	r0, r3
 800564a:	f001 f841 	bl	80066d0 <xTaskRemoveFromEventList>
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d007      	beq.n	8005664 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005654:	4b3c      	ldr	r3, [pc, #240]	@ (8005748 <xQueueReceive+0x1c0>)
 8005656:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800565a:	601a      	str	r2, [r3, #0]
 800565c:	f3bf 8f4f 	dsb	sy
 8005660:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005664:	f002 f89a 	bl	800779c <vPortExitCritical>
				return pdPASS;
 8005668:	2301      	movs	r3, #1
 800566a:	e069      	b.n	8005740 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d103      	bne.n	800567a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005672:	f002 f893 	bl	800779c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005676:	2300      	movs	r3, #0
 8005678:	e062      	b.n	8005740 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800567a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800567c:	2b00      	cmp	r3, #0
 800567e:	d106      	bne.n	800568e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005680:	f107 0310 	add.w	r3, r7, #16
 8005684:	4618      	mov	r0, r3
 8005686:	f001 f887 	bl	8006798 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800568a:	2301      	movs	r3, #1
 800568c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800568e:	f002 f885 	bl	800779c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005692:	f000 fdef 	bl	8006274 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005696:	f002 f84f 	bl	8007738 <vPortEnterCritical>
 800569a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800569c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80056a0:	b25b      	sxtb	r3, r3
 80056a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a6:	d103      	bne.n	80056b0 <xQueueReceive+0x128>
 80056a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056b2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056b6:	b25b      	sxtb	r3, r3
 80056b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056bc:	d103      	bne.n	80056c6 <xQueueReceive+0x13e>
 80056be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056c6:	f002 f869 	bl	800779c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80056ca:	1d3a      	adds	r2, r7, #4
 80056cc:	f107 0310 	add.w	r3, r7, #16
 80056d0:	4611      	mov	r1, r2
 80056d2:	4618      	mov	r0, r3
 80056d4:	f001 f876 	bl	80067c4 <xTaskCheckForTimeOut>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d123      	bne.n	8005726 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80056de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056e0:	f000 fae4 	bl	8005cac <prvIsQueueEmpty>
 80056e4:	4603      	mov	r3, r0
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d017      	beq.n	800571a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80056ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ec:	3324      	adds	r3, #36	@ 0x24
 80056ee:	687a      	ldr	r2, [r7, #4]
 80056f0:	4611      	mov	r1, r2
 80056f2:	4618      	mov	r0, r3
 80056f4:	f000 ff9a 	bl	800662c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80056f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80056fa:	f000 fa85 	bl	8005c08 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80056fe:	f000 fdc7 	bl	8006290 <xTaskResumeAll>
 8005702:	4603      	mov	r3, r0
 8005704:	2b00      	cmp	r3, #0
 8005706:	d189      	bne.n	800561c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005708:	4b0f      	ldr	r3, [pc, #60]	@ (8005748 <xQueueReceive+0x1c0>)
 800570a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800570e:	601a      	str	r2, [r3, #0]
 8005710:	f3bf 8f4f 	dsb	sy
 8005714:	f3bf 8f6f 	isb	sy
 8005718:	e780      	b.n	800561c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800571a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800571c:	f000 fa74 	bl	8005c08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005720:	f000 fdb6 	bl	8006290 <xTaskResumeAll>
 8005724:	e77a      	b.n	800561c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005726:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005728:	f000 fa6e 	bl	8005c08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800572c:	f000 fdb0 	bl	8006290 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005730:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005732:	f000 fabb 	bl	8005cac <prvIsQueueEmpty>
 8005736:	4603      	mov	r3, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	f43f af6f 	beq.w	800561c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800573e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005740:	4618      	mov	r0, r3
 8005742:	3730      	adds	r7, #48	@ 0x30
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	e000ed04 	.word	0xe000ed04

0800574c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b08e      	sub	sp, #56	@ 0x38
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005756:	2300      	movs	r3, #0
 8005758:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800575e:	2300      	movs	r3, #0
 8005760:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005764:	2b00      	cmp	r3, #0
 8005766:	d10b      	bne.n	8005780 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800576c:	f383 8811 	msr	BASEPRI, r3
 8005770:	f3bf 8f6f 	isb	sy
 8005774:	f3bf 8f4f 	dsb	sy
 8005778:	623b      	str	r3, [r7, #32]
}
 800577a:	bf00      	nop
 800577c:	bf00      	nop
 800577e:	e7fd      	b.n	800577c <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005784:	2b00      	cmp	r3, #0
 8005786:	d00b      	beq.n	80057a0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800578c:	f383 8811 	msr	BASEPRI, r3
 8005790:	f3bf 8f6f 	isb	sy
 8005794:	f3bf 8f4f 	dsb	sy
 8005798:	61fb      	str	r3, [r7, #28]
}
 800579a:	bf00      	nop
 800579c:	bf00      	nop
 800579e:	e7fd      	b.n	800579c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80057a0:	f001 f95c 	bl	8006a5c <xTaskGetSchedulerState>
 80057a4:	4603      	mov	r3, r0
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d102      	bne.n	80057b0 <xQueueSemaphoreTake+0x64>
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d101      	bne.n	80057b4 <xQueueSemaphoreTake+0x68>
 80057b0:	2301      	movs	r3, #1
 80057b2:	e000      	b.n	80057b6 <xQueueSemaphoreTake+0x6a>
 80057b4:	2300      	movs	r3, #0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d10b      	bne.n	80057d2 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80057ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057be:	f383 8811 	msr	BASEPRI, r3
 80057c2:	f3bf 8f6f 	isb	sy
 80057c6:	f3bf 8f4f 	dsb	sy
 80057ca:	61bb      	str	r3, [r7, #24]
}
 80057cc:	bf00      	nop
 80057ce:	bf00      	nop
 80057d0:	e7fd      	b.n	80057ce <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80057d2:	f001 ffb1 	bl	8007738 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80057d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057da:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80057dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d024      	beq.n	800582c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80057e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e4:	1e5a      	subs	r2, r3, #1
 80057e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057e8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80057ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d104      	bne.n	80057fc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80057f2:	f001 faad 	bl	8006d50 <pvTaskIncrementMutexHeldCount>
 80057f6:	4602      	mov	r2, r0
 80057f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057fa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057fe:	691b      	ldr	r3, [r3, #16]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d00f      	beq.n	8005824 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005806:	3310      	adds	r3, #16
 8005808:	4618      	mov	r0, r3
 800580a:	f000 ff61 	bl	80066d0 <xTaskRemoveFromEventList>
 800580e:	4603      	mov	r3, r0
 8005810:	2b00      	cmp	r3, #0
 8005812:	d007      	beq.n	8005824 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005814:	4b54      	ldr	r3, [pc, #336]	@ (8005968 <xQueueSemaphoreTake+0x21c>)
 8005816:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800581a:	601a      	str	r2, [r3, #0]
 800581c:	f3bf 8f4f 	dsb	sy
 8005820:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005824:	f001 ffba 	bl	800779c <vPortExitCritical>
				return pdPASS;
 8005828:	2301      	movs	r3, #1
 800582a:	e098      	b.n	800595e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d112      	bne.n	8005858 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005834:	2b00      	cmp	r3, #0
 8005836:	d00b      	beq.n	8005850 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800583c:	f383 8811 	msr	BASEPRI, r3
 8005840:	f3bf 8f6f 	isb	sy
 8005844:	f3bf 8f4f 	dsb	sy
 8005848:	617b      	str	r3, [r7, #20]
}
 800584a:	bf00      	nop
 800584c:	bf00      	nop
 800584e:	e7fd      	b.n	800584c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005850:	f001 ffa4 	bl	800779c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005854:	2300      	movs	r3, #0
 8005856:	e082      	b.n	800595e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800585a:	2b00      	cmp	r3, #0
 800585c:	d106      	bne.n	800586c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800585e:	f107 030c 	add.w	r3, r7, #12
 8005862:	4618      	mov	r0, r3
 8005864:	f000 ff98 	bl	8006798 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005868:	2301      	movs	r3, #1
 800586a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800586c:	f001 ff96 	bl	800779c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005870:	f000 fd00 	bl	8006274 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005874:	f001 ff60 	bl	8007738 <vPortEnterCritical>
 8005878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800587a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800587e:	b25b      	sxtb	r3, r3
 8005880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005884:	d103      	bne.n	800588e <xQueueSemaphoreTake+0x142>
 8005886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005888:	2200      	movs	r2, #0
 800588a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800588e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005890:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005894:	b25b      	sxtb	r3, r3
 8005896:	f1b3 3fff 	cmp.w	r3, #4294967295
 800589a:	d103      	bne.n	80058a4 <xQueueSemaphoreTake+0x158>
 800589c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058a4:	f001 ff7a 	bl	800779c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80058a8:	463a      	mov	r2, r7
 80058aa:	f107 030c 	add.w	r3, r7, #12
 80058ae:	4611      	mov	r1, r2
 80058b0:	4618      	mov	r0, r3
 80058b2:	f000 ff87 	bl	80067c4 <xTaskCheckForTimeOut>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d132      	bne.n	8005922 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80058be:	f000 f9f5 	bl	8005cac <prvIsQueueEmpty>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d026      	beq.n	8005916 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80058c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d109      	bne.n	80058e4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80058d0:	f001 ff32 	bl	8007738 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80058d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	4618      	mov	r0, r3
 80058da:	f001 f8dd 	bl	8006a98 <xTaskPriorityInherit>
 80058de:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80058e0:	f001 ff5c 	bl	800779c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80058e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80058e6:	3324      	adds	r3, #36	@ 0x24
 80058e8:	683a      	ldr	r2, [r7, #0]
 80058ea:	4611      	mov	r1, r2
 80058ec:	4618      	mov	r0, r3
 80058ee:	f000 fe9d 	bl	800662c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80058f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80058f4:	f000 f988 	bl	8005c08 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80058f8:	f000 fcca 	bl	8006290 <xTaskResumeAll>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	f47f af67 	bne.w	80057d2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005904:	4b18      	ldr	r3, [pc, #96]	@ (8005968 <xQueueSemaphoreTake+0x21c>)
 8005906:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800590a:	601a      	str	r2, [r3, #0]
 800590c:	f3bf 8f4f 	dsb	sy
 8005910:	f3bf 8f6f 	isb	sy
 8005914:	e75d      	b.n	80057d2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005916:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005918:	f000 f976 	bl	8005c08 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800591c:	f000 fcb8 	bl	8006290 <xTaskResumeAll>
 8005920:	e757      	b.n	80057d2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005922:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005924:	f000 f970 	bl	8005c08 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005928:	f000 fcb2 	bl	8006290 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800592c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800592e:	f000 f9bd 	bl	8005cac <prvIsQueueEmpty>
 8005932:	4603      	mov	r3, r0
 8005934:	2b00      	cmp	r3, #0
 8005936:	f43f af4c 	beq.w	80057d2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800593a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800593c:	2b00      	cmp	r3, #0
 800593e:	d00d      	beq.n	800595c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005940:	f001 fefa 	bl	8007738 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005944:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005946:	f000 f8b7 	bl	8005ab8 <prvGetDisinheritPriorityAfterTimeout>
 800594a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800594c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005952:	4618      	mov	r0, r3
 8005954:	f001 f978 	bl	8006c48 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005958:	f001 ff20 	bl	800779c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800595c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800595e:	4618      	mov	r0, r3
 8005960:	3738      	adds	r7, #56	@ 0x38
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop
 8005968:	e000ed04 	.word	0xe000ed04

0800596c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b08e      	sub	sp, #56	@ 0x38
 8005970:	af00      	add	r7, sp, #0
 8005972:	60f8      	str	r0, [r7, #12]
 8005974:	60b9      	str	r1, [r7, #8]
 8005976:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800597c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10b      	bne.n	800599a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005986:	f383 8811 	msr	BASEPRI, r3
 800598a:	f3bf 8f6f 	isb	sy
 800598e:	f3bf 8f4f 	dsb	sy
 8005992:	623b      	str	r3, [r7, #32]
}
 8005994:	bf00      	nop
 8005996:	bf00      	nop
 8005998:	e7fd      	b.n	8005996 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d103      	bne.n	80059a8 <xQueueReceiveFromISR+0x3c>
 80059a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d101      	bne.n	80059ac <xQueueReceiveFromISR+0x40>
 80059a8:	2301      	movs	r3, #1
 80059aa:	e000      	b.n	80059ae <xQueueReceiveFromISR+0x42>
 80059ac:	2300      	movs	r3, #0
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d10b      	bne.n	80059ca <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80059b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b6:	f383 8811 	msr	BASEPRI, r3
 80059ba:	f3bf 8f6f 	isb	sy
 80059be:	f3bf 8f4f 	dsb	sy
 80059c2:	61fb      	str	r3, [r7, #28]
}
 80059c4:	bf00      	nop
 80059c6:	bf00      	nop
 80059c8:	e7fd      	b.n	80059c6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80059ca:	f001 ff95 	bl	80078f8 <vPortValidateInterruptPriority>
	__asm volatile
 80059ce:	f3ef 8211 	mrs	r2, BASEPRI
 80059d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059d6:	f383 8811 	msr	BASEPRI, r3
 80059da:	f3bf 8f6f 	isb	sy
 80059de:	f3bf 8f4f 	dsb	sy
 80059e2:	61ba      	str	r2, [r7, #24]
 80059e4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80059e6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80059e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80059ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ee:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80059f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d02f      	beq.n	8005a56 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80059f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80059fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005a00:	68b9      	ldr	r1, [r7, #8]
 8005a02:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a04:	f000 f8da 	bl	8005bbc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a0a:	1e5a      	subs	r2, r3, #1
 8005a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a0e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005a10:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a18:	d112      	bne.n	8005a40 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a1c:	691b      	ldr	r3, [r3, #16]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d016      	beq.n	8005a50 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a24:	3310      	adds	r3, #16
 8005a26:	4618      	mov	r0, r3
 8005a28:	f000 fe52 	bl	80066d0 <xTaskRemoveFromEventList>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00e      	beq.n	8005a50 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d00b      	beq.n	8005a50 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	601a      	str	r2, [r3, #0]
 8005a3e:	e007      	b.n	8005a50 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005a40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a44:	3301      	adds	r3, #1
 8005a46:	b2db      	uxtb	r3, r3
 8005a48:	b25a      	sxtb	r2, r3
 8005a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005a50:	2301      	movs	r3, #1
 8005a52:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a54:	e001      	b.n	8005a5a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8005a56:	2300      	movs	r3, #0
 8005a58:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a5c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	f383 8811 	msr	BASEPRI, r3
}
 8005a64:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	3738      	adds	r7, #56	@ 0x38
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bd80      	pop	{r7, pc}

08005a70 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d10b      	bne.n	8005a9a <vQueueDelete+0x2a>
	__asm volatile
 8005a82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a86:	f383 8811 	msr	BASEPRI, r3
 8005a8a:	f3bf 8f6f 	isb	sy
 8005a8e:	f3bf 8f4f 	dsb	sy
 8005a92:	60bb      	str	r3, [r7, #8]
}
 8005a94:	bf00      	nop
 8005a96:	bf00      	nop
 8005a98:	e7fd      	b.n	8005a96 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8005a9a:	68f8      	ldr	r0, [r7, #12]
 8005a9c:	f000 f95e 	bl	8005d5c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d102      	bne.n	8005ab0 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8005aaa:	68f8      	ldr	r0, [r7, #12]
 8005aac:	f002 f834 	bl	8007b18 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8005ab0:	bf00      	nop
 8005ab2:	3710      	adds	r7, #16
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005ab8:	b480      	push	{r7}
 8005aba:	b085      	sub	sp, #20
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d006      	beq.n	8005ad6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005ad2:	60fb      	str	r3, [r7, #12]
 8005ad4:	e001      	b.n	8005ada <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005ada:	68fb      	ldr	r3, [r7, #12]
	}
 8005adc:	4618      	mov	r0, r3
 8005ade:	3714      	adds	r7, #20
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b086      	sub	sp, #24
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	60b9      	str	r1, [r7, #8]
 8005af2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005af4:	2300      	movs	r3, #0
 8005af6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005afc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d10d      	bne.n	8005b22 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d14d      	bne.n	8005baa <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	4618      	mov	r0, r3
 8005b14:	f001 f828 	bl	8006b68 <xTaskPriorityDisinherit>
 8005b18:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	609a      	str	r2, [r3, #8]
 8005b20:	e043      	b.n	8005baa <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d119      	bne.n	8005b5c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	6858      	ldr	r0, [r3, #4]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b30:	461a      	mov	r2, r3
 8005b32:	68b9      	ldr	r1, [r7, #8]
 8005b34:	f002 fc21 	bl	800837a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	685a      	ldr	r2, [r3, #4]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b40:	441a      	add	r2, r3
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	685a      	ldr	r2, [r3, #4]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d32b      	bcc.n	8005baa <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	605a      	str	r2, [r3, #4]
 8005b5a:	e026      	b.n	8005baa <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	68d8      	ldr	r0, [r3, #12]
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b64:	461a      	mov	r2, r3
 8005b66:	68b9      	ldr	r1, [r7, #8]
 8005b68:	f002 fc07 	bl	800837a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	68da      	ldr	r2, [r3, #12]
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b74:	425b      	negs	r3, r3
 8005b76:	441a      	add	r2, r3
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	68da      	ldr	r2, [r3, #12]
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d207      	bcs.n	8005b98 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	689a      	ldr	r2, [r3, #8]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b90:	425b      	negs	r3, r3
 8005b92:	441a      	add	r2, r3
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d105      	bne.n	8005baa <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d002      	beq.n	8005baa <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005ba4:	693b      	ldr	r3, [r7, #16]
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	1c5a      	adds	r2, r3, #1
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005bb2:	697b      	ldr	r3, [r7, #20]
}
 8005bb4:	4618      	mov	r0, r3
 8005bb6:	3718      	adds	r7, #24
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}

08005bbc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b082      	sub	sp, #8
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d018      	beq.n	8005c00 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	68da      	ldr	r2, [r3, #12]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bd6:	441a      	add	r2, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	68da      	ldr	r2, [r3, #12]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	689b      	ldr	r3, [r3, #8]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d303      	bcc.n	8005bf0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	68d9      	ldr	r1, [r3, #12]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	6838      	ldr	r0, [r7, #0]
 8005bfc:	f002 fbbd 	bl	800837a <memcpy>
	}
}
 8005c00:	bf00      	nop
 8005c02:	3708      	adds	r7, #8
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}

08005c08 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b084      	sub	sp, #16
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005c10:	f001 fd92 	bl	8007738 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c1a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c1c:	e011      	b.n	8005c42 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d012      	beq.n	8005c4c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	3324      	adds	r3, #36	@ 0x24
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f000 fd50 	bl	80066d0 <xTaskRemoveFromEventList>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d001      	beq.n	8005c3a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005c36:	f000 fe29 	bl	800688c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005c3a:	7bfb      	ldrb	r3, [r7, #15]
 8005c3c:	3b01      	subs	r3, #1
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	dce9      	bgt.n	8005c1e <prvUnlockQueue+0x16>
 8005c4a:	e000      	b.n	8005c4e <prvUnlockQueue+0x46>
					break;
 8005c4c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	22ff      	movs	r2, #255	@ 0xff
 8005c52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005c56:	f001 fda1 	bl	800779c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005c5a:	f001 fd6d 	bl	8007738 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c64:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c66:	e011      	b.n	8005c8c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	691b      	ldr	r3, [r3, #16]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d012      	beq.n	8005c96 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	3310      	adds	r3, #16
 8005c74:	4618      	mov	r0, r3
 8005c76:	f000 fd2b 	bl	80066d0 <xTaskRemoveFromEventList>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d001      	beq.n	8005c84 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005c80:	f000 fe04 	bl	800688c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005c84:	7bbb      	ldrb	r3, [r7, #14]
 8005c86:	3b01      	subs	r3, #1
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	dce9      	bgt.n	8005c68 <prvUnlockQueue+0x60>
 8005c94:	e000      	b.n	8005c98 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005c96:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	22ff      	movs	r2, #255	@ 0xff
 8005c9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005ca0:	f001 fd7c 	bl	800779c <vPortExitCritical>
}
 8005ca4:	bf00      	nop
 8005ca6:	3710      	adds	r7, #16
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}

08005cac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b084      	sub	sp, #16
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005cb4:	f001 fd40 	bl	8007738 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d102      	bne.n	8005cc6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	60fb      	str	r3, [r7, #12]
 8005cc4:	e001      	b.n	8005cca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005cca:	f001 fd67 	bl	800779c <vPortExitCritical>

	return xReturn;
 8005cce:	68fb      	ldr	r3, [r7, #12]
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3710      	adds	r7, #16
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}

08005cd8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b084      	sub	sp, #16
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005ce0:	f001 fd2a 	bl	8007738 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d102      	bne.n	8005cf6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	60fb      	str	r3, [r7, #12]
 8005cf4:	e001      	b.n	8005cfa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005cfa:	f001 fd4f 	bl	800779c <vPortExitCritical>

	return xReturn;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3710      	adds	r7, #16
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}

08005d08 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005d08:	b480      	push	{r7}
 8005d0a:	b085      	sub	sp, #20
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
 8005d10:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d12:	2300      	movs	r3, #0
 8005d14:	60fb      	str	r3, [r7, #12]
 8005d16:	e014      	b.n	8005d42 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005d18:	4a0f      	ldr	r2, [pc, #60]	@ (8005d58 <vQueueAddToRegistry+0x50>)
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d10b      	bne.n	8005d3c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005d24:	490c      	ldr	r1, [pc, #48]	@ (8005d58 <vQueueAddToRegistry+0x50>)
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	683a      	ldr	r2, [r7, #0]
 8005d2a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8005d58 <vQueueAddToRegistry+0x50>)
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	00db      	lsls	r3, r3, #3
 8005d34:	4413      	add	r3, r2
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005d3a:	e006      	b.n	8005d4a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	3301      	adds	r3, #1
 8005d40:	60fb      	str	r3, [r7, #12]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2b07      	cmp	r3, #7
 8005d46:	d9e7      	bls.n	8005d18 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005d48:	bf00      	nop
 8005d4a:	bf00      	nop
 8005d4c:	3714      	adds	r7, #20
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d54:	4770      	bx	lr
 8005d56:	bf00      	nop
 8005d58:	2000095c 	.word	0x2000095c

08005d5c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b085      	sub	sp, #20
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d64:	2300      	movs	r3, #0
 8005d66:	60fb      	str	r3, [r7, #12]
 8005d68:	e016      	b.n	8005d98 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8005d6a:	4a10      	ldr	r2, [pc, #64]	@ (8005dac <vQueueUnregisterQueue+0x50>)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	00db      	lsls	r3, r3, #3
 8005d70:	4413      	add	r3, r2
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d10b      	bne.n	8005d92 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8005d7a:	4a0c      	ldr	r2, [pc, #48]	@ (8005dac <vQueueUnregisterQueue+0x50>)
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2100      	movs	r1, #0
 8005d80:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8005d84:	4a09      	ldr	r2, [pc, #36]	@ (8005dac <vQueueUnregisterQueue+0x50>)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	00db      	lsls	r3, r3, #3
 8005d8a:	4413      	add	r3, r2
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	605a      	str	r2, [r3, #4]
				break;
 8005d90:	e006      	b.n	8005da0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	3301      	adds	r3, #1
 8005d96:	60fb      	str	r3, [r7, #12]
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2b07      	cmp	r3, #7
 8005d9c:	d9e5      	bls.n	8005d6a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8005d9e:	bf00      	nop
 8005da0:	bf00      	nop
 8005da2:	3714      	adds	r7, #20
 8005da4:	46bd      	mov	sp, r7
 8005da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005daa:	4770      	bx	lr
 8005dac:	2000095c 	.word	0x2000095c

08005db0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b086      	sub	sp, #24
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	60f8      	str	r0, [r7, #12]
 8005db8:	60b9      	str	r1, [r7, #8]
 8005dba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005dc0:	f001 fcba 	bl	8007738 <vPortEnterCritical>
 8005dc4:	697b      	ldr	r3, [r7, #20]
 8005dc6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005dca:	b25b      	sxtb	r3, r3
 8005dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dd0:	d103      	bne.n	8005dda <vQueueWaitForMessageRestricted+0x2a>
 8005dd2:	697b      	ldr	r3, [r7, #20]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005de0:	b25b      	sxtb	r3, r3
 8005de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005de6:	d103      	bne.n	8005df0 <vQueueWaitForMessageRestricted+0x40>
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	2200      	movs	r2, #0
 8005dec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005df0:	f001 fcd4 	bl	800779c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d106      	bne.n	8005e0a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	3324      	adds	r3, #36	@ 0x24
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	68b9      	ldr	r1, [r7, #8]
 8005e04:	4618      	mov	r0, r3
 8005e06:	f000 fc37 	bl	8006678 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005e0a:	6978      	ldr	r0, [r7, #20]
 8005e0c:	f7ff fefc 	bl	8005c08 <prvUnlockQueue>
	}
 8005e10:	bf00      	nop
 8005e12:	3718      	adds	r7, #24
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b08e      	sub	sp, #56	@ 0x38
 8005e1c:	af04      	add	r7, sp, #16
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	607a      	str	r2, [r7, #4]
 8005e24:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005e26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d10b      	bne.n	8005e44 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005e2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e30:	f383 8811 	msr	BASEPRI, r3
 8005e34:	f3bf 8f6f 	isb	sy
 8005e38:	f3bf 8f4f 	dsb	sy
 8005e3c:	623b      	str	r3, [r7, #32]
}
 8005e3e:	bf00      	nop
 8005e40:	bf00      	nop
 8005e42:	e7fd      	b.n	8005e40 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005e44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d10b      	bne.n	8005e62 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e4e:	f383 8811 	msr	BASEPRI, r3
 8005e52:	f3bf 8f6f 	isb	sy
 8005e56:	f3bf 8f4f 	dsb	sy
 8005e5a:	61fb      	str	r3, [r7, #28]
}
 8005e5c:	bf00      	nop
 8005e5e:	bf00      	nop
 8005e60:	e7fd      	b.n	8005e5e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005e62:	23a8      	movs	r3, #168	@ 0xa8
 8005e64:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	2ba8      	cmp	r3, #168	@ 0xa8
 8005e6a:	d00b      	beq.n	8005e84 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e70:	f383 8811 	msr	BASEPRI, r3
 8005e74:	f3bf 8f6f 	isb	sy
 8005e78:	f3bf 8f4f 	dsb	sy
 8005e7c:	61bb      	str	r3, [r7, #24]
}
 8005e7e:	bf00      	nop
 8005e80:	bf00      	nop
 8005e82:	e7fd      	b.n	8005e80 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005e84:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d01e      	beq.n	8005eca <xTaskCreateStatic+0xb2>
 8005e8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d01b      	beq.n	8005eca <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005e92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e94:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005e9a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e9e:	2202      	movs	r2, #2
 8005ea0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	9303      	str	r3, [sp, #12]
 8005ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eaa:	9302      	str	r3, [sp, #8]
 8005eac:	f107 0314 	add.w	r3, r7, #20
 8005eb0:	9301      	str	r3, [sp, #4]
 8005eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eb4:	9300      	str	r3, [sp, #0]
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	68b9      	ldr	r1, [r7, #8]
 8005ebc:	68f8      	ldr	r0, [r7, #12]
 8005ebe:	f000 f851 	bl	8005f64 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005ec2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005ec4:	f000 f8f6 	bl	80060b4 <prvAddNewTaskToReadyList>
 8005ec8:	e001      	b.n	8005ece <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005ece:	697b      	ldr	r3, [r7, #20]
	}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3728      	adds	r7, #40	@ 0x28
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}

08005ed8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b08c      	sub	sp, #48	@ 0x30
 8005edc:	af04      	add	r7, sp, #16
 8005ede:	60f8      	str	r0, [r7, #12]
 8005ee0:	60b9      	str	r1, [r7, #8]
 8005ee2:	603b      	str	r3, [r7, #0]
 8005ee4:	4613      	mov	r3, r2
 8005ee6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005ee8:	88fb      	ldrh	r3, [r7, #6]
 8005eea:	009b      	lsls	r3, r3, #2
 8005eec:	4618      	mov	r0, r3
 8005eee:	f001 fd45 	bl	800797c <pvPortMalloc>
 8005ef2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005ef4:	697b      	ldr	r3, [r7, #20]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d00e      	beq.n	8005f18 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005efa:	20a8      	movs	r0, #168	@ 0xa8
 8005efc:	f001 fd3e 	bl	800797c <pvPortMalloc>
 8005f00:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005f02:	69fb      	ldr	r3, [r7, #28]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d003      	beq.n	8005f10 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	697a      	ldr	r2, [r7, #20]
 8005f0c:	631a      	str	r2, [r3, #48]	@ 0x30
 8005f0e:	e005      	b.n	8005f1c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005f10:	6978      	ldr	r0, [r7, #20]
 8005f12:	f001 fe01 	bl	8007b18 <vPortFree>
 8005f16:	e001      	b.n	8005f1c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005f1c:	69fb      	ldr	r3, [r7, #28]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d017      	beq.n	8005f52 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005f2a:	88fa      	ldrh	r2, [r7, #6]
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	9303      	str	r3, [sp, #12]
 8005f30:	69fb      	ldr	r3, [r7, #28]
 8005f32:	9302      	str	r3, [sp, #8]
 8005f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f36:	9301      	str	r3, [sp, #4]
 8005f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f3a:	9300      	str	r3, [sp, #0]
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	68b9      	ldr	r1, [r7, #8]
 8005f40:	68f8      	ldr	r0, [r7, #12]
 8005f42:	f000 f80f 	bl	8005f64 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f46:	69f8      	ldr	r0, [r7, #28]
 8005f48:	f000 f8b4 	bl	80060b4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	61bb      	str	r3, [r7, #24]
 8005f50:	e002      	b.n	8005f58 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005f52:	f04f 33ff 	mov.w	r3, #4294967295
 8005f56:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005f58:	69bb      	ldr	r3, [r7, #24]
	}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3720      	adds	r7, #32
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
	...

08005f64 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b088      	sub	sp, #32
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	607a      	str	r2, [r7, #4]
 8005f70:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f74:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	21a5      	movs	r1, #165	@ 0xa5
 8005f7e:	f002 f923 	bl	80081c8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f84:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005f8c:	3b01      	subs	r3, #1
 8005f8e:	009b      	lsls	r3, r3, #2
 8005f90:	4413      	add	r3, r2
 8005f92:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005f94:	69bb      	ldr	r3, [r7, #24]
 8005f96:	f023 0307 	bic.w	r3, r3, #7
 8005f9a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	f003 0307 	and.w	r3, r3, #7
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d00b      	beq.n	8005fbe <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005faa:	f383 8811 	msr	BASEPRI, r3
 8005fae:	f3bf 8f6f 	isb	sy
 8005fb2:	f3bf 8f4f 	dsb	sy
 8005fb6:	617b      	str	r3, [r7, #20]
}
 8005fb8:	bf00      	nop
 8005fba:	bf00      	nop
 8005fbc:	e7fd      	b.n	8005fba <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005fbe:	68bb      	ldr	r3, [r7, #8]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d01f      	beq.n	8006004 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	61fb      	str	r3, [r7, #28]
 8005fc8:	e012      	b.n	8005ff0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005fca:	68ba      	ldr	r2, [r7, #8]
 8005fcc:	69fb      	ldr	r3, [r7, #28]
 8005fce:	4413      	add	r3, r2
 8005fd0:	7819      	ldrb	r1, [r3, #0]
 8005fd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fd4:	69fb      	ldr	r3, [r7, #28]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	3334      	adds	r3, #52	@ 0x34
 8005fda:	460a      	mov	r2, r1
 8005fdc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005fde:	68ba      	ldr	r2, [r7, #8]
 8005fe0:	69fb      	ldr	r3, [r7, #28]
 8005fe2:	4413      	add	r3, r2
 8005fe4:	781b      	ldrb	r3, [r3, #0]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d006      	beq.n	8005ff8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	3301      	adds	r3, #1
 8005fee:	61fb      	str	r3, [r7, #28]
 8005ff0:	69fb      	ldr	r3, [r7, #28]
 8005ff2:	2b0f      	cmp	r3, #15
 8005ff4:	d9e9      	bls.n	8005fca <prvInitialiseNewTask+0x66>
 8005ff6:	e000      	b.n	8005ffa <prvInitialiseNewTask+0x96>
			{
				break;
 8005ff8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006002:	e003      	b.n	800600c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006004:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006006:	2200      	movs	r2, #0
 8006008:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800600c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800600e:	2b37      	cmp	r3, #55	@ 0x37
 8006010:	d901      	bls.n	8006016 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006012:	2337      	movs	r3, #55	@ 0x37
 8006014:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006018:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800601a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800601c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800601e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006020:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006024:	2200      	movs	r2, #0
 8006026:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800602a:	3304      	adds	r3, #4
 800602c:	4618      	mov	r0, r3
 800602e:	f7fe fe33 	bl	8004c98 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006034:	3318      	adds	r3, #24
 8006036:	4618      	mov	r0, r3
 8006038:	f7fe fe2e 	bl	8004c98 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800603c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006040:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006044:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800604a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800604c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800604e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006050:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006054:	2200      	movs	r2, #0
 8006056:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800605a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800605c:	2200      	movs	r2, #0
 800605e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006064:	3354      	adds	r3, #84	@ 0x54
 8006066:	224c      	movs	r2, #76	@ 0x4c
 8006068:	2100      	movs	r1, #0
 800606a:	4618      	mov	r0, r3
 800606c:	f002 f8ac 	bl	80081c8 <memset>
 8006070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006072:	4a0d      	ldr	r2, [pc, #52]	@ (80060a8 <prvInitialiseNewTask+0x144>)
 8006074:	659a      	str	r2, [r3, #88]	@ 0x58
 8006076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006078:	4a0c      	ldr	r2, [pc, #48]	@ (80060ac <prvInitialiseNewTask+0x148>)
 800607a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800607c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800607e:	4a0c      	ldr	r2, [pc, #48]	@ (80060b0 <prvInitialiseNewTask+0x14c>)
 8006080:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006082:	683a      	ldr	r2, [r7, #0]
 8006084:	68f9      	ldr	r1, [r7, #12]
 8006086:	69b8      	ldr	r0, [r7, #24]
 8006088:	f001 fa24 	bl	80074d4 <pxPortInitialiseStack>
 800608c:	4602      	mov	r2, r0
 800608e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006090:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006094:	2b00      	cmp	r3, #0
 8006096:	d002      	beq.n	800609e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800609a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800609c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800609e:	bf00      	nop
 80060a0:	3720      	adds	r7, #32
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	20004bf0 	.word	0x20004bf0
 80060ac:	20004c58 	.word	0x20004c58
 80060b0:	20004cc0 	.word	0x20004cc0

080060b4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b082      	sub	sp, #8
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80060bc:	f001 fb3c 	bl	8007738 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80060c0:	4b2d      	ldr	r3, [pc, #180]	@ (8006178 <prvAddNewTaskToReadyList+0xc4>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	3301      	adds	r3, #1
 80060c6:	4a2c      	ldr	r2, [pc, #176]	@ (8006178 <prvAddNewTaskToReadyList+0xc4>)
 80060c8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80060ca:	4b2c      	ldr	r3, [pc, #176]	@ (800617c <prvAddNewTaskToReadyList+0xc8>)
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d109      	bne.n	80060e6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80060d2:	4a2a      	ldr	r2, [pc, #168]	@ (800617c <prvAddNewTaskToReadyList+0xc8>)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80060d8:	4b27      	ldr	r3, [pc, #156]	@ (8006178 <prvAddNewTaskToReadyList+0xc4>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2b01      	cmp	r3, #1
 80060de:	d110      	bne.n	8006102 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80060e0:	f000 fbf8 	bl	80068d4 <prvInitialiseTaskLists>
 80060e4:	e00d      	b.n	8006102 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80060e6:	4b26      	ldr	r3, [pc, #152]	@ (8006180 <prvAddNewTaskToReadyList+0xcc>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d109      	bne.n	8006102 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80060ee:	4b23      	ldr	r3, [pc, #140]	@ (800617c <prvAddNewTaskToReadyList+0xc8>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f8:	429a      	cmp	r2, r3
 80060fa:	d802      	bhi.n	8006102 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80060fc:	4a1f      	ldr	r2, [pc, #124]	@ (800617c <prvAddNewTaskToReadyList+0xc8>)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006102:	4b20      	ldr	r3, [pc, #128]	@ (8006184 <prvAddNewTaskToReadyList+0xd0>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	3301      	adds	r3, #1
 8006108:	4a1e      	ldr	r2, [pc, #120]	@ (8006184 <prvAddNewTaskToReadyList+0xd0>)
 800610a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800610c:	4b1d      	ldr	r3, [pc, #116]	@ (8006184 <prvAddNewTaskToReadyList+0xd0>)
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006118:	4b1b      	ldr	r3, [pc, #108]	@ (8006188 <prvAddNewTaskToReadyList+0xd4>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	429a      	cmp	r2, r3
 800611e:	d903      	bls.n	8006128 <prvAddNewTaskToReadyList+0x74>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006124:	4a18      	ldr	r2, [pc, #96]	@ (8006188 <prvAddNewTaskToReadyList+0xd4>)
 8006126:	6013      	str	r3, [r2, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800612c:	4613      	mov	r3, r2
 800612e:	009b      	lsls	r3, r3, #2
 8006130:	4413      	add	r3, r2
 8006132:	009b      	lsls	r3, r3, #2
 8006134:	4a15      	ldr	r2, [pc, #84]	@ (800618c <prvAddNewTaskToReadyList+0xd8>)
 8006136:	441a      	add	r2, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	3304      	adds	r3, #4
 800613c:	4619      	mov	r1, r3
 800613e:	4610      	mov	r0, r2
 8006140:	f7fe fdb7 	bl	8004cb2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006144:	f001 fb2a 	bl	800779c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006148:	4b0d      	ldr	r3, [pc, #52]	@ (8006180 <prvAddNewTaskToReadyList+0xcc>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d00e      	beq.n	800616e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006150:	4b0a      	ldr	r3, [pc, #40]	@ (800617c <prvAddNewTaskToReadyList+0xc8>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800615a:	429a      	cmp	r2, r3
 800615c:	d207      	bcs.n	800616e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800615e:	4b0c      	ldr	r3, [pc, #48]	@ (8006190 <prvAddNewTaskToReadyList+0xdc>)
 8006160:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006164:	601a      	str	r2, [r3, #0]
 8006166:	f3bf 8f4f 	dsb	sy
 800616a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800616e:	bf00      	nop
 8006170:	3708      	adds	r7, #8
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
 8006176:	bf00      	nop
 8006178:	20000e70 	.word	0x20000e70
 800617c:	2000099c 	.word	0x2000099c
 8006180:	20000e7c 	.word	0x20000e7c
 8006184:	20000e8c 	.word	0x20000e8c
 8006188:	20000e78 	.word	0x20000e78
 800618c:	200009a0 	.word	0x200009a0
 8006190:	e000ed04 	.word	0xe000ed04

08006194 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b08a      	sub	sp, #40	@ 0x28
 8006198:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800619a:	2300      	movs	r3, #0
 800619c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800619e:	2300      	movs	r3, #0
 80061a0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80061a2:	463a      	mov	r2, r7
 80061a4:	1d39      	adds	r1, r7, #4
 80061a6:	f107 0308 	add.w	r3, r7, #8
 80061aa:	4618      	mov	r0, r3
 80061ac:	f7fe fd20 	bl	8004bf0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80061b0:	6839      	ldr	r1, [r7, #0]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	68ba      	ldr	r2, [r7, #8]
 80061b6:	9202      	str	r2, [sp, #8]
 80061b8:	9301      	str	r3, [sp, #4]
 80061ba:	2300      	movs	r3, #0
 80061bc:	9300      	str	r3, [sp, #0]
 80061be:	2300      	movs	r3, #0
 80061c0:	460a      	mov	r2, r1
 80061c2:	4924      	ldr	r1, [pc, #144]	@ (8006254 <vTaskStartScheduler+0xc0>)
 80061c4:	4824      	ldr	r0, [pc, #144]	@ (8006258 <vTaskStartScheduler+0xc4>)
 80061c6:	f7ff fe27 	bl	8005e18 <xTaskCreateStatic>
 80061ca:	4603      	mov	r3, r0
 80061cc:	4a23      	ldr	r2, [pc, #140]	@ (800625c <vTaskStartScheduler+0xc8>)
 80061ce:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80061d0:	4b22      	ldr	r3, [pc, #136]	@ (800625c <vTaskStartScheduler+0xc8>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d002      	beq.n	80061de <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80061d8:	2301      	movs	r3, #1
 80061da:	617b      	str	r3, [r7, #20]
 80061dc:	e001      	b.n	80061e2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80061de:	2300      	movs	r3, #0
 80061e0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80061e2:	697b      	ldr	r3, [r7, #20]
 80061e4:	2b01      	cmp	r3, #1
 80061e6:	d102      	bne.n	80061ee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80061e8:	f000 fe1a 	bl	8006e20 <xTimerCreateTimerTask>
 80061ec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d11b      	bne.n	800622c <vTaskStartScheduler+0x98>
	__asm volatile
 80061f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061f8:	f383 8811 	msr	BASEPRI, r3
 80061fc:	f3bf 8f6f 	isb	sy
 8006200:	f3bf 8f4f 	dsb	sy
 8006204:	613b      	str	r3, [r7, #16]
}
 8006206:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006208:	4b15      	ldr	r3, [pc, #84]	@ (8006260 <vTaskStartScheduler+0xcc>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	3354      	adds	r3, #84	@ 0x54
 800620e:	4a15      	ldr	r2, [pc, #84]	@ (8006264 <vTaskStartScheduler+0xd0>)
 8006210:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006212:	4b15      	ldr	r3, [pc, #84]	@ (8006268 <vTaskStartScheduler+0xd4>)
 8006214:	f04f 32ff 	mov.w	r2, #4294967295
 8006218:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800621a:	4b14      	ldr	r3, [pc, #80]	@ (800626c <vTaskStartScheduler+0xd8>)
 800621c:	2201      	movs	r2, #1
 800621e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006220:	4b13      	ldr	r3, [pc, #76]	@ (8006270 <vTaskStartScheduler+0xdc>)
 8006222:	2200      	movs	r2, #0
 8006224:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006226:	f001 f9e3 	bl	80075f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800622a:	e00f      	b.n	800624c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006232:	d10b      	bne.n	800624c <vTaskStartScheduler+0xb8>
	__asm volatile
 8006234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006238:	f383 8811 	msr	BASEPRI, r3
 800623c:	f3bf 8f6f 	isb	sy
 8006240:	f3bf 8f4f 	dsb	sy
 8006244:	60fb      	str	r3, [r7, #12]
}
 8006246:	bf00      	nop
 8006248:	bf00      	nop
 800624a:	e7fd      	b.n	8006248 <vTaskStartScheduler+0xb4>
}
 800624c:	bf00      	nop
 800624e:	3718      	adds	r7, #24
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}
 8006254:	08009864 	.word	0x08009864
 8006258:	080068a5 	.word	0x080068a5
 800625c:	20000e94 	.word	0x20000e94
 8006260:	2000099c 	.word	0x2000099c
 8006264:	2000001c 	.word	0x2000001c
 8006268:	20000e90 	.word	0x20000e90
 800626c:	20000e7c 	.word	0x20000e7c
 8006270:	20000e74 	.word	0x20000e74

08006274 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006274:	b480      	push	{r7}
 8006276:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006278:	4b04      	ldr	r3, [pc, #16]	@ (800628c <vTaskSuspendAll+0x18>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	3301      	adds	r3, #1
 800627e:	4a03      	ldr	r2, [pc, #12]	@ (800628c <vTaskSuspendAll+0x18>)
 8006280:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006282:	bf00      	nop
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr
 800628c:	20000e98 	.word	0x20000e98

08006290 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b084      	sub	sp, #16
 8006294:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006296:	2300      	movs	r3, #0
 8006298:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800629a:	2300      	movs	r3, #0
 800629c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800629e:	4b42      	ldr	r3, [pc, #264]	@ (80063a8 <xTaskResumeAll+0x118>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d10b      	bne.n	80062be <xTaskResumeAll+0x2e>
	__asm volatile
 80062a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062aa:	f383 8811 	msr	BASEPRI, r3
 80062ae:	f3bf 8f6f 	isb	sy
 80062b2:	f3bf 8f4f 	dsb	sy
 80062b6:	603b      	str	r3, [r7, #0]
}
 80062b8:	bf00      	nop
 80062ba:	bf00      	nop
 80062bc:	e7fd      	b.n	80062ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80062be:	f001 fa3b 	bl	8007738 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80062c2:	4b39      	ldr	r3, [pc, #228]	@ (80063a8 <xTaskResumeAll+0x118>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	3b01      	subs	r3, #1
 80062c8:	4a37      	ldr	r2, [pc, #220]	@ (80063a8 <xTaskResumeAll+0x118>)
 80062ca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80062cc:	4b36      	ldr	r3, [pc, #216]	@ (80063a8 <xTaskResumeAll+0x118>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d162      	bne.n	800639a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80062d4:	4b35      	ldr	r3, [pc, #212]	@ (80063ac <xTaskResumeAll+0x11c>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d05e      	beq.n	800639a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80062dc:	e02f      	b.n	800633e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062de:	4b34      	ldr	r3, [pc, #208]	@ (80063b0 <xTaskResumeAll+0x120>)
 80062e0:	68db      	ldr	r3, [r3, #12]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	3318      	adds	r3, #24
 80062ea:	4618      	mov	r0, r3
 80062ec:	f7fe fd3e 	bl	8004d6c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	3304      	adds	r3, #4
 80062f4:	4618      	mov	r0, r3
 80062f6:	f7fe fd39 	bl	8004d6c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062fe:	4b2d      	ldr	r3, [pc, #180]	@ (80063b4 <xTaskResumeAll+0x124>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	429a      	cmp	r2, r3
 8006304:	d903      	bls.n	800630e <xTaskResumeAll+0x7e>
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800630a:	4a2a      	ldr	r2, [pc, #168]	@ (80063b4 <xTaskResumeAll+0x124>)
 800630c:	6013      	str	r3, [r2, #0]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006312:	4613      	mov	r3, r2
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	4413      	add	r3, r2
 8006318:	009b      	lsls	r3, r3, #2
 800631a:	4a27      	ldr	r2, [pc, #156]	@ (80063b8 <xTaskResumeAll+0x128>)
 800631c:	441a      	add	r2, r3
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	3304      	adds	r3, #4
 8006322:	4619      	mov	r1, r3
 8006324:	4610      	mov	r0, r2
 8006326:	f7fe fcc4 	bl	8004cb2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800632e:	4b23      	ldr	r3, [pc, #140]	@ (80063bc <xTaskResumeAll+0x12c>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006334:	429a      	cmp	r2, r3
 8006336:	d302      	bcc.n	800633e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006338:	4b21      	ldr	r3, [pc, #132]	@ (80063c0 <xTaskResumeAll+0x130>)
 800633a:	2201      	movs	r2, #1
 800633c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800633e:	4b1c      	ldr	r3, [pc, #112]	@ (80063b0 <xTaskResumeAll+0x120>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d1cb      	bne.n	80062de <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d001      	beq.n	8006350 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800634c:	f000 fb66 	bl	8006a1c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006350:	4b1c      	ldr	r3, [pc, #112]	@ (80063c4 <xTaskResumeAll+0x134>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d010      	beq.n	800637e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800635c:	f000 f846 	bl	80063ec <xTaskIncrementTick>
 8006360:	4603      	mov	r3, r0
 8006362:	2b00      	cmp	r3, #0
 8006364:	d002      	beq.n	800636c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006366:	4b16      	ldr	r3, [pc, #88]	@ (80063c0 <xTaskResumeAll+0x130>)
 8006368:	2201      	movs	r2, #1
 800636a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	3b01      	subs	r3, #1
 8006370:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d1f1      	bne.n	800635c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006378:	4b12      	ldr	r3, [pc, #72]	@ (80063c4 <xTaskResumeAll+0x134>)
 800637a:	2200      	movs	r2, #0
 800637c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800637e:	4b10      	ldr	r3, [pc, #64]	@ (80063c0 <xTaskResumeAll+0x130>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d009      	beq.n	800639a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006386:	2301      	movs	r3, #1
 8006388:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800638a:	4b0f      	ldr	r3, [pc, #60]	@ (80063c8 <xTaskResumeAll+0x138>)
 800638c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006390:	601a      	str	r2, [r3, #0]
 8006392:	f3bf 8f4f 	dsb	sy
 8006396:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800639a:	f001 f9ff 	bl	800779c <vPortExitCritical>

	return xAlreadyYielded;
 800639e:	68bb      	ldr	r3, [r7, #8]
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	3710      	adds	r7, #16
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bd80      	pop	{r7, pc}
 80063a8:	20000e98 	.word	0x20000e98
 80063ac:	20000e70 	.word	0x20000e70
 80063b0:	20000e30 	.word	0x20000e30
 80063b4:	20000e78 	.word	0x20000e78
 80063b8:	200009a0 	.word	0x200009a0
 80063bc:	2000099c 	.word	0x2000099c
 80063c0:	20000e84 	.word	0x20000e84
 80063c4:	20000e80 	.word	0x20000e80
 80063c8:	e000ed04 	.word	0xe000ed04

080063cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80063d2:	4b05      	ldr	r3, [pc, #20]	@ (80063e8 <xTaskGetTickCount+0x1c>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80063d8:	687b      	ldr	r3, [r7, #4]
}
 80063da:	4618      	mov	r0, r3
 80063dc:	370c      	adds	r7, #12
 80063de:	46bd      	mov	sp, r7
 80063e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e4:	4770      	bx	lr
 80063e6:	bf00      	nop
 80063e8:	20000e74 	.word	0x20000e74

080063ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b086      	sub	sp, #24
 80063f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80063f2:	2300      	movs	r3, #0
 80063f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80063f6:	4b4f      	ldr	r3, [pc, #316]	@ (8006534 <xTaskIncrementTick+0x148>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	f040 8090 	bne.w	8006520 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006400:	4b4d      	ldr	r3, [pc, #308]	@ (8006538 <xTaskIncrementTick+0x14c>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	3301      	adds	r3, #1
 8006406:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006408:	4a4b      	ldr	r2, [pc, #300]	@ (8006538 <xTaskIncrementTick+0x14c>)
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d121      	bne.n	8006458 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006414:	4b49      	ldr	r3, [pc, #292]	@ (800653c <xTaskIncrementTick+0x150>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d00b      	beq.n	8006436 <xTaskIncrementTick+0x4a>
	__asm volatile
 800641e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006422:	f383 8811 	msr	BASEPRI, r3
 8006426:	f3bf 8f6f 	isb	sy
 800642a:	f3bf 8f4f 	dsb	sy
 800642e:	603b      	str	r3, [r7, #0]
}
 8006430:	bf00      	nop
 8006432:	bf00      	nop
 8006434:	e7fd      	b.n	8006432 <xTaskIncrementTick+0x46>
 8006436:	4b41      	ldr	r3, [pc, #260]	@ (800653c <xTaskIncrementTick+0x150>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	60fb      	str	r3, [r7, #12]
 800643c:	4b40      	ldr	r3, [pc, #256]	@ (8006540 <xTaskIncrementTick+0x154>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	4a3e      	ldr	r2, [pc, #248]	@ (800653c <xTaskIncrementTick+0x150>)
 8006442:	6013      	str	r3, [r2, #0]
 8006444:	4a3e      	ldr	r2, [pc, #248]	@ (8006540 <xTaskIncrementTick+0x154>)
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	6013      	str	r3, [r2, #0]
 800644a:	4b3e      	ldr	r3, [pc, #248]	@ (8006544 <xTaskIncrementTick+0x158>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	3301      	adds	r3, #1
 8006450:	4a3c      	ldr	r2, [pc, #240]	@ (8006544 <xTaskIncrementTick+0x158>)
 8006452:	6013      	str	r3, [r2, #0]
 8006454:	f000 fae2 	bl	8006a1c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006458:	4b3b      	ldr	r3, [pc, #236]	@ (8006548 <xTaskIncrementTick+0x15c>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	693a      	ldr	r2, [r7, #16]
 800645e:	429a      	cmp	r2, r3
 8006460:	d349      	bcc.n	80064f6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006462:	4b36      	ldr	r3, [pc, #216]	@ (800653c <xTaskIncrementTick+0x150>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d104      	bne.n	8006476 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800646c:	4b36      	ldr	r3, [pc, #216]	@ (8006548 <xTaskIncrementTick+0x15c>)
 800646e:	f04f 32ff 	mov.w	r2, #4294967295
 8006472:	601a      	str	r2, [r3, #0]
					break;
 8006474:	e03f      	b.n	80064f6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006476:	4b31      	ldr	r3, [pc, #196]	@ (800653c <xTaskIncrementTick+0x150>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	68db      	ldr	r3, [r3, #12]
 800647e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006486:	693a      	ldr	r2, [r7, #16]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	429a      	cmp	r2, r3
 800648c:	d203      	bcs.n	8006496 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800648e:	4a2e      	ldr	r2, [pc, #184]	@ (8006548 <xTaskIncrementTick+0x15c>)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006494:	e02f      	b.n	80064f6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	3304      	adds	r3, #4
 800649a:	4618      	mov	r0, r3
 800649c:	f7fe fc66 	bl	8004d6c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d004      	beq.n	80064b2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	3318      	adds	r3, #24
 80064ac:	4618      	mov	r0, r3
 80064ae:	f7fe fc5d 	bl	8004d6c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064b6:	4b25      	ldr	r3, [pc, #148]	@ (800654c <xTaskIncrementTick+0x160>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	429a      	cmp	r2, r3
 80064bc:	d903      	bls.n	80064c6 <xTaskIncrementTick+0xda>
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064c2:	4a22      	ldr	r2, [pc, #136]	@ (800654c <xTaskIncrementTick+0x160>)
 80064c4:	6013      	str	r3, [r2, #0]
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064ca:	4613      	mov	r3, r2
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	4413      	add	r3, r2
 80064d0:	009b      	lsls	r3, r3, #2
 80064d2:	4a1f      	ldr	r2, [pc, #124]	@ (8006550 <xTaskIncrementTick+0x164>)
 80064d4:	441a      	add	r2, r3
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	3304      	adds	r3, #4
 80064da:	4619      	mov	r1, r3
 80064dc:	4610      	mov	r0, r2
 80064de:	f7fe fbe8 	bl	8004cb2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064e6:	4b1b      	ldr	r3, [pc, #108]	@ (8006554 <xTaskIncrementTick+0x168>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ec:	429a      	cmp	r2, r3
 80064ee:	d3b8      	bcc.n	8006462 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80064f0:	2301      	movs	r3, #1
 80064f2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064f4:	e7b5      	b.n	8006462 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80064f6:	4b17      	ldr	r3, [pc, #92]	@ (8006554 <xTaskIncrementTick+0x168>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064fc:	4914      	ldr	r1, [pc, #80]	@ (8006550 <xTaskIncrementTick+0x164>)
 80064fe:	4613      	mov	r3, r2
 8006500:	009b      	lsls	r3, r3, #2
 8006502:	4413      	add	r3, r2
 8006504:	009b      	lsls	r3, r3, #2
 8006506:	440b      	add	r3, r1
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	2b01      	cmp	r3, #1
 800650c:	d901      	bls.n	8006512 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800650e:	2301      	movs	r3, #1
 8006510:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006512:	4b11      	ldr	r3, [pc, #68]	@ (8006558 <xTaskIncrementTick+0x16c>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d007      	beq.n	800652a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800651a:	2301      	movs	r3, #1
 800651c:	617b      	str	r3, [r7, #20]
 800651e:	e004      	b.n	800652a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006520:	4b0e      	ldr	r3, [pc, #56]	@ (800655c <xTaskIncrementTick+0x170>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	3301      	adds	r3, #1
 8006526:	4a0d      	ldr	r2, [pc, #52]	@ (800655c <xTaskIncrementTick+0x170>)
 8006528:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800652a:	697b      	ldr	r3, [r7, #20]
}
 800652c:	4618      	mov	r0, r3
 800652e:	3718      	adds	r7, #24
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}
 8006534:	20000e98 	.word	0x20000e98
 8006538:	20000e74 	.word	0x20000e74
 800653c:	20000e28 	.word	0x20000e28
 8006540:	20000e2c 	.word	0x20000e2c
 8006544:	20000e88 	.word	0x20000e88
 8006548:	20000e90 	.word	0x20000e90
 800654c:	20000e78 	.word	0x20000e78
 8006550:	200009a0 	.word	0x200009a0
 8006554:	2000099c 	.word	0x2000099c
 8006558:	20000e84 	.word	0x20000e84
 800655c:	20000e80 	.word	0x20000e80

08006560 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006560:	b480      	push	{r7}
 8006562:	b085      	sub	sp, #20
 8006564:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006566:	4b2b      	ldr	r3, [pc, #172]	@ (8006614 <vTaskSwitchContext+0xb4>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d003      	beq.n	8006576 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800656e:	4b2a      	ldr	r3, [pc, #168]	@ (8006618 <vTaskSwitchContext+0xb8>)
 8006570:	2201      	movs	r2, #1
 8006572:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006574:	e047      	b.n	8006606 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006576:	4b28      	ldr	r3, [pc, #160]	@ (8006618 <vTaskSwitchContext+0xb8>)
 8006578:	2200      	movs	r2, #0
 800657a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800657c:	4b27      	ldr	r3, [pc, #156]	@ (800661c <vTaskSwitchContext+0xbc>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	60fb      	str	r3, [r7, #12]
 8006582:	e011      	b.n	80065a8 <vTaskSwitchContext+0x48>
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d10b      	bne.n	80065a2 <vTaskSwitchContext+0x42>
	__asm volatile
 800658a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800658e:	f383 8811 	msr	BASEPRI, r3
 8006592:	f3bf 8f6f 	isb	sy
 8006596:	f3bf 8f4f 	dsb	sy
 800659a:	607b      	str	r3, [r7, #4]
}
 800659c:	bf00      	nop
 800659e:	bf00      	nop
 80065a0:	e7fd      	b.n	800659e <vTaskSwitchContext+0x3e>
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	3b01      	subs	r3, #1
 80065a6:	60fb      	str	r3, [r7, #12]
 80065a8:	491d      	ldr	r1, [pc, #116]	@ (8006620 <vTaskSwitchContext+0xc0>)
 80065aa:	68fa      	ldr	r2, [r7, #12]
 80065ac:	4613      	mov	r3, r2
 80065ae:	009b      	lsls	r3, r3, #2
 80065b0:	4413      	add	r3, r2
 80065b2:	009b      	lsls	r3, r3, #2
 80065b4:	440b      	add	r3, r1
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d0e3      	beq.n	8006584 <vTaskSwitchContext+0x24>
 80065bc:	68fa      	ldr	r2, [r7, #12]
 80065be:	4613      	mov	r3, r2
 80065c0:	009b      	lsls	r3, r3, #2
 80065c2:	4413      	add	r3, r2
 80065c4:	009b      	lsls	r3, r3, #2
 80065c6:	4a16      	ldr	r2, [pc, #88]	@ (8006620 <vTaskSwitchContext+0xc0>)
 80065c8:	4413      	add	r3, r2
 80065ca:	60bb      	str	r3, [r7, #8]
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	685a      	ldr	r2, [r3, #4]
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	605a      	str	r2, [r3, #4]
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	685a      	ldr	r2, [r3, #4]
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	3308      	adds	r3, #8
 80065de:	429a      	cmp	r2, r3
 80065e0:	d104      	bne.n	80065ec <vTaskSwitchContext+0x8c>
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	685a      	ldr	r2, [r3, #4]
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	605a      	str	r2, [r3, #4]
 80065ec:	68bb      	ldr	r3, [r7, #8]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	4a0c      	ldr	r2, [pc, #48]	@ (8006624 <vTaskSwitchContext+0xc4>)
 80065f4:	6013      	str	r3, [r2, #0]
 80065f6:	4a09      	ldr	r2, [pc, #36]	@ (800661c <vTaskSwitchContext+0xbc>)
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80065fc:	4b09      	ldr	r3, [pc, #36]	@ (8006624 <vTaskSwitchContext+0xc4>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	3354      	adds	r3, #84	@ 0x54
 8006602:	4a09      	ldr	r2, [pc, #36]	@ (8006628 <vTaskSwitchContext+0xc8>)
 8006604:	6013      	str	r3, [r2, #0]
}
 8006606:	bf00      	nop
 8006608:	3714      	adds	r7, #20
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	20000e98 	.word	0x20000e98
 8006618:	20000e84 	.word	0x20000e84
 800661c:	20000e78 	.word	0x20000e78
 8006620:	200009a0 	.word	0x200009a0
 8006624:	2000099c 	.word	0x2000099c
 8006628:	2000001c 	.word	0x2000001c

0800662c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b084      	sub	sp, #16
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d10b      	bne.n	8006654 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800663c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006640:	f383 8811 	msr	BASEPRI, r3
 8006644:	f3bf 8f6f 	isb	sy
 8006648:	f3bf 8f4f 	dsb	sy
 800664c:	60fb      	str	r3, [r7, #12]
}
 800664e:	bf00      	nop
 8006650:	bf00      	nop
 8006652:	e7fd      	b.n	8006650 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006654:	4b07      	ldr	r3, [pc, #28]	@ (8006674 <vTaskPlaceOnEventList+0x48>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	3318      	adds	r3, #24
 800665a:	4619      	mov	r1, r3
 800665c:	6878      	ldr	r0, [r7, #4]
 800665e:	f7fe fb4c 	bl	8004cfa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006662:	2101      	movs	r1, #1
 8006664:	6838      	ldr	r0, [r7, #0]
 8006666:	f000 fb87 	bl	8006d78 <prvAddCurrentTaskToDelayedList>
}
 800666a:	bf00      	nop
 800666c:	3710      	adds	r7, #16
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
 8006672:	bf00      	nop
 8006674:	2000099c 	.word	0x2000099c

08006678 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006678:	b580      	push	{r7, lr}
 800667a:	b086      	sub	sp, #24
 800667c:	af00      	add	r7, sp, #0
 800667e:	60f8      	str	r0, [r7, #12]
 8006680:	60b9      	str	r1, [r7, #8]
 8006682:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2b00      	cmp	r3, #0
 8006688:	d10b      	bne.n	80066a2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800668a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800668e:	f383 8811 	msr	BASEPRI, r3
 8006692:	f3bf 8f6f 	isb	sy
 8006696:	f3bf 8f4f 	dsb	sy
 800669a:	617b      	str	r3, [r7, #20]
}
 800669c:	bf00      	nop
 800669e:	bf00      	nop
 80066a0:	e7fd      	b.n	800669e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80066a2:	4b0a      	ldr	r3, [pc, #40]	@ (80066cc <vTaskPlaceOnEventListRestricted+0x54>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	3318      	adds	r3, #24
 80066a8:	4619      	mov	r1, r3
 80066aa:	68f8      	ldr	r0, [r7, #12]
 80066ac:	f7fe fb01 	bl	8004cb2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d002      	beq.n	80066bc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80066b6:	f04f 33ff 	mov.w	r3, #4294967295
 80066ba:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80066bc:	6879      	ldr	r1, [r7, #4]
 80066be:	68b8      	ldr	r0, [r7, #8]
 80066c0:	f000 fb5a 	bl	8006d78 <prvAddCurrentTaskToDelayedList>
	}
 80066c4:	bf00      	nop
 80066c6:	3718      	adds	r7, #24
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}
 80066cc:	2000099c 	.word	0x2000099c

080066d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b086      	sub	sp, #24
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	68db      	ldr	r3, [r3, #12]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d10b      	bne.n	80066fe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80066e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ea:	f383 8811 	msr	BASEPRI, r3
 80066ee:	f3bf 8f6f 	isb	sy
 80066f2:	f3bf 8f4f 	dsb	sy
 80066f6:	60fb      	str	r3, [r7, #12]
}
 80066f8:	bf00      	nop
 80066fa:	bf00      	nop
 80066fc:	e7fd      	b.n	80066fa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	3318      	adds	r3, #24
 8006702:	4618      	mov	r0, r3
 8006704:	f7fe fb32 	bl	8004d6c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006708:	4b1d      	ldr	r3, [pc, #116]	@ (8006780 <xTaskRemoveFromEventList+0xb0>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d11d      	bne.n	800674c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	3304      	adds	r3, #4
 8006714:	4618      	mov	r0, r3
 8006716:	f7fe fb29 	bl	8004d6c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800671e:	4b19      	ldr	r3, [pc, #100]	@ (8006784 <xTaskRemoveFromEventList+0xb4>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	429a      	cmp	r2, r3
 8006724:	d903      	bls.n	800672e <xTaskRemoveFromEventList+0x5e>
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800672a:	4a16      	ldr	r2, [pc, #88]	@ (8006784 <xTaskRemoveFromEventList+0xb4>)
 800672c:	6013      	str	r3, [r2, #0]
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006732:	4613      	mov	r3, r2
 8006734:	009b      	lsls	r3, r3, #2
 8006736:	4413      	add	r3, r2
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	4a13      	ldr	r2, [pc, #76]	@ (8006788 <xTaskRemoveFromEventList+0xb8>)
 800673c:	441a      	add	r2, r3
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	3304      	adds	r3, #4
 8006742:	4619      	mov	r1, r3
 8006744:	4610      	mov	r0, r2
 8006746:	f7fe fab4 	bl	8004cb2 <vListInsertEnd>
 800674a:	e005      	b.n	8006758 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	3318      	adds	r3, #24
 8006750:	4619      	mov	r1, r3
 8006752:	480e      	ldr	r0, [pc, #56]	@ (800678c <xTaskRemoveFromEventList+0xbc>)
 8006754:	f7fe faad 	bl	8004cb2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800675c:	4b0c      	ldr	r3, [pc, #48]	@ (8006790 <xTaskRemoveFromEventList+0xc0>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006762:	429a      	cmp	r2, r3
 8006764:	d905      	bls.n	8006772 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006766:	2301      	movs	r3, #1
 8006768:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800676a:	4b0a      	ldr	r3, [pc, #40]	@ (8006794 <xTaskRemoveFromEventList+0xc4>)
 800676c:	2201      	movs	r2, #1
 800676e:	601a      	str	r2, [r3, #0]
 8006770:	e001      	b.n	8006776 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006772:	2300      	movs	r3, #0
 8006774:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006776:	697b      	ldr	r3, [r7, #20]
}
 8006778:	4618      	mov	r0, r3
 800677a:	3718      	adds	r7, #24
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}
 8006780:	20000e98 	.word	0x20000e98
 8006784:	20000e78 	.word	0x20000e78
 8006788:	200009a0 	.word	0x200009a0
 800678c:	20000e30 	.word	0x20000e30
 8006790:	2000099c 	.word	0x2000099c
 8006794:	20000e84 	.word	0x20000e84

08006798 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006798:	b480      	push	{r7}
 800679a:	b083      	sub	sp, #12
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80067a0:	4b06      	ldr	r3, [pc, #24]	@ (80067bc <vTaskInternalSetTimeOutState+0x24>)
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80067a8:	4b05      	ldr	r3, [pc, #20]	@ (80067c0 <vTaskInternalSetTimeOutState+0x28>)
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	605a      	str	r2, [r3, #4]
}
 80067b0:	bf00      	nop
 80067b2:	370c      	adds	r7, #12
 80067b4:	46bd      	mov	sp, r7
 80067b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ba:	4770      	bx	lr
 80067bc:	20000e88 	.word	0x20000e88
 80067c0:	20000e74 	.word	0x20000e74

080067c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b088      	sub	sp, #32
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
 80067cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d10b      	bne.n	80067ec <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80067d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d8:	f383 8811 	msr	BASEPRI, r3
 80067dc:	f3bf 8f6f 	isb	sy
 80067e0:	f3bf 8f4f 	dsb	sy
 80067e4:	613b      	str	r3, [r7, #16]
}
 80067e6:	bf00      	nop
 80067e8:	bf00      	nop
 80067ea:	e7fd      	b.n	80067e8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d10b      	bne.n	800680a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80067f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f6:	f383 8811 	msr	BASEPRI, r3
 80067fa:	f3bf 8f6f 	isb	sy
 80067fe:	f3bf 8f4f 	dsb	sy
 8006802:	60fb      	str	r3, [r7, #12]
}
 8006804:	bf00      	nop
 8006806:	bf00      	nop
 8006808:	e7fd      	b.n	8006806 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800680a:	f000 ff95 	bl	8007738 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800680e:	4b1d      	ldr	r3, [pc, #116]	@ (8006884 <xTaskCheckForTimeOut+0xc0>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	69ba      	ldr	r2, [r7, #24]
 800681a:	1ad3      	subs	r3, r2, r3
 800681c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006826:	d102      	bne.n	800682e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006828:	2300      	movs	r3, #0
 800682a:	61fb      	str	r3, [r7, #28]
 800682c:	e023      	b.n	8006876 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	4b15      	ldr	r3, [pc, #84]	@ (8006888 <xTaskCheckForTimeOut+0xc4>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	429a      	cmp	r2, r3
 8006838:	d007      	beq.n	800684a <xTaskCheckForTimeOut+0x86>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	69ba      	ldr	r2, [r7, #24]
 8006840:	429a      	cmp	r2, r3
 8006842:	d302      	bcc.n	800684a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006844:	2301      	movs	r3, #1
 8006846:	61fb      	str	r3, [r7, #28]
 8006848:	e015      	b.n	8006876 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	697a      	ldr	r2, [r7, #20]
 8006850:	429a      	cmp	r2, r3
 8006852:	d20b      	bcs.n	800686c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	1ad2      	subs	r2, r2, r3
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f7ff ff99 	bl	8006798 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006866:	2300      	movs	r3, #0
 8006868:	61fb      	str	r3, [r7, #28]
 800686a:	e004      	b.n	8006876 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	2200      	movs	r2, #0
 8006870:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006872:	2301      	movs	r3, #1
 8006874:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006876:	f000 ff91 	bl	800779c <vPortExitCritical>

	return xReturn;
 800687a:	69fb      	ldr	r3, [r7, #28]
}
 800687c:	4618      	mov	r0, r3
 800687e:	3720      	adds	r7, #32
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}
 8006884:	20000e74 	.word	0x20000e74
 8006888:	20000e88 	.word	0x20000e88

0800688c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800688c:	b480      	push	{r7}
 800688e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006890:	4b03      	ldr	r3, [pc, #12]	@ (80068a0 <vTaskMissedYield+0x14>)
 8006892:	2201      	movs	r2, #1
 8006894:	601a      	str	r2, [r3, #0]
}
 8006896:	bf00      	nop
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr
 80068a0:	20000e84 	.word	0x20000e84

080068a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b082      	sub	sp, #8
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80068ac:	f000 f852 	bl	8006954 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80068b0:	4b06      	ldr	r3, [pc, #24]	@ (80068cc <prvIdleTask+0x28>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d9f9      	bls.n	80068ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80068b8:	4b05      	ldr	r3, [pc, #20]	@ (80068d0 <prvIdleTask+0x2c>)
 80068ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068be:	601a      	str	r2, [r3, #0]
 80068c0:	f3bf 8f4f 	dsb	sy
 80068c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80068c8:	e7f0      	b.n	80068ac <prvIdleTask+0x8>
 80068ca:	bf00      	nop
 80068cc:	200009a0 	.word	0x200009a0
 80068d0:	e000ed04 	.word	0xe000ed04

080068d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b082      	sub	sp, #8
 80068d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80068da:	2300      	movs	r3, #0
 80068dc:	607b      	str	r3, [r7, #4]
 80068de:	e00c      	b.n	80068fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	4613      	mov	r3, r2
 80068e4:	009b      	lsls	r3, r3, #2
 80068e6:	4413      	add	r3, r2
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	4a12      	ldr	r2, [pc, #72]	@ (8006934 <prvInitialiseTaskLists+0x60>)
 80068ec:	4413      	add	r3, r2
 80068ee:	4618      	mov	r0, r3
 80068f0:	f7fe f9b2 	bl	8004c58 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	3301      	adds	r3, #1
 80068f8:	607b      	str	r3, [r7, #4]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2b37      	cmp	r3, #55	@ 0x37
 80068fe:	d9ef      	bls.n	80068e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006900:	480d      	ldr	r0, [pc, #52]	@ (8006938 <prvInitialiseTaskLists+0x64>)
 8006902:	f7fe f9a9 	bl	8004c58 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006906:	480d      	ldr	r0, [pc, #52]	@ (800693c <prvInitialiseTaskLists+0x68>)
 8006908:	f7fe f9a6 	bl	8004c58 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800690c:	480c      	ldr	r0, [pc, #48]	@ (8006940 <prvInitialiseTaskLists+0x6c>)
 800690e:	f7fe f9a3 	bl	8004c58 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006912:	480c      	ldr	r0, [pc, #48]	@ (8006944 <prvInitialiseTaskLists+0x70>)
 8006914:	f7fe f9a0 	bl	8004c58 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006918:	480b      	ldr	r0, [pc, #44]	@ (8006948 <prvInitialiseTaskLists+0x74>)
 800691a:	f7fe f99d 	bl	8004c58 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800691e:	4b0b      	ldr	r3, [pc, #44]	@ (800694c <prvInitialiseTaskLists+0x78>)
 8006920:	4a05      	ldr	r2, [pc, #20]	@ (8006938 <prvInitialiseTaskLists+0x64>)
 8006922:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006924:	4b0a      	ldr	r3, [pc, #40]	@ (8006950 <prvInitialiseTaskLists+0x7c>)
 8006926:	4a05      	ldr	r2, [pc, #20]	@ (800693c <prvInitialiseTaskLists+0x68>)
 8006928:	601a      	str	r2, [r3, #0]
}
 800692a:	bf00      	nop
 800692c:	3708      	adds	r7, #8
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}
 8006932:	bf00      	nop
 8006934:	200009a0 	.word	0x200009a0
 8006938:	20000e00 	.word	0x20000e00
 800693c:	20000e14 	.word	0x20000e14
 8006940:	20000e30 	.word	0x20000e30
 8006944:	20000e44 	.word	0x20000e44
 8006948:	20000e5c 	.word	0x20000e5c
 800694c:	20000e28 	.word	0x20000e28
 8006950:	20000e2c 	.word	0x20000e2c

08006954 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b082      	sub	sp, #8
 8006958:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800695a:	e019      	b.n	8006990 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800695c:	f000 feec 	bl	8007738 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006960:	4b10      	ldr	r3, [pc, #64]	@ (80069a4 <prvCheckTasksWaitingTermination+0x50>)
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	68db      	ldr	r3, [r3, #12]
 8006966:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	3304      	adds	r3, #4
 800696c:	4618      	mov	r0, r3
 800696e:	f7fe f9fd 	bl	8004d6c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006972:	4b0d      	ldr	r3, [pc, #52]	@ (80069a8 <prvCheckTasksWaitingTermination+0x54>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	3b01      	subs	r3, #1
 8006978:	4a0b      	ldr	r2, [pc, #44]	@ (80069a8 <prvCheckTasksWaitingTermination+0x54>)
 800697a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800697c:	4b0b      	ldr	r3, [pc, #44]	@ (80069ac <prvCheckTasksWaitingTermination+0x58>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	3b01      	subs	r3, #1
 8006982:	4a0a      	ldr	r2, [pc, #40]	@ (80069ac <prvCheckTasksWaitingTermination+0x58>)
 8006984:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006986:	f000 ff09 	bl	800779c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f000 f810 	bl	80069b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006990:	4b06      	ldr	r3, [pc, #24]	@ (80069ac <prvCheckTasksWaitingTermination+0x58>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d1e1      	bne.n	800695c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006998:	bf00      	nop
 800699a:	bf00      	nop
 800699c:	3708      	adds	r7, #8
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	bf00      	nop
 80069a4:	20000e44 	.word	0x20000e44
 80069a8:	20000e70 	.word	0x20000e70
 80069ac:	20000e58 	.word	0x20000e58

080069b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	3354      	adds	r3, #84	@ 0x54
 80069bc:	4618      	mov	r0, r3
 80069be:	f001 fc1b 	bl	80081f8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d108      	bne.n	80069de <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069d0:	4618      	mov	r0, r3
 80069d2:	f001 f8a1 	bl	8007b18 <vPortFree>
				vPortFree( pxTCB );
 80069d6:	6878      	ldr	r0, [r7, #4]
 80069d8:	f001 f89e 	bl	8007b18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80069dc:	e019      	b.n	8006a12 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d103      	bne.n	80069f0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f001 f895 	bl	8007b18 <vPortFree>
	}
 80069ee:	e010      	b.n	8006a12 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80069f6:	2b02      	cmp	r3, #2
 80069f8:	d00b      	beq.n	8006a12 <prvDeleteTCB+0x62>
	__asm volatile
 80069fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069fe:	f383 8811 	msr	BASEPRI, r3
 8006a02:	f3bf 8f6f 	isb	sy
 8006a06:	f3bf 8f4f 	dsb	sy
 8006a0a:	60fb      	str	r3, [r7, #12]
}
 8006a0c:	bf00      	nop
 8006a0e:	bf00      	nop
 8006a10:	e7fd      	b.n	8006a0e <prvDeleteTCB+0x5e>
	}
 8006a12:	bf00      	nop
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
	...

08006a1c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a22:	4b0c      	ldr	r3, [pc, #48]	@ (8006a54 <prvResetNextTaskUnblockTime+0x38>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d104      	bne.n	8006a36 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8006a58 <prvResetNextTaskUnblockTime+0x3c>)
 8006a2e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a32:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006a34:	e008      	b.n	8006a48 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a36:	4b07      	ldr	r3, [pc, #28]	@ (8006a54 <prvResetNextTaskUnblockTime+0x38>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	4a04      	ldr	r2, [pc, #16]	@ (8006a58 <prvResetNextTaskUnblockTime+0x3c>)
 8006a46:	6013      	str	r3, [r2, #0]
}
 8006a48:	bf00      	nop
 8006a4a:	370c      	adds	r7, #12
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a52:	4770      	bx	lr
 8006a54:	20000e28 	.word	0x20000e28
 8006a58:	20000e90 	.word	0x20000e90

08006a5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b083      	sub	sp, #12
 8006a60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006a62:	4b0b      	ldr	r3, [pc, #44]	@ (8006a90 <xTaskGetSchedulerState+0x34>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d102      	bne.n	8006a70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	607b      	str	r3, [r7, #4]
 8006a6e:	e008      	b.n	8006a82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a70:	4b08      	ldr	r3, [pc, #32]	@ (8006a94 <xTaskGetSchedulerState+0x38>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d102      	bne.n	8006a7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006a78:	2302      	movs	r3, #2
 8006a7a:	607b      	str	r3, [r7, #4]
 8006a7c:	e001      	b.n	8006a82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006a7e:	2300      	movs	r3, #0
 8006a80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006a82:	687b      	ldr	r3, [r7, #4]
	}
 8006a84:	4618      	mov	r0, r3
 8006a86:	370c      	adds	r7, #12
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr
 8006a90:	20000e7c 	.word	0x20000e7c
 8006a94:	20000e98 	.word	0x20000e98

08006a98 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b084      	sub	sp, #16
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d051      	beq.n	8006b52 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ab2:	4b2a      	ldr	r3, [pc, #168]	@ (8006b5c <xTaskPriorityInherit+0xc4>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d241      	bcs.n	8006b40 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	699b      	ldr	r3, [r3, #24]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	db06      	blt.n	8006ad2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ac4:	4b25      	ldr	r3, [pc, #148]	@ (8006b5c <xTaskPriorityInherit+0xc4>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aca:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	6959      	ldr	r1, [r3, #20]
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ada:	4613      	mov	r3, r2
 8006adc:	009b      	lsls	r3, r3, #2
 8006ade:	4413      	add	r3, r2
 8006ae0:	009b      	lsls	r3, r3, #2
 8006ae2:	4a1f      	ldr	r2, [pc, #124]	@ (8006b60 <xTaskPriorityInherit+0xc8>)
 8006ae4:	4413      	add	r3, r2
 8006ae6:	4299      	cmp	r1, r3
 8006ae8:	d122      	bne.n	8006b30 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	3304      	adds	r3, #4
 8006aee:	4618      	mov	r0, r3
 8006af0:	f7fe f93c 	bl	8004d6c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006af4:	4b19      	ldr	r3, [pc, #100]	@ (8006b5c <xTaskPriorityInherit+0xc4>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b02:	4b18      	ldr	r3, [pc, #96]	@ (8006b64 <xTaskPriorityInherit+0xcc>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	429a      	cmp	r2, r3
 8006b08:	d903      	bls.n	8006b12 <xTaskPriorityInherit+0x7a>
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b0e:	4a15      	ldr	r2, [pc, #84]	@ (8006b64 <xTaskPriorityInherit+0xcc>)
 8006b10:	6013      	str	r3, [r2, #0]
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b16:	4613      	mov	r3, r2
 8006b18:	009b      	lsls	r3, r3, #2
 8006b1a:	4413      	add	r3, r2
 8006b1c:	009b      	lsls	r3, r3, #2
 8006b1e:	4a10      	ldr	r2, [pc, #64]	@ (8006b60 <xTaskPriorityInherit+0xc8>)
 8006b20:	441a      	add	r2, r3
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	3304      	adds	r3, #4
 8006b26:	4619      	mov	r1, r3
 8006b28:	4610      	mov	r0, r2
 8006b2a:	f7fe f8c2 	bl	8004cb2 <vListInsertEnd>
 8006b2e:	e004      	b.n	8006b3a <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006b30:	4b0a      	ldr	r3, [pc, #40]	@ (8006b5c <xTaskPriorityInherit+0xc4>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	60fb      	str	r3, [r7, #12]
 8006b3e:	e008      	b.n	8006b52 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006b44:	4b05      	ldr	r3, [pc, #20]	@ (8006b5c <xTaskPriorityInherit+0xc4>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d201      	bcs.n	8006b52 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006b52:	68fb      	ldr	r3, [r7, #12]
	}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3710      	adds	r7, #16
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}
 8006b5c:	2000099c 	.word	0x2000099c
 8006b60:	200009a0 	.word	0x200009a0
 8006b64:	20000e78 	.word	0x20000e78

08006b68 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b086      	sub	sp, #24
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006b74:	2300      	movs	r3, #0
 8006b76:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d058      	beq.n	8006c30 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006b7e:	4b2f      	ldr	r3, [pc, #188]	@ (8006c3c <xTaskPriorityDisinherit+0xd4>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	693a      	ldr	r2, [r7, #16]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d00b      	beq.n	8006ba0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b8c:	f383 8811 	msr	BASEPRI, r3
 8006b90:	f3bf 8f6f 	isb	sy
 8006b94:	f3bf 8f4f 	dsb	sy
 8006b98:	60fb      	str	r3, [r7, #12]
}
 8006b9a:	bf00      	nop
 8006b9c:	bf00      	nop
 8006b9e:	e7fd      	b.n	8006b9c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d10b      	bne.n	8006bc0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bac:	f383 8811 	msr	BASEPRI, r3
 8006bb0:	f3bf 8f6f 	isb	sy
 8006bb4:	f3bf 8f4f 	dsb	sy
 8006bb8:	60bb      	str	r3, [r7, #8]
}
 8006bba:	bf00      	nop
 8006bbc:	bf00      	nop
 8006bbe:	e7fd      	b.n	8006bbc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006bc0:	693b      	ldr	r3, [r7, #16]
 8006bc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bc4:	1e5a      	subs	r2, r3, #1
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bd2:	429a      	cmp	r2, r3
 8006bd4:	d02c      	beq.n	8006c30 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d128      	bne.n	8006c30 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	3304      	adds	r3, #4
 8006be2:	4618      	mov	r0, r3
 8006be4:	f7fe f8c2 	bl	8004d6c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006be8:	693b      	ldr	r3, [r7, #16]
 8006bea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bf4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c00:	4b0f      	ldr	r3, [pc, #60]	@ (8006c40 <xTaskPriorityDisinherit+0xd8>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	429a      	cmp	r2, r3
 8006c06:	d903      	bls.n	8006c10 <xTaskPriorityDisinherit+0xa8>
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c0c:	4a0c      	ldr	r2, [pc, #48]	@ (8006c40 <xTaskPriorityDisinherit+0xd8>)
 8006c0e:	6013      	str	r3, [r2, #0]
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c14:	4613      	mov	r3, r2
 8006c16:	009b      	lsls	r3, r3, #2
 8006c18:	4413      	add	r3, r2
 8006c1a:	009b      	lsls	r3, r3, #2
 8006c1c:	4a09      	ldr	r2, [pc, #36]	@ (8006c44 <xTaskPriorityDisinherit+0xdc>)
 8006c1e:	441a      	add	r2, r3
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	3304      	adds	r3, #4
 8006c24:	4619      	mov	r1, r3
 8006c26:	4610      	mov	r0, r2
 8006c28:	f7fe f843 	bl	8004cb2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006c30:	697b      	ldr	r3, [r7, #20]
	}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3718      	adds	r7, #24
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	bf00      	nop
 8006c3c:	2000099c 	.word	0x2000099c
 8006c40:	20000e78 	.word	0x20000e78
 8006c44:	200009a0 	.word	0x200009a0

08006c48 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b088      	sub	sp, #32
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
 8006c50:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006c56:	2301      	movs	r3, #1
 8006c58:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d06c      	beq.n	8006d3a <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d10b      	bne.n	8006c80 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c6c:	f383 8811 	msr	BASEPRI, r3
 8006c70:	f3bf 8f6f 	isb	sy
 8006c74:	f3bf 8f4f 	dsb	sy
 8006c78:	60fb      	str	r3, [r7, #12]
}
 8006c7a:	bf00      	nop
 8006c7c:	bf00      	nop
 8006c7e:	e7fd      	b.n	8006c7c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006c80:	69bb      	ldr	r3, [r7, #24]
 8006c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c84:	683a      	ldr	r2, [r7, #0]
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d902      	bls.n	8006c90 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	61fb      	str	r3, [r7, #28]
 8006c8e:	e002      	b.n	8006c96 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006c90:	69bb      	ldr	r3, [r7, #24]
 8006c92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c94:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006c96:	69bb      	ldr	r3, [r7, #24]
 8006c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c9a:	69fa      	ldr	r2, [r7, #28]
 8006c9c:	429a      	cmp	r2, r3
 8006c9e:	d04c      	beq.n	8006d3a <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006ca0:	69bb      	ldr	r3, [r7, #24]
 8006ca2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ca4:	697a      	ldr	r2, [r7, #20]
 8006ca6:	429a      	cmp	r2, r3
 8006ca8:	d147      	bne.n	8006d3a <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006caa:	4b26      	ldr	r3, [pc, #152]	@ (8006d44 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	69ba      	ldr	r2, [r7, #24]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d10b      	bne.n	8006ccc <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8006cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb8:	f383 8811 	msr	BASEPRI, r3
 8006cbc:	f3bf 8f6f 	isb	sy
 8006cc0:	f3bf 8f4f 	dsb	sy
 8006cc4:	60bb      	str	r3, [r7, #8]
}
 8006cc6:	bf00      	nop
 8006cc8:	bf00      	nop
 8006cca:	e7fd      	b.n	8006cc8 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006ccc:	69bb      	ldr	r3, [r7, #24]
 8006cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cd0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006cd2:	69bb      	ldr	r3, [r7, #24]
 8006cd4:	69fa      	ldr	r2, [r7, #28]
 8006cd6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006cd8:	69bb      	ldr	r3, [r7, #24]
 8006cda:	699b      	ldr	r3, [r3, #24]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	db04      	blt.n	8006cea <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006ce6:	69bb      	ldr	r3, [r7, #24]
 8006ce8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006cea:	69bb      	ldr	r3, [r7, #24]
 8006cec:	6959      	ldr	r1, [r3, #20]
 8006cee:	693a      	ldr	r2, [r7, #16]
 8006cf0:	4613      	mov	r3, r2
 8006cf2:	009b      	lsls	r3, r3, #2
 8006cf4:	4413      	add	r3, r2
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	4a13      	ldr	r2, [pc, #76]	@ (8006d48 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006cfa:	4413      	add	r3, r2
 8006cfc:	4299      	cmp	r1, r3
 8006cfe:	d11c      	bne.n	8006d3a <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d00:	69bb      	ldr	r3, [r7, #24]
 8006d02:	3304      	adds	r3, #4
 8006d04:	4618      	mov	r0, r3
 8006d06:	f7fe f831 	bl	8004d6c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8006d4c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d903      	bls.n	8006d1e <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8006d16:	69bb      	ldr	r3, [r7, #24]
 8006d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d1a:	4a0c      	ldr	r2, [pc, #48]	@ (8006d4c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006d1c:	6013      	str	r3, [r2, #0]
 8006d1e:	69bb      	ldr	r3, [r7, #24]
 8006d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d22:	4613      	mov	r3, r2
 8006d24:	009b      	lsls	r3, r3, #2
 8006d26:	4413      	add	r3, r2
 8006d28:	009b      	lsls	r3, r3, #2
 8006d2a:	4a07      	ldr	r2, [pc, #28]	@ (8006d48 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006d2c:	441a      	add	r2, r3
 8006d2e:	69bb      	ldr	r3, [r7, #24]
 8006d30:	3304      	adds	r3, #4
 8006d32:	4619      	mov	r1, r3
 8006d34:	4610      	mov	r0, r2
 8006d36:	f7fd ffbc 	bl	8004cb2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006d3a:	bf00      	nop
 8006d3c:	3720      	adds	r7, #32
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	2000099c 	.word	0x2000099c
 8006d48:	200009a0 	.word	0x200009a0
 8006d4c:	20000e78 	.word	0x20000e78

08006d50 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006d50:	b480      	push	{r7}
 8006d52:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006d54:	4b07      	ldr	r3, [pc, #28]	@ (8006d74 <pvTaskIncrementMutexHeldCount+0x24>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d004      	beq.n	8006d66 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006d5c:	4b05      	ldr	r3, [pc, #20]	@ (8006d74 <pvTaskIncrementMutexHeldCount+0x24>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006d62:	3201      	adds	r2, #1
 8006d64:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006d66:	4b03      	ldr	r3, [pc, #12]	@ (8006d74 <pvTaskIncrementMutexHeldCount+0x24>)
 8006d68:	681b      	ldr	r3, [r3, #0]
	}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr
 8006d74:	2000099c 	.word	0x2000099c

08006d78 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b084      	sub	sp, #16
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006d82:	4b21      	ldr	r3, [pc, #132]	@ (8006e08 <prvAddCurrentTaskToDelayedList+0x90>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006d88:	4b20      	ldr	r3, [pc, #128]	@ (8006e0c <prvAddCurrentTaskToDelayedList+0x94>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	3304      	adds	r3, #4
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f7fd ffec 	bl	8004d6c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d9a:	d10a      	bne.n	8006db2 <prvAddCurrentTaskToDelayedList+0x3a>
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d007      	beq.n	8006db2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006da2:	4b1a      	ldr	r3, [pc, #104]	@ (8006e0c <prvAddCurrentTaskToDelayedList+0x94>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	3304      	adds	r3, #4
 8006da8:	4619      	mov	r1, r3
 8006daa:	4819      	ldr	r0, [pc, #100]	@ (8006e10 <prvAddCurrentTaskToDelayedList+0x98>)
 8006dac:	f7fd ff81 	bl	8004cb2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006db0:	e026      	b.n	8006e00 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006db2:	68fa      	ldr	r2, [r7, #12]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	4413      	add	r3, r2
 8006db8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006dba:	4b14      	ldr	r3, [pc, #80]	@ (8006e0c <prvAddCurrentTaskToDelayedList+0x94>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	68ba      	ldr	r2, [r7, #8]
 8006dc0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006dc2:	68ba      	ldr	r2, [r7, #8]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	d209      	bcs.n	8006dde <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006dca:	4b12      	ldr	r3, [pc, #72]	@ (8006e14 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006dcc:	681a      	ldr	r2, [r3, #0]
 8006dce:	4b0f      	ldr	r3, [pc, #60]	@ (8006e0c <prvAddCurrentTaskToDelayedList+0x94>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	3304      	adds	r3, #4
 8006dd4:	4619      	mov	r1, r3
 8006dd6:	4610      	mov	r0, r2
 8006dd8:	f7fd ff8f 	bl	8004cfa <vListInsert>
}
 8006ddc:	e010      	b.n	8006e00 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006dde:	4b0e      	ldr	r3, [pc, #56]	@ (8006e18 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	4b0a      	ldr	r3, [pc, #40]	@ (8006e0c <prvAddCurrentTaskToDelayedList+0x94>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	3304      	adds	r3, #4
 8006de8:	4619      	mov	r1, r3
 8006dea:	4610      	mov	r0, r2
 8006dec:	f7fd ff85 	bl	8004cfa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006df0:	4b0a      	ldr	r3, [pc, #40]	@ (8006e1c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	68ba      	ldr	r2, [r7, #8]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d202      	bcs.n	8006e00 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006dfa:	4a08      	ldr	r2, [pc, #32]	@ (8006e1c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	6013      	str	r3, [r2, #0]
}
 8006e00:	bf00      	nop
 8006e02:	3710      	adds	r7, #16
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}
 8006e08:	20000e74 	.word	0x20000e74
 8006e0c:	2000099c 	.word	0x2000099c
 8006e10:	20000e5c 	.word	0x20000e5c
 8006e14:	20000e2c 	.word	0x20000e2c
 8006e18:	20000e28 	.word	0x20000e28
 8006e1c:	20000e90 	.word	0x20000e90

08006e20 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b08a      	sub	sp, #40	@ 0x28
 8006e24:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006e26:	2300      	movs	r3, #0
 8006e28:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006e2a:	f000 fb13 	bl	8007454 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006e2e:	4b1d      	ldr	r3, [pc, #116]	@ (8006ea4 <xTimerCreateTimerTask+0x84>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d021      	beq.n	8006e7a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006e36:	2300      	movs	r3, #0
 8006e38:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006e3e:	1d3a      	adds	r2, r7, #4
 8006e40:	f107 0108 	add.w	r1, r7, #8
 8006e44:	f107 030c 	add.w	r3, r7, #12
 8006e48:	4618      	mov	r0, r3
 8006e4a:	f7fd feeb 	bl	8004c24 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006e4e:	6879      	ldr	r1, [r7, #4]
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	68fa      	ldr	r2, [r7, #12]
 8006e54:	9202      	str	r2, [sp, #8]
 8006e56:	9301      	str	r3, [sp, #4]
 8006e58:	2302      	movs	r3, #2
 8006e5a:	9300      	str	r3, [sp, #0]
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	460a      	mov	r2, r1
 8006e60:	4911      	ldr	r1, [pc, #68]	@ (8006ea8 <xTimerCreateTimerTask+0x88>)
 8006e62:	4812      	ldr	r0, [pc, #72]	@ (8006eac <xTimerCreateTimerTask+0x8c>)
 8006e64:	f7fe ffd8 	bl	8005e18 <xTaskCreateStatic>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	4a11      	ldr	r2, [pc, #68]	@ (8006eb0 <xTimerCreateTimerTask+0x90>)
 8006e6c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006e6e:	4b10      	ldr	r3, [pc, #64]	@ (8006eb0 <xTimerCreateTimerTask+0x90>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d001      	beq.n	8006e7a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006e76:	2301      	movs	r3, #1
 8006e78:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d10b      	bne.n	8006e98 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e84:	f383 8811 	msr	BASEPRI, r3
 8006e88:	f3bf 8f6f 	isb	sy
 8006e8c:	f3bf 8f4f 	dsb	sy
 8006e90:	613b      	str	r3, [r7, #16]
}
 8006e92:	bf00      	nop
 8006e94:	bf00      	nop
 8006e96:	e7fd      	b.n	8006e94 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006e98:	697b      	ldr	r3, [r7, #20]
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3718      	adds	r7, #24
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	20000ecc 	.word	0x20000ecc
 8006ea8:	0800986c 	.word	0x0800986c
 8006eac:	08006fed 	.word	0x08006fed
 8006eb0:	20000ed0 	.word	0x20000ed0

08006eb4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b08a      	sub	sp, #40	@ 0x28
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	607a      	str	r2, [r7, #4]
 8006ec0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d10b      	bne.n	8006ee4 <xTimerGenericCommand+0x30>
	__asm volatile
 8006ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ed0:	f383 8811 	msr	BASEPRI, r3
 8006ed4:	f3bf 8f6f 	isb	sy
 8006ed8:	f3bf 8f4f 	dsb	sy
 8006edc:	623b      	str	r3, [r7, #32]
}
 8006ede:	bf00      	nop
 8006ee0:	bf00      	nop
 8006ee2:	e7fd      	b.n	8006ee0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006ee4:	4b19      	ldr	r3, [pc, #100]	@ (8006f4c <xTimerGenericCommand+0x98>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d02a      	beq.n	8006f42 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	2b05      	cmp	r3, #5
 8006efc:	dc18      	bgt.n	8006f30 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006efe:	f7ff fdad 	bl	8006a5c <xTaskGetSchedulerState>
 8006f02:	4603      	mov	r3, r0
 8006f04:	2b02      	cmp	r3, #2
 8006f06:	d109      	bne.n	8006f1c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006f08:	4b10      	ldr	r3, [pc, #64]	@ (8006f4c <xTimerGenericCommand+0x98>)
 8006f0a:	6818      	ldr	r0, [r3, #0]
 8006f0c:	f107 0110 	add.w	r1, r7, #16
 8006f10:	2300      	movs	r3, #0
 8006f12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f14:	f7fe f908 	bl	8005128 <xQueueGenericSend>
 8006f18:	6278      	str	r0, [r7, #36]	@ 0x24
 8006f1a:	e012      	b.n	8006f42 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8006f4c <xTimerGenericCommand+0x98>)
 8006f1e:	6818      	ldr	r0, [r3, #0]
 8006f20:	f107 0110 	add.w	r1, r7, #16
 8006f24:	2300      	movs	r3, #0
 8006f26:	2200      	movs	r2, #0
 8006f28:	f7fe f8fe 	bl	8005128 <xQueueGenericSend>
 8006f2c:	6278      	str	r0, [r7, #36]	@ 0x24
 8006f2e:	e008      	b.n	8006f42 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006f30:	4b06      	ldr	r3, [pc, #24]	@ (8006f4c <xTimerGenericCommand+0x98>)
 8006f32:	6818      	ldr	r0, [r3, #0]
 8006f34:	f107 0110 	add.w	r1, r7, #16
 8006f38:	2300      	movs	r3, #0
 8006f3a:	683a      	ldr	r2, [r7, #0]
 8006f3c:	f7fe f9f6 	bl	800532c <xQueueGenericSendFromISR>
 8006f40:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3728      	adds	r7, #40	@ 0x28
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}
 8006f4c:	20000ecc 	.word	0x20000ecc

08006f50 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b088      	sub	sp, #32
 8006f54:	af02      	add	r7, sp, #8
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f5a:	4b23      	ldr	r3, [pc, #140]	@ (8006fe8 <prvProcessExpiredTimer+0x98>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	68db      	ldr	r3, [r3, #12]
 8006f60:	68db      	ldr	r3, [r3, #12]
 8006f62:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	3304      	adds	r3, #4
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f7fd feff 	bl	8004d6c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f74:	f003 0304 	and.w	r3, r3, #4
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d023      	beq.n	8006fc4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	699a      	ldr	r2, [r3, #24]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	18d1      	adds	r1, r2, r3
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	683a      	ldr	r2, [r7, #0]
 8006f88:	6978      	ldr	r0, [r7, #20]
 8006f8a:	f000 f8d5 	bl	8007138 <prvInsertTimerInActiveList>
 8006f8e:	4603      	mov	r3, r0
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d020      	beq.n	8006fd6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006f94:	2300      	movs	r3, #0
 8006f96:	9300      	str	r3, [sp, #0]
 8006f98:	2300      	movs	r3, #0
 8006f9a:	687a      	ldr	r2, [r7, #4]
 8006f9c:	2100      	movs	r1, #0
 8006f9e:	6978      	ldr	r0, [r7, #20]
 8006fa0:	f7ff ff88 	bl	8006eb4 <xTimerGenericCommand>
 8006fa4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d114      	bne.n	8006fd6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fb0:	f383 8811 	msr	BASEPRI, r3
 8006fb4:	f3bf 8f6f 	isb	sy
 8006fb8:	f3bf 8f4f 	dsb	sy
 8006fbc:	60fb      	str	r3, [r7, #12]
}
 8006fbe:	bf00      	nop
 8006fc0:	bf00      	nop
 8006fc2:	e7fd      	b.n	8006fc0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006fc4:	697b      	ldr	r3, [r7, #20]
 8006fc6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006fca:	f023 0301 	bic.w	r3, r3, #1
 8006fce:	b2da      	uxtb	r2, r3
 8006fd0:	697b      	ldr	r3, [r7, #20]
 8006fd2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	6a1b      	ldr	r3, [r3, #32]
 8006fda:	6978      	ldr	r0, [r7, #20]
 8006fdc:	4798      	blx	r3
}
 8006fde:	bf00      	nop
 8006fe0:	3718      	adds	r7, #24
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	bd80      	pop	{r7, pc}
 8006fe6:	bf00      	nop
 8006fe8:	20000ec4 	.word	0x20000ec4

08006fec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006ff4:	f107 0308 	add.w	r3, r7, #8
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	f000 f859 	bl	80070b0 <prvGetNextExpireTime>
 8006ffe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	4619      	mov	r1, r3
 8007004:	68f8      	ldr	r0, [r7, #12]
 8007006:	f000 f805 	bl	8007014 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800700a:	f000 f8d7 	bl	80071bc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800700e:	bf00      	nop
 8007010:	e7f0      	b.n	8006ff4 <prvTimerTask+0x8>
	...

08007014 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b084      	sub	sp, #16
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800701e:	f7ff f929 	bl	8006274 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007022:	f107 0308 	add.w	r3, r7, #8
 8007026:	4618      	mov	r0, r3
 8007028:	f000 f866 	bl	80070f8 <prvSampleTimeNow>
 800702c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d130      	bne.n	8007096 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d10a      	bne.n	8007050 <prvProcessTimerOrBlockTask+0x3c>
 800703a:	687a      	ldr	r2, [r7, #4]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	429a      	cmp	r2, r3
 8007040:	d806      	bhi.n	8007050 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007042:	f7ff f925 	bl	8006290 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007046:	68f9      	ldr	r1, [r7, #12]
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f7ff ff81 	bl	8006f50 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800704e:	e024      	b.n	800709a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d008      	beq.n	8007068 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007056:	4b13      	ldr	r3, [pc, #76]	@ (80070a4 <prvProcessTimerOrBlockTask+0x90>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d101      	bne.n	8007064 <prvProcessTimerOrBlockTask+0x50>
 8007060:	2301      	movs	r3, #1
 8007062:	e000      	b.n	8007066 <prvProcessTimerOrBlockTask+0x52>
 8007064:	2300      	movs	r3, #0
 8007066:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007068:	4b0f      	ldr	r3, [pc, #60]	@ (80070a8 <prvProcessTimerOrBlockTask+0x94>)
 800706a:	6818      	ldr	r0, [r3, #0]
 800706c:	687a      	ldr	r2, [r7, #4]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	1ad3      	subs	r3, r2, r3
 8007072:	683a      	ldr	r2, [r7, #0]
 8007074:	4619      	mov	r1, r3
 8007076:	f7fe fe9b 	bl	8005db0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800707a:	f7ff f909 	bl	8006290 <xTaskResumeAll>
 800707e:	4603      	mov	r3, r0
 8007080:	2b00      	cmp	r3, #0
 8007082:	d10a      	bne.n	800709a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007084:	4b09      	ldr	r3, [pc, #36]	@ (80070ac <prvProcessTimerOrBlockTask+0x98>)
 8007086:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800708a:	601a      	str	r2, [r3, #0]
 800708c:	f3bf 8f4f 	dsb	sy
 8007090:	f3bf 8f6f 	isb	sy
}
 8007094:	e001      	b.n	800709a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007096:	f7ff f8fb 	bl	8006290 <xTaskResumeAll>
}
 800709a:	bf00      	nop
 800709c:	3710      	adds	r7, #16
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	bf00      	nop
 80070a4:	20000ec8 	.word	0x20000ec8
 80070a8:	20000ecc 	.word	0x20000ecc
 80070ac:	e000ed04 	.word	0xe000ed04

080070b0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80070b0:	b480      	push	{r7}
 80070b2:	b085      	sub	sp, #20
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80070b8:	4b0e      	ldr	r3, [pc, #56]	@ (80070f4 <prvGetNextExpireTime+0x44>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d101      	bne.n	80070c6 <prvGetNextExpireTime+0x16>
 80070c2:	2201      	movs	r2, #1
 80070c4:	e000      	b.n	80070c8 <prvGetNextExpireTime+0x18>
 80070c6:	2200      	movs	r2, #0
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d105      	bne.n	80070e0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80070d4:	4b07      	ldr	r3, [pc, #28]	@ (80070f4 <prvGetNextExpireTime+0x44>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	68db      	ldr	r3, [r3, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	60fb      	str	r3, [r7, #12]
 80070de:	e001      	b.n	80070e4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80070e0:	2300      	movs	r3, #0
 80070e2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80070e4:	68fb      	ldr	r3, [r7, #12]
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3714      	adds	r7, #20
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr
 80070f2:	bf00      	nop
 80070f4:	20000ec4 	.word	0x20000ec4

080070f8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007100:	f7ff f964 	bl	80063cc <xTaskGetTickCount>
 8007104:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007106:	4b0b      	ldr	r3, [pc, #44]	@ (8007134 <prvSampleTimeNow+0x3c>)
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	68fa      	ldr	r2, [r7, #12]
 800710c:	429a      	cmp	r2, r3
 800710e:	d205      	bcs.n	800711c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007110:	f000 f93a 	bl	8007388 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	601a      	str	r2, [r3, #0]
 800711a:	e002      	b.n	8007122 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007122:	4a04      	ldr	r2, [pc, #16]	@ (8007134 <prvSampleTimeNow+0x3c>)
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007128:	68fb      	ldr	r3, [r7, #12]
}
 800712a:	4618      	mov	r0, r3
 800712c:	3710      	adds	r7, #16
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}
 8007132:	bf00      	nop
 8007134:	20000ed4 	.word	0x20000ed4

08007138 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b086      	sub	sp, #24
 800713c:	af00      	add	r7, sp, #0
 800713e:	60f8      	str	r0, [r7, #12]
 8007140:	60b9      	str	r1, [r7, #8]
 8007142:	607a      	str	r2, [r7, #4]
 8007144:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007146:	2300      	movs	r3, #0
 8007148:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	68ba      	ldr	r2, [r7, #8]
 800714e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	68fa      	ldr	r2, [r7, #12]
 8007154:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007156:	68ba      	ldr	r2, [r7, #8]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	429a      	cmp	r2, r3
 800715c:	d812      	bhi.n	8007184 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800715e:	687a      	ldr	r2, [r7, #4]
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	1ad2      	subs	r2, r2, r3
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	699b      	ldr	r3, [r3, #24]
 8007168:	429a      	cmp	r2, r3
 800716a:	d302      	bcc.n	8007172 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800716c:	2301      	movs	r3, #1
 800716e:	617b      	str	r3, [r7, #20]
 8007170:	e01b      	b.n	80071aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007172:	4b10      	ldr	r3, [pc, #64]	@ (80071b4 <prvInsertTimerInActiveList+0x7c>)
 8007174:	681a      	ldr	r2, [r3, #0]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	3304      	adds	r3, #4
 800717a:	4619      	mov	r1, r3
 800717c:	4610      	mov	r0, r2
 800717e:	f7fd fdbc 	bl	8004cfa <vListInsert>
 8007182:	e012      	b.n	80071aa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007184:	687a      	ldr	r2, [r7, #4]
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	429a      	cmp	r2, r3
 800718a:	d206      	bcs.n	800719a <prvInsertTimerInActiveList+0x62>
 800718c:	68ba      	ldr	r2, [r7, #8]
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	429a      	cmp	r2, r3
 8007192:	d302      	bcc.n	800719a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007194:	2301      	movs	r3, #1
 8007196:	617b      	str	r3, [r7, #20]
 8007198:	e007      	b.n	80071aa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800719a:	4b07      	ldr	r3, [pc, #28]	@ (80071b8 <prvInsertTimerInActiveList+0x80>)
 800719c:	681a      	ldr	r2, [r3, #0]
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	3304      	adds	r3, #4
 80071a2:	4619      	mov	r1, r3
 80071a4:	4610      	mov	r0, r2
 80071a6:	f7fd fda8 	bl	8004cfa <vListInsert>
		}
	}

	return xProcessTimerNow;
 80071aa:	697b      	ldr	r3, [r7, #20]
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3718      	adds	r7, #24
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}
 80071b4:	20000ec8 	.word	0x20000ec8
 80071b8:	20000ec4 	.word	0x20000ec4

080071bc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b08e      	sub	sp, #56	@ 0x38
 80071c0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80071c2:	e0ce      	b.n	8007362 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	da19      	bge.n	80071fe <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80071ca:	1d3b      	adds	r3, r7, #4
 80071cc:	3304      	adds	r3, #4
 80071ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80071d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d10b      	bne.n	80071ee <prvProcessReceivedCommands+0x32>
	__asm volatile
 80071d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071da:	f383 8811 	msr	BASEPRI, r3
 80071de:	f3bf 8f6f 	isb	sy
 80071e2:	f3bf 8f4f 	dsb	sy
 80071e6:	61fb      	str	r3, [r7, #28]
}
 80071e8:	bf00      	nop
 80071ea:	bf00      	nop
 80071ec:	e7fd      	b.n	80071ea <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80071ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071f4:	6850      	ldr	r0, [r2, #4]
 80071f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071f8:	6892      	ldr	r2, [r2, #8]
 80071fa:	4611      	mov	r1, r2
 80071fc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2b00      	cmp	r3, #0
 8007202:	f2c0 80ae 	blt.w	8007362 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800720a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d004      	beq.n	800721c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007214:	3304      	adds	r3, #4
 8007216:	4618      	mov	r0, r3
 8007218:	f7fd fda8 	bl	8004d6c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800721c:	463b      	mov	r3, r7
 800721e:	4618      	mov	r0, r3
 8007220:	f7ff ff6a 	bl	80070f8 <prvSampleTimeNow>
 8007224:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2b09      	cmp	r3, #9
 800722a:	f200 8097 	bhi.w	800735c <prvProcessReceivedCommands+0x1a0>
 800722e:	a201      	add	r2, pc, #4	@ (adr r2, 8007234 <prvProcessReceivedCommands+0x78>)
 8007230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007234:	0800725d 	.word	0x0800725d
 8007238:	0800725d 	.word	0x0800725d
 800723c:	0800725d 	.word	0x0800725d
 8007240:	080072d3 	.word	0x080072d3
 8007244:	080072e7 	.word	0x080072e7
 8007248:	08007333 	.word	0x08007333
 800724c:	0800725d 	.word	0x0800725d
 8007250:	0800725d 	.word	0x0800725d
 8007254:	080072d3 	.word	0x080072d3
 8007258:	080072e7 	.word	0x080072e7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800725c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800725e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007262:	f043 0301 	orr.w	r3, r3, #1
 8007266:	b2da      	uxtb	r2, r3
 8007268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800726a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800726e:	68ba      	ldr	r2, [r7, #8]
 8007270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007272:	699b      	ldr	r3, [r3, #24]
 8007274:	18d1      	adds	r1, r2, r3
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800727a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800727c:	f7ff ff5c 	bl	8007138 <prvInsertTimerInActiveList>
 8007280:	4603      	mov	r3, r0
 8007282:	2b00      	cmp	r3, #0
 8007284:	d06c      	beq.n	8007360 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007288:	6a1b      	ldr	r3, [r3, #32]
 800728a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800728c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800728e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007290:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007294:	f003 0304 	and.w	r3, r3, #4
 8007298:	2b00      	cmp	r3, #0
 800729a:	d061      	beq.n	8007360 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800729c:	68ba      	ldr	r2, [r7, #8]
 800729e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072a0:	699b      	ldr	r3, [r3, #24]
 80072a2:	441a      	add	r2, r3
 80072a4:	2300      	movs	r3, #0
 80072a6:	9300      	str	r3, [sp, #0]
 80072a8:	2300      	movs	r3, #0
 80072aa:	2100      	movs	r1, #0
 80072ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80072ae:	f7ff fe01 	bl	8006eb4 <xTimerGenericCommand>
 80072b2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80072b4:	6a3b      	ldr	r3, [r7, #32]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d152      	bne.n	8007360 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80072ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072be:	f383 8811 	msr	BASEPRI, r3
 80072c2:	f3bf 8f6f 	isb	sy
 80072c6:	f3bf 8f4f 	dsb	sy
 80072ca:	61bb      	str	r3, [r7, #24]
}
 80072cc:	bf00      	nop
 80072ce:	bf00      	nop
 80072d0:	e7fd      	b.n	80072ce <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80072d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80072d8:	f023 0301 	bic.w	r3, r3, #1
 80072dc:	b2da      	uxtb	r2, r3
 80072de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072e0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80072e4:	e03d      	b.n	8007362 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80072e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80072ec:	f043 0301 	orr.w	r3, r3, #1
 80072f0:	b2da      	uxtb	r2, r3
 80072f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80072f8:	68ba      	ldr	r2, [r7, #8]
 80072fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072fc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80072fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007300:	699b      	ldr	r3, [r3, #24]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d10b      	bne.n	800731e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800730a:	f383 8811 	msr	BASEPRI, r3
 800730e:	f3bf 8f6f 	isb	sy
 8007312:	f3bf 8f4f 	dsb	sy
 8007316:	617b      	str	r3, [r7, #20]
}
 8007318:	bf00      	nop
 800731a:	bf00      	nop
 800731c:	e7fd      	b.n	800731a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800731e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007320:	699a      	ldr	r2, [r3, #24]
 8007322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007324:	18d1      	adds	r1, r2, r3
 8007326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007328:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800732a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800732c:	f7ff ff04 	bl	8007138 <prvInsertTimerInActiveList>
					break;
 8007330:	e017      	b.n	8007362 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007334:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007338:	f003 0302 	and.w	r3, r3, #2
 800733c:	2b00      	cmp	r3, #0
 800733e:	d103      	bne.n	8007348 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007340:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007342:	f000 fbe9 	bl	8007b18 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007346:	e00c      	b.n	8007362 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800734a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800734e:	f023 0301 	bic.w	r3, r3, #1
 8007352:	b2da      	uxtb	r2, r3
 8007354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007356:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800735a:	e002      	b.n	8007362 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800735c:	bf00      	nop
 800735e:	e000      	b.n	8007362 <prvProcessReceivedCommands+0x1a6>
					break;
 8007360:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007362:	4b08      	ldr	r3, [pc, #32]	@ (8007384 <prvProcessReceivedCommands+0x1c8>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	1d39      	adds	r1, r7, #4
 8007368:	2200      	movs	r2, #0
 800736a:	4618      	mov	r0, r3
 800736c:	f7fe f90c 	bl	8005588 <xQueueReceive>
 8007370:	4603      	mov	r3, r0
 8007372:	2b00      	cmp	r3, #0
 8007374:	f47f af26 	bne.w	80071c4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007378:	bf00      	nop
 800737a:	bf00      	nop
 800737c:	3730      	adds	r7, #48	@ 0x30
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}
 8007382:	bf00      	nop
 8007384:	20000ecc 	.word	0x20000ecc

08007388 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b088      	sub	sp, #32
 800738c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800738e:	e049      	b.n	8007424 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007390:	4b2e      	ldr	r3, [pc, #184]	@ (800744c <prvSwitchTimerLists+0xc4>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800739a:	4b2c      	ldr	r3, [pc, #176]	@ (800744c <prvSwitchTimerLists+0xc4>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	3304      	adds	r3, #4
 80073a8:	4618      	mov	r0, r3
 80073aa:	f7fd fcdf 	bl	8004d6c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	6a1b      	ldr	r3, [r3, #32]
 80073b2:	68f8      	ldr	r0, [r7, #12]
 80073b4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80073bc:	f003 0304 	and.w	r3, r3, #4
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d02f      	beq.n	8007424 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	699b      	ldr	r3, [r3, #24]
 80073c8:	693a      	ldr	r2, [r7, #16]
 80073ca:	4413      	add	r3, r2
 80073cc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80073ce:	68ba      	ldr	r2, [r7, #8]
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d90e      	bls.n	80073f4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	68ba      	ldr	r2, [r7, #8]
 80073da:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	68fa      	ldr	r2, [r7, #12]
 80073e0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80073e2:	4b1a      	ldr	r3, [pc, #104]	@ (800744c <prvSwitchTimerLists+0xc4>)
 80073e4:	681a      	ldr	r2, [r3, #0]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	3304      	adds	r3, #4
 80073ea:	4619      	mov	r1, r3
 80073ec:	4610      	mov	r0, r2
 80073ee:	f7fd fc84 	bl	8004cfa <vListInsert>
 80073f2:	e017      	b.n	8007424 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80073f4:	2300      	movs	r3, #0
 80073f6:	9300      	str	r3, [sp, #0]
 80073f8:	2300      	movs	r3, #0
 80073fa:	693a      	ldr	r2, [r7, #16]
 80073fc:	2100      	movs	r1, #0
 80073fe:	68f8      	ldr	r0, [r7, #12]
 8007400:	f7ff fd58 	bl	8006eb4 <xTimerGenericCommand>
 8007404:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d10b      	bne.n	8007424 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800740c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007410:	f383 8811 	msr	BASEPRI, r3
 8007414:	f3bf 8f6f 	isb	sy
 8007418:	f3bf 8f4f 	dsb	sy
 800741c:	603b      	str	r3, [r7, #0]
}
 800741e:	bf00      	nop
 8007420:	bf00      	nop
 8007422:	e7fd      	b.n	8007420 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007424:	4b09      	ldr	r3, [pc, #36]	@ (800744c <prvSwitchTimerLists+0xc4>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d1b0      	bne.n	8007390 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800742e:	4b07      	ldr	r3, [pc, #28]	@ (800744c <prvSwitchTimerLists+0xc4>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007434:	4b06      	ldr	r3, [pc, #24]	@ (8007450 <prvSwitchTimerLists+0xc8>)
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	4a04      	ldr	r2, [pc, #16]	@ (800744c <prvSwitchTimerLists+0xc4>)
 800743a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800743c:	4a04      	ldr	r2, [pc, #16]	@ (8007450 <prvSwitchTimerLists+0xc8>)
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	6013      	str	r3, [r2, #0]
}
 8007442:	bf00      	nop
 8007444:	3718      	adds	r7, #24
 8007446:	46bd      	mov	sp, r7
 8007448:	bd80      	pop	{r7, pc}
 800744a:	bf00      	nop
 800744c:	20000ec4 	.word	0x20000ec4
 8007450:	20000ec8 	.word	0x20000ec8

08007454 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b082      	sub	sp, #8
 8007458:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800745a:	f000 f96d 	bl	8007738 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800745e:	4b15      	ldr	r3, [pc, #84]	@ (80074b4 <prvCheckForValidListAndQueue+0x60>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d120      	bne.n	80074a8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007466:	4814      	ldr	r0, [pc, #80]	@ (80074b8 <prvCheckForValidListAndQueue+0x64>)
 8007468:	f7fd fbf6 	bl	8004c58 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800746c:	4813      	ldr	r0, [pc, #76]	@ (80074bc <prvCheckForValidListAndQueue+0x68>)
 800746e:	f7fd fbf3 	bl	8004c58 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007472:	4b13      	ldr	r3, [pc, #76]	@ (80074c0 <prvCheckForValidListAndQueue+0x6c>)
 8007474:	4a10      	ldr	r2, [pc, #64]	@ (80074b8 <prvCheckForValidListAndQueue+0x64>)
 8007476:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007478:	4b12      	ldr	r3, [pc, #72]	@ (80074c4 <prvCheckForValidListAndQueue+0x70>)
 800747a:	4a10      	ldr	r2, [pc, #64]	@ (80074bc <prvCheckForValidListAndQueue+0x68>)
 800747c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800747e:	2300      	movs	r3, #0
 8007480:	9300      	str	r3, [sp, #0]
 8007482:	4b11      	ldr	r3, [pc, #68]	@ (80074c8 <prvCheckForValidListAndQueue+0x74>)
 8007484:	4a11      	ldr	r2, [pc, #68]	@ (80074cc <prvCheckForValidListAndQueue+0x78>)
 8007486:	2110      	movs	r1, #16
 8007488:	200a      	movs	r0, #10
 800748a:	f7fd fd03 	bl	8004e94 <xQueueGenericCreateStatic>
 800748e:	4603      	mov	r3, r0
 8007490:	4a08      	ldr	r2, [pc, #32]	@ (80074b4 <prvCheckForValidListAndQueue+0x60>)
 8007492:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007494:	4b07      	ldr	r3, [pc, #28]	@ (80074b4 <prvCheckForValidListAndQueue+0x60>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d005      	beq.n	80074a8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800749c:	4b05      	ldr	r3, [pc, #20]	@ (80074b4 <prvCheckForValidListAndQueue+0x60>)
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	490b      	ldr	r1, [pc, #44]	@ (80074d0 <prvCheckForValidListAndQueue+0x7c>)
 80074a2:	4618      	mov	r0, r3
 80074a4:	f7fe fc30 	bl	8005d08 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80074a8:	f000 f978 	bl	800779c <vPortExitCritical>
}
 80074ac:	bf00      	nop
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}
 80074b2:	bf00      	nop
 80074b4:	20000ecc 	.word	0x20000ecc
 80074b8:	20000e9c 	.word	0x20000e9c
 80074bc:	20000eb0 	.word	0x20000eb0
 80074c0:	20000ec4 	.word	0x20000ec4
 80074c4:	20000ec8 	.word	0x20000ec8
 80074c8:	20000f78 	.word	0x20000f78
 80074cc:	20000ed8 	.word	0x20000ed8
 80074d0:	08009874 	.word	0x08009874

080074d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80074d4:	b480      	push	{r7}
 80074d6:	b085      	sub	sp, #20
 80074d8:	af00      	add	r7, sp, #0
 80074da:	60f8      	str	r0, [r7, #12]
 80074dc:	60b9      	str	r1, [r7, #8]
 80074de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	3b04      	subs	r3, #4
 80074e4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80074ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	3b04      	subs	r3, #4
 80074f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	f023 0201 	bic.w	r2, r3, #1
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	3b04      	subs	r3, #4
 8007502:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007504:	4a0c      	ldr	r2, [pc, #48]	@ (8007538 <pxPortInitialiseStack+0x64>)
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	3b14      	subs	r3, #20
 800750e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	3b04      	subs	r3, #4
 800751a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	f06f 0202 	mvn.w	r2, #2
 8007522:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	3b20      	subs	r3, #32
 8007528:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800752a:	68fb      	ldr	r3, [r7, #12]
}
 800752c:	4618      	mov	r0, r3
 800752e:	3714      	adds	r7, #20
 8007530:	46bd      	mov	sp, r7
 8007532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007536:	4770      	bx	lr
 8007538:	0800753d 	.word	0x0800753d

0800753c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800753c:	b480      	push	{r7}
 800753e:	b085      	sub	sp, #20
 8007540:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007542:	2300      	movs	r3, #0
 8007544:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007546:	4b13      	ldr	r3, [pc, #76]	@ (8007594 <prvTaskExitError+0x58>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800754e:	d00b      	beq.n	8007568 <prvTaskExitError+0x2c>
	__asm volatile
 8007550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007554:	f383 8811 	msr	BASEPRI, r3
 8007558:	f3bf 8f6f 	isb	sy
 800755c:	f3bf 8f4f 	dsb	sy
 8007560:	60fb      	str	r3, [r7, #12]
}
 8007562:	bf00      	nop
 8007564:	bf00      	nop
 8007566:	e7fd      	b.n	8007564 <prvTaskExitError+0x28>
	__asm volatile
 8007568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800756c:	f383 8811 	msr	BASEPRI, r3
 8007570:	f3bf 8f6f 	isb	sy
 8007574:	f3bf 8f4f 	dsb	sy
 8007578:	60bb      	str	r3, [r7, #8]
}
 800757a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800757c:	bf00      	nop
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d0fc      	beq.n	800757e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007584:	bf00      	nop
 8007586:	bf00      	nop
 8007588:	3714      	adds	r7, #20
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop
 8007594:	2000000c 	.word	0x2000000c
	...

080075a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80075a0:	4b07      	ldr	r3, [pc, #28]	@ (80075c0 <pxCurrentTCBConst2>)
 80075a2:	6819      	ldr	r1, [r3, #0]
 80075a4:	6808      	ldr	r0, [r1, #0]
 80075a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075aa:	f380 8809 	msr	PSP, r0
 80075ae:	f3bf 8f6f 	isb	sy
 80075b2:	f04f 0000 	mov.w	r0, #0
 80075b6:	f380 8811 	msr	BASEPRI, r0
 80075ba:	4770      	bx	lr
 80075bc:	f3af 8000 	nop.w

080075c0 <pxCurrentTCBConst2>:
 80075c0:	2000099c 	.word	0x2000099c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80075c4:	bf00      	nop
 80075c6:	bf00      	nop

080075c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80075c8:	4808      	ldr	r0, [pc, #32]	@ (80075ec <prvPortStartFirstTask+0x24>)
 80075ca:	6800      	ldr	r0, [r0, #0]
 80075cc:	6800      	ldr	r0, [r0, #0]
 80075ce:	f380 8808 	msr	MSP, r0
 80075d2:	f04f 0000 	mov.w	r0, #0
 80075d6:	f380 8814 	msr	CONTROL, r0
 80075da:	b662      	cpsie	i
 80075dc:	b661      	cpsie	f
 80075de:	f3bf 8f4f 	dsb	sy
 80075e2:	f3bf 8f6f 	isb	sy
 80075e6:	df00      	svc	0
 80075e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80075ea:	bf00      	nop
 80075ec:	e000ed08 	.word	0xe000ed08

080075f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b086      	sub	sp, #24
 80075f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80075f6:	4b47      	ldr	r3, [pc, #284]	@ (8007714 <xPortStartScheduler+0x124>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	4a47      	ldr	r2, [pc, #284]	@ (8007718 <xPortStartScheduler+0x128>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d10b      	bne.n	8007618 <xPortStartScheduler+0x28>
	__asm volatile
 8007600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007604:	f383 8811 	msr	BASEPRI, r3
 8007608:	f3bf 8f6f 	isb	sy
 800760c:	f3bf 8f4f 	dsb	sy
 8007610:	60fb      	str	r3, [r7, #12]
}
 8007612:	bf00      	nop
 8007614:	bf00      	nop
 8007616:	e7fd      	b.n	8007614 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007618:	4b3e      	ldr	r3, [pc, #248]	@ (8007714 <xPortStartScheduler+0x124>)
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a3f      	ldr	r2, [pc, #252]	@ (800771c <xPortStartScheduler+0x12c>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d10b      	bne.n	800763a <xPortStartScheduler+0x4a>
	__asm volatile
 8007622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007626:	f383 8811 	msr	BASEPRI, r3
 800762a:	f3bf 8f6f 	isb	sy
 800762e:	f3bf 8f4f 	dsb	sy
 8007632:	613b      	str	r3, [r7, #16]
}
 8007634:	bf00      	nop
 8007636:	bf00      	nop
 8007638:	e7fd      	b.n	8007636 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800763a:	4b39      	ldr	r3, [pc, #228]	@ (8007720 <xPortStartScheduler+0x130>)
 800763c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	781b      	ldrb	r3, [r3, #0]
 8007642:	b2db      	uxtb	r3, r3
 8007644:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	22ff      	movs	r2, #255	@ 0xff
 800764a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	b2db      	uxtb	r3, r3
 8007652:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007654:	78fb      	ldrb	r3, [r7, #3]
 8007656:	b2db      	uxtb	r3, r3
 8007658:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800765c:	b2da      	uxtb	r2, r3
 800765e:	4b31      	ldr	r3, [pc, #196]	@ (8007724 <xPortStartScheduler+0x134>)
 8007660:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007662:	4b31      	ldr	r3, [pc, #196]	@ (8007728 <xPortStartScheduler+0x138>)
 8007664:	2207      	movs	r2, #7
 8007666:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007668:	e009      	b.n	800767e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800766a:	4b2f      	ldr	r3, [pc, #188]	@ (8007728 <xPortStartScheduler+0x138>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	3b01      	subs	r3, #1
 8007670:	4a2d      	ldr	r2, [pc, #180]	@ (8007728 <xPortStartScheduler+0x138>)
 8007672:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007674:	78fb      	ldrb	r3, [r7, #3]
 8007676:	b2db      	uxtb	r3, r3
 8007678:	005b      	lsls	r3, r3, #1
 800767a:	b2db      	uxtb	r3, r3
 800767c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800767e:	78fb      	ldrb	r3, [r7, #3]
 8007680:	b2db      	uxtb	r3, r3
 8007682:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007686:	2b80      	cmp	r3, #128	@ 0x80
 8007688:	d0ef      	beq.n	800766a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800768a:	4b27      	ldr	r3, [pc, #156]	@ (8007728 <xPortStartScheduler+0x138>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f1c3 0307 	rsb	r3, r3, #7
 8007692:	2b04      	cmp	r3, #4
 8007694:	d00b      	beq.n	80076ae <xPortStartScheduler+0xbe>
	__asm volatile
 8007696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800769a:	f383 8811 	msr	BASEPRI, r3
 800769e:	f3bf 8f6f 	isb	sy
 80076a2:	f3bf 8f4f 	dsb	sy
 80076a6:	60bb      	str	r3, [r7, #8]
}
 80076a8:	bf00      	nop
 80076aa:	bf00      	nop
 80076ac:	e7fd      	b.n	80076aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80076ae:	4b1e      	ldr	r3, [pc, #120]	@ (8007728 <xPortStartScheduler+0x138>)
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	021b      	lsls	r3, r3, #8
 80076b4:	4a1c      	ldr	r2, [pc, #112]	@ (8007728 <xPortStartScheduler+0x138>)
 80076b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80076b8:	4b1b      	ldr	r3, [pc, #108]	@ (8007728 <xPortStartScheduler+0x138>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80076c0:	4a19      	ldr	r2, [pc, #100]	@ (8007728 <xPortStartScheduler+0x138>)
 80076c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	b2da      	uxtb	r2, r3
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80076cc:	4b17      	ldr	r3, [pc, #92]	@ (800772c <xPortStartScheduler+0x13c>)
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a16      	ldr	r2, [pc, #88]	@ (800772c <xPortStartScheduler+0x13c>)
 80076d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80076d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80076d8:	4b14      	ldr	r3, [pc, #80]	@ (800772c <xPortStartScheduler+0x13c>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a13      	ldr	r2, [pc, #76]	@ (800772c <xPortStartScheduler+0x13c>)
 80076de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80076e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80076e4:	f000 f8da 	bl	800789c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80076e8:	4b11      	ldr	r3, [pc, #68]	@ (8007730 <xPortStartScheduler+0x140>)
 80076ea:	2200      	movs	r2, #0
 80076ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80076ee:	f000 f8f9 	bl	80078e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80076f2:	4b10      	ldr	r3, [pc, #64]	@ (8007734 <xPortStartScheduler+0x144>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a0f      	ldr	r2, [pc, #60]	@ (8007734 <xPortStartScheduler+0x144>)
 80076f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80076fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80076fe:	f7ff ff63 	bl	80075c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007702:	f7fe ff2d 	bl	8006560 <vTaskSwitchContext>
	prvTaskExitError();
 8007706:	f7ff ff19 	bl	800753c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800770a:	2300      	movs	r3, #0
}
 800770c:	4618      	mov	r0, r3
 800770e:	3718      	adds	r7, #24
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}
 8007714:	e000ed00 	.word	0xe000ed00
 8007718:	410fc271 	.word	0x410fc271
 800771c:	410fc270 	.word	0x410fc270
 8007720:	e000e400 	.word	0xe000e400
 8007724:	20000fc8 	.word	0x20000fc8
 8007728:	20000fcc 	.word	0x20000fcc
 800772c:	e000ed20 	.word	0xe000ed20
 8007730:	2000000c 	.word	0x2000000c
 8007734:	e000ef34 	.word	0xe000ef34

08007738 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007738:	b480      	push	{r7}
 800773a:	b083      	sub	sp, #12
 800773c:	af00      	add	r7, sp, #0
	__asm volatile
 800773e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007742:	f383 8811 	msr	BASEPRI, r3
 8007746:	f3bf 8f6f 	isb	sy
 800774a:	f3bf 8f4f 	dsb	sy
 800774e:	607b      	str	r3, [r7, #4]
}
 8007750:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007752:	4b10      	ldr	r3, [pc, #64]	@ (8007794 <vPortEnterCritical+0x5c>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	3301      	adds	r3, #1
 8007758:	4a0e      	ldr	r2, [pc, #56]	@ (8007794 <vPortEnterCritical+0x5c>)
 800775a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800775c:	4b0d      	ldr	r3, [pc, #52]	@ (8007794 <vPortEnterCritical+0x5c>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	2b01      	cmp	r3, #1
 8007762:	d110      	bne.n	8007786 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007764:	4b0c      	ldr	r3, [pc, #48]	@ (8007798 <vPortEnterCritical+0x60>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	b2db      	uxtb	r3, r3
 800776a:	2b00      	cmp	r3, #0
 800776c:	d00b      	beq.n	8007786 <vPortEnterCritical+0x4e>
	__asm volatile
 800776e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007772:	f383 8811 	msr	BASEPRI, r3
 8007776:	f3bf 8f6f 	isb	sy
 800777a:	f3bf 8f4f 	dsb	sy
 800777e:	603b      	str	r3, [r7, #0]
}
 8007780:	bf00      	nop
 8007782:	bf00      	nop
 8007784:	e7fd      	b.n	8007782 <vPortEnterCritical+0x4a>
	}
}
 8007786:	bf00      	nop
 8007788:	370c      	adds	r7, #12
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr
 8007792:	bf00      	nop
 8007794:	2000000c 	.word	0x2000000c
 8007798:	e000ed04 	.word	0xe000ed04

0800779c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800779c:	b480      	push	{r7}
 800779e:	b083      	sub	sp, #12
 80077a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80077a2:	4b12      	ldr	r3, [pc, #72]	@ (80077ec <vPortExitCritical+0x50>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d10b      	bne.n	80077c2 <vPortExitCritical+0x26>
	__asm volatile
 80077aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077ae:	f383 8811 	msr	BASEPRI, r3
 80077b2:	f3bf 8f6f 	isb	sy
 80077b6:	f3bf 8f4f 	dsb	sy
 80077ba:	607b      	str	r3, [r7, #4]
}
 80077bc:	bf00      	nop
 80077be:	bf00      	nop
 80077c0:	e7fd      	b.n	80077be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80077c2:	4b0a      	ldr	r3, [pc, #40]	@ (80077ec <vPortExitCritical+0x50>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	3b01      	subs	r3, #1
 80077c8:	4a08      	ldr	r2, [pc, #32]	@ (80077ec <vPortExitCritical+0x50>)
 80077ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80077cc:	4b07      	ldr	r3, [pc, #28]	@ (80077ec <vPortExitCritical+0x50>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d105      	bne.n	80077e0 <vPortExitCritical+0x44>
 80077d4:	2300      	movs	r3, #0
 80077d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	f383 8811 	msr	BASEPRI, r3
}
 80077de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80077e0:	bf00      	nop
 80077e2:	370c      	adds	r7, #12
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr
 80077ec:	2000000c 	.word	0x2000000c

080077f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80077f0:	f3ef 8009 	mrs	r0, PSP
 80077f4:	f3bf 8f6f 	isb	sy
 80077f8:	4b15      	ldr	r3, [pc, #84]	@ (8007850 <pxCurrentTCBConst>)
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	f01e 0f10 	tst.w	lr, #16
 8007800:	bf08      	it	eq
 8007802:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007806:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800780a:	6010      	str	r0, [r2, #0]
 800780c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007810:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007814:	f380 8811 	msr	BASEPRI, r0
 8007818:	f3bf 8f4f 	dsb	sy
 800781c:	f3bf 8f6f 	isb	sy
 8007820:	f7fe fe9e 	bl	8006560 <vTaskSwitchContext>
 8007824:	f04f 0000 	mov.w	r0, #0
 8007828:	f380 8811 	msr	BASEPRI, r0
 800782c:	bc09      	pop	{r0, r3}
 800782e:	6819      	ldr	r1, [r3, #0]
 8007830:	6808      	ldr	r0, [r1, #0]
 8007832:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007836:	f01e 0f10 	tst.w	lr, #16
 800783a:	bf08      	it	eq
 800783c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007840:	f380 8809 	msr	PSP, r0
 8007844:	f3bf 8f6f 	isb	sy
 8007848:	4770      	bx	lr
 800784a:	bf00      	nop
 800784c:	f3af 8000 	nop.w

08007850 <pxCurrentTCBConst>:
 8007850:	2000099c 	.word	0x2000099c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007854:	bf00      	nop
 8007856:	bf00      	nop

08007858 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b082      	sub	sp, #8
 800785c:	af00      	add	r7, sp, #0
	__asm volatile
 800785e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007862:	f383 8811 	msr	BASEPRI, r3
 8007866:	f3bf 8f6f 	isb	sy
 800786a:	f3bf 8f4f 	dsb	sy
 800786e:	607b      	str	r3, [r7, #4]
}
 8007870:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007872:	f7fe fdbb 	bl	80063ec <xTaskIncrementTick>
 8007876:	4603      	mov	r3, r0
 8007878:	2b00      	cmp	r3, #0
 800787a:	d003      	beq.n	8007884 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800787c:	4b06      	ldr	r3, [pc, #24]	@ (8007898 <xPortSysTickHandler+0x40>)
 800787e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007882:	601a      	str	r2, [r3, #0]
 8007884:	2300      	movs	r3, #0
 8007886:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	f383 8811 	msr	BASEPRI, r3
}
 800788e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007890:	bf00      	nop
 8007892:	3708      	adds	r7, #8
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}
 8007898:	e000ed04 	.word	0xe000ed04

0800789c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800789c:	b480      	push	{r7}
 800789e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80078a0:	4b0b      	ldr	r3, [pc, #44]	@ (80078d0 <vPortSetupTimerInterrupt+0x34>)
 80078a2:	2200      	movs	r2, #0
 80078a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80078a6:	4b0b      	ldr	r3, [pc, #44]	@ (80078d4 <vPortSetupTimerInterrupt+0x38>)
 80078a8:	2200      	movs	r2, #0
 80078aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80078ac:	4b0a      	ldr	r3, [pc, #40]	@ (80078d8 <vPortSetupTimerInterrupt+0x3c>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a0a      	ldr	r2, [pc, #40]	@ (80078dc <vPortSetupTimerInterrupt+0x40>)
 80078b2:	fba2 2303 	umull	r2, r3, r2, r3
 80078b6:	099b      	lsrs	r3, r3, #6
 80078b8:	4a09      	ldr	r2, [pc, #36]	@ (80078e0 <vPortSetupTimerInterrupt+0x44>)
 80078ba:	3b01      	subs	r3, #1
 80078bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80078be:	4b04      	ldr	r3, [pc, #16]	@ (80078d0 <vPortSetupTimerInterrupt+0x34>)
 80078c0:	2207      	movs	r2, #7
 80078c2:	601a      	str	r2, [r3, #0]
}
 80078c4:	bf00      	nop
 80078c6:	46bd      	mov	sp, r7
 80078c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078cc:	4770      	bx	lr
 80078ce:	bf00      	nop
 80078d0:	e000e010 	.word	0xe000e010
 80078d4:	e000e018 	.word	0xe000e018
 80078d8:	20000000 	.word	0x20000000
 80078dc:	10624dd3 	.word	0x10624dd3
 80078e0:	e000e014 	.word	0xe000e014

080078e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80078e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80078f4 <vPortEnableVFP+0x10>
 80078e8:	6801      	ldr	r1, [r0, #0]
 80078ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80078ee:	6001      	str	r1, [r0, #0]
 80078f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80078f2:	bf00      	nop
 80078f4:	e000ed88 	.word	0xe000ed88

080078f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80078f8:	b480      	push	{r7}
 80078fa:	b085      	sub	sp, #20
 80078fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80078fe:	f3ef 8305 	mrs	r3, IPSR
 8007902:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2b0f      	cmp	r3, #15
 8007908:	d915      	bls.n	8007936 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800790a:	4a18      	ldr	r2, [pc, #96]	@ (800796c <vPortValidateInterruptPriority+0x74>)
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	4413      	add	r3, r2
 8007910:	781b      	ldrb	r3, [r3, #0]
 8007912:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007914:	4b16      	ldr	r3, [pc, #88]	@ (8007970 <vPortValidateInterruptPriority+0x78>)
 8007916:	781b      	ldrb	r3, [r3, #0]
 8007918:	7afa      	ldrb	r2, [r7, #11]
 800791a:	429a      	cmp	r2, r3
 800791c:	d20b      	bcs.n	8007936 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800791e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007922:	f383 8811 	msr	BASEPRI, r3
 8007926:	f3bf 8f6f 	isb	sy
 800792a:	f3bf 8f4f 	dsb	sy
 800792e:	607b      	str	r3, [r7, #4]
}
 8007930:	bf00      	nop
 8007932:	bf00      	nop
 8007934:	e7fd      	b.n	8007932 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007936:	4b0f      	ldr	r3, [pc, #60]	@ (8007974 <vPortValidateInterruptPriority+0x7c>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800793e:	4b0e      	ldr	r3, [pc, #56]	@ (8007978 <vPortValidateInterruptPriority+0x80>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	429a      	cmp	r2, r3
 8007944:	d90b      	bls.n	800795e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800794a:	f383 8811 	msr	BASEPRI, r3
 800794e:	f3bf 8f6f 	isb	sy
 8007952:	f3bf 8f4f 	dsb	sy
 8007956:	603b      	str	r3, [r7, #0]
}
 8007958:	bf00      	nop
 800795a:	bf00      	nop
 800795c:	e7fd      	b.n	800795a <vPortValidateInterruptPriority+0x62>
	}
 800795e:	bf00      	nop
 8007960:	3714      	adds	r7, #20
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr
 800796a:	bf00      	nop
 800796c:	e000e3f0 	.word	0xe000e3f0
 8007970:	20000fc8 	.word	0x20000fc8
 8007974:	e000ed0c 	.word	0xe000ed0c
 8007978:	20000fcc 	.word	0x20000fcc

0800797c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b08a      	sub	sp, #40	@ 0x28
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007984:	2300      	movs	r3, #0
 8007986:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007988:	f7fe fc74 	bl	8006274 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800798c:	4b5c      	ldr	r3, [pc, #368]	@ (8007b00 <pvPortMalloc+0x184>)
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d101      	bne.n	8007998 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007994:	f000 f924 	bl	8007be0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007998:	4b5a      	ldr	r3, [pc, #360]	@ (8007b04 <pvPortMalloc+0x188>)
 800799a:	681a      	ldr	r2, [r3, #0]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	4013      	ands	r3, r2
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	f040 8095 	bne.w	8007ad0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d01e      	beq.n	80079ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80079ac:	2208      	movs	r2, #8
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	4413      	add	r3, r2
 80079b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f003 0307 	and.w	r3, r3, #7
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d015      	beq.n	80079ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f023 0307 	bic.w	r3, r3, #7
 80079c4:	3308      	adds	r3, #8
 80079c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f003 0307 	and.w	r3, r3, #7
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d00b      	beq.n	80079ea <pvPortMalloc+0x6e>
	__asm volatile
 80079d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d6:	f383 8811 	msr	BASEPRI, r3
 80079da:	f3bf 8f6f 	isb	sy
 80079de:	f3bf 8f4f 	dsb	sy
 80079e2:	617b      	str	r3, [r7, #20]
}
 80079e4:	bf00      	nop
 80079e6:	bf00      	nop
 80079e8:	e7fd      	b.n	80079e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d06f      	beq.n	8007ad0 <pvPortMalloc+0x154>
 80079f0:	4b45      	ldr	r3, [pc, #276]	@ (8007b08 <pvPortMalloc+0x18c>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d86a      	bhi.n	8007ad0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80079fa:	4b44      	ldr	r3, [pc, #272]	@ (8007b0c <pvPortMalloc+0x190>)
 80079fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80079fe:	4b43      	ldr	r3, [pc, #268]	@ (8007b0c <pvPortMalloc+0x190>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007a04:	e004      	b.n	8007a10 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a08:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	687a      	ldr	r2, [r7, #4]
 8007a16:	429a      	cmp	r2, r3
 8007a18:	d903      	bls.n	8007a22 <pvPortMalloc+0xa6>
 8007a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d1f1      	bne.n	8007a06 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007a22:	4b37      	ldr	r3, [pc, #220]	@ (8007b00 <pvPortMalloc+0x184>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d051      	beq.n	8007ad0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007a2c:	6a3b      	ldr	r3, [r7, #32]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	2208      	movs	r2, #8
 8007a32:	4413      	add	r3, r2
 8007a34:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	6a3b      	ldr	r3, [r7, #32]
 8007a3c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a40:	685a      	ldr	r2, [r3, #4]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	1ad2      	subs	r2, r2, r3
 8007a46:	2308      	movs	r3, #8
 8007a48:	005b      	lsls	r3, r3, #1
 8007a4a:	429a      	cmp	r2, r3
 8007a4c:	d920      	bls.n	8007a90 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007a4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	4413      	add	r3, r2
 8007a54:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a56:	69bb      	ldr	r3, [r7, #24]
 8007a58:	f003 0307 	and.w	r3, r3, #7
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d00b      	beq.n	8007a78 <pvPortMalloc+0xfc>
	__asm volatile
 8007a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a64:	f383 8811 	msr	BASEPRI, r3
 8007a68:	f3bf 8f6f 	isb	sy
 8007a6c:	f3bf 8f4f 	dsb	sy
 8007a70:	613b      	str	r3, [r7, #16]
}
 8007a72:	bf00      	nop
 8007a74:	bf00      	nop
 8007a76:	e7fd      	b.n	8007a74 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a7a:	685a      	ldr	r2, [r3, #4]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	1ad2      	subs	r2, r2, r3
 8007a80:	69bb      	ldr	r3, [r7, #24]
 8007a82:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a86:	687a      	ldr	r2, [r7, #4]
 8007a88:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007a8a:	69b8      	ldr	r0, [r7, #24]
 8007a8c:	f000 f90a 	bl	8007ca4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007a90:	4b1d      	ldr	r3, [pc, #116]	@ (8007b08 <pvPortMalloc+0x18c>)
 8007a92:	681a      	ldr	r2, [r3, #0]
 8007a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	1ad3      	subs	r3, r2, r3
 8007a9a:	4a1b      	ldr	r2, [pc, #108]	@ (8007b08 <pvPortMalloc+0x18c>)
 8007a9c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007a9e:	4b1a      	ldr	r3, [pc, #104]	@ (8007b08 <pvPortMalloc+0x18c>)
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	4b1b      	ldr	r3, [pc, #108]	@ (8007b10 <pvPortMalloc+0x194>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	429a      	cmp	r2, r3
 8007aa8:	d203      	bcs.n	8007ab2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007aaa:	4b17      	ldr	r3, [pc, #92]	@ (8007b08 <pvPortMalloc+0x18c>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a18      	ldr	r2, [pc, #96]	@ (8007b10 <pvPortMalloc+0x194>)
 8007ab0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ab4:	685a      	ldr	r2, [r3, #4]
 8007ab6:	4b13      	ldr	r3, [pc, #76]	@ (8007b04 <pvPortMalloc+0x188>)
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	431a      	orrs	r2, r3
 8007abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007abe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007ac6:	4b13      	ldr	r3, [pc, #76]	@ (8007b14 <pvPortMalloc+0x198>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	3301      	adds	r3, #1
 8007acc:	4a11      	ldr	r2, [pc, #68]	@ (8007b14 <pvPortMalloc+0x198>)
 8007ace:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007ad0:	f7fe fbde 	bl	8006290 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ad4:	69fb      	ldr	r3, [r7, #28]
 8007ad6:	f003 0307 	and.w	r3, r3, #7
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d00b      	beq.n	8007af6 <pvPortMalloc+0x17a>
	__asm volatile
 8007ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ae2:	f383 8811 	msr	BASEPRI, r3
 8007ae6:	f3bf 8f6f 	isb	sy
 8007aea:	f3bf 8f4f 	dsb	sy
 8007aee:	60fb      	str	r3, [r7, #12]
}
 8007af0:	bf00      	nop
 8007af2:	bf00      	nop
 8007af4:	e7fd      	b.n	8007af2 <pvPortMalloc+0x176>
	return pvReturn;
 8007af6:	69fb      	ldr	r3, [r7, #28]
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3728      	adds	r7, #40	@ 0x28
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}
 8007b00:	20004bd8 	.word	0x20004bd8
 8007b04:	20004bec 	.word	0x20004bec
 8007b08:	20004bdc 	.word	0x20004bdc
 8007b0c:	20004bd0 	.word	0x20004bd0
 8007b10:	20004be0 	.word	0x20004be0
 8007b14:	20004be4 	.word	0x20004be4

08007b18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b086      	sub	sp, #24
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d04f      	beq.n	8007bca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007b2a:	2308      	movs	r3, #8
 8007b2c:	425b      	negs	r3, r3
 8007b2e:	697a      	ldr	r2, [r7, #20]
 8007b30:	4413      	add	r3, r2
 8007b32:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007b38:	693b      	ldr	r3, [r7, #16]
 8007b3a:	685a      	ldr	r2, [r3, #4]
 8007b3c:	4b25      	ldr	r3, [pc, #148]	@ (8007bd4 <vPortFree+0xbc>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4013      	ands	r3, r2
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d10b      	bne.n	8007b5e <vPortFree+0x46>
	__asm volatile
 8007b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b4a:	f383 8811 	msr	BASEPRI, r3
 8007b4e:	f3bf 8f6f 	isb	sy
 8007b52:	f3bf 8f4f 	dsb	sy
 8007b56:	60fb      	str	r3, [r7, #12]
}
 8007b58:	bf00      	nop
 8007b5a:	bf00      	nop
 8007b5c:	e7fd      	b.n	8007b5a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d00b      	beq.n	8007b7e <vPortFree+0x66>
	__asm volatile
 8007b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b6a:	f383 8811 	msr	BASEPRI, r3
 8007b6e:	f3bf 8f6f 	isb	sy
 8007b72:	f3bf 8f4f 	dsb	sy
 8007b76:	60bb      	str	r3, [r7, #8]
}
 8007b78:	bf00      	nop
 8007b7a:	bf00      	nop
 8007b7c:	e7fd      	b.n	8007b7a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	685a      	ldr	r2, [r3, #4]
 8007b82:	4b14      	ldr	r3, [pc, #80]	@ (8007bd4 <vPortFree+0xbc>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4013      	ands	r3, r2
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d01e      	beq.n	8007bca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d11a      	bne.n	8007bca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	685a      	ldr	r2, [r3, #4]
 8007b98:	4b0e      	ldr	r3, [pc, #56]	@ (8007bd4 <vPortFree+0xbc>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	43db      	mvns	r3, r3
 8007b9e:	401a      	ands	r2, r3
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007ba4:	f7fe fb66 	bl	8006274 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007ba8:	693b      	ldr	r3, [r7, #16]
 8007baa:	685a      	ldr	r2, [r3, #4]
 8007bac:	4b0a      	ldr	r3, [pc, #40]	@ (8007bd8 <vPortFree+0xc0>)
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4413      	add	r3, r2
 8007bb2:	4a09      	ldr	r2, [pc, #36]	@ (8007bd8 <vPortFree+0xc0>)
 8007bb4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007bb6:	6938      	ldr	r0, [r7, #16]
 8007bb8:	f000 f874 	bl	8007ca4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007bbc:	4b07      	ldr	r3, [pc, #28]	@ (8007bdc <vPortFree+0xc4>)
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	3301      	adds	r3, #1
 8007bc2:	4a06      	ldr	r2, [pc, #24]	@ (8007bdc <vPortFree+0xc4>)
 8007bc4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007bc6:	f7fe fb63 	bl	8006290 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007bca:	bf00      	nop
 8007bcc:	3718      	adds	r7, #24
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	bd80      	pop	{r7, pc}
 8007bd2:	bf00      	nop
 8007bd4:	20004bec 	.word	0x20004bec
 8007bd8:	20004bdc 	.word	0x20004bdc
 8007bdc:	20004be8 	.word	0x20004be8

08007be0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007be0:	b480      	push	{r7}
 8007be2:	b085      	sub	sp, #20
 8007be4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007be6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007bea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007bec:	4b27      	ldr	r3, [pc, #156]	@ (8007c8c <prvHeapInit+0xac>)
 8007bee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f003 0307 	and.w	r3, r3, #7
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d00c      	beq.n	8007c14 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	3307      	adds	r3, #7
 8007bfe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f023 0307 	bic.w	r3, r3, #7
 8007c06:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007c08:	68ba      	ldr	r2, [r7, #8]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	1ad3      	subs	r3, r2, r3
 8007c0e:	4a1f      	ldr	r2, [pc, #124]	@ (8007c8c <prvHeapInit+0xac>)
 8007c10:	4413      	add	r3, r2
 8007c12:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007c18:	4a1d      	ldr	r2, [pc, #116]	@ (8007c90 <prvHeapInit+0xb0>)
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007c1e:	4b1c      	ldr	r3, [pc, #112]	@ (8007c90 <prvHeapInit+0xb0>)
 8007c20:	2200      	movs	r2, #0
 8007c22:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	68ba      	ldr	r2, [r7, #8]
 8007c28:	4413      	add	r3, r2
 8007c2a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007c2c:	2208      	movs	r2, #8
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	1a9b      	subs	r3, r3, r2
 8007c32:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	f023 0307 	bic.w	r3, r3, #7
 8007c3a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	4a15      	ldr	r2, [pc, #84]	@ (8007c94 <prvHeapInit+0xb4>)
 8007c40:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007c42:	4b14      	ldr	r3, [pc, #80]	@ (8007c94 <prvHeapInit+0xb4>)
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	2200      	movs	r2, #0
 8007c48:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007c4a:	4b12      	ldr	r3, [pc, #72]	@ (8007c94 <prvHeapInit+0xb4>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	68fa      	ldr	r2, [r7, #12]
 8007c5a:	1ad2      	subs	r2, r2, r3
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007c60:	4b0c      	ldr	r3, [pc, #48]	@ (8007c94 <prvHeapInit+0xb4>)
 8007c62:	681a      	ldr	r2, [r3, #0]
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	685b      	ldr	r3, [r3, #4]
 8007c6c:	4a0a      	ldr	r2, [pc, #40]	@ (8007c98 <prvHeapInit+0xb8>)
 8007c6e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	4a09      	ldr	r2, [pc, #36]	@ (8007c9c <prvHeapInit+0xbc>)
 8007c76:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007c78:	4b09      	ldr	r3, [pc, #36]	@ (8007ca0 <prvHeapInit+0xc0>)
 8007c7a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007c7e:	601a      	str	r2, [r3, #0]
}
 8007c80:	bf00      	nop
 8007c82:	3714      	adds	r7, #20
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr
 8007c8c:	20000fd0 	.word	0x20000fd0
 8007c90:	20004bd0 	.word	0x20004bd0
 8007c94:	20004bd8 	.word	0x20004bd8
 8007c98:	20004be0 	.word	0x20004be0
 8007c9c:	20004bdc 	.word	0x20004bdc
 8007ca0:	20004bec 	.word	0x20004bec

08007ca4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b085      	sub	sp, #20
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007cac:	4b28      	ldr	r3, [pc, #160]	@ (8007d50 <prvInsertBlockIntoFreeList+0xac>)
 8007cae:	60fb      	str	r3, [r7, #12]
 8007cb0:	e002      	b.n	8007cb8 <prvInsertBlockIntoFreeList+0x14>
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	60fb      	str	r3, [r7, #12]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	687a      	ldr	r2, [r7, #4]
 8007cbe:	429a      	cmp	r2, r3
 8007cc0:	d8f7      	bhi.n	8007cb2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	68ba      	ldr	r2, [r7, #8]
 8007ccc:	4413      	add	r3, r2
 8007cce:	687a      	ldr	r2, [r7, #4]
 8007cd0:	429a      	cmp	r2, r3
 8007cd2:	d108      	bne.n	8007ce6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	685a      	ldr	r2, [r3, #4]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	441a      	add	r2, r3
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	68ba      	ldr	r2, [r7, #8]
 8007cf0:	441a      	add	r2, r3
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	429a      	cmp	r2, r3
 8007cf8:	d118      	bne.n	8007d2c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	4b15      	ldr	r3, [pc, #84]	@ (8007d54 <prvInsertBlockIntoFreeList+0xb0>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d00d      	beq.n	8007d22 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	685a      	ldr	r2, [r3, #4]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	441a      	add	r2, r3
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	601a      	str	r2, [r3, #0]
 8007d20:	e008      	b.n	8007d34 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007d22:	4b0c      	ldr	r3, [pc, #48]	@ (8007d54 <prvInsertBlockIntoFreeList+0xb0>)
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	601a      	str	r2, [r3, #0]
 8007d2a:	e003      	b.n	8007d34 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007d34:	68fa      	ldr	r2, [r7, #12]
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d002      	beq.n	8007d42 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	687a      	ldr	r2, [r7, #4]
 8007d40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d42:	bf00      	nop
 8007d44:	3714      	adds	r7, #20
 8007d46:	46bd      	mov	sp, r7
 8007d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4c:	4770      	bx	lr
 8007d4e:	bf00      	nop
 8007d50:	20004bd0 	.word	0x20004bd0
 8007d54:	20004bd8 	.word	0x20004bd8

08007d58 <std>:
 8007d58:	2300      	movs	r3, #0
 8007d5a:	b510      	push	{r4, lr}
 8007d5c:	4604      	mov	r4, r0
 8007d5e:	e9c0 3300 	strd	r3, r3, [r0]
 8007d62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d66:	6083      	str	r3, [r0, #8]
 8007d68:	8181      	strh	r1, [r0, #12]
 8007d6a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007d6c:	81c2      	strh	r2, [r0, #14]
 8007d6e:	6183      	str	r3, [r0, #24]
 8007d70:	4619      	mov	r1, r3
 8007d72:	2208      	movs	r2, #8
 8007d74:	305c      	adds	r0, #92	@ 0x5c
 8007d76:	f000 fa27 	bl	80081c8 <memset>
 8007d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007db0 <std+0x58>)
 8007d7c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007d7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007db4 <std+0x5c>)
 8007d80:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007d82:	4b0d      	ldr	r3, [pc, #52]	@ (8007db8 <std+0x60>)
 8007d84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007d86:	4b0d      	ldr	r3, [pc, #52]	@ (8007dbc <std+0x64>)
 8007d88:	6323      	str	r3, [r4, #48]	@ 0x30
 8007d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007dc0 <std+0x68>)
 8007d8c:	6224      	str	r4, [r4, #32]
 8007d8e:	429c      	cmp	r4, r3
 8007d90:	d006      	beq.n	8007da0 <std+0x48>
 8007d92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007d96:	4294      	cmp	r4, r2
 8007d98:	d002      	beq.n	8007da0 <std+0x48>
 8007d9a:	33d0      	adds	r3, #208	@ 0xd0
 8007d9c:	429c      	cmp	r4, r3
 8007d9e:	d105      	bne.n	8007dac <std+0x54>
 8007da0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007da4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007da8:	f000 bae4 	b.w	8008374 <__retarget_lock_init_recursive>
 8007dac:	bd10      	pop	{r4, pc}
 8007dae:	bf00      	nop
 8007db0:	08008015 	.word	0x08008015
 8007db4:	0800803b 	.word	0x0800803b
 8007db8:	08008073 	.word	0x08008073
 8007dbc:	08008097 	.word	0x08008097
 8007dc0:	20004bf0 	.word	0x20004bf0

08007dc4 <stdio_exit_handler>:
 8007dc4:	4a02      	ldr	r2, [pc, #8]	@ (8007dd0 <stdio_exit_handler+0xc>)
 8007dc6:	4903      	ldr	r1, [pc, #12]	@ (8007dd4 <stdio_exit_handler+0x10>)
 8007dc8:	4803      	ldr	r0, [pc, #12]	@ (8007dd8 <stdio_exit_handler+0x14>)
 8007dca:	f000 b869 	b.w	8007ea0 <_fwalk_sglue>
 8007dce:	bf00      	nop
 8007dd0:	20000010 	.word	0x20000010
 8007dd4:	08009269 	.word	0x08009269
 8007dd8:	20000020 	.word	0x20000020

08007ddc <cleanup_stdio>:
 8007ddc:	6841      	ldr	r1, [r0, #4]
 8007dde:	4b0c      	ldr	r3, [pc, #48]	@ (8007e10 <cleanup_stdio+0x34>)
 8007de0:	4299      	cmp	r1, r3
 8007de2:	b510      	push	{r4, lr}
 8007de4:	4604      	mov	r4, r0
 8007de6:	d001      	beq.n	8007dec <cleanup_stdio+0x10>
 8007de8:	f001 fa3e 	bl	8009268 <_fflush_r>
 8007dec:	68a1      	ldr	r1, [r4, #8]
 8007dee:	4b09      	ldr	r3, [pc, #36]	@ (8007e14 <cleanup_stdio+0x38>)
 8007df0:	4299      	cmp	r1, r3
 8007df2:	d002      	beq.n	8007dfa <cleanup_stdio+0x1e>
 8007df4:	4620      	mov	r0, r4
 8007df6:	f001 fa37 	bl	8009268 <_fflush_r>
 8007dfa:	68e1      	ldr	r1, [r4, #12]
 8007dfc:	4b06      	ldr	r3, [pc, #24]	@ (8007e18 <cleanup_stdio+0x3c>)
 8007dfe:	4299      	cmp	r1, r3
 8007e00:	d004      	beq.n	8007e0c <cleanup_stdio+0x30>
 8007e02:	4620      	mov	r0, r4
 8007e04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e08:	f001 ba2e 	b.w	8009268 <_fflush_r>
 8007e0c:	bd10      	pop	{r4, pc}
 8007e0e:	bf00      	nop
 8007e10:	20004bf0 	.word	0x20004bf0
 8007e14:	20004c58 	.word	0x20004c58
 8007e18:	20004cc0 	.word	0x20004cc0

08007e1c <global_stdio_init.part.0>:
 8007e1c:	b510      	push	{r4, lr}
 8007e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8007e4c <global_stdio_init.part.0+0x30>)
 8007e20:	4c0b      	ldr	r4, [pc, #44]	@ (8007e50 <global_stdio_init.part.0+0x34>)
 8007e22:	4a0c      	ldr	r2, [pc, #48]	@ (8007e54 <global_stdio_init.part.0+0x38>)
 8007e24:	601a      	str	r2, [r3, #0]
 8007e26:	4620      	mov	r0, r4
 8007e28:	2200      	movs	r2, #0
 8007e2a:	2104      	movs	r1, #4
 8007e2c:	f7ff ff94 	bl	8007d58 <std>
 8007e30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007e34:	2201      	movs	r2, #1
 8007e36:	2109      	movs	r1, #9
 8007e38:	f7ff ff8e 	bl	8007d58 <std>
 8007e3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007e40:	2202      	movs	r2, #2
 8007e42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e46:	2112      	movs	r1, #18
 8007e48:	f7ff bf86 	b.w	8007d58 <std>
 8007e4c:	20004d28 	.word	0x20004d28
 8007e50:	20004bf0 	.word	0x20004bf0
 8007e54:	08007dc5 	.word	0x08007dc5

08007e58 <__sfp_lock_acquire>:
 8007e58:	4801      	ldr	r0, [pc, #4]	@ (8007e60 <__sfp_lock_acquire+0x8>)
 8007e5a:	f000 ba8c 	b.w	8008376 <__retarget_lock_acquire_recursive>
 8007e5e:	bf00      	nop
 8007e60:	20004d31 	.word	0x20004d31

08007e64 <__sfp_lock_release>:
 8007e64:	4801      	ldr	r0, [pc, #4]	@ (8007e6c <__sfp_lock_release+0x8>)
 8007e66:	f000 ba87 	b.w	8008378 <__retarget_lock_release_recursive>
 8007e6a:	bf00      	nop
 8007e6c:	20004d31 	.word	0x20004d31

08007e70 <__sinit>:
 8007e70:	b510      	push	{r4, lr}
 8007e72:	4604      	mov	r4, r0
 8007e74:	f7ff fff0 	bl	8007e58 <__sfp_lock_acquire>
 8007e78:	6a23      	ldr	r3, [r4, #32]
 8007e7a:	b11b      	cbz	r3, 8007e84 <__sinit+0x14>
 8007e7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e80:	f7ff bff0 	b.w	8007e64 <__sfp_lock_release>
 8007e84:	4b04      	ldr	r3, [pc, #16]	@ (8007e98 <__sinit+0x28>)
 8007e86:	6223      	str	r3, [r4, #32]
 8007e88:	4b04      	ldr	r3, [pc, #16]	@ (8007e9c <__sinit+0x2c>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d1f5      	bne.n	8007e7c <__sinit+0xc>
 8007e90:	f7ff ffc4 	bl	8007e1c <global_stdio_init.part.0>
 8007e94:	e7f2      	b.n	8007e7c <__sinit+0xc>
 8007e96:	bf00      	nop
 8007e98:	08007ddd 	.word	0x08007ddd
 8007e9c:	20004d28 	.word	0x20004d28

08007ea0 <_fwalk_sglue>:
 8007ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ea4:	4607      	mov	r7, r0
 8007ea6:	4688      	mov	r8, r1
 8007ea8:	4614      	mov	r4, r2
 8007eaa:	2600      	movs	r6, #0
 8007eac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007eb0:	f1b9 0901 	subs.w	r9, r9, #1
 8007eb4:	d505      	bpl.n	8007ec2 <_fwalk_sglue+0x22>
 8007eb6:	6824      	ldr	r4, [r4, #0]
 8007eb8:	2c00      	cmp	r4, #0
 8007eba:	d1f7      	bne.n	8007eac <_fwalk_sglue+0xc>
 8007ebc:	4630      	mov	r0, r6
 8007ebe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ec2:	89ab      	ldrh	r3, [r5, #12]
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d907      	bls.n	8007ed8 <_fwalk_sglue+0x38>
 8007ec8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ecc:	3301      	adds	r3, #1
 8007ece:	d003      	beq.n	8007ed8 <_fwalk_sglue+0x38>
 8007ed0:	4629      	mov	r1, r5
 8007ed2:	4638      	mov	r0, r7
 8007ed4:	47c0      	blx	r8
 8007ed6:	4306      	orrs	r6, r0
 8007ed8:	3568      	adds	r5, #104	@ 0x68
 8007eda:	e7e9      	b.n	8007eb0 <_fwalk_sglue+0x10>

08007edc <iprintf>:
 8007edc:	b40f      	push	{r0, r1, r2, r3}
 8007ede:	b507      	push	{r0, r1, r2, lr}
 8007ee0:	4906      	ldr	r1, [pc, #24]	@ (8007efc <iprintf+0x20>)
 8007ee2:	ab04      	add	r3, sp, #16
 8007ee4:	6808      	ldr	r0, [r1, #0]
 8007ee6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007eea:	6881      	ldr	r1, [r0, #8]
 8007eec:	9301      	str	r3, [sp, #4]
 8007eee:	f000 fd45 	bl	800897c <_vfiprintf_r>
 8007ef2:	b003      	add	sp, #12
 8007ef4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ef8:	b004      	add	sp, #16
 8007efa:	4770      	bx	lr
 8007efc:	2000001c 	.word	0x2000001c

08007f00 <_puts_r>:
 8007f00:	6a03      	ldr	r3, [r0, #32]
 8007f02:	b570      	push	{r4, r5, r6, lr}
 8007f04:	6884      	ldr	r4, [r0, #8]
 8007f06:	4605      	mov	r5, r0
 8007f08:	460e      	mov	r6, r1
 8007f0a:	b90b      	cbnz	r3, 8007f10 <_puts_r+0x10>
 8007f0c:	f7ff ffb0 	bl	8007e70 <__sinit>
 8007f10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f12:	07db      	lsls	r3, r3, #31
 8007f14:	d405      	bmi.n	8007f22 <_puts_r+0x22>
 8007f16:	89a3      	ldrh	r3, [r4, #12]
 8007f18:	0598      	lsls	r0, r3, #22
 8007f1a:	d402      	bmi.n	8007f22 <_puts_r+0x22>
 8007f1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f1e:	f000 fa2a 	bl	8008376 <__retarget_lock_acquire_recursive>
 8007f22:	89a3      	ldrh	r3, [r4, #12]
 8007f24:	0719      	lsls	r1, r3, #28
 8007f26:	d502      	bpl.n	8007f2e <_puts_r+0x2e>
 8007f28:	6923      	ldr	r3, [r4, #16]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d135      	bne.n	8007f9a <_puts_r+0x9a>
 8007f2e:	4621      	mov	r1, r4
 8007f30:	4628      	mov	r0, r5
 8007f32:	f000 f8f3 	bl	800811c <__swsetup_r>
 8007f36:	b380      	cbz	r0, 8007f9a <_puts_r+0x9a>
 8007f38:	f04f 35ff 	mov.w	r5, #4294967295
 8007f3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007f3e:	07da      	lsls	r2, r3, #31
 8007f40:	d405      	bmi.n	8007f4e <_puts_r+0x4e>
 8007f42:	89a3      	ldrh	r3, [r4, #12]
 8007f44:	059b      	lsls	r3, r3, #22
 8007f46:	d402      	bmi.n	8007f4e <_puts_r+0x4e>
 8007f48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f4a:	f000 fa15 	bl	8008378 <__retarget_lock_release_recursive>
 8007f4e:	4628      	mov	r0, r5
 8007f50:	bd70      	pop	{r4, r5, r6, pc}
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	da04      	bge.n	8007f60 <_puts_r+0x60>
 8007f56:	69a2      	ldr	r2, [r4, #24]
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	dc17      	bgt.n	8007f8c <_puts_r+0x8c>
 8007f5c:	290a      	cmp	r1, #10
 8007f5e:	d015      	beq.n	8007f8c <_puts_r+0x8c>
 8007f60:	6823      	ldr	r3, [r4, #0]
 8007f62:	1c5a      	adds	r2, r3, #1
 8007f64:	6022      	str	r2, [r4, #0]
 8007f66:	7019      	strb	r1, [r3, #0]
 8007f68:	68a3      	ldr	r3, [r4, #8]
 8007f6a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007f6e:	3b01      	subs	r3, #1
 8007f70:	60a3      	str	r3, [r4, #8]
 8007f72:	2900      	cmp	r1, #0
 8007f74:	d1ed      	bne.n	8007f52 <_puts_r+0x52>
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	da11      	bge.n	8007f9e <_puts_r+0x9e>
 8007f7a:	4622      	mov	r2, r4
 8007f7c:	210a      	movs	r1, #10
 8007f7e:	4628      	mov	r0, r5
 8007f80:	f000 f88d 	bl	800809e <__swbuf_r>
 8007f84:	3001      	adds	r0, #1
 8007f86:	d0d7      	beq.n	8007f38 <_puts_r+0x38>
 8007f88:	250a      	movs	r5, #10
 8007f8a:	e7d7      	b.n	8007f3c <_puts_r+0x3c>
 8007f8c:	4622      	mov	r2, r4
 8007f8e:	4628      	mov	r0, r5
 8007f90:	f000 f885 	bl	800809e <__swbuf_r>
 8007f94:	3001      	adds	r0, #1
 8007f96:	d1e7      	bne.n	8007f68 <_puts_r+0x68>
 8007f98:	e7ce      	b.n	8007f38 <_puts_r+0x38>
 8007f9a:	3e01      	subs	r6, #1
 8007f9c:	e7e4      	b.n	8007f68 <_puts_r+0x68>
 8007f9e:	6823      	ldr	r3, [r4, #0]
 8007fa0:	1c5a      	adds	r2, r3, #1
 8007fa2:	6022      	str	r2, [r4, #0]
 8007fa4:	220a      	movs	r2, #10
 8007fa6:	701a      	strb	r2, [r3, #0]
 8007fa8:	e7ee      	b.n	8007f88 <_puts_r+0x88>
	...

08007fac <puts>:
 8007fac:	4b02      	ldr	r3, [pc, #8]	@ (8007fb8 <puts+0xc>)
 8007fae:	4601      	mov	r1, r0
 8007fb0:	6818      	ldr	r0, [r3, #0]
 8007fb2:	f7ff bfa5 	b.w	8007f00 <_puts_r>
 8007fb6:	bf00      	nop
 8007fb8:	2000001c 	.word	0x2000001c

08007fbc <siscanf>:
 8007fbc:	b40e      	push	{r1, r2, r3}
 8007fbe:	b570      	push	{r4, r5, r6, lr}
 8007fc0:	b09d      	sub	sp, #116	@ 0x74
 8007fc2:	ac21      	add	r4, sp, #132	@ 0x84
 8007fc4:	2500      	movs	r5, #0
 8007fc6:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8007fca:	f854 6b04 	ldr.w	r6, [r4], #4
 8007fce:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007fd2:	951b      	str	r5, [sp, #108]	@ 0x6c
 8007fd4:	9002      	str	r0, [sp, #8]
 8007fd6:	9006      	str	r0, [sp, #24]
 8007fd8:	f7f8 f91a 	bl	8000210 <strlen>
 8007fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800800c <siscanf+0x50>)
 8007fde:	9003      	str	r0, [sp, #12]
 8007fe0:	9007      	str	r0, [sp, #28]
 8007fe2:	480b      	ldr	r0, [pc, #44]	@ (8008010 <siscanf+0x54>)
 8007fe4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007fe6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007fea:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007fee:	4632      	mov	r2, r6
 8007ff0:	4623      	mov	r3, r4
 8007ff2:	a902      	add	r1, sp, #8
 8007ff4:	6800      	ldr	r0, [r0, #0]
 8007ff6:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007ff8:	9514      	str	r5, [sp, #80]	@ 0x50
 8007ffa:	9401      	str	r4, [sp, #4]
 8007ffc:	f000 fb1e 	bl	800863c <__ssvfiscanf_r>
 8008000:	b01d      	add	sp, #116	@ 0x74
 8008002:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008006:	b003      	add	sp, #12
 8008008:	4770      	bx	lr
 800800a:	bf00      	nop
 800800c:	08008037 	.word	0x08008037
 8008010:	2000001c 	.word	0x2000001c

08008014 <__sread>:
 8008014:	b510      	push	{r4, lr}
 8008016:	460c      	mov	r4, r1
 8008018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800801c:	f000 f95c 	bl	80082d8 <_read_r>
 8008020:	2800      	cmp	r0, #0
 8008022:	bfab      	itete	ge
 8008024:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008026:	89a3      	ldrhlt	r3, [r4, #12]
 8008028:	181b      	addge	r3, r3, r0
 800802a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800802e:	bfac      	ite	ge
 8008030:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008032:	81a3      	strhlt	r3, [r4, #12]
 8008034:	bd10      	pop	{r4, pc}

08008036 <__seofread>:
 8008036:	2000      	movs	r0, #0
 8008038:	4770      	bx	lr

0800803a <__swrite>:
 800803a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800803e:	461f      	mov	r7, r3
 8008040:	898b      	ldrh	r3, [r1, #12]
 8008042:	05db      	lsls	r3, r3, #23
 8008044:	4605      	mov	r5, r0
 8008046:	460c      	mov	r4, r1
 8008048:	4616      	mov	r6, r2
 800804a:	d505      	bpl.n	8008058 <__swrite+0x1e>
 800804c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008050:	2302      	movs	r3, #2
 8008052:	2200      	movs	r2, #0
 8008054:	f000 f92e 	bl	80082b4 <_lseek_r>
 8008058:	89a3      	ldrh	r3, [r4, #12]
 800805a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800805e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008062:	81a3      	strh	r3, [r4, #12]
 8008064:	4632      	mov	r2, r6
 8008066:	463b      	mov	r3, r7
 8008068:	4628      	mov	r0, r5
 800806a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800806e:	f000 b945 	b.w	80082fc <_write_r>

08008072 <__sseek>:
 8008072:	b510      	push	{r4, lr}
 8008074:	460c      	mov	r4, r1
 8008076:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800807a:	f000 f91b 	bl	80082b4 <_lseek_r>
 800807e:	1c43      	adds	r3, r0, #1
 8008080:	89a3      	ldrh	r3, [r4, #12]
 8008082:	bf15      	itete	ne
 8008084:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008086:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800808a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800808e:	81a3      	strheq	r3, [r4, #12]
 8008090:	bf18      	it	ne
 8008092:	81a3      	strhne	r3, [r4, #12]
 8008094:	bd10      	pop	{r4, pc}

08008096 <__sclose>:
 8008096:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800809a:	f000 b89d 	b.w	80081d8 <_close_r>

0800809e <__swbuf_r>:
 800809e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080a0:	460e      	mov	r6, r1
 80080a2:	4614      	mov	r4, r2
 80080a4:	4605      	mov	r5, r0
 80080a6:	b118      	cbz	r0, 80080b0 <__swbuf_r+0x12>
 80080a8:	6a03      	ldr	r3, [r0, #32]
 80080aa:	b90b      	cbnz	r3, 80080b0 <__swbuf_r+0x12>
 80080ac:	f7ff fee0 	bl	8007e70 <__sinit>
 80080b0:	69a3      	ldr	r3, [r4, #24]
 80080b2:	60a3      	str	r3, [r4, #8]
 80080b4:	89a3      	ldrh	r3, [r4, #12]
 80080b6:	071a      	lsls	r2, r3, #28
 80080b8:	d501      	bpl.n	80080be <__swbuf_r+0x20>
 80080ba:	6923      	ldr	r3, [r4, #16]
 80080bc:	b943      	cbnz	r3, 80080d0 <__swbuf_r+0x32>
 80080be:	4621      	mov	r1, r4
 80080c0:	4628      	mov	r0, r5
 80080c2:	f000 f82b 	bl	800811c <__swsetup_r>
 80080c6:	b118      	cbz	r0, 80080d0 <__swbuf_r+0x32>
 80080c8:	f04f 37ff 	mov.w	r7, #4294967295
 80080cc:	4638      	mov	r0, r7
 80080ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080d0:	6823      	ldr	r3, [r4, #0]
 80080d2:	6922      	ldr	r2, [r4, #16]
 80080d4:	1a98      	subs	r0, r3, r2
 80080d6:	6963      	ldr	r3, [r4, #20]
 80080d8:	b2f6      	uxtb	r6, r6
 80080da:	4283      	cmp	r3, r0
 80080dc:	4637      	mov	r7, r6
 80080de:	dc05      	bgt.n	80080ec <__swbuf_r+0x4e>
 80080e0:	4621      	mov	r1, r4
 80080e2:	4628      	mov	r0, r5
 80080e4:	f001 f8c0 	bl	8009268 <_fflush_r>
 80080e8:	2800      	cmp	r0, #0
 80080ea:	d1ed      	bne.n	80080c8 <__swbuf_r+0x2a>
 80080ec:	68a3      	ldr	r3, [r4, #8]
 80080ee:	3b01      	subs	r3, #1
 80080f0:	60a3      	str	r3, [r4, #8]
 80080f2:	6823      	ldr	r3, [r4, #0]
 80080f4:	1c5a      	adds	r2, r3, #1
 80080f6:	6022      	str	r2, [r4, #0]
 80080f8:	701e      	strb	r6, [r3, #0]
 80080fa:	6962      	ldr	r2, [r4, #20]
 80080fc:	1c43      	adds	r3, r0, #1
 80080fe:	429a      	cmp	r2, r3
 8008100:	d004      	beq.n	800810c <__swbuf_r+0x6e>
 8008102:	89a3      	ldrh	r3, [r4, #12]
 8008104:	07db      	lsls	r3, r3, #31
 8008106:	d5e1      	bpl.n	80080cc <__swbuf_r+0x2e>
 8008108:	2e0a      	cmp	r6, #10
 800810a:	d1df      	bne.n	80080cc <__swbuf_r+0x2e>
 800810c:	4621      	mov	r1, r4
 800810e:	4628      	mov	r0, r5
 8008110:	f001 f8aa 	bl	8009268 <_fflush_r>
 8008114:	2800      	cmp	r0, #0
 8008116:	d0d9      	beq.n	80080cc <__swbuf_r+0x2e>
 8008118:	e7d6      	b.n	80080c8 <__swbuf_r+0x2a>
	...

0800811c <__swsetup_r>:
 800811c:	b538      	push	{r3, r4, r5, lr}
 800811e:	4b29      	ldr	r3, [pc, #164]	@ (80081c4 <__swsetup_r+0xa8>)
 8008120:	4605      	mov	r5, r0
 8008122:	6818      	ldr	r0, [r3, #0]
 8008124:	460c      	mov	r4, r1
 8008126:	b118      	cbz	r0, 8008130 <__swsetup_r+0x14>
 8008128:	6a03      	ldr	r3, [r0, #32]
 800812a:	b90b      	cbnz	r3, 8008130 <__swsetup_r+0x14>
 800812c:	f7ff fea0 	bl	8007e70 <__sinit>
 8008130:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008134:	0719      	lsls	r1, r3, #28
 8008136:	d422      	bmi.n	800817e <__swsetup_r+0x62>
 8008138:	06da      	lsls	r2, r3, #27
 800813a:	d407      	bmi.n	800814c <__swsetup_r+0x30>
 800813c:	2209      	movs	r2, #9
 800813e:	602a      	str	r2, [r5, #0]
 8008140:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008144:	81a3      	strh	r3, [r4, #12]
 8008146:	f04f 30ff 	mov.w	r0, #4294967295
 800814a:	e033      	b.n	80081b4 <__swsetup_r+0x98>
 800814c:	0758      	lsls	r0, r3, #29
 800814e:	d512      	bpl.n	8008176 <__swsetup_r+0x5a>
 8008150:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008152:	b141      	cbz	r1, 8008166 <__swsetup_r+0x4a>
 8008154:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008158:	4299      	cmp	r1, r3
 800815a:	d002      	beq.n	8008162 <__swsetup_r+0x46>
 800815c:	4628      	mov	r0, r5
 800815e:	f000 f91b 	bl	8008398 <_free_r>
 8008162:	2300      	movs	r3, #0
 8008164:	6363      	str	r3, [r4, #52]	@ 0x34
 8008166:	89a3      	ldrh	r3, [r4, #12]
 8008168:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800816c:	81a3      	strh	r3, [r4, #12]
 800816e:	2300      	movs	r3, #0
 8008170:	6063      	str	r3, [r4, #4]
 8008172:	6923      	ldr	r3, [r4, #16]
 8008174:	6023      	str	r3, [r4, #0]
 8008176:	89a3      	ldrh	r3, [r4, #12]
 8008178:	f043 0308 	orr.w	r3, r3, #8
 800817c:	81a3      	strh	r3, [r4, #12]
 800817e:	6923      	ldr	r3, [r4, #16]
 8008180:	b94b      	cbnz	r3, 8008196 <__swsetup_r+0x7a>
 8008182:	89a3      	ldrh	r3, [r4, #12]
 8008184:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008188:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800818c:	d003      	beq.n	8008196 <__swsetup_r+0x7a>
 800818e:	4621      	mov	r1, r4
 8008190:	4628      	mov	r0, r5
 8008192:	f001 f8b7 	bl	8009304 <__smakebuf_r>
 8008196:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800819a:	f013 0201 	ands.w	r2, r3, #1
 800819e:	d00a      	beq.n	80081b6 <__swsetup_r+0x9a>
 80081a0:	2200      	movs	r2, #0
 80081a2:	60a2      	str	r2, [r4, #8]
 80081a4:	6962      	ldr	r2, [r4, #20]
 80081a6:	4252      	negs	r2, r2
 80081a8:	61a2      	str	r2, [r4, #24]
 80081aa:	6922      	ldr	r2, [r4, #16]
 80081ac:	b942      	cbnz	r2, 80081c0 <__swsetup_r+0xa4>
 80081ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80081b2:	d1c5      	bne.n	8008140 <__swsetup_r+0x24>
 80081b4:	bd38      	pop	{r3, r4, r5, pc}
 80081b6:	0799      	lsls	r1, r3, #30
 80081b8:	bf58      	it	pl
 80081ba:	6962      	ldrpl	r2, [r4, #20]
 80081bc:	60a2      	str	r2, [r4, #8]
 80081be:	e7f4      	b.n	80081aa <__swsetup_r+0x8e>
 80081c0:	2000      	movs	r0, #0
 80081c2:	e7f7      	b.n	80081b4 <__swsetup_r+0x98>
 80081c4:	2000001c 	.word	0x2000001c

080081c8 <memset>:
 80081c8:	4402      	add	r2, r0
 80081ca:	4603      	mov	r3, r0
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d100      	bne.n	80081d2 <memset+0xa>
 80081d0:	4770      	bx	lr
 80081d2:	f803 1b01 	strb.w	r1, [r3], #1
 80081d6:	e7f9      	b.n	80081cc <memset+0x4>

080081d8 <_close_r>:
 80081d8:	b538      	push	{r3, r4, r5, lr}
 80081da:	4d06      	ldr	r5, [pc, #24]	@ (80081f4 <_close_r+0x1c>)
 80081dc:	2300      	movs	r3, #0
 80081de:	4604      	mov	r4, r0
 80081e0:	4608      	mov	r0, r1
 80081e2:	602b      	str	r3, [r5, #0]
 80081e4:	f7f9 f8a9 	bl	800133a <_close>
 80081e8:	1c43      	adds	r3, r0, #1
 80081ea:	d102      	bne.n	80081f2 <_close_r+0x1a>
 80081ec:	682b      	ldr	r3, [r5, #0]
 80081ee:	b103      	cbz	r3, 80081f2 <_close_r+0x1a>
 80081f0:	6023      	str	r3, [r4, #0]
 80081f2:	bd38      	pop	{r3, r4, r5, pc}
 80081f4:	20004d2c 	.word	0x20004d2c

080081f8 <_reclaim_reent>:
 80081f8:	4b2d      	ldr	r3, [pc, #180]	@ (80082b0 <_reclaim_reent+0xb8>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4283      	cmp	r3, r0
 80081fe:	b570      	push	{r4, r5, r6, lr}
 8008200:	4604      	mov	r4, r0
 8008202:	d053      	beq.n	80082ac <_reclaim_reent+0xb4>
 8008204:	69c3      	ldr	r3, [r0, #28]
 8008206:	b31b      	cbz	r3, 8008250 <_reclaim_reent+0x58>
 8008208:	68db      	ldr	r3, [r3, #12]
 800820a:	b163      	cbz	r3, 8008226 <_reclaim_reent+0x2e>
 800820c:	2500      	movs	r5, #0
 800820e:	69e3      	ldr	r3, [r4, #28]
 8008210:	68db      	ldr	r3, [r3, #12]
 8008212:	5959      	ldr	r1, [r3, r5]
 8008214:	b9b1      	cbnz	r1, 8008244 <_reclaim_reent+0x4c>
 8008216:	3504      	adds	r5, #4
 8008218:	2d80      	cmp	r5, #128	@ 0x80
 800821a:	d1f8      	bne.n	800820e <_reclaim_reent+0x16>
 800821c:	69e3      	ldr	r3, [r4, #28]
 800821e:	4620      	mov	r0, r4
 8008220:	68d9      	ldr	r1, [r3, #12]
 8008222:	f000 f8b9 	bl	8008398 <_free_r>
 8008226:	69e3      	ldr	r3, [r4, #28]
 8008228:	6819      	ldr	r1, [r3, #0]
 800822a:	b111      	cbz	r1, 8008232 <_reclaim_reent+0x3a>
 800822c:	4620      	mov	r0, r4
 800822e:	f000 f8b3 	bl	8008398 <_free_r>
 8008232:	69e3      	ldr	r3, [r4, #28]
 8008234:	689d      	ldr	r5, [r3, #8]
 8008236:	b15d      	cbz	r5, 8008250 <_reclaim_reent+0x58>
 8008238:	4629      	mov	r1, r5
 800823a:	4620      	mov	r0, r4
 800823c:	682d      	ldr	r5, [r5, #0]
 800823e:	f000 f8ab 	bl	8008398 <_free_r>
 8008242:	e7f8      	b.n	8008236 <_reclaim_reent+0x3e>
 8008244:	680e      	ldr	r6, [r1, #0]
 8008246:	4620      	mov	r0, r4
 8008248:	f000 f8a6 	bl	8008398 <_free_r>
 800824c:	4631      	mov	r1, r6
 800824e:	e7e1      	b.n	8008214 <_reclaim_reent+0x1c>
 8008250:	6961      	ldr	r1, [r4, #20]
 8008252:	b111      	cbz	r1, 800825a <_reclaim_reent+0x62>
 8008254:	4620      	mov	r0, r4
 8008256:	f000 f89f 	bl	8008398 <_free_r>
 800825a:	69e1      	ldr	r1, [r4, #28]
 800825c:	b111      	cbz	r1, 8008264 <_reclaim_reent+0x6c>
 800825e:	4620      	mov	r0, r4
 8008260:	f000 f89a 	bl	8008398 <_free_r>
 8008264:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008266:	b111      	cbz	r1, 800826e <_reclaim_reent+0x76>
 8008268:	4620      	mov	r0, r4
 800826a:	f000 f895 	bl	8008398 <_free_r>
 800826e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008270:	b111      	cbz	r1, 8008278 <_reclaim_reent+0x80>
 8008272:	4620      	mov	r0, r4
 8008274:	f000 f890 	bl	8008398 <_free_r>
 8008278:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800827a:	b111      	cbz	r1, 8008282 <_reclaim_reent+0x8a>
 800827c:	4620      	mov	r0, r4
 800827e:	f000 f88b 	bl	8008398 <_free_r>
 8008282:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008284:	b111      	cbz	r1, 800828c <_reclaim_reent+0x94>
 8008286:	4620      	mov	r0, r4
 8008288:	f000 f886 	bl	8008398 <_free_r>
 800828c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800828e:	b111      	cbz	r1, 8008296 <_reclaim_reent+0x9e>
 8008290:	4620      	mov	r0, r4
 8008292:	f000 f881 	bl	8008398 <_free_r>
 8008296:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008298:	b111      	cbz	r1, 80082a0 <_reclaim_reent+0xa8>
 800829a:	4620      	mov	r0, r4
 800829c:	f000 f87c 	bl	8008398 <_free_r>
 80082a0:	6a23      	ldr	r3, [r4, #32]
 80082a2:	b11b      	cbz	r3, 80082ac <_reclaim_reent+0xb4>
 80082a4:	4620      	mov	r0, r4
 80082a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80082aa:	4718      	bx	r3
 80082ac:	bd70      	pop	{r4, r5, r6, pc}
 80082ae:	bf00      	nop
 80082b0:	2000001c 	.word	0x2000001c

080082b4 <_lseek_r>:
 80082b4:	b538      	push	{r3, r4, r5, lr}
 80082b6:	4d07      	ldr	r5, [pc, #28]	@ (80082d4 <_lseek_r+0x20>)
 80082b8:	4604      	mov	r4, r0
 80082ba:	4608      	mov	r0, r1
 80082bc:	4611      	mov	r1, r2
 80082be:	2200      	movs	r2, #0
 80082c0:	602a      	str	r2, [r5, #0]
 80082c2:	461a      	mov	r2, r3
 80082c4:	f7f9 f860 	bl	8001388 <_lseek>
 80082c8:	1c43      	adds	r3, r0, #1
 80082ca:	d102      	bne.n	80082d2 <_lseek_r+0x1e>
 80082cc:	682b      	ldr	r3, [r5, #0]
 80082ce:	b103      	cbz	r3, 80082d2 <_lseek_r+0x1e>
 80082d0:	6023      	str	r3, [r4, #0]
 80082d2:	bd38      	pop	{r3, r4, r5, pc}
 80082d4:	20004d2c 	.word	0x20004d2c

080082d8 <_read_r>:
 80082d8:	b538      	push	{r3, r4, r5, lr}
 80082da:	4d07      	ldr	r5, [pc, #28]	@ (80082f8 <_read_r+0x20>)
 80082dc:	4604      	mov	r4, r0
 80082de:	4608      	mov	r0, r1
 80082e0:	4611      	mov	r1, r2
 80082e2:	2200      	movs	r2, #0
 80082e4:	602a      	str	r2, [r5, #0]
 80082e6:	461a      	mov	r2, r3
 80082e8:	f7f9 f80a 	bl	8001300 <_read>
 80082ec:	1c43      	adds	r3, r0, #1
 80082ee:	d102      	bne.n	80082f6 <_read_r+0x1e>
 80082f0:	682b      	ldr	r3, [r5, #0]
 80082f2:	b103      	cbz	r3, 80082f6 <_read_r+0x1e>
 80082f4:	6023      	str	r3, [r4, #0]
 80082f6:	bd38      	pop	{r3, r4, r5, pc}
 80082f8:	20004d2c 	.word	0x20004d2c

080082fc <_write_r>:
 80082fc:	b538      	push	{r3, r4, r5, lr}
 80082fe:	4d07      	ldr	r5, [pc, #28]	@ (800831c <_write_r+0x20>)
 8008300:	4604      	mov	r4, r0
 8008302:	4608      	mov	r0, r1
 8008304:	4611      	mov	r1, r2
 8008306:	2200      	movs	r2, #0
 8008308:	602a      	str	r2, [r5, #0]
 800830a:	461a      	mov	r2, r3
 800830c:	f7f8 f995 	bl	800063a <_write>
 8008310:	1c43      	adds	r3, r0, #1
 8008312:	d102      	bne.n	800831a <_write_r+0x1e>
 8008314:	682b      	ldr	r3, [r5, #0]
 8008316:	b103      	cbz	r3, 800831a <_write_r+0x1e>
 8008318:	6023      	str	r3, [r4, #0]
 800831a:	bd38      	pop	{r3, r4, r5, pc}
 800831c:	20004d2c 	.word	0x20004d2c

08008320 <__errno>:
 8008320:	4b01      	ldr	r3, [pc, #4]	@ (8008328 <__errno+0x8>)
 8008322:	6818      	ldr	r0, [r3, #0]
 8008324:	4770      	bx	lr
 8008326:	bf00      	nop
 8008328:	2000001c 	.word	0x2000001c

0800832c <__libc_init_array>:
 800832c:	b570      	push	{r4, r5, r6, lr}
 800832e:	4d0d      	ldr	r5, [pc, #52]	@ (8008364 <__libc_init_array+0x38>)
 8008330:	4c0d      	ldr	r4, [pc, #52]	@ (8008368 <__libc_init_array+0x3c>)
 8008332:	1b64      	subs	r4, r4, r5
 8008334:	10a4      	asrs	r4, r4, #2
 8008336:	2600      	movs	r6, #0
 8008338:	42a6      	cmp	r6, r4
 800833a:	d109      	bne.n	8008350 <__libc_init_array+0x24>
 800833c:	4d0b      	ldr	r5, [pc, #44]	@ (800836c <__libc_init_array+0x40>)
 800833e:	4c0c      	ldr	r4, [pc, #48]	@ (8008370 <__libc_init_array+0x44>)
 8008340:	f001 f9e4 	bl	800970c <_init>
 8008344:	1b64      	subs	r4, r4, r5
 8008346:	10a4      	asrs	r4, r4, #2
 8008348:	2600      	movs	r6, #0
 800834a:	42a6      	cmp	r6, r4
 800834c:	d105      	bne.n	800835a <__libc_init_array+0x2e>
 800834e:	bd70      	pop	{r4, r5, r6, pc}
 8008350:	f855 3b04 	ldr.w	r3, [r5], #4
 8008354:	4798      	blx	r3
 8008356:	3601      	adds	r6, #1
 8008358:	e7ee      	b.n	8008338 <__libc_init_array+0xc>
 800835a:	f855 3b04 	ldr.w	r3, [r5], #4
 800835e:	4798      	blx	r3
 8008360:	3601      	adds	r6, #1
 8008362:	e7f2      	b.n	800834a <__libc_init_array+0x1e>
 8008364:	08009a68 	.word	0x08009a68
 8008368:	08009a68 	.word	0x08009a68
 800836c:	08009a68 	.word	0x08009a68
 8008370:	08009a6c 	.word	0x08009a6c

08008374 <__retarget_lock_init_recursive>:
 8008374:	4770      	bx	lr

08008376 <__retarget_lock_acquire_recursive>:
 8008376:	4770      	bx	lr

08008378 <__retarget_lock_release_recursive>:
 8008378:	4770      	bx	lr

0800837a <memcpy>:
 800837a:	440a      	add	r2, r1
 800837c:	4291      	cmp	r1, r2
 800837e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008382:	d100      	bne.n	8008386 <memcpy+0xc>
 8008384:	4770      	bx	lr
 8008386:	b510      	push	{r4, lr}
 8008388:	f811 4b01 	ldrb.w	r4, [r1], #1
 800838c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008390:	4291      	cmp	r1, r2
 8008392:	d1f9      	bne.n	8008388 <memcpy+0xe>
 8008394:	bd10      	pop	{r4, pc}
	...

08008398 <_free_r>:
 8008398:	b538      	push	{r3, r4, r5, lr}
 800839a:	4605      	mov	r5, r0
 800839c:	2900      	cmp	r1, #0
 800839e:	d041      	beq.n	8008424 <_free_r+0x8c>
 80083a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083a4:	1f0c      	subs	r4, r1, #4
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	bfb8      	it	lt
 80083aa:	18e4      	addlt	r4, r4, r3
 80083ac:	f000 f8e0 	bl	8008570 <__malloc_lock>
 80083b0:	4a1d      	ldr	r2, [pc, #116]	@ (8008428 <_free_r+0x90>)
 80083b2:	6813      	ldr	r3, [r2, #0]
 80083b4:	b933      	cbnz	r3, 80083c4 <_free_r+0x2c>
 80083b6:	6063      	str	r3, [r4, #4]
 80083b8:	6014      	str	r4, [r2, #0]
 80083ba:	4628      	mov	r0, r5
 80083bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80083c0:	f000 b8dc 	b.w	800857c <__malloc_unlock>
 80083c4:	42a3      	cmp	r3, r4
 80083c6:	d908      	bls.n	80083da <_free_r+0x42>
 80083c8:	6820      	ldr	r0, [r4, #0]
 80083ca:	1821      	adds	r1, r4, r0
 80083cc:	428b      	cmp	r3, r1
 80083ce:	bf01      	itttt	eq
 80083d0:	6819      	ldreq	r1, [r3, #0]
 80083d2:	685b      	ldreq	r3, [r3, #4]
 80083d4:	1809      	addeq	r1, r1, r0
 80083d6:	6021      	streq	r1, [r4, #0]
 80083d8:	e7ed      	b.n	80083b6 <_free_r+0x1e>
 80083da:	461a      	mov	r2, r3
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	b10b      	cbz	r3, 80083e4 <_free_r+0x4c>
 80083e0:	42a3      	cmp	r3, r4
 80083e2:	d9fa      	bls.n	80083da <_free_r+0x42>
 80083e4:	6811      	ldr	r1, [r2, #0]
 80083e6:	1850      	adds	r0, r2, r1
 80083e8:	42a0      	cmp	r0, r4
 80083ea:	d10b      	bne.n	8008404 <_free_r+0x6c>
 80083ec:	6820      	ldr	r0, [r4, #0]
 80083ee:	4401      	add	r1, r0
 80083f0:	1850      	adds	r0, r2, r1
 80083f2:	4283      	cmp	r3, r0
 80083f4:	6011      	str	r1, [r2, #0]
 80083f6:	d1e0      	bne.n	80083ba <_free_r+0x22>
 80083f8:	6818      	ldr	r0, [r3, #0]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	6053      	str	r3, [r2, #4]
 80083fe:	4408      	add	r0, r1
 8008400:	6010      	str	r0, [r2, #0]
 8008402:	e7da      	b.n	80083ba <_free_r+0x22>
 8008404:	d902      	bls.n	800840c <_free_r+0x74>
 8008406:	230c      	movs	r3, #12
 8008408:	602b      	str	r3, [r5, #0]
 800840a:	e7d6      	b.n	80083ba <_free_r+0x22>
 800840c:	6820      	ldr	r0, [r4, #0]
 800840e:	1821      	adds	r1, r4, r0
 8008410:	428b      	cmp	r3, r1
 8008412:	bf04      	itt	eq
 8008414:	6819      	ldreq	r1, [r3, #0]
 8008416:	685b      	ldreq	r3, [r3, #4]
 8008418:	6063      	str	r3, [r4, #4]
 800841a:	bf04      	itt	eq
 800841c:	1809      	addeq	r1, r1, r0
 800841e:	6021      	streq	r1, [r4, #0]
 8008420:	6054      	str	r4, [r2, #4]
 8008422:	e7ca      	b.n	80083ba <_free_r+0x22>
 8008424:	bd38      	pop	{r3, r4, r5, pc}
 8008426:	bf00      	nop
 8008428:	20004d38 	.word	0x20004d38

0800842c <sbrk_aligned>:
 800842c:	b570      	push	{r4, r5, r6, lr}
 800842e:	4e0f      	ldr	r6, [pc, #60]	@ (800846c <sbrk_aligned+0x40>)
 8008430:	460c      	mov	r4, r1
 8008432:	6831      	ldr	r1, [r6, #0]
 8008434:	4605      	mov	r5, r0
 8008436:	b911      	cbnz	r1, 800843e <sbrk_aligned+0x12>
 8008438:	f001 f836 	bl	80094a8 <_sbrk_r>
 800843c:	6030      	str	r0, [r6, #0]
 800843e:	4621      	mov	r1, r4
 8008440:	4628      	mov	r0, r5
 8008442:	f001 f831 	bl	80094a8 <_sbrk_r>
 8008446:	1c43      	adds	r3, r0, #1
 8008448:	d103      	bne.n	8008452 <sbrk_aligned+0x26>
 800844a:	f04f 34ff 	mov.w	r4, #4294967295
 800844e:	4620      	mov	r0, r4
 8008450:	bd70      	pop	{r4, r5, r6, pc}
 8008452:	1cc4      	adds	r4, r0, #3
 8008454:	f024 0403 	bic.w	r4, r4, #3
 8008458:	42a0      	cmp	r0, r4
 800845a:	d0f8      	beq.n	800844e <sbrk_aligned+0x22>
 800845c:	1a21      	subs	r1, r4, r0
 800845e:	4628      	mov	r0, r5
 8008460:	f001 f822 	bl	80094a8 <_sbrk_r>
 8008464:	3001      	adds	r0, #1
 8008466:	d1f2      	bne.n	800844e <sbrk_aligned+0x22>
 8008468:	e7ef      	b.n	800844a <sbrk_aligned+0x1e>
 800846a:	bf00      	nop
 800846c:	20004d34 	.word	0x20004d34

08008470 <_malloc_r>:
 8008470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008474:	1ccd      	adds	r5, r1, #3
 8008476:	f025 0503 	bic.w	r5, r5, #3
 800847a:	3508      	adds	r5, #8
 800847c:	2d0c      	cmp	r5, #12
 800847e:	bf38      	it	cc
 8008480:	250c      	movcc	r5, #12
 8008482:	2d00      	cmp	r5, #0
 8008484:	4606      	mov	r6, r0
 8008486:	db01      	blt.n	800848c <_malloc_r+0x1c>
 8008488:	42a9      	cmp	r1, r5
 800848a:	d904      	bls.n	8008496 <_malloc_r+0x26>
 800848c:	230c      	movs	r3, #12
 800848e:	6033      	str	r3, [r6, #0]
 8008490:	2000      	movs	r0, #0
 8008492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008496:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800856c <_malloc_r+0xfc>
 800849a:	f000 f869 	bl	8008570 <__malloc_lock>
 800849e:	f8d8 3000 	ldr.w	r3, [r8]
 80084a2:	461c      	mov	r4, r3
 80084a4:	bb44      	cbnz	r4, 80084f8 <_malloc_r+0x88>
 80084a6:	4629      	mov	r1, r5
 80084a8:	4630      	mov	r0, r6
 80084aa:	f7ff ffbf 	bl	800842c <sbrk_aligned>
 80084ae:	1c43      	adds	r3, r0, #1
 80084b0:	4604      	mov	r4, r0
 80084b2:	d158      	bne.n	8008566 <_malloc_r+0xf6>
 80084b4:	f8d8 4000 	ldr.w	r4, [r8]
 80084b8:	4627      	mov	r7, r4
 80084ba:	2f00      	cmp	r7, #0
 80084bc:	d143      	bne.n	8008546 <_malloc_r+0xd6>
 80084be:	2c00      	cmp	r4, #0
 80084c0:	d04b      	beq.n	800855a <_malloc_r+0xea>
 80084c2:	6823      	ldr	r3, [r4, #0]
 80084c4:	4639      	mov	r1, r7
 80084c6:	4630      	mov	r0, r6
 80084c8:	eb04 0903 	add.w	r9, r4, r3
 80084cc:	f000 ffec 	bl	80094a8 <_sbrk_r>
 80084d0:	4581      	cmp	r9, r0
 80084d2:	d142      	bne.n	800855a <_malloc_r+0xea>
 80084d4:	6821      	ldr	r1, [r4, #0]
 80084d6:	1a6d      	subs	r5, r5, r1
 80084d8:	4629      	mov	r1, r5
 80084da:	4630      	mov	r0, r6
 80084dc:	f7ff ffa6 	bl	800842c <sbrk_aligned>
 80084e0:	3001      	adds	r0, #1
 80084e2:	d03a      	beq.n	800855a <_malloc_r+0xea>
 80084e4:	6823      	ldr	r3, [r4, #0]
 80084e6:	442b      	add	r3, r5
 80084e8:	6023      	str	r3, [r4, #0]
 80084ea:	f8d8 3000 	ldr.w	r3, [r8]
 80084ee:	685a      	ldr	r2, [r3, #4]
 80084f0:	bb62      	cbnz	r2, 800854c <_malloc_r+0xdc>
 80084f2:	f8c8 7000 	str.w	r7, [r8]
 80084f6:	e00f      	b.n	8008518 <_malloc_r+0xa8>
 80084f8:	6822      	ldr	r2, [r4, #0]
 80084fa:	1b52      	subs	r2, r2, r5
 80084fc:	d420      	bmi.n	8008540 <_malloc_r+0xd0>
 80084fe:	2a0b      	cmp	r2, #11
 8008500:	d917      	bls.n	8008532 <_malloc_r+0xc2>
 8008502:	1961      	adds	r1, r4, r5
 8008504:	42a3      	cmp	r3, r4
 8008506:	6025      	str	r5, [r4, #0]
 8008508:	bf18      	it	ne
 800850a:	6059      	strne	r1, [r3, #4]
 800850c:	6863      	ldr	r3, [r4, #4]
 800850e:	bf08      	it	eq
 8008510:	f8c8 1000 	streq.w	r1, [r8]
 8008514:	5162      	str	r2, [r4, r5]
 8008516:	604b      	str	r3, [r1, #4]
 8008518:	4630      	mov	r0, r6
 800851a:	f000 f82f 	bl	800857c <__malloc_unlock>
 800851e:	f104 000b 	add.w	r0, r4, #11
 8008522:	1d23      	adds	r3, r4, #4
 8008524:	f020 0007 	bic.w	r0, r0, #7
 8008528:	1ac2      	subs	r2, r0, r3
 800852a:	bf1c      	itt	ne
 800852c:	1a1b      	subne	r3, r3, r0
 800852e:	50a3      	strne	r3, [r4, r2]
 8008530:	e7af      	b.n	8008492 <_malloc_r+0x22>
 8008532:	6862      	ldr	r2, [r4, #4]
 8008534:	42a3      	cmp	r3, r4
 8008536:	bf0c      	ite	eq
 8008538:	f8c8 2000 	streq.w	r2, [r8]
 800853c:	605a      	strne	r2, [r3, #4]
 800853e:	e7eb      	b.n	8008518 <_malloc_r+0xa8>
 8008540:	4623      	mov	r3, r4
 8008542:	6864      	ldr	r4, [r4, #4]
 8008544:	e7ae      	b.n	80084a4 <_malloc_r+0x34>
 8008546:	463c      	mov	r4, r7
 8008548:	687f      	ldr	r7, [r7, #4]
 800854a:	e7b6      	b.n	80084ba <_malloc_r+0x4a>
 800854c:	461a      	mov	r2, r3
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	42a3      	cmp	r3, r4
 8008552:	d1fb      	bne.n	800854c <_malloc_r+0xdc>
 8008554:	2300      	movs	r3, #0
 8008556:	6053      	str	r3, [r2, #4]
 8008558:	e7de      	b.n	8008518 <_malloc_r+0xa8>
 800855a:	230c      	movs	r3, #12
 800855c:	6033      	str	r3, [r6, #0]
 800855e:	4630      	mov	r0, r6
 8008560:	f000 f80c 	bl	800857c <__malloc_unlock>
 8008564:	e794      	b.n	8008490 <_malloc_r+0x20>
 8008566:	6005      	str	r5, [r0, #0]
 8008568:	e7d6      	b.n	8008518 <_malloc_r+0xa8>
 800856a:	bf00      	nop
 800856c:	20004d38 	.word	0x20004d38

08008570 <__malloc_lock>:
 8008570:	4801      	ldr	r0, [pc, #4]	@ (8008578 <__malloc_lock+0x8>)
 8008572:	f7ff bf00 	b.w	8008376 <__retarget_lock_acquire_recursive>
 8008576:	bf00      	nop
 8008578:	20004d30 	.word	0x20004d30

0800857c <__malloc_unlock>:
 800857c:	4801      	ldr	r0, [pc, #4]	@ (8008584 <__malloc_unlock+0x8>)
 800857e:	f7ff befb 	b.w	8008378 <__retarget_lock_release_recursive>
 8008582:	bf00      	nop
 8008584:	20004d30 	.word	0x20004d30

08008588 <_sungetc_r>:
 8008588:	b538      	push	{r3, r4, r5, lr}
 800858a:	1c4b      	adds	r3, r1, #1
 800858c:	4614      	mov	r4, r2
 800858e:	d103      	bne.n	8008598 <_sungetc_r+0x10>
 8008590:	f04f 35ff 	mov.w	r5, #4294967295
 8008594:	4628      	mov	r0, r5
 8008596:	bd38      	pop	{r3, r4, r5, pc}
 8008598:	8993      	ldrh	r3, [r2, #12]
 800859a:	f023 0320 	bic.w	r3, r3, #32
 800859e:	8193      	strh	r3, [r2, #12]
 80085a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80085a2:	6852      	ldr	r2, [r2, #4]
 80085a4:	b2cd      	uxtb	r5, r1
 80085a6:	b18b      	cbz	r3, 80085cc <_sungetc_r+0x44>
 80085a8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80085aa:	4293      	cmp	r3, r2
 80085ac:	dd08      	ble.n	80085c0 <_sungetc_r+0x38>
 80085ae:	6823      	ldr	r3, [r4, #0]
 80085b0:	1e5a      	subs	r2, r3, #1
 80085b2:	6022      	str	r2, [r4, #0]
 80085b4:	f803 5c01 	strb.w	r5, [r3, #-1]
 80085b8:	6863      	ldr	r3, [r4, #4]
 80085ba:	3301      	adds	r3, #1
 80085bc:	6063      	str	r3, [r4, #4]
 80085be:	e7e9      	b.n	8008594 <_sungetc_r+0xc>
 80085c0:	4621      	mov	r1, r4
 80085c2:	f000 ff14 	bl	80093ee <__submore>
 80085c6:	2800      	cmp	r0, #0
 80085c8:	d0f1      	beq.n	80085ae <_sungetc_r+0x26>
 80085ca:	e7e1      	b.n	8008590 <_sungetc_r+0x8>
 80085cc:	6921      	ldr	r1, [r4, #16]
 80085ce:	6823      	ldr	r3, [r4, #0]
 80085d0:	b151      	cbz	r1, 80085e8 <_sungetc_r+0x60>
 80085d2:	4299      	cmp	r1, r3
 80085d4:	d208      	bcs.n	80085e8 <_sungetc_r+0x60>
 80085d6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80085da:	42a9      	cmp	r1, r5
 80085dc:	d104      	bne.n	80085e8 <_sungetc_r+0x60>
 80085de:	3b01      	subs	r3, #1
 80085e0:	3201      	adds	r2, #1
 80085e2:	6023      	str	r3, [r4, #0]
 80085e4:	6062      	str	r2, [r4, #4]
 80085e6:	e7d5      	b.n	8008594 <_sungetc_r+0xc>
 80085e8:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80085ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80085f0:	6363      	str	r3, [r4, #52]	@ 0x34
 80085f2:	2303      	movs	r3, #3
 80085f4:	63a3      	str	r3, [r4, #56]	@ 0x38
 80085f6:	4623      	mov	r3, r4
 80085f8:	f803 5f46 	strb.w	r5, [r3, #70]!
 80085fc:	6023      	str	r3, [r4, #0]
 80085fe:	2301      	movs	r3, #1
 8008600:	e7dc      	b.n	80085bc <_sungetc_r+0x34>

08008602 <__ssrefill_r>:
 8008602:	b510      	push	{r4, lr}
 8008604:	460c      	mov	r4, r1
 8008606:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008608:	b169      	cbz	r1, 8008626 <__ssrefill_r+0x24>
 800860a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800860e:	4299      	cmp	r1, r3
 8008610:	d001      	beq.n	8008616 <__ssrefill_r+0x14>
 8008612:	f7ff fec1 	bl	8008398 <_free_r>
 8008616:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008618:	6063      	str	r3, [r4, #4]
 800861a:	2000      	movs	r0, #0
 800861c:	6360      	str	r0, [r4, #52]	@ 0x34
 800861e:	b113      	cbz	r3, 8008626 <__ssrefill_r+0x24>
 8008620:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008622:	6023      	str	r3, [r4, #0]
 8008624:	bd10      	pop	{r4, pc}
 8008626:	6923      	ldr	r3, [r4, #16]
 8008628:	6023      	str	r3, [r4, #0]
 800862a:	2300      	movs	r3, #0
 800862c:	6063      	str	r3, [r4, #4]
 800862e:	89a3      	ldrh	r3, [r4, #12]
 8008630:	f043 0320 	orr.w	r3, r3, #32
 8008634:	81a3      	strh	r3, [r4, #12]
 8008636:	f04f 30ff 	mov.w	r0, #4294967295
 800863a:	e7f3      	b.n	8008624 <__ssrefill_r+0x22>

0800863c <__ssvfiscanf_r>:
 800863c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008640:	460c      	mov	r4, r1
 8008642:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8008646:	2100      	movs	r1, #0
 8008648:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800864c:	49a6      	ldr	r1, [pc, #664]	@ (80088e8 <__ssvfiscanf_r+0x2ac>)
 800864e:	91a0      	str	r1, [sp, #640]	@ 0x280
 8008650:	f10d 0804 	add.w	r8, sp, #4
 8008654:	49a5      	ldr	r1, [pc, #660]	@ (80088ec <__ssvfiscanf_r+0x2b0>)
 8008656:	4fa6      	ldr	r7, [pc, #664]	@ (80088f0 <__ssvfiscanf_r+0x2b4>)
 8008658:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800865c:	4606      	mov	r6, r0
 800865e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8008660:	9300      	str	r3, [sp, #0]
 8008662:	f892 9000 	ldrb.w	r9, [r2]
 8008666:	f1b9 0f00 	cmp.w	r9, #0
 800866a:	f000 8158 	beq.w	800891e <__ssvfiscanf_r+0x2e2>
 800866e:	f817 3009 	ldrb.w	r3, [r7, r9]
 8008672:	f013 0308 	ands.w	r3, r3, #8
 8008676:	f102 0501 	add.w	r5, r2, #1
 800867a:	d019      	beq.n	80086b0 <__ssvfiscanf_r+0x74>
 800867c:	6863      	ldr	r3, [r4, #4]
 800867e:	2b00      	cmp	r3, #0
 8008680:	dd0f      	ble.n	80086a2 <__ssvfiscanf_r+0x66>
 8008682:	6823      	ldr	r3, [r4, #0]
 8008684:	781a      	ldrb	r2, [r3, #0]
 8008686:	5cba      	ldrb	r2, [r7, r2]
 8008688:	0712      	lsls	r2, r2, #28
 800868a:	d401      	bmi.n	8008690 <__ssvfiscanf_r+0x54>
 800868c:	462a      	mov	r2, r5
 800868e:	e7e8      	b.n	8008662 <__ssvfiscanf_r+0x26>
 8008690:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008692:	3201      	adds	r2, #1
 8008694:	9245      	str	r2, [sp, #276]	@ 0x114
 8008696:	6862      	ldr	r2, [r4, #4]
 8008698:	3301      	adds	r3, #1
 800869a:	3a01      	subs	r2, #1
 800869c:	6062      	str	r2, [r4, #4]
 800869e:	6023      	str	r3, [r4, #0]
 80086a0:	e7ec      	b.n	800867c <__ssvfiscanf_r+0x40>
 80086a2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80086a4:	4621      	mov	r1, r4
 80086a6:	4630      	mov	r0, r6
 80086a8:	4798      	blx	r3
 80086aa:	2800      	cmp	r0, #0
 80086ac:	d0e9      	beq.n	8008682 <__ssvfiscanf_r+0x46>
 80086ae:	e7ed      	b.n	800868c <__ssvfiscanf_r+0x50>
 80086b0:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80086b4:	f040 8085 	bne.w	80087c2 <__ssvfiscanf_r+0x186>
 80086b8:	9341      	str	r3, [sp, #260]	@ 0x104
 80086ba:	9343      	str	r3, [sp, #268]	@ 0x10c
 80086bc:	7853      	ldrb	r3, [r2, #1]
 80086be:	2b2a      	cmp	r3, #42	@ 0x2a
 80086c0:	bf02      	ittt	eq
 80086c2:	2310      	moveq	r3, #16
 80086c4:	1c95      	addeq	r5, r2, #2
 80086c6:	9341      	streq	r3, [sp, #260]	@ 0x104
 80086c8:	220a      	movs	r2, #10
 80086ca:	46aa      	mov	sl, r5
 80086cc:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80086d0:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80086d4:	2b09      	cmp	r3, #9
 80086d6:	d91e      	bls.n	8008716 <__ssvfiscanf_r+0xda>
 80086d8:	f8df b218 	ldr.w	fp, [pc, #536]	@ 80088f4 <__ssvfiscanf_r+0x2b8>
 80086dc:	2203      	movs	r2, #3
 80086de:	4658      	mov	r0, fp
 80086e0:	f7f7 fd9e 	bl	8000220 <memchr>
 80086e4:	b138      	cbz	r0, 80086f6 <__ssvfiscanf_r+0xba>
 80086e6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80086e8:	eba0 000b 	sub.w	r0, r0, fp
 80086ec:	2301      	movs	r3, #1
 80086ee:	4083      	lsls	r3, r0
 80086f0:	4313      	orrs	r3, r2
 80086f2:	9341      	str	r3, [sp, #260]	@ 0x104
 80086f4:	4655      	mov	r5, sl
 80086f6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80086fa:	2b78      	cmp	r3, #120	@ 0x78
 80086fc:	d806      	bhi.n	800870c <__ssvfiscanf_r+0xd0>
 80086fe:	2b57      	cmp	r3, #87	@ 0x57
 8008700:	d810      	bhi.n	8008724 <__ssvfiscanf_r+0xe8>
 8008702:	2b25      	cmp	r3, #37	@ 0x25
 8008704:	d05d      	beq.n	80087c2 <__ssvfiscanf_r+0x186>
 8008706:	d857      	bhi.n	80087b8 <__ssvfiscanf_r+0x17c>
 8008708:	2b00      	cmp	r3, #0
 800870a:	d075      	beq.n	80087f8 <__ssvfiscanf_r+0x1bc>
 800870c:	2303      	movs	r3, #3
 800870e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008710:	230a      	movs	r3, #10
 8008712:	9342      	str	r3, [sp, #264]	@ 0x108
 8008714:	e088      	b.n	8008828 <__ssvfiscanf_r+0x1ec>
 8008716:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8008718:	fb02 1103 	mla	r1, r2, r3, r1
 800871c:	3930      	subs	r1, #48	@ 0x30
 800871e:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008720:	4655      	mov	r5, sl
 8008722:	e7d2      	b.n	80086ca <__ssvfiscanf_r+0x8e>
 8008724:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8008728:	2a20      	cmp	r2, #32
 800872a:	d8ef      	bhi.n	800870c <__ssvfiscanf_r+0xd0>
 800872c:	a101      	add	r1, pc, #4	@ (adr r1, 8008734 <__ssvfiscanf_r+0xf8>)
 800872e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008732:	bf00      	nop
 8008734:	08008807 	.word	0x08008807
 8008738:	0800870d 	.word	0x0800870d
 800873c:	0800870d 	.word	0x0800870d
 8008740:	08008861 	.word	0x08008861
 8008744:	0800870d 	.word	0x0800870d
 8008748:	0800870d 	.word	0x0800870d
 800874c:	0800870d 	.word	0x0800870d
 8008750:	0800870d 	.word	0x0800870d
 8008754:	0800870d 	.word	0x0800870d
 8008758:	0800870d 	.word	0x0800870d
 800875c:	0800870d 	.word	0x0800870d
 8008760:	08008877 	.word	0x08008877
 8008764:	0800885d 	.word	0x0800885d
 8008768:	080087bf 	.word	0x080087bf
 800876c:	080087bf 	.word	0x080087bf
 8008770:	080087bf 	.word	0x080087bf
 8008774:	0800870d 	.word	0x0800870d
 8008778:	08008819 	.word	0x08008819
 800877c:	0800870d 	.word	0x0800870d
 8008780:	0800870d 	.word	0x0800870d
 8008784:	0800870d 	.word	0x0800870d
 8008788:	0800870d 	.word	0x0800870d
 800878c:	08008887 	.word	0x08008887
 8008790:	08008821 	.word	0x08008821
 8008794:	080087ff 	.word	0x080087ff
 8008798:	0800870d 	.word	0x0800870d
 800879c:	0800870d 	.word	0x0800870d
 80087a0:	08008883 	.word	0x08008883
 80087a4:	0800870d 	.word	0x0800870d
 80087a8:	0800885d 	.word	0x0800885d
 80087ac:	0800870d 	.word	0x0800870d
 80087b0:	0800870d 	.word	0x0800870d
 80087b4:	08008807 	.word	0x08008807
 80087b8:	3b45      	subs	r3, #69	@ 0x45
 80087ba:	2b02      	cmp	r3, #2
 80087bc:	d8a6      	bhi.n	800870c <__ssvfiscanf_r+0xd0>
 80087be:	2305      	movs	r3, #5
 80087c0:	e031      	b.n	8008826 <__ssvfiscanf_r+0x1ea>
 80087c2:	6863      	ldr	r3, [r4, #4]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	dd0d      	ble.n	80087e4 <__ssvfiscanf_r+0x1a8>
 80087c8:	6823      	ldr	r3, [r4, #0]
 80087ca:	781a      	ldrb	r2, [r3, #0]
 80087cc:	454a      	cmp	r2, r9
 80087ce:	f040 80a6 	bne.w	800891e <__ssvfiscanf_r+0x2e2>
 80087d2:	3301      	adds	r3, #1
 80087d4:	6862      	ldr	r2, [r4, #4]
 80087d6:	6023      	str	r3, [r4, #0]
 80087d8:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80087da:	3a01      	subs	r2, #1
 80087dc:	3301      	adds	r3, #1
 80087de:	6062      	str	r2, [r4, #4]
 80087e0:	9345      	str	r3, [sp, #276]	@ 0x114
 80087e2:	e753      	b.n	800868c <__ssvfiscanf_r+0x50>
 80087e4:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80087e6:	4621      	mov	r1, r4
 80087e8:	4630      	mov	r0, r6
 80087ea:	4798      	blx	r3
 80087ec:	2800      	cmp	r0, #0
 80087ee:	d0eb      	beq.n	80087c8 <__ssvfiscanf_r+0x18c>
 80087f0:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80087f2:	2800      	cmp	r0, #0
 80087f4:	f040 808b 	bne.w	800890e <__ssvfiscanf_r+0x2d2>
 80087f8:	f04f 30ff 	mov.w	r0, #4294967295
 80087fc:	e08b      	b.n	8008916 <__ssvfiscanf_r+0x2da>
 80087fe:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008800:	f042 0220 	orr.w	r2, r2, #32
 8008804:	9241      	str	r2, [sp, #260]	@ 0x104
 8008806:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008808:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800880c:	9241      	str	r2, [sp, #260]	@ 0x104
 800880e:	2210      	movs	r2, #16
 8008810:	2b6e      	cmp	r3, #110	@ 0x6e
 8008812:	9242      	str	r2, [sp, #264]	@ 0x108
 8008814:	d902      	bls.n	800881c <__ssvfiscanf_r+0x1e0>
 8008816:	e005      	b.n	8008824 <__ssvfiscanf_r+0x1e8>
 8008818:	2300      	movs	r3, #0
 800881a:	9342      	str	r3, [sp, #264]	@ 0x108
 800881c:	2303      	movs	r3, #3
 800881e:	e002      	b.n	8008826 <__ssvfiscanf_r+0x1ea>
 8008820:	2308      	movs	r3, #8
 8008822:	9342      	str	r3, [sp, #264]	@ 0x108
 8008824:	2304      	movs	r3, #4
 8008826:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008828:	6863      	ldr	r3, [r4, #4]
 800882a:	2b00      	cmp	r3, #0
 800882c:	dd39      	ble.n	80088a2 <__ssvfiscanf_r+0x266>
 800882e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008830:	0659      	lsls	r1, r3, #25
 8008832:	d404      	bmi.n	800883e <__ssvfiscanf_r+0x202>
 8008834:	6823      	ldr	r3, [r4, #0]
 8008836:	781a      	ldrb	r2, [r3, #0]
 8008838:	5cba      	ldrb	r2, [r7, r2]
 800883a:	0712      	lsls	r2, r2, #28
 800883c:	d438      	bmi.n	80088b0 <__ssvfiscanf_r+0x274>
 800883e:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8008840:	2b02      	cmp	r3, #2
 8008842:	dc47      	bgt.n	80088d4 <__ssvfiscanf_r+0x298>
 8008844:	466b      	mov	r3, sp
 8008846:	4622      	mov	r2, r4
 8008848:	a941      	add	r1, sp, #260	@ 0x104
 800884a:	4630      	mov	r0, r6
 800884c:	f000 fb3a 	bl	8008ec4 <_scanf_chars>
 8008850:	2801      	cmp	r0, #1
 8008852:	d064      	beq.n	800891e <__ssvfiscanf_r+0x2e2>
 8008854:	2802      	cmp	r0, #2
 8008856:	f47f af19 	bne.w	800868c <__ssvfiscanf_r+0x50>
 800885a:	e7c9      	b.n	80087f0 <__ssvfiscanf_r+0x1b4>
 800885c:	220a      	movs	r2, #10
 800885e:	e7d7      	b.n	8008810 <__ssvfiscanf_r+0x1d4>
 8008860:	4629      	mov	r1, r5
 8008862:	4640      	mov	r0, r8
 8008864:	f000 fd8a 	bl	800937c <__sccl>
 8008868:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800886a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800886e:	9341      	str	r3, [sp, #260]	@ 0x104
 8008870:	4605      	mov	r5, r0
 8008872:	2301      	movs	r3, #1
 8008874:	e7d7      	b.n	8008826 <__ssvfiscanf_r+0x1ea>
 8008876:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008878:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800887c:	9341      	str	r3, [sp, #260]	@ 0x104
 800887e:	2300      	movs	r3, #0
 8008880:	e7d1      	b.n	8008826 <__ssvfiscanf_r+0x1ea>
 8008882:	2302      	movs	r3, #2
 8008884:	e7cf      	b.n	8008826 <__ssvfiscanf_r+0x1ea>
 8008886:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8008888:	06c3      	lsls	r3, r0, #27
 800888a:	f53f aeff 	bmi.w	800868c <__ssvfiscanf_r+0x50>
 800888e:	9b00      	ldr	r3, [sp, #0]
 8008890:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008892:	1d19      	adds	r1, r3, #4
 8008894:	9100      	str	r1, [sp, #0]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	07c0      	lsls	r0, r0, #31
 800889a:	bf4c      	ite	mi
 800889c:	801a      	strhmi	r2, [r3, #0]
 800889e:	601a      	strpl	r2, [r3, #0]
 80088a0:	e6f4      	b.n	800868c <__ssvfiscanf_r+0x50>
 80088a2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80088a4:	4621      	mov	r1, r4
 80088a6:	4630      	mov	r0, r6
 80088a8:	4798      	blx	r3
 80088aa:	2800      	cmp	r0, #0
 80088ac:	d0bf      	beq.n	800882e <__ssvfiscanf_r+0x1f2>
 80088ae:	e79f      	b.n	80087f0 <__ssvfiscanf_r+0x1b4>
 80088b0:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80088b2:	3201      	adds	r2, #1
 80088b4:	9245      	str	r2, [sp, #276]	@ 0x114
 80088b6:	6862      	ldr	r2, [r4, #4]
 80088b8:	3a01      	subs	r2, #1
 80088ba:	2a00      	cmp	r2, #0
 80088bc:	6062      	str	r2, [r4, #4]
 80088be:	dd02      	ble.n	80088c6 <__ssvfiscanf_r+0x28a>
 80088c0:	3301      	adds	r3, #1
 80088c2:	6023      	str	r3, [r4, #0]
 80088c4:	e7b6      	b.n	8008834 <__ssvfiscanf_r+0x1f8>
 80088c6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80088c8:	4621      	mov	r1, r4
 80088ca:	4630      	mov	r0, r6
 80088cc:	4798      	blx	r3
 80088ce:	2800      	cmp	r0, #0
 80088d0:	d0b0      	beq.n	8008834 <__ssvfiscanf_r+0x1f8>
 80088d2:	e78d      	b.n	80087f0 <__ssvfiscanf_r+0x1b4>
 80088d4:	2b04      	cmp	r3, #4
 80088d6:	dc0f      	bgt.n	80088f8 <__ssvfiscanf_r+0x2bc>
 80088d8:	466b      	mov	r3, sp
 80088da:	4622      	mov	r2, r4
 80088dc:	a941      	add	r1, sp, #260	@ 0x104
 80088de:	4630      	mov	r0, r6
 80088e0:	f000 fb4a 	bl	8008f78 <_scanf_i>
 80088e4:	e7b4      	b.n	8008850 <__ssvfiscanf_r+0x214>
 80088e6:	bf00      	nop
 80088e8:	08008589 	.word	0x08008589
 80088ec:	08008603 	.word	0x08008603
 80088f0:	0800995f 	.word	0x0800995f
 80088f4:	08009910 	.word	0x08009910
 80088f8:	4b0a      	ldr	r3, [pc, #40]	@ (8008924 <__ssvfiscanf_r+0x2e8>)
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	f43f aec6 	beq.w	800868c <__ssvfiscanf_r+0x50>
 8008900:	466b      	mov	r3, sp
 8008902:	4622      	mov	r2, r4
 8008904:	a941      	add	r1, sp, #260	@ 0x104
 8008906:	4630      	mov	r0, r6
 8008908:	f3af 8000 	nop.w
 800890c:	e7a0      	b.n	8008850 <__ssvfiscanf_r+0x214>
 800890e:	89a3      	ldrh	r3, [r4, #12]
 8008910:	065b      	lsls	r3, r3, #25
 8008912:	f53f af71 	bmi.w	80087f8 <__ssvfiscanf_r+0x1bc>
 8008916:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800891a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800891e:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008920:	e7f9      	b.n	8008916 <__ssvfiscanf_r+0x2da>
 8008922:	bf00      	nop
 8008924:	00000000 	.word	0x00000000

08008928 <__sfputc_r>:
 8008928:	6893      	ldr	r3, [r2, #8]
 800892a:	3b01      	subs	r3, #1
 800892c:	2b00      	cmp	r3, #0
 800892e:	b410      	push	{r4}
 8008930:	6093      	str	r3, [r2, #8]
 8008932:	da08      	bge.n	8008946 <__sfputc_r+0x1e>
 8008934:	6994      	ldr	r4, [r2, #24]
 8008936:	42a3      	cmp	r3, r4
 8008938:	db01      	blt.n	800893e <__sfputc_r+0x16>
 800893a:	290a      	cmp	r1, #10
 800893c:	d103      	bne.n	8008946 <__sfputc_r+0x1e>
 800893e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008942:	f7ff bbac 	b.w	800809e <__swbuf_r>
 8008946:	6813      	ldr	r3, [r2, #0]
 8008948:	1c58      	adds	r0, r3, #1
 800894a:	6010      	str	r0, [r2, #0]
 800894c:	7019      	strb	r1, [r3, #0]
 800894e:	4608      	mov	r0, r1
 8008950:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008954:	4770      	bx	lr

08008956 <__sfputs_r>:
 8008956:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008958:	4606      	mov	r6, r0
 800895a:	460f      	mov	r7, r1
 800895c:	4614      	mov	r4, r2
 800895e:	18d5      	adds	r5, r2, r3
 8008960:	42ac      	cmp	r4, r5
 8008962:	d101      	bne.n	8008968 <__sfputs_r+0x12>
 8008964:	2000      	movs	r0, #0
 8008966:	e007      	b.n	8008978 <__sfputs_r+0x22>
 8008968:	f814 1b01 	ldrb.w	r1, [r4], #1
 800896c:	463a      	mov	r2, r7
 800896e:	4630      	mov	r0, r6
 8008970:	f7ff ffda 	bl	8008928 <__sfputc_r>
 8008974:	1c43      	adds	r3, r0, #1
 8008976:	d1f3      	bne.n	8008960 <__sfputs_r+0xa>
 8008978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800897c <_vfiprintf_r>:
 800897c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008980:	460d      	mov	r5, r1
 8008982:	b09d      	sub	sp, #116	@ 0x74
 8008984:	4614      	mov	r4, r2
 8008986:	4698      	mov	r8, r3
 8008988:	4606      	mov	r6, r0
 800898a:	b118      	cbz	r0, 8008994 <_vfiprintf_r+0x18>
 800898c:	6a03      	ldr	r3, [r0, #32]
 800898e:	b90b      	cbnz	r3, 8008994 <_vfiprintf_r+0x18>
 8008990:	f7ff fa6e 	bl	8007e70 <__sinit>
 8008994:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008996:	07d9      	lsls	r1, r3, #31
 8008998:	d405      	bmi.n	80089a6 <_vfiprintf_r+0x2a>
 800899a:	89ab      	ldrh	r3, [r5, #12]
 800899c:	059a      	lsls	r2, r3, #22
 800899e:	d402      	bmi.n	80089a6 <_vfiprintf_r+0x2a>
 80089a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089a2:	f7ff fce8 	bl	8008376 <__retarget_lock_acquire_recursive>
 80089a6:	89ab      	ldrh	r3, [r5, #12]
 80089a8:	071b      	lsls	r3, r3, #28
 80089aa:	d501      	bpl.n	80089b0 <_vfiprintf_r+0x34>
 80089ac:	692b      	ldr	r3, [r5, #16]
 80089ae:	b99b      	cbnz	r3, 80089d8 <_vfiprintf_r+0x5c>
 80089b0:	4629      	mov	r1, r5
 80089b2:	4630      	mov	r0, r6
 80089b4:	f7ff fbb2 	bl	800811c <__swsetup_r>
 80089b8:	b170      	cbz	r0, 80089d8 <_vfiprintf_r+0x5c>
 80089ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80089bc:	07dc      	lsls	r4, r3, #31
 80089be:	d504      	bpl.n	80089ca <_vfiprintf_r+0x4e>
 80089c0:	f04f 30ff 	mov.w	r0, #4294967295
 80089c4:	b01d      	add	sp, #116	@ 0x74
 80089c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089ca:	89ab      	ldrh	r3, [r5, #12]
 80089cc:	0598      	lsls	r0, r3, #22
 80089ce:	d4f7      	bmi.n	80089c0 <_vfiprintf_r+0x44>
 80089d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80089d2:	f7ff fcd1 	bl	8008378 <__retarget_lock_release_recursive>
 80089d6:	e7f3      	b.n	80089c0 <_vfiprintf_r+0x44>
 80089d8:	2300      	movs	r3, #0
 80089da:	9309      	str	r3, [sp, #36]	@ 0x24
 80089dc:	2320      	movs	r3, #32
 80089de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80089e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80089e6:	2330      	movs	r3, #48	@ 0x30
 80089e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008b98 <_vfiprintf_r+0x21c>
 80089ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80089f0:	f04f 0901 	mov.w	r9, #1
 80089f4:	4623      	mov	r3, r4
 80089f6:	469a      	mov	sl, r3
 80089f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089fc:	b10a      	cbz	r2, 8008a02 <_vfiprintf_r+0x86>
 80089fe:	2a25      	cmp	r2, #37	@ 0x25
 8008a00:	d1f9      	bne.n	80089f6 <_vfiprintf_r+0x7a>
 8008a02:	ebba 0b04 	subs.w	fp, sl, r4
 8008a06:	d00b      	beq.n	8008a20 <_vfiprintf_r+0xa4>
 8008a08:	465b      	mov	r3, fp
 8008a0a:	4622      	mov	r2, r4
 8008a0c:	4629      	mov	r1, r5
 8008a0e:	4630      	mov	r0, r6
 8008a10:	f7ff ffa1 	bl	8008956 <__sfputs_r>
 8008a14:	3001      	adds	r0, #1
 8008a16:	f000 80a7 	beq.w	8008b68 <_vfiprintf_r+0x1ec>
 8008a1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a1c:	445a      	add	r2, fp
 8008a1e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a20:	f89a 3000 	ldrb.w	r3, [sl]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	f000 809f 	beq.w	8008b68 <_vfiprintf_r+0x1ec>
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8008a30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a34:	f10a 0a01 	add.w	sl, sl, #1
 8008a38:	9304      	str	r3, [sp, #16]
 8008a3a:	9307      	str	r3, [sp, #28]
 8008a3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a40:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a42:	4654      	mov	r4, sl
 8008a44:	2205      	movs	r2, #5
 8008a46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a4a:	4853      	ldr	r0, [pc, #332]	@ (8008b98 <_vfiprintf_r+0x21c>)
 8008a4c:	f7f7 fbe8 	bl	8000220 <memchr>
 8008a50:	9a04      	ldr	r2, [sp, #16]
 8008a52:	b9d8      	cbnz	r0, 8008a8c <_vfiprintf_r+0x110>
 8008a54:	06d1      	lsls	r1, r2, #27
 8008a56:	bf44      	itt	mi
 8008a58:	2320      	movmi	r3, #32
 8008a5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a5e:	0713      	lsls	r3, r2, #28
 8008a60:	bf44      	itt	mi
 8008a62:	232b      	movmi	r3, #43	@ 0x2b
 8008a64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a68:	f89a 3000 	ldrb.w	r3, [sl]
 8008a6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a6e:	d015      	beq.n	8008a9c <_vfiprintf_r+0x120>
 8008a70:	9a07      	ldr	r2, [sp, #28]
 8008a72:	4654      	mov	r4, sl
 8008a74:	2000      	movs	r0, #0
 8008a76:	f04f 0c0a 	mov.w	ip, #10
 8008a7a:	4621      	mov	r1, r4
 8008a7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a80:	3b30      	subs	r3, #48	@ 0x30
 8008a82:	2b09      	cmp	r3, #9
 8008a84:	d94b      	bls.n	8008b1e <_vfiprintf_r+0x1a2>
 8008a86:	b1b0      	cbz	r0, 8008ab6 <_vfiprintf_r+0x13a>
 8008a88:	9207      	str	r2, [sp, #28]
 8008a8a:	e014      	b.n	8008ab6 <_vfiprintf_r+0x13a>
 8008a8c:	eba0 0308 	sub.w	r3, r0, r8
 8008a90:	fa09 f303 	lsl.w	r3, r9, r3
 8008a94:	4313      	orrs	r3, r2
 8008a96:	9304      	str	r3, [sp, #16]
 8008a98:	46a2      	mov	sl, r4
 8008a9a:	e7d2      	b.n	8008a42 <_vfiprintf_r+0xc6>
 8008a9c:	9b03      	ldr	r3, [sp, #12]
 8008a9e:	1d19      	adds	r1, r3, #4
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	9103      	str	r1, [sp, #12]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	bfbb      	ittet	lt
 8008aa8:	425b      	neglt	r3, r3
 8008aaa:	f042 0202 	orrlt.w	r2, r2, #2
 8008aae:	9307      	strge	r3, [sp, #28]
 8008ab0:	9307      	strlt	r3, [sp, #28]
 8008ab2:	bfb8      	it	lt
 8008ab4:	9204      	strlt	r2, [sp, #16]
 8008ab6:	7823      	ldrb	r3, [r4, #0]
 8008ab8:	2b2e      	cmp	r3, #46	@ 0x2e
 8008aba:	d10a      	bne.n	8008ad2 <_vfiprintf_r+0x156>
 8008abc:	7863      	ldrb	r3, [r4, #1]
 8008abe:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ac0:	d132      	bne.n	8008b28 <_vfiprintf_r+0x1ac>
 8008ac2:	9b03      	ldr	r3, [sp, #12]
 8008ac4:	1d1a      	adds	r2, r3, #4
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	9203      	str	r2, [sp, #12]
 8008aca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ace:	3402      	adds	r4, #2
 8008ad0:	9305      	str	r3, [sp, #20]
 8008ad2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008ba8 <_vfiprintf_r+0x22c>
 8008ad6:	7821      	ldrb	r1, [r4, #0]
 8008ad8:	2203      	movs	r2, #3
 8008ada:	4650      	mov	r0, sl
 8008adc:	f7f7 fba0 	bl	8000220 <memchr>
 8008ae0:	b138      	cbz	r0, 8008af2 <_vfiprintf_r+0x176>
 8008ae2:	9b04      	ldr	r3, [sp, #16]
 8008ae4:	eba0 000a 	sub.w	r0, r0, sl
 8008ae8:	2240      	movs	r2, #64	@ 0x40
 8008aea:	4082      	lsls	r2, r0
 8008aec:	4313      	orrs	r3, r2
 8008aee:	3401      	adds	r4, #1
 8008af0:	9304      	str	r3, [sp, #16]
 8008af2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008af6:	4829      	ldr	r0, [pc, #164]	@ (8008b9c <_vfiprintf_r+0x220>)
 8008af8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008afc:	2206      	movs	r2, #6
 8008afe:	f7f7 fb8f 	bl	8000220 <memchr>
 8008b02:	2800      	cmp	r0, #0
 8008b04:	d03f      	beq.n	8008b86 <_vfiprintf_r+0x20a>
 8008b06:	4b26      	ldr	r3, [pc, #152]	@ (8008ba0 <_vfiprintf_r+0x224>)
 8008b08:	bb1b      	cbnz	r3, 8008b52 <_vfiprintf_r+0x1d6>
 8008b0a:	9b03      	ldr	r3, [sp, #12]
 8008b0c:	3307      	adds	r3, #7
 8008b0e:	f023 0307 	bic.w	r3, r3, #7
 8008b12:	3308      	adds	r3, #8
 8008b14:	9303      	str	r3, [sp, #12]
 8008b16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b18:	443b      	add	r3, r7
 8008b1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b1c:	e76a      	b.n	80089f4 <_vfiprintf_r+0x78>
 8008b1e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b22:	460c      	mov	r4, r1
 8008b24:	2001      	movs	r0, #1
 8008b26:	e7a8      	b.n	8008a7a <_vfiprintf_r+0xfe>
 8008b28:	2300      	movs	r3, #0
 8008b2a:	3401      	adds	r4, #1
 8008b2c:	9305      	str	r3, [sp, #20]
 8008b2e:	4619      	mov	r1, r3
 8008b30:	f04f 0c0a 	mov.w	ip, #10
 8008b34:	4620      	mov	r0, r4
 8008b36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b3a:	3a30      	subs	r2, #48	@ 0x30
 8008b3c:	2a09      	cmp	r2, #9
 8008b3e:	d903      	bls.n	8008b48 <_vfiprintf_r+0x1cc>
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d0c6      	beq.n	8008ad2 <_vfiprintf_r+0x156>
 8008b44:	9105      	str	r1, [sp, #20]
 8008b46:	e7c4      	b.n	8008ad2 <_vfiprintf_r+0x156>
 8008b48:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b4c:	4604      	mov	r4, r0
 8008b4e:	2301      	movs	r3, #1
 8008b50:	e7f0      	b.n	8008b34 <_vfiprintf_r+0x1b8>
 8008b52:	ab03      	add	r3, sp, #12
 8008b54:	9300      	str	r3, [sp, #0]
 8008b56:	462a      	mov	r2, r5
 8008b58:	4b12      	ldr	r3, [pc, #72]	@ (8008ba4 <_vfiprintf_r+0x228>)
 8008b5a:	a904      	add	r1, sp, #16
 8008b5c:	4630      	mov	r0, r6
 8008b5e:	f3af 8000 	nop.w
 8008b62:	4607      	mov	r7, r0
 8008b64:	1c78      	adds	r0, r7, #1
 8008b66:	d1d6      	bne.n	8008b16 <_vfiprintf_r+0x19a>
 8008b68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b6a:	07d9      	lsls	r1, r3, #31
 8008b6c:	d405      	bmi.n	8008b7a <_vfiprintf_r+0x1fe>
 8008b6e:	89ab      	ldrh	r3, [r5, #12]
 8008b70:	059a      	lsls	r2, r3, #22
 8008b72:	d402      	bmi.n	8008b7a <_vfiprintf_r+0x1fe>
 8008b74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b76:	f7ff fbff 	bl	8008378 <__retarget_lock_release_recursive>
 8008b7a:	89ab      	ldrh	r3, [r5, #12]
 8008b7c:	065b      	lsls	r3, r3, #25
 8008b7e:	f53f af1f 	bmi.w	80089c0 <_vfiprintf_r+0x44>
 8008b82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b84:	e71e      	b.n	80089c4 <_vfiprintf_r+0x48>
 8008b86:	ab03      	add	r3, sp, #12
 8008b88:	9300      	str	r3, [sp, #0]
 8008b8a:	462a      	mov	r2, r5
 8008b8c:	4b05      	ldr	r3, [pc, #20]	@ (8008ba4 <_vfiprintf_r+0x228>)
 8008b8e:	a904      	add	r1, sp, #16
 8008b90:	4630      	mov	r0, r6
 8008b92:	f000 f879 	bl	8008c88 <_printf_i>
 8008b96:	e7e4      	b.n	8008b62 <_vfiprintf_r+0x1e6>
 8008b98:	08009914 	.word	0x08009914
 8008b9c:	0800991a 	.word	0x0800991a
 8008ba0:	00000000 	.word	0x00000000
 8008ba4:	08008957 	.word	0x08008957
 8008ba8:	08009910 	.word	0x08009910

08008bac <_printf_common>:
 8008bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bb0:	4616      	mov	r6, r2
 8008bb2:	4698      	mov	r8, r3
 8008bb4:	688a      	ldr	r2, [r1, #8]
 8008bb6:	690b      	ldr	r3, [r1, #16]
 8008bb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	bfb8      	it	lt
 8008bc0:	4613      	movlt	r3, r2
 8008bc2:	6033      	str	r3, [r6, #0]
 8008bc4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008bc8:	4607      	mov	r7, r0
 8008bca:	460c      	mov	r4, r1
 8008bcc:	b10a      	cbz	r2, 8008bd2 <_printf_common+0x26>
 8008bce:	3301      	adds	r3, #1
 8008bd0:	6033      	str	r3, [r6, #0]
 8008bd2:	6823      	ldr	r3, [r4, #0]
 8008bd4:	0699      	lsls	r1, r3, #26
 8008bd6:	bf42      	ittt	mi
 8008bd8:	6833      	ldrmi	r3, [r6, #0]
 8008bda:	3302      	addmi	r3, #2
 8008bdc:	6033      	strmi	r3, [r6, #0]
 8008bde:	6825      	ldr	r5, [r4, #0]
 8008be0:	f015 0506 	ands.w	r5, r5, #6
 8008be4:	d106      	bne.n	8008bf4 <_printf_common+0x48>
 8008be6:	f104 0a19 	add.w	sl, r4, #25
 8008bea:	68e3      	ldr	r3, [r4, #12]
 8008bec:	6832      	ldr	r2, [r6, #0]
 8008bee:	1a9b      	subs	r3, r3, r2
 8008bf0:	42ab      	cmp	r3, r5
 8008bf2:	dc26      	bgt.n	8008c42 <_printf_common+0x96>
 8008bf4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008bf8:	6822      	ldr	r2, [r4, #0]
 8008bfa:	3b00      	subs	r3, #0
 8008bfc:	bf18      	it	ne
 8008bfe:	2301      	movne	r3, #1
 8008c00:	0692      	lsls	r2, r2, #26
 8008c02:	d42b      	bmi.n	8008c5c <_printf_common+0xb0>
 8008c04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008c08:	4641      	mov	r1, r8
 8008c0a:	4638      	mov	r0, r7
 8008c0c:	47c8      	blx	r9
 8008c0e:	3001      	adds	r0, #1
 8008c10:	d01e      	beq.n	8008c50 <_printf_common+0xa4>
 8008c12:	6823      	ldr	r3, [r4, #0]
 8008c14:	6922      	ldr	r2, [r4, #16]
 8008c16:	f003 0306 	and.w	r3, r3, #6
 8008c1a:	2b04      	cmp	r3, #4
 8008c1c:	bf02      	ittt	eq
 8008c1e:	68e5      	ldreq	r5, [r4, #12]
 8008c20:	6833      	ldreq	r3, [r6, #0]
 8008c22:	1aed      	subeq	r5, r5, r3
 8008c24:	68a3      	ldr	r3, [r4, #8]
 8008c26:	bf0c      	ite	eq
 8008c28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c2c:	2500      	movne	r5, #0
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	bfc4      	itt	gt
 8008c32:	1a9b      	subgt	r3, r3, r2
 8008c34:	18ed      	addgt	r5, r5, r3
 8008c36:	2600      	movs	r6, #0
 8008c38:	341a      	adds	r4, #26
 8008c3a:	42b5      	cmp	r5, r6
 8008c3c:	d11a      	bne.n	8008c74 <_printf_common+0xc8>
 8008c3e:	2000      	movs	r0, #0
 8008c40:	e008      	b.n	8008c54 <_printf_common+0xa8>
 8008c42:	2301      	movs	r3, #1
 8008c44:	4652      	mov	r2, sl
 8008c46:	4641      	mov	r1, r8
 8008c48:	4638      	mov	r0, r7
 8008c4a:	47c8      	blx	r9
 8008c4c:	3001      	adds	r0, #1
 8008c4e:	d103      	bne.n	8008c58 <_printf_common+0xac>
 8008c50:	f04f 30ff 	mov.w	r0, #4294967295
 8008c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c58:	3501      	adds	r5, #1
 8008c5a:	e7c6      	b.n	8008bea <_printf_common+0x3e>
 8008c5c:	18e1      	adds	r1, r4, r3
 8008c5e:	1c5a      	adds	r2, r3, #1
 8008c60:	2030      	movs	r0, #48	@ 0x30
 8008c62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008c66:	4422      	add	r2, r4
 8008c68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008c6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008c70:	3302      	adds	r3, #2
 8008c72:	e7c7      	b.n	8008c04 <_printf_common+0x58>
 8008c74:	2301      	movs	r3, #1
 8008c76:	4622      	mov	r2, r4
 8008c78:	4641      	mov	r1, r8
 8008c7a:	4638      	mov	r0, r7
 8008c7c:	47c8      	blx	r9
 8008c7e:	3001      	adds	r0, #1
 8008c80:	d0e6      	beq.n	8008c50 <_printf_common+0xa4>
 8008c82:	3601      	adds	r6, #1
 8008c84:	e7d9      	b.n	8008c3a <_printf_common+0x8e>
	...

08008c88 <_printf_i>:
 8008c88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c8c:	7e0f      	ldrb	r7, [r1, #24]
 8008c8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008c90:	2f78      	cmp	r7, #120	@ 0x78
 8008c92:	4691      	mov	r9, r2
 8008c94:	4680      	mov	r8, r0
 8008c96:	460c      	mov	r4, r1
 8008c98:	469a      	mov	sl, r3
 8008c9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008c9e:	d807      	bhi.n	8008cb0 <_printf_i+0x28>
 8008ca0:	2f62      	cmp	r7, #98	@ 0x62
 8008ca2:	d80a      	bhi.n	8008cba <_printf_i+0x32>
 8008ca4:	2f00      	cmp	r7, #0
 8008ca6:	f000 80d1 	beq.w	8008e4c <_printf_i+0x1c4>
 8008caa:	2f58      	cmp	r7, #88	@ 0x58
 8008cac:	f000 80b8 	beq.w	8008e20 <_printf_i+0x198>
 8008cb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008cb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008cb8:	e03a      	b.n	8008d30 <_printf_i+0xa8>
 8008cba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008cbe:	2b15      	cmp	r3, #21
 8008cc0:	d8f6      	bhi.n	8008cb0 <_printf_i+0x28>
 8008cc2:	a101      	add	r1, pc, #4	@ (adr r1, 8008cc8 <_printf_i+0x40>)
 8008cc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008cc8:	08008d21 	.word	0x08008d21
 8008ccc:	08008d35 	.word	0x08008d35
 8008cd0:	08008cb1 	.word	0x08008cb1
 8008cd4:	08008cb1 	.word	0x08008cb1
 8008cd8:	08008cb1 	.word	0x08008cb1
 8008cdc:	08008cb1 	.word	0x08008cb1
 8008ce0:	08008d35 	.word	0x08008d35
 8008ce4:	08008cb1 	.word	0x08008cb1
 8008ce8:	08008cb1 	.word	0x08008cb1
 8008cec:	08008cb1 	.word	0x08008cb1
 8008cf0:	08008cb1 	.word	0x08008cb1
 8008cf4:	08008e33 	.word	0x08008e33
 8008cf8:	08008d5f 	.word	0x08008d5f
 8008cfc:	08008ded 	.word	0x08008ded
 8008d00:	08008cb1 	.word	0x08008cb1
 8008d04:	08008cb1 	.word	0x08008cb1
 8008d08:	08008e55 	.word	0x08008e55
 8008d0c:	08008cb1 	.word	0x08008cb1
 8008d10:	08008d5f 	.word	0x08008d5f
 8008d14:	08008cb1 	.word	0x08008cb1
 8008d18:	08008cb1 	.word	0x08008cb1
 8008d1c:	08008df5 	.word	0x08008df5
 8008d20:	6833      	ldr	r3, [r6, #0]
 8008d22:	1d1a      	adds	r2, r3, #4
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	6032      	str	r2, [r6, #0]
 8008d28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008d30:	2301      	movs	r3, #1
 8008d32:	e09c      	b.n	8008e6e <_printf_i+0x1e6>
 8008d34:	6833      	ldr	r3, [r6, #0]
 8008d36:	6820      	ldr	r0, [r4, #0]
 8008d38:	1d19      	adds	r1, r3, #4
 8008d3a:	6031      	str	r1, [r6, #0]
 8008d3c:	0606      	lsls	r6, r0, #24
 8008d3e:	d501      	bpl.n	8008d44 <_printf_i+0xbc>
 8008d40:	681d      	ldr	r5, [r3, #0]
 8008d42:	e003      	b.n	8008d4c <_printf_i+0xc4>
 8008d44:	0645      	lsls	r5, r0, #25
 8008d46:	d5fb      	bpl.n	8008d40 <_printf_i+0xb8>
 8008d48:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008d4c:	2d00      	cmp	r5, #0
 8008d4e:	da03      	bge.n	8008d58 <_printf_i+0xd0>
 8008d50:	232d      	movs	r3, #45	@ 0x2d
 8008d52:	426d      	negs	r5, r5
 8008d54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d58:	4858      	ldr	r0, [pc, #352]	@ (8008ebc <_printf_i+0x234>)
 8008d5a:	230a      	movs	r3, #10
 8008d5c:	e011      	b.n	8008d82 <_printf_i+0xfa>
 8008d5e:	6821      	ldr	r1, [r4, #0]
 8008d60:	6833      	ldr	r3, [r6, #0]
 8008d62:	0608      	lsls	r0, r1, #24
 8008d64:	f853 5b04 	ldr.w	r5, [r3], #4
 8008d68:	d402      	bmi.n	8008d70 <_printf_i+0xe8>
 8008d6a:	0649      	lsls	r1, r1, #25
 8008d6c:	bf48      	it	mi
 8008d6e:	b2ad      	uxthmi	r5, r5
 8008d70:	2f6f      	cmp	r7, #111	@ 0x6f
 8008d72:	4852      	ldr	r0, [pc, #328]	@ (8008ebc <_printf_i+0x234>)
 8008d74:	6033      	str	r3, [r6, #0]
 8008d76:	bf14      	ite	ne
 8008d78:	230a      	movne	r3, #10
 8008d7a:	2308      	moveq	r3, #8
 8008d7c:	2100      	movs	r1, #0
 8008d7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008d82:	6866      	ldr	r6, [r4, #4]
 8008d84:	60a6      	str	r6, [r4, #8]
 8008d86:	2e00      	cmp	r6, #0
 8008d88:	db05      	blt.n	8008d96 <_printf_i+0x10e>
 8008d8a:	6821      	ldr	r1, [r4, #0]
 8008d8c:	432e      	orrs	r6, r5
 8008d8e:	f021 0104 	bic.w	r1, r1, #4
 8008d92:	6021      	str	r1, [r4, #0]
 8008d94:	d04b      	beq.n	8008e2e <_printf_i+0x1a6>
 8008d96:	4616      	mov	r6, r2
 8008d98:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d9c:	fb03 5711 	mls	r7, r3, r1, r5
 8008da0:	5dc7      	ldrb	r7, [r0, r7]
 8008da2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008da6:	462f      	mov	r7, r5
 8008da8:	42bb      	cmp	r3, r7
 8008daa:	460d      	mov	r5, r1
 8008dac:	d9f4      	bls.n	8008d98 <_printf_i+0x110>
 8008dae:	2b08      	cmp	r3, #8
 8008db0:	d10b      	bne.n	8008dca <_printf_i+0x142>
 8008db2:	6823      	ldr	r3, [r4, #0]
 8008db4:	07df      	lsls	r7, r3, #31
 8008db6:	d508      	bpl.n	8008dca <_printf_i+0x142>
 8008db8:	6923      	ldr	r3, [r4, #16]
 8008dba:	6861      	ldr	r1, [r4, #4]
 8008dbc:	4299      	cmp	r1, r3
 8008dbe:	bfde      	ittt	le
 8008dc0:	2330      	movle	r3, #48	@ 0x30
 8008dc2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008dc6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008dca:	1b92      	subs	r2, r2, r6
 8008dcc:	6122      	str	r2, [r4, #16]
 8008dce:	f8cd a000 	str.w	sl, [sp]
 8008dd2:	464b      	mov	r3, r9
 8008dd4:	aa03      	add	r2, sp, #12
 8008dd6:	4621      	mov	r1, r4
 8008dd8:	4640      	mov	r0, r8
 8008dda:	f7ff fee7 	bl	8008bac <_printf_common>
 8008dde:	3001      	adds	r0, #1
 8008de0:	d14a      	bne.n	8008e78 <_printf_i+0x1f0>
 8008de2:	f04f 30ff 	mov.w	r0, #4294967295
 8008de6:	b004      	add	sp, #16
 8008de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dec:	6823      	ldr	r3, [r4, #0]
 8008dee:	f043 0320 	orr.w	r3, r3, #32
 8008df2:	6023      	str	r3, [r4, #0]
 8008df4:	4832      	ldr	r0, [pc, #200]	@ (8008ec0 <_printf_i+0x238>)
 8008df6:	2778      	movs	r7, #120	@ 0x78
 8008df8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008dfc:	6823      	ldr	r3, [r4, #0]
 8008dfe:	6831      	ldr	r1, [r6, #0]
 8008e00:	061f      	lsls	r7, r3, #24
 8008e02:	f851 5b04 	ldr.w	r5, [r1], #4
 8008e06:	d402      	bmi.n	8008e0e <_printf_i+0x186>
 8008e08:	065f      	lsls	r7, r3, #25
 8008e0a:	bf48      	it	mi
 8008e0c:	b2ad      	uxthmi	r5, r5
 8008e0e:	6031      	str	r1, [r6, #0]
 8008e10:	07d9      	lsls	r1, r3, #31
 8008e12:	bf44      	itt	mi
 8008e14:	f043 0320 	orrmi.w	r3, r3, #32
 8008e18:	6023      	strmi	r3, [r4, #0]
 8008e1a:	b11d      	cbz	r5, 8008e24 <_printf_i+0x19c>
 8008e1c:	2310      	movs	r3, #16
 8008e1e:	e7ad      	b.n	8008d7c <_printf_i+0xf4>
 8008e20:	4826      	ldr	r0, [pc, #152]	@ (8008ebc <_printf_i+0x234>)
 8008e22:	e7e9      	b.n	8008df8 <_printf_i+0x170>
 8008e24:	6823      	ldr	r3, [r4, #0]
 8008e26:	f023 0320 	bic.w	r3, r3, #32
 8008e2a:	6023      	str	r3, [r4, #0]
 8008e2c:	e7f6      	b.n	8008e1c <_printf_i+0x194>
 8008e2e:	4616      	mov	r6, r2
 8008e30:	e7bd      	b.n	8008dae <_printf_i+0x126>
 8008e32:	6833      	ldr	r3, [r6, #0]
 8008e34:	6825      	ldr	r5, [r4, #0]
 8008e36:	6961      	ldr	r1, [r4, #20]
 8008e38:	1d18      	adds	r0, r3, #4
 8008e3a:	6030      	str	r0, [r6, #0]
 8008e3c:	062e      	lsls	r6, r5, #24
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	d501      	bpl.n	8008e46 <_printf_i+0x1be>
 8008e42:	6019      	str	r1, [r3, #0]
 8008e44:	e002      	b.n	8008e4c <_printf_i+0x1c4>
 8008e46:	0668      	lsls	r0, r5, #25
 8008e48:	d5fb      	bpl.n	8008e42 <_printf_i+0x1ba>
 8008e4a:	8019      	strh	r1, [r3, #0]
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	6123      	str	r3, [r4, #16]
 8008e50:	4616      	mov	r6, r2
 8008e52:	e7bc      	b.n	8008dce <_printf_i+0x146>
 8008e54:	6833      	ldr	r3, [r6, #0]
 8008e56:	1d1a      	adds	r2, r3, #4
 8008e58:	6032      	str	r2, [r6, #0]
 8008e5a:	681e      	ldr	r6, [r3, #0]
 8008e5c:	6862      	ldr	r2, [r4, #4]
 8008e5e:	2100      	movs	r1, #0
 8008e60:	4630      	mov	r0, r6
 8008e62:	f7f7 f9dd 	bl	8000220 <memchr>
 8008e66:	b108      	cbz	r0, 8008e6c <_printf_i+0x1e4>
 8008e68:	1b80      	subs	r0, r0, r6
 8008e6a:	6060      	str	r0, [r4, #4]
 8008e6c:	6863      	ldr	r3, [r4, #4]
 8008e6e:	6123      	str	r3, [r4, #16]
 8008e70:	2300      	movs	r3, #0
 8008e72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e76:	e7aa      	b.n	8008dce <_printf_i+0x146>
 8008e78:	6923      	ldr	r3, [r4, #16]
 8008e7a:	4632      	mov	r2, r6
 8008e7c:	4649      	mov	r1, r9
 8008e7e:	4640      	mov	r0, r8
 8008e80:	47d0      	blx	sl
 8008e82:	3001      	adds	r0, #1
 8008e84:	d0ad      	beq.n	8008de2 <_printf_i+0x15a>
 8008e86:	6823      	ldr	r3, [r4, #0]
 8008e88:	079b      	lsls	r3, r3, #30
 8008e8a:	d413      	bmi.n	8008eb4 <_printf_i+0x22c>
 8008e8c:	68e0      	ldr	r0, [r4, #12]
 8008e8e:	9b03      	ldr	r3, [sp, #12]
 8008e90:	4298      	cmp	r0, r3
 8008e92:	bfb8      	it	lt
 8008e94:	4618      	movlt	r0, r3
 8008e96:	e7a6      	b.n	8008de6 <_printf_i+0x15e>
 8008e98:	2301      	movs	r3, #1
 8008e9a:	4632      	mov	r2, r6
 8008e9c:	4649      	mov	r1, r9
 8008e9e:	4640      	mov	r0, r8
 8008ea0:	47d0      	blx	sl
 8008ea2:	3001      	adds	r0, #1
 8008ea4:	d09d      	beq.n	8008de2 <_printf_i+0x15a>
 8008ea6:	3501      	adds	r5, #1
 8008ea8:	68e3      	ldr	r3, [r4, #12]
 8008eaa:	9903      	ldr	r1, [sp, #12]
 8008eac:	1a5b      	subs	r3, r3, r1
 8008eae:	42ab      	cmp	r3, r5
 8008eb0:	dcf2      	bgt.n	8008e98 <_printf_i+0x210>
 8008eb2:	e7eb      	b.n	8008e8c <_printf_i+0x204>
 8008eb4:	2500      	movs	r5, #0
 8008eb6:	f104 0619 	add.w	r6, r4, #25
 8008eba:	e7f5      	b.n	8008ea8 <_printf_i+0x220>
 8008ebc:	08009921 	.word	0x08009921
 8008ec0:	08009932 	.word	0x08009932

08008ec4 <_scanf_chars>:
 8008ec4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ec8:	4615      	mov	r5, r2
 8008eca:	688a      	ldr	r2, [r1, #8]
 8008ecc:	4680      	mov	r8, r0
 8008ece:	460c      	mov	r4, r1
 8008ed0:	b932      	cbnz	r2, 8008ee0 <_scanf_chars+0x1c>
 8008ed2:	698a      	ldr	r2, [r1, #24]
 8008ed4:	2a00      	cmp	r2, #0
 8008ed6:	bf14      	ite	ne
 8008ed8:	f04f 32ff 	movne.w	r2, #4294967295
 8008edc:	2201      	moveq	r2, #1
 8008ede:	608a      	str	r2, [r1, #8]
 8008ee0:	6822      	ldr	r2, [r4, #0]
 8008ee2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8008f74 <_scanf_chars+0xb0>
 8008ee6:	06d1      	lsls	r1, r2, #27
 8008ee8:	bf5f      	itttt	pl
 8008eea:	681a      	ldrpl	r2, [r3, #0]
 8008eec:	1d11      	addpl	r1, r2, #4
 8008eee:	6019      	strpl	r1, [r3, #0]
 8008ef0:	6816      	ldrpl	r6, [r2, #0]
 8008ef2:	2700      	movs	r7, #0
 8008ef4:	69a0      	ldr	r0, [r4, #24]
 8008ef6:	b188      	cbz	r0, 8008f1c <_scanf_chars+0x58>
 8008ef8:	2801      	cmp	r0, #1
 8008efa:	d107      	bne.n	8008f0c <_scanf_chars+0x48>
 8008efc:	682b      	ldr	r3, [r5, #0]
 8008efe:	781a      	ldrb	r2, [r3, #0]
 8008f00:	6963      	ldr	r3, [r4, #20]
 8008f02:	5c9b      	ldrb	r3, [r3, r2]
 8008f04:	b953      	cbnz	r3, 8008f1c <_scanf_chars+0x58>
 8008f06:	2f00      	cmp	r7, #0
 8008f08:	d031      	beq.n	8008f6e <_scanf_chars+0xaa>
 8008f0a:	e022      	b.n	8008f52 <_scanf_chars+0x8e>
 8008f0c:	2802      	cmp	r0, #2
 8008f0e:	d120      	bne.n	8008f52 <_scanf_chars+0x8e>
 8008f10:	682b      	ldr	r3, [r5, #0]
 8008f12:	781b      	ldrb	r3, [r3, #0]
 8008f14:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008f18:	071b      	lsls	r3, r3, #28
 8008f1a:	d41a      	bmi.n	8008f52 <_scanf_chars+0x8e>
 8008f1c:	6823      	ldr	r3, [r4, #0]
 8008f1e:	06da      	lsls	r2, r3, #27
 8008f20:	bf5e      	ittt	pl
 8008f22:	682b      	ldrpl	r3, [r5, #0]
 8008f24:	781b      	ldrbpl	r3, [r3, #0]
 8008f26:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008f2a:	682a      	ldr	r2, [r5, #0]
 8008f2c:	686b      	ldr	r3, [r5, #4]
 8008f2e:	3201      	adds	r2, #1
 8008f30:	602a      	str	r2, [r5, #0]
 8008f32:	68a2      	ldr	r2, [r4, #8]
 8008f34:	3b01      	subs	r3, #1
 8008f36:	3a01      	subs	r2, #1
 8008f38:	606b      	str	r3, [r5, #4]
 8008f3a:	3701      	adds	r7, #1
 8008f3c:	60a2      	str	r2, [r4, #8]
 8008f3e:	b142      	cbz	r2, 8008f52 <_scanf_chars+0x8e>
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	dcd7      	bgt.n	8008ef4 <_scanf_chars+0x30>
 8008f44:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008f48:	4629      	mov	r1, r5
 8008f4a:	4640      	mov	r0, r8
 8008f4c:	4798      	blx	r3
 8008f4e:	2800      	cmp	r0, #0
 8008f50:	d0d0      	beq.n	8008ef4 <_scanf_chars+0x30>
 8008f52:	6823      	ldr	r3, [r4, #0]
 8008f54:	f013 0310 	ands.w	r3, r3, #16
 8008f58:	d105      	bne.n	8008f66 <_scanf_chars+0xa2>
 8008f5a:	68e2      	ldr	r2, [r4, #12]
 8008f5c:	3201      	adds	r2, #1
 8008f5e:	60e2      	str	r2, [r4, #12]
 8008f60:	69a2      	ldr	r2, [r4, #24]
 8008f62:	b102      	cbz	r2, 8008f66 <_scanf_chars+0xa2>
 8008f64:	7033      	strb	r3, [r6, #0]
 8008f66:	6923      	ldr	r3, [r4, #16]
 8008f68:	443b      	add	r3, r7
 8008f6a:	6123      	str	r3, [r4, #16]
 8008f6c:	2000      	movs	r0, #0
 8008f6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f72:	bf00      	nop
 8008f74:	0800995f 	.word	0x0800995f

08008f78 <_scanf_i>:
 8008f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f7c:	4698      	mov	r8, r3
 8008f7e:	4b74      	ldr	r3, [pc, #464]	@ (8009150 <_scanf_i+0x1d8>)
 8008f80:	460c      	mov	r4, r1
 8008f82:	4682      	mov	sl, r0
 8008f84:	4616      	mov	r6, r2
 8008f86:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008f8a:	b087      	sub	sp, #28
 8008f8c:	ab03      	add	r3, sp, #12
 8008f8e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008f92:	4b70      	ldr	r3, [pc, #448]	@ (8009154 <_scanf_i+0x1dc>)
 8008f94:	69a1      	ldr	r1, [r4, #24]
 8008f96:	4a70      	ldr	r2, [pc, #448]	@ (8009158 <_scanf_i+0x1e0>)
 8008f98:	2903      	cmp	r1, #3
 8008f9a:	bf08      	it	eq
 8008f9c:	461a      	moveq	r2, r3
 8008f9e:	68a3      	ldr	r3, [r4, #8]
 8008fa0:	9201      	str	r2, [sp, #4]
 8008fa2:	1e5a      	subs	r2, r3, #1
 8008fa4:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008fa8:	bf88      	it	hi
 8008faa:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008fae:	4627      	mov	r7, r4
 8008fb0:	bf82      	ittt	hi
 8008fb2:	eb03 0905 	addhi.w	r9, r3, r5
 8008fb6:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008fba:	60a3      	strhi	r3, [r4, #8]
 8008fbc:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008fc0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008fc4:	bf98      	it	ls
 8008fc6:	f04f 0900 	movls.w	r9, #0
 8008fca:	6023      	str	r3, [r4, #0]
 8008fcc:	463d      	mov	r5, r7
 8008fce:	f04f 0b00 	mov.w	fp, #0
 8008fd2:	6831      	ldr	r1, [r6, #0]
 8008fd4:	ab03      	add	r3, sp, #12
 8008fd6:	7809      	ldrb	r1, [r1, #0]
 8008fd8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008fdc:	2202      	movs	r2, #2
 8008fde:	f7f7 f91f 	bl	8000220 <memchr>
 8008fe2:	b328      	cbz	r0, 8009030 <_scanf_i+0xb8>
 8008fe4:	f1bb 0f01 	cmp.w	fp, #1
 8008fe8:	d159      	bne.n	800909e <_scanf_i+0x126>
 8008fea:	6862      	ldr	r2, [r4, #4]
 8008fec:	b92a      	cbnz	r2, 8008ffa <_scanf_i+0x82>
 8008fee:	6822      	ldr	r2, [r4, #0]
 8008ff0:	2108      	movs	r1, #8
 8008ff2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008ff6:	6061      	str	r1, [r4, #4]
 8008ff8:	6022      	str	r2, [r4, #0]
 8008ffa:	6822      	ldr	r2, [r4, #0]
 8008ffc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8009000:	6022      	str	r2, [r4, #0]
 8009002:	68a2      	ldr	r2, [r4, #8]
 8009004:	1e51      	subs	r1, r2, #1
 8009006:	60a1      	str	r1, [r4, #8]
 8009008:	b192      	cbz	r2, 8009030 <_scanf_i+0xb8>
 800900a:	6832      	ldr	r2, [r6, #0]
 800900c:	1c51      	adds	r1, r2, #1
 800900e:	6031      	str	r1, [r6, #0]
 8009010:	7812      	ldrb	r2, [r2, #0]
 8009012:	f805 2b01 	strb.w	r2, [r5], #1
 8009016:	6872      	ldr	r2, [r6, #4]
 8009018:	3a01      	subs	r2, #1
 800901a:	2a00      	cmp	r2, #0
 800901c:	6072      	str	r2, [r6, #4]
 800901e:	dc07      	bgt.n	8009030 <_scanf_i+0xb8>
 8009020:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8009024:	4631      	mov	r1, r6
 8009026:	4650      	mov	r0, sl
 8009028:	4790      	blx	r2
 800902a:	2800      	cmp	r0, #0
 800902c:	f040 8085 	bne.w	800913a <_scanf_i+0x1c2>
 8009030:	f10b 0b01 	add.w	fp, fp, #1
 8009034:	f1bb 0f03 	cmp.w	fp, #3
 8009038:	d1cb      	bne.n	8008fd2 <_scanf_i+0x5a>
 800903a:	6863      	ldr	r3, [r4, #4]
 800903c:	b90b      	cbnz	r3, 8009042 <_scanf_i+0xca>
 800903e:	230a      	movs	r3, #10
 8009040:	6063      	str	r3, [r4, #4]
 8009042:	6863      	ldr	r3, [r4, #4]
 8009044:	4945      	ldr	r1, [pc, #276]	@ (800915c <_scanf_i+0x1e4>)
 8009046:	6960      	ldr	r0, [r4, #20]
 8009048:	1ac9      	subs	r1, r1, r3
 800904a:	f000 f997 	bl	800937c <__sccl>
 800904e:	f04f 0b00 	mov.w	fp, #0
 8009052:	68a3      	ldr	r3, [r4, #8]
 8009054:	6822      	ldr	r2, [r4, #0]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d03d      	beq.n	80090d6 <_scanf_i+0x15e>
 800905a:	6831      	ldr	r1, [r6, #0]
 800905c:	6960      	ldr	r0, [r4, #20]
 800905e:	f891 c000 	ldrb.w	ip, [r1]
 8009062:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009066:	2800      	cmp	r0, #0
 8009068:	d035      	beq.n	80090d6 <_scanf_i+0x15e>
 800906a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800906e:	d124      	bne.n	80090ba <_scanf_i+0x142>
 8009070:	0510      	lsls	r0, r2, #20
 8009072:	d522      	bpl.n	80090ba <_scanf_i+0x142>
 8009074:	f10b 0b01 	add.w	fp, fp, #1
 8009078:	f1b9 0f00 	cmp.w	r9, #0
 800907c:	d003      	beq.n	8009086 <_scanf_i+0x10e>
 800907e:	3301      	adds	r3, #1
 8009080:	f109 39ff 	add.w	r9, r9, #4294967295
 8009084:	60a3      	str	r3, [r4, #8]
 8009086:	6873      	ldr	r3, [r6, #4]
 8009088:	3b01      	subs	r3, #1
 800908a:	2b00      	cmp	r3, #0
 800908c:	6073      	str	r3, [r6, #4]
 800908e:	dd1b      	ble.n	80090c8 <_scanf_i+0x150>
 8009090:	6833      	ldr	r3, [r6, #0]
 8009092:	3301      	adds	r3, #1
 8009094:	6033      	str	r3, [r6, #0]
 8009096:	68a3      	ldr	r3, [r4, #8]
 8009098:	3b01      	subs	r3, #1
 800909a:	60a3      	str	r3, [r4, #8]
 800909c:	e7d9      	b.n	8009052 <_scanf_i+0xda>
 800909e:	f1bb 0f02 	cmp.w	fp, #2
 80090a2:	d1ae      	bne.n	8009002 <_scanf_i+0x8a>
 80090a4:	6822      	ldr	r2, [r4, #0]
 80090a6:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80090aa:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80090ae:	d1c4      	bne.n	800903a <_scanf_i+0xc2>
 80090b0:	2110      	movs	r1, #16
 80090b2:	6061      	str	r1, [r4, #4]
 80090b4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80090b8:	e7a2      	b.n	8009000 <_scanf_i+0x88>
 80090ba:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80090be:	6022      	str	r2, [r4, #0]
 80090c0:	780b      	ldrb	r3, [r1, #0]
 80090c2:	f805 3b01 	strb.w	r3, [r5], #1
 80090c6:	e7de      	b.n	8009086 <_scanf_i+0x10e>
 80090c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80090cc:	4631      	mov	r1, r6
 80090ce:	4650      	mov	r0, sl
 80090d0:	4798      	blx	r3
 80090d2:	2800      	cmp	r0, #0
 80090d4:	d0df      	beq.n	8009096 <_scanf_i+0x11e>
 80090d6:	6823      	ldr	r3, [r4, #0]
 80090d8:	05d9      	lsls	r1, r3, #23
 80090da:	d50d      	bpl.n	80090f8 <_scanf_i+0x180>
 80090dc:	42bd      	cmp	r5, r7
 80090de:	d909      	bls.n	80090f4 <_scanf_i+0x17c>
 80090e0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80090e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80090e8:	4632      	mov	r2, r6
 80090ea:	4650      	mov	r0, sl
 80090ec:	4798      	blx	r3
 80090ee:	f105 39ff 	add.w	r9, r5, #4294967295
 80090f2:	464d      	mov	r5, r9
 80090f4:	42bd      	cmp	r5, r7
 80090f6:	d028      	beq.n	800914a <_scanf_i+0x1d2>
 80090f8:	6822      	ldr	r2, [r4, #0]
 80090fa:	f012 0210 	ands.w	r2, r2, #16
 80090fe:	d113      	bne.n	8009128 <_scanf_i+0x1b0>
 8009100:	702a      	strb	r2, [r5, #0]
 8009102:	6863      	ldr	r3, [r4, #4]
 8009104:	9e01      	ldr	r6, [sp, #4]
 8009106:	4639      	mov	r1, r7
 8009108:	4650      	mov	r0, sl
 800910a:	47b0      	blx	r6
 800910c:	f8d8 3000 	ldr.w	r3, [r8]
 8009110:	6821      	ldr	r1, [r4, #0]
 8009112:	1d1a      	adds	r2, r3, #4
 8009114:	f8c8 2000 	str.w	r2, [r8]
 8009118:	f011 0f20 	tst.w	r1, #32
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	d00f      	beq.n	8009140 <_scanf_i+0x1c8>
 8009120:	6018      	str	r0, [r3, #0]
 8009122:	68e3      	ldr	r3, [r4, #12]
 8009124:	3301      	adds	r3, #1
 8009126:	60e3      	str	r3, [r4, #12]
 8009128:	6923      	ldr	r3, [r4, #16]
 800912a:	1bed      	subs	r5, r5, r7
 800912c:	445d      	add	r5, fp
 800912e:	442b      	add	r3, r5
 8009130:	6123      	str	r3, [r4, #16]
 8009132:	2000      	movs	r0, #0
 8009134:	b007      	add	sp, #28
 8009136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800913a:	f04f 0b00 	mov.w	fp, #0
 800913e:	e7ca      	b.n	80090d6 <_scanf_i+0x15e>
 8009140:	07ca      	lsls	r2, r1, #31
 8009142:	bf4c      	ite	mi
 8009144:	8018      	strhmi	r0, [r3, #0]
 8009146:	6018      	strpl	r0, [r3, #0]
 8009148:	e7eb      	b.n	8009122 <_scanf_i+0x1aa>
 800914a:	2001      	movs	r0, #1
 800914c:	e7f2      	b.n	8009134 <_scanf_i+0x1bc>
 800914e:	bf00      	nop
 8009150:	0800987c 	.word	0x0800987c
 8009154:	08009619 	.word	0x08009619
 8009158:	080096f9 	.word	0x080096f9
 800915c:	08009953 	.word	0x08009953

08009160 <__sflush_r>:
 8009160:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009168:	0716      	lsls	r6, r2, #28
 800916a:	4605      	mov	r5, r0
 800916c:	460c      	mov	r4, r1
 800916e:	d454      	bmi.n	800921a <__sflush_r+0xba>
 8009170:	684b      	ldr	r3, [r1, #4]
 8009172:	2b00      	cmp	r3, #0
 8009174:	dc02      	bgt.n	800917c <__sflush_r+0x1c>
 8009176:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009178:	2b00      	cmp	r3, #0
 800917a:	dd48      	ble.n	800920e <__sflush_r+0xae>
 800917c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800917e:	2e00      	cmp	r6, #0
 8009180:	d045      	beq.n	800920e <__sflush_r+0xae>
 8009182:	2300      	movs	r3, #0
 8009184:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009188:	682f      	ldr	r7, [r5, #0]
 800918a:	6a21      	ldr	r1, [r4, #32]
 800918c:	602b      	str	r3, [r5, #0]
 800918e:	d030      	beq.n	80091f2 <__sflush_r+0x92>
 8009190:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009192:	89a3      	ldrh	r3, [r4, #12]
 8009194:	0759      	lsls	r1, r3, #29
 8009196:	d505      	bpl.n	80091a4 <__sflush_r+0x44>
 8009198:	6863      	ldr	r3, [r4, #4]
 800919a:	1ad2      	subs	r2, r2, r3
 800919c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800919e:	b10b      	cbz	r3, 80091a4 <__sflush_r+0x44>
 80091a0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80091a2:	1ad2      	subs	r2, r2, r3
 80091a4:	2300      	movs	r3, #0
 80091a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80091a8:	6a21      	ldr	r1, [r4, #32]
 80091aa:	4628      	mov	r0, r5
 80091ac:	47b0      	blx	r6
 80091ae:	1c43      	adds	r3, r0, #1
 80091b0:	89a3      	ldrh	r3, [r4, #12]
 80091b2:	d106      	bne.n	80091c2 <__sflush_r+0x62>
 80091b4:	6829      	ldr	r1, [r5, #0]
 80091b6:	291d      	cmp	r1, #29
 80091b8:	d82b      	bhi.n	8009212 <__sflush_r+0xb2>
 80091ba:	4a2a      	ldr	r2, [pc, #168]	@ (8009264 <__sflush_r+0x104>)
 80091bc:	40ca      	lsrs	r2, r1
 80091be:	07d6      	lsls	r6, r2, #31
 80091c0:	d527      	bpl.n	8009212 <__sflush_r+0xb2>
 80091c2:	2200      	movs	r2, #0
 80091c4:	6062      	str	r2, [r4, #4]
 80091c6:	04d9      	lsls	r1, r3, #19
 80091c8:	6922      	ldr	r2, [r4, #16]
 80091ca:	6022      	str	r2, [r4, #0]
 80091cc:	d504      	bpl.n	80091d8 <__sflush_r+0x78>
 80091ce:	1c42      	adds	r2, r0, #1
 80091d0:	d101      	bne.n	80091d6 <__sflush_r+0x76>
 80091d2:	682b      	ldr	r3, [r5, #0]
 80091d4:	b903      	cbnz	r3, 80091d8 <__sflush_r+0x78>
 80091d6:	6560      	str	r0, [r4, #84]	@ 0x54
 80091d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091da:	602f      	str	r7, [r5, #0]
 80091dc:	b1b9      	cbz	r1, 800920e <__sflush_r+0xae>
 80091de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091e2:	4299      	cmp	r1, r3
 80091e4:	d002      	beq.n	80091ec <__sflush_r+0x8c>
 80091e6:	4628      	mov	r0, r5
 80091e8:	f7ff f8d6 	bl	8008398 <_free_r>
 80091ec:	2300      	movs	r3, #0
 80091ee:	6363      	str	r3, [r4, #52]	@ 0x34
 80091f0:	e00d      	b.n	800920e <__sflush_r+0xae>
 80091f2:	2301      	movs	r3, #1
 80091f4:	4628      	mov	r0, r5
 80091f6:	47b0      	blx	r6
 80091f8:	4602      	mov	r2, r0
 80091fa:	1c50      	adds	r0, r2, #1
 80091fc:	d1c9      	bne.n	8009192 <__sflush_r+0x32>
 80091fe:	682b      	ldr	r3, [r5, #0]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d0c6      	beq.n	8009192 <__sflush_r+0x32>
 8009204:	2b1d      	cmp	r3, #29
 8009206:	d001      	beq.n	800920c <__sflush_r+0xac>
 8009208:	2b16      	cmp	r3, #22
 800920a:	d11e      	bne.n	800924a <__sflush_r+0xea>
 800920c:	602f      	str	r7, [r5, #0]
 800920e:	2000      	movs	r0, #0
 8009210:	e022      	b.n	8009258 <__sflush_r+0xf8>
 8009212:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009216:	b21b      	sxth	r3, r3
 8009218:	e01b      	b.n	8009252 <__sflush_r+0xf2>
 800921a:	690f      	ldr	r7, [r1, #16]
 800921c:	2f00      	cmp	r7, #0
 800921e:	d0f6      	beq.n	800920e <__sflush_r+0xae>
 8009220:	0793      	lsls	r3, r2, #30
 8009222:	680e      	ldr	r6, [r1, #0]
 8009224:	bf08      	it	eq
 8009226:	694b      	ldreq	r3, [r1, #20]
 8009228:	600f      	str	r7, [r1, #0]
 800922a:	bf18      	it	ne
 800922c:	2300      	movne	r3, #0
 800922e:	eba6 0807 	sub.w	r8, r6, r7
 8009232:	608b      	str	r3, [r1, #8]
 8009234:	f1b8 0f00 	cmp.w	r8, #0
 8009238:	dde9      	ble.n	800920e <__sflush_r+0xae>
 800923a:	6a21      	ldr	r1, [r4, #32]
 800923c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800923e:	4643      	mov	r3, r8
 8009240:	463a      	mov	r2, r7
 8009242:	4628      	mov	r0, r5
 8009244:	47b0      	blx	r6
 8009246:	2800      	cmp	r0, #0
 8009248:	dc08      	bgt.n	800925c <__sflush_r+0xfc>
 800924a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800924e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009252:	81a3      	strh	r3, [r4, #12]
 8009254:	f04f 30ff 	mov.w	r0, #4294967295
 8009258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800925c:	4407      	add	r7, r0
 800925e:	eba8 0800 	sub.w	r8, r8, r0
 8009262:	e7e7      	b.n	8009234 <__sflush_r+0xd4>
 8009264:	20400001 	.word	0x20400001

08009268 <_fflush_r>:
 8009268:	b538      	push	{r3, r4, r5, lr}
 800926a:	690b      	ldr	r3, [r1, #16]
 800926c:	4605      	mov	r5, r0
 800926e:	460c      	mov	r4, r1
 8009270:	b913      	cbnz	r3, 8009278 <_fflush_r+0x10>
 8009272:	2500      	movs	r5, #0
 8009274:	4628      	mov	r0, r5
 8009276:	bd38      	pop	{r3, r4, r5, pc}
 8009278:	b118      	cbz	r0, 8009282 <_fflush_r+0x1a>
 800927a:	6a03      	ldr	r3, [r0, #32]
 800927c:	b90b      	cbnz	r3, 8009282 <_fflush_r+0x1a>
 800927e:	f7fe fdf7 	bl	8007e70 <__sinit>
 8009282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d0f3      	beq.n	8009272 <_fflush_r+0xa>
 800928a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800928c:	07d0      	lsls	r0, r2, #31
 800928e:	d404      	bmi.n	800929a <_fflush_r+0x32>
 8009290:	0599      	lsls	r1, r3, #22
 8009292:	d402      	bmi.n	800929a <_fflush_r+0x32>
 8009294:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009296:	f7ff f86e 	bl	8008376 <__retarget_lock_acquire_recursive>
 800929a:	4628      	mov	r0, r5
 800929c:	4621      	mov	r1, r4
 800929e:	f7ff ff5f 	bl	8009160 <__sflush_r>
 80092a2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80092a4:	07da      	lsls	r2, r3, #31
 80092a6:	4605      	mov	r5, r0
 80092a8:	d4e4      	bmi.n	8009274 <_fflush_r+0xc>
 80092aa:	89a3      	ldrh	r3, [r4, #12]
 80092ac:	059b      	lsls	r3, r3, #22
 80092ae:	d4e1      	bmi.n	8009274 <_fflush_r+0xc>
 80092b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80092b2:	f7ff f861 	bl	8008378 <__retarget_lock_release_recursive>
 80092b6:	e7dd      	b.n	8009274 <_fflush_r+0xc>

080092b8 <__swhatbuf_r>:
 80092b8:	b570      	push	{r4, r5, r6, lr}
 80092ba:	460c      	mov	r4, r1
 80092bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092c0:	2900      	cmp	r1, #0
 80092c2:	b096      	sub	sp, #88	@ 0x58
 80092c4:	4615      	mov	r5, r2
 80092c6:	461e      	mov	r6, r3
 80092c8:	da0d      	bge.n	80092e6 <__swhatbuf_r+0x2e>
 80092ca:	89a3      	ldrh	r3, [r4, #12]
 80092cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80092d0:	f04f 0100 	mov.w	r1, #0
 80092d4:	bf14      	ite	ne
 80092d6:	2340      	movne	r3, #64	@ 0x40
 80092d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80092dc:	2000      	movs	r0, #0
 80092de:	6031      	str	r1, [r6, #0]
 80092e0:	602b      	str	r3, [r5, #0]
 80092e2:	b016      	add	sp, #88	@ 0x58
 80092e4:	bd70      	pop	{r4, r5, r6, pc}
 80092e6:	466a      	mov	r2, sp
 80092e8:	f000 f8bc 	bl	8009464 <_fstat_r>
 80092ec:	2800      	cmp	r0, #0
 80092ee:	dbec      	blt.n	80092ca <__swhatbuf_r+0x12>
 80092f0:	9901      	ldr	r1, [sp, #4]
 80092f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80092f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80092fa:	4259      	negs	r1, r3
 80092fc:	4159      	adcs	r1, r3
 80092fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009302:	e7eb      	b.n	80092dc <__swhatbuf_r+0x24>

08009304 <__smakebuf_r>:
 8009304:	898b      	ldrh	r3, [r1, #12]
 8009306:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009308:	079d      	lsls	r5, r3, #30
 800930a:	4606      	mov	r6, r0
 800930c:	460c      	mov	r4, r1
 800930e:	d507      	bpl.n	8009320 <__smakebuf_r+0x1c>
 8009310:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009314:	6023      	str	r3, [r4, #0]
 8009316:	6123      	str	r3, [r4, #16]
 8009318:	2301      	movs	r3, #1
 800931a:	6163      	str	r3, [r4, #20]
 800931c:	b003      	add	sp, #12
 800931e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009320:	ab01      	add	r3, sp, #4
 8009322:	466a      	mov	r2, sp
 8009324:	f7ff ffc8 	bl	80092b8 <__swhatbuf_r>
 8009328:	9f00      	ldr	r7, [sp, #0]
 800932a:	4605      	mov	r5, r0
 800932c:	4639      	mov	r1, r7
 800932e:	4630      	mov	r0, r6
 8009330:	f7ff f89e 	bl	8008470 <_malloc_r>
 8009334:	b948      	cbnz	r0, 800934a <__smakebuf_r+0x46>
 8009336:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800933a:	059a      	lsls	r2, r3, #22
 800933c:	d4ee      	bmi.n	800931c <__smakebuf_r+0x18>
 800933e:	f023 0303 	bic.w	r3, r3, #3
 8009342:	f043 0302 	orr.w	r3, r3, #2
 8009346:	81a3      	strh	r3, [r4, #12]
 8009348:	e7e2      	b.n	8009310 <__smakebuf_r+0xc>
 800934a:	89a3      	ldrh	r3, [r4, #12]
 800934c:	6020      	str	r0, [r4, #0]
 800934e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009352:	81a3      	strh	r3, [r4, #12]
 8009354:	9b01      	ldr	r3, [sp, #4]
 8009356:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800935a:	b15b      	cbz	r3, 8009374 <__smakebuf_r+0x70>
 800935c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009360:	4630      	mov	r0, r6
 8009362:	f000 f891 	bl	8009488 <_isatty_r>
 8009366:	b128      	cbz	r0, 8009374 <__smakebuf_r+0x70>
 8009368:	89a3      	ldrh	r3, [r4, #12]
 800936a:	f023 0303 	bic.w	r3, r3, #3
 800936e:	f043 0301 	orr.w	r3, r3, #1
 8009372:	81a3      	strh	r3, [r4, #12]
 8009374:	89a3      	ldrh	r3, [r4, #12]
 8009376:	431d      	orrs	r5, r3
 8009378:	81a5      	strh	r5, [r4, #12]
 800937a:	e7cf      	b.n	800931c <__smakebuf_r+0x18>

0800937c <__sccl>:
 800937c:	b570      	push	{r4, r5, r6, lr}
 800937e:	780b      	ldrb	r3, [r1, #0]
 8009380:	4604      	mov	r4, r0
 8009382:	2b5e      	cmp	r3, #94	@ 0x5e
 8009384:	bf0b      	itete	eq
 8009386:	784b      	ldrbeq	r3, [r1, #1]
 8009388:	1c4a      	addne	r2, r1, #1
 800938a:	1c8a      	addeq	r2, r1, #2
 800938c:	2100      	movne	r1, #0
 800938e:	bf08      	it	eq
 8009390:	2101      	moveq	r1, #1
 8009392:	3801      	subs	r0, #1
 8009394:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8009398:	f800 1f01 	strb.w	r1, [r0, #1]!
 800939c:	42a8      	cmp	r0, r5
 800939e:	d1fb      	bne.n	8009398 <__sccl+0x1c>
 80093a0:	b90b      	cbnz	r3, 80093a6 <__sccl+0x2a>
 80093a2:	1e50      	subs	r0, r2, #1
 80093a4:	bd70      	pop	{r4, r5, r6, pc}
 80093a6:	f081 0101 	eor.w	r1, r1, #1
 80093aa:	54e1      	strb	r1, [r4, r3]
 80093ac:	4610      	mov	r0, r2
 80093ae:	4602      	mov	r2, r0
 80093b0:	f812 5b01 	ldrb.w	r5, [r2], #1
 80093b4:	2d2d      	cmp	r5, #45	@ 0x2d
 80093b6:	d005      	beq.n	80093c4 <__sccl+0x48>
 80093b8:	2d5d      	cmp	r5, #93	@ 0x5d
 80093ba:	d016      	beq.n	80093ea <__sccl+0x6e>
 80093bc:	2d00      	cmp	r5, #0
 80093be:	d0f1      	beq.n	80093a4 <__sccl+0x28>
 80093c0:	462b      	mov	r3, r5
 80093c2:	e7f2      	b.n	80093aa <__sccl+0x2e>
 80093c4:	7846      	ldrb	r6, [r0, #1]
 80093c6:	2e5d      	cmp	r6, #93	@ 0x5d
 80093c8:	d0fa      	beq.n	80093c0 <__sccl+0x44>
 80093ca:	42b3      	cmp	r3, r6
 80093cc:	dcf8      	bgt.n	80093c0 <__sccl+0x44>
 80093ce:	3002      	adds	r0, #2
 80093d0:	461a      	mov	r2, r3
 80093d2:	3201      	adds	r2, #1
 80093d4:	4296      	cmp	r6, r2
 80093d6:	54a1      	strb	r1, [r4, r2]
 80093d8:	dcfb      	bgt.n	80093d2 <__sccl+0x56>
 80093da:	1af2      	subs	r2, r6, r3
 80093dc:	3a01      	subs	r2, #1
 80093de:	1c5d      	adds	r5, r3, #1
 80093e0:	42b3      	cmp	r3, r6
 80093e2:	bfa8      	it	ge
 80093e4:	2200      	movge	r2, #0
 80093e6:	18ab      	adds	r3, r5, r2
 80093e8:	e7e1      	b.n	80093ae <__sccl+0x32>
 80093ea:	4610      	mov	r0, r2
 80093ec:	e7da      	b.n	80093a4 <__sccl+0x28>

080093ee <__submore>:
 80093ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093f2:	460c      	mov	r4, r1
 80093f4:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80093f6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80093fa:	4299      	cmp	r1, r3
 80093fc:	d11d      	bne.n	800943a <__submore+0x4c>
 80093fe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8009402:	f7ff f835 	bl	8008470 <_malloc_r>
 8009406:	b918      	cbnz	r0, 8009410 <__submore+0x22>
 8009408:	f04f 30ff 	mov.w	r0, #4294967295
 800940c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009410:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009414:	63a3      	str	r3, [r4, #56]	@ 0x38
 8009416:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800941a:	6360      	str	r0, [r4, #52]	@ 0x34
 800941c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8009420:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8009424:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8009428:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800942c:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8009430:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8009434:	6020      	str	r0, [r4, #0]
 8009436:	2000      	movs	r0, #0
 8009438:	e7e8      	b.n	800940c <__submore+0x1e>
 800943a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800943c:	0077      	lsls	r7, r6, #1
 800943e:	463a      	mov	r2, r7
 8009440:	f000 f842 	bl	80094c8 <_realloc_r>
 8009444:	4605      	mov	r5, r0
 8009446:	2800      	cmp	r0, #0
 8009448:	d0de      	beq.n	8009408 <__submore+0x1a>
 800944a:	eb00 0806 	add.w	r8, r0, r6
 800944e:	4601      	mov	r1, r0
 8009450:	4632      	mov	r2, r6
 8009452:	4640      	mov	r0, r8
 8009454:	f7fe ff91 	bl	800837a <memcpy>
 8009458:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800945c:	f8c4 8000 	str.w	r8, [r4]
 8009460:	e7e9      	b.n	8009436 <__submore+0x48>
	...

08009464 <_fstat_r>:
 8009464:	b538      	push	{r3, r4, r5, lr}
 8009466:	4d07      	ldr	r5, [pc, #28]	@ (8009484 <_fstat_r+0x20>)
 8009468:	2300      	movs	r3, #0
 800946a:	4604      	mov	r4, r0
 800946c:	4608      	mov	r0, r1
 800946e:	4611      	mov	r1, r2
 8009470:	602b      	str	r3, [r5, #0]
 8009472:	f7f7 ff6e 	bl	8001352 <_fstat>
 8009476:	1c43      	adds	r3, r0, #1
 8009478:	d102      	bne.n	8009480 <_fstat_r+0x1c>
 800947a:	682b      	ldr	r3, [r5, #0]
 800947c:	b103      	cbz	r3, 8009480 <_fstat_r+0x1c>
 800947e:	6023      	str	r3, [r4, #0]
 8009480:	bd38      	pop	{r3, r4, r5, pc}
 8009482:	bf00      	nop
 8009484:	20004d2c 	.word	0x20004d2c

08009488 <_isatty_r>:
 8009488:	b538      	push	{r3, r4, r5, lr}
 800948a:	4d06      	ldr	r5, [pc, #24]	@ (80094a4 <_isatty_r+0x1c>)
 800948c:	2300      	movs	r3, #0
 800948e:	4604      	mov	r4, r0
 8009490:	4608      	mov	r0, r1
 8009492:	602b      	str	r3, [r5, #0]
 8009494:	f7f7 ff6d 	bl	8001372 <_isatty>
 8009498:	1c43      	adds	r3, r0, #1
 800949a:	d102      	bne.n	80094a2 <_isatty_r+0x1a>
 800949c:	682b      	ldr	r3, [r5, #0]
 800949e:	b103      	cbz	r3, 80094a2 <_isatty_r+0x1a>
 80094a0:	6023      	str	r3, [r4, #0]
 80094a2:	bd38      	pop	{r3, r4, r5, pc}
 80094a4:	20004d2c 	.word	0x20004d2c

080094a8 <_sbrk_r>:
 80094a8:	b538      	push	{r3, r4, r5, lr}
 80094aa:	4d06      	ldr	r5, [pc, #24]	@ (80094c4 <_sbrk_r+0x1c>)
 80094ac:	2300      	movs	r3, #0
 80094ae:	4604      	mov	r4, r0
 80094b0:	4608      	mov	r0, r1
 80094b2:	602b      	str	r3, [r5, #0]
 80094b4:	f7f7 ff76 	bl	80013a4 <_sbrk>
 80094b8:	1c43      	adds	r3, r0, #1
 80094ba:	d102      	bne.n	80094c2 <_sbrk_r+0x1a>
 80094bc:	682b      	ldr	r3, [r5, #0]
 80094be:	b103      	cbz	r3, 80094c2 <_sbrk_r+0x1a>
 80094c0:	6023      	str	r3, [r4, #0]
 80094c2:	bd38      	pop	{r3, r4, r5, pc}
 80094c4:	20004d2c 	.word	0x20004d2c

080094c8 <_realloc_r>:
 80094c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094cc:	4607      	mov	r7, r0
 80094ce:	4614      	mov	r4, r2
 80094d0:	460d      	mov	r5, r1
 80094d2:	b921      	cbnz	r1, 80094de <_realloc_r+0x16>
 80094d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80094d8:	4611      	mov	r1, r2
 80094da:	f7fe bfc9 	b.w	8008470 <_malloc_r>
 80094de:	b92a      	cbnz	r2, 80094ec <_realloc_r+0x24>
 80094e0:	f7fe ff5a 	bl	8008398 <_free_r>
 80094e4:	4625      	mov	r5, r4
 80094e6:	4628      	mov	r0, r5
 80094e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80094ec:	f000 f906 	bl	80096fc <_malloc_usable_size_r>
 80094f0:	4284      	cmp	r4, r0
 80094f2:	4606      	mov	r6, r0
 80094f4:	d802      	bhi.n	80094fc <_realloc_r+0x34>
 80094f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80094fa:	d8f4      	bhi.n	80094e6 <_realloc_r+0x1e>
 80094fc:	4621      	mov	r1, r4
 80094fe:	4638      	mov	r0, r7
 8009500:	f7fe ffb6 	bl	8008470 <_malloc_r>
 8009504:	4680      	mov	r8, r0
 8009506:	b908      	cbnz	r0, 800950c <_realloc_r+0x44>
 8009508:	4645      	mov	r5, r8
 800950a:	e7ec      	b.n	80094e6 <_realloc_r+0x1e>
 800950c:	42b4      	cmp	r4, r6
 800950e:	4622      	mov	r2, r4
 8009510:	4629      	mov	r1, r5
 8009512:	bf28      	it	cs
 8009514:	4632      	movcs	r2, r6
 8009516:	f7fe ff30 	bl	800837a <memcpy>
 800951a:	4629      	mov	r1, r5
 800951c:	4638      	mov	r0, r7
 800951e:	f7fe ff3b 	bl	8008398 <_free_r>
 8009522:	e7f1      	b.n	8009508 <_realloc_r+0x40>

08009524 <_strtol_l.isra.0>:
 8009524:	2b24      	cmp	r3, #36	@ 0x24
 8009526:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800952a:	4686      	mov	lr, r0
 800952c:	4690      	mov	r8, r2
 800952e:	d801      	bhi.n	8009534 <_strtol_l.isra.0+0x10>
 8009530:	2b01      	cmp	r3, #1
 8009532:	d106      	bne.n	8009542 <_strtol_l.isra.0+0x1e>
 8009534:	f7fe fef4 	bl	8008320 <__errno>
 8009538:	2316      	movs	r3, #22
 800953a:	6003      	str	r3, [r0, #0]
 800953c:	2000      	movs	r0, #0
 800953e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009542:	4834      	ldr	r0, [pc, #208]	@ (8009614 <_strtol_l.isra.0+0xf0>)
 8009544:	460d      	mov	r5, r1
 8009546:	462a      	mov	r2, r5
 8009548:	f815 4b01 	ldrb.w	r4, [r5], #1
 800954c:	5d06      	ldrb	r6, [r0, r4]
 800954e:	f016 0608 	ands.w	r6, r6, #8
 8009552:	d1f8      	bne.n	8009546 <_strtol_l.isra.0+0x22>
 8009554:	2c2d      	cmp	r4, #45	@ 0x2d
 8009556:	d110      	bne.n	800957a <_strtol_l.isra.0+0x56>
 8009558:	782c      	ldrb	r4, [r5, #0]
 800955a:	2601      	movs	r6, #1
 800955c:	1c95      	adds	r5, r2, #2
 800955e:	f033 0210 	bics.w	r2, r3, #16
 8009562:	d115      	bne.n	8009590 <_strtol_l.isra.0+0x6c>
 8009564:	2c30      	cmp	r4, #48	@ 0x30
 8009566:	d10d      	bne.n	8009584 <_strtol_l.isra.0+0x60>
 8009568:	782a      	ldrb	r2, [r5, #0]
 800956a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800956e:	2a58      	cmp	r2, #88	@ 0x58
 8009570:	d108      	bne.n	8009584 <_strtol_l.isra.0+0x60>
 8009572:	786c      	ldrb	r4, [r5, #1]
 8009574:	3502      	adds	r5, #2
 8009576:	2310      	movs	r3, #16
 8009578:	e00a      	b.n	8009590 <_strtol_l.isra.0+0x6c>
 800957a:	2c2b      	cmp	r4, #43	@ 0x2b
 800957c:	bf04      	itt	eq
 800957e:	782c      	ldrbeq	r4, [r5, #0]
 8009580:	1c95      	addeq	r5, r2, #2
 8009582:	e7ec      	b.n	800955e <_strtol_l.isra.0+0x3a>
 8009584:	2b00      	cmp	r3, #0
 8009586:	d1f6      	bne.n	8009576 <_strtol_l.isra.0+0x52>
 8009588:	2c30      	cmp	r4, #48	@ 0x30
 800958a:	bf14      	ite	ne
 800958c:	230a      	movne	r3, #10
 800958e:	2308      	moveq	r3, #8
 8009590:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009594:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009598:	2200      	movs	r2, #0
 800959a:	fbbc f9f3 	udiv	r9, ip, r3
 800959e:	4610      	mov	r0, r2
 80095a0:	fb03 ca19 	mls	sl, r3, r9, ip
 80095a4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80095a8:	2f09      	cmp	r7, #9
 80095aa:	d80f      	bhi.n	80095cc <_strtol_l.isra.0+0xa8>
 80095ac:	463c      	mov	r4, r7
 80095ae:	42a3      	cmp	r3, r4
 80095b0:	dd1b      	ble.n	80095ea <_strtol_l.isra.0+0xc6>
 80095b2:	1c57      	adds	r7, r2, #1
 80095b4:	d007      	beq.n	80095c6 <_strtol_l.isra.0+0xa2>
 80095b6:	4581      	cmp	r9, r0
 80095b8:	d314      	bcc.n	80095e4 <_strtol_l.isra.0+0xc0>
 80095ba:	d101      	bne.n	80095c0 <_strtol_l.isra.0+0x9c>
 80095bc:	45a2      	cmp	sl, r4
 80095be:	db11      	blt.n	80095e4 <_strtol_l.isra.0+0xc0>
 80095c0:	fb00 4003 	mla	r0, r0, r3, r4
 80095c4:	2201      	movs	r2, #1
 80095c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095ca:	e7eb      	b.n	80095a4 <_strtol_l.isra.0+0x80>
 80095cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80095d0:	2f19      	cmp	r7, #25
 80095d2:	d801      	bhi.n	80095d8 <_strtol_l.isra.0+0xb4>
 80095d4:	3c37      	subs	r4, #55	@ 0x37
 80095d6:	e7ea      	b.n	80095ae <_strtol_l.isra.0+0x8a>
 80095d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80095dc:	2f19      	cmp	r7, #25
 80095de:	d804      	bhi.n	80095ea <_strtol_l.isra.0+0xc6>
 80095e0:	3c57      	subs	r4, #87	@ 0x57
 80095e2:	e7e4      	b.n	80095ae <_strtol_l.isra.0+0x8a>
 80095e4:	f04f 32ff 	mov.w	r2, #4294967295
 80095e8:	e7ed      	b.n	80095c6 <_strtol_l.isra.0+0xa2>
 80095ea:	1c53      	adds	r3, r2, #1
 80095ec:	d108      	bne.n	8009600 <_strtol_l.isra.0+0xdc>
 80095ee:	2322      	movs	r3, #34	@ 0x22
 80095f0:	f8ce 3000 	str.w	r3, [lr]
 80095f4:	4660      	mov	r0, ip
 80095f6:	f1b8 0f00 	cmp.w	r8, #0
 80095fa:	d0a0      	beq.n	800953e <_strtol_l.isra.0+0x1a>
 80095fc:	1e69      	subs	r1, r5, #1
 80095fe:	e006      	b.n	800960e <_strtol_l.isra.0+0xea>
 8009600:	b106      	cbz	r6, 8009604 <_strtol_l.isra.0+0xe0>
 8009602:	4240      	negs	r0, r0
 8009604:	f1b8 0f00 	cmp.w	r8, #0
 8009608:	d099      	beq.n	800953e <_strtol_l.isra.0+0x1a>
 800960a:	2a00      	cmp	r2, #0
 800960c:	d1f6      	bne.n	80095fc <_strtol_l.isra.0+0xd8>
 800960e:	f8c8 1000 	str.w	r1, [r8]
 8009612:	e794      	b.n	800953e <_strtol_l.isra.0+0x1a>
 8009614:	0800995f 	.word	0x0800995f

08009618 <_strtol_r>:
 8009618:	f7ff bf84 	b.w	8009524 <_strtol_l.isra.0>

0800961c <_strtoul_l.isra.0>:
 800961c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009620:	4e34      	ldr	r6, [pc, #208]	@ (80096f4 <_strtoul_l.isra.0+0xd8>)
 8009622:	4686      	mov	lr, r0
 8009624:	460d      	mov	r5, r1
 8009626:	4628      	mov	r0, r5
 8009628:	f815 4b01 	ldrb.w	r4, [r5], #1
 800962c:	5d37      	ldrb	r7, [r6, r4]
 800962e:	f017 0708 	ands.w	r7, r7, #8
 8009632:	d1f8      	bne.n	8009626 <_strtoul_l.isra.0+0xa>
 8009634:	2c2d      	cmp	r4, #45	@ 0x2d
 8009636:	d110      	bne.n	800965a <_strtoul_l.isra.0+0x3e>
 8009638:	782c      	ldrb	r4, [r5, #0]
 800963a:	2701      	movs	r7, #1
 800963c:	1c85      	adds	r5, r0, #2
 800963e:	f033 0010 	bics.w	r0, r3, #16
 8009642:	d115      	bne.n	8009670 <_strtoul_l.isra.0+0x54>
 8009644:	2c30      	cmp	r4, #48	@ 0x30
 8009646:	d10d      	bne.n	8009664 <_strtoul_l.isra.0+0x48>
 8009648:	7828      	ldrb	r0, [r5, #0]
 800964a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800964e:	2858      	cmp	r0, #88	@ 0x58
 8009650:	d108      	bne.n	8009664 <_strtoul_l.isra.0+0x48>
 8009652:	786c      	ldrb	r4, [r5, #1]
 8009654:	3502      	adds	r5, #2
 8009656:	2310      	movs	r3, #16
 8009658:	e00a      	b.n	8009670 <_strtoul_l.isra.0+0x54>
 800965a:	2c2b      	cmp	r4, #43	@ 0x2b
 800965c:	bf04      	itt	eq
 800965e:	782c      	ldrbeq	r4, [r5, #0]
 8009660:	1c85      	addeq	r5, r0, #2
 8009662:	e7ec      	b.n	800963e <_strtoul_l.isra.0+0x22>
 8009664:	2b00      	cmp	r3, #0
 8009666:	d1f6      	bne.n	8009656 <_strtoul_l.isra.0+0x3a>
 8009668:	2c30      	cmp	r4, #48	@ 0x30
 800966a:	bf14      	ite	ne
 800966c:	230a      	movne	r3, #10
 800966e:	2308      	moveq	r3, #8
 8009670:	f04f 38ff 	mov.w	r8, #4294967295
 8009674:	2600      	movs	r6, #0
 8009676:	fbb8 f8f3 	udiv	r8, r8, r3
 800967a:	fb03 f908 	mul.w	r9, r3, r8
 800967e:	ea6f 0909 	mvn.w	r9, r9
 8009682:	4630      	mov	r0, r6
 8009684:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8009688:	f1bc 0f09 	cmp.w	ip, #9
 800968c:	d810      	bhi.n	80096b0 <_strtoul_l.isra.0+0x94>
 800968e:	4664      	mov	r4, ip
 8009690:	42a3      	cmp	r3, r4
 8009692:	dd1e      	ble.n	80096d2 <_strtoul_l.isra.0+0xb6>
 8009694:	f1b6 3fff 	cmp.w	r6, #4294967295
 8009698:	d007      	beq.n	80096aa <_strtoul_l.isra.0+0x8e>
 800969a:	4580      	cmp	r8, r0
 800969c:	d316      	bcc.n	80096cc <_strtoul_l.isra.0+0xb0>
 800969e:	d101      	bne.n	80096a4 <_strtoul_l.isra.0+0x88>
 80096a0:	45a1      	cmp	r9, r4
 80096a2:	db13      	blt.n	80096cc <_strtoul_l.isra.0+0xb0>
 80096a4:	fb00 4003 	mla	r0, r0, r3, r4
 80096a8:	2601      	movs	r6, #1
 80096aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80096ae:	e7e9      	b.n	8009684 <_strtoul_l.isra.0+0x68>
 80096b0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80096b4:	f1bc 0f19 	cmp.w	ip, #25
 80096b8:	d801      	bhi.n	80096be <_strtoul_l.isra.0+0xa2>
 80096ba:	3c37      	subs	r4, #55	@ 0x37
 80096bc:	e7e8      	b.n	8009690 <_strtoul_l.isra.0+0x74>
 80096be:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80096c2:	f1bc 0f19 	cmp.w	ip, #25
 80096c6:	d804      	bhi.n	80096d2 <_strtoul_l.isra.0+0xb6>
 80096c8:	3c57      	subs	r4, #87	@ 0x57
 80096ca:	e7e1      	b.n	8009690 <_strtoul_l.isra.0+0x74>
 80096cc:	f04f 36ff 	mov.w	r6, #4294967295
 80096d0:	e7eb      	b.n	80096aa <_strtoul_l.isra.0+0x8e>
 80096d2:	1c73      	adds	r3, r6, #1
 80096d4:	d106      	bne.n	80096e4 <_strtoul_l.isra.0+0xc8>
 80096d6:	2322      	movs	r3, #34	@ 0x22
 80096d8:	f8ce 3000 	str.w	r3, [lr]
 80096dc:	4630      	mov	r0, r6
 80096de:	b932      	cbnz	r2, 80096ee <_strtoul_l.isra.0+0xd2>
 80096e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80096e4:	b107      	cbz	r7, 80096e8 <_strtoul_l.isra.0+0xcc>
 80096e6:	4240      	negs	r0, r0
 80096e8:	2a00      	cmp	r2, #0
 80096ea:	d0f9      	beq.n	80096e0 <_strtoul_l.isra.0+0xc4>
 80096ec:	b106      	cbz	r6, 80096f0 <_strtoul_l.isra.0+0xd4>
 80096ee:	1e69      	subs	r1, r5, #1
 80096f0:	6011      	str	r1, [r2, #0]
 80096f2:	e7f5      	b.n	80096e0 <_strtoul_l.isra.0+0xc4>
 80096f4:	0800995f 	.word	0x0800995f

080096f8 <_strtoul_r>:
 80096f8:	f7ff bf90 	b.w	800961c <_strtoul_l.isra.0>

080096fc <_malloc_usable_size_r>:
 80096fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009700:	1f18      	subs	r0, r3, #4
 8009702:	2b00      	cmp	r3, #0
 8009704:	bfbc      	itt	lt
 8009706:	580b      	ldrlt	r3, [r1, r0]
 8009708:	18c0      	addlt	r0, r0, r3
 800970a:	4770      	bx	lr

0800970c <_init>:
 800970c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800970e:	bf00      	nop
 8009710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009712:	bc08      	pop	{r3}
 8009714:	469e      	mov	lr, r3
 8009716:	4770      	bx	lr

08009718 <_fini>:
 8009718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800971a:	bf00      	nop
 800971c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800971e:	bc08      	pop	{r3}
 8009720:	469e      	mov	lr, r3
 8009722:	4770      	bx	lr
