{E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/MemoryStage.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/MemoryStage.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity MemoryStage
-- Compiling architecture rtl of MemoryStage

} {} {}} {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/FetchStage.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/FetchStage.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity FetchStage
-- Compiling architecture rtl of FetchStage

} {} {}} {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/ControlUnit.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/ControlUnit.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ControlUnit
-- Compiling architecture Control of ControlUnit

} {} {}} {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/HazardDetectionUnit.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/HazardDetectionUnit.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity HazardDetectionUnit
-- Compiling architecture HazardDetection of HazardDetectionUnit

} {} {}} {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/EX_execute_stage.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/EX_execute_stage.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity EX_execute_stage
-- Compiling architecture EX_execute_stage_arch of EX_execute_stage

} {} {}} {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Integration.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Integration.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Integration
-- Compiling architecture rtl of Integration

} {} {}} {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Reg.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Reg.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Reg
-- Compiling architecture rtl of Reg

} {} {}} {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Ex_ALU.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Ex_ALU.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Compiling entity Ex_ALU
-- Compiling architecture Ex_ALU_Arch of Ex_ALU

} {} {}} {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Ex_forwarding_unit.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Ex_forwarding_unit.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Ex_forwarding_unit
-- Compiling architecture rtl of Ex_forwarding_unit

} {} {}} {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Ex_muxes.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Ex_muxes.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Ex_mux4x4
-- Compiling architecture Ex_mux4x4_arch of Ex_mux4x4
-- Compiling entity Ex_mux2x2
-- Compiling architecture Ex_mux2x2_arch of Ex_mux2x2

} {} {}} {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Ex_jump_unit.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Ex_jump_unit.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Ex_jump_unit
-- Compiling architecture Ex_jump_unit_arch of Ex_jump_unit

} {} {}} {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Ex_ripple_adder.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Ex_ripple_adder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity full_adder
-- Compiling architecture arch_full_adder of full_adder
-- Compiling entity Ex_ripple_adder
-- Compiling architecture arch_ripple_adder of Ex_ripple_adder

} {} {}} {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/RAM.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/RAM.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RAM
-- Compiling architecture rtl of RAM

} {} {}} {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/WriteBackStage.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/WriteBackStage.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity WriteBackStage
-- Compiling architecture rtl of WriteBackStage

} {} {}} {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Ex_register.vhd} {1 {vcom -work work -2002 -explicit -stats=none {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Ex_register.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Falling_register
-- Compiling architecture Falling_register_arch of Falling_register

} {} {}}
