
---------- Begin Simulation Statistics ----------
host_inst_rate                                 380963                       # Simulator instruction rate (inst/s)
host_mem_usage                                 368332                       # Number of bytes of host memory used
host_seconds                                    52.50                       # Real time elapsed on the host
host_tick_rate                              458774737                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.024086                       # Number of seconds simulated
sim_ticks                                 24085865000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4696693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 36507.742224                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 32224.057317                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4274140                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15426456000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089968                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               422553                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            286955                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   4369485500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028871                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135597                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 80501.219358                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 78109.427184                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2084723                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   16334904926                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.088701                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              202915                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           130712                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   5639734971                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72203                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 41630.179558                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.016978                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           94120                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3918232500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6984331                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 50780.153303                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 48167.567233                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6358863                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     31761360926                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.089553                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                625468                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             417667                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  10009220471                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029752                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207800                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996216                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.125247                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6984331                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 50780.153303                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 48167.567233                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6358863                       # number of overall hits
system.cpu.dcache.overall_miss_latency    31761360926                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.089553                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               625468                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            417667                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  10009220471                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029752                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207800                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167905                       # number of replacements
system.cpu.dcache.sampled_refs                 168929                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.125247                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6422170                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525124124000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72164                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13709668                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 81345.762712                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 78986.956522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13709373                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       23997000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  295                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                64                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     18167000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        82250                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               59347.935065                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       493500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13709668                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 81345.762712                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 78986.956522                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13709373                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        23997000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   295                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 64                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     18167000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207803                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.394909                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13709668                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 81345.762712                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 78986.956522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13709373                       # number of overall hits
system.cpu.icache.overall_miss_latency       23997000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  295                       # number of overall misses
system.cpu.icache.overall_mshr_hits                64                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     18167000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.394909                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13709373                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 70685.413464                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      6438663627                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 91089                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     93003.453425                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 77968.685832                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1189                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           2989317000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.964328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      32142                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency      2506069500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.964328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 32142                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135829                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       81768.092638                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  69840.106777                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          95716                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             3279963500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.295320                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        40113                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      3399                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        2563970000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.270281                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   36712                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38872                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    65663.510753                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 49941.062976                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2552471990                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38872                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1941309000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38872                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72164                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72164                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.712816                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169160                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        86766.043872                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   73634.639963                       # average overall mshr miss latency
system.l2.demand_hits                           96905                       # number of demand (read+write) hits
system.l2.demand_miss_latency              6269280500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.427140                       # miss rate for demand accesses
system.l2.demand_misses                         72255                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       3399                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         5070039500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.407035                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    68854                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.471340                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.094907                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7722.441064                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1554.951587                       # Average occupied blocks per context
system.l2.overall_accesses                     169160                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       86766.043872                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  71955.028523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          96905                       # number of overall hits
system.l2.overall_miss_latency             6269280500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.427140                       # miss rate for overall accesses
system.l2.overall_misses                        72255                       # number of overall misses
system.l2.overall_mshr_hits                      3399                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       11508703127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.945513                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  159943                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.724742                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         66016                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        38319                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               2                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       133102                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            91089                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         3692                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          94395                       # number of replacements
system.l2.sampled_refs                         104574                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       9277.392651                       # Cycle average of tags in use
system.l2.total_refs                           179116                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            44530                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 32004646                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2014612                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2097449                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        50496                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2109305                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2124843                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7544                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       209355                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     14065448                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.713665                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.739126                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     11126510     79.11%     79.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       738129      5.25%     84.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       583898      4.15%     88.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       486452      3.46%     91.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       399377      2.84%     94.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        86209      0.61%     95.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        79276      0.56%     95.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       356242      2.53%     98.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       209355      1.49%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     14065448                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        50389                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8404322                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.616708                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.616708                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1325283                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          112                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7611                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     25267016                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      8407241                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4275084                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1496600                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          456                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        57839                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        5193049                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            5003713                       # DTB hits
system.switch_cpus_1.dtb.data_misses           189336                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3993165                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3806345                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186820                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199884                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197368                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2516                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2124843                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3705129                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8923102                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41933                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32269117                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        992124                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.131430                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3705246                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2022156                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.995976                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     15562048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.073578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.205894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       10344100     66.47%     66.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         584342      3.75%     70.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          50038      0.32%     70.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37798      0.24%     70.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         541323      3.48%     74.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43133      0.28%     74.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         734846      4.72%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        1130472      7.26%     86.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2095996     13.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     15562048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                605035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1033294                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73669                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.052840                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6482228                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336591                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7713391                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            15320298                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.813035                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6271254                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.947623                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15523068                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        62194                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        543257                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5371886                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       112538                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1852480                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18580248                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5145637                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       309266                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     17021351                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          832                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1496600                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        10647                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1472346                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1597                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64853                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2427993                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       556093                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64853                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4634                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57560                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.618541                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.618541                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8863610     51.14%     51.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4069      0.02%     51.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     51.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       867403      5.01%     56.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3374      0.02%     56.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     56.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1020168      5.89%     62.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          662      0.00%     62.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     62.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      5220323     30.12%     92.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350929      7.80%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     17330619                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        55810                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003220                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          786      1.41%      1.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.41% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          799      1.43%      2.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      2.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      2.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42948     76.95%     79.79% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            9      0.02%     79.81% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     79.81% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        10771     19.30%     99.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          497      0.89%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     15562048                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.113646                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.819745                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      9855261     63.33%     63.33% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1655949     10.64%     73.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       733352      4.71%     78.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1241503      7.98%     86.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       908479      5.84%     92.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       255574      1.64%     94.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       819300      5.26%     99.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        85169      0.55%     99.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         7461      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     15562048                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.071969                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18506579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        17330619                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8442225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        11622                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3871044                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3705159                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3705129                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              30                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       986343                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       999795                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5371886                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1852480                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               16167083                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      1055744                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21391                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8500053                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       247392                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        14347                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35245019                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     24769866                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     17209734                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      4237824                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1496600                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       271826                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     10170271                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       478056                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  9559                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
