<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="31" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library" />
 <window width="1266" height="800" x="182" y="28" />
 <generation simulation="VERILOG" synthesis="VERILOG" mixed_lang_simulation="1" />
</preferences>
