# Learning Resources

This document collects references and materials used to support development
and learning throughout the project.

All entries must comply with the documentation standard.

---

## Device / Library Documentation

https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=163&No=921  
<span style="color:#1f77b4">Description:</span> Main product page for the Terasic DE0-CV FPGA development board.  
<span style="color:#1f77b4">Reason:</span> Provides official specifications, schematics, and downloads for the primary hardware platform.

https://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=163&No=921&PartNo=4#contents  
<span style="color:#1f77b4">Description:</span> DE0-CV user manual and FAQ documentation.  
<span style="color:#1f77b4">Reason:</span> Required for understanding board peripherals, pin assignments, and hardware usage.

https://www.altera.com/products/fpga/cyclone/v/e/5cea4-f23/5CEBA4F23C7N  
<span style="color:#1f77b4">Description:</span> Official Intel page for the Cyclone V E FPGA device used on the DE0-CV.  
<span style="color:#1f77b4">Reason:</span> Provides device-level specifications and feature overview.

https://www.datasheet.live/pdfviewer?url=https%3A%2F%2Fpdf.datasheet.live%2Fccfc4e9f%2Faltera.com%2F5CEBA4F23C7N.pdf  
<span style="color:#1f77b4">Description:</span> Cyclone V device family datasheet.  
<span style="color:#1f77b4">Reason:</span> Required reference for timing, resources, and architectural constraints.

https://www.alldatasheet.com/datasheet-pdf/pdf/168727/ALTERA/EPCS64.html  
<span style="color:#1f77b4">Description:</span> Datasheet for the EPCS64 configuration memory device.  
<span style="color:#1f77b4">Reason:</span> Relevant for understanding FPGA configuration and non-volatile storage.

---

## Example Projects / Reference Code

https://github.com/uwemeyerbaese/DSP_with_FPGAs_ed4  
<span style="color:#1f77b4">Description:</span> Companion code repository for DSP with FPGAs (4th Edition).  
<span style="color:#1f77b4">Reason:</span> Primary source of reference implementations for FFT and ICA designs.

---

## Created Resources

None at this time.

Future entries may include:
- Project GitHub repositories
- Testbench frameworks
- Analysis scripts

---

## Cited Resources

- *Digital Signal Processing with Field Programmable Gate Arrays (4th Edition)*  
  Uwe Meyer-Baese

Dr. Meyer-Baese can be contacted regarding reference material at:
umb@eng.famu.fsu.edu
