{"url": "http://testlab.ics.uci.edu/data/pubs.html", "content": "<HTML>\n<HEAD>\n   <TITLE>Publications, UCI System Test Laboratory</TITLE>\n<META NAME=\"DESCRIPTION\" CONTENT=\"Publications of the UCI System Test Lab\">\n</HEAD>        \n<BODY TEXT=    \"#FFFFFF\"\n      BGCOLOR= \"#FFFFFF\"\n      LINK=    \"#43A9FF\"\n<!--      VLINK=   \"#43AFCF\" \n      VLINK=   \"#43A9FF\"\n      VLINK=   \"#43A9FF\"-->\n      TOPMARGIN=0\n      LEFTMARGIN=0>\n<TABLE BORDER=0\n       CELLSPACING=0\n       CELLPADDING=15\n       WIDTH=100%\n       HEIGHT=12%>\n <TR>\n  <TD WIDTH=17% BGCOLOR=\"#222222\"> <!-- upper-left box -->\n  &nbsp;<BR>\n  </TD>\n\n\n  <!-- top title contents -->\n  <TD width=83% BGCOLOR=\"#111191\" valign=middle halign=middle>\n      <FONT COLOR=\"#111191\">xxxxxx</font> <!-- hoffset -->\n      <FONT SIZE=2 FACE=\"ARIAL\"><strong>UCI System Test Laboratory</strong></font><br>\n      <FONT COLOR=\"#111191\">xxxxxx</font> <!-- hoffset -->\n      <FONT SIZE=5 FACE=\"ARIAL\"><strong>Selected Publcations</strong></font>\n  </td>\n\n\n<!--\n  <TD width=47% BGCOLOR=\"#111191\" valign=middle ALIGN=CENTER>\n      <FONT COLOR=\"#111191\">xxxxxxxx</font>\n      <FONT COLOR=\"#DDDDDD\" FACE=\"ARIAL\"><I>Favorite Resources for Web Design</I></FONT>\n  </td>\n-->\n\n </tr>\n</table>\n\n<!-- CONTENT -->\n\n<TABLE BORDER=0\n       CELLSPACING=0\n       CELLPADDING=15\n       WIDTH=100%>\n <TR>\n\n  <TD WIDTH=17% HEIGHT=100% BGCOLOR=\"#6D1276\" VALIGN=TOP>\n      <BR>\n<!--SITE LINKS -->\n<font color=#43A9FF face=\"arial,helvetica\" size=-1>\n      <A HREF=\"http://testlab.ics.uci.edu/index.html\">Testing Home</A>\n      <p>\n      <A HREF=\"http://testlab.ics.uci.edu/data/projects.html\">Projects</A>\n<!--      <p>\n      <A HREF=\"http://testlab.ics.uci.edu/data/people.html\">People</A>\n-->\n      <p>\n      <A HREF=\"http://testlab.ics.uci.edu/data/pubs.html\">Publications</A>\n      <p>\n      <A HREF=\"http://testlab.ics.uci.edu/data/links.html\">Links</A>\n  </font></TD>\n \n\n<!-- PAGE CONTENT -->\n\n  <TD width=83% HEIGHT=100% BGCOLOR=\"FFFFFF\" VALIGN=TOP>\n     <FONT SIZE=3 FACE=\"ARIAL\" COLOR=\"#000000\">\n      <BR>\n<!--  MAIN DOCUMENT GOES HERE -->\n\n\n<ul>\n\n      <li><h3> I. G. Harris, <br><a\n        href=\"./pubdir/date04_harris.pdf\"><font color=\"red\">\n        \"Covalidation of Complex Hardware/Software Systems\"</font></a>\n        in <b>System-on-Chip: Next Generation Electronics</b>,\n        Institution of Electrical Engineers Publishing (Bashir\n        M. Al-Hashimi ed.), 2006.\n\t</h3>\n\n      <li><h3> M. Heath, W. Burleson, I. G. Harris, <br><a\n        href=\"./pubdir/date04_harris.pdf\"><font color=\"red\">\n        \"Synchro-Tokens: A Deterministic GALS Methodology for\n        Chip-Level Debug and Test\" </font></a>, IEEE Transactions on\n        Computers, vol. 54, num. 12, December 2005.\n\n      <li><h3> I. G. Harris, <br><a\n        href=\"./pubdir/date04_harris.pdf\"><font color=\"red\">\n        \"Hardware/Software Covalidation\" </font></a> , IEE Proceedings on\n        Computers and Digital Techniques, vol. 152, num. 3, May 2005.\n\t</h3>\n\n      <li><h3> S. Verma, K. Ramineni, and I. G. Harris, <br><a\n        href=\"./pubdir/date04_harris.pdf\"><font color=\"red\"> \"An\n        Efficient Control-Oriented Coverage Metric\" </font></a> , IEEE\n        Asian South Pacific Design Automation Conference (ASPDAC),\n        January 2005.\n        </h3>\n\n\n      <li><h3> I. G. Harris, <br><a\n        href=\"./pubdir/date04_harris.pdf\"><font color=\"red\"> \"Tacking\n        Concurrency and Timing Problems\"</font></a> in <b>Test and\n        Validation of Hardware/Software Systems Starting with\n        System-Level Descriptions</b>, Springer-Verlag Publishing\n        (Matteo Sonza Reorda and Zebo Peng eds.), 2005. \n\t</h3>\n\n\n      <li><h3>\n        M. Heath, W. Burleson, and I. G. Harris,\n        <br><a href=\"./pubdir/date04_harris.pdf\"><font color=\"red\">\n\t\"Eliminating Nondeterminism to Enable Chip-Level Test of\n        Globally-Asynchronous Locally-Synchronous SoCs\",\n\t</font>\n\t</a>\n\tIEEE/ACM Design Automation and Test in Europe (DATE) Conference,\n\tFebruary 2004.\n\t<!-- pp ?? -->\t\n\t</h3>\n\n      <li><h3>\n        E. Gaudette, M. Moussa, and I. G. Harris,\n        <br><a href=\"./pubdir/hldvt03_harris.pdf\"><font color=\"red\">\n\t\"A Method for the Evaluation of Behavioral Fault Models\",\n\t</font>\n\t</a>\n\tIEEE High-Level Design, Validation, and Test Workshop\n\t(HLDVT), November 2003.\n\t<!-- pp 169-172 -->\t\n\t</h3>\n\n      <li><h3>\n        D. A. Fernandes and I. G. Harris,\n        <br><a href=\"./pubdir/itc03_harris.pdf\"><font color=\"red\">\n\t\"Application of Built in Self-Test for Interconnect Testing of\n        FPGAs\",\n\t</font>\n\t</a>\n\tIEEE International Test Conference, September 2003.\n\t<!-- pp 1248-1257 -->\t\n\t</h3>\n\n        <li><h3>\n\tI. G. Harris,\n        <br><a href=\"./pubdir/dnt03_harris.pdf\"><font color=\"red\">\n\t\"Fault Models and Test Generation for Hardware-Software Covalidation\",\n\t</font>\n\t</a>\n\tIEEE Design and Test of Computers, volume 20, number 4, \n\tJuly-August 2003.\n\t<!-- pp 40-47 -->\t\n\t</h3>\n\n      <li><h3>\n      S. Arekapudi, F. Xin, J. Peng, I. G. Harris,\n        <br><a href=\"./pubdir/jcsc_harris.pdf\"><font color=\"red\">\n\t\"ATPG for Timing Errors in Globally Asynchronous Locally Synchronous \n\tSystems\",\n\t</font>\n\t</a>\n\tJournal for Circuits, Systems and Computers, volume 12, number 3,\n\tJune 2003.\n\t<!-- pp 305-332 -->\t\n\t</h3>\n\n      <li><h3>\n      M. Heath and I. G. Harris\n        <br><a href=\"./pubdir/mtv03_harris.pdf\"><font color=\"red\">\n\t\"A Deterministic Globally Asynchronous Locally Synchronous\n        Microprocessor Architecture\",\n\t</font>\n\t</a>\n\tIEEE Microprocessor Test and Verification Workshop (MTV), May 2003.\n\t<!-- pp 119-124 -->\t\n\t</h3>\n\n\n      <li><h3>\n      Z. Zeng, Q. Zhang, I. G. Harris, and M. Ciesielski,\n        <br><a href=\"./pubdir/date03.pdf\"><font color=\"red\">\n\t\"Fast Computation of Data Correlation Using BDDs\", \n\t</font>\n\t</a>\n\tIEEE/ACM Design Automation and Test in Europe (DATE) Conference, \n\tMarch 2003.\n\t</h3>\n\n\n      <li><h3>\n      Q. Zhang and I. G. Harris,\n        <br><a href=\"./pubdir/tcad_pbist.pdf\"><font color=\"red\">\n\t\"Partial BIST Insertion to Eliminate Data Correlation\", \n\t</font>\n\t</a>\n\tIEEE Transactions on Computer-Aided Design, March 2003.\n\t</h3>\n\n      <li><h3>\n      I. G. Harris and R. Tessier,\n        <br><a href=\"./pubdir/tcad_fpga.pdf\"><font color=\"red\">\n\t\"Testing and Diagnosis of Interconnect Faults in Cluster-Based FPGA\n\tArchitectures\", \n\t</font>\n\t</a>\n\tIEEE Transactions on Computer-Aided Design, November 2002.\n\t</h3>\n\n      <li><h3>\n      F. Xin and I. G. Harris,\n        <br><a href=\"./pubdir/hldvt02.pdf\"><font color=\"red\">\n\t\"Test Generation for Hardware-Software Covalidation Using Non-Linear \n\tProgramming\",\n\t</font>\n\t</a>\n\tIEEE Workshop on High Level Design Validation and Test (HLDVT), \n\tOctober 2002.\n\t</h3>\n\n\n      <li><h3>\n      S. Arekapudi, F. Xin, J. Peng, I. G. Harris,\n        <br><a href=\"./pubdir/etw02.pdf\"><font color=\"red\">\n\t\"ATPG for Timing-Induced Functional \n\tErrors on Trigger Events in Hardware-Software Systems\" </A>,\n\t</font>\n\tIEEE European Test Workshop (ETW), May 2002\n\t\n\t</h3>\n\n      <li><h3>\n      I. G. Harris,\n        <br><a href=\"./pubdir/hldvt01hwsw.pdf\"><font color=\"red\">\n\t\"Hardware-Software Covalidation: \n\tFault Models and Test Generation\"</a>,\n\t</font>\n\tIEEE Workshop on High Level Design Validation and\n\tTest (HLDVT), November 2001\n\t\n\t</h3>\n\n      <li><h3>\n      S. Arekapudi, F. Xin, J. Peng, I. G. Harris,\n        <br><a href=\"./pubdir/hldvt01cfsm.pdf\"><font color=\"red\">\n\t\"Test Pattern Generation for \n\tTiming-Induced Errors in Hardware-Software Systems\"</a>,\n\t</font>\n\tIEEE Workshop on High Level Design Validation and\n\tTest (HLDVT), November 2001\n\n\t</h3>\n\n      <li><h3>\n      I. G. Harris, P. Menon, and R. Tessier,\n        <br><a href=\"./pubdir/itc01fpga.pdf\"><font color=\"red\">\n\t\"BIST-Based Path Delay Testing in FPGA Arichitectures\"</a>,\n\t</font>\n\tIEEE International Test Conference (ITC), October 2001.\n\t\n\t</h3>\n\n      <li><h3>\n      Q. Zhang and I. G. Harris,\n        <br><a href=\"./pubdir/itc01funct.pdf\"><font color=\"red\">\n\t\"A Validation Fault Model for Timing-Induced Functional Errors\"</a>,\n\t</font>\n\tIEEE International Test Conference (ITC), October 2001.\n\n\t</h3>\n\n      <li><h3>\n      W. Burleson, A. Ganz, and I. G. Harris,\n        <br><font color=\"red\">\n\t\"Educational Innovations in Multimedia Systems\",\n\t</font>\n\tASEE Journal of Engineering Education, January 2001.\n\n\t</h3>\n\n      <li><h3>\n      Q. Zhang and I. G. Harris,\n        <br><font color=\"red\">\n\t\"A Data Flow Coverage Metric For Validation of Behavioral HDL Descriptions\",\n\t</font>\n\n\tInternational Conference on Computer-Aided Design (ICCAD), 2000.\n\t</h3>\n\n      <li><h3>\n      I. G. Harris and R. Tessier,\n      <br><A HREF=\"./pubdir/iccad00fpga.pdf\"><font color=\"red\">\n      \"Diagnosis of Interconnect Faults in Cluster-Based FPGA Architectures\"</a>,\n      </font>\n      International Conference on Computer-Aided Design (ICCAD), 2000.\n      </h3>\n\n      <li><h3>\n      Q. Zhang and I. G. Harris,\n      <br>\n      <A HREF=\"./pubdir/funct_itc00.pdf\"><font color=\"red\"> \"A Domain Coverage Metric for the Validation of Behavioral VHDL Descriptions\" </font></A>,\n      International Test Conference (ITC), October 2000.\n      </h3>\n\n<!--\n      <li><h3>\n      I. G. Harris,\n      <A HREF=\"./pubdir/reconv_acm.pdf\"> \"The Impact of Reconvergent Fanout on Test\n      Sequence Length\"</font></A>,\n      Submitted to the Journal on Electronic Testing: Theory and Applications (JETTA)\n      </h3>\n-->\n\n\n      <li><h3>\n      I. G. Harris and Russell Tessier,\n      <A HREF=\"./pubdir/fpga_dac00.pdf\"><font color=\"red\"> \"Interconnect Testing of Cluster-based FPGA Architectures\"</font></A>,\n      Design Automation Conference (DAC), 2000.\n      </h3>\n\n      <li><h3>\n      Q. Zhang and I. G. Harris,\n      <A HREF=\"./pubdir/reconv_iccad99.pdf\"><font color=\"red\"> \"Partial BIST Insertion to Eliminate Data\n      Correlation\"</font></A>,\n      International Conference on Computer-Aided Design (ICCAD), 1999.\n      </h3>\n\n<!--\n      <li><h3>\n      Q. Zhang and I. G. Harris,\n      <A HREF=\"./pubdir/funct_hldvt.pdf\"><font color=\"red\"> \"Mutation Analysis for the Evaluation of\n      Functional Fault Models\"</font></A>,\n      High-Level Design, Validation, and Test Workshop (HLDVT), 1999.\n      </h3>\n\n\n      <li><h3>\n      I. G. Harris,\n      <A HREF=\"./pubdir/reconv_natw99.pdf\"><font color=\"red\"> \"Reconvergent Fanout Removal Through Partial BIST Insertion\" </font></A>,\n      North Atlantic Test Workshop (NATW), 1999.\n      </h3>\n-->\n\n</ul>\n\n<!--\n\n<h2> Presentations </h2>\n<br>\n\n<ul>\n\n<li><h3>\nPresentation on,\n<A HREF=\"./itsw00_pres.html\"> \"Interconnect Testing of Cluster-based \nFPGA Architectures\"</A>, made at the\nInternational Test Synthesis Workshop (ITSW), 2000.\n</h3>\n\n<li><h3>\nPresentation on,\n<A HREF=\"./iccad99_pres.ppt\"> \"Partial BIST Insertion to Eliminate Data\nCorrelation\"</A>, made at the\nInternational Conference on Computer-Aided Design (ICCAD), 1999.\n</h3>\n\n\n<li><h3>\nPresentation on <A HREF=\"./funct_hldvt.ppt\"> \"Mutation Analysis \nfor the Evaluation of Functional Fault Models\"</A>, made at the \nHigh-Level Design, Validation, and Test Workshop (HLDVT), 1999.\n</h3>\n\n\n</ul>\n\n-->\n\n</font>\n\n </TD>\n </TR>\n</TABLE>\n<center>\n<hr size = 2 color=\"#002858\" noshade width=\"90%\">\n\n\n</CENTER>\n</BODY>\n</HTML>", "encoding": "ascii"}