// Seed: 3985002177
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  assign module_1.id_11 = 0;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd30,
    parameter id_4  = 32'd98,
    parameter id_6  = 32'd25
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire _id_6;
  inout wire id_5;
  input wire _id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_8,
      id_3,
      id_5,
      id_1
  );
  inout wire id_2;
  inout wire id_1;
  parameter [-1 : -1] id_10 = 1;
  logic id_11 = -1;
  integer [1 : id_10] id_12 = id_11++;
  logic [id_6 : id_4] id_13;
  ;
endmodule
