<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/tokio-1.47.1/src/util/cacheline.rs`."><title>cacheline.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-6c3ea77c.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="tokio" data-themes="" data-resource-suffix="" data-rustdoc-version="1.86.0 (05f9846f8 2025-03-31)" data-channel="1.86.0" data-search-js="search-581efc7a.js" data-settings-js="settings-6dad6058.js" ><script src="../../../static.files/storage-3a5871a4.js"></script><script defer src="../../../static.files/src-script-b8d3f215.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-4d63596a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">tokio/util/</div>cacheline.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-2"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="attr">#![cfg_attr(not(feature = <span class="string">"sync"</span>), allow(dead_code, unreachable_pub))]
<a href=#2 id=2 data-nosnippet>2</a></span><span class="kw">use </span>std::ops::{Deref, DerefMut};
<a href=#3 id=3 data-nosnippet>3</a>
<a href=#4 id=4 data-nosnippet>4</a><span class="doccomment">/// Pads and aligns a value to the length of a cache line.
<a href=#5 id=5 data-nosnippet>5</a></span><span class="attr">#[derive(Clone, Copy, Default, Hash, PartialEq, Eq)]
<a href=#6 id=6 data-nosnippet>6</a></span><span class="comment">// Starting from Intel's Sandy Bridge, spatial prefetcher is now pulling pairs of 64-byte cache
<a href=#7 id=7 data-nosnippet>7</a>// lines at a time, so we have to align to 128 bytes rather than 64.
<a href=#8 id=8 data-nosnippet>8</a>//
<a href=#9 id=9 data-nosnippet>9</a>// Sources:
<a href=#10 id=10 data-nosnippet>10</a>// - https://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf
<a href=#11 id=11 data-nosnippet>11</a>// - https://github.com/facebook/folly/blob/1b5288e6eea6df074758f877c849b6e73bbb9fbb/folly/lang/Align.h#L107
<a href=#12 id=12 data-nosnippet>12</a>//
<a href=#13 id=13 data-nosnippet>13</a>// ARM's big.LITTLE architecture has asymmetric cores and "big" cores have 128-byte cache line size.
<a href=#14 id=14 data-nosnippet>14</a>//
<a href=#15 id=15 data-nosnippet>15</a>// Sources:
<a href=#16 id=16 data-nosnippet>16</a>// - https://www.mono-project.com/news/2016/09/12/arm64-icache/
<a href=#17 id=17 data-nosnippet>17</a>//
<a href=#18 id=18 data-nosnippet>18</a>// powerpc64 has 128-byte cache line size.
<a href=#19 id=19 data-nosnippet>19</a>//
<a href=#20 id=20 data-nosnippet>20</a>// Sources:
<a href=#21 id=21 data-nosnippet>21</a>// - https://github.com/golang/go/blob/3dd58676054223962cd915bb0934d1f9f489d4d2/src/internal/cpu/cpu_ppc64x.go#L9
<a href=#22 id=22 data-nosnippet>22</a></span><span class="attr">#[cfg_attr(
<a href=#23 id=23 data-nosnippet>23</a>    any(
<a href=#24 id=24 data-nosnippet>24</a>        target_arch = <span class="string">"x86_64"</span>,
<a href=#25 id=25 data-nosnippet>25</a>        target_arch = <span class="string">"aarch64"</span>,
<a href=#26 id=26 data-nosnippet>26</a>        target_arch = <span class="string">"powerpc64"</span>,
<a href=#27 id=27 data-nosnippet>27</a>    ),
<a href=#28 id=28 data-nosnippet>28</a>    repr(align(<span class="number">128</span>))
<a href=#29 id=29 data-nosnippet>29</a>)]
<a href=#30 id=30 data-nosnippet>30</a></span><span class="comment">// arm, mips and mips64 have 32-byte cache line size.
<a href=#31 id=31 data-nosnippet>31</a>//
<a href=#32 id=32 data-nosnippet>32</a>// Sources:
<a href=#33 id=33 data-nosnippet>33</a>// - https://github.com/golang/go/blob/3dd58676054223962cd915bb0934d1f9f489d4d2/src/internal/cpu/cpu_arm.go#L7
<a href=#34 id=34 data-nosnippet>34</a>// - https://github.com/golang/go/blob/3dd58676054223962cd915bb0934d1f9f489d4d2/src/internal/cpu/cpu_mips.go#L7
<a href=#35 id=35 data-nosnippet>35</a>// - https://github.com/golang/go/blob/3dd58676054223962cd915bb0934d1f9f489d4d2/src/internal/cpu/cpu_mipsle.go#L7
<a href=#36 id=36 data-nosnippet>36</a>// - https://github.com/golang/go/blob/3dd58676054223962cd915bb0934d1f9f489d4d2/src/internal/cpu/cpu_mips64x.go#L9
<a href=#37 id=37 data-nosnippet>37</a></span><span class="attr">#[cfg_attr(
<a href=#38 id=38 data-nosnippet>38</a>    any(target_arch = <span class="string">"arm"</span>, target_arch = <span class="string">"mips"</span>, target_arch = <span class="string">"mips64"</span>,),
<a href=#39 id=39 data-nosnippet>39</a>    repr(align(<span class="number">32</span>))
<a href=#40 id=40 data-nosnippet>40</a>)]
<a href=#41 id=41 data-nosnippet>41</a></span><span class="comment">// s390x has 256-byte cache line size.
<a href=#42 id=42 data-nosnippet>42</a>//
<a href=#43 id=43 data-nosnippet>43</a>// Sources:
<a href=#44 id=44 data-nosnippet>44</a>// - https://github.com/golang/go/blob/3dd58676054223962cd915bb0934d1f9f489d4d2/src/internal/cpu/cpu_s390x.go#L7
<a href=#45 id=45 data-nosnippet>45</a></span><span class="attr">#[cfg_attr(target_arch = <span class="string">"s390x"</span>, repr(align(<span class="number">256</span>)))]
<a href=#46 id=46 data-nosnippet>46</a></span><span class="comment">// x86, riscv and wasm have 64-byte cache line size.
<a href=#47 id=47 data-nosnippet>47</a>//
<a href=#48 id=48 data-nosnippet>48</a>// Sources:
<a href=#49 id=49 data-nosnippet>49</a>// - https://github.com/golang/go/blob/dda2991c2ea0c5914714469c4defc2562a907230/src/internal/cpu/cpu_x86.go#L9
<a href=#50 id=50 data-nosnippet>50</a>// - https://github.com/golang/go/blob/3dd58676054223962cd915bb0934d1f9f489d4d2/src/internal/cpu/cpu_wasm.go#L7
<a href=#51 id=51 data-nosnippet>51</a>// - https://github.com/torvalds/linux/blob/3516bd729358a2a9b090c1905bd2a3fa926e24c6/arch/riscv/include/asm/cache.h#L10
<a href=#52 id=52 data-nosnippet>52</a>//
<a href=#53 id=53 data-nosnippet>53</a>// All others are assumed to have 64-byte cache line size.
<a href=#54 id=54 data-nosnippet>54</a></span><span class="attr">#[cfg_attr(
<a href=#55 id=55 data-nosnippet>55</a>    not(any(
<a href=#56 id=56 data-nosnippet>56</a>        target_arch = <span class="string">"x86_64"</span>,
<a href=#57 id=57 data-nosnippet>57</a>        target_arch = <span class="string">"aarch64"</span>,
<a href=#58 id=58 data-nosnippet>58</a>        target_arch = <span class="string">"powerpc64"</span>,
<a href=#59 id=59 data-nosnippet>59</a>        target_arch = <span class="string">"arm"</span>,
<a href=#60 id=60 data-nosnippet>60</a>        target_arch = <span class="string">"mips"</span>,
<a href=#61 id=61 data-nosnippet>61</a>        target_arch = <span class="string">"mips64"</span>,
<a href=#62 id=62 data-nosnippet>62</a>        target_arch = <span class="string">"s390x"</span>,
<a href=#63 id=63 data-nosnippet>63</a>    )),
<a href=#64 id=64 data-nosnippet>64</a>    repr(align(<span class="number">64</span>))
<a href=#65 id=65 data-nosnippet>65</a>)]
<a href=#66 id=66 data-nosnippet>66</a></span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">struct </span>CachePadded&lt;T&gt; {
<a href=#67 id=67 data-nosnippet>67</a>    value: T,
<a href=#68 id=68 data-nosnippet>68</a>}
<a href=#69 id=69 data-nosnippet>69</a>
<a href=#70 id=70 data-nosnippet>70</a><span class="kw">impl</span>&lt;T&gt; CachePadded&lt;T&gt; {
<a href=#71 id=71 data-nosnippet>71</a>    <span class="doccomment">/// Pads and aligns a value to the length of a cache line.
<a href=#72 id=72 data-nosnippet>72</a>    </span><span class="kw">pub</span>(<span class="kw">crate</span>) <span class="kw">fn </span>new(value: T) -&gt; CachePadded&lt;T&gt; {
<a href=#73 id=73 data-nosnippet>73</a>        CachePadded::&lt;T&gt; { value }
<a href=#74 id=74 data-nosnippet>74</a>    }
<a href=#75 id=75 data-nosnippet>75</a>}
<a href=#76 id=76 data-nosnippet>76</a>
<a href=#77 id=77 data-nosnippet>77</a><span class="kw">impl</span>&lt;T&gt; Deref <span class="kw">for </span>CachePadded&lt;T&gt; {
<a href=#78 id=78 data-nosnippet>78</a>    <span class="kw">type </span>Target = T;
<a href=#79 id=79 data-nosnippet>79</a>
<a href=#80 id=80 data-nosnippet>80</a>    <span class="kw">fn </span>deref(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>T {
<a href=#81 id=81 data-nosnippet>81</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.value
<a href=#82 id=82 data-nosnippet>82</a>    }
<a href=#83 id=83 data-nosnippet>83</a>}
<a href=#84 id=84 data-nosnippet>84</a>
<a href=#85 id=85 data-nosnippet>85</a><span class="kw">impl</span>&lt;T&gt; DerefMut <span class="kw">for </span>CachePadded&lt;T&gt; {
<a href=#86 id=86 data-nosnippet>86</a>    <span class="kw">fn </span>deref_mut(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;mut </span>T {
<a href=#87 id=87 data-nosnippet>87</a>        <span class="kw-2">&amp;mut </span><span class="self">self</span>.value
<a href=#88 id=88 data-nosnippet>88</a>    }
<a href=#89 id=89 data-nosnippet>89</a>}</code></pre></div></section></main></body></html>