<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › kernel › sync-r4k.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>sync-r4k.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Count register synchronisation.</span>
<span class="cm"> *</span>
<span class="cm"> * All CPUs will have their count registers synchronised to the CPU0 next time</span>
<span class="cm"> * value. This can cause a small timewarp for CPU0. All other CPU&#39;s should</span>
<span class="cm"> * not have done anything significant (but they may have had interrupts</span>
<span class="cm"> * enabled briefly - prom_smp_finish() should not be responsible for enabling</span>
<span class="cm"> * interrupts...)</span>
<span class="cm"> *</span>
<span class="cm"> * FIXME: broken for SMTC</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/irqflags.h&gt;</span>
<span class="cp">#include &lt;linux/cpumask.h&gt;</span>

<span class="cp">#include &lt;asm/r4k-timer.h&gt;</span>
<span class="cp">#include &lt;linux/atomic.h&gt;</span>
<span class="cp">#include &lt;asm/barrier.h&gt;</span>
<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>

<span class="k">static</span> <span class="n">atomic_t</span> <span class="n">__cpuinitdata</span> <span class="n">count_start_flag</span> <span class="o">=</span> <span class="n">ATOMIC_INIT</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">atomic_t</span> <span class="n">__cpuinitdata</span> <span class="n">count_count_start</span> <span class="o">=</span> <span class="n">ATOMIC_INIT</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">atomic_t</span> <span class="n">__cpuinitdata</span> <span class="n">count_count_stop</span> <span class="o">=</span> <span class="n">ATOMIC_INIT</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
<span class="k">static</span> <span class="n">atomic_t</span> <span class="n">__cpuinitdata</span> <span class="n">count_reference</span> <span class="o">=</span> <span class="n">ATOMIC_INIT</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

<span class="cp">#define COUNTON	100</span>
<span class="cp">#define NR_LOOPS 5</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">synchronise_count_master</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">initcount</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">nslaves</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_MIPS_MT_SMTC</span>
	<span class="cm">/*</span>
<span class="cm">	 * SMTC needs to synchronise per VPE, not per CPU</span>
<span class="cm">	 * ignore for now</span>
<span class="cm">	 */</span>
	<span class="k">return</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Synchronize counters across %u CPUs: &quot;</span><span class="p">,</span>
	       <span class="n">num_online_cpus</span><span class="p">());</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Notify the slaves that it&#39;s time to start</span>
<span class="cm">	 */</span>
	<span class="n">atomic_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">count_reference</span><span class="p">,</span> <span class="n">read_c0_count</span><span class="p">());</span>
	<span class="n">atomic_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">count_start_flag</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">smp_wmb</span><span class="p">();</span>

	<span class="cm">/* Count will be initialised to current timer for all CPU&#39;s */</span>
	<span class="n">initcount</span> <span class="o">=</span> <span class="n">read_c0_count</span><span class="p">();</span>

	<span class="cm">/*</span>
<span class="cm">	 * We loop a few times to get a primed instruction cache,</span>
<span class="cm">	 * then the last pass is more or less synchronised and</span>
<span class="cm">	 * the master and slaves each set their cycle counters to a known</span>
<span class="cm">	 * value all at once. This reduces the chance of having random offsets</span>
<span class="cm">	 * between the processors, and guarantees that the maximum</span>
<span class="cm">	 * delay between the cycle counters is never bigger than</span>
<span class="cm">	 * the latency of information-passing (cachelines) between</span>
<span class="cm">	 * two CPUs.</span>
<span class="cm">	 */</span>

	<span class="n">nslaves</span> <span class="o">=</span> <span class="n">num_online_cpus</span><span class="p">()</span><span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_LOOPS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* slaves loop on &#39;!= ncpus&#39; */</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">count_count_start</span><span class="p">)</span> <span class="o">!=</span> <span class="n">nslaves</span><span class="p">)</span>
			<span class="n">mb</span><span class="p">();</span>
		<span class="n">atomic_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">count_count_stop</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">smp_wmb</span><span class="p">();</span>

		<span class="cm">/* this lets the slaves write their count register */</span>
		<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">count_count_start</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Everyone initialises count in the last loop:</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">NR_LOOPS</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span>
			<span class="n">write_c0_count</span><span class="p">(</span><span class="n">initcount</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Wait for all slaves to leave the synchronization point:</span>
<span class="cm">		 */</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">count_count_stop</span><span class="p">)</span> <span class="o">!=</span> <span class="n">nslaves</span><span class="p">)</span>
			<span class="n">mb</span><span class="p">();</span>
		<span class="n">atomic_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">count_count_start</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">smp_wmb</span><span class="p">();</span>
		<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">count_count_stop</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Arrange for an interrupt in a short while */</span>
	<span class="n">write_c0_compare</span><span class="p">(</span><span class="n">read_c0_count</span><span class="p">()</span> <span class="o">+</span> <span class="n">COUNTON</span><span class="p">);</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * i386 code reported the skew here, but the</span>
<span class="cm">	 * count registers were almost certainly out of sync</span>
<span class="cm">	 * so no point in alarming people</span>
<span class="cm">	 */</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;done.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">synchronise_count_slave</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">initcount</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ncpus</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_MIPS_MT_SMTC</span>
	<span class="cm">/*</span>
<span class="cm">	 * SMTC needs to synchronise per VPE, not per CPU</span>
<span class="cm">	 * ignore for now</span>
<span class="cm">	 */</span>
	<span class="k">return</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Not every cpu is online at the time this gets called,</span>
<span class="cm">	 * so we first wait for the master to say everyone is ready</span>
<span class="cm">	 */</span>

	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">count_start_flag</span><span class="p">))</span>
		<span class="n">mb</span><span class="p">();</span>

	<span class="cm">/* Count will be initialised to next expire for all CPU&#39;s */</span>
	<span class="n">initcount</span> <span class="o">=</span> <span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">count_reference</span><span class="p">);</span>

	<span class="n">ncpus</span> <span class="o">=</span> <span class="n">num_online_cpus</span><span class="p">();</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_LOOPS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">count_count_start</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">count_count_start</span><span class="p">)</span> <span class="o">!=</span> <span class="n">ncpus</span><span class="p">)</span>
			<span class="n">mb</span><span class="p">();</span>

		<span class="cm">/*</span>
<span class="cm">		 * Everyone initialises count in the last loop:</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">NR_LOOPS</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span>
			<span class="n">write_c0_count</span><span class="p">(</span><span class="n">initcount</span><span class="p">);</span>

		<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">count_count_stop</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">count_count_stop</span><span class="p">)</span> <span class="o">!=</span> <span class="n">ncpus</span><span class="p">)</span>
			<span class="n">mb</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="cm">/* Arrange for an interrupt in a short while */</span>
	<span class="n">write_c0_compare</span><span class="p">(</span><span class="n">read_c0_count</span><span class="p">()</span> <span class="o">+</span> <span class="n">COUNTON</span><span class="p">);</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#undef NR_LOOPS</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
