Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Mar  5 23:28:22 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.011        0.000                      0                  853        2.552        0.000                       0                  1549  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.011        0.000                      0                  853        2.552        0.000                       0                  1061  
clk_wrapper                                                                             498.562        0.000                       0                   488  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.011ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_12.idx_ret_14_6_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[103]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.131ns (28.155%)  route 2.886ns (71.845%))
  Logic Levels:           8  (LUT3=1 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 8.796 - 6.250 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 1.014ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.926ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1060, routed)        2.018     3.159    dut_inst/clk_c
    SLICE_X102Y542       FDRE                                         r  dut_inst/ret_array_1_12.idx_ret_14_6_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y542       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.253 r  dut_inst/ret_array_1_12.idx_ret_14_6_DOUT[0]/Q
                         net (fo=3, routed)           0.571     3.824    dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/muon_i_o_o_o_0
    SLICE_X101Y536       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     3.998 r  dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.477     4.475    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/idx_53_0
    SLICE_X95Y536        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     4.671 r  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.422     5.093    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/idx_66_0
    SLICE_X96Y536        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     5.229 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.179     5.408    dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/idx_9_0
    SLICE_X96Y536        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.089     5.497 r  dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.293     5.790    dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/idx_11_0
    SLICE_X95Y536        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064     5.854 r  dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=4, routed)           0.356     6.210    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/idx_32_0
    SLICE_X96Y535        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     6.387 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.049     6.436    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/idx_69_0
    SLICE_X96Y535        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.085     6.521 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.470     6.991    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_57_0
    SLICE_X102Y530       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     7.107 r  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/a_o_comb.idx[8]/O
                         net (fo=1, routed)           0.069     7.176    shift_reg_tap_o/idx_2_8
    SLICE_X102Y530       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1060, routed)        1.716     8.796    shift_reg_tap_o/clk_c
    SLICE_X102Y530       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[103]/C
                         clock pessimism              0.399     9.195    
                         clock uncertainty           -0.035     9.160    
    SLICE_X102Y530       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     9.187    shift_reg_tap_o/sr_p.sr_1[103]
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_12.idx_ret_14_6_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[103]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.131ns (28.155%)  route 2.886ns (71.845%))
  Logic Levels:           8  (LUT3=1 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 8.796 - 6.250 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 1.014ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.926ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1060, routed)        2.018     3.159    dut_inst/clk_c
    SLICE_X102Y542       FDRE                                         r  dut_inst/ret_array_1_12.idx_ret_14_6_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y542       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.253 f  dut_inst/ret_array_1_12.idx_ret_14_6_DOUT[0]/Q
                         net (fo=3, routed)           0.571     3.824    dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/muon_i_o_o_o_0
    SLICE_X101Y536       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     3.998 f  dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.477     4.475    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/idx_53_0
    SLICE_X95Y536        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     4.671 f  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.422     5.093    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/idx_66_0
    SLICE_X96Y536        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     5.229 f  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.179     5.408    dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/idx_9_0
    SLICE_X96Y536        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.089     5.497 f  dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.293     5.790    dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/idx_11_0
    SLICE_X95Y536        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064     5.854 f  dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=4, routed)           0.356     6.210    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/idx_32_0
    SLICE_X96Y535        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     6.387 f  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.049     6.436    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/idx_69_0
    SLICE_X96Y535        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.085     6.521 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.470     6.991    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_57_0
    SLICE_X102Y530       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     7.107 f  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/a_o_comb.idx[8]/O
                         net (fo=1, routed)           0.069     7.176    shift_reg_tap_o/idx_2_8
    SLICE_X102Y530       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1060, routed)        1.716     8.796    shift_reg_tap_o/clk_c
    SLICE_X102Y530       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[103]/C
                         clock pessimism              0.399     9.195    
                         clock uncertainty           -0.035     9.160    
    SLICE_X102Y530       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     9.187    shift_reg_tap_o/sr_p.sr_1[103]
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_12.idx_ret_14_6_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[116]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 1.113ns (28.487%)  route 2.794ns (71.513%))
  Logic Levels:           8  (LUT3=1 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 8.802 - 6.250 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 1.014ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.926ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1060, routed)        2.018     3.159    dut_inst/clk_c
    SLICE_X102Y542       FDRE                                         r  dut_inst/ret_array_1_12.idx_ret_14_6_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y542       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.253 r  dut_inst/ret_array_1_12.idx_ret_14_6_DOUT[0]/Q
                         net (fo=3, routed)           0.571     3.824    dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/muon_i_o_o_o_0
    SLICE_X101Y536       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     3.998 r  dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.477     4.475    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/idx_53_0
    SLICE_X95Y536        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     4.671 r  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.422     5.093    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/idx_66_0
    SLICE_X96Y536        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     5.229 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.179     5.408    dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/idx_9_0
    SLICE_X96Y536        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.089     5.497 r  dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.293     5.790    dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/idx_11_0
    SLICE_X95Y536        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064     5.854 r  dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=4, routed)           0.356     6.210    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/idx_32_0
    SLICE_X96Y535        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     6.387 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.049     6.436    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/idx_69_0
    SLICE_X96Y535        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.085     6.521 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.370     6.891    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_57_0
    SLICE_X102Y533       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     6.989 r  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/b_o_comb.idx[8]/O
                         net (fo=1, routed)           0.077     7.066    shift_reg_tap_o/idx[8]
    SLICE_X102Y533       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1060, routed)        1.722     8.802    shift_reg_tap_o/clk_c
    SLICE_X102Y533       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[116]/C
                         clock pessimism              0.399     9.201    
                         clock uncertainty           -0.035     9.166    
    SLICE_X102Y533       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     9.193    shift_reg_tap_o/sr_p.sr_1[116]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_12.idx_ret_14_6_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[116]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.907ns  (logic 1.113ns (28.487%)  route 2.794ns (71.513%))
  Logic Levels:           8  (LUT3=1 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 8.802 - 6.250 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 1.014ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.926ns, distribution 0.796ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1060, routed)        2.018     3.159    dut_inst/clk_c
    SLICE_X102Y542       FDRE                                         r  dut_inst/ret_array_1_12.idx_ret_14_6_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y542       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.253 f  dut_inst/ret_array_1_12.idx_ret_14_6_DOUT[0]/Q
                         net (fo=3, routed)           0.571     3.824    dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/muon_i_o_o_o_0
    SLICE_X101Y536       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     3.998 f  dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.477     4.475    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/idx_53_0
    SLICE_X95Y536        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     4.671 f  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.422     5.093    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/idx_66_0
    SLICE_X96Y536        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     5.229 f  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.179     5.408    dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/idx_9_0
    SLICE_X96Y536        LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.089     5.497 f  dut_inst/stage_g.3.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.293     5.790    dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/idx_11_0
    SLICE_X95Y536        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.064     5.854 f  dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=4, routed)           0.356     6.210    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/idx_32_0
    SLICE_X96Y535        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     6.387 f  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.049     6.436    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/idx_69_0
    SLICE_X96Y535        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.085     6.521 f  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.370     6.891    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_57_0
    SLICE_X102Y533       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     6.989 f  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/b_o_comb.idx[8]/O
                         net (fo=1, routed)           0.077     7.066    shift_reg_tap_o/idx[8]
    SLICE_X102Y533       FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1060, routed)        1.722     8.802    shift_reg_tap_o/clk_c
    SLICE_X102Y533       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[116]/C
                         clock pessimism              0.399     9.201    
                         clock uncertainty           -0.035     9.166    
    SLICE_X102Y533       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     9.193    shift_reg_tap_o/sr_p.sr_1[116]
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 dut_inst/ret_array_1_12.idx_ret_14_6_DOUT[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[103]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.137ns (29.571%)  route 2.708ns (70.429%))
  Logic Levels:           7  (LUT3=1 LUT5=5 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 8.796 - 6.250 ) 
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 1.014ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.926ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1060, routed)        2.018     3.159    dut_inst/clk_c
    SLICE_X102Y542       FDRE                                         r  dut_inst/ret_array_1_12.idx_ret_14_6_DOUT[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y542       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.253 r  dut_inst/ret_array_1_12.idx_ret_14_6_DOUT[0]/Q
                         net (fo=3, routed)           0.571     3.824    dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/muon_i_o_o_o_0
    SLICE_X101Y536       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.174     3.998 r  dut_inst/stage_g.1.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.477     4.475    dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/idx_53_0
    SLICE_X95Y536        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.196     4.671 r  dut_inst/stage_g.1.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.422     5.093    dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/idx_66_0
    SLICE_X96Y536        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     5.209 r  dut_inst/stage_g.2.pair_g.3.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=3, routed)           0.294     5.503    dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/idx_30_0
    SLICE_X95Y536        LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     5.682 r  dut_inst/stage_g.4.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=4, routed)           0.356     6.038    dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/idx_32_0
    SLICE_X96Y535        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.177     6.215 r  dut_inst/stage_g.6.pair_g.3.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o6[8]/O
                         net (fo=2, routed)           0.049     6.264    dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/idx_69_0
    SLICE_X96Y535        LUT5 (Prop_A5LUT_SLICEL_I4_O)
                                                      0.085     6.349 r  dut_inst/stage_g.7.pair_g.2.csn_cmp_inst/a_o_comb.idx_lut6_2_o5_lut6_2_o5[8]/O
                         net (fo=2, routed)           0.470     6.819    dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/idx_57_0
    SLICE_X102Y530       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.116     6.935 r  dut_inst/stage_g.8.pair_g.2.csn_cmp_inst/a_o_comb.idx[8]/O
                         net (fo=1, routed)           0.069     7.004    shift_reg_tap_o/idx_2_8
    SLICE_X102Y530       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=1060, routed)        1.716     8.796    shift_reg_tap_o/clk_c
    SLICE_X102Y530       FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[103]/C
                         clock pessimism              0.399     9.195    
                         clock uncertainty           -0.035     9.160    
    SLICE_X102Y530       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     9.187    shift_reg_tap_o/sr_p.sr_1[103]
  -------------------------------------------------------------------
                         required time                          9.187    
                         arrival time                          -7.004    
  -------------------------------------------------------------------
                         slack                                  2.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         6.250       4.751      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X102Y527  dut_inst/ret_array_1_12.idx_ret_0_0_ret_array_1_12.idx_ret_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X100Y540  dut_inst/ret_array_1_12.idx_ret_14_0_ret_array_1_12.idx_ret_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X104Y537  dut_inst/ret_array_1_12.idx_ret_14_10_ret_array_1_12.idx_ret_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         6.250       5.104      SLICE_X100Y540  dut_inst/ret_array_1_12.idx_ret_14_1_ret_array_1_12.idx_ret_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X102Y542  dut_inst/ret_array_1_12.idx_ret_14_2_ret_array_1_12.idx_ret_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X102Y542  dut_inst/ret_array_1_12.idx_ret_14_6_ret_array_1_12.idx_ret_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X102Y542  dut_inst/ret_array_1_12.idx_ret_14_8_ret_array_1_12.idx_ret_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X102Y542  dut_inst/ret_array_1_12.idx_ret_14_ret_array_1_12.idx_ret_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X99Y529   dut_inst/ret_array_1_12.idx_ret_176_0_idx_ret_302_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X100Y540  dut_inst/ret_array_1_12.idx_ret_14_0_ret_array_1_12.idx_ret_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X100Y540  dut_inst/ret_array_1_12.idx_ret_14_1_ret_array_1_12.idx_ret_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X107Y540  dut_inst/ret_array_1_12.idx_ret_14_3_ret_array_1_12.idx_ret_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X107Y540  dut_inst/ret_array_1_12.idx_ret_14_4_ret_array_1_12.idx_ret_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         3.125       2.552      SLICE_X100Y540  dut_inst/ret_array_1_12.idx_ret_14_7_ret_array_1_12.idx_ret_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X104Y527         lsfr_1/output_vector_1[207]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X106Y541         lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X103Y538         lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y541         lsfr_1/shiftreg_vector[54]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y541         lsfr_1/shiftreg_vector[55]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y541         lsfr_1/shiftreg_vector[56]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[4][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X106Y541         lsfr_1/shiftreg_vector[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X103Y540         lsfr_1/shiftreg_vector[49]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X100Y545         lsfr_1/shiftreg_vector[4]/C



