$date
  Sun Jan 30 13:10:51 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module fifo_wptr_full $end
$var reg 1 ! wfull $end
$var reg 8 " waddr[7:0] $end
$var reg 9 # wptr[8:0] $end
$var reg 9 $ wq2_rptr[8:0] $end
$var reg 1 % winc $end
$var reg 1 & wclk $end
$var reg 1 ' wrst_n $end
$var reg 9 ( wbin[8:0] $end
$var reg 9 ) wgraynext[8:0] $end
$var reg 9 * wbinnext[8:0] $end
$var reg 1 + wfull_val $end
$var reg 1 , wfull_tmp $end
$upscope $end
$enddefinitions $end
#0
U!
bUUUUUUUU "
bUUUUUUUUU #
bUUUUUUUUU $
U%
U&
U'
bUUUUUUUUU (
bXXXXXXXXX )
bXXXXXXXXX *
0+
U,
