#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov  3 19:19:21 2022
# Process ID: 24192
# Current directory: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_intellight_database_0_2_synth_1
# Command line: vivado.exe -log intellight_v2_intellight_database_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source intellight_v2_intellight_database_0_2.tcl
# Log file: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_intellight_database_0_2_synth_1/intellight_v2_intellight_database_0_2.vds
# Journal file: D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_intellight_database_0_2_synth_1\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
source intellight_v2_intellight_database_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1374.676 ; gain = 608.469
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/optimized_intellight_v2'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/intelligent_traffic_light/optimized_intellight_v2' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_intellight_database_0_2_synth_1'.)
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/ip 
Command: synth_design -top intellight_v2_intellight_database_0_2 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18588
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:99]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:100]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:101]
WARNING: [Synth 8-6901] identifier 'slv_reg0' is used before its declaration [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:102]
WARNING: [Synth 8-6901] identifier 'slv_reg1' is used before its declaration [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:103]
WARNING: [Synth 8-6901] identifier 'slv_reg1' is used before its declaration [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:104]
WARNING: [Synth 8-6901] identifier 'slv_reg2' is used before its declaration [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:105]
WARNING: [Synth 8-6901] identifier 'slv_reg3' is used before its declaration [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:106]
WARNING: [Synth 8-6901] identifier 'slv_reg4' is used before its declaration [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:107]
WARNING: [Synth 8-6901] identifier 'slv_reg5' is used before its declaration [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:108]
WARNING: [Synth 8-6901] identifier 'slv_reg6' is used before its declaration [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:109]
WARNING: [Synth 8-6901] identifier 'slv_reg7' is used before its declaration [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:110]
WARNING: [Synth 8-6901] identifier 'slv_reg8' is used before its declaration [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:111]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1374.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'intellight_v2_intellight_database_0_2' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_intellight_database_0_2/synth/intellight_v2_intellight_database_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'intellight_database_v1_0' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'intellight_database_v1_0_S00_AXI' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'Acceleratorx' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/Accelerator.v:12]
INFO: [Synth 8-6157] synthesizing module 'CU' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/CU.v:12]
INFO: [Synth 8-6157] synthesizing module 'lfsr' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:50]
INFO: [Synth 8-6155] done synthesizing module 'lfsr' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:50]
INFO: [Synth 8-6155] done synthesizing module 'CU' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/CU.v:12]
INFO: [Synth 8-6157] synthesizing module 'MII' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:12]
INFO: [Synth 8-6157] synthesizing module 'wen_decoder' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:117]
INFO: [Synth 8-6155] done synthesizing module 'wen_decoder' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:117]
INFO: [Synth 8-6157] synthesizing module 'en_decoder' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:140]
INFO: [Synth 8-6155] done synthesizing module 'en_decoder' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:140]
INFO: [Synth 8-6157] synthesizing module 'data_config' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:157]
INFO: [Synth 8-6155] done synthesizing module 'data_config' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:157]
INFO: [Synth 8-6155] done synthesizing module 'MII' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:12]
INFO: [Synth 8-6157] synthesizing module 'PG' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/PG.v:12]
INFO: [Synth 8-6157] synthesizing module 'max4to1' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_max.v:13]
INFO: [Synth 8-6155] done synthesizing module 'max4to1' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_max.v:13]
INFO: [Synth 8-6157] synthesizing module 'lfsr__parameterized0' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:50]
INFO: [Synth 8-6155] done synthesizing module 'lfsr__parameterized0' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:50]
INFO: [Synth 8-6155] done synthesizing module 'PG' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/PG.v:12]
INFO: [Synth 8-6157] synthesizing module 'QA' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/QA.v:12]
INFO: [Synth 8-6157] synthesizing module 'mux4to1' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_mux.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_mux.v:12]
INFO: [Synth 8-6157] synthesizing module 'multiply' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:12]
INFO: [Synth 8-6157] synthesizing module 'r_shift' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:35]
INFO: [Synth 8-6155] done synthesizing module 'r_shift' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:35]
INFO: [Synth 8-6155] done synthesizing module 'multiply' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/file_arith.v:12]
INFO: [Synth 8-6155] done synthesizing module 'QA' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/QA.v:12]
INFO: [Synth 8-6157] synthesizing module 'RD' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/RD.v:12]
INFO: [Synth 8-6155] done synthesizing module 'RD' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/RD.v:12]
INFO: [Synth 8-6157] synthesizing module 'SD' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/SD.v:13]
INFO: [Synth 8-6155] done synthesizing module 'SD' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/SD.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Acceleratorx' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/Accelerator.v:12]
WARNING: [Synth 8-689] width (1) of port connection 'D_new' does not match port width (64) of module 'Acceleratorx' [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:126]
INFO: [Synth 8-226] default block is never used [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:758]
INFO: [Synth 8-6155] done synthesizing module 'intellight_database_v1_0_S00_AXI' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'intellight_database_v1_0' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'intellight_v2_intellight_database_0_2' (0#1) [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ip/intellight_v2_intellight_database_0_2/synth/intellight_v2_intellight_database_0_2.v:53]
WARNING: [Synth 8-6014] Unused sequential element S_reg5_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:52]
WARNING: [Synth 8-6014] Unused sequential element S_reg4_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:52]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg[3] was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:67]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg[4] was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:67]
WARNING: [Synth 8-6014] Unused sequential element A_reg_reg[5] was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/MII.v:67]
WARNING: [Synth 8-6014] Unused sequential element Qmax_reg0_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/QA.v:67]
WARNING: [Synth 8-6014] Unused sequential element A_reg0_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/edit_intellight_database_v1_0.srcs/sources_1/imports/new/SD.v:47]
WARNING: [Synth 8-6014] Unused sequential element slv_reg17_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:318]
WARNING: [Synth 8-6014] Unused sequential element slv_reg18_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:319]
WARNING: [Synth 8-6014] Unused sequential element slv_reg19_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:320]
WARNING: [Synth 8-6014] Unused sequential element slv_reg20_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:321]
WARNING: [Synth 8-6014] Unused sequential element slv_reg21_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:322]
WARNING: [Synth 8-6014] Unused sequential element slv_reg22_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:323]
WARNING: [Synth 8-6014] Unused sequential element slv_reg23_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:324]
WARNING: [Synth 8-6014] Unused sequential element slv_reg24_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:325]
WARNING: [Synth 8-6014] Unused sequential element slv_reg25_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:326]
WARNING: [Synth 8-6014] Unused sequential element slv_reg26_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:327]
WARNING: [Synth 8-6014] Unused sequential element slv_reg27_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:328]
WARNING: [Synth 8-6014] Unused sequential element slv_reg28_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:329]
WARNING: [Synth 8-6014] Unused sequential element slv_reg29_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:330]
WARNING: [Synth 8-6014] Unused sequential element slv_reg30_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:331]
WARNING: [Synth 8-6014] Unused sequential element slv_reg31_reg was removed.  [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:332]
WARNING: [Synth 8-3848] Net Dnew in module/entity intellight_database_v1_0_S00_AXI does not have driver. [d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/intellight_v2/ipshared/9820/hdl/intellight_database_v1_0_S00_AXI.v:23]
WARNING: [Synth 8-7129] Port A[3] in module SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module RD is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module data_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module data_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module en_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module en_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module wen_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module wen_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module MII is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[63] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[62] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[61] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[60] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[59] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[58] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[57] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[56] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[55] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[54] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[53] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[52] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[51] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[50] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[49] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[48] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[47] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[46] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[45] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[44] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[43] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[42] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[41] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[40] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[39] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[38] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[37] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[36] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[35] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[34] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[33] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[32] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[31] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[30] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[29] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[28] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[27] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[26] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[25] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[24] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[23] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[22] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[21] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[20] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[19] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[18] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[17] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[16] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[15] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[14] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[13] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[12] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[11] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[10] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[9] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[8] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[7] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[6] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[5] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[4] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[3] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[2] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[1] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[0] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1374.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1374.676 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1374.676 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1374.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1374.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.353 . Memory (MB): peak = 1375.008 ; gain = 0.016
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1375.008 ; gain = 0.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1375.008 ; gain = 0.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1375.008 ; gain = 0.332
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'CU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                  000000000000001 |                            01111
                  S_INIT |                  000000000000010 |                            10000
                    S_L0 |                  000000000000100 |                            00000
                    S_L1 |                  000000000001000 |                            00001
                    S_L2 |                  000000000010000 |                            00010
                    S_L3 |                  000000000100000 |                            00011
                    S_L4 |                  000000001000000 |                            00100
                    S_L5 |                  000000010000000 |                            00101
                    S_L6 |                  000000100000000 |                            00110
                    S_L7 |                  000001000000000 |                            00111
                    S_L8 |                  000010000000000 |                            01000
                    S_L9 |                  000100000000000 |                            01001
                   S_L10 |                  001000000000000 |                            01010
                   S_L11 |                  010000000000000 |                            01011
                  S_DONE |                  100000000000000 |                            10001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'CU'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1375.008 ; gain = 0.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 4     
	   4 Input   16 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 21    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input   64 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 32    
	  16 Input   32 Bit        Muxes := 16    
	   2 Input   16 Bit        Muxes := 38    
	   4 Input   16 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 18    
	  15 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port A[3] in module SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module SD is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module RD is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module MII is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[63] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[62] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[61] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[60] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[59] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[58] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[57] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[56] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[55] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[54] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[53] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[52] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[51] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[50] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[49] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port Dnew[48] in module intellight_database_v1_0_S00_AXI is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1375.008 ; gain = 0.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1375.008 ; gain = 0.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1375.008 ; gain = 0.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1375.008 ; gain = 0.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1375.008 ; gain = 0.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1375.008 ; gain = 0.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1375.008 ; gain = 0.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1375.008 ; gain = 0.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1375.008 ; gain = 0.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1375.008 ; gain = 0.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                           | RTL Name                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|intellight_v2_intellight_database_0_2 | inst/intellight_database_v1_0_S00_AXI_inst/accelerator/MII_0/wr_addr_reg[9] | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+--------------------------------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    35|
|2     |LUT1   |     4|
|3     |LUT2   |    41|
|4     |LUT3   |    58|
|5     |LUT4   |   139|
|6     |LUT5   |    17|
|7     |LUT6   |   418|
|8     |MUXF7  |    32|
|9     |SRL16E |     8|
|10    |FDRE   |   750|
|11    |FDSE   |    18|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1375.008 ; gain = 0.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 75 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1375.008 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1375.008 ; gain = 0.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1375.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1375.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3eb111bb
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:51 . Memory (MB): peak = 1375.008 ; gain = 0.332
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_intellight_database_0_2_synth_1/intellight_v2_intellight_database_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP intellight_v2_intellight_database_0_2, cache-ID = 2e68a263beba0f66
INFO: [Coretcl 2-1174] Renamed 11 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.runs/intellight_v2_intellight_database_0_2_synth_1/intellight_v2_intellight_database_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file intellight_v2_intellight_database_0_2_utilization_synth.rpt -pb intellight_v2_intellight_database_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  3 19:20:41 2022...
