

================================================================
== Vitis HLS Report for 'forward_layer_1_1_s'
================================================================
* Date:           Thu Nov 13 06:03:25 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        eclair
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.535 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_val" [./components.h:8->./components.h:47]   --->   Operation 10 'read' 'x_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %x_val_read" [./components.h:12->./components.h:47]   --->   Operation 11 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%add_ln12 = add i17 %sext_ln12, i17 2048" [./components.h:12->./components.h:47]   --->   Operation 12 'add' 'add_ln12' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i17.i10, i17 %add_ln12, i10 0" [./components.h:12->./components.h:47]   --->   Operation 13 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i27 %tmp" [./components.h:12->./components.h:47]   --->   Operation 14 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %add_ln12, i8 0" [./components.h:12->./components.h:47]   --->   Operation 15 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i25 %tmp_1" [./components.h:12->./components.h:47]   --->   Operation 16 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.85ns)   --->   "%add_ln12_1 = add i29 %sext_ln12_1, i29 %sext_ln12_2" [./components.h:12->./components.h:47]   --->   Operation 17 'add' 'add_ln12_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 28" [./components.h:12->./components.h:47]   --->   Operation 18 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%t = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln12_1, i32 10, i32 25" [./components.h:12->./components.h:47]   --->   Operation 19 'partselect' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 9" [./components.h:12->./components.h:47]   --->   Operation 20 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i29 %add_ln12_1" [./components.h:12->./components.h:47]   --->   Operation 21 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.71ns)   --->   "%icmp_ln12 = icmp_ne  i9 %trunc_ln12, i9 0" [./components.h:12->./components.h:47]   --->   Operation 22 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 25" [./components.h:12->./components.h:47]   --->   Operation 23 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 10" [./components.h:12->./components.h:47]   --->   Operation 24 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%or_ln12 = or i1 %tmp_5, i1 %icmp_ln12" [./components.h:12->./components.h:47]   --->   Operation 25 'or' 'or_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%and_ln12 = and i1 %or_ln12, i1 %tmp_3" [./components.h:12->./components.h:47]   --->   Operation 26 'and' 'and_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node t_1)   --->   "%zext_ln12 = zext i1 %and_ln12" [./components.h:12->./components.h:47]   --->   Operation 27 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.78ns) (out node of the LUT)   --->   "%t_1 = add i16 %t, i16 %zext_ln12" [./components.h:12->./components.h:47]   --->   Operation 28 'add' 't_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_1, i32 15" [./components.h:12->./components.h:47]   --->   Operation 29 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_1)   --->   "%xor_ln12 = xor i1 %tmp_6, i1 1" [./components.h:12->./components.h:47]   --->   Operation 30 'xor' 'xor_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln12_1 = and i1 %tmp_4, i1 %xor_ln12" [./components.h:12->./components.h:47]   --->   Operation 31 'and' 'and_ln12_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln12_1, i32 26" [./components.h:12->./components.h:47]   --->   Operation 32 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i29.i32.i32, i29 %add_ln12_1, i32 27, i32 28" [./components.h:12->./components.h:47]   --->   Operation 33 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.43ns)   --->   "%icmp_ln12_1 = icmp_eq  i2 %tmp_7, i2 3" [./components.h:12->./components.h:47]   --->   Operation 34 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i29.i32.i32, i29 %add_ln12_1, i32 26, i32 28" [./components.h:12->./components.h:47]   --->   Operation 35 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.57ns)   --->   "%icmp_ln12_2 = icmp_eq  i3 %tmp_8, i3 7" [./components.h:12->./components.h:47]   --->   Operation 36 'icmp' 'icmp_ln12_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.57ns)   --->   "%icmp_ln12_3 = icmp_eq  i3 %tmp_8, i3 0" [./components.h:12->./components.h:47]   --->   Operation 37 'icmp' 'icmp_ln12_3' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%select_ln12 = select i1 %and_ln12_1, i1 %icmp_ln12_2, i1 %icmp_ln12_3" [./components.h:12->./components.h:47]   --->   Operation 38 'select' 'select_ln12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%xor_ln12_1 = xor i1 %tmp_9, i1 1" [./components.h:12->./components.h:47]   --->   Operation 39 'xor' 'xor_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%and_ln12_2 = and i1 %icmp_ln12_1, i1 %xor_ln12_1" [./components.h:12->./components.h:47]   --->   Operation 40 'and' 'and_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%select_ln12_1 = select i1 %and_ln12_1, i1 %and_ln12_2, i1 %icmp_ln12_2" [./components.h:12->./components.h:47]   --->   Operation 41 'select' 'select_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%xor_ln12_3 = xor i1 %select_ln12, i1 1" [./components.h:12->./components.h:47]   --->   Operation 42 'xor' 'xor_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%or_ln12_1 = or i1 %tmp_6, i1 %xor_ln12_3" [./components.h:12->./components.h:47]   --->   Operation 43 'or' 'or_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln12_4)   --->   "%xor_ln12_4 = xor i1 %tmp_2, i1 1" [./components.h:12->./components.h:47]   --->   Operation 44 'xor' 'xor_ln12_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln12_4 = and i1 %or_ln12_1, i1 %xor_ln12_4" [./components.h:12->./components.h:47]   --->   Operation 45 'and' 'and_ln12_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln12_5)   --->   "%and_ln12_5 = and i1 %tmp_6, i1 %select_ln12_1" [./components.h:12->./components.h:47]   --->   Operation 46 'and' 'and_ln12_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln12_5 = xor i1 %and_ln12_5, i1 1" [./components.h:12->./components.h:47]   --->   Operation 47 'xor' 'xor_ln12_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.83>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%and_ln12_3 = and i1 %and_ln12_1, i1 %icmp_ln12_2" [./components.h:12->./components.h:47]   --->   Operation 48 'and' 'and_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%xor_ln12_2 = xor i1 %and_ln12_3, i1 1" [./components.h:12->./components.h:47]   --->   Operation 49 'xor' 'xor_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%empty = and i1 %tmp_2, i1 %xor_ln12_2" [./components.h:12->./components.h:47]   --->   Operation 50 'and' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln12_2)   --->   "%and_ln12_6 = and i1 %empty, i1 %xor_ln12_5" [./components.h:12->./components.h:47]   --->   Operation 51 'and' 'and_ln12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node t_2)   --->   "%select_ln12_2 = select i1 %and_ln12_4, i16 32767, i16 32768" [./components.h:12->./components.h:47]   --->   Operation 52 'select' 'select_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln12_2 = or i1 %and_ln12_4, i1 %and_ln12_6" [./components.h:12->./components.h:47]   --->   Operation 53 'or' 'or_ln12_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.24ns) (out node of the LUT)   --->   "%t_2 = select i1 %or_ln12_2, i16 %select_ln12_2, i16 %t_1" [./components.h:12->./components.h:47]   --->   Operation 54 'select' 't_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %t_2, i32 15" [./components.h:15->./components.h:47]   --->   Operation 55 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%icmp_ln19 = icmp_sgt  i16 %t_2, i16 5119" [./components.h:19->./components.h:47]   --->   Operation 56 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %t_2, i32 10, i32 15" [./components.h:24->./components.h:47]   --->   Operation 57 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i16 %t_2" [./components.h:24->./components.h:47]   --->   Operation 58 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.72ns)   --->   "%icmp_ln24 = icmp_ne  i10 %trunc_ln24, i10 0" [./components.h:24->./components.h:47]   --->   Operation 59 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln24 = add i6 %tmp_s, i6 1" [./components.h:24->./components.h:47]   --->   Operation 60 'add' 'add_ln24' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node ref_tmp_i_i_i_0)   --->   "%select_ln24 = select i1 %icmp_ln24, i6 %add_ln24, i6 %tmp_s" [./components.h:24->./components.h:47]   --->   Operation 61 'select' 'select_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.29ns) (out node of the LUT)   --->   "%ref_tmp_i_i_i_0 = select i1 %tmp_10, i6 %select_ln24, i6 %tmp_s" [./components.h:15->./components.h:47]   --->   Operation 62 'select' 'ref_tmp_i_i_i_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i6 %ref_tmp_i_i_i_0" [./components.h:25->./components.h:47]   --->   Operation 63 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ref_tmp_i_i_i_0, i32 5" [./components.h:25->./components.h:47]   --->   Operation 64 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %ref_tmp_i_i_i_0, i10 0" [./components.h:25->./components.h:47]   --->   Operation 65 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%select_ln25 = select i1 %tmp_11, i16 32768, i16 %shl_ln" [./components.h:25->./components.h:47]   --->   Operation 66 'select' 'select_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%zext_ln25 = zext i16 %t_2" [./components.h:25->./components.h:47]   --->   Operation 67 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sub_ln25)   --->   "%zext_ln25_1 = zext i16 %select_ln25" [./components.h:25->./components.h:47]   --->   Operation 68 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.78ns) (out node of the LUT)   --->   "%sub_ln25 = sub i17 %zext_ln25, i17 %zext_ln25_1" [./components.h:25->./components.h:47]   --->   Operation 69 'sub' 'sub_ln25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25, i32 16" [./components.h:25->./components.h:47]   --->   Operation 70 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln25_1 = trunc i17 %sub_ln25" [./components.h:25->./components.h:47]   --->   Operation 71 'trunc' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln25, i32 15" [./components.h:25->./components.h:47]   --->   Operation 72 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%xor_ln25 = xor i1 %tmp_12, i1 1" [./components.h:25->./components.h:47]   --->   Operation 73 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_1)   --->   "%and_ln25 = and i1 %tmp_13, i1 %xor_ln25" [./components.h:25->./components.h:47]   --->   Operation 74 'and' 'and_ln25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln25_1 = xor i1 %tmp_12, i1 %tmp_13" [./components.h:25->./components.h:47]   --->   Operation 75 'xor' 'xor_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln25_1 = select i1 %and_ln25, i16 32767, i16 32768" [./components.h:25->./components.h:47]   --->   Operation 76 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%xor_ln15 = xor i1 %tmp_10, i1 1" [./components.h:15->./components.h:47]   --->   Operation 77 'xor' 'xor_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln19 = and i1 %icmp_ln19, i1 %xor_ln15" [./components.h:19->./components.h:47]   --->   Operation 78 'and' 'and_ln19' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln19 = or i1 %tmp_10, i1 %icmp_ln19" [./components.h:19->./components.h:47]   --->   Operation 79 'or' 'or_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln19 = xor i1 %or_ln19, i1 1" [./components.h:19->./components.h:47]   --->   Operation 80 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln25_1 = and i1 %xor_ln25_1, i1 %xor_ln19" [./components.h:25->./components.h:47]   --->   Operation 81 'and' 'and_ln25_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%sel_tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_10, i1 %and_ln19, i1 %and_ln25_1" [./components.h:15->./components.h:47]   --->   Operation 82 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.41ns) (out node of the LUT)   --->   "%u = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i3, i3 4, i16 0, i3 2, i16 1024, i3 1, i16 %select_ln25_1, i3 0, i16 %trunc_ln25_1, i16 0, i3 %sel_tmp" [./components.h:25->./components.h:47]   --->   Operation 83 'sparsemux' 'u' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.48>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sel_tmp2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_10, i1 %and_ln19" [./components.h:15->./components.h:47]   --->   Operation 84 'bitconcatenate' 'sel_tmp2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.38ns)   --->   "%k = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.3i3.i3.i2, i2 2, i3 0, i2 1, i3 4, i2 0, i3 %trunc_ln25, i3 0, i2 %sel_tmp2" [./components.h:25->./components.h:47]   --->   Operation 85 'sparsemux' 'k' <Predicate = true> <Delay = 0.38> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i3 %k" [./components.h:19->./components.h:47]   --->   Operation 86 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2" [./components.h:46]   --->   Operation 87 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i1 %tmp_14" [./components.h:46]   --->   Operation 88 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i16 %u" [./components.h:48]   --->   Operation 89 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i16.i15, i16 %u, i15 0" [./components.h:48]   --->   Operation 90 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln48_1 = sext i31 %tmp_15" [./components.h:48]   --->   Operation 91 'sext' 'sext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln48 = sub i32 %sext_ln48_1, i32 %sext_ln48" [./components.h:48]   --->   Operation 92 'sub' 'sub_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln48 = add i32 %sub_ln48, i32 524288" [./components.h:48]   --->   Operation 93 'add' 'add_ln48' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_14_cast1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %add_ln48, i32 20, i32 27" [./components.h:48]   --->   Operation 94 'partselect' 'tmp_14_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node ui)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln48, i32 31" [./components.h:48]   --->   Operation 95 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %add_ln48" [./components.h:48]   --->   Operation 96 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.80ns)   --->   "%icmp_ln48 = icmp_ne  i20 %trunc_ln48, i20 0" [./components.h:48]   --->   Operation 97 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.70ns)   --->   "%add_ln48_1 = add i8 %tmp_14_cast1, i8 1" [./components.h:48]   --->   Operation 98 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node ui)   --->   "%select_ln48 = select i1 %icmp_ln48, i8 %add_ln48_1, i8 %tmp_14_cast1" [./components.h:48]   --->   Operation 99 'select' 'select_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.30ns) (out node of the LUT)   --->   "%ui = select i1 %tmp_20, i8 %select_ln48, i8 %tmp_14_cast1" [./components.h:48]   --->   Operation 100 'select' 'ui' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln65 = store i3 %k, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54" [./components.h:65]   --->   Operation 101 'store' 'store_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln66 = store i8 %ui, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53" [./components.h:66]   --->   Operation 102 'store' 'store_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i8 %ui" [./components.h:69]   --->   Operation 103 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%LUT_B0_addr = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln69" [./components.h:69]   --->   Operation 104 'getelementptr' 'LUT_B0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (0.62ns)   --->   "%b0 = load i8 %LUT_B0_addr" [./components.h:69]   --->   Operation 105 'load' 'b0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%LUT_B1_addr = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln69" [./components.h:70]   --->   Operation 106 'getelementptr' 'LUT_B1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [2/2] (0.64ns)   --->   "%b1 = load i8 %LUT_B1_addr" [./components.h:70]   --->   Operation 107 'load' 'b1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%LUT_B2_addr = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln69" [./components.h:71]   --->   Operation 108 'getelementptr' 'LUT_B2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [2/2] (0.64ns)   --->   "%b2 = load i8 %LUT_B2_addr" [./components.h:71]   --->   Operation 109 'load' 'b2' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%LUT_B3_addr = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln69" [./components.h:72]   --->   Operation 110 'getelementptr' 'LUT_B3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (0.62ns)   --->   "%b3 = load i8 %LUT_B3_addr" [./components.h:72]   --->   Operation 111 'load' 'b3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3, i64 0, i64 %zext_ln46" [./components.h:75]   --->   Operation 112 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2, i64 0, i64 %zext_ln46" [./components.h:75]   --->   Operation 113 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1, i64 0, i64 %zext_ln46" [./components.h:75]   --->   Operation 114 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P, i64 0, i64 %zext_ln46" [./components.h:75]   --->   Operation 115 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr" [./components.h:75]   --->   Operation 116 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 117 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr" [./components.h:75]   --->   Operation 117 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 118 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr" [./components.h:75]   --->   Operation 118 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 119 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr" [./components.h:75]   --->   Operation 119 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 2.13>
ST_4 : Operation 120 [1/2] (0.62ns)   --->   "%b0 = load i8 %LUT_B0_addr" [./components.h:69]   --->   Operation 120 'load' 'b0' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 121 [1/2] (0.64ns)   --->   "%b1 = load i8 %LUT_B1_addr" [./components.h:70]   --->   Operation 121 'load' 'b1' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_4 : Operation 122 [1/2] (0.64ns)   --->   "%b2 = load i8 %LUT_B2_addr" [./components.h:71]   --->   Operation 122 'load' 'b2' <Predicate = true> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_4 : Operation 123 [1/2] (0.62ns)   --->   "%b3 = load i8 %LUT_B3_addr" [./components.h:72]   --->   Operation 123 'load' 'b3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln75_4 = zext i8 %b0" [./components.h:75]   --->   Operation 124 'zext' 'zext_ln75_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.57ns)   --->   "%add_ln75 = add i3 %k, i3 1" [./components.h:75]   --->   Operation 125 'add' 'add_ln75' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln75, i32 2" [./components.h:75]   --->   Operation 126 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i1 %tmp_21" [./components.h:75]   --->   Operation 127 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_1 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3, i64 0, i64 %zext_ln75" [./components.h:75]   --->   Operation 128 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_1' <Predicate = (trunc_ln19 == 3)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_1 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2, i64 0, i64 %zext_ln75" [./components.h:75]   --->   Operation 129 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_1' <Predicate = (trunc_ln19 == 0)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_1 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1, i64 0, i64 %zext_ln75" [./components.h:75]   --->   Operation 130 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_1' <Predicate = (trunc_ln19 == 1)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_1 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P, i64 0, i64 %zext_ln75" [./components.h:75]   --->   Operation 131 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_1' <Predicate = (trunc_ln19 == 2)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.57ns)   --->   "%add_ln75_1 = add i3 %k, i3 2" [./components.h:75]   --->   Operation 132 'add' 'add_ln75_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln75_1, i32 2" [./components.h:75]   --->   Operation 133 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i1 %tmp_22" [./components.h:75]   --->   Operation 134 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_2 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3, i64 0, i64 %zext_ln75_1" [./components.h:75]   --->   Operation 135 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_2' <Predicate = (trunc_ln19 == 2)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_2 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2, i64 0, i64 %zext_ln75_1" [./components.h:75]   --->   Operation 136 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_2' <Predicate = (trunc_ln19 == 3)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_2 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1, i64 0, i64 %zext_ln75_1" [./components.h:75]   --->   Operation 137 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_2' <Predicate = (trunc_ln19 == 0)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_2 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P, i64 0, i64 %zext_ln75_1" [./components.h:75]   --->   Operation 138 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_2' <Predicate = (trunc_ln19 == 1)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.57ns)   --->   "%add_ln75_2 = add i3 %k, i3 3" [./components.h:75]   --->   Operation 139 'add' 'add_ln75_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln75_2, i32 2" [./components.h:75]   --->   Operation 140 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr" [./components.h:75]   --->   Operation 141 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 142 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_1" [./components.h:75]   --->   Operation 142 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_1' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 143 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_2" [./components.h:75]   --->   Operation 143 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_2' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 144 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr" [./components.h:75]   --->   Operation 144 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 145 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_1" [./components.h:75]   --->   Operation 145 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_1' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 146 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_2" [./components.h:75]   --->   Operation 146 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_2' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 147 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr" [./components.h:75]   --->   Operation 147 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 148 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_1" [./components.h:75]   --->   Operation 148 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_1' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 149 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_2" [./components.h:75]   --->   Operation 149 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_2' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 150 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr" [./components.h:75]   --->   Operation 150 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 151 [1/1] (0.45ns)   --->   "%tmp_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load, i16 0, i2 %trunc_ln19" [./components.h:75]   --->   Operation 151 'sparsemux' 'tmp_16' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i16 %tmp_16" [./components.h:75]   --->   Operation 152 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75 = mul i24 %sext_ln75, i24 %zext_ln75_4" [./components.h:75]   --->   Operation 153 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 154 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_1" [./components.h:75]   --->   Operation 154 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_1' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 155 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_2" [./components.h:75]   --->   Operation 155 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_2' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln75_6 = zext i10 %b2" [./components.h:75]   --->   Operation 156 'zext' 'zext_ln75_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i1 %tmp_23" [./components.h:75]   --->   Operation 157 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_3 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3, i64 0, i64 %zext_ln75_2" [./components.h:75]   --->   Operation 158 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_3' <Predicate = (trunc_ln19 == 1)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_3 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2, i64 0, i64 %zext_ln75_2" [./components.h:75]   --->   Operation 159 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_3' <Predicate = (trunc_ln19 == 2)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_3 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1, i64 0, i64 %zext_ln75_2" [./components.h:75]   --->   Operation 160 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_3' <Predicate = (trunc_ln19 == 3)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_3 = getelementptr i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P, i64 0, i64 %zext_ln75_2" [./components.h:75]   --->   Operation 161 'getelementptr' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_3' <Predicate = (trunc_ln19 == 0)> <Delay = 0.00>
ST_5 : Operation 162 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_1" [./components.h:75]   --->   Operation 162 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_1' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 163 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_2" [./components.h:75]   --->   Operation 163 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_2' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 164 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_3" [./components.h:75]   --->   Operation 164 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_3' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 165 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_1" [./components.h:75]   --->   Operation 165 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_1' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 166 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_2" [./components.h:75]   --->   Operation 166 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_2' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 167 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_3" [./components.h:75]   --->   Operation 167 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_3' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 168 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_1" [./components.h:75]   --->   Operation 168 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_1' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 169 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_2" [./components.h:75]   --->   Operation 169 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_2' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 170 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_3" [./components.h:75]   --->   Operation 170 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_3' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 171 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75 = mul i24 %sext_ln75, i24 %zext_ln75_4" [./components.h:75]   --->   Operation 171 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_1 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_1" [./components.h:75]   --->   Operation 172 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_1' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 173 [1/1] (0.45ns)   --->   "%tmp_17 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_1, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_1, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_1, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_1, i16 0, i2 %trunc_ln19" [./components.h:75]   --->   Operation 173 'sparsemux' 'tmp_17' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_2 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_2" [./components.h:75]   --->   Operation 174 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_2' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 175 [1/1] (0.45ns)   --->   "%tmp_18 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_2, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_2, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_2, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_2, i16 0, i2 %trunc_ln19" [./components.h:75]   --->   Operation 175 'sparsemux' 'tmp_18' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln75_4 = sext i16 %tmp_18" [./components.h:75]   --->   Operation 176 'sext' 'sext_ln75_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_4)   --->   "%mul_ln75_2 = mul i26 %sext_ln75_4, i26 %zext_ln75_6" [./components.h:75]   --->   Operation 177 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [2/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_3" [./components.h:75]   --->   Operation 178 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_3' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 2.58>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln75_5 = zext i10 %b1" [./components.h:75]   --->   Operation 179 'zext' 'zext_ln75_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_3" [./components.h:75]   --->   Operation 180 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_3' <Predicate = (trunc_ln19 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 181 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_3" [./components.h:75]   --->   Operation 181 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_3' <Predicate = (trunc_ln19 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 182 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_3" [./components.h:75]   --->   Operation 182 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_3' <Predicate = (trunc_ln19 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 183 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_3)   --->   "%mul_ln75 = mul i24 %sext_ln75, i24 %zext_ln75_4" [./components.h:75]   --->   Operation 183 'mul' 'mul_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 184 [1/1] (0.00ns) (grouped into DSP with root node add_ln75_3)   --->   "%sext_ln75_1 = sext i24 %mul_ln75" [./components.h:75]   --->   Operation 184 'sext' 'sext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i16 %tmp_17" [./components.h:75]   --->   Operation 185 'sext' 'sext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (1.94ns)   --->   "%mul_ln75_1 = mul i26 %sext_ln75_2, i26 %zext_ln75_5" [./components.h:75]   --->   Operation 186 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_3 = add i26 %mul_ln75_1, i26 %sext_ln75_1" [./components.h:75]   --->   Operation 187 'add' 'add_ln75_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 188 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_4)   --->   "%mul_ln75_2 = mul i26 %sext_ln75_4, i26 %zext_ln75_6" [./components.h:75]   --->   Operation 188 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 189 [1/2] (0.68ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_3 = load i1 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_3" [./components.h:75]   --->   Operation 189 'load' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_3' <Predicate = (trunc_ln19 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 190 [1/1] (0.45ns)   --->   "%tmp_19 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_3, i2 2, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_3, i2 3, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_3, i2 0, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_3, i16 0, i2 %trunc_ln19" [./components.h:75]   --->   Operation 190 'sparsemux' 'tmp_19' <Predicate = true> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln75_6 = sext i16 %tmp_19" [./components.h:75]   --->   Operation 191 'sext' 'sext_ln75_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln75_7 = zext i8 %b3" [./components.h:75]   --->   Operation 192 'zext' 'zext_ln75_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [3/3] (0.99ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_6, i24 %zext_ln75_7" [./components.h:75]   --->   Operation 193 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 194 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_3 = add i26 %mul_ln75_1, i26 %sext_ln75_1" [./components.h:75]   --->   Operation 194 'add' 'add_ln75_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln75_3 = sext i26 %add_ln75_3" [./components.h:75]   --->   Operation 195 'sext' 'sext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_4)   --->   "%mul_ln75_2 = mul i26 %sext_ln75_4, i26 %zext_ln75_6" [./components.h:75]   --->   Operation 196 'mul' 'mul_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 197 [1/1] (0.00ns) (grouped into DSP with root node add_ln75_4)   --->   "%sext_ln75_5 = sext i26 %mul_ln75_2" [./components.h:75]   --->   Operation 197 'sext' 'sext_ln75_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_4 = add i27 %sext_ln75_3, i27 %sext_ln75_5" [./components.h:75]   --->   Operation 198 'add' 'add_ln75_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 199 [2/3] (0.99ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_6, i24 %zext_ln75_7" [./components.h:75]   --->   Operation 199 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 200 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_4 = add i27 %sext_ln75_3, i27 %sext_ln75_5" [./components.h:75]   --->   Operation 200 'add' 'add_ln75_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 201 [1/3] (0.00ns) (grouped into DSP with root node add_ln75_5)   --->   "%mul_ln75_3 = mul i24 %sext_ln75_6, i24 %zext_ln75_7" [./components.h:75]   --->   Operation 201 'mul' 'mul_ln75_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 202 [1/1] (0.00ns) (grouped into DSP with root node add_ln75_5)   --->   "%sext_ln75_7 = sext i24 %mul_ln75_3" [./components.h:75]   --->   Operation 202 'sext' 'sext_ln75_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_5 = add i27 %add_ln75_4, i27 %sext_ln75_7" [./components.h:75]   --->   Operation 203 'add' 'add_ln75_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.51>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 204 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 205 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 206 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 207 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B3, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 208 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B2, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 209 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B1, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 210 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B0, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 211 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln75_5 = add i27 %add_ln75_4, i27 %sext_ln75_7" [./components.h:75]   --->   Operation 212 'add' 'add_ln75_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln75_5, i32 26" [./components.h:75]   --->   Operation 213 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_6)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %add_ln75_5, i32 10, i32 25" [./components.h:75]   --->   Operation 214 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_6)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln75_5, i32 9" [./components.h:75]   --->   Operation 215 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i27 %add_ln75_5" [./components.h:75]   --->   Operation 216 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.71ns)   --->   "%icmp_ln75 = icmp_ne  i9 %trunc_ln75, i9 0" [./components.h:75]   --->   Operation 217 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln75_5, i32 25" [./components.h:75]   --->   Operation 218 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_6)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %add_ln75_5, i32 10" [./components.h:75]   --->   Operation 219 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_6)   --->   "%or_ln75 = or i1 %tmp_27, i1 %icmp_ln75" [./components.h:75]   --->   Operation 220 'or' 'or_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_6)   --->   "%and_ln75 = and i1 %or_ln75, i1 %tmp_25" [./components.h:75]   --->   Operation 221 'and' 'and_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_6)   --->   "%zext_ln75_3 = zext i1 %and_ln75" [./components.h:75]   --->   Operation 222 'zext' 'zext_ln75_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln75_6 = add i16 %trunc_ln2, i16 %zext_ln75_3" [./components.h:75]   --->   Operation 223 'add' 'add_ln75_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln75_6, i32 15" [./components.h:75]   --->   Operation 224 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%xor_ln75 = xor i1 %tmp_26, i1 1" [./components.h:75]   --->   Operation 225 'xor' 'xor_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%or_ln75_3 = or i1 %tmp_28, i1 %xor_ln75" [./components.h:75]   --->   Operation 226 'or' 'or_ln75_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%xor_ln75_2 = xor i1 %tmp_24, i1 %or_ln75_3" [./components.h:75]   --->   Operation 227 'xor' 'xor_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%xor_ln75_1 = xor i1 %tmp_24, i1 1" [./components.h:75]   --->   Operation 228 'xor' 'xor_ln75_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%xor_ln75_3 = xor i1 %xor_ln75_2, i1 1" [./components.h:75]   --->   Operation 229 'xor' 'xor_ln75_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln75_1)   --->   "%or_ln75_1 = or i1 %tmp_28, i1 %xor_ln75_3" [./components.h:75]   --->   Operation 230 'or' 'or_ln75_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln75_1 = and i1 %or_ln75_1, i1 %xor_ln75_1" [./components.h:75]   --->   Operation 231 'and' 'and_ln75_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%or_ln75_4 = or i1 %tmp_26, i1 %tmp_28" [./components.h:75]   --->   Operation 232 'or' 'or_ln75_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%xor_ln75_4 = xor i1 %or_ln75_4, i1 1" [./components.h:75]   --->   Operation 233 'xor' 'xor_ln75_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%and_ln75_2 = and i1 %tmp_24, i1 %xor_ln75_4" [./components.h:75]   --->   Operation 234 'and' 'and_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%select_ln75 = select i1 %and_ln75_1, i16 32767, i16 32768" [./components.h:75]   --->   Operation 235 'select' 'select_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node o_sum)   --->   "%or_ln75_2 = or i1 %and_ln75_1, i1 %and_ln75_2" [./components.h:75]   --->   Operation 236 'or' 'or_ln75_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (0.24ns) (out node of the LUT)   --->   "%o_sum = select i1 %or_ln75_2, i16 %select_ln75, i16 %add_ln75_6" [./components.h:75]   --->   Operation 237 'select' 'o_sum' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%ret_ln87 = ret i16 %o_sum" [./components.h:87]   --->   Operation 238 'ret' 'ret_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ LUT_B0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ LUT_B1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ LUT_B2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ LUT_B3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_val_read                                                                    (read          ) [ 0000000000]
sext_ln12                                                                     (sext          ) [ 0000000000]
add_ln12                                                                      (add           ) [ 0000000000]
tmp                                                                           (bitconcatenate) [ 0000000000]
sext_ln12_1                                                                   (sext          ) [ 0000000000]
tmp_1                                                                         (bitconcatenate) [ 0000000000]
sext_ln12_2                                                                   (sext          ) [ 0000000000]
add_ln12_1                                                                    (add           ) [ 0000000000]
tmp_2                                                                         (bitselect     ) [ 0010000000]
t                                                                             (partselect    ) [ 0000000000]
tmp_3                                                                         (bitselect     ) [ 0000000000]
trunc_ln12                                                                    (trunc         ) [ 0000000000]
icmp_ln12                                                                     (icmp          ) [ 0000000000]
tmp_4                                                                         (bitselect     ) [ 0000000000]
tmp_5                                                                         (bitselect     ) [ 0000000000]
or_ln12                                                                       (or            ) [ 0000000000]
and_ln12                                                                      (and           ) [ 0000000000]
zext_ln12                                                                     (zext          ) [ 0000000000]
t_1                                                                           (add           ) [ 0010000000]
tmp_6                                                                         (bitselect     ) [ 0000000000]
xor_ln12                                                                      (xor           ) [ 0000000000]
and_ln12_1                                                                    (and           ) [ 0010000000]
tmp_9                                                                         (bitselect     ) [ 0000000000]
tmp_7                                                                         (partselect    ) [ 0000000000]
icmp_ln12_1                                                                   (icmp          ) [ 0000000000]
tmp_8                                                                         (partselect    ) [ 0000000000]
icmp_ln12_2                                                                   (icmp          ) [ 0010000000]
icmp_ln12_3                                                                   (icmp          ) [ 0000000000]
select_ln12                                                                   (select        ) [ 0000000000]
xor_ln12_1                                                                    (xor           ) [ 0000000000]
and_ln12_2                                                                    (and           ) [ 0000000000]
select_ln12_1                                                                 (select        ) [ 0000000000]
xor_ln12_3                                                                    (xor           ) [ 0000000000]
or_ln12_1                                                                     (or            ) [ 0000000000]
xor_ln12_4                                                                    (xor           ) [ 0000000000]
and_ln12_4                                                                    (and           ) [ 0010000000]
and_ln12_5                                                                    (and           ) [ 0000000000]
xor_ln12_5                                                                    (xor           ) [ 0010000000]
and_ln12_3                                                                    (and           ) [ 0000000000]
xor_ln12_2                                                                    (xor           ) [ 0000000000]
empty                                                                         (and           ) [ 0000000000]
and_ln12_6                                                                    (and           ) [ 0000000000]
select_ln12_2                                                                 (select        ) [ 0000000000]
or_ln12_2                                                                     (or            ) [ 0000000000]
t_2                                                                           (select        ) [ 0000000000]
tmp_10                                                                        (bitselect     ) [ 0001000000]
icmp_ln19                                                                     (icmp          ) [ 0000000000]
tmp_s                                                                         (partselect    ) [ 0000000000]
trunc_ln24                                                                    (trunc         ) [ 0000000000]
icmp_ln24                                                                     (icmp          ) [ 0000000000]
add_ln24                                                                      (add           ) [ 0000000000]
select_ln24                                                                   (select        ) [ 0000000000]
ref_tmp_i_i_i_0                                                               (select        ) [ 0000000000]
trunc_ln25                                                                    (trunc         ) [ 0001000000]
tmp_11                                                                        (bitselect     ) [ 0000000000]
shl_ln                                                                        (bitconcatenate) [ 0000000000]
select_ln25                                                                   (select        ) [ 0000000000]
zext_ln25                                                                     (zext          ) [ 0000000000]
zext_ln25_1                                                                   (zext          ) [ 0000000000]
sub_ln25                                                                      (sub           ) [ 0000000000]
tmp_12                                                                        (bitselect     ) [ 0000000000]
trunc_ln25_1                                                                  (trunc         ) [ 0000000000]
tmp_13                                                                        (bitselect     ) [ 0000000000]
xor_ln25                                                                      (xor           ) [ 0000000000]
and_ln25                                                                      (and           ) [ 0000000000]
xor_ln25_1                                                                    (xor           ) [ 0000000000]
select_ln25_1                                                                 (select        ) [ 0000000000]
xor_ln15                                                                      (xor           ) [ 0000000000]
and_ln19                                                                      (and           ) [ 0001000000]
or_ln19                                                                       (or            ) [ 0000000000]
xor_ln19                                                                      (xor           ) [ 0000000000]
and_ln25_1                                                                    (and           ) [ 0000000000]
sel_tmp                                                                       (bitconcatenate) [ 0000000000]
u                                                                             (sparsemux     ) [ 0001000000]
sel_tmp2                                                                      (bitconcatenate) [ 0000000000]
k                                                                             (sparsemux     ) [ 0000100000]
trunc_ln19                                                                    (trunc         ) [ 0000111000]
tmp_14                                                                        (bitselect     ) [ 0000000000]
zext_ln46                                                                     (zext          ) [ 0000000000]
sext_ln48                                                                     (sext          ) [ 0000000000]
tmp_15                                                                        (bitconcatenate) [ 0000000000]
sext_ln48_1                                                                   (sext          ) [ 0000000000]
sub_ln48                                                                      (sub           ) [ 0000000000]
add_ln48                                                                      (add           ) [ 0000000000]
tmp_14_cast1                                                                  (partselect    ) [ 0000000000]
tmp_20                                                                        (bitselect     ) [ 0000000000]
trunc_ln48                                                                    (trunc         ) [ 0000000000]
icmp_ln48                                                                     (icmp          ) [ 0000000000]
add_ln48_1                                                                    (add           ) [ 0000000000]
select_ln48                                                                   (select        ) [ 0000000000]
ui                                                                            (select        ) [ 0000000000]
store_ln65                                                                    (store         ) [ 0000000000]
store_ln66                                                                    (store         ) [ 0000000000]
zext_ln69                                                                     (zext          ) [ 0000000000]
LUT_B0_addr                                                                   (getelementptr ) [ 0000100000]
LUT_B1_addr                                                                   (getelementptr ) [ 0000100000]
LUT_B2_addr                                                                   (getelementptr ) [ 0000100000]
LUT_B3_addr                                                                   (getelementptr ) [ 0000100000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr   (getelementptr ) [ 0000100000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr   (getelementptr ) [ 0000100000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr   (getelementptr ) [ 0000100000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr     (getelementptr ) [ 0000100000]
b0                                                                            (load          ) [ 0000000000]
b1                                                                            (load          ) [ 0000011000]
b2                                                                            (load          ) [ 0000010000]
b3                                                                            (load          ) [ 0000011000]
zext_ln75_4                                                                   (zext          ) [ 0000011000]
add_ln75                                                                      (add           ) [ 0000000000]
tmp_21                                                                        (bitselect     ) [ 0000000000]
zext_ln75                                                                     (zext          ) [ 0000000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_1 (getelementptr ) [ 0000010000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_1 (getelementptr ) [ 0000010000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_1 (getelementptr ) [ 0000010000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_1   (getelementptr ) [ 0000010000]
add_ln75_1                                                                    (add           ) [ 0000000000]
tmp_22                                                                        (bitselect     ) [ 0000000000]
zext_ln75_1                                                                   (zext          ) [ 0000000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_2 (getelementptr ) [ 0000010000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_2 (getelementptr ) [ 0000010000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_2 (getelementptr ) [ 0000010000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_2   (getelementptr ) [ 0000010000]
add_ln75_2                                                                    (add           ) [ 0000000000]
tmp_23                                                                        (bitselect     ) [ 0000010000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load   (load          ) [ 0000000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load   (load          ) [ 0000000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load   (load          ) [ 0000000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load     (load          ) [ 0000000000]
tmp_16                                                                        (sparsemux     ) [ 0000000000]
sext_ln75                                                                     (sext          ) [ 0000011000]
zext_ln75_6                                                                   (zext          ) [ 0000001100]
zext_ln75_2                                                                   (zext          ) [ 0000000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_3 (getelementptr ) [ 0000001000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_3 (getelementptr ) [ 0000001000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_3 (getelementptr ) [ 0000001000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_3   (getelementptr ) [ 0000001000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_1 (load          ) [ 0000000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_2 (load          ) [ 0000000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_1 (load          ) [ 0000000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_2 (load          ) [ 0000000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_1 (load          ) [ 0000000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_2 (load          ) [ 0000000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_1   (load          ) [ 0000000000]
tmp_17                                                                        (sparsemux     ) [ 0000001000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_2   (load          ) [ 0000000000]
tmp_18                                                                        (sparsemux     ) [ 0000000000]
sext_ln75_4                                                                   (sext          ) [ 0000001100]
zext_ln75_5                                                                   (zext          ) [ 0000000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_3 (load          ) [ 0000000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_3 (load          ) [ 0000000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_3 (load          ) [ 0000000000]
mul_ln75                                                                      (mul           ) [ 0000000000]
sext_ln75_1                                                                   (sext          ) [ 0000000100]
sext_ln75_2                                                                   (sext          ) [ 0000000000]
mul_ln75_1                                                                    (mul           ) [ 0000000100]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_3   (load          ) [ 0000000000]
tmp_19                                                                        (sparsemux     ) [ 0000000000]
sext_ln75_6                                                                   (sext          ) [ 0000000110]
zext_ln75_7                                                                   (zext          ) [ 0000000110]
add_ln75_3                                                                    (add           ) [ 0000000000]
sext_ln75_3                                                                   (sext          ) [ 0000000010]
mul_ln75_2                                                                    (mul           ) [ 0000000000]
sext_ln75_5                                                                   (sext          ) [ 0000000010]
add_ln75_4                                                                    (add           ) [ 0000000001]
mul_ln75_3                                                                    (mul           ) [ 0000000000]
sext_ln75_7                                                                   (sext          ) [ 0000000001]
specmemcore_ln0                                                               (specmemcore   ) [ 0000000000]
specmemcore_ln0                                                               (specmemcore   ) [ 0000000000]
specmemcore_ln0                                                               (specmemcore   ) [ 0000000000]
specmemcore_ln0                                                               (specmemcore   ) [ 0000000000]
specmemcore_ln0                                                               (specmemcore   ) [ 0000000000]
specmemcore_ln0                                                               (specmemcore   ) [ 0000000000]
specmemcore_ln0                                                               (specmemcore   ) [ 0000000000]
specmemcore_ln0                                                               (specmemcore   ) [ 0000000000]
add_ln75_5                                                                    (add           ) [ 0000000000]
tmp_24                                                                        (bitselect     ) [ 0000000000]
trunc_ln2                                                                     (partselect    ) [ 0000000000]
tmp_25                                                                        (bitselect     ) [ 0000000000]
trunc_ln75                                                                    (trunc         ) [ 0000000000]
icmp_ln75                                                                     (icmp          ) [ 0000000000]
tmp_26                                                                        (bitselect     ) [ 0000000000]
tmp_27                                                                        (bitselect     ) [ 0000000000]
or_ln75                                                                       (or            ) [ 0000000000]
and_ln75                                                                      (and           ) [ 0000000000]
zext_ln75_3                                                                   (zext          ) [ 0000000000]
add_ln75_6                                                                    (add           ) [ 0000000000]
tmp_28                                                                        (bitselect     ) [ 0000000000]
xor_ln75                                                                      (xor           ) [ 0000000000]
or_ln75_3                                                                     (or            ) [ 0000000000]
xor_ln75_2                                                                    (xor           ) [ 0000000000]
xor_ln75_1                                                                    (xor           ) [ 0000000000]
xor_ln75_3                                                                    (xor           ) [ 0000000000]
or_ln75_1                                                                     (or            ) [ 0000000000]
and_ln75_1                                                                    (and           ) [ 0000000000]
or_ln75_4                                                                     (or            ) [ 0000000000]
xor_ln75_4                                                                    (xor           ) [ 0000000000]
and_ln75_2                                                                    (and           ) [ 0000000000]
select_ln75                                                                   (select        ) [ 0000000000]
or_ln75_2                                                                     (or            ) [ 0000000000]
o_sum                                                                         (select        ) [ 0000000000]
ret_ln87                                                                      (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="LUT_B0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="LUT_B1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="LUT_B2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="LUT_B3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i17.i10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i17.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i6.i10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i16.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i3.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i16.i15"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i16.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="x_val_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_val_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="LUT_B0_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B0_addr/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b0/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="LUT_B1_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="8" slack="0"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B1_addr/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="LUT_B2_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B2_addr/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b2/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="LUT_B3_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="8" slack="0"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B3_addr/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b3/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="0"/>
<pin id="324" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="325" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="326" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="16" slack="0"/>
<pin id="327" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load/3 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_1/4 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_2/4 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_3/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="0" slack="0"/>
<pin id="330" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="331" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="332" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="16" slack="0"/>
<pin id="333" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load/3 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_1/4 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_2/4 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_3/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="0"/>
<pin id="336" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="337" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="338" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="16" slack="0"/>
<pin id="339" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load/3 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_1/4 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_2/4 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_3/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="0"/>
<pin id="342" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="343" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="344" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="16" slack="0"/>
<pin id="345" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load/3 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_1/4 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_2/4 eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_3/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_1_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_1/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_1_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_1/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_1_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="1" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_1/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_1_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_1/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_2_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_2/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_2_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_2/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_2_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_2/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_2_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_2/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_3_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_3/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_3_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_3/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_3_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_3/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_3_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_3/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln12_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln12_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="13" slack="0"/>
<pin id="387" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="27" slack="0"/>
<pin id="392" dir="0" index="1" bw="17" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sext_ln12_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="27" slack="0"/>
<pin id="400" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_1/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="25" slack="0"/>
<pin id="404" dir="0" index="1" bw="17" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln12_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="25" slack="0"/>
<pin id="412" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_2/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln12_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="27" slack="0"/>
<pin id="416" dir="0" index="1" bw="25" slack="0"/>
<pin id="417" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="28" slack="0"/>
<pin id="423" dir="0" index="2" bw="6" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="t_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="0"/>
<pin id="430" dir="0" index="1" bw="28" slack="0"/>
<pin id="431" dir="0" index="2" bw="5" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="28" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="trunc_ln12_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="28" slack="0"/>
<pin id="448" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln12_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="28" slack="0"/>
<pin id="459" dir="0" index="2" bw="6" slack="0"/>
<pin id="460" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_5_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="28" slack="0"/>
<pin id="467" dir="0" index="2" bw="5" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="or_ln12_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="and_ln12_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln12_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="t_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_6_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="0"/>
<pin id="497" dir="0" index="2" bw="5" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="xor_ln12_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="and_ln12_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_1/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_9_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="28" slack="0"/>
<pin id="517" dir="0" index="2" bw="6" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_7_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="0"/>
<pin id="524" dir="0" index="1" bw="28" slack="0"/>
<pin id="525" dir="0" index="2" bw="6" slack="0"/>
<pin id="526" dir="0" index="3" bw="6" slack="0"/>
<pin id="527" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln12_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_8_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="0"/>
<pin id="540" dir="0" index="1" bw="28" slack="0"/>
<pin id="541" dir="0" index="2" bw="6" slack="0"/>
<pin id="542" dir="0" index="3" bw="6" slack="0"/>
<pin id="543" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln12_2_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_2/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln12_3_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_3/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="select_ln12_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="0" index="2" bw="1" slack="0"/>
<pin id="564" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="xor_ln12_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_1/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="and_ln12_2_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_2/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln12_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_1/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="xor_ln12_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_3/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="or_ln12_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_1/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="xor_ln12_4_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_4/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="and_ln12_4_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_4/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="and_ln12_5_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_5/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="xor_ln12_5_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_5/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="and_ln12_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="0" index="1" bw="1" slack="1"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_3/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="xor_ln12_2_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln12_2/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="empty_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="and_ln12_6_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="1"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln12_6/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="select_ln12_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="0" index="1" bw="16" slack="0"/>
<pin id="647" dir="0" index="2" bw="16" slack="0"/>
<pin id="648" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_2/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="or_ln12_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_2/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="t_2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="16" slack="0"/>
<pin id="659" dir="0" index="2" bw="16" slack="1"/>
<pin id="660" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_2/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="tmp_10_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="16" slack="0"/>
<pin id="666" dir="0" index="2" bw="5" slack="0"/>
<pin id="667" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="icmp_ln19_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="16" slack="0"/>
<pin id="673" dir="0" index="1" bw="14" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_s_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="6" slack="0"/>
<pin id="679" dir="0" index="1" bw="16" slack="0"/>
<pin id="680" dir="0" index="2" bw="5" slack="0"/>
<pin id="681" dir="0" index="3" bw="5" slack="0"/>
<pin id="682" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="trunc_ln24_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="0"/>
<pin id="689" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="icmp_ln24_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="0"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln24_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="6" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="select_ln24_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="6" slack="0"/>
<pin id="706" dir="0" index="2" bw="6" slack="0"/>
<pin id="707" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="ref_tmp_i_i_i_0_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="6" slack="0"/>
<pin id="714" dir="0" index="2" bw="6" slack="0"/>
<pin id="715" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ref_tmp_i_i_i_0/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="trunc_ln25_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="6" slack="0"/>
<pin id="721" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_11_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="6" slack="0"/>
<pin id="726" dir="0" index="2" bw="4" slack="0"/>
<pin id="727" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="shl_ln_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="16" slack="0"/>
<pin id="733" dir="0" index="1" bw="6" slack="0"/>
<pin id="734" dir="0" index="2" bw="1" slack="0"/>
<pin id="735" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="select_ln25_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="16" slack="0"/>
<pin id="742" dir="0" index="2" bw="16" slack="0"/>
<pin id="743" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln25_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="0"/>
<pin id="749" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln25_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="0"/>
<pin id="753" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="sub_ln25_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="0"/>
<pin id="757" dir="0" index="1" bw="16" slack="0"/>
<pin id="758" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/2 "/>
</bind>
</comp>

<comp id="761" class="1004" name="tmp_12_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="17" slack="0"/>
<pin id="764" dir="0" index="2" bw="6" slack="0"/>
<pin id="765" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="trunc_ln25_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="17" slack="0"/>
<pin id="771" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_1/2 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_13_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="17" slack="0"/>
<pin id="776" dir="0" index="2" bw="5" slack="0"/>
<pin id="777" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="781" class="1004" name="xor_ln25_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/2 "/>
</bind>
</comp>

<comp id="787" class="1004" name="and_ln25_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="xor_ln25_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25_1/2 "/>
</bind>
</comp>

<comp id="799" class="1004" name="select_ln25_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="16" slack="0"/>
<pin id="802" dir="0" index="2" bw="16" slack="0"/>
<pin id="803" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/2 "/>
</bind>
</comp>

<comp id="807" class="1004" name="xor_ln15_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="and_ln19_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln19/2 "/>
</bind>
</comp>

<comp id="819" class="1004" name="or_ln19_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/2 "/>
</bind>
</comp>

<comp id="825" class="1004" name="xor_ln19_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/2 "/>
</bind>
</comp>

<comp id="831" class="1004" name="and_ln25_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25_1/2 "/>
</bind>
</comp>

<comp id="837" class="1004" name="sel_tmp_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="3" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="0" index="2" bw="1" slack="0"/>
<pin id="841" dir="0" index="3" bw="1" slack="0"/>
<pin id="842" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="847" class="1004" name="u_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="16" slack="0"/>
<pin id="849" dir="0" index="1" bw="3" slack="0"/>
<pin id="850" dir="0" index="2" bw="16" slack="0"/>
<pin id="851" dir="0" index="3" bw="3" slack="0"/>
<pin id="852" dir="0" index="4" bw="16" slack="0"/>
<pin id="853" dir="0" index="5" bw="3" slack="0"/>
<pin id="854" dir="0" index="6" bw="16" slack="0"/>
<pin id="855" dir="0" index="7" bw="3" slack="0"/>
<pin id="856" dir="0" index="8" bw="16" slack="0"/>
<pin id="857" dir="0" index="9" bw="16" slack="0"/>
<pin id="858" dir="0" index="10" bw="3" slack="0"/>
<pin id="859" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="u/2 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sel_tmp2_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="2" slack="0"/>
<pin id="873" dir="0" index="1" bw="1" slack="1"/>
<pin id="874" dir="0" index="2" bw="1" slack="1"/>
<pin id="875" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="877" class="1004" name="k_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="3" slack="0"/>
<pin id="879" dir="0" index="1" bw="2" slack="0"/>
<pin id="880" dir="0" index="2" bw="3" slack="0"/>
<pin id="881" dir="0" index="3" bw="2" slack="0"/>
<pin id="882" dir="0" index="4" bw="3" slack="0"/>
<pin id="883" dir="0" index="5" bw="2" slack="0"/>
<pin id="884" dir="0" index="6" bw="3" slack="1"/>
<pin id="885" dir="0" index="7" bw="3" slack="0"/>
<pin id="886" dir="0" index="8" bw="2" slack="0"/>
<pin id="887" dir="1" index="9" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="896" class="1004" name="trunc_ln19_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="3" slack="0"/>
<pin id="898" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/3 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_14_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="3" slack="0"/>
<pin id="903" dir="0" index="2" bw="3" slack="0"/>
<pin id="904" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="908" class="1004" name="zext_ln46_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/3 "/>
</bind>
</comp>

<comp id="916" class="1004" name="sext_ln48_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="1"/>
<pin id="918" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/3 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_15_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="31" slack="0"/>
<pin id="921" dir="0" index="1" bw="16" slack="1"/>
<pin id="922" dir="0" index="2" bw="1" slack="0"/>
<pin id="923" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="926" class="1004" name="sext_ln48_1_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="31" slack="0"/>
<pin id="928" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48_1/3 "/>
</bind>
</comp>

<comp id="930" class="1004" name="sub_ln48_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="31" slack="0"/>
<pin id="932" dir="0" index="1" bw="16" slack="0"/>
<pin id="933" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln48/3 "/>
</bind>
</comp>

<comp id="936" class="1004" name="add_ln48_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="0" index="1" bw="21" slack="0"/>
<pin id="939" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/3 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_14_cast1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="8" slack="0"/>
<pin id="944" dir="0" index="1" bw="32" slack="0"/>
<pin id="945" dir="0" index="2" bw="6" slack="0"/>
<pin id="946" dir="0" index="3" bw="6" slack="0"/>
<pin id="947" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14_cast1/3 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_20_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="32" slack="0"/>
<pin id="955" dir="0" index="2" bw="6" slack="0"/>
<pin id="956" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="960" class="1004" name="trunc_ln48_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="0"/>
<pin id="962" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/3 "/>
</bind>
</comp>

<comp id="964" class="1004" name="icmp_ln48_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="20" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="0"/>
<pin id="967" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/3 "/>
</bind>
</comp>

<comp id="970" class="1004" name="add_ln48_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="8" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48_1/3 "/>
</bind>
</comp>

<comp id="976" class="1004" name="select_ln48_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="8" slack="0"/>
<pin id="979" dir="0" index="2" bw="8" slack="0"/>
<pin id="980" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/3 "/>
</bind>
</comp>

<comp id="984" class="1004" name="ui_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="8" slack="0"/>
<pin id="987" dir="0" index="2" bw="8" slack="0"/>
<pin id="988" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ui/3 "/>
</bind>
</comp>

<comp id="992" class="1004" name="store_ln65_store_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="3" slack="0"/>
<pin id="994" dir="0" index="1" bw="3" slack="0"/>
<pin id="995" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/3 "/>
</bind>
</comp>

<comp id="998" class="1004" name="store_ln66_store_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="8" slack="0"/>
<pin id="1000" dir="0" index="1" bw="8" slack="0"/>
<pin id="1001" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/3 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="zext_ln69_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="0"/>
<pin id="1006" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/3 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="zext_ln75_4_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="0"/>
<pin id="1014" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_4/4 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="add_ln75_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="3" slack="1"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/4 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="tmp_21_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="0"/>
<pin id="1023" dir="0" index="1" bw="3" slack="0"/>
<pin id="1024" dir="0" index="2" bw="3" slack="0"/>
<pin id="1025" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="zext_ln75_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/4 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="add_ln75_1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="3" slack="1"/>
<pin id="1039" dir="0" index="1" bw="3" slack="0"/>
<pin id="1040" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/4 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_22_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="3" slack="0"/>
<pin id="1045" dir="0" index="2" bw="3" slack="0"/>
<pin id="1046" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="zext_ln75_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/4 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="add_ln75_2_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="3" slack="1"/>
<pin id="1060" dir="0" index="1" bw="3" slack="0"/>
<pin id="1061" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_2/4 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_23_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="3" slack="0"/>
<pin id="1066" dir="0" index="2" bw="3" slack="0"/>
<pin id="1067" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_16_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="16" slack="0"/>
<pin id="1073" dir="0" index="1" bw="2" slack="0"/>
<pin id="1074" dir="0" index="2" bw="16" slack="0"/>
<pin id="1075" dir="0" index="3" bw="2" slack="0"/>
<pin id="1076" dir="0" index="4" bw="16" slack="0"/>
<pin id="1077" dir="0" index="5" bw="2" slack="0"/>
<pin id="1078" dir="0" index="6" bw="16" slack="0"/>
<pin id="1079" dir="0" index="7" bw="2" slack="0"/>
<pin id="1080" dir="0" index="8" bw="16" slack="0"/>
<pin id="1081" dir="0" index="9" bw="16" slack="0"/>
<pin id="1082" dir="0" index="10" bw="2" slack="1"/>
<pin id="1083" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_16/4 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="sext_ln75_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="16" slack="0"/>
<pin id="1096" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/4 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="zext_ln75_6_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="10" slack="1"/>
<pin id="1100" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_6/5 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="zext_ln75_2_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="1"/>
<pin id="1103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_2/5 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="tmp_17_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="16" slack="0"/>
<pin id="1110" dir="0" index="1" bw="2" slack="0"/>
<pin id="1111" dir="0" index="2" bw="16" slack="0"/>
<pin id="1112" dir="0" index="3" bw="2" slack="0"/>
<pin id="1113" dir="0" index="4" bw="16" slack="0"/>
<pin id="1114" dir="0" index="5" bw="2" slack="0"/>
<pin id="1115" dir="0" index="6" bw="16" slack="0"/>
<pin id="1116" dir="0" index="7" bw="2" slack="0"/>
<pin id="1117" dir="0" index="8" bw="16" slack="0"/>
<pin id="1118" dir="0" index="9" bw="16" slack="0"/>
<pin id="1119" dir="0" index="10" bw="2" slack="2"/>
<pin id="1120" dir="1" index="11" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_18_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="16" slack="0"/>
<pin id="1133" dir="0" index="1" bw="2" slack="0"/>
<pin id="1134" dir="0" index="2" bw="16" slack="0"/>
<pin id="1135" dir="0" index="3" bw="2" slack="0"/>
<pin id="1136" dir="0" index="4" bw="16" slack="0"/>
<pin id="1137" dir="0" index="5" bw="2" slack="0"/>
<pin id="1138" dir="0" index="6" bw="16" slack="0"/>
<pin id="1139" dir="0" index="7" bw="2" slack="0"/>
<pin id="1140" dir="0" index="8" bw="16" slack="0"/>
<pin id="1141" dir="0" index="9" bw="16" slack="0"/>
<pin id="1142" dir="0" index="10" bw="2" slack="2"/>
<pin id="1143" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="sext_ln75_4_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="16" slack="0"/>
<pin id="1156" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_4/5 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="zext_ln75_5_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="10" slack="2"/>
<pin id="1160" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_5/6 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="sext_ln75_2_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="16" slack="1"/>
<pin id="1163" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_2/6 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="mul_ln75_1_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="16" slack="0"/>
<pin id="1166" dir="0" index="1" bw="10" slack="0"/>
<pin id="1167" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75_1/6 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="tmp_19_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="16" slack="0"/>
<pin id="1172" dir="0" index="1" bw="2" slack="0"/>
<pin id="1173" dir="0" index="2" bw="16" slack="0"/>
<pin id="1174" dir="0" index="3" bw="2" slack="0"/>
<pin id="1175" dir="0" index="4" bw="16" slack="0"/>
<pin id="1176" dir="0" index="5" bw="2" slack="0"/>
<pin id="1177" dir="0" index="6" bw="16" slack="0"/>
<pin id="1178" dir="0" index="7" bw="2" slack="0"/>
<pin id="1179" dir="0" index="8" bw="16" slack="0"/>
<pin id="1180" dir="0" index="9" bw="16" slack="0"/>
<pin id="1181" dir="0" index="10" bw="2" slack="3"/>
<pin id="1182" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="1193" class="1004" name="sext_ln75_6_fu_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="16" slack="0"/>
<pin id="1195" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_6/6 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="zext_ln75_7_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="8" slack="2"/>
<pin id="1199" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_7/6 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="sext_ln75_3_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="26" slack="0"/>
<pin id="1202" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75_3/7 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="tmp_24_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="0"/>
<pin id="1205" dir="0" index="1" bw="27" slack="0"/>
<pin id="1206" dir="0" index="2" bw="6" slack="0"/>
<pin id="1207" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/9 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="trunc_ln2_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="16" slack="0"/>
<pin id="1212" dir="0" index="1" bw="27" slack="0"/>
<pin id="1213" dir="0" index="2" bw="5" slack="0"/>
<pin id="1214" dir="0" index="3" bw="6" slack="0"/>
<pin id="1215" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/9 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="tmp_25_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="0"/>
<pin id="1221" dir="0" index="1" bw="27" slack="0"/>
<pin id="1222" dir="0" index="2" bw="5" slack="0"/>
<pin id="1223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/9 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="trunc_ln75_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="27" slack="0"/>
<pin id="1228" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/9 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="icmp_ln75_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="9" slack="0"/>
<pin id="1231" dir="0" index="1" bw="1" slack="0"/>
<pin id="1232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/9 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="tmp_26_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="0"/>
<pin id="1237" dir="0" index="1" bw="27" slack="0"/>
<pin id="1238" dir="0" index="2" bw="6" slack="0"/>
<pin id="1239" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/9 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="tmp_27_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="1" slack="0"/>
<pin id="1244" dir="0" index="1" bw="27" slack="0"/>
<pin id="1245" dir="0" index="2" bw="5" slack="0"/>
<pin id="1246" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/9 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="or_ln75_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="0"/>
<pin id="1251" dir="0" index="1" bw="1" slack="0"/>
<pin id="1252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75/9 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="and_ln75_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="0"/>
<pin id="1257" dir="0" index="1" bw="1" slack="0"/>
<pin id="1258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75/9 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="zext_ln75_3_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_3/9 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="add_ln75_6_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="16" slack="0"/>
<pin id="1267" dir="0" index="1" bw="1" slack="0"/>
<pin id="1268" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_6/9 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="tmp_28_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="0"/>
<pin id="1273" dir="0" index="1" bw="16" slack="0"/>
<pin id="1274" dir="0" index="2" bw="5" slack="0"/>
<pin id="1275" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="xor_ln75_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="0"/>
<pin id="1281" dir="0" index="1" bw="1" slack="0"/>
<pin id="1282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75/9 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="or_ln75_3_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="1" slack="0"/>
<pin id="1288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_3/9 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="xor_ln75_2_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="0"/>
<pin id="1293" dir="0" index="1" bw="1" slack="0"/>
<pin id="1294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_2/9 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="xor_ln75_1_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="0"/>
<pin id="1299" dir="0" index="1" bw="1" slack="0"/>
<pin id="1300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_1/9 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="xor_ln75_3_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="0"/>
<pin id="1305" dir="0" index="1" bw="1" slack="0"/>
<pin id="1306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_3/9 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="or_ln75_1_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="0"/>
<pin id="1311" dir="0" index="1" bw="1" slack="0"/>
<pin id="1312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_1/9 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="and_ln75_1_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="0"/>
<pin id="1317" dir="0" index="1" bw="1" slack="0"/>
<pin id="1318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75_1/9 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="or_ln75_4_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="0"/>
<pin id="1323" dir="0" index="1" bw="1" slack="0"/>
<pin id="1324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_4/9 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="xor_ln75_4_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="1" slack="0"/>
<pin id="1329" dir="0" index="1" bw="1" slack="0"/>
<pin id="1330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln75_4/9 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="and_ln75_2_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="1" slack="0"/>
<pin id="1335" dir="0" index="1" bw="1" slack="0"/>
<pin id="1336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75_2/9 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="select_ln75_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="0"/>
<pin id="1341" dir="0" index="1" bw="16" slack="0"/>
<pin id="1342" dir="0" index="2" bw="16" slack="0"/>
<pin id="1343" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/9 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="or_ln75_2_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="0"/>
<pin id="1349" dir="0" index="1" bw="1" slack="0"/>
<pin id="1350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_2/9 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="o_sum_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="0"/>
<pin id="1355" dir="0" index="1" bw="16" slack="0"/>
<pin id="1356" dir="0" index="2" bw="16" slack="0"/>
<pin id="1357" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_sum/9 "/>
</bind>
</comp>

<comp id="1361" class="1007" name="grp_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="16" slack="0"/>
<pin id="1363" dir="0" index="1" bw="8" slack="0"/>
<pin id="1364" dir="0" index="2" bw="26" slack="0"/>
<pin id="1365" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75/4 sext_ln75_1/6 add_ln75_3/6 "/>
</bind>
</comp>

<comp id="1370" class="1007" name="grp_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="16" slack="0"/>
<pin id="1372" dir="0" index="1" bw="10" slack="0"/>
<pin id="1373" dir="0" index="2" bw="26" slack="0"/>
<pin id="1374" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_2/5 sext_ln75_5/7 add_ln75_4/7 "/>
</bind>
</comp>

<comp id="1378" class="1007" name="grp_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="16" slack="0"/>
<pin id="1380" dir="0" index="1" bw="8" slack="0"/>
<pin id="1381" dir="0" index="2" bw="27" slack="0"/>
<pin id="1382" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln75_3/6 sext_ln75_7/8 add_ln75_5/8 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="tmp_2_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="1"/>
<pin id="1394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="t_1_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="16" slack="1"/>
<pin id="1399" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="t_1 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="and_ln12_1_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="1" slack="1"/>
<pin id="1404" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln12_1 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="icmp_ln12_2_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="1"/>
<pin id="1409" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln12_2 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="and_ln12_4_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="1" slack="1"/>
<pin id="1414" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln12_4 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="xor_ln12_5_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="1"/>
<pin id="1420" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln12_5 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="tmp_10_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="1"/>
<pin id="1425" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="trunc_ln25_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="3" slack="1"/>
<pin id="1430" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln25 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="and_ln19_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="1"/>
<pin id="1435" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln19 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="u_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="16" slack="1"/>
<pin id="1440" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="1444" class="1005" name="k_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="3" slack="1"/>
<pin id="1446" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1451" class="1005" name="trunc_ln19_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="2" slack="1"/>
<pin id="1453" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln19 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="LUT_B0_addr_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="8" slack="1"/>
<pin id="1461" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B0_addr "/>
</bind>
</comp>

<comp id="1464" class="1005" name="LUT_B1_addr_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="8" slack="1"/>
<pin id="1466" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B1_addr "/>
</bind>
</comp>

<comp id="1469" class="1005" name="LUT_B2_addr_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="8" slack="1"/>
<pin id="1471" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B2_addr "/>
</bind>
</comp>

<comp id="1474" class="1005" name="LUT_B3_addr_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="8" slack="1"/>
<pin id="1476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B3_addr "/>
</bind>
</comp>

<comp id="1479" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="1"/>
<pin id="1481" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr "/>
</bind>
</comp>

<comp id="1484" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="1" slack="1"/>
<pin id="1486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr "/>
</bind>
</comp>

<comp id="1489" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="1" slack="1"/>
<pin id="1491" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr "/>
</bind>
</comp>

<comp id="1494" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="1" slack="1"/>
<pin id="1496" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr "/>
</bind>
</comp>

<comp id="1499" class="1005" name="b1_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="10" slack="2"/>
<pin id="1501" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="b1 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="b2_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="10" slack="1"/>
<pin id="1506" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="b2 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="b3_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="8" slack="2"/>
<pin id="1511" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b3 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="zext_ln75_4_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="24" slack="1"/>
<pin id="1516" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln75_4 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_1_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="1" slack="1"/>
<pin id="1521" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_1 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_1_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="1" slack="1"/>
<pin id="1526" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_1 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_1_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="1" slack="1"/>
<pin id="1531" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_1 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_1_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="1" slack="1"/>
<pin id="1536" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_1 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_2_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="1" slack="1"/>
<pin id="1541" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_2 "/>
</bind>
</comp>

<comp id="1544" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_2_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="1" slack="1"/>
<pin id="1546" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_2 "/>
</bind>
</comp>

<comp id="1549" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_2_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="1" slack="1"/>
<pin id="1551" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_2 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_2_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="1" slack="1"/>
<pin id="1556" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_2 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="tmp_23_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="1" slack="1"/>
<pin id="1561" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="sext_ln75_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="24" slack="1"/>
<pin id="1566" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="zext_ln75_6_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="26" slack="1"/>
<pin id="1571" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln75_6 "/>
</bind>
</comp>

<comp id="1574" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_3_reg_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="1" slack="1"/>
<pin id="1576" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_3 "/>
</bind>
</comp>

<comp id="1579" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_3_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="1" slack="1"/>
<pin id="1581" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_3 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_3_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="1" slack="1"/>
<pin id="1586" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_3 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_3_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="1" slack="1"/>
<pin id="1591" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_3 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="tmp_17_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="16" slack="1"/>
<pin id="1596" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="sext_ln75_4_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="26" slack="1"/>
<pin id="1601" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_4 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="mul_ln75_1_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="26" slack="1"/>
<pin id="1606" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln75_1 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="sext_ln75_6_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="24" slack="1"/>
<pin id="1611" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_6 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="zext_ln75_7_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="24" slack="1"/>
<pin id="1616" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln75_7 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="sext_ln75_3_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="27" slack="1"/>
<pin id="1621" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_3 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="add_ln75_4_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="27" slack="1"/>
<pin id="1626" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="add_ln75_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="162"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="138" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="138" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="138" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="138" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="138" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="138" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="18" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="138" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="138" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="216" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="223" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="261"><net_src comp="230" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="237" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="14" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="138" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="16" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="138" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="18" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="138" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="138" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="138" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="138" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="18" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="138" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="138" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="268" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="329"><net_src comp="296" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="334"><net_src comp="275" pin="3"/><net_sink comp="250" pin=2"/></net>

<net id="335"><net_src comp="303" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="340"><net_src comp="282" pin="3"/><net_sink comp="256" pin=2"/></net>

<net id="341"><net_src comp="310" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="346"><net_src comp="289" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="347"><net_src comp="317" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="353"><net_src comp="14" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="138" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="16" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="138" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="18" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="138" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="20" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="138" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="348" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="377"><net_src comp="355" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="378"><net_src comp="362" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="379"><net_src comp="369" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="383"><net_src comp="158" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="24" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="26" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="28" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="30" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="384" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="32" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="398" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="410" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="34" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="414" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="36" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="434"><net_src comp="38" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="414" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="40" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="42" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="443"><net_src comp="34" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="414" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="44" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="414" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="46" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="414" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="42" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="469"><net_src comp="34" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="414" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="40" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="450" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="438" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="428" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="48" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="50" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="52" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="456" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="34" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="414" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="54" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="528"><net_src comp="56" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="414" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="58" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="36" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="536"><net_src comp="522" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="60" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="544"><net_src comp="62" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="414" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="54" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="36" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="552"><net_src comp="538" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="64" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="538" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="66" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="508" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="548" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="554" pin="2"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="514" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="52" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="532" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="508" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="548" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="560" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="52" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="494" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="588" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="420" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="52" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="594" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="494" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="580" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="52" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="632"><net_src comp="624" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="52" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="638"><net_src comp="628" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="643"><net_src comp="634" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="649"><net_src comp="68" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="650"><net_src comp="70" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="639" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="651" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="644" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="668"><net_src comp="48" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="656" pin="3"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="50" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="675"><net_src comp="656" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="72" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="683"><net_src comp="74" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="656" pin="3"/><net_sink comp="677" pin=1"/></net>

<net id="685"><net_src comp="40" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="686"><net_src comp="50" pin="0"/><net_sink comp="677" pin=3"/></net>

<net id="690"><net_src comp="656" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="28" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="677" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="76" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="691" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="697" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="677" pin="4"/><net_sink comp="703" pin=2"/></net>

<net id="716"><net_src comp="663" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="703" pin="3"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="677" pin="4"/><net_sink comp="711" pin=2"/></net>

<net id="722"><net_src comp="711" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="78" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="711" pin="3"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="80" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="736"><net_src comp="82" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="711" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="28" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="744"><net_src comp="723" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="70" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="731" pin="3"/><net_sink comp="739" pin=2"/></net>

<net id="750"><net_src comp="656" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="739" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="747" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="751" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="84" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="755" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="86" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="772"><net_src comp="755" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="778"><net_src comp="84" pin="0"/><net_sink comp="773" pin=0"/></net>

<net id="779"><net_src comp="755" pin="2"/><net_sink comp="773" pin=1"/></net>

<net id="780"><net_src comp="50" pin="0"/><net_sink comp="773" pin=2"/></net>

<net id="785"><net_src comp="761" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="52" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="773" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="781" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="761" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="773" pin="3"/><net_sink comp="793" pin=1"/></net>

<net id="804"><net_src comp="787" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="68" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="70" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="811"><net_src comp="663" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="52" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="671" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="807" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="663" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="671" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="819" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="52" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="793" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="825" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="843"><net_src comp="88" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="663" pin="3"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="813" pin="2"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="831" pin="2"/><net_sink comp="837" pin=3"/></net>

<net id="860"><net_src comp="90" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="861"><net_src comp="92" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="862"><net_src comp="94" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="863"><net_src comp="96" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="864"><net_src comp="98" pin="0"/><net_sink comp="847" pin=4"/></net>

<net id="865"><net_src comp="100" pin="0"/><net_sink comp="847" pin=5"/></net>

<net id="866"><net_src comp="799" pin="3"/><net_sink comp="847" pin=6"/></net>

<net id="867"><net_src comp="66" pin="0"/><net_sink comp="847" pin=7"/></net>

<net id="868"><net_src comp="769" pin="1"/><net_sink comp="847" pin=8"/></net>

<net id="869"><net_src comp="102" pin="0"/><net_sink comp="847" pin=9"/></net>

<net id="870"><net_src comp="837" pin="4"/><net_sink comp="847" pin=10"/></net>

<net id="876"><net_src comp="104" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="888"><net_src comp="106" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="889"><net_src comp="108" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="890"><net_src comp="66" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="891"><net_src comp="110" pin="0"/><net_sink comp="877" pin=3"/></net>

<net id="892"><net_src comp="92" pin="0"/><net_sink comp="877" pin=4"/></net>

<net id="893"><net_src comp="112" pin="0"/><net_sink comp="877" pin=5"/></net>

<net id="894"><net_src comp="114" pin="0"/><net_sink comp="877" pin=7"/></net>

<net id="895"><net_src comp="871" pin="3"/><net_sink comp="877" pin=8"/></net>

<net id="899"><net_src comp="877" pin="9"/><net_sink comp="896" pin=0"/></net>

<net id="905"><net_src comp="116" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="877" pin="9"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="118" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="911"><net_src comp="900" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="914"><net_src comp="908" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="915"><net_src comp="908" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="924"><net_src comp="120" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="122" pin="0"/><net_sink comp="919" pin=2"/></net>

<net id="929"><net_src comp="919" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="926" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="916" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="930" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="124" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="948"><net_src comp="126" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="949"><net_src comp="936" pin="2"/><net_sink comp="942" pin=1"/></net>

<net id="950"><net_src comp="128" pin="0"/><net_sink comp="942" pin=2"/></net>

<net id="951"><net_src comp="58" pin="0"/><net_sink comp="942" pin=3"/></net>

<net id="957"><net_src comp="130" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="936" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="132" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="963"><net_src comp="936" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="968"><net_src comp="960" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="134" pin="0"/><net_sink comp="964" pin=1"/></net>

<net id="974"><net_src comp="942" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="136" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="981"><net_src comp="964" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="970" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="942" pin="4"/><net_sink comp="976" pin=2"/></net>

<net id="989"><net_src comp="952" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="976" pin="3"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="942" pin="4"/><net_sink comp="984" pin=2"/></net>

<net id="996"><net_src comp="877" pin="9"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="2" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="984" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="4" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1007"><net_src comp="984" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="1010"><net_src comp="1004" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1011"><net_src comp="1004" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="1015"><net_src comp="171" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1020"><net_src comp="100" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="116" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1027"><net_src comp="1016" pin="2"/><net_sink comp="1021" pin=1"/></net>

<net id="1028"><net_src comp="118" pin="0"/><net_sink comp="1021" pin=2"/></net>

<net id="1032"><net_src comp="1021" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1035"><net_src comp="1029" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1036"><net_src comp="1029" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1041"><net_src comp="96" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="116" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1048"><net_src comp="1037" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1049"><net_src comp="118" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1053"><net_src comp="1042" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1056"><net_src comp="1050" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1057"><net_src comp="1050" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="1062"><net_src comp="140" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1068"><net_src comp="116" pin="0"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="1058" pin="2"/><net_sink comp="1063" pin=1"/></net>

<net id="1070"><net_src comp="118" pin="0"/><net_sink comp="1063" pin=2"/></net>

<net id="1084"><net_src comp="142" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1085"><net_src comp="112" pin="0"/><net_sink comp="1071" pin=1"/></net>

<net id="1086"><net_src comp="244" pin="3"/><net_sink comp="1071" pin=2"/></net>

<net id="1087"><net_src comp="110" pin="0"/><net_sink comp="1071" pin=3"/></net>

<net id="1088"><net_src comp="250" pin="3"/><net_sink comp="1071" pin=4"/></net>

<net id="1089"><net_src comp="108" pin="0"/><net_sink comp="1071" pin=5"/></net>

<net id="1090"><net_src comp="256" pin="3"/><net_sink comp="1071" pin=6"/></net>

<net id="1091"><net_src comp="60" pin="0"/><net_sink comp="1071" pin=7"/></net>

<net id="1092"><net_src comp="262" pin="3"/><net_sink comp="1071" pin=8"/></net>

<net id="1093"><net_src comp="102" pin="0"/><net_sink comp="1071" pin=9"/></net>

<net id="1097"><net_src comp="1071" pin="11"/><net_sink comp="1094" pin=0"/></net>

<net id="1104"><net_src comp="1101" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="1107"><net_src comp="1101" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1121"><net_src comp="142" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1122"><net_src comp="60" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1123"><net_src comp="244" pin="7"/><net_sink comp="1108" pin=2"/></net>

<net id="1124"><net_src comp="112" pin="0"/><net_sink comp="1108" pin=3"/></net>

<net id="1125"><net_src comp="250" pin="7"/><net_sink comp="1108" pin=4"/></net>

<net id="1126"><net_src comp="110" pin="0"/><net_sink comp="1108" pin=5"/></net>

<net id="1127"><net_src comp="256" pin="7"/><net_sink comp="1108" pin=6"/></net>

<net id="1128"><net_src comp="108" pin="0"/><net_sink comp="1108" pin=7"/></net>

<net id="1129"><net_src comp="262" pin="7"/><net_sink comp="1108" pin=8"/></net>

<net id="1130"><net_src comp="102" pin="0"/><net_sink comp="1108" pin=9"/></net>

<net id="1144"><net_src comp="142" pin="0"/><net_sink comp="1131" pin=0"/></net>

<net id="1145"><net_src comp="108" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1146"><net_src comp="244" pin="3"/><net_sink comp="1131" pin=2"/></net>

<net id="1147"><net_src comp="60" pin="0"/><net_sink comp="1131" pin=3"/></net>

<net id="1148"><net_src comp="250" pin="3"/><net_sink comp="1131" pin=4"/></net>

<net id="1149"><net_src comp="112" pin="0"/><net_sink comp="1131" pin=5"/></net>

<net id="1150"><net_src comp="256" pin="3"/><net_sink comp="1131" pin=6"/></net>

<net id="1151"><net_src comp="110" pin="0"/><net_sink comp="1131" pin=7"/></net>

<net id="1152"><net_src comp="262" pin="3"/><net_sink comp="1131" pin=8"/></net>

<net id="1153"><net_src comp="102" pin="0"/><net_sink comp="1131" pin=9"/></net>

<net id="1157"><net_src comp="1131" pin="11"/><net_sink comp="1154" pin=0"/></net>

<net id="1168"><net_src comp="1161" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="1158" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1183"><net_src comp="142" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1184"><net_src comp="110" pin="0"/><net_sink comp="1170" pin=1"/></net>

<net id="1185"><net_src comp="244" pin="3"/><net_sink comp="1170" pin=2"/></net>

<net id="1186"><net_src comp="108" pin="0"/><net_sink comp="1170" pin=3"/></net>

<net id="1187"><net_src comp="250" pin="3"/><net_sink comp="1170" pin=4"/></net>

<net id="1188"><net_src comp="60" pin="0"/><net_sink comp="1170" pin=5"/></net>

<net id="1189"><net_src comp="256" pin="3"/><net_sink comp="1170" pin=6"/></net>

<net id="1190"><net_src comp="112" pin="0"/><net_sink comp="1170" pin=7"/></net>

<net id="1191"><net_src comp="262" pin="3"/><net_sink comp="1170" pin=8"/></net>

<net id="1192"><net_src comp="102" pin="0"/><net_sink comp="1170" pin=9"/></net>

<net id="1196"><net_src comp="1170" pin="11"/><net_sink comp="1193" pin=0"/></net>

<net id="1208"><net_src comp="154" pin="0"/><net_sink comp="1203" pin=0"/></net>

<net id="1209"><net_src comp="54" pin="0"/><net_sink comp="1203" pin=2"/></net>

<net id="1216"><net_src comp="156" pin="0"/><net_sink comp="1210" pin=0"/></net>

<net id="1217"><net_src comp="40" pin="0"/><net_sink comp="1210" pin=2"/></net>

<net id="1218"><net_src comp="42" pin="0"/><net_sink comp="1210" pin=3"/></net>

<net id="1224"><net_src comp="154" pin="0"/><net_sink comp="1219" pin=0"/></net>

<net id="1225"><net_src comp="44" pin="0"/><net_sink comp="1219" pin=2"/></net>

<net id="1233"><net_src comp="1226" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1234"><net_src comp="46" pin="0"/><net_sink comp="1229" pin=1"/></net>

<net id="1240"><net_src comp="154" pin="0"/><net_sink comp="1235" pin=0"/></net>

<net id="1241"><net_src comp="42" pin="0"/><net_sink comp="1235" pin=2"/></net>

<net id="1247"><net_src comp="154" pin="0"/><net_sink comp="1242" pin=0"/></net>

<net id="1248"><net_src comp="40" pin="0"/><net_sink comp="1242" pin=2"/></net>

<net id="1253"><net_src comp="1242" pin="3"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="1229" pin="2"/><net_sink comp="1249" pin=1"/></net>

<net id="1259"><net_src comp="1249" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1260"><net_src comp="1219" pin="3"/><net_sink comp="1255" pin=1"/></net>

<net id="1264"><net_src comp="1255" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1269"><net_src comp="1210" pin="4"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="1261" pin="1"/><net_sink comp="1265" pin=1"/></net>

<net id="1276"><net_src comp="48" pin="0"/><net_sink comp="1271" pin=0"/></net>

<net id="1277"><net_src comp="1265" pin="2"/><net_sink comp="1271" pin=1"/></net>

<net id="1278"><net_src comp="50" pin="0"/><net_sink comp="1271" pin=2"/></net>

<net id="1283"><net_src comp="1235" pin="3"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="52" pin="0"/><net_sink comp="1279" pin=1"/></net>

<net id="1289"><net_src comp="1271" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="1279" pin="2"/><net_sink comp="1285" pin=1"/></net>

<net id="1295"><net_src comp="1203" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="1285" pin="2"/><net_sink comp="1291" pin=1"/></net>

<net id="1301"><net_src comp="1203" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="52" pin="0"/><net_sink comp="1297" pin=1"/></net>

<net id="1307"><net_src comp="1291" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1308"><net_src comp="52" pin="0"/><net_sink comp="1303" pin=1"/></net>

<net id="1313"><net_src comp="1271" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1314"><net_src comp="1303" pin="2"/><net_sink comp="1309" pin=1"/></net>

<net id="1319"><net_src comp="1309" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1320"><net_src comp="1297" pin="2"/><net_sink comp="1315" pin=1"/></net>

<net id="1325"><net_src comp="1235" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1326"><net_src comp="1271" pin="3"/><net_sink comp="1321" pin=1"/></net>

<net id="1331"><net_src comp="1321" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1332"><net_src comp="52" pin="0"/><net_sink comp="1327" pin=1"/></net>

<net id="1337"><net_src comp="1203" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1338"><net_src comp="1327" pin="2"/><net_sink comp="1333" pin=1"/></net>

<net id="1344"><net_src comp="1315" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1345"><net_src comp="68" pin="0"/><net_sink comp="1339" pin=1"/></net>

<net id="1346"><net_src comp="70" pin="0"/><net_sink comp="1339" pin=2"/></net>

<net id="1351"><net_src comp="1315" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1352"><net_src comp="1333" pin="2"/><net_sink comp="1347" pin=1"/></net>

<net id="1358"><net_src comp="1347" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1359"><net_src comp="1339" pin="3"/><net_sink comp="1353" pin=1"/></net>

<net id="1360"><net_src comp="1265" pin="2"/><net_sink comp="1353" pin=2"/></net>

<net id="1366"><net_src comp="1094" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1367"><net_src comp="1012" pin="1"/><net_sink comp="1361" pin=1"/></net>

<net id="1368"><net_src comp="1164" pin="2"/><net_sink comp="1361" pin=2"/></net>

<net id="1369"><net_src comp="1361" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1375"><net_src comp="1154" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1376"><net_src comp="1098" pin="1"/><net_sink comp="1370" pin=1"/></net>

<net id="1377"><net_src comp="1200" pin="1"/><net_sink comp="1370" pin=2"/></net>

<net id="1383"><net_src comp="1193" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1384"><net_src comp="1197" pin="1"/><net_sink comp="1378" pin=1"/></net>

<net id="1385"><net_src comp="1370" pin="3"/><net_sink comp="1378" pin=2"/></net>

<net id="1386"><net_src comp="1378" pin="3"/><net_sink comp="1203" pin=1"/></net>

<net id="1387"><net_src comp="1378" pin="3"/><net_sink comp="1210" pin=1"/></net>

<net id="1388"><net_src comp="1378" pin="3"/><net_sink comp="1219" pin=1"/></net>

<net id="1389"><net_src comp="1378" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1390"><net_src comp="1378" pin="3"/><net_sink comp="1235" pin=1"/></net>

<net id="1391"><net_src comp="1378" pin="3"/><net_sink comp="1242" pin=1"/></net>

<net id="1395"><net_src comp="420" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1400"><net_src comp="488" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="1405"><net_src comp="508" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="1410"><net_src comp="548" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="1415"><net_src comp="606" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1417"><net_src comp="1412" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="1421"><net_src comp="618" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="1426"><net_src comp="663" pin="3"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1431"><net_src comp="719" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="877" pin=6"/></net>

<net id="1436"><net_src comp="813" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="871" pin=2"/></net>

<net id="1441"><net_src comp="847" pin="11"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1443"><net_src comp="1438" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1447"><net_src comp="877" pin="9"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1449"><net_src comp="1444" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1450"><net_src comp="1444" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1454"><net_src comp="896" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="1071" pin=10"/></net>

<net id="1456"><net_src comp="1451" pin="1"/><net_sink comp="1108" pin=10"/></net>

<net id="1457"><net_src comp="1451" pin="1"/><net_sink comp="1131" pin=10"/></net>

<net id="1458"><net_src comp="1451" pin="1"/><net_sink comp="1170" pin=10"/></net>

<net id="1462"><net_src comp="164" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1467"><net_src comp="177" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1472"><net_src comp="190" pin="3"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1477"><net_src comp="203" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="1482"><net_src comp="216" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1487"><net_src comp="223" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1492"><net_src comp="230" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1497"><net_src comp="237" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1502"><net_src comp="184" pin="3"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1507"><net_src comp="197" pin="3"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1512"><net_src comp="210" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1517"><net_src comp="1012" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1361" pin=1"/></net>

<net id="1522"><net_src comp="268" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="1527"><net_src comp="275" pin="3"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1532"><net_src comp="282" pin="3"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1537"><net_src comp="289" pin="3"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1542"><net_src comp="296" pin="3"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1547"><net_src comp="303" pin="3"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1552"><net_src comp="310" pin="3"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1557"><net_src comp="317" pin="3"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1562"><net_src comp="1063" pin="3"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1567"><net_src comp="1094" pin="1"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1572"><net_src comp="1098" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="1370" pin=1"/></net>

<net id="1577"><net_src comp="348" pin="3"/><net_sink comp="1574" pin=0"/></net>

<net id="1578"><net_src comp="1574" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="1582"><net_src comp="355" pin="3"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="1587"><net_src comp="362" pin="3"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1592"><net_src comp="369" pin="3"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1597"><net_src comp="1108" pin="11"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1602"><net_src comp="1154" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1607"><net_src comp="1164" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1612"><net_src comp="1193" pin="1"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1617"><net_src comp="1197" pin="1"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="1378" pin=1"/></net>

<net id="1622"><net_src comp="1200" pin="1"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1627"><net_src comp="1370" pin="3"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="1378" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_k_54 | {3 }
	Port: eclair_ap_fixed_const_ap_fixed_ap_fixed_const_ap_uint_2_C_u_index_53 | {3 }
 - Input state : 
	Port: forward_layer<1, 1> : x_val | {1 }
	Port: forward_layer<1, 1> : LUT_B0 | {3 4 }
	Port: forward_layer<1, 1> : LUT_B1 | {3 4 }
	Port: forward_layer<1, 1> : LUT_B2 | {3 4 }
	Port: forward_layer<1, 1> : LUT_B3 | {3 4 }
	Port: forward_layer<1, 1> : eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3 | {3 4 5 6 }
	Port: forward_layer<1, 1> : eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2 | {3 4 5 6 }
	Port: forward_layer<1, 1> : eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1 | {3 4 5 6 }
	Port: forward_layer<1, 1> : eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P | {3 4 5 6 }
  - Chain level:
	State 1
		add_ln12 : 1
		tmp : 2
		sext_ln12_1 : 3
		tmp_1 : 2
		sext_ln12_2 : 3
		add_ln12_1 : 4
		tmp_2 : 5
		t : 5
		tmp_3 : 5
		trunc_ln12 : 5
		icmp_ln12 : 6
		tmp_4 : 5
		tmp_5 : 5
		or_ln12 : 7
		and_ln12 : 7
		zext_ln12 : 7
		t_1 : 8
		tmp_6 : 9
		xor_ln12 : 10
		and_ln12_1 : 10
		tmp_9 : 5
		tmp_7 : 5
		icmp_ln12_1 : 6
		tmp_8 : 5
		icmp_ln12_2 : 6
		icmp_ln12_3 : 6
		select_ln12 : 10
		xor_ln12_1 : 6
		and_ln12_2 : 7
		select_ln12_1 : 10
		xor_ln12_3 : 11
		or_ln12_1 : 11
		xor_ln12_4 : 6
		and_ln12_4 : 11
		and_ln12_5 : 11
		xor_ln12_5 : 11
	State 2
		tmp_10 : 1
		icmp_ln19 : 1
		tmp_s : 1
		trunc_ln24 : 1
		icmp_ln24 : 2
		add_ln24 : 2
		select_ln24 : 3
		ref_tmp_i_i_i_0 : 4
		trunc_ln25 : 5
		tmp_11 : 5
		shl_ln : 5
		select_ln25 : 6
		zext_ln25 : 1
		zext_ln25_1 : 7
		sub_ln25 : 8
		tmp_12 : 9
		trunc_ln25_1 : 9
		tmp_13 : 9
		xor_ln25 : 10
		and_ln25 : 10
		xor_ln25_1 : 10
		select_ln25_1 : 10
		xor_ln15 : 2
		and_ln19 : 2
		or_ln19 : 2
		xor_ln19 : 2
		and_ln25_1 : 10
		sel_tmp : 10
		u : 11
	State 3
		k : 1
		trunc_ln19 : 2
		tmp_14 : 2
		zext_ln46 : 3
		sext_ln48_1 : 1
		sub_ln48 : 2
		add_ln48 : 3
		tmp_14_cast1 : 4
		tmp_20 : 4
		trunc_ln48 : 4
		icmp_ln48 : 5
		add_ln48_1 : 5
		select_ln48 : 6
		ui : 7
		store_ln65 : 2
		store_ln66 : 8
		zext_ln69 : 8
		LUT_B0_addr : 9
		b0 : 10
		LUT_B1_addr : 9
		b1 : 10
		LUT_B2_addr : 9
		b2 : 10
		LUT_B3_addr : 9
		b3 : 10
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load : 5
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load : 5
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load : 5
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load : 5
	State 4
		zext_ln75_4 : 1
		tmp_21 : 1
		zext_ln75 : 2
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_1 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_1 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_1 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_1 : 3
		tmp_22 : 1
		zext_ln75_1 : 2
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_2 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_2 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_2 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_2 : 3
		tmp_23 : 1
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_1 : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_2 : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_1 : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_2 : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_1 : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_2 : 4
		tmp_16 : 1
		sext_ln75 : 2
		mul_ln75 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_1 : 4
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_2 : 4
	State 5
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_3 : 1
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_3 : 1
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_3 : 1
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_3 : 1
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_load_3 : 2
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_load_3 : 2
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_load_3 : 2
		tmp_17 : 1
		tmp_18 : 1
		sext_ln75_4 : 2
		mul_ln75_2 : 3
		eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_load_3 : 2
	State 6
		sext_ln75_1 : 1
		mul_ln75_1 : 1
		add_ln75_3 : 2
		tmp_19 : 1
		sext_ln75_6 : 2
		mul_ln75_3 : 3
	State 7
		sext_ln75_3 : 1
		sext_ln75_5 : 1
		add_ln75_4 : 2
	State 8
		sext_ln75_7 : 1
		add_ln75_5 : 2
	State 9
		tmp_24 : 1
		trunc_ln2 : 1
		tmp_25 : 1
		trunc_ln75 : 1
		icmp_ln75 : 2
		tmp_26 : 1
		tmp_27 : 1
		or_ln75 : 3
		and_ln75 : 3
		zext_ln75_3 : 3
		add_ln75_6 : 4
		tmp_28 : 5
		xor_ln75 : 2
		or_ln75_3 : 6
		xor_ln75_2 : 6
		xor_ln75_1 : 2
		xor_ln75_3 : 6
		or_ln75_1 : 6
		and_ln75_1 : 6
		or_ln75_4 : 6
		xor_ln75_4 : 6
		and_ln75_2 : 6
		select_ln75 : 6
		or_ln75_2 : 6
		o_sum : 6
		ret_ln87 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln12_fu_384    |    0    |    0    |    23   |
|          |    add_ln12_1_fu_414   |    0    |    0    |    34   |
|          |       t_1_fu_488       |    0    |    0    |    23   |
|          |     add_ln24_fu_697    |    0    |    0    |    13   |
|    add   |     add_ln48_fu_936    |    0    |    0    |    32   |
|          |    add_ln48_1_fu_970   |    0    |    0    |    15   |
|          |    add_ln75_fu_1016    |    0    |    0    |    10   |
|          |   add_ln75_1_fu_1037   |    0    |    0    |    10   |
|          |   add_ln75_2_fu_1058   |    0    |    0    |    10   |
|          |   add_ln75_6_fu_1265   |    0    |    0    |    23   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln12_fu_450    |    0    |    0    |    16   |
|          |   icmp_ln12_1_fu_532   |    0    |    0    |    9    |
|          |   icmp_ln12_2_fu_548   |    0    |    0    |    10   |
|   icmp   |   icmp_ln12_3_fu_554   |    0    |    0    |    10   |
|          |    icmp_ln19_fu_671    |    0    |    0    |    23   |
|          |    icmp_ln24_fu_691    |    0    |    0    |    17   |
|          |    icmp_ln48_fu_964    |    0    |    0    |    27   |
|          |    icmp_ln75_fu_1229   |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln12_fu_560   |    0    |    0    |    2    |
|          |  select_ln12_1_fu_580  |    0    |    0    |    2    |
|          |  select_ln12_2_fu_644  |    0    |    0    |    16   |
|          |       t_2_fu_656       |    0    |    0    |    16   |
|          |   select_ln24_fu_703   |    0    |    0    |    6    |
|  select  | ref_tmp_i_i_i_0_fu_711 |    0    |    0    |    6    |
|          |   select_ln25_fu_739   |    0    |    0    |    16   |
|          |  select_ln25_1_fu_799  |    0    |    0    |    16   |
|          |   select_ln48_fu_976   |    0    |    0    |    8    |
|          |        ui_fu_984       |    0    |    0    |    8    |
|          |   select_ln75_fu_1339  |    0    |    0    |    16   |
|          |      o_sum_fu_1353     |    0    |    0    |    16   |
|----------|------------------------|---------|---------|---------|
|          |        u_fu_847        |    0    |    0    |    14   |
|          |        k_fu_877        |    0    |    0    |    9    |
| sparsemux|     tmp_16_fu_1071     |    0    |    0    |    20   |
|          |     tmp_17_fu_1108     |    0    |    0    |    20   |
|          |     tmp_18_fu_1131     |    0    |    0    |    20   |
|          |     tmp_19_fu_1170     |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln25_fu_755    |    0    |    0    |    23   |
|          |     sub_ln48_fu_930    |    0    |    0    |    31   |
|----------|------------------------|---------|---------|---------|
|          |     xor_ln12_fu_502    |    0    |    0    |    2    |
|          |    xor_ln12_1_fu_568   |    0    |    0    |    2    |
|          |    xor_ln12_3_fu_588   |    0    |    0    |    2    |
|          |    xor_ln12_4_fu_600   |    0    |    0    |    2    |
|          |    xor_ln12_5_fu_618   |    0    |    0    |    2    |
|          |    xor_ln12_2_fu_628   |    0    |    0    |    2    |
|          |     xor_ln25_fu_781    |    0    |    0    |    2    |
|    xor   |    xor_ln25_1_fu_793   |    0    |    0    |    2    |
|          |     xor_ln15_fu_807    |    0    |    0    |    2    |
|          |     xor_ln19_fu_825    |    0    |    0    |    2    |
|          |    xor_ln75_fu_1279    |    0    |    0    |    2    |
|          |   xor_ln75_2_fu_1291   |    0    |    0    |    2    |
|          |   xor_ln75_1_fu_1297   |    0    |    0    |    2    |
|          |   xor_ln75_3_fu_1303   |    0    |    0    |    2    |
|          |   xor_ln75_4_fu_1327   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     and_ln12_fu_478    |    0    |    0    |    2    |
|          |    and_ln12_1_fu_508   |    0    |    0    |    2    |
|          |    and_ln12_2_fu_574   |    0    |    0    |    2    |
|          |    and_ln12_4_fu_606   |    0    |    0    |    2    |
|          |    and_ln12_5_fu_612   |    0    |    0    |    2    |
|          |    and_ln12_3_fu_624   |    0    |    0    |    2    |
|    and   |      empty_fu_634      |    0    |    0    |    2    |
|          |    and_ln12_6_fu_639   |    0    |    0    |    2    |
|          |     and_ln25_fu_787    |    0    |    0    |    2    |
|          |     and_ln19_fu_813    |    0    |    0    |    2    |
|          |    and_ln25_1_fu_831   |    0    |    0    |    2    |
|          |    and_ln75_fu_1255    |    0    |    0    |    2    |
|          |   and_ln75_1_fu_1315   |    0    |    0    |    2    |
|          |   and_ln75_2_fu_1333   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln12_fu_472     |    0    |    0    |    2    |
|          |    or_ln12_1_fu_594    |    0    |    0    |    2    |
|          |    or_ln12_2_fu_651    |    0    |    0    |    2    |
|          |     or_ln19_fu_819     |    0    |    0    |    2    |
|    or    |     or_ln75_fu_1249    |    0    |    0    |    2    |
|          |    or_ln75_3_fu_1285   |    0    |    0    |    2    |
|          |    or_ln75_1_fu_1309   |    0    |    0    |    2    |
|          |    or_ln75_4_fu_1321   |    0    |    0    |    2    |
|          |    or_ln75_2_fu_1347   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    mul   |   mul_ln75_1_fu_1164   |    1    |    0    |    5    |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_1361      |    1    |    0    |    0    |
|  muladd  |       grp_fu_1370      |    1    |    0    |    0    |
|          |       grp_fu_1378      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   | x_val_read_read_fu_158 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln12_fu_380    |    0    |    0    |    0    |
|          |   sext_ln12_1_fu_398   |    0    |    0    |    0    |
|          |   sext_ln12_2_fu_410   |    0    |    0    |    0    |
|          |    sext_ln48_fu_916    |    0    |    0    |    0    |
|   sext   |   sext_ln48_1_fu_926   |    0    |    0    |    0    |
|          |    sext_ln75_fu_1094   |    0    |    0    |    0    |
|          |   sext_ln75_4_fu_1154  |    0    |    0    |    0    |
|          |   sext_ln75_2_fu_1161  |    0    |    0    |    0    |
|          |   sext_ln75_6_fu_1193  |    0    |    0    |    0    |
|          |   sext_ln75_3_fu_1200  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_390       |    0    |    0    |    0    |
|          |      tmp_1_fu_402      |    0    |    0    |    0    |
|bitconcatenate|      shl_ln_fu_731     |    0    |    0    |    0    |
|          |     sel_tmp_fu_837     |    0    |    0    |    0    |
|          |     sel_tmp2_fu_871    |    0    |    0    |    0    |
|          |      tmp_15_fu_919     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_2_fu_420      |    0    |    0    |    0    |
|          |      tmp_3_fu_438      |    0    |    0    |    0    |
|          |      tmp_4_fu_456      |    0    |    0    |    0    |
|          |      tmp_5_fu_464      |    0    |    0    |    0    |
|          |      tmp_6_fu_494      |    0    |    0    |    0    |
|          |      tmp_9_fu_514      |    0    |    0    |    0    |
|          |      tmp_10_fu_663     |    0    |    0    |    0    |
|          |      tmp_11_fu_723     |    0    |    0    |    0    |
|          |      tmp_12_fu_761     |    0    |    0    |    0    |
| bitselect|      tmp_13_fu_773     |    0    |    0    |    0    |
|          |      tmp_14_fu_900     |    0    |    0    |    0    |
|          |      tmp_20_fu_952     |    0    |    0    |    0    |
|          |     tmp_21_fu_1021     |    0    |    0    |    0    |
|          |     tmp_22_fu_1042     |    0    |    0    |    0    |
|          |     tmp_23_fu_1063     |    0    |    0    |    0    |
|          |     tmp_24_fu_1203     |    0    |    0    |    0    |
|          |     tmp_25_fu_1219     |    0    |    0    |    0    |
|          |     tmp_26_fu_1235     |    0    |    0    |    0    |
|          |     tmp_27_fu_1242     |    0    |    0    |    0    |
|          |     tmp_28_fu_1271     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |        t_fu_428        |    0    |    0    |    0    |
|          |      tmp_7_fu_522      |    0    |    0    |    0    |
|partselect|      tmp_8_fu_538      |    0    |    0    |    0    |
|          |      tmp_s_fu_677      |    0    |    0    |    0    |
|          |   tmp_14_cast1_fu_942  |    0    |    0    |    0    |
|          |    trunc_ln2_fu_1210   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln12_fu_446   |    0    |    0    |    0    |
|          |    trunc_ln24_fu_687   |    0    |    0    |    0    |
|          |    trunc_ln25_fu_719   |    0    |    0    |    0    |
|   trunc  |   trunc_ln25_1_fu_769  |    0    |    0    |    0    |
|          |    trunc_ln19_fu_896   |    0    |    0    |    0    |
|          |    trunc_ln48_fu_960   |    0    |    0    |    0    |
|          |   trunc_ln75_fu_1226   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln12_fu_484    |    0    |    0    |    0    |
|          |    zext_ln25_fu_747    |    0    |    0    |    0    |
|          |   zext_ln25_1_fu_751   |    0    |    0    |    0    |
|          |    zext_ln46_fu_908    |    0    |    0    |    0    |
|          |    zext_ln69_fu_1004   |    0    |    0    |    0    |
|          |   zext_ln75_4_fu_1012  |    0    |    0    |    0    |
|   zext   |    zext_ln75_fu_1029   |    0    |    0    |    0    |
|          |   zext_ln75_1_fu_1050  |    0    |    0    |    0    |
|          |   zext_ln75_6_fu_1098  |    0    |    0    |    0    |
|          |   zext_ln75_2_fu_1101  |    0    |    0    |    0    |
|          |   zext_ln75_5_fu_1158  |    0    |    0    |    0    |
|          |   zext_ln75_7_fu_1197  |    0    |    0    |    0    |
|          |   zext_ln75_3_fu_1261  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    4    |    0    |   687   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------------------------------+--------+
|                                                                                      |   FF   |
+--------------------------------------------------------------------------------------+--------+
|                                 LUT_B0_addr_reg_1459                                 |    8   |
|                                 LUT_B1_addr_reg_1464                                 |    8   |
|                                 LUT_B2_addr_reg_1469                                 |    8   |
|                                 LUT_B3_addr_reg_1474                                 |    8   |
|                                  add_ln75_4_reg_1624                                 |   27   |
|                                  and_ln12_1_reg_1402                                 |    1   |
|                                  and_ln12_4_reg_1412                                 |    1   |
|                                   and_ln19_reg_1433                                  |    1   |
|                                      b1_reg_1499                                     |   10   |
|                                      b2_reg_1504                                     |   10   |
|                                      b3_reg_1509                                     |    8   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_1_reg_1529|    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_2_reg_1549|    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_3_reg_1584|    1   |
| eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_1_addr_reg_1489 |    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_1_reg_1524|    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_2_reg_1544|    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_3_reg_1579|    1   |
| eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_2_addr_reg_1484 |    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_1_reg_1519|    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_2_reg_1539|    1   |
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_3_reg_1574|    1   |
| eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_3_addr_reg_1479 |    1   |
| eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_1_reg_1534 |    1   |
| eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_2_reg_1554 |    1   |
| eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_3_reg_1589 |    1   |
|  eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_ap_uint_2_P_addr_reg_1494  |    1   |
|                                 icmp_ln12_2_reg_1407                                 |    1   |
|                                      k_reg_1444                                      |    3   |
|                                  mul_ln75_1_reg_1604                                 |   26   |
|                                 sext_ln75_3_reg_1619                                 |   27   |
|                                 sext_ln75_4_reg_1599                                 |   26   |
|                                 sext_ln75_6_reg_1609                                 |   24   |
|                                  sext_ln75_reg_1564                                  |   24   |
|                                     t_1_reg_1397                                     |   16   |
|                                    tmp_10_reg_1423                                   |    1   |
|                                    tmp_17_reg_1594                                   |   16   |
|                                    tmp_23_reg_1559                                   |    1   |
|                                    tmp_2_reg_1392                                    |    1   |
|                                  trunc_ln19_reg_1451                                 |    2   |
|                                  trunc_ln25_reg_1428                                 |    3   |
|                                      u_reg_1438                                      |   16   |
|                                  xor_ln12_5_reg_1418                                 |    1   |
|                                 zext_ln75_4_reg_1514                                 |   24   |
|                                 zext_ln75_6_reg_1569                                 |   26   |
|                                 zext_ln75_7_reg_1614                                 |   24   |
+--------------------------------------------------------------------------------------+--------+
|                                         Total                                        |   368  |
+--------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_171 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_184 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_197 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_210 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_244 |  p0  |   6  |   1  |    6   ||    0    ||    31   |
| grp_access_fu_244 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_250 |  p0  |   6  |   1  |    6   ||    0    ||    31   |
| grp_access_fu_250 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_256 |  p0  |   6  |   1  |    6   ||    0    ||    31   |
| grp_access_fu_256 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_262 |  p0  |   6  |   1  |    6   ||    0    ||    31   |
| grp_access_fu_262 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|    grp_fu_1361    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_1361    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|    grp_fu_1370    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_1370    |  p1  |   2  |  10  |   20   ||    0    ||    9    |
|    grp_fu_1378    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|    grp_fu_1378    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   284  || 7.59029 ||    0    ||   265   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   687  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    0   |   265  |
|  Register |    -   |    -   |   368  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    7   |   368  |   952  |
+-----------+--------+--------+--------+--------+
