{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450347410264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450347410268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 11:16:50 2015 " "Processing started: Thu Dec 17 11:16:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450347410268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450347410268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off servo2_chenillard_adc -c servo2_chenillard_adc " "Command: quartus_map --read_settings_files=on --write_settings_files=off servo2_chenillard_adc -c servo2_chenillard_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450347410268 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450347410722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chenillard_pwm_adc-chenillard_pwm_adc_arch " "Found design unit 1: chenillard_pwm_adc-chenillard_pwm_adc_arch" {  } { { "../chenillard_pwm_adc/chenillard_pwm_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420346 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 chenillard_pwm_adc_cfg " "Found design unit 2: chenillard_pwm_adc_cfg" {  } { { "../chenillard_pwm_adc/chenillard_pwm_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420346 ""} { "Info" "ISGN_ENTITY_NAME" "1 chenillard_pwm_adc " "Found entity 1: chenillard_pwm_adc" {  } { { "../chenillard_pwm_adc/chenillard_pwm_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450347420346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/chenillard_pwm/chenillard_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/chenillard_pwm/chenillard_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chenillard_pwm-chenillard_arch " "Found design unit 1: chenillard_pwm-chenillard_arch" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420348 ""} { "Info" "ISGN_ENTITY_NAME" "1 chenillard_pwm " "Found entity 1: chenillard_pwm" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450347420348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/adc/adc.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/adc/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-logic " "Found design unit 1: adc-logic" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420351 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adc_quad_segment_cfg " "Found design unit 2: adc_quad_segment_cfg" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 224 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420351 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450347420351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/segment7/segment7.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/segment7/segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7-digit_single " "Found design unit 1: segment7-digit_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420353 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 segment7-add_counter_single " "Found design unit 2: segment7-add_counter_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420353 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 segment7-sub_counter_single " "Found design unit 3: segment7-sub_counter_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 233 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420353 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450347420353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/quad_segment7/quad_segment7.vhd 6 1 " "Found 6 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/quad_segment7/quad_segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quad_segment7-digit_quad " "Found design unit 1: quad_segment7-digit_quad" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420356 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 quad_segment7-counter_quad " "Found design unit 2: quad_segment7-counter_quad" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420356 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 digit_quad_cfg " "Found design unit 3: digit_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420356 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add_counter_quad_cfg " "Found design unit 4: add_counter_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420356 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sub_counter_quad_cfg " "Found design unit 5: sub_counter_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420356 ""} { "Info" "ISGN_ENTITY_NAME" "1 quad_segment7 " "Found entity 1: quad_segment7" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450347420356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/servo/servo.vhd 9 1 " "Found 9 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/servo/servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-servo_parallel_input_quad_segment " "Found design unit 1: servo-servo_parallel_input_quad_segment" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420359 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 servo-servo_incremental_input_quad_segment " "Found design unit 2: servo-servo_incremental_input_quad_segment" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420359 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 servo-servo_parallel_input_double_segment " "Found design unit 3: servo-servo_parallel_input_double_segment" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420359 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 servo-servo_incremental_input_double_segment " "Found design unit 4: servo-servo_incremental_input_double_segment" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 164 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420359 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 servo_parallel_input_quad_segment_cfg " "Found design unit 5: servo_parallel_input_quad_segment_cfg" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 236 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420359 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 servo_incremental_input_quad_segment_cfg " "Found design unit 6: servo_incremental_input_quad_segment_cfg" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420359 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 servo_parallel_input_double_segment_cfg " "Found design unit 7: servo_parallel_input_double_segment_cfg" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 252 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420359 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 servo_incremental_input_double_segment_cfg " "Found design unit 8: servo_incremental_input_double_segment_cfg" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 260 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420359 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450347420359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/servo2/servo2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/servo2/servo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo2-servo_double_hybrid_input " "Found design unit 1: servo2-servo_double_hybrid_input" {  } { { "../Servo2/servo2.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/servo2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 servo_double_hybrid_input_cfg " "Found design unit 2: servo_double_hybrid_input_cfg" {  } { { "../Servo2/servo2.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/servo2.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420361 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo2 " "Found entity 1: servo2" {  } { { "../Servo2/servo2.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/servo2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450347420361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/servo2/double_segment7.vhd 6 1 " "Found 6 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/servo2/double_segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_segment7-digit_double " "Found design unit 1: double_segment7-digit_double" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420363 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 double_segment7-counter_double " "Found design unit 2: double_segment7-counter_double" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420363 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 digit_double_cfg " "Found design unit 3: digit_double_cfg" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420363 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add_counter_double_cfg " "Found design unit 4: add_counter_double_cfg" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420363 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sub_counter_double_cfg " "Found design unit 5: sub_counter_double_cfg" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420363 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_segment7 " "Found entity 1: double_segment7" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450347420363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/single_pwm/single_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/single_pwm/single_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_pwm-pwm_arch " "Found design unit 1: single_pwm-pwm_arch" {  } { { "../single_pwm/single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420365 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_pwm " "Found entity 1: single_pwm" {  } { { "../single_pwm/single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450347420365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo2_chenillard_adc.vhd 3 1 " "Found 3 design units, including 1 entities, in source file servo2_chenillard_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo2_chenillard_adc-servo2_chenillard_adc_arch " "Found design unit 1: servo2_chenillard_adc-servo2_chenillard_adc_arch" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420368 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 servo2_chenillard_adc_cfg " "Found design unit 2: servo2_chenillard_adc_cfg" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420368 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo2_chenillard_adc " "Found entity 1: servo2_chenillard_adc" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450347420368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450347420368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "servo2_chenillard_adc " "Elaborating entity \"servo2_chenillard_adc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450347420406 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_servo2 servo2_chenillard_adc.vhd(88) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(88): signal \"HEXS_servo2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420408 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_servo2 servo2_chenillard_adc.vhd(89) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(89): signal \"HEXS_servo2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420408 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_servo2 servo2_chenillard_adc.vhd(90) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(90): signal \"HEXS_servo2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420408 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_servo2 servo2_chenillard_adc.vhd(91) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(91): signal \"HEXS_servo2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420408 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_chenillard servo2_chenillard_adc.vhd(93) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(93): signal \"HEXS_chenillard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420408 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_chenillard servo2_chenillard_adc.vhd(94) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(94): signal \"HEXS_chenillard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420408 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_chenillard servo2_chenillard_adc.vhd(95) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(95): signal \"HEXS_chenillard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420408 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_chenillard servo2_chenillard_adc.vhd(96) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(96): signal \"HEXS_chenillard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420408 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty servo2_chenillard_adc.vhd(103) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(103): signal \"duty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420408 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(104) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(104): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420408 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(106) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(106): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420408 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(108) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(108): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420408 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(110) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(110): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420408 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(112) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(112): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420409 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(114) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(114): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420409 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(116) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(116): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420409 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(118) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(118): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420409 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(120) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(120): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420409 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(122) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(122): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420409 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(124) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(124): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420409 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(126) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(126): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420409 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(128) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(128): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420409 "|servo2_chenillard_adc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "servo2 servo2:servo2_entity C:servo_double_hybrid_input_cfg " "Elaborating entity \"servo2\" using architecture \"C:servo_double_hybrid_input_cfg\" for hierarchy \"servo2:servo2_entity\"" {  } { { "servo2_chenillard_adc.vhd" "servo2_entity" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 82 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450347420410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "servo servo2:servo2_entity\|servo:servo_parallel_input C:servo_parallel_input_double_segment_cfg " "Elaborating entity \"servo\" using architecture \"C:servo_parallel_input_double_segment_cfg\" for hierarchy \"servo2:servo2_entity\|servo:servo_parallel_input\"" {  } { { "../Servo2/servo2.vhd" "servo_parallel_input" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/servo2.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450347420411 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX2 servo.vhd(17) " "Using initial value X (don't care) for net \"HEX2\" at servo.vhd(17)" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450347420412 "|servo2_chenillard_adc|servo2:servo2_entity|servo:servo_parallel_input"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX3 servo.vhd(18) " "Using initial value X (don't care) for net \"HEX3\" at servo.vhd(18)" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450347420412 "|servo2_chenillard_adc|servo2:servo2_entity|servo:servo_parallel_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_pwm servo2:servo2_entity\|servo:servo_parallel_input\|single_pwm:pwm_1 " "Elaborating entity \"single_pwm\" for hierarchy \"servo2:servo2_entity\|servo:servo_parallel_input\|single_pwm:pwm_1\"" {  } { { "../Servo/servo.vhd" "pwm_1" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450347420413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "double_segment7 servo2:servo2_entity\|servo:servo_parallel_input\|double_segment7:quad_segment7_1 C:digit_double_cfg " "Elaborating entity \"double_segment7\" using architecture \"C:digit_double_cfg\" for hierarchy \"servo2:servo2_entity\|servo:servo_parallel_input\|double_segment7:quad_segment7_1\"" {  } { { "../Servo/servo.vhd" "quad_segment7_1" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 159 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450347420415 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cout double_segment7.vhd(10) " "Using initial value X (don't care) for net \"cout\" at double_segment7.vhd(10)" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450347420416 "|servo2_chenillard_adc|servo2:servo2_entity|servo:servo_parallel_input|double_segment7:quad_segment7_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "segment7 servo2:servo2_entity\|servo:servo_parallel_input\|double_segment7:quad_segment7_1\|segment7:LSB_segment7 A:digit_single " "Elaborating entity \"segment7\" using architecture \"A:digit_single\" for hierarchy \"servo2:servo2_entity\|servo:servo_parallel_input\|double_segment7:quad_segment7_1\|segment7:LSB_segment7\"" {  } { { "../Servo2/double_segment7.vhd" "LSB_segment7" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450347420416 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cout segment7.vhd(10) " "Using initial value X (don't care) for net \"cout\" at segment7.vhd(10)" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450347420417 "|servo2_chenillard_adc|servo2:servo2_entity|servo:servo_parallel_input|double_segment7:quad_segment7_1|segment7:LSB_segment7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "servo servo2:servo2_entity\|servo:servo_incremental_input C:servo_incremental_input_double_segment_cfg " "Elaborating entity \"servo\" using architecture \"C:servo_incremental_input_double_segment_cfg\" for hierarchy \"servo2:servo2_entity\|servo:servo_incremental_input\"" {  } { { "../Servo2/servo2.vhd" "servo_incremental_input" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/servo2.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450347420419 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty_value servo.vhd(226) " "VHDL Process Statement warning at servo.vhd(226): signal \"duty_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420420 "|servo2_chenillard_adc|servo2:servo2_entity|servo:servo_incremental_input"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX2 servo.vhd(17) " "Using initial value X (don't care) for net \"HEX2\" at servo.vhd(17)" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450347420420 "|servo2_chenillard_adc|servo2:servo2_entity|servo:servo_incremental_input"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX3 servo.vhd(18) " "Using initial value X (don't care) for net \"HEX3\" at servo.vhd(18)" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450347420420 "|servo2_chenillard_adc|servo2:servo2_entity|servo:servo_incremental_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "chenillard_pwm_adc chenillard_pwm_adc:chenillard_pwm_adc_entity C:chenillard_pwm_adc_cfg " "Elaborating entity \"chenillard_pwm_adc\" using architecture \"C:chenillard_pwm_adc_cfg\" for hierarchy \"chenillard_pwm_adc:chenillard_pwm_adc_entity\"" {  } { { "servo2_chenillard_adc.vhd" "chenillard_pwm_adc_entity" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450347420424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chenillard_pwm chenillard_pwm_adc:chenillard_pwm_adc_entity\|chenillard_pwm:chenillard_pwm_entity " "Elaborating entity \"chenillard_pwm\" for hierarchy \"chenillard_pwm_adc:chenillard_pwm_adc_entity\|chenillard_pwm:chenillard_pwm_entity\"" {  } { { "../chenillard_pwm_adc/chenillard_pwm_adc.vhd" "chenillard_pwm_entity" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450347420425 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena chenillard_pwm.vhd(50) " "VHDL Process Statement warning at chenillard_pwm.vhd(50): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450347420430 "|servo2_chenillard_adc|chenillard_pwm_adc:chenillard_pwm_adc_entity|chenillard_pwm:chenillard_pwm_entity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_pwm chenillard_pwm_adc:chenillard_pwm_adc_entity\|chenillard_pwm:chenillard_pwm_entity\|single_pwm:\\pwms:0:pwm " "Elaborating entity \"single_pwm\" for hierarchy \"chenillard_pwm_adc:chenillard_pwm_adc_entity\|chenillard_pwm:chenillard_pwm_entity\|single_pwm:\\pwms:0:pwm\"" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "\\pwms:0:pwm" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450347420505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adc chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity C:adc_quad_segment_cfg " "Elaborating entity \"adc\" using architecture \"C:adc_quad_segment_cfg\" for hierarchy \"chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\"" {  } { { "../chenillard_pwm_adc/chenillard_pwm_adc.vhd" "adc_entity" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450347420514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "quad_segment7 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|quad_segment7:quad_segment7_1 C:digit_quad_cfg " "Elaborating entity \"quad_segment7\" using architecture \"C:digit_quad_cfg\" for hierarchy \"chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|quad_segment7:quad_segment7_1\"" {  } { { "../adc/adc.vhd" "quad_segment7_1" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450347420519 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cout quad_segment7.vhd(10) " "Using initial value X (don't care) for net \"cout\" at quad_segment7.vhd(10)" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450347420520 "|servo2_chenillard_adc|chenillard_pwm_adc:chenillard_pwm_adc_entity|adc:adc_entity|quad_segment7:quad_segment7_1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1450347424942 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450347426914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450347426914 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1559 " "Implemented 1559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450347427135 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450347427135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1481 " "Implemented 1481 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450347427135 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1450347427135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450347427135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "800 " "Peak virtual memory: 800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450347427174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 11:17:07 2015 " "Processing ended: Thu Dec 17 11:17:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450347427174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450347427174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450347427174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450347427174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450347429381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450347429386 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 11:17:09 2015 " "Processing started: Thu Dec 17 11:17:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450347429386 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1450347429386 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off servo2_chenillard_adc -c servo2_chenillard_adc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off servo2_chenillard_adc -c servo2_chenillard_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1450347429386 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1450347429488 ""}
{ "Info" "0" "" "Project  = servo2_chenillard_adc" {  } {  } 0 0 "Project  = servo2_chenillard_adc" 0 0 "Fitter" 0 0 1450347429488 ""}
{ "Info" "0" "" "Revision = servo2_chenillard_adc" {  } {  } 0 0 "Revision = servo2_chenillard_adc" 0 0 "Fitter" 0 0 1450347429489 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1450347429678 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "servo2_chenillard_adc 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"servo2_chenillard_adc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1450347429702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1450347429750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1450347429751 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1450347430232 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1450347430251 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1450347430403 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1450347437253 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 667 global CLKCTRL_G12 " "clk~inputCLKENA0 with 667 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1450347437366 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1450347437366 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450347437466 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1450347437491 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1450347437493 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1450347437500 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1450347437505 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "servo2_chenillard_adc.sdc " "Synopsys Design Constraints File file not found: 'servo2_chenillard_adc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1450347438445 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1450347438445 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1450347438474 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1450347438475 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1450347438476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1450347438526 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1450347438528 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1450347438696 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "20 DSP block " "Packed 20 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1450347438698 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "20 " "Created 20 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1450347438698 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1450347438698 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450347438857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1450347446766 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1450347447336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450347451006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1450347454664 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1450347457174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450347457174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1450347459263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X46_Y0 X56_Y11 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11" {  } { { "loc" "" { Generic "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11"} { { 12 { 0 ""} 46 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1450347469571 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1450347469571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450347476331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1450347476332 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1450347476332 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.18 " "Total time spent on timing analysis during the Fitter is 3.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1450347479614 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1450347479800 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1450347482270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1450347482404 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1450347485730 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450347491765 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/output_files/servo2_chenillard_adc.fit.smsg " "Generated suppressed messages file C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/output_files/servo2_chenillard_adc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1450347492272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1872 " "Peak virtual memory: 1872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450347497646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 11:18:17 2015 " "Processing ended: Thu Dec 17 11:18:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450347497646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:08 " "Elapsed time: 00:01:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450347497646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450347497646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1450347497646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1450347499807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450347499811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 11:18:19 2015 " "Processing started: Thu Dec 17 11:18:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450347499811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1450347499811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off servo2_chenillard_adc -c servo2_chenillard_adc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off servo2_chenillard_adc -c servo2_chenillard_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1450347499812 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1450347506953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "766 " "Peak virtual memory: 766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450347508934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 11:18:28 2015 " "Processing ended: Thu Dec 17 11:18:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450347508934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450347508934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450347508934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1450347508934 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1450347509604 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1450347511125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450347511130 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 11:18:30 2015 " "Processing started: Thu Dec 17 11:18:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450347511130 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450347511130 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta servo2_chenillard_adc -c servo2_chenillard_adc " "Command: quartus_sta servo2_chenillard_adc -c servo2_chenillard_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450347511130 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1450347511234 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450347512102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1450347512151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1450347512151 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "servo2_chenillard_adc.sdc " "Synopsys Design Constraints File file not found: 'servo2_chenillard_adc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1450347513475 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1450347513475 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513485 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck " "create_clock -period 1.000 -name chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513485 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck " "create_clock -period 1.000 -name chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513485 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk " "create_clock -period 1.000 -name servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513485 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513485 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1450347513500 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513529 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1450347513531 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1450347513547 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1450347513761 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1450347513761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.531 " "Worst-case setup slack is -11.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.531           -3543.134 clk  " "  -11.531           -3543.134 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.028            -171.906 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck  " "   -4.028            -171.906 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.876            -118.291 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck  " "   -3.876            -118.291 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.786             -39.177 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk  " "   -2.786             -39.177 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450347513765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.428 " "Worst-case hold slack is -0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.428              -2.523 clk  " "   -0.428              -2.523 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.707               0.000 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk  " "    0.707               0.000 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.740               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck  " "    0.740               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.972               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck  " "    0.972               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450347513788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450347513791 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450347513794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -559.454 clk  " "   -2.225            -559.454 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -29.143 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk  " "   -2.225             -29.143 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -39.882 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck  " "   -0.538             -39.882 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -27.145 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck  " "   -0.538             -27.145 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347513797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450347513797 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1450347513883 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1450347513943 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1450347517769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518056 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1450347518111 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1450347518111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.625 " "Worst-case setup slack is -11.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.625           -3531.137 clk  " "  -11.625           -3531.137 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.017            -171.519 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck  " "   -4.017            -171.519 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.863            -118.807 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck  " "   -3.863            -118.807 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.755             -39.483 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk  " "   -2.755             -39.483 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450347518117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.917 " "Worst-case hold slack is -0.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.917             -27.135 clk  " "   -0.917             -27.135 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561               0.000 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk  " "    0.561               0.000 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.731               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck  " "    0.731               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.955               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck  " "    0.955               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450347518141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450347518147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450347518153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -595.586 clk  " "   -2.225            -595.586 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225             -28.731 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk  " "   -2.225             -28.731 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -38.853 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck  " "   -0.538             -38.853 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -27.053 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck  " "   -0.538             -27.053 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347518160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450347518160 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1450347518237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1450347518546 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1450347521439 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521638 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1450347521655 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1450347521655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.822 " "Worst-case setup slack is -4.822" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.822           -1465.340 clk  " "   -4.822           -1465.340 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.757             -74.935 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck  " "   -1.757             -74.935 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.614             -47.397 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck  " "   -1.614             -47.397 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010             -12.555 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk  " "   -1.010             -12.555 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450347521663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.162 " "Worst-case hold slack is -0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162              -1.499 clk  " "   -0.162              -1.499 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk  " "    0.231               0.000 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck  " "    0.293               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck  " "    0.420               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450347521687 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450347521716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450347521748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -72.667 clk  " "   -1.702             -72.667 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -15.652 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk  " "   -1.702             -15.652 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009              -0.050 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck  " "   -0.009              -0.050 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck  " "    0.103               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347521773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450347521773 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1450347521851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522568 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1450347522586 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1450347522586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.473 " "Worst-case setup slack is -4.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.473           -1283.650 clk  " "   -4.473           -1283.650 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.555             -65.969 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck  " "   -1.555             -65.969 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.430             -42.034 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck  " "   -1.430             -42.034 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.850             -10.827 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk  " "   -0.850             -10.827 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450347522596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.409 " "Worst-case hold slack is -0.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409             -12.908 clk  " "   -0.409             -12.908 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk  " "    0.157               0.000 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck  " "    0.255               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck  " "    0.380               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450347522622 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450347522630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450347522638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -74.770 clk  " "   -1.702             -74.770 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702             -15.318 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk  " "   -1.702             -15.318 servo2:servo2_entity\|servo:servo_incremental_input\|slow_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck  " "    0.033               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|adc_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck  " "    0.115               0.000 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|send_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450347522648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450347522648 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1450347524806 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1450347524809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1072 " "Peak virtual memory: 1072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450347524965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 11:18:44 2015 " "Processing ended: Thu Dec 17 11:18:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450347524965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450347524965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450347524965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450347524965 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450347527138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450347527142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 11:18:46 2015 " "Processing started: Thu Dec 17 11:18:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450347527142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450347527142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off servo2_chenillard_adc -c servo2_chenillard_adc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off servo2_chenillard_adc -c servo2_chenillard_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450347527142 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1450347528377 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "servo2_chenillard_adc.vho C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/simulation/modelsim/ simulation " "Generated file servo2_chenillard_adc.vho in folder \"C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450347528939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "700 " "Peak virtual memory: 700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450347529078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 11:18:49 2015 " "Processing ended: Thu Dec 17 11:18:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450347529078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450347529078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450347529078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450347529078 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450347529724 ""}
