var veridocModuleInformation= {"moduleName":"sparc_exu_ecl_wb",
"moduleFile":"Unknown",
"moduleLine":"2125",
"moduleBrief":"None",
"children":[
"dff_s","dff_s","dff_s","dff_s","mux4ds","mux4ds","mux2ds","dff_s","dff_s","dff_s","dff_s","mux4ds","dff_s","dff_s","dffr_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","dff_s","mux4ds","mux4ds","dff_s","dffe_s","dffe_s","dff_s","dff_s","dff_s","dff_s","dff_s"]
,
"ports":[
{"name":"clk",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"se",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"reset",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"sehold",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ld_rd_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ld_tid_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"lsu_exu_dfill_vld_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"lsu_exu_ldst_miss_g2",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rd_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"tid_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"thr_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"tid_w1",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_wen_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_kill_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_exu_kill_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_ecl_kill_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_tlu_flush_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"flush_w1",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"divcntl_wb_req_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"mdqctl_wb_divrd_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"mdqctl_wb_divthr_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"mdqctl_wb_mulrd_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"mdqctl_wb_multhr_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"mdqctl_wb_divsetcc_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"mdqctl_wb_mulsetcc_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_sel_div",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_tlu_wsr_inst_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_tlu_sraddr_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_ecl_cwp_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_ecl_cansave_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_ecl_canrestore_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_ecl_otherwin_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_ecl_wstate_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_ecl_cleanwin_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"exu_ifu_cc_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_ecl_swap_done",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_ecl_rmlop_done_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"mdqctl_wb_yreg_wen_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"mdqctl_wb_yreg_shift_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_byp_sel_ecc_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"eccctl_wb_rd_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_inst_vld_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_inst_vld_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_return_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"restore_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rml_ecl_fill_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"early_flush_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_byp_ldxa_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"wb_ccr_wrccr_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_rml_cwp_wen_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_rml_cansave_wen_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_rml_canrestore_wen_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_rml_otherwin_wen_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_rml_wstate_wen_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_rml_cleanwin_wen_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_sel_load_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_sel_restore_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_sel_pipe_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_restore_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_irf_tid_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_irf_rd_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_irf_rd_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_irf_wen_w2",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_irf_tid_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"wb_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"bypass_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_irf_wen_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_sel_load_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_sel_muldiv_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_sel_restore_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"wb_divcntl_ack_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"wb_ccr_setcc_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_eclpr_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_ifu_longop_done_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_yreg_wen_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_yreg_wen_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_yreg_shift_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_yreg_wen_l",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"wb_eccctl_spec_wen_next",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"bypass_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"wb_byplog_rd_w2",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"wb_byplog_tid_w2",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"wb_byplog_wen_w2",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"wb_byplog_rd_g2",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"wb_byplog_wen_g2",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"read_yreg_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"exu_ffu_wsr_inst_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
}]
,
"params":[
]
,
"instantiations":[
]
,
"nets":[
]
,
"tasks":[
]
,
"functions":[
]
,
"variables":[
]
,
"initials":[
]
,
"processes":[
]
};

veridoc_render_module();
