Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.33 secs
 
--> 
Reading design: somador_subtrator_n2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "somador_subtrator_n2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "somador_subtrator_n2"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : somador_subtrator_n2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/ISE_Projects/somador_subtrator_n2/seven_segments_display.vhd" in Library work.
Architecture behavioral of Entity seven_segments_display is up to date.
Compiling vhdl file "/home/ise/ISE_Projects/somador_subtrator_n2/regs.vhd" in Library work.
Architecture behavioral of Entity regs is up to date.
Compiling vhdl file "/home/ise/ISE_Projects/somador_subtrator_n2/five_bit_regs.vhd" in Library work.
Architecture behavioral of Entity five_bit_regs is up to date.
Compiling vhdl file "/home/ise/ISE_Projects/somador_subtrator_n2/adder_subtractor.vhd" in Library work.
Architecture behavioral of Entity adder_subtractor is up to date.
Compiling vhdl file "/home/ise/ISE_Projects/somador_subtrator_n2/somador_subtrator_n2.vhd" in Library work.
Entity <somador_subtrator_n2> compiled.
Entity <somador_subtrator_n2> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <somador_subtrator_n2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <seven_segments_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <regs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <five_bit_regs> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <adder_subtractor> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <somador_subtrator_n2> in library <work> (Architecture <behavioral>).
Entity <somador_subtrator_n2> analyzed. Unit <somador_subtrator_n2> generated.

Analyzing Entity <seven_segments_display> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/ise/ISE_Projects/somador_subtrator_n2/seven_segments_display.vhd" line 38: Mux is complete : default of case is discarded
INFO:Xst:1561 - "/home/ise/ISE_Projects/somador_subtrator_n2/seven_segments_display.vhd" line 58: Mux is complete : default of case is discarded
WARNING:Xst:819 - "/home/ise/ISE_Projects/somador_subtrator_n2/seven_segments_display.vhd" line 19: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <FLAG>
Entity <seven_segments_display> analyzed. Unit <seven_segments_display> generated.

Analyzing Entity <regs> in library <work> (Architecture <behavioral>).
Entity <regs> analyzed. Unit <regs> generated.

Analyzing Entity <five_bit_regs> in library <work> (Architecture <behavioral>).
Entity <five_bit_regs> analyzed. Unit <five_bit_regs> generated.

Analyzing Entity <adder_subtractor> in library <work> (Architecture <behavioral>).
Entity <adder_subtractor> analyzed. Unit <adder_subtractor> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <seven_segments_display>.
    Related source file is "/home/ise/ISE_Projects/somador_subtrator_n2/seven_segments_display.vhd".
Unit <seven_segments_display> synthesized.


Synthesizing Unit <regs>.
    Related source file is "/home/ise/ISE_Projects/somador_subtrator_n2/regs.vhd".
    Found 4-bit register for signal <q_out_temp>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <regs> synthesized.


Synthesizing Unit <five_bit_regs>.
    Related source file is "/home/ise/ISE_Projects/somador_subtrator_n2/five_bit_regs.vhd".
    Found 5-bit register for signal <q_out_temp>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <five_bit_regs> synthesized.


Synthesizing Unit <adder_subtractor>.
    Related source file is "/home/ise/ISE_Projects/somador_subtrator_n2/adder_subtractor.vhd".
    Found 5-bit addsub for signal <OPERATION$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder_subtractor> synthesized.


Synthesizing Unit <somador_subtrator_n2>.
    Related source file is "/home/ise/ISE_Projects/somador_subtrator_n2/somador_subtrator_n2.vhd".
Unit <somador_subtrator_n2> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit addsub                                          : 1
# Registers                                            : 3
 4-bit register                                        : 2
 5-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit addsub                                          : 1
# Registers                                            : 13
 Flip-Flops                                            : 13

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <somador_subtrator_n2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block somador_subtrator_n2, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 13
 Flip-Flops                                            : 13

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : somador_subtrator_n2.ngr
Top Level Output File Name         : somador_subtrator_n2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 40
#      GND                         : 1
#      LUT2                        : 2
#      LUT2_L                      : 1
#      LUT3                        : 2
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 21
#      LUT4_D                      : 1
#      MUXF5                       : 9
#      VCC                         : 1
# FlipFlops/Latches                : 13
#      FDCE                        : 13
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 10
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       18  out of    960     1%  
 Number of Slice Flip Flops:             13  out of   1920     0%  
 Number of 4 input LUTs:                 29  out of   1920     1%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of     83    27%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK                              | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
CLEAR                              | IBUF                   | 8     |
CLEAR_EXIT                         | IBUF                   | 5     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.469ns (Maximum Frequency: 223.764MHz)
   Minimum input arrival time before clock: 5.594ns
   Maximum output required time after clock: 6.500ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 4.469ns (frequency: 223.764MHz)
  Total number of paths / destination ports: 38 / 5
-------------------------------------------------------------------------
Delay:               4.469ns (Levels of Logic = 3)
  Source:            REG_A/q_out_temp_0 (FF)
  Destination:       REG_EXIT/q_out_temp_3 (FF)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: REG_A/q_out_temp_0 to REG_EXIT/q_out_temp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.610  REG_A/q_out_temp_0 (REG_A/q_out_temp_0)
     LUT3_D:I1->O          1   0.704   0.424  ADDER_SUBTRACTOR_INST/Maddsub_OPERATION_addsub0000_cy<1>1_SW0 (N21)
     LUT4_D:I3->O          1   0.704   0.424  ADDER_SUBTRACTOR_INST/Maddsub_OPERATION_addsub0000_cy<1>1 (ADDER_SUBTRACTOR_INST/Maddsub_OPERATION_addsub0000_cy<1>)
     LUT4:I3->O            1   0.704   0.000  ADDER_SUBTRACTOR_INST/Maddsub_OPERATION_addsub0000_xor<3>11 (adder_subtractor_to_regs_EXIT<3>)
     FDCE:D                    0.308          REG_EXIT/q_out_temp_3
    ----------------------------------------
    Total                      4.469ns (3.011ns logic, 1.458ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 36 / 25
-------------------------------------------------------------------------
Offset:              5.594ns (Levels of Logic = 4)
  Source:            OPTION (PAD)
  Destination:       REG_EXIT/q_out_temp_3 (FF)
  Destination Clock: CLOCK rising

  Data Path: OPTION to REG_EXIT/q_out_temp_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   1.108  OPTION_IBUF (ADDER_SUBTRACTOR_INST/Maddsub_OPERATION_addsub0000_lut<4>)
     LUT3_D:I0->O          1   0.704   0.424  ADDER_SUBTRACTOR_INST/Maddsub_OPERATION_addsub0000_cy<1>1_SW0 (N21)
     LUT4_D:I3->O          1   0.704   0.424  ADDER_SUBTRACTOR_INST/Maddsub_OPERATION_addsub0000_cy<1>1 (ADDER_SUBTRACTOR_INST/Maddsub_OPERATION_addsub0000_cy<1>)
     LUT4:I3->O            1   0.704   0.000  ADDER_SUBTRACTOR_INST/Maddsub_OPERATION_addsub0000_xor<3>11 (adder_subtractor_to_regs_EXIT<3>)
     FDCE:D                    0.308          REG_EXIT/q_out_temp_3
    ----------------------------------------
    Total                      5.594ns (3.638ns logic, 1.956ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              6.500ns (Levels of Logic = 3)
  Source:            REG_EXIT/q_out_temp_4 (FF)
  Destination:       SEGMENTS<0> (PAD)
  Source Clock:      CLOCK rising

  Data Path: REG_EXIT/q_out_temp_4 to SEGMENTS<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.591   1.192  REG_EXIT/q_out_temp_4 (REG_EXIT/q_out_temp_4)
     LUT4:I0->O            1   0.704   0.000  SEVEN_SEGMENTS_DISPLAY_INST/SEGMENTS<0>_F (N42)
     MUXF5:I0->O           1   0.321   0.420  SEVEN_SEGMENTS_DISPLAY_INST/SEGMENTS<0> (SEGMENTS_0_OBUF)
     OBUF:I->O                 3.272          SEGMENTS_0_OBUF (SEGMENTS<0>)
    ----------------------------------------
    Total                      6.500ns (4.888ns logic, 1.612ns route)
                                       (75.2% logic, 24.8% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 15.40 secs
 
--> 


Total memory usage is 609304 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

