# RISCV-RV32I-CORE

#### This repository contains RISCV (RV32I) Single Cycle Processor RTL design in SystemVerilog and Testbench in C++.

## Tools:

-Verilator

-Fusesoc 

## Tools Version:

-Verilator : 4.212

-Fusesoc : 1.12.0

## Circuit Diagram:

![Processor](https://user-images.githubusercontent.com/81455748/139244364-1b7e7f0d-a2d2-4dd8-b2f8-7c30846bd4a4.png)

## Assembly Code Link:

-[Assembly Codes: Testing on RISC-V Core](https://docs.google.com/spreadsheets/d/14NU7tBv-i7zpZHIYiMBVQ3DXmnE4UchTyx7spAzkmaI/edit?usp=sharing)

## GTKWaves Demonstration:

![gtkwave1 ](https://user-images.githubusercontent.com/81455748/139244009-7247c51a-8911-43fa-b6a6-7f6d946e34cb.png)
![gtkwave2 ](https://user-images.githubusercontent.com/81455748/139244195-078b8120-4653-433a-9811-b329f42dbee9.png)
![gtkwave3 ](https://user-images.githubusercontent.com/81455748/139244293-1301d776-5989-45a7-a308-dd35f6349e41.png)
-------------
## References:

-[Verilator Manual](https://verilator.org)

-[Fusesoc Manual](https://fusesoc.readthedocs.io/en/stable/user/index.html)
