Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe -svlog ./sim/recorder_tb.sv --debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Cesar/Desktop/6.2050/Lab 7/sim/recorder_tb.sv" into library work
INFO: [VRFC 10-311] analyzing module recorder_tb
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.xilinx_true_dual_port_read_first...
Compiling module work.recorder
Compiling module work.recorder_tb
Built simulation snapshot work.recorder_tb
