
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.026602                       # Number of seconds simulated
sim_ticks                                 26601881000                       # Number of ticks simulated
final_tick                                26601881000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 252819                       # Simulator instruction rate (inst/s)
host_op_rate                                   282641                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              117694799                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671468                       # Number of bytes of host memory used
host_seconds                                   226.02                       # Real time elapsed on the host
sim_insts                                    57143113                       # Number of instructions simulated
sim_ops                                      63883647                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst            51840                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            30016                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             4928                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data             9344                       # Number of bytes read from this memory
system.physmem.bytes_read::total                96128                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        51840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         4928                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           56768                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               810                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               469                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                77                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data               146                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1502                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst             1948734                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1128341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              185250                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data              351253                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 3613579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        1948734                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         185250                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2133984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            1948734                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1128341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             185250                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data             351253                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                3613579                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                7736739                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          6310840                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           264402                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             5129057                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                4926412                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.049079                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                 594873                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             28211                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups          84176                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits             79234                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            4942                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         4716                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    26601881000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        26601882                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           4567536                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      42610615                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    7736739                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           5600519                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     21741208                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 534603                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          162                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                  3875816                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                58046                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          26576207                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.767724                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.287010                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 7626392     28.70%     28.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 2934574     11.04%     39.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 4000887     15.05%     54.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                12014354     45.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            26576207                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.290834                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.601789                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 5376731                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              4046740                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 14395276                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              2516259                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                241201                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved              833420                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                26482                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              46112358                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                47140                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                241201                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 6720083                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 331419                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        238625                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 15562995                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              3481884                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              45636164                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               2338158                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                   301                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           57226358                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            212197600                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        56660031                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             50598310                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                 6628048                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             18317                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          4751                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  4694999                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             8788389                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5456679                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          3139233                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3304462                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  44786151                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               6707                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 42588811                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued           315535                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        3612536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     10923129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            42                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     26576207                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.602517                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.817317                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            2958589     11.13%     11.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7382020     27.78%     38.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           13500003     50.80%     89.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2735595     10.29%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       26576207                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4149566     23.20%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     23.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              10528691     58.87%     82.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              3206381     17.93%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             28042754     65.85%     65.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              436693      1.03%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         15936      0.04%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8704450     20.44%     87.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5388962     12.65%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              42588811                       # Type of FU issued
system.cpu0.iq.rate                          1.600970                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   17884638                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.419937                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         129953970                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         48405649                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     42290378                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              60473433                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         3124769                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       301301                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          272                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       123720                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        30230                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                241201                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                 320577                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                11959                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           44792881                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           107875                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              8788389                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             5456679                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              4715                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    20                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           272                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        137012                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       111941                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              248953                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             42376615                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              8667180                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           212196                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           23                       # number of nop insts executed
system.cpu0.iew.exec_refs                    14041215                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 6970876                       # Number of branches executed
system.cpu0.iew.exec_stores                   5374035                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.592993                       # Inst execution rate
system.cpu0.iew.wb_sent                      42298144                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     42290394                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 26101622                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 50709226                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.589752                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.514731                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        3612521                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           6665                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           238302                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     26014702                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.582963                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.457449                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      4956015     19.05%     19.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11335323     43.57%     62.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4819132     18.52%     81.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1351534      5.20%     86.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2660988     10.23%     96.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       300155      1.15%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       303475      1.17%     98.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       118084      0.45%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       169996      0.65%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     26014702                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            37576313                       # Number of instructions committed
system.cpu0.commit.committedOps              41180322                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      13820047                       # Number of memory references committed
system.cpu0.commit.loads                      8487088                       # Number of loads committed
system.cpu0.commit.membars                       1992                       # Number of memory barriers committed
system.cpu0.commit.branches                   6851766                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 35651146                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              629820                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        26924702     65.38%     65.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         419637      1.02%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.40% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        15936      0.04%     66.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     66.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8487088     20.61%     87.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5332943     12.95%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         41180322                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               169996                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    70634421                       # The number of ROB reads
system.cpu0.rob.rob_writes                   90145480                       # The number of ROB writes
system.cpu0.timesIdled                           1934                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          25675                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   37576313                       # Number of Instructions Simulated
system.cpu0.committedOps                     41180322                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.707943                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.707943                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.412543                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.412543                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                49903251                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26288438                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      176                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                153317058                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                25614438                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               13939871                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  6642                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements              421                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          295.195842                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           10589295                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              866                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         12227.823326                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   295.195842                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.576554                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.576554                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          174                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         21182884                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        21182884                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data      5291572                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        5291572                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      5293709                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5293709                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1983                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1983                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1985                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1985                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     10585281                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10585281                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     10585281                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10585281                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          765                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          765                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data          968                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          968                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            8                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            6                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1733                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1733                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1733                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1733                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     24153000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     24153000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     53494998                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     53494998                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       163000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       163000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        42000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        42000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     77647998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     77647998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     77647998                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     77647998                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      5292337                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5292337                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      5294677                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5294677                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         1991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1991                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1991                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1991                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     10587014                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     10587014                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     10587014                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     10587014                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000145                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000183                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000183                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.004018                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004018                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.003014                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003014                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000164                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000164                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000164                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000164                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 31572.549020                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31572.549020                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 55263.427686                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55263.427686                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        20375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        20375                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 44805.538373                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44805.538373                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 44805.538373                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44805.538373                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          161                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks          178                       # number of writebacks
system.cpu0.dcache.writebacks::total              178                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          226                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          226                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          593                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          593                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            8                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data          819                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          819                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data          819                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          819                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          539                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          539                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          375                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          375                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            6                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          914                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          914                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     14711000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     14711000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     20751500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     20751500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     35462500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     35462500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     35462500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     35462500                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.003014                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000086                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000086                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 27293.135436                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27293.135436                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 55337.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55337.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         5000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         5000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 38799.234136                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38799.234136                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 38799.234136                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38799.234136                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            41768                       # number of replacements
system.cpu0.icache.tags.tagsinuse          421.594410                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3833101                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            42255                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            90.713549                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   421.594410                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.823427                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.823427                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7793887                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7793887                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst      3833101                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3833101                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      3833101                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3833101                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      3833101                       # number of overall hits
system.cpu0.icache.overall_hits::total        3833101                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        42715                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        42715                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        42715                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         42715                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        42715                       # number of overall misses
system.cpu0.icache.overall_misses::total        42715                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    727523000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    727523000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    727523000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    727523000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    727523000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    727523000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      3875816                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3875816                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      3875816                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3875816                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      3875816                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3875816                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011021                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011021                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011021                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011021                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011021                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 17032.026220                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17032.026220                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 17032.026220                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17032.026220                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 17032.026220                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17032.026220                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           91                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    22.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        41768                       # number of writebacks
system.cpu0.icache.writebacks::total            41768                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          460                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          460                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          460                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          460                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          460                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          460                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        42255                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        42255                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        42255                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        42255                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        42255                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        42255                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    634093500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    634093500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    634093500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    634093500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    634093500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    634093500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.010902                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010902                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.010902                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010902                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.010902                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010902                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 15006.354278                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15006.354278                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 15006.354278                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15006.354278                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 15006.354278                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15006.354278                       # average overall mshr miss latency
system.cpu1.branchPred.lookups                4613942                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          3233262                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           280900                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1920706                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                1783939                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.879337                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                 599549                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             25711                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups          40511                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits             39043                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            1468                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         1867                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON    26601881000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        22783559                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           4308736                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      27777562                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    4613942                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           2422531                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     18185021                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 568329                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.CacheLines                  3781527                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                52642                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          22777932                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.417101                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.855759                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 5571433     24.46%     24.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2134368      9.37%     33.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15072131     66.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            22777932                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.202512                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.219193                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 4205033                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              2082658                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 14271642                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1965397                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                253192                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              813407                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                31491                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              31018583                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                39390                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                253192                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 4542307                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 772594                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        201168                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 15887868                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1120793                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              30643480                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                989543                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                    34                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           45005855                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            144237764                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        43037516                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             33294967                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                11710888                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             16089                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          3242                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1164808                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1959445                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1982478                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            57777                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          553666                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  29895157                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               3286                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 23756091                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           988448                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        7195118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     29123029                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            21                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     22777932                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.042943                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.525732                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            2679768     11.76%     11.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           16440237     72.18%     83.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3657927     16.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       22777932                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               15062731     97.05%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     97.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                254788      1.64%     98.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               202621      1.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             19884726     83.70%     83.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              456194      1.92%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc         15641      0.07%     85.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     85.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1716516      7.23%     92.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1683014      7.08%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              23756091                       # Type of FU issued
system.cpu1.iq.rate                          1.042686                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   15520140                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.653312                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          86798702                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         37093722                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     23582454                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              39276231                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           10696                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       561006                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          161                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       393114                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        65982                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                253192                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 768055                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                 9445                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           29898445                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            43073                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1959445                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             1982478                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              3226                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           161                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        142550                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       118040                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              260590                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             23686071                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1689850                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            70020                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                     3362664                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 3257614                       # Number of branches executed
system.cpu1.iew.exec_stores                   1672814                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.039612                       # Inst execution rate
system.cpu1.iew.wb_sent                      23588642                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     23582454                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 16784613                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 45079790                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.035065                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.372331                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        7195119                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           3265                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           249928                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     21756693                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.043510                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.830755                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      3280961     15.08%     15.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16166673     74.31%     89.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1367203      6.28%     95.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       428356      1.97%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       300349      1.38%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        83853      0.39%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        53475      0.25%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        30917      0.14%     99.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        44906      0.21%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     21756693                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            19566800                       # Number of instructions committed
system.cpu1.commit.committedOps              22703325                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       2987803                       # Number of memory references committed
system.cpu1.commit.loads                      1398439                       # Number of loads committed
system.cpu1.commit.membars                         60                       # Number of memory barriers committed
system.cpu1.commit.branches                   3167213                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 20665933                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              569491                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19264710     84.85%     84.85% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         435171      1.92%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     86.77% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc        15641      0.07%     86.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     86.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.84% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1398439      6.16%     93.00% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1589364      7.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         22703325                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                44906                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    51606895                       # The number of ROB reads
system.cpu1.rob.rob_writes                   60818749                       # The number of ROB writes
system.cpu1.timesIdled                           1535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           5627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       28813                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   19566800                       # Number of Instructions Simulated
system.cpu1.committedOps                     22703325                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.164399                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.164399                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.858812                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.858812                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                31305514                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18532281                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 76414340                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                15754418                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                3165340                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  3262                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements              105                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          152.682227                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3004722                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              303                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          9916.574257                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   152.682227                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.298207                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.298207                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          198                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          151                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.386719                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          6057424                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         6057424                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      1443665                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1443665                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1584217                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1584217                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data           55                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           55                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data           54                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           54                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      3027882                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3027882                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      3027882                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3027882                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          241                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          241                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          302                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          302                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            6                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          543                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           543                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          543                       # number of overall misses
system.cpu1.dcache.overall_misses::total          543                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      5026000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      5026000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     14909496                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     14909496                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        30000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        30000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        42000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        42000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     19935496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     19935496                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     19935496                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     19935496                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1443906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1443906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      1584519                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1584519                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           60                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      3028425                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3028425                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      3028425                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3028425                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.000167                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000191                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000191                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.100000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.100000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.000179                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000179                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.000179                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000179                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 20854.771784                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 20854.771784                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 49369.192053                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49369.192053                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         6000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         6000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         7000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 36713.620626                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36713.620626                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 36713.620626                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36713.620626                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks           31                       # number of writebacks
system.cpu1.dcache.writebacks::total               31                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           42                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          147                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          147                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data            5                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          189                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          189                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          189                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          189                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          199                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          199                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          155                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            6                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          354                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          354                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      3649500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      3649500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      8141499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8141499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     11790999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     11790999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     11790999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     11790999                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000098                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.100000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000117                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000117                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000117                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000117                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 18339.195980                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18339.195980                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 52525.800000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52525.800000                       # average WriteReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         5000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         5000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 33307.906780                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 33307.906780                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 33307.906780                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 33307.906780                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            28052                       # number of replacements
system.cpu1.icache.tags.tagsinuse          232.151025                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3752935                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            28298                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           132.621917                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   232.151025                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.453420                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.453420                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.480469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7591352                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7591352                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst      3752935                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3752935                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      3752935                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3752935                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      3752935                       # number of overall hits
system.cpu1.icache.overall_hits::total        3752935                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        28592                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        28592                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        28592                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         28592                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        28592                       # number of overall misses
system.cpu1.icache.overall_misses::total        28592                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    464839000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    464839000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    464839000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    464839000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    464839000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    464839000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      3781527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3781527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      3781527                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3781527                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      3781527                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3781527                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.007561                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007561                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.007561                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007561                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.007561                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007561                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16257.659485                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16257.659485                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16257.659485                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16257.659485                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16257.659485                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16257.659485                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        28052                       # number of writebacks
system.cpu1.icache.writebacks::total            28052                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          294                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          294                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          294                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          294                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          294                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          294                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        28298                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        28298                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        28298                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        28298                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        28298                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        28298                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    405913000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    405913000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    405913000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    405913000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    405913000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    405913000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.007483                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007483                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.007483                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007483                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14344.229274                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14344.229274                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14344.229274                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14344.229274                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14344.229274                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14344.229274                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   996.734021                       # Cycle average of tags in use
system.l2.tags.total_refs                      101608                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1502                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     67.648469                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu0.inst       527.880888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       296.707685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        75.670586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        96.474861                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu0.inst        0.016110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.030418                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1502                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          401                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          979                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.045837                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    104629                       # Number of tag accesses
system.l2.tags.data_accesses                   104629                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          209                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              209                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        31220                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            31220                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                35                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    47                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst          41443                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst          28217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              69660                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data           265                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data           120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               385                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst                41443                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                  300                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                28217                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  132                       # number of demand (read+write) hits
system.l2.demand_hits::total                    70092                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst               41443                       # number of overall hits
system.l2.overall_hits::cpu0.data                 300                       # number of overall hits
system.l2.overall_hits::cpu1.inst               28217                       # number of overall hits
system.l2.overall_hits::cpu1.data                 132                       # number of overall hits
system.l2.overall_hits::total                   70092                       # number of overall hits
system.l2.ReadExReq_misses::cpu0.data             315                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 438                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst          812                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst           81                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              893                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data          161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data           27                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             188                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst                812                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                476                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                150                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1519                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               812                       # number of overall misses
system.l2.overall_misses::cpu0.data               476                       # number of overall misses
system.l2.overall_misses::cpu1.inst                81                       # number of overall misses
system.l2.overall_misses::cpu1.data               150                       # number of overall misses
system.l2.overall_misses::total                  1519                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu0.data     19338500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      7571500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26910000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst     49769500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst      4821000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     54590500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data      9945500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data      1555500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     11501000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     49769500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     29284000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      4821000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data      9127000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         93001500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     49769500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     29284000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      4821000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data      9127000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        93001500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          209                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        31220                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        31220                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           350                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               485                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst        42255                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst        28298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          70553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data          426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data          147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           573                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst            42255                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              776                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            28298                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data              282                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                71611                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst           42255                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             776                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           28298                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data             282                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               71611                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.900000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.911111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.903093                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.019217                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.002862                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012657                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.377934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.183673                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.328098                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.019217                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.613402                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.002862                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.531915                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.021212                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.019217                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.613402                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.002862                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.531915                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.021212                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61392.063492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61556.910569                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61438.356164                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61292.487685                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 59518.518519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61131.578947                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61773.291925                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 57611.111111                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61175.531915                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61292.487685                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61521.008403                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 59518.518519                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 60846.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61225.477288                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61292.487685                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61521.008403                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 59518.518519                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 60846.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61225.477288                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu0.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             6                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu0.data          315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          123                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            438                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst          810                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst           77                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          887                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data          154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data           23                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          177                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1502                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1502                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     16188500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      6341500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     22530000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst     41590000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst      3934000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45524000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data      8009000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data      1179500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9188500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     41590000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     24197500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      3934000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data      7521000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     77242500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     41590000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     24197500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      3934000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data      7521000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     77242500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.900000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.911111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903093                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.019169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.002721                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012572                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.361502                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.156463                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.308901                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.019169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.604381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.002721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.517730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.020974                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.019169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.604381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.002721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.517730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.020974                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51392.063492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51556.910569                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51438.356164                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51345.679012                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 51090.909091                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51323.562570                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 52006.493506                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51282.608696                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51912.429379                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51345.679012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51593.816631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 51090.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51513.698630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51426.431425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51345.679012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51593.816631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 51090.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51513.698630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51426.431425                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1751                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           50                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1064                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               38                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             12                       # Transaction distribution
system.membus.trans_dist::ReadExReq               438                       # Transaction distribution
system.membus.trans_dist::ReadExResp              438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1064                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port         3054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port        96128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   96128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               50                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1751                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1751    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1751                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2556128                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7510000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       142179                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        69989                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        39597                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  26601881000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             71291                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          209                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        69820                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             317                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              42                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             54                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             488                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         70553                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          738                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       126278                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        84648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                213794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5377472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        61056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3606400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        20032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9064960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             218                       # Total snoops (count)
system.tol2bus.snoopTraffic                     10752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            71833                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.560912                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.534057                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  32593     45.37%     45.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  38534     53.64%     99.02% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    360      0.50%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    346      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              71833                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          141118999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          63390983                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1355993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          42460972                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            515996                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
