

================================================================
== Vitis HLS Report for 'ctr_encrypt'
================================================================
* Date:           Tue Dec  6 11:20:30 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_ctr_encrypt  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 11 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 25 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.21>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvars_iv6 = alloca i32 1"   --->   Operation 27 'alloca' 'indvars_iv6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %ciphertext"   --->   Operation 29 'read' 'ciphertext_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %plaintext"   --->   Operation 31 'read' 'plaintext_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.63ns)   --->   "%plaintext_length_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %plaintext_length"   --->   Operation 33 'read' 'plaintext_length_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 16384, void @empty_3, void @empty_13, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%block_nonce = alloca i64 1" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 35 'alloca' 'block_nonce' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%block = alloca i64 1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 36 'alloca' 'block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%block_nonce_addr = getelementptr i8 %block_nonce, i64 0, i64 12"   --->   Operation 37 'getelementptr' 'block_nonce_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%block_nonce_addr_1 = getelementptr i8 %block_nonce, i64 0, i64 13"   --->   Operation 38 'getelementptr' 'block_nonce_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%block_nonce_addr_2 = getelementptr i8 %block_nonce, i64 0, i64 14"   --->   Operation 39 'getelementptr' 'block_nonce_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%block_nonce_addr_3 = getelementptr i8 %block_nonce, i64 0, i64 15"   --->   Operation 40 'getelementptr' 'block_nonce_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i64 %plaintext_length_read" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 41 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.99ns)   --->   "%xor_ln23 = xor i64 %plaintext_length_read, i64 18446744073709551615" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 42 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.99ns)   --->   "%xor_ln24 = xor i32 %trunc_ln23, i32 4294967295" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 43 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln23 = store i64 %xor_ln23, i64 %indvars_iv6" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 44 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln23 = store i64 0, i64 %i" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 45 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 46 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.28>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%i_4 = load i64 %i" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 47 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.77ns)   --->   "%icmp_ln23_1 = icmp_ult  i64 %i_4, i64 %plaintext_length_read" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 48 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23_1, void %for.end.loopexit, void %for.body.split" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 49 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i64 %i_4" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 50 'trunc' 'trunc_ln24' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (3.52ns)   --->   "%add_ln24 = add i64 %i_4, i64 %xor_ln23" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 51 'add' 'add_ln24' <Predicate = (icmp_ln23_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (2.77ns)   --->   "%icmp_ln24 = icmp_ugt  i64 %add_ln24, i64 18446744073709551599" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 52 'icmp' 'icmp_ln24' <Predicate = (icmp_ln23_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (2.55ns)   --->   "%add_ln24_3 = add i32 %trunc_ln24, i32 %xor_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 53 'add' 'add_ln24_3' <Predicate = (icmp_ln23_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%xor_ln24_1 = xor i32 %add_ln24_3, i32 4294967295" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 54 'xor' 'xor_ln24_1' <Predicate = (icmp_ln23_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %icmp_ln24, i32 %xor_ln24_1, i32 16" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 55 'select' 'select_ln24' <Predicate = (icmp_ln23_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (3.52ns)   --->   "%add_ln24_1 = add i64 %ciphertext_read, i64 %i_4" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 56 'add' 'add_ln24_1' <Predicate = (icmp_ln23_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (3.52ns)   --->   "%add_ln24_2 = add i64 %plaintext_read, i64 %i_4" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 57 'add' 'add_ln24_2' <Predicate = (icmp_ln23_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.77ns)   --->   "%icmp_ln25 = icmp_ne  i64 %i_4, i64 %plaintext_length_read" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 58 'icmp' 'icmp_ln25' <Predicate = (icmp_ln23_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [hw-impl/src/pynqrypt.cpp:31]   --->   Operation 59 'ret' 'ret_ln31' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%indvars_iv6_load_1 = load i64 %indvars_iv6" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 60 'load' 'indvars_iv6_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.77ns)   --->   "%icmp_ln23 = icmp_ugt  i64 %indvars_iv6_load_1, i64 18446744073709551599" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 61 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%xor_ln23_1 = xor i64 %indvars_iv6_load_1, i64 18446744073709551615" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 62 'xor' 'xor_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln23 = select i1 %icmp_ln23, i64 %xor_ln23_1, i64 16" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 63 'select' 'select_ln23' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 64 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.58ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %post-loop-memcpy-expansion1, void %loop-memcpy-expansion2.preheader" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 65 'br' 'br_ln25' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln24_2" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 66 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 67 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 67 'readreq' 'empty' <Predicate = (icmp_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 68 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 68 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 69 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 69 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 70 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 71 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 72 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 73 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln24 = call void @ctr_encrypt_Pipeline_1, i8 %gmem, i64 %add_ln24_2, i8 %block, i64 %select_ln23" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 74 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.58>
ST_11 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln24 = call void @ctr_encrypt_Pipeline_1, i8 %gmem, i64 %add_ln24_2, i8 %block, i64 %select_ln23" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 75 'call' 'call_ln24' <Predicate = (icmp_ln25)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 76 [1/1] (1.58ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion1"   --->   Operation 76 'br' 'br_ln0' <Predicate = (icmp_ln25)> <Delay = 1.58>
ST_11 : Operation 77 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ctr_encrypt_Pipeline_2, i8 %this_nonce, i8 %block_nonce"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ctr_encrypt_Pipeline_2, i8 %this_nonce, i8 %block_nonce"   --->   Operation 78 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i_4, i32 28, i32 35" [hw-impl/src/pynqrypt.cpp:37]   --->   Operation 79 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (2.32ns)   --->   "%store_ln37 = store i8 %trunc_ln2, i4 %block_nonce_addr" [hw-impl/src/pynqrypt.cpp:37]   --->   Operation 80 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i_4, i32 20, i32 27" [hw-impl/src/pynqrypt.cpp:38]   --->   Operation 81 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (2.32ns)   --->   "%store_ln38 = store i8 %trunc_ln3, i4 %block_nonce_addr_1" [hw-impl/src/pynqrypt.cpp:38]   --->   Operation 82 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i_4, i32 12, i32 19" [hw-impl/src/pynqrypt.cpp:39]   --->   Operation 83 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (2.32ns)   --->   "%store_ln39 = store i8 %trunc_ln4, i4 %block_nonce_addr_2" [hw-impl/src/pynqrypt.cpp:39]   --->   Operation 84 'store' 'store_ln39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i_4, i32 4, i32 11" [hw-impl/src/pynqrypt.cpp:40]   --->   Operation 85 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 86 [1/1] (2.32ns)   --->   "%store_ln40 = store i8 %trunc_ln5, i4 %block_nonce_addr_3" [hw-impl/src/pynqrypt.cpp:40]   --->   Operation 86 'store' 'store_ln40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln27 = call void @aes_encrypt_block, i8 %pynqrypt_round_keys, i8 %block_nonce, i8 %crypto_aes_sbox" [hw-impl/src/pynqrypt.cpp:27]   --->   Operation 87 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln27 = call void @aes_encrypt_block, i8 %pynqrypt_round_keys, i8 %block_nonce, i8 %crypto_aes_sbox" [hw-impl/src/pynqrypt.cpp:27]   --->   Operation 88 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 4.36>
ST_17 : Operation 89 [2/2] (4.36ns)   --->   "%call_ln23 = call void @ctr_encrypt_Pipeline_loop_ctr_xor_block, i64 %select_ln23, i8 %block_nonce, i8 %block" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 89 'call' 'call_ln23' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%icmp_ln25_pr = phi i1 0, void %for.body.split, i1 %icmp_ln25, void %loop-memcpy-expansion2.preheader" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 90 'phi' 'icmp_ln25_pr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln23 = call void @ctr_encrypt_Pipeline_loop_ctr_xor_block, i64 %select_ln23, i8 %block_nonce, i8 %block" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 91 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln25_pr, void %for.inc, void %loop-memcpy-expansion.preheader" [hw-impl/src/pynqrypt.cpp:29]   --->   Operation 92 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 93 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln24_1" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 93 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln25_pr)> <Delay = 0.00>
ST_18 : Operation 94 [1/1] (7.30ns)   --->   "%empty_33 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i8 %gmem_addr_1, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 94 'writereq' 'empty_33' <Predicate = (icmp_ln25_pr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 95 [2/2] (0.00ns)   --->   "%call_ln24 = call void @ctr_encrypt_Pipeline_4, i8 %gmem, i64 %add_ln24_1, i8 %block, i64 %select_ln23" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 95 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln24 = call void @ctr_encrypt_Pipeline_4, i8 %gmem, i64 %add_ln24_1, i8 %block, i64 %select_ln23" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 96 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 97 [5/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 97 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 98 [4/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 98 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 99 [3/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 99 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 100 [2/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 100 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 101 [1/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i8 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 101 'writeresp' 'empty_34' <Predicate = (icmp_ln25_pr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 102 'br' 'br_ln23' <Predicate = (icmp_ln25_pr)> <Delay = 0.00>
ST_25 : Operation 103 [1/1] (0.00ns)   --->   "%indvars_iv6_load = load i64 %indvars_iv6" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 103 'load' 'indvars_iv6_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 104 [1/1] (3.52ns)   --->   "%i_5 = add i64 %i_4, i64 16" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 104 'add' 'i_5' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 105 [1/1] (3.52ns)   --->   "%add_ln23 = add i64 %indvars_iv6_load, i64 16" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 105 'add' 'add_ln23' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln23 = store i64 %add_ln23, i64 %indvars_iv6" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 106 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_25 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln23 = store i64 %i_5, i64 %i" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 107 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_25 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 108 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.21ns
The critical path consists of the following:
	fifo read operation ('plaintext_length_read') on port 'plaintext_length' [15]  (3.63 ns)
	'xor' operation ('xor_ln23', hw-impl/src/pynqrypt.cpp:23) [24]  (0.99 ns)
	'store' operation ('store_ln23', hw-impl/src/pynqrypt.cpp:23) of variable 'xor_ln23', hw-impl/src/pynqrypt.cpp:23 on local variable 'indvars_iv6' [26]  (1.59 ns)

 <State 2>: 7.29ns
The critical path consists of the following:
	'load' operation ('i', hw-impl/src/pynqrypt.cpp:24) on local variable 'i' [30]  (0 ns)
	'add' operation ('add_ln24', hw-impl/src/pynqrypt.cpp:24) [40]  (3.52 ns)
	'icmp' operation ('icmp_ln24', hw-impl/src/pynqrypt.cpp:24) [41]  (2.78 ns)
	'select' operation ('select_ln24', hw-impl/src/pynqrypt.cpp:24) [44]  (0.993 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', hw-impl/src/pynqrypt.cpp:24) [50]  (0 ns)
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:24) on port 'gmem' (hw-impl/src/pynqrypt.cpp:24) [51]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:24) on port 'gmem' (hw-impl/src/pynqrypt.cpp:24) [51]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:24) on port 'gmem' (hw-impl/src/pynqrypt.cpp:24) [51]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:24) on port 'gmem' (hw-impl/src/pynqrypt.cpp:24) [51]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:24) on port 'gmem' (hw-impl/src/pynqrypt.cpp:24) [51]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:24) on port 'gmem' (hw-impl/src/pynqrypt.cpp:24) [51]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', hw-impl/src/pynqrypt.cpp:24) on port 'gmem' (hw-impl/src/pynqrypt.cpp:24) [51]  (7.3 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('icmp_ln25_pr', hw-impl/src/pynqrypt.cpp:25) with incoming values : ('icmp_ln25', hw-impl/src/pynqrypt.cpp:25) [55]  (1.59 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln37', hw-impl/src/pynqrypt.cpp:37) of variable 'trunc_ln2', hw-impl/src/pynqrypt.cpp:37 on array 'block_nonce', hw-impl/src/pynqrypt.cpp:20 [58]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln39', hw-impl/src/pynqrypt.cpp:39) of variable 'trunc_ln4', hw-impl/src/pynqrypt.cpp:39 on array 'block_nonce', hw-impl/src/pynqrypt.cpp:20 [62]  (2.32 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ln23', hw-impl/src/pynqrypt.cpp:23) to 'ctr_encrypt_Pipeline_loop_ctr_xor_block' [66]  (4.36 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', hw-impl/src/pynqrypt.cpp:24) [69]  (0 ns)
	bus request operation ('empty_33', hw-impl/src/pynqrypt.cpp:24) on port 'gmem' (hw-impl/src/pynqrypt.cpp:24) [70]  (7.3 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_34', hw-impl/src/pynqrypt.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt.cpp:23) [72]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_34', hw-impl/src/pynqrypt.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt.cpp:23) [72]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_34', hw-impl/src/pynqrypt.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt.cpp:23) [72]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_34', hw-impl/src/pynqrypt.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt.cpp:23) [72]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_34', hw-impl/src/pynqrypt.cpp:23) on port 'gmem' (hw-impl/src/pynqrypt.cpp:23) [72]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
