Running: /home/ashley/Downloads/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ashley/Documents/M152A/CSM152ALab1_505308582/FPCVT_tb_isim_beh.exe -prj /home/ashley/Documents/M152A/CSM152ALab1_505308582/FPCVT_tb_beh.prj work.FPCVT_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ashley/Documents/M152A/CSM152ALab1_505308582/FPCVT.v" into library work
Analyzing Verilog file "/home/ashley/Documents/M152A/CSM152ALab1_505308582/testbench_505308582.v" into library work
Analyzing Verilog file "/home/ashley/Downloads/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82984 KB
Fuse CPU Usage: 850 ms
Compiling module SignedMagnitude
Compiling module PriorityEncoder
Compiling module Round
Compiling module FPCVT
Compiling module FPCVT_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable /home/ashley/Documents/M152A/CSM152ALab1_505308582/FPCVT_tb_isim_beh.exe
Fuse Memory Usage: 1167460 KB
Fuse CPU Usage: 870 ms
GCC CPU Usage: 560 ms
