// Seed: 1502912345
module module_0;
  wire id_1 = id_1;
  assign module_1.id_8 = 0;
  localparam id_2 = id_1;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output logic id_2,
    output tri1 id_3,
    input wand id_4,
    input tri0 id_5,
    input supply1 id_6,
    output uwire id_7,
    output tri1 id_8,
    output supply1 id_9,
    output tri1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input supply0 id_13
);
  assign id_1 = 1;
  wire id_15;
  wire id_16;
  always assert (1'b0) id_2 <= ~-1;
  if (1) logic [7:0] id_17;
  else wire id_18;
  module_0 modCall_1 ();
  assign id_9 = id_11;
  uwire id_19 = 1'b0;
  wire  id_20;
  assign id_17[-1] = id_17[1];
  id_21(
      -1'b0
  );
  wire id_22;
  wire id_23, id_24;
  assign id_2 = 1;
  wire id_25;
endmodule
