Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: asic_core.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "asic_core.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "asic_core"
Output Format                      : NGC
Target Device                      : xc6slx4-2-cpg196

---- Source Options
Top Module Name                    : asic_core
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld\asic_core.v" into library work
Parsing verilog file "memory_switch.v" included at line 2.
Parsing module <memory_switch>.
Parsing verilog file "k_generator.v" included at line 3.
Parsing module <k_generator>.
Parsing verilog file "logic_module.v" included at line 4.
Parsing verilog file "func_t1.v" included at line 2.
Parsing verilog file "func_sigma1.v" included at line 2.
Parsing verilog file "right_cyclic_shift.v" included at line 2.
Parsing module <right_cyclic_shift>.
Parsing module <func_sigma1>.
Parsing verilog file "func_ch.v" included at line 3.
Parsing module <func_ch>.
Parsing module <func_t1>.
Parsing verilog file "func_t2.v" included at line 3.
Parsing verilog file "func_sigma0.v" included at line 2.
Parsing verilog file "right_cyclic_shift.v" included at line 2.
Parsing module <func_sigma0>.
Parsing verilog file "func_Ma.v" included at line 3.
Parsing module <func_Ma>.
Parsing module <func_t2>.
Parsing module <logic_module>.
Parsing module <asic_core>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <asic_core>.

Elaborating module <k_generator>.

Elaborating module <memory_switch>.
WARNING:HDLCompiler:604 - "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld\asic_core.v" Line 76: Module instantiation should have an instance name

Elaborating module <logic_module>.

Elaborating module <func_t1>.

Elaborating module <func_sigma1>.

Elaborating module <right_cyclic_shift(N=6)>.

Elaborating module <right_cyclic_shift(N=11)>.

Elaborating module <right_cyclic_shift(N=25)>.

Elaborating module <func_ch>.

Elaborating module <func_t2>.

Elaborating module <func_sigma0>.

Elaborating module <right_cyclic_shift(N=2)>.

Elaborating module <right_cyclic_shift(N=13)>.

Elaborating module <right_cyclic_shift(N=22)>.

Elaborating module <func_Ma>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <asic_core>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld\asic_core.v".
    Summary:
	no macro.
Unit <asic_core> synthesized.

Synthesizing Unit <k_generator>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld/k_generator.v".
    Found 64x32-bit Read Only RAM for signal <tmp_K>
    Summary:
	inferred   1 RAM(s).
Unit <k_generator> synthesized.

Synthesizing Unit <memory_switch>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld/memory_switch.v".
    Found 32-bit register for signal <out_B>.
    Found 32-bit register for signal <out_C>.
    Found 32-bit register for signal <out_D>.
    Found 32-bit register for signal <out_E>.
    Found 32-bit register for signal <out_F>.
    Found 32-bit register for signal <out_G>.
    Found 32-bit register for signal <out_H>.
    Found 32-bit register for signal <out_A>.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <memory_switch> synthesized.

Synthesizing Unit <logic_module>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld/logic_module.v".
    Found 32-bit adder for signal <out_E> created at line 59.
    Found 32-bit adder for signal <out_A> created at line 60.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <logic_module> synthesized.

Synthesizing Unit <func_t1>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld/func_t1.v".
    Found 32-bit adder for signal <n0019> created at line 42.
    Found 32-bit adder for signal <n0022> created at line 42.
    Found 32-bit adder for signal <n0025> created at line 42.
    Found 32-bit adder for signal <func> created at line 42.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <func_t1> synthesized.

Synthesizing Unit <func_sigma1>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld/func_sigma1.v".
    Summary:
Unit <func_sigma1> synthesized.

Synthesizing Unit <right_cyclic_shift_1>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld/right_cyclic_shift.v".
        N = 6
    Summary:
	no macro.
Unit <right_cyclic_shift_1> synthesized.

Synthesizing Unit <right_cyclic_shift_2>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld/right_cyclic_shift.v".
        N = 11
    Summary:
	no macro.
Unit <right_cyclic_shift_2> synthesized.

Synthesizing Unit <right_cyclic_shift_3>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld/right_cyclic_shift.v".
        N = 25
    Summary:
	no macro.
Unit <right_cyclic_shift_3> synthesized.

Synthesizing Unit <func_ch>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld/func_ch.v".
    Summary:
Unit <func_ch> synthesized.

Synthesizing Unit <func_t2>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld/func_t2.v".
    Found 32-bit adder for signal <func> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <func_t2> synthesized.

Synthesizing Unit <func_sigma0>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld/func_sigma0.v".
    Summary:
Unit <func_sigma0> synthesized.

Synthesizing Unit <right_cyclic_shift_4>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld/right_cyclic_shift.v".
        N = 2
    Summary:
	no macro.
Unit <right_cyclic_shift_4> synthesized.

Synthesizing Unit <right_cyclic_shift_5>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld/right_cyclic_shift.v".
        N = 13
    Summary:
	no macro.
Unit <right_cyclic_shift_5> synthesized.

Synthesizing Unit <right_cyclic_shift_6>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld/right_cyclic_shift.v".
        N = 22
    Summary:
	no macro.
Unit <right_cyclic_shift_6> synthesized.

Synthesizing Unit <func_Ma>.
    Related source file is "C:\Users\Professional\Desktop\XilinxVerilogAsicSha256\Helloworld\HelloWorld/func_Ma.v".
    Summary:
Unit <func_Ma> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x32-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 7
 32-bit adder                                          : 7
# Registers                                            : 8
 32-bit register                                       : 8
# Multiplexers                                         : 8
 32-bit 2-to-1 multiplexer                             : 8
# Xors                                                 : 7
 32-bit xor2                                           : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <func_t1>.
	The following adders/subtractors are grouped into adder tree <Madd_func1> :
 	<Madd_n0019> in block <func_t1>, 	<Madd_n0022> in block <func_t1>, 	<Madd_n0025> in block <func_t1>, 	<Madd_func> in block <func_t1>.
Unit <func_t1> synthesized (advanced).

Synthesizing (advanced) Unit <k_generator>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tmp_K> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 32-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <round_n>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <tmp_K>         |          |
    -----------------------------------------------------------------------
Unit <k_generator> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x32-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 3
# Adder Trees                                          : 1
 32-bit / 5-inputs adder tree                          : 1
# Registers                                            : 256
 Flip-Flops                                            : 256
# Multiplexers                                         : 8
 32-bit 2-to-1 multiplexer                             : 8
# Xors                                                 : 7
 32-bit xor2                                           : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <asic_core> ...

Optimizing unit <memory_switch> ...

Optimizing unit <logic_module> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block asic_core, actual ratio is 33.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 256
 Flip-Flops                                            : 256

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : asic_core.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 893
#      GND                         : 1
#      LUT2                        : 32
#      LUT3                        : 480
#      LUT4                        : 94
#      LUT5                        : 2
#      LUT6                        : 32
#      MUXCY                       : 124
#      XORCY                       : 128
# FlipFlops/Latches                : 256
#      FD                          : 256
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 551
#      IBUF                        : 295
#      OBUF                        : 256

Device utilization summary:
---------------------------

Selected Device : 6slx4cpg196-2 


Slice Logic Utilization: 
 Number of Slice Registers:             256  out of   4800     5%  
 Number of Slice LUTs:                  640  out of   2400    26%  
    Number used as Logic:               640  out of   2400    26%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    641
   Number with an unused Flip Flop:     385  out of    641    60%  
   Number with an unused LUT:             1  out of    641     0%  
   Number of fully used LUT-FF pairs:   255  out of    641    39%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         552
 Number of bonded IOBs:                 552  out of    106   520% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 256   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.644ns (Maximum Frequency: 93.948MHz)
   Minimum input arrival time before clock: 10.162ns
   Maximum output required time after clock: 13.227ns
   Maximum combinational path delay: 12.745ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.644ns (frequency: 93.948MHz)
  Total number of paths / destination ports: 9493337 / 256
-------------------------------------------------------------------------
Delay:               10.644ns (Levels of Logic = 39)
  Source:            mem/out_E_11 (FF)
  Destination:       mem/out_A_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: mem/out_E_11 to mem/out_A_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.525   1.138  mem/out_E_11 (mem/out_E_11)
     LUT3:I0->O            1   0.235   0.790  _i000001/t1/wire_sigma1<0>1 (_i000001/t1/wire_sigma1<0>)
     LUT3:I1->O            1   0.250   0.682  _i000001/ADDERTREE_INTERNAL_Madd1 (_i000001/ADDERTREE_INTERNAL_Madd1)
     LUT4:I3->O            1   0.254   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_lut<0>1 (_i000001/ADDERTREE_INTERNAL_Madd1_lut<0>1)
     MUXCY:S->O            1   0.215   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_0 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>1)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_1 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_2 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_3 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_4 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_5 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_6 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_7 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_8 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>9)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_9 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>10)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_10 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_11 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_12 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_13 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>14)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_14 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_15 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_16 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>17)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_17 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>18)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_18 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>19)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_19 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>20)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_20 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>21)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_21 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>22)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_22 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>23)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_23 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>24)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_24 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>25)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_25 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>26)
     XORCY:CI->O           2   0.206   0.726  _i000001/ADDERTREE_INTERNAL_Madd1_xor<0>_26 (_i000001/ADDERTREE_INTERNAL_Madd_271)
     LUT3:I2->O            1   0.254   0.682  _i000001/ADDERTREE_INTERNAL_Madd327 (_i000001/ADDERTREE_INTERNAL_Madd327)
     LUT4:I3->O            1   0.254   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_lut<0>28 (_i000001/ADDERTREE_INTERNAL_Madd3_lut<0>28)
     MUXCY:S->O            1   0.215   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_27 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>28)
     XORCY:CI->O           3   0.206   0.766  _i000001/ADDERTREE_INTERNAL_Madd3_xor<0>_28 (_i000001/ADDERTREE_INTERNAL_Madd_293)
     LUT3:I2->O            1   0.254   0.682  _i000001/Madd_out_A29 (_i000001/Madd_out_A29)
     LUT4:I3->O            1   0.254   0.000  _i000001/Madd_out_A_lut<0>30 (_i000001/Madd_out_A_lut<0>30)
     MUXCY:S->O            0   0.215   0.000  _i000001/Madd_out_A_cy<0>_29 (_i000001/Madd_out_A_cy<0>30)
     XORCY:CI->O           2   0.206   0.726  _i000001/Madd_out_A_xor<0>_30 (out_A_31_OBUF)
     LUT3:I2->O            1   0.254   0.000  mem/Mmux_in_A_2[31]_in_A_1[31]_mux_2_OUT251 (mem/in_A_2[31]_in_A_1[31]_mux_2_OUT<31>)
     FD:D                      0.074          mem/out_A_31
    ----------------------------------------
    Total                     10.644ns (4.452ns logic, 6.192ns route)
                                       (41.8% logic, 58.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 429094 / 256
-------------------------------------------------------------------------
Offset:              10.162ns (Levels of Logic = 38)
  Source:            round_n<3> (PAD)
  Destination:       mem/out_A_31 (FF)
  Destination Clock: clk rising

  Data Path: round_n<3> to mem/out_A_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.328   1.975  round_n_3_IBUF (round_n_3_IBUF)
     LUT6:I0->O            2   0.254   0.954  k_gen/Mram_tmp_K110 (k_wire<0>)
     LUT3:I0->O            1   0.235   0.682  _i000001/ADDERTREE_INTERNAL_Madd3 (_i000001/ADDERTREE_INTERNAL_Madd3)
     LUT4:I3->O            1   0.254   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_lut<0>1 (_i000001/ADDERTREE_INTERNAL_Madd3_lut<0>1)
     MUXCY:S->O            1   0.215   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_0 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>1)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_1 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_2 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_3 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_4 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_5 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_6 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_7 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_8 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>9)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_9 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>10)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_10 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_11 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_12 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_13 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>14)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_14 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_15 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_16 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>17)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_17 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>18)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_18 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>19)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_19 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>20)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_20 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>21)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_21 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>22)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_22 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>23)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_23 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>24)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_24 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>25)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_25 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>26)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_26 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>27)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_27 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>28)
     XORCY:CI->O           3   0.206   0.766  _i000001/ADDERTREE_INTERNAL_Madd3_xor<0>_28 (_i000001/ADDERTREE_INTERNAL_Madd_293)
     LUT3:I2->O            1   0.254   0.682  _i000001/Madd_out_A29 (_i000001/Madd_out_A29)
     LUT4:I3->O            1   0.254   0.000  _i000001/Madd_out_A_lut<0>30 (_i000001/Madd_out_A_lut<0>30)
     MUXCY:S->O            0   0.215   0.000  _i000001/Madd_out_A_cy<0>_29 (_i000001/Madd_out_A_cy<0>30)
     XORCY:CI->O           2   0.206   0.726  _i000001/Madd_out_A_xor<0>_30 (out_A_31_OBUF)
     LUT3:I2->O            1   0.254   0.000  mem/Mmux_in_A_2[31]_in_A_1[31]_mux_2_OUT251 (mem/in_A_2[31]_in_A_1[31]_mux_2_OUT<31>)
     FD:D                      0.074          mem/out_A_31
    ----------------------------------------
    Total                     10.162ns (4.377ns logic, 5.785ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9493337 / 256
-------------------------------------------------------------------------
Offset:              13.227ns (Levels of Logic = 39)
  Source:            mem/out_E_11 (FF)
  Destination:       out_A<31> (PAD)
  Source Clock:      clk rising

  Data Path: mem/out_E_11 to out_A<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.525   1.138  mem/out_E_11 (mem/out_E_11)
     LUT3:I0->O            1   0.235   0.790  _i000001/t1/wire_sigma1<0>1 (_i000001/t1/wire_sigma1<0>)
     LUT3:I1->O            1   0.250   0.682  _i000001/ADDERTREE_INTERNAL_Madd1 (_i000001/ADDERTREE_INTERNAL_Madd1)
     LUT4:I3->O            1   0.254   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_lut<0>1 (_i000001/ADDERTREE_INTERNAL_Madd1_lut<0>1)
     MUXCY:S->O            1   0.215   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_0 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>1)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_1 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_2 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_3 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_4 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_5 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_6 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_7 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_8 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>9)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_9 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>10)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_10 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_11 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_12 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_13 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>14)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_14 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_15 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_16 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>17)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_17 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>18)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_18 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>19)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_19 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>20)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_20 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>21)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_21 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>22)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_22 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>23)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_23 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>24)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_24 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>25)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd1_cy<0>_25 (_i000001/ADDERTREE_INTERNAL_Madd1_cy<0>26)
     XORCY:CI->O           2   0.206   0.726  _i000001/ADDERTREE_INTERNAL_Madd1_xor<0>_26 (_i000001/ADDERTREE_INTERNAL_Madd_271)
     LUT3:I2->O            1   0.254   0.682  _i000001/ADDERTREE_INTERNAL_Madd327 (_i000001/ADDERTREE_INTERNAL_Madd327)
     LUT4:I3->O            1   0.254   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_lut<0>28 (_i000001/ADDERTREE_INTERNAL_Madd3_lut<0>28)
     MUXCY:S->O            1   0.215   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_27 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>28)
     XORCY:CI->O           3   0.206   0.766  _i000001/ADDERTREE_INTERNAL_Madd3_xor<0>_28 (_i000001/ADDERTREE_INTERNAL_Madd_293)
     LUT3:I2->O            1   0.254   0.682  _i000001/Madd_out_A29 (_i000001/Madd_out_A29)
     LUT4:I3->O            1   0.254   0.000  _i000001/Madd_out_A_lut<0>30 (_i000001/Madd_out_A_lut<0>30)
     MUXCY:S->O            0   0.215   0.000  _i000001/Madd_out_A_cy<0>_29 (_i000001/Madd_out_A_cy<0>30)
     XORCY:CI->O           2   0.206   0.725  _i000001/Madd_out_A_xor<0>_30 (out_A_31_OBUF)
     OBUF:I->O                 2.912          out_A_31_OBUF (out_A<31>)
    ----------------------------------------
    Total                     13.227ns (7.036ns logic, 6.191ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 428582 / 64
-------------------------------------------------------------------------
Delay:               12.745ns (Levels of Logic = 38)
  Source:            round_n<3> (PAD)
  Destination:       out_A<31> (PAD)

  Data Path: round_n<3> to out_A<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   1.328   1.975  round_n_3_IBUF (round_n_3_IBUF)
     LUT6:I0->O            2   0.254   0.954  k_gen/Mram_tmp_K110 (k_wire<0>)
     LUT3:I0->O            1   0.235   0.682  _i000001/ADDERTREE_INTERNAL_Madd3 (_i000001/ADDERTREE_INTERNAL_Madd3)
     LUT4:I3->O            1   0.254   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_lut<0>1 (_i000001/ADDERTREE_INTERNAL_Madd3_lut<0>1)
     MUXCY:S->O            1   0.215   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_0 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>1)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_1 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_2 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_3 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_4 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_5 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_6 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_7 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_8 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>9)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_9 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>10)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_10 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_11 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_12 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_13 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>14)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_14 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_15 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_16 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>17)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_17 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>18)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_18 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>19)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_19 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>20)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_20 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>21)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_21 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>22)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_22 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>23)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_23 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>24)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_24 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>25)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_25 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>26)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_26 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>27)
     MUXCY:CI->O           1   0.023   0.000  _i000001/ADDERTREE_INTERNAL_Madd3_cy<0>_27 (_i000001/ADDERTREE_INTERNAL_Madd3_cy<0>28)
     XORCY:CI->O           3   0.206   0.766  _i000001/ADDERTREE_INTERNAL_Madd3_xor<0>_28 (_i000001/ADDERTREE_INTERNAL_Madd_293)
     LUT3:I2->O            1   0.254   0.682  _i000001/Madd_out_A29 (_i000001/Madd_out_A29)
     LUT4:I3->O            1   0.254   0.000  _i000001/Madd_out_A_lut<0>30 (_i000001/Madd_out_A_lut<0>30)
     MUXCY:S->O            0   0.215   0.000  _i000001/Madd_out_A_cy<0>_29 (_i000001/Madd_out_A_cy<0>30)
     XORCY:CI->O           2   0.206   0.725  _i000001/Madd_out_A_xor<0>_30 (out_A_31_OBUF)
     OBUF:I->O                 2.912          out_A_31_OBUF (out_A<31>)
    ----------------------------------------
    Total                     12.745ns (6.961ns logic, 5.784ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.644|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.14 secs
 
--> 

Total memory usage is 4486140 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

