

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        4 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2e2a2126a76712faffefaccb9120491a  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=wsm5_gpu.f.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP "
Parsing file _cuobjdump_complete_output_1p8JdY
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii : hostFun 0x0x41b110, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zplf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zplf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zplf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zplf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zplf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmlf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmlf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmlf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmlf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmlf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zdvf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zdvf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zdvf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zdvf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zdvf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmif6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmif6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmif6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmif6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmif6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3maxf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3maxf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3maxf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3maxf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3maxf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3minf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3minf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3minf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3minf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3minf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z5trunc6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z5trunc6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5trunc6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z5trunc6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z5trunc6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5trunc6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3log6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3log6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3log6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3log6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3log6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3log6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3exp6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3exp6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3exp6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3exp6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3exp6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3exp6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z4sqrt6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z4sqrt6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z4sqrt6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sqrt6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sqrt6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot14" from 0x0 to 0x8c0
GPGPU-Sim PTX: instruction assembly for function '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8a0 (_1.ptx:614) @%p14 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x910 (_1.ptx:631) @%p15 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9b0 (_1.ptx:663) @%p16 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9d0 (_1.ptx:670) @%p17 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9e0 (_1.ptx:674) @%p18 bra BB14_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9f0 (_1.ptx:679) @%p19 bra BB14_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa38 (_1.ptx:695) @%p20 bra BB14_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa68 (_1.ptx:712) @%p21 bra BB14_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa70 (_1.ptx:713) bra.uni BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xad0 (_1.ptx:742) @%p22 bra BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xad8 (_1.ptx:743) bra.uni BB14_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xe20 (_1.ptx:938) @%p26 bra BB14_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe58 (_1.ptx:949) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xf60 (_1.ptx:1003) @%p29 bra BB14_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xfc8 (_1.ptx:1023) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xff8 (_1.ptx:1036) @%p31 bra BB14_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1000 (_1.ptx:1037) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1010 (_1.ptx:1042) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1040 (_1.ptx:1053) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1058 (_1.ptx:1059) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1078 (_1.ptx:1070) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x10b8 (_1.ptx:1086) @%p34 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x10d8 (_1.ptx:1093) @%p35 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10e8 (_1.ptx:1097) @%p36 bra BB14_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x10f8 (_1.ptx:1102) @%p37 bra BB14_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1140 (_1.ptx:1118) @%p38 bra BB14_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1170 (_1.ptx:1135) @%p39 bra BB14_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1178 (_1.ptx:1136) bra.uni BB14_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x11d8 (_1.ptx:1165) @%p40 bra BB14_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x11e0 (_1.ptx:1166) bra.uni BB14_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1528 (_1.ptx:1361) @%p44 bra BB14_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1560 (_1.ptx:1372) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1668 (_1.ptx:1426) @%p47 bra BB14_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x16d0 (_1.ptx:1446) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1700 (_1.ptx:1459) @%p49 bra BB14_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1708 (_1.ptx:1460) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1718 (_1.ptx:1465) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1748 (_1.ptx:1476) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1760 (_1.ptx:1482) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1780 (_1.ptx:1493) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1800 (_1.ptx:1522) @%p53 bra BB14_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1848 (_1.ptx:1539) @%p55 bra BB14_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1880 (_1.ptx:1549) @%p3 bra BB14_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1960 (_1.ptx:1587) @%p56 bra BB14_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1621) @%p57 bra BB14_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (_1.ptx:1629) shl.b64 %rl113, %rl23, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1634) @%p58 bra BB14_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a70 (_1.ptx:1642) add.s64 %rl26, %rl18, %rl113;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1a90 (_1.ptx:1646) @%p59 bra BB14_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_1.ptx:1654) add.s64 %rl27, %rl17, %rl113;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1658) @%p60 bra BB14_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae0 (_1.ptx:1666) add.s32 %r1129, %r1129, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1af0 (_1.ptx:1669) @%p61 bra BB14_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1c50 (_1.ptx:1732) @%p62 bra BB14_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1cb8 (_1.ptx:1755) @%p64 bra BB14_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1e80 (_1.ptx:1841) @%p65 bra BB14_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1fc0 (_1.ptx:1899) @%p4 bra BB14_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1ff8 (_1.ptx:1910) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2100 (_1.ptx:1964) @%p70 bra BB14_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2168 (_1.ptx:1984) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2260 (_1.ptx:2036) @%p72 bra BB14_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2268 (_1.ptx:2039) @%p4 bra BB14_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x22a0 (_1.ptx:2050) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x23a8 (_1.ptx:2104) @%p75 bra BB14_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2410 (_1.ptx:2124) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2430 (_1.ptx:2132) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2470 (_1.ptx:2149) @%p79 bra BB14_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x24a8 (_1.ptx:2160) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x25b0 (_1.ptx:2214) @%p82 bra BB14_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2618 (_1.ptx:2234) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x26f0 (_1.ptx:2281) @%p84 bra BB14_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2720 (_1.ptx:2290) @%p85 bra BB14_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2780 (_1.ptx:2308) @%p86 bra BB14_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x27b0 (_1.ptx:2317) @%p87 bra BB14_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x28c8 (_1.ptx:2365) @%p90 bra BB14_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2900 (_1.ptx:2376) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2a08 (_1.ptx:2430) @%p93 bra BB14_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2a70 (_1.ptx:2450) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2b88 (_1.ptx:2499) @%p95 bra BB14_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2bc8 (_1.ptx:2512) bra.uni BB14_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2c60 (_1.ptx:2546) @%p98 bra BB14_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2c98 (_1.ptx:2557) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2da0 (_1.ptx:2611) @%p101 bra BB14_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2e08 (_1.ptx:2631) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2ee0 (_1.ptx:2671) @%p103 bra BB14_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f28 (_1.ptx:2685) bra.uni BB14_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:2720) @%p106 bra BB14_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3000 (_1.ptx:2731) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3108 (_1.ptx:2785) @%p109 bra BB14_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3170 (_1.ptx:2805) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x33a0 (_1.ptx:2917) @%p111 bra BB14_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x33d8 (_1.ptx:2930) @%p112 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3670 (_1.ptx:3045) @%p6 bra BB14_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b8 (_1.ptx:3144) mov.f32 %f689, %f688;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x38a0 (_1.ptx:3138) @%p113 bra BB14_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_1.ptx:3140) mov.f32 %f676, %f44;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x38c8 (_1.ptx:3147) @%p5 bra BB14_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3930 (_1.ptx:3165) @%p114 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x39b8 (_1.ptx:3187) @%p115 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3a68 (_1.ptx:3224) @%p118 bra BB14_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3aa0 (_1.ptx:3235) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3ba8 (_1.ptx:3289) @%p121 bra BB14_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3c10 (_1.ptx:3309) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3c98 (_1.ptx:3344) @%p125 bra BB14_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3cb0 (_1.ptx:3350) @%p126 bra BB14_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3cc0 (_1.ptx:3354) @%p127 bra BB14_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3cd0 (_1.ptx:3358) @%p128 bra BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3ce0 (_1.ptx:3361) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3cf0 (_1.ptx:3366) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3d00 (_1.ptx:3371) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x3d10 (_1.ptx:3376) @%p129 bra BB14_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x3d20 (_1.ptx:3379) bra.uni BB14_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3d78 (_1.ptx:3407) @%p130 bra BB14_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3d80 (_1.ptx:3408) bra.uni BB14_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3f40 (_1.ptx:3522) @%p133 bra BB14_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3f78 (_1.ptx:3533) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4080 (_1.ptx:3587) @%p136 bra BB14_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x40e8 (_1.ptx:3607) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4370 (_1.ptx:3726) @%p138 bra BB14_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4380 (_1.ptx:3731) @%p139 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x43b0 (_1.ptx:3738) bra.uni BB14_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (_1.ptx:3003) mov.f32 %f680, %f687;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x43f0 (_1.ptx:3750) @%p140 bra BB14_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x44c8 (_1.ptx:3785) @%p141 bra BB14_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x44e0 (_1.ptx:3790) bra.uni BB14_158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x45c8 (_1.ptx:3838) @%p144 bra BB14_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4600 (_1.ptx:3849) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4708 (_1.ptx:3903) @%p147 bra BB14_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4770 (_1.ptx:3923) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4860 (_1.ptx:3971) @%p149 bra BB14_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4898 (_1.ptx:3984) @%p150 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4a70 (_1.ptx:4069) @%p7 bra BB14_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4bf0 (_1.ptx:4139) @%p151 bra BB14_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4c00 (_1.ptx:4144) @%p152 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4c10 (_1.ptx:4147) bra.uni BB14_162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a00 (_1.ptx:4046) ld.global.f32 %f408, [%rl70];
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4cf8 (_1.ptx:4188) @%p153 bra BB14_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (_1.ptx:4265) ld.param.u64 %rl409, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_14];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4f60 (_1.ptx:4294) @%p154 bra BB14_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5120 (_1.ptx:4372) ld.param.u64 %rl406, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_12];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x51c0 (_1.ptx:4399) @!%p8 bra BB14_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5350 (_1.ptx:4472) ld.param.u32 %r1085, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5378 (_1.ptx:4478) @%p155 bra BB14_342;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5568 (_1.ptx:4561) @%p156 bra BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5580 (_1.ptx:4565) @%p157 bra BB14_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5588 (_1.ptx:4566) bra.uni BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x55c0 (_1.ptx:4581) @%p158 bra BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x55d8 (_1.ptx:4585) @%p159 bra BB14_180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x55e0 (_1.ptx:4586) bra.uni BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5638 (_1.ptx:4606) @%p160 bra BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5650 (_1.ptx:4610) @%p161 bra BB14_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x5658 (_1.ptx:4611) bra.uni BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5688 (_1.ptx:4626) @%p164 bra BB14_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x56c0 (_1.ptx:4637) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x57c8 (_1.ptx:4691) @%p167 bra BB14_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5830 (_1.ptx:4711) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x58f0 (_1.ptx:4753) @!%p10 bra BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5908 (_1.ptx:4757) @%p169 bra BB14_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5910 (_1.ptx:4758) bra.uni BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5998 (_1.ptx:4788) @%p172 bra BB14_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x59d0 (_1.ptx:4799) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5ad8 (_1.ptx:4853) @%p175 bra BB14_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5b40 (_1.ptx:4873) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5be0 (_1.ptx:4915) @%p179 bra BB14_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5c18 (_1.ptx:4926) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5d20 (_1.ptx:4980) @%p182 bra BB14_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5d88 (_1.ptx:5000) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5e38 (_1.ptx:5034) @%p184 bra BB14_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5e88 (_1.ptx:5051) bra.uni BB14_210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5f20 (_1.ptx:5085) @%p187 bra BB14_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5f58 (_1.ptx:5096) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x6060 (_1.ptx:5150) @%p190 bra BB14_208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x60c8 (_1.ptx:5170) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x61a8 (_1.ptx:5211) @%p192 bra BB14_212;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x6218 (_1.ptx:5232) bra.uni BB14_218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x62b8 (_1.ptx:5267) @%p195 bra BB14_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x62f0 (_1.ptx:5278) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x63f8 (_1.ptx:5332) @%p198 bra BB14_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x6460 (_1.ptx:5352) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x65c0 (_1.ptx:5426) @%p11 bra BB14_220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x65f8 (_1.ptx:5437) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6700 (_1.ptx:5491) @%p204 bra BB14_222;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x6768 (_1.ptx:5511) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6800 (_1.ptx:5543) @%p11 bra BB14_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6838 (_1.ptx:5554) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6940 (_1.ptx:5608) @%p208 bra BB14_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x69a8 (_1.ptx:5628) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x69f8 (_1.ptx:5648) @%p11 bra BB14_230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6a30 (_1.ptx:5659) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x6b38 (_1.ptx:5713) @%p212 bra BB14_232;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6ba0 (_1.ptx:5733) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x6c00 (_1.ptx:5763) @%p216 bra BB14_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6c18 (_1.ptx:5769) @%p217 bra BB14_240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6c28 (_1.ptx:5773) @%p218 bra BB14_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6c38 (_1.ptx:5777) @%p219 bra BB14_238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6c48 (_1.ptx:5780) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c58 (_1.ptx:5784) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6c70 (_1.ptx:5790) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6c88 (_1.ptx:5796) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6c98 (_1.ptx:5801) @%p220 bra BB14_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6ca8 (_1.ptx:5804) bra.uni BB14_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6d00 (_1.ptx:5832) @%p221 bra BB14_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6d08 (_1.ptx:5833) bra.uni BB14_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ed8 (_1.ptx:5949) @%p224 bra BB14_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x6f10 (_1.ptx:5960) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7018 (_1.ptx:6014) @%p227 bra BB14_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7080 (_1.ptx:6034) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7130 (_1.ptx:6074) @%p229 bra BB14_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7140 (_1.ptx:6077) bra.uni BB14_260;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7188 (_1.ptx:6097) @%p232 bra BB14_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x71c0 (_1.ptx:6108) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x72c8 (_1.ptx:6162) @%p235 bra BB14_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x7330 (_1.ptx:6182) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x73a0 (_1.ptx:6209) @%p239 bra BB14_262;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x73b0 (_1.ptx:6212) bra.uni BB14_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7438 (_1.ptx:6240) @%p240 bra BB14_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x7448 (_1.ptx:6243) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x74e0 (_1.ptx:6272) @%p241 bra BB14_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x7500 (_1.ptx:6279) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7608 (_1.ptx:6340) @%p244 bra BB14_270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x7640 (_1.ptx:6351) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7748 (_1.ptx:6405) @%p247 bra BB14_272;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x77b0 (_1.ptx:6425) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x77e8 (_1.ptx:6441) @%p250 bra BB14_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x77f8 (_1.ptx:6444) bra.uni BB14_276;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7878 (_1.ptx:6468) @%p251 bra BB14_278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x78a8 (_1.ptx:6475) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x78c0 (_1.ptx:6482) @%p253 bra BB14_280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x78d0 (_1.ptx:6485) bra.uni BB14_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7a48 (_1.ptx:6551) @%p254 bra BB14_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7a60 (_1.ptx:6555) bra.uni BB14_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7b18 (_1.ptx:6592) @%p255 bra BB14_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7b40 (_1.ptx:6602) bra.uni BB14_286;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7bd8 (_1.ptx:6637) @%p259 bra BB14_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x7be8 (_1.ptx:6640) bra.uni BB14_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x7ca0 (_1.ptx:6674) @%p260 bra BB14_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x7cd0 (_1.ptx:6685) bra.uni BB14_292;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x7d70 (_1.ptx:6723) @%p264 bra BB14_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x7d80 (_1.ptx:6726) bra.uni BB14_306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x7dc8 (_1.ptx:6745) @%p267 bra BB14_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x7e00 (_1.ptx:6756) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x7f08 (_1.ptx:6810) @%p270 bra BB14_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x7f70 (_1.ptx:6830) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x7fe0 (_1.ptx:6860) @%p274 bra BB14_302;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8018 (_1.ptx:6871) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8120 (_1.ptx:6925) @%p277 bra BB14_304;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8188 (_1.ptx:6945) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8218 (_1.ptx:6980) @%p279 bra BB14_308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8228 (_1.ptx:6983) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8280 (_1.ptx:7005) bra.uni BB14_316;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8290 (_1.ptx:7010) @%p280 bra BB14_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x82b0 (_1.ptx:7015) @%p281 bra BB14_314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x82c0 (_1.ptx:7019) bra.uni BB14_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8348 (_1.ptx:7055) @%p282 bra BB14_326;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8350 (_1.ptx:7057) @%p13 bra BB14_318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8358 (_1.ptx:7058) bra.uni BB14_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x83b8 (_1.ptx:7082) @%p283 bra BB14_320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x83c0 (_1.ptx:7083) bra.uni BB14_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8420 (_1.ptx:7108) @%p284 bra BB14_322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8428 (_1.ptx:7109) bra.uni BB14_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8488 (_1.ptx:7133) @%p285 bra BB14_324;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8490 (_1.ptx:7134) bra.uni BB14_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8608 (_1.ptx:7203) bra.uni BB14_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x8610 (_1.ptx:7206) @%p13 bra BB14_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x8618 (_1.ptx:7207) bra.uni BB14_328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x8680 (_1.ptx:7232) @%p286 bra BB14_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x8688 (_1.ptx:7233) bra.uni BB14_330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x86e8 (_1.ptx:7258) @%p287 bra BB14_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x86f0 (_1.ptx:7259) bra.uni BB14_332;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x8858 (_1.ptx:7335) @%p290 bra BB14_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x8890 (_1.ptx:7346) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x8998 (_1.ptx:7400) @%p293 bra BB14_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x89f8 (_1.ptx:7419) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x8b40 (_1.ptx:7489) @%p295 bra BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x8b58 (_1.ptx:7493) @%p296 bra BB14_340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x8b60 (_1.ptx:7494) bra.uni BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x8c50 (_1.ptx:7549) @%p299 bra BB14_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x8c68 (_1.ptx:7556) @%p300 bra BB14_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x8c98 (_1.ptx:7565) @%p301 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x8dc8 (_1.ptx:7617) @%p302 bra BB14_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_M8Ii6N"
Running: cat _ptx_M8Ii6N | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_XQEr4D
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_XQEr4D --output-file  /dev/null 2> _ptx_M8Ii6Ninfo"
GPGPU-Sim PTX: Kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' : regs=63, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_M8Ii6N _ptx2_XQEr4D _ptx_M8Ii6Ninfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=wsm5.f.cu
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x41b110 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' to stream 0, gridDim= (9,8,1) blockDim = (8,8,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 4608 (ipc= 9.2) sim_rate=1152 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 19:42:36 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(2,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(6,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 197192 (ipc=131.5) sim_rate=39438 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 19:42:37 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(7,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 297102 (ipc=99.0) sim_rate=49517 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 19:42:38 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 395296 (ipc=79.1) sim_rate=56470 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 19:42:39 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 572860 (ipc=95.5) sim_rate=71607 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 19:42:40 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(6,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 614754 (ipc=87.8) sim_rate=68306 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 19:42:41 2018
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 668836 (ipc=83.6) sim_rate=66883 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 19:42:42 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(2,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 724374 (ipc=80.5) sim_rate=65852 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 19:42:43 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(8,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 780682 (ipc=78.1) sim_rate=65056 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 19:42:44 2018
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 836816 (ipc=76.1) sim_rate=64370 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 19:42:45 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(2,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 896730 (ipc=74.7) sim_rate=64052 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 19:42:46 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 988824 (ipc=73.2) sim_rate=65921 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 19:42:47 2018
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 1018578 (ipc=72.8) sim_rate=63661 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 19:42:48 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(3,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 1082714 (ipc=72.2) sim_rate=63689 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 19:42:49 2018
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 1146972 (ipc=71.7) sim_rate=63720 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 19:42:50 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(5,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 1213712 (ipc=71.4) sim_rate=63879 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 19:42:51 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(2,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 1275302 (ipc=70.9) sim_rate=63765 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 19:42:52 2018
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 1341490 (ipc=70.6) sim_rate=63880 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 19:42:53 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(8,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 1414204 (ipc=70.7) sim_rate=64282 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 19:42:54 2018
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 1447352 (ipc=70.6) sim_rate=62928 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 19:42:55 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(6,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 1519336 (ipc=70.7) sim_rate=63305 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 19:42:56 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(5,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 1585982 (ipc=70.5) sim_rate=63439 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 19:42:57 2018
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 1651900 (ipc=70.3) sim_rate=63534 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 19:42:58 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 1718514 (ipc=70.1) sim_rate=63648 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 19:42:59 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(1,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 1786884 (ipc=70.1) sim_rate=63817 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 19:43:00 2018
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 1855452 (ipc=70.0) sim_rate=63981 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 19:43:01 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(3,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 1919790 (ipc=69.8) sim_rate=63993 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 19:43:02 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 1987278 (ipc=69.7) sim_rate=64105 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 19:43:03 2018
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 2056946 (ipc=69.7) sim_rate=64279 (inst/sec) elapsed = 0:0:00:32 / Thu Apr 12 19:43:04 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 2124474 (ipc=69.7) sim_rate=64378 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 19:43:05 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 2190524 (ipc=69.5) sim_rate=64427 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 19:43:06 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(2,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 2270352 (ipc=69.9) sim_rate=64867 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 19:43:07 2018
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 2338743 (ipc=69.8) sim_rate=64965 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 19:43:08 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(7,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 2399513 (ipc=69.6) sim_rate=64851 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 19:43:09 2018
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 2456081 (ipc=69.2) sim_rate=64633 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 19:43:10 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(1,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 2514833 (ipc=68.9) sim_rate=64482 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 19:43:11 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(3,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 2563427 (ipc=68.4) sim_rate=64085 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 19:43:12 2018
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 2611872 (ipc=67.8) sim_rate=63704 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 19:43:13 2018
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 2659889 (ipc=67.3) sim_rate=63330 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 19:43:14 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(7,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 2722156 (ipc=66.4) sim_rate=63305 (inst/sec) elapsed = 0:0:00:43 / Thu Apr 12 19:43:15 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(6,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 2770187 (ipc=66.0) sim_rate=62958 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 19:43:16 2018
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 2815428 (ipc=65.5) sim_rate=62565 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 19:43:17 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(7,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 2881552 (ipc=64.8) sim_rate=62642 (inst/sec) elapsed = 0:0:00:46 / Thu Apr 12 19:43:18 2018
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 2929041 (ipc=64.4) sim_rate=62320 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 19:43:19 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(2,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 2966663 (ipc=63.8) sim_rate=61805 (inst/sec) elapsed = 0:0:00:48 / Thu Apr 12 19:43:20 2018
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 3014500 (ipc=63.5) sim_rate=61520 (inst/sec) elapsed = 0:0:00:49 / Thu Apr 12 19:43:21 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 3061809 (ipc=63.1) sim_rate=61236 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 19:43:22 2018
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 3126405 (ipc=62.5) sim_rate=61302 (inst/sec) elapsed = 0:0:00:51 / Thu Apr 12 19:43:23 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(8,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 3173693 (ipc=62.2) sim_rate=61032 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 19:43:24 2018
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 3210988 (ipc=61.7) sim_rate=60584 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 19:43:25 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(7,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 3252454 (ipc=61.4) sim_rate=60230 (inst/sec) elapsed = 0:0:00:54 / Thu Apr 12 19:43:26 2018
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 3295705 (ipc=61.0) sim_rate=59921 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 19:43:27 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 3361472 (ipc=60.6) sim_rate=60026 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 19:43:28 2018
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 3406205 (ipc=60.3) sim_rate=59757 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 19:43:29 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 3452522 (ipc=60.0) sim_rate=59526 (inst/sec) elapsed = 0:0:00:58 / Thu Apr 12 19:43:30 2018
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 3494697 (ipc=59.7) sim_rate=59232 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 19:43:31 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(1,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 3539311 (ipc=59.5) sim_rate=58988 (inst/sec) elapsed = 0:0:01:00 / Thu Apr 12 19:43:32 2018
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 3582154 (ipc=59.2) sim_rate=58723 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 19:43:33 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 3628465 (ipc=59.0) sim_rate=58523 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 19:43:34 2018
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 3691966 (ipc=58.6) sim_rate=58602 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 19:43:35 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 3733559 (ipc=58.3) sim_rate=58336 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 19:43:36 2018
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 3777763 (ipc=58.1) sim_rate=58119 (inst/sec) elapsed = 0:0:01:05 / Thu Apr 12 19:43:37 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(8,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 3840175 (ipc=57.7) sim_rate=58184 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 19:43:38 2018
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 3884005 (ipc=57.5) sim_rate=57970 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 19:43:39 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 3930266 (ipc=57.4) sim_rate=57798 (inst/sec) elapsed = 0:0:01:08 / Thu Apr 12 19:43:40 2018
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 3996929 (ipc=57.1) sim_rate=57926 (inst/sec) elapsed = 0:0:01:09 / Thu Apr 12 19:43:41 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(6,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 4044125 (ipc=57.0) sim_rate=57773 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 19:43:42 2018
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 4091068 (ipc=56.8) sim_rate=57620 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 19:43:43 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(4,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 4160537 (ipc=56.6) sim_rate=57785 (inst/sec) elapsed = 0:0:01:12 / Thu Apr 12 19:43:44 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(6,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 4208273 (ipc=56.5) sim_rate=57647 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 19:43:45 2018
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 4254137 (ipc=56.3) sim_rate=57488 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 19:43:46 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(8,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 4300206 (ipc=56.2) sim_rate=57336 (inst/sec) elapsed = 0:0:01:15 / Thu Apr 12 19:43:47 2018
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 4349608 (ipc=56.1) sim_rate=57231 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 19:43:48 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 4424179 (ipc=56.0) sim_rate=57456 (inst/sec) elapsed = 0:0:01:17 / Thu Apr 12 19:43:49 2018
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 4471963 (ipc=55.9) sim_rate=57332 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 19:43:50 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(6,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 4535313 (ipc=55.6) sim_rate=57409 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 19:43:51 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(5,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 4585617 (ipc=55.6) sim_rate=57320 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 19:43:52 2018
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 4630183 (ipc=55.5) sim_rate=57162 (inst/sec) elapsed = 0:0:01:21 / Thu Apr 12 19:43:53 2018
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 4678632 (ipc=55.4) sim_rate=57056 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 19:43:54 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 4752268 (ipc=55.3) sim_rate=57256 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 19:43:55 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(6,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 4804548 (ipc=55.2) sim_rate=57197 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 19:43:56 2018
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 4851095 (ipc=55.1) sim_rate=57071 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 19:43:57 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(3,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 4926379 (ipc=55.0) sim_rate=57283 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 19:43:58 2018
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 4974090 (ipc=55.0) sim_rate=57173 (inst/sec) elapsed = 0:0:01:27 / Thu Apr 12 19:43:59 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(4,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 5023430 (ipc=54.9) sim_rate=57084 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 19:44:00 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(5,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 5077114 (ipc=54.9) sim_rate=57046 (inst/sec) elapsed = 0:0:01:29 / Thu Apr 12 19:44:01 2018
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 5123966 (ipc=54.8) sim_rate=56932 (inst/sec) elapsed = 0:0:01:30 / Thu Apr 12 19:44:02 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(7,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 5196167 (ipc=54.7) sim_rate=57100 (inst/sec) elapsed = 0:0:01:31 / Thu Apr 12 19:44:03 2018
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 5223406 (ipc=54.7) sim_rate=56776 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 19:44:04 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(0,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 5302087 (ipc=54.7) sim_rate=57011 (inst/sec) elapsed = 0:0:01:33 / Thu Apr 12 19:44:05 2018
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 5351229 (ipc=54.6) sim_rate=56927 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 19:44:06 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(1,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 5402078 (ipc=54.6) sim_rate=56863 (inst/sec) elapsed = 0:0:01:35 / Thu Apr 12 19:44:07 2018
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 5449556 (ipc=54.5) sim_rate=56766 (inst/sec) elapsed = 0:0:01:36 / Thu Apr 12 19:44:08 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(2,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 5521224 (ipc=54.4) sim_rate=56919 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 19:44:09 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(6,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 5578358 (ipc=54.4) sim_rate=56922 (inst/sec) elapsed = 0:0:01:38 / Thu Apr 12 19:44:10 2018
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 5629594 (ipc=54.4) sim_rate=56864 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 19:44:11 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(3,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 5690734 (ipc=54.5) sim_rate=56907 (inst/sec) elapsed = 0:0:01:40 / Thu Apr 12 19:44:12 2018
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 5747889 (ipc=54.5) sim_rate=56909 (inst/sec) elapsed = 0:0:01:41 / Thu Apr 12 19:44:13 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(6,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 5811602 (ipc=54.6) sim_rate=56976 (inst/sec) elapsed = 0:0:01:42 / Thu Apr 12 19:44:14 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(3,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 5877325 (ipc=54.7) sim_rate=57061 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 19:44:15 2018
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 5949122 (ipc=54.8) sim_rate=57203 (inst/sec) elapsed = 0:0:01:44 / Thu Apr 12 19:44:16 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(1,1,0) tid=(5,1,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(6,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 6054731 (ipc=55.3) sim_rate=57664 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 19:44:17 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 6157711 (ipc=55.7) sim_rate=58091 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 19:44:18 2018
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 6221599 (ipc=56.1) sim_rate=58145 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 19:44:19 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 6341200 (ipc=56.6) sim_rate=58714 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 19:44:20 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(8,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 6475448 (ipc=57.3) sim_rate=59407 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 19:44:21 2018
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 6545177 (ipc=57.7) sim_rate=59501 (inst/sec) elapsed = 0:0:01:50 / Thu Apr 12 19:44:22 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(4,4,0) tid=(3,2,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 6691180 (ipc=58.4) sim_rate=60280 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 19:44:23 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(4,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 6835202 (ipc=59.2) sim_rate=61028 (inst/sec) elapsed = 0:0:01:52 / Thu Apr 12 19:44:24 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(5,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 6987048 (ipc=60.0) sim_rate=61832 (inst/sec) elapsed = 0:0:01:53 / Thu Apr 12 19:44:25 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(4,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 7053585 (ipc=60.3) sim_rate=61873 (inst/sec) elapsed = 0:0:01:54 / Thu Apr 12 19:44:26 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(5,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 7204547 (ipc=61.1) sim_rate=62648 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 19:44:27 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(8,4,0) tid=(2,1,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(8,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 7360337 (ipc=61.9) sim_rate=63451 (inst/sec) elapsed = 0:0:01:56 / Thu Apr 12 19:44:28 2018
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 7441677 (ipc=62.3) sim_rate=63604 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 19:44:29 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(7,7,0) tid=(1,1,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(1,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 7600559 (ipc=63.1) sim_rate=64411 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 19:44:30 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(2,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 7745593 (ipc=63.7) sim_rate=65089 (inst/sec) elapsed = 0:0:01:59 / Thu Apr 12 19:44:31 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 7827313 (ipc=64.2) sim_rate=65227 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 19:44:32 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(5,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(0,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 7986051 (ipc=64.9) sim_rate=66000 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 19:44:33 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(8,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 8060661 (ipc=65.3) sim_rate=66070 (inst/sec) elapsed = 0:0:02:02 / Thu Apr 12 19:44:34 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 8213397 (ipc=66.0) sim_rate=66775 (inst/sec) elapsed = 0:0:02:03 / Thu Apr 12 19:44:35 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(4,5,0) tid=(1,4,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(2,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 8370641 (ipc=66.7) sim_rate=67505 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 19:44:36 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(6,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 8527405 (ipc=67.4) sim_rate=68219 (inst/sec) elapsed = 0:0:02:05 / Thu Apr 12 19:44:37 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(2,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 8607097 (ipc=67.8) sim_rate=68310 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 19:44:38 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,4,0) tid=(1,7,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 8762757 (ipc=68.5) sim_rate=68998 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 19:44:39 2018
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 8845787 (ipc=68.8) sim_rate=69107 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 19:44:40 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(4,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 8999435 (ipc=69.5) sim_rate=69763 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 19:44:41 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(7,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 9079487 (ipc=69.8) sim_rate=69842 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 19:44:42 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(7,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 9157735 (ipc=70.2) sim_rate=69906 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 19:44:43 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(2,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 9308177 (ipc=70.8) sim_rate=70516 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 19:44:44 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(4,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 9437251 (ipc=71.2) sim_rate=70956 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 19:44:45 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(5,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 9485245 (ipc=71.3) sim_rate=70785 (inst/sec) elapsed = 0:0:02:14 / Thu Apr 12 19:44:46 2018
GPGPU-Sim PTX: WARNING (_1.ptx:1828) ** reading undefined register '%f276' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(8,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 9624275 (ipc=71.8) sim_rate=71290 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 19:44:47 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(4,3,0) tid=(1,2,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(7,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 9752947 (ipc=72.2) sim_rate=71712 (inst/sec) elapsed = 0:0:02:16 / Thu Apr 12 19:44:48 2018
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 9828047 (ipc=72.5) sim_rate=71737 (inst/sec) elapsed = 0:0:02:17 / Thu Apr 12 19:44:49 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(7,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(7,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 9954591 (ipc=72.9) sim_rate=72134 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 19:44:50 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 10073996 (ipc=73.3) sim_rate=72474 (inst/sec) elapsed = 0:0:02:19 / Thu Apr 12 19:44:51 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(6,0,0) tid=(3,5,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(2,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 10263563 (ipc=74.1) sim_rate=73311 (inst/sec) elapsed = 0:0:02:20 / Thu Apr 12 19:44:52 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(0,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 10371784 (ipc=74.3) sim_rate=73558 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 19:44:53 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(2,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 10456355 (ipc=74.7) sim_rate=73636 (inst/sec) elapsed = 0:0:02:22 / Thu Apr 12 19:44:54 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 10636929 (ipc=75.4) sim_rate=74384 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 19:44:55 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(1,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 10756003 (ipc=75.7) sim_rate=74694 (inst/sec) elapsed = 0:0:02:24 / Thu Apr 12 19:44:56 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(2,5,0) tid=(2,4,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(4,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 10935321 (ipc=76.5) sim_rate=75416 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 19:44:57 2018
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 11013998 (ipc=76.8) sim_rate=75438 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 19:44:58 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 144500  inst.: 11178983 (ipc=77.4) sim_rate=76047 (inst/sec) elapsed = 0:0:02:27 / Thu Apr 12 19:44:59 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(6,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 11261217 (ipc=77.7) sim_rate=76089 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 19:45:00 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(5,5,0) tid=(3,1,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(6,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 11435425 (ipc=78.3) sim_rate=76747 (inst/sec) elapsed = 0:0:02:29 / Thu Apr 12 19:45:01 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(4,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 11597756 (ipc=78.9) sim_rate=77318 (inst/sec) elapsed = 0:0:02:30 / Thu Apr 12 19:45:02 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(4,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 11689503 (ipc=79.3) sim_rate=77413 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 19:45:03 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(3,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(4,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 11858014 (ipc=79.9) sim_rate=78013 (inst/sec) elapsed = 0:0:02:32 / Thu Apr 12 19:45:04 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(5,5,0) tid=(2,1,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(8,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 12044490 (ipc=80.6) sim_rate=78722 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 19:45:05 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(8,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 150500  inst.: 12197778 (ipc=81.0) sim_rate=79206 (inst/sec) elapsed = 0:0:02:34 / Thu Apr 12 19:45:06 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(6,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 12292811 (ipc=81.4) sim_rate=79308 (inst/sec) elapsed = 0:0:02:35 / Thu Apr 12 19:45:07 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,5,0) tid=(6,2,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(8,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 12439112 (ipc=81.8) sim_rate=79737 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 19:45:08 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 153000  inst.: 12615813 (ipc=82.5) sim_rate=80355 (inst/sec) elapsed = 0:0:02:37 / Thu Apr 12 19:45:09 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(5,4,0) tid=(1,1,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(2,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 154000  inst.: 12785101 (ipc=83.0) sim_rate=80918 (inst/sec) elapsed = 0:0:02:38 / Thu Apr 12 19:45:10 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(2,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 12871947 (ipc=83.3) sim_rate=80955 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 19:45:11 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(4,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 155500  inst.: 13024987 (ipc=83.8) sim_rate=81406 (inst/sec) elapsed = 0:0:02:40 / Thu Apr 12 19:45:12 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(5,6,0) tid=(5,4,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(8,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 156500  inst.: 13217978 (ipc=84.5) sim_rate=82099 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 19:45:13 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(6,4,0) tid=(1,4,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(3,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 13377145 (ipc=84.9) sim_rate=82574 (inst/sec) elapsed = 0:0:02:42 / Thu Apr 12 19:45:14 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(0,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 158000  inst.: 13456815 (ipc=85.2) sim_rate=82557 (inst/sec) elapsed = 0:0:02:43 / Thu Apr 12 19:45:15 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(4,3,0) tid=(5,1,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(4,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 13626612 (ipc=85.7) sim_rate=83089 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 19:45:16 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(3,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 160000  inst.: 13806088 (ipc=86.3) sim_rate=83673 (inst/sec) elapsed = 0:0:02:45 / Thu Apr 12 19:45:17 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(6,6,0) tid=(3,6,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(7,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 161000  inst.: 13969598 (ipc=86.8) sim_rate=84154 (inst/sec) elapsed = 0:0:02:46 / Thu Apr 12 19:45:18 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(2,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 162000  inst.: 14119307 (ipc=87.2) sim_rate=84546 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 19:45:19 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(3,5,0) tid=(4,6,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 163000  inst.: 14277252 (ipc=87.6) sim_rate=84983 (inst/sec) elapsed = 0:0:02:48 / Thu Apr 12 19:45:20 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(7,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(2,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 14462355 (ipc=88.2) sim_rate=85576 (inst/sec) elapsed = 0:0:02:49 / Thu Apr 12 19:45:21 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(5,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 164500  inst.: 14528511 (ipc=88.3) sim_rate=85461 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 19:45:22 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(2,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 165500  inst.: 14716686 (ipc=88.9) sim_rate=86062 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 19:45:23 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(6,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(7,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 166500  inst.: 14868372 (ipc=89.3) sim_rate=86444 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 19:45:24 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(6,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(0,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 15042363 (ipc=89.8) sim_rate=86950 (inst/sec) elapsed = 0:0:02:53 / Thu Apr 12 19:45:25 2018
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 15116594 (ipc=90.0) sim_rate=86876 (inst/sec) elapsed = 0:0:02:54 / Thu Apr 12 19:45:26 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(8,4,0) tid=(6,1,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(3,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 15313681 (ipc=90.6) sim_rate=87506 (inst/sec) elapsed = 0:0:02:55 / Thu Apr 12 19:45:27 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(5,1,0) tid=(4,2,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(7,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 15464202 (ipc=91.0) sim_rate=87864 (inst/sec) elapsed = 0:0:02:56 / Thu Apr 12 19:45:28 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(4,3,0) tid=(1,3,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 15620204 (ipc=91.3) sim_rate=88249 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 19:45:29 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(8,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 171500  inst.: 15718226 (ipc=91.7) sim_rate=88304 (inst/sec) elapsed = 0:0:02:58 / Thu Apr 12 19:45:30 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(7,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 172500  inst.: 15896592 (ipc=92.2) sim_rate=88807 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 19:45:31 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(2,1,0) tid=(5,5,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(7,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 173500  inst.: 16054692 (ipc=92.5) sim_rate=89192 (inst/sec) elapsed = 0:0:03:00 / Thu Apr 12 19:45:32 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(3,3,0) tid=(6,2,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(6,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 16226070 (ipc=93.0) sim_rate=89646 (inst/sec) elapsed = 0:0:03:01 / Thu Apr 12 19:45:33 2018
GPGPU-Sim uArch: cycles simulated: 175000  inst.: 16300156 (ipc=93.1) sim_rate=89561 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 19:45:34 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(4,3,0) tid=(3,2,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(5,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 16477163 (ipc=93.6) sim_rate=90039 (inst/sec) elapsed = 0:0:03:03 / Thu Apr 12 19:45:35 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(0,3,0) tid=(7,2,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 177000  inst.: 16649325 (ipc=94.1) sim_rate=90485 (inst/sec) elapsed = 0:0:03:04 / Thu Apr 12 19:45:36 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1,3,0) tid=(3,5,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(8,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 16821775 (ipc=94.5) sim_rate=90928 (inst/sec) elapsed = 0:0:03:05 / Thu Apr 12 19:45:37 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(7,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 16984606 (ipc=94.9) sim_rate=91315 (inst/sec) elapsed = 0:0:03:06 / Thu Apr 12 19:45:38 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(8,6,0) tid=(5,4,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(0,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 180000  inst.: 17165268 (ipc=95.4) sim_rate=91792 (inst/sec) elapsed = 0:0:03:07 / Thu Apr 12 19:45:39 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(6,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 180500  inst.: 17256496 (ipc=95.6) sim_rate=91789 (inst/sec) elapsed = 0:0:03:08 / Thu Apr 12 19:45:40 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(5,1,0) tid=(5,4,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(5,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 17425642 (ipc=96.0) sim_rate=92199 (inst/sec) elapsed = 0:0:03:09 / Thu Apr 12 19:45:41 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 182500  inst.: 17610984 (ipc=96.5) sim_rate=92689 (inst/sec) elapsed = 0:0:03:10 / Thu Apr 12 19:45:42 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(4,3,0) tid=(5,6,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(7,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 17794972 (ipc=97.0) sim_rate=93167 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 19:45:43 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(5,0,0) tid=(1,7,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(3,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 184500  inst.: 17977580 (ipc=97.4) sim_rate=93633 (inst/sec) elapsed = 0:0:03:12 / Thu Apr 12 19:45:44 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(6,5,0) tid=(1,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(0,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 18159652 (ipc=97.9) sim_rate=94091 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 19:45:45 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 186000  inst.: 18258520 (ipc=98.2) sim_rate=94116 (inst/sec) elapsed = 0:0:03:14 / Thu Apr 12 19:45:46 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(5,6,0) tid=(1,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(8,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 18438273 (ipc=98.6) sim_rate=94555 (inst/sec) elapsed = 0:0:03:15 / Thu Apr 12 19:45:47 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(3,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 187500  inst.: 18540065 (ipc=98.9) sim_rate=94592 (inst/sec) elapsed = 0:0:03:16 / Thu Apr 12 19:45:48 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 188500  inst.: 18714007 (ipc=99.3) sim_rate=94994 (inst/sec) elapsed = 0:0:03:17 / Thu Apr 12 19:45:49 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(4,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(2,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 189500  inst.: 18919503 (ipc=99.8) sim_rate=95553 (inst/sec) elapsed = 0:0:03:18 / Thu Apr 12 19:45:50 2018
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 18996457 (ipc=100.0) sim_rate=95459 (inst/sec) elapsed = 0:0:03:19 / Thu Apr 12 19:45:51 2018
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(6,3,0) tid=(1,2,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 191000  inst.: 19186943 (ipc=100.5) sim_rate=95934 (inst/sec) elapsed = 0:0:03:20 / Thu Apr 12 19:45:52 2018
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(4,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 192000  inst.: 19382155 (ipc=100.9) sim_rate=96428 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 19:45:53 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(6,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 19547807 (ipc=101.3) sim_rate=96771 (inst/sec) elapsed = 0:0:03:22 / Thu Apr 12 19:45:54 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(2,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 193500  inst.: 19638239 (ipc=101.5) sim_rate=96740 (inst/sec) elapsed = 0:0:03:23 / Thu Apr 12 19:45:55 2018
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 19841047 (ipc=102.0) sim_rate=97260 (inst/sec) elapsed = 0:0:03:24 / Thu Apr 12 19:45:56 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(6,2,0) tid=(1,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 20027643 (ipc=102.4) sim_rate=97695 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 19:45:57 2018
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(0,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 196500  inst.: 20199645 (ipc=102.8) sim_rate=98056 (inst/sec) elapsed = 0:0:03:26 / Thu Apr 12 19:45:58 2018
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(5,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 20297887 (ipc=103.0) sim_rate=98057 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 19:45:59 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(3,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 198000  inst.: 20503717 (ipc=103.6) sim_rate=98575 (inst/sec) elapsed = 0:0:03:28 / Thu Apr 12 19:46:00 2018
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(4,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(7,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 20686595 (ipc=104.0) sim_rate=98978 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 19:46:01 2018
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(6,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 20792361 (ipc=104.2) sim_rate=99011 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 19:46:02 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(3,6,0) tid=(1,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 20975403 (ipc=104.6) sim_rate=99409 (inst/sec) elapsed = 0:0:03:31 / Thu Apr 12 19:46:03 2018
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(3,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(7,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 201500  inst.: 21164685 (ipc=105.0) sim_rate=99833 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 19:46:04 2018
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(8,0,0) tid=(3,6,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(6,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 21353939 (ipc=105.5) sim_rate=100253 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 19:46:05 2018
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(2,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 203000  inst.: 21461115 (ipc=105.7) sim_rate=100285 (inst/sec) elapsed = 0:0:03:34 / Thu Apr 12 19:46:06 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(3,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 21653091 (ipc=106.1) sim_rate=100712 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 19:46:07 2018
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(8,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 205000  inst.: 21835637 (ipc=106.5) sim_rate=101090 (inst/sec) elapsed = 0:0:03:36 / Thu Apr 12 19:46:08 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(5,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 205500  inst.: 21919853 (ipc=106.7) sim_rate=101013 (inst/sec) elapsed = 0:0:03:37 / Thu Apr 12 19:46:09 2018
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(0,4,0) tid=(3,2,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(5,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 22131577 (ipc=107.2) sim_rate=101520 (inst/sec) elapsed = 0:0:03:38 / Thu Apr 12 19:46:10 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(8,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 22218859 (ipc=107.3) sim_rate=101455 (inst/sec) elapsed = 0:0:03:39 / Thu Apr 12 19:46:11 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(2,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 208000  inst.: 22412391 (ipc=107.8) sim_rate=101874 (inst/sec) elapsed = 0:0:03:40 / Thu Apr 12 19:46:12 2018
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(2,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 22498901 (ipc=107.9) sim_rate=101804 (inst/sec) elapsed = 0:0:03:41 / Thu Apr 12 19:46:13 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(3,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 22596991 (ipc=108.1) sim_rate=101788 (inst/sec) elapsed = 0:0:03:42 / Thu Apr 12 19:46:14 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(3,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(0,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 210000  inst.: 22806681 (ipc=108.6) sim_rate=102272 (inst/sec) elapsed = 0:0:03:43 / Thu Apr 12 19:46:15 2018
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(4,1,0) tid=(1,4,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 211000  inst.: 22968921 (ipc=108.9) sim_rate=102539 (inst/sec) elapsed = 0:0:03:44 / Thu Apr 12 19:46:16 2018
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(7,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 211500  inst.: 23078731 (ipc=109.1) sim_rate=102572 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 19:46:17 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1,3,0) tid=(5,7,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(6,4,0) tid=(3,1,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(7,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 213000  inst.: 23370961 (ipc=109.7) sim_rate=103411 (inst/sec) elapsed = 0:0:03:46 / Thu Apr 12 19:46:18 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(2,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 23456535 (ipc=109.9) sim_rate=103332 (inst/sec) elapsed = 0:0:03:47 / Thu Apr 12 19:46:19 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(7,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(3,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 23663873 (ipc=110.3) sim_rate=103788 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 19:46:20 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(1,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 215000  inst.: 23751593 (ipc=110.5) sim_rate=103718 (inst/sec) elapsed = 0:0:03:49 / Thu Apr 12 19:46:21 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(7,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(7,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 23958113 (ipc=110.9) sim_rate=104165 (inst/sec) elapsed = 0:0:03:50 / Thu Apr 12 19:46:22 2018
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(0,1,0) tid=(1,6,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(8,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 217000  inst.: 24132239 (ipc=111.2) sim_rate=104468 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 19:46:23 2018
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(2,3,0) tid=(5,4,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(2,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 218000  inst.: 24323813 (ipc=111.6) sim_rate=104844 (inst/sec) elapsed = 0:0:03:52 / Thu Apr 12 19:46:24 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(5,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 24418127 (ipc=111.8) sim_rate=104798 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 19:46:25 2018
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(7,4,0) tid=(3,1,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(7,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 219500  inst.: 24616041 (ipc=112.1) sim_rate=105196 (inst/sec) elapsed = 0:0:03:54 / Thu Apr 12 19:46:26 2018
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 24809663 (ipc=112.5) sim_rate=105573 (inst/sec) elapsed = 0:0:03:55 / Thu Apr 12 19:46:27 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(1,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 221000  inst.: 24911397 (ipc=112.7) sim_rate=105556 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 19:46:28 2018
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(6,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(2,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 222000  inst.: 25099615 (ipc=113.1) sim_rate=105905 (inst/sec) elapsed = 0:0:03:57 / Thu Apr 12 19:46:29 2018
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(6,0,0) tid=(3,1,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(0,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 25301699 (ipc=113.5) sim_rate=106309 (inst/sec) elapsed = 0:0:03:58 / Thu Apr 12 19:46:30 2018
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(7,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 223500  inst.: 25391799 (ipc=113.6) sim_rate=106241 (inst/sec) elapsed = 0:0:03:59 / Thu Apr 12 19:46:31 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(2,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 25623841 (ipc=114.1) sim_rate=106766 (inst/sec) elapsed = 0:0:04:00 / Thu Apr 12 19:46:32 2018
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(0,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 225000  inst.: 25742087 (ipc=114.4) sim_rate=106813 (inst/sec) elapsed = 0:0:04:01 / Thu Apr 12 19:46:33 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(1,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 225500  inst.: 25858855 (ipc=114.7) sim_rate=106854 (inst/sec) elapsed = 0:0:04:02 / Thu Apr 12 19:46:34 2018
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(8,4,0) tid=(1,2,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(3,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 226500  inst.: 26080569 (ipc=115.1) sim_rate=107327 (inst/sec) elapsed = 0:0:04:03 / Thu Apr 12 19:46:35 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(3,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 26158833 (ipc=115.2) sim_rate=107208 (inst/sec) elapsed = 0:0:04:04 / Thu Apr 12 19:46:36 2018
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(8,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 26345376 (ipc=115.5) sim_rate=107532 (inst/sec) elapsed = 0:0:04:05 / Thu Apr 12 19:46:37 2018
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(0,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 229000  inst.: 26501593 (ipc=115.7) sim_rate=107730 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 19:46:38 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(7,1,0) tid=(0,5,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(8,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 230000  inst.: 26667557 (ipc=115.9) sim_rate=107965 (inst/sec) elapsed = 0:0:04:07 / Thu Apr 12 19:46:39 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(2,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 230500  inst.: 26751917 (ipc=116.1) sim_rate=107870 (inst/sec) elapsed = 0:0:04:08 / Thu Apr 12 19:46:40 2018
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(1,4,0) tid=(0,6,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(1,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 231500  inst.: 26951543 (ipc=116.4) sim_rate=108239 (inst/sec) elapsed = 0:0:04:09 / Thu Apr 12 19:46:41 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(2,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 27066950 (ipc=116.7) sim_rate=108267 (inst/sec) elapsed = 0:0:04:10 / Thu Apr 12 19:46:42 2018
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(6,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(1,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 233000  inst.: 27303539 (ipc=117.2) sim_rate=108779 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 19:46:43 2018
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(3,5,0) tid=(6,2,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(0,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 27417873 (ipc=117.4) sim_rate=108801 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 19:46:44 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(7,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 234000  inst.: 27535727 (ipc=117.7) sim_rate=108836 (inst/sec) elapsed = 0:0:04:13 / Thu Apr 12 19:46:45 2018
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(6,2,0) tid=(0,0,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 235000  inst.: 27757165 (ipc=118.1) sim_rate=109280 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 19:46:46 2018
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(8,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 235500  inst.: 27870101 (ipc=118.3) sim_rate=109294 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 19:46:47 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(5,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(4,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 28025426 (ipc=118.5) sim_rate=109474 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 19:46:48 2018
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(2,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 237500  inst.: 28140758 (ipc=118.5) sim_rate=109497 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 19:46:49 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(6,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 238500  inst.: 28263197 (ipc=118.5) sim_rate=109547 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 19:46:50 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 28395479 (ipc=118.6) sim_rate=109635 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 19:46:51 2018
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(6,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 240000  inst.: 28449272 (ipc=118.5) sim_rate=109420 (inst/sec) elapsed = 0:0:04:20 / Thu Apr 12 19:46:52 2018
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(5,1,0) tid=(4,3,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(7,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 241000  inst.: 28599956 (ipc=118.7) sim_rate=109578 (inst/sec) elapsed = 0:0:04:21 / Thu Apr 12 19:46:53 2018
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(2,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 28770334 (ipc=118.9) sim_rate=109810 (inst/sec) elapsed = 0:0:04:22 / Thu Apr 12 19:46:54 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(8,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 242500  inst.: 28847922 (ipc=119.0) sim_rate=109687 (inst/sec) elapsed = 0:0:04:23 / Thu Apr 12 19:46:55 2018
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(7,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 243500  inst.: 29017608 (ipc=119.2) sim_rate=109915 (inst/sec) elapsed = 0:0:04:24 / Thu Apr 12 19:46:56 2018
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 29082412 (ipc=119.2) sim_rate=109744 (inst/sec) elapsed = 0:0:04:25 / Thu Apr 12 19:46:57 2018
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(6,1,0) tid=(1,4,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(2,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 245000  inst.: 29214938 (ipc=119.2) sim_rate=109830 (inst/sec) elapsed = 0:0:04:26 / Thu Apr 12 19:46:58 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(8,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 246000  inst.: 29330999 (ipc=119.2) sim_rate=109853 (inst/sec) elapsed = 0:0:04:27 / Thu Apr 12 19:46:59 2018
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(2,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 247000  inst.: 29445031 (ipc=119.2) sim_rate=109869 (inst/sec) elapsed = 0:0:04:28 / Thu Apr 12 19:47:00 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(1,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 248000  inst.: 29582658 (ipc=119.3) sim_rate=109972 (inst/sec) elapsed = 0:0:04:29 / Thu Apr 12 19:47:01 2018
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(2,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 29656710 (ipc=119.3) sim_rate=109839 (inst/sec) elapsed = 0:0:04:30 / Thu Apr 12 19:47:02 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(5,2,0) tid=(6,6,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(2,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 29819422 (ipc=119.5) sim_rate=110034 (inst/sec) elapsed = 0:0:04:31 / Thu Apr 12 19:47:03 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 250500  inst.: 29957986 (ipc=119.6) sim_rate=110139 (inst/sec) elapsed = 0:0:04:32 / Thu Apr 12 19:47:04 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(0,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 251000  inst.: 30016593 (ipc=119.6) sim_rate=109950 (inst/sec) elapsed = 0:0:04:33 / Thu Apr 12 19:47:05 2018
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 252500  inst.: 30165291 (ipc=119.5) sim_rate=110092 (inst/sec) elapsed = 0:0:04:34 / Thu Apr 12 19:47:06 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(6,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 253500  inst.: 30262173 (ipc=119.4) sim_rate=110044 (inst/sec) elapsed = 0:0:04:35 / Thu Apr 12 19:47:07 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(2,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 254500  inst.: 30380388 (ipc=119.4) sim_rate=110073 (inst/sec) elapsed = 0:0:04:36 / Thu Apr 12 19:47:08 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(2,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 255500  inst.: 30518925 (ipc=119.4) sim_rate=110176 (inst/sec) elapsed = 0:0:04:37 / Thu Apr 12 19:47:09 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(1,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 256000  inst.: 30606811 (ipc=119.6) sim_rate=110096 (inst/sec) elapsed = 0:0:04:38 / Thu Apr 12 19:47:10 2018
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(1,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 257000  inst.: 30741117 (ipc=119.6) sim_rate=110183 (inst/sec) elapsed = 0:0:04:39 / Thu Apr 12 19:47:11 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 30858226 (ipc=119.6) sim_rate=110207 (inst/sec) elapsed = 0:0:04:40 / Thu Apr 12 19:47:12 2018
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(0,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 259000  inst.: 30956256 (ipc=119.5) sim_rate=110164 (inst/sec) elapsed = 0:0:04:41 / Thu Apr 12 19:47:13 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(5,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 260000  inst.: 31069862 (ipc=119.5) sim_rate=110176 (inst/sec) elapsed = 0:0:04:42 / Thu Apr 12 19:47:14 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(0,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 31172643 (ipc=119.4) sim_rate=110150 (inst/sec) elapsed = 0:0:04:43 / Thu Apr 12 19:47:15 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(4,0,0) tid=(3,3,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(2,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 262000  inst.: 31290882 (ipc=119.4) sim_rate=110179 (inst/sec) elapsed = 0:0:04:44 / Thu Apr 12 19:47:16 2018
GPGPU-Sim uArch: cycles simulated: 262500  inst.: 31360678 (ipc=119.5) sim_rate=110037 (inst/sec) elapsed = 0:0:04:45 / Thu Apr 12 19:47:17 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(3,3,0) tid=(1,0,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(4,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 31482243 (ipc=119.5) sim_rate=110077 (inst/sec) elapsed = 0:0:04:46 / Thu Apr 12 19:47:18 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(2,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 264500  inst.: 31595030 (ipc=119.5) sim_rate=110087 (inst/sec) elapsed = 0:0:04:47 / Thu Apr 12 19:47:19 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(1,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 31731105 (ipc=119.5) sim_rate=110177 (inst/sec) elapsed = 0:0:04:48 / Thu Apr 12 19:47:20 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(1,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 266500  inst.: 31843925 (ipc=119.5) sim_rate=110186 (inst/sec) elapsed = 0:0:04:49 / Thu Apr 12 19:47:21 2018
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(5,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 267500  inst.: 31934514 (ipc=119.4) sim_rate=110119 (inst/sec) elapsed = 0:0:04:50 / Thu Apr 12 19:47:22 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(5,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 268500  inst.: 32041690 (ipc=119.3) sim_rate=110108 (inst/sec) elapsed = 0:0:04:51 / Thu Apr 12 19:47:23 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(0,1,0) tid=(3,6,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(6,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 269500  inst.: 32168670 (ipc=119.4) sim_rate=110166 (inst/sec) elapsed = 0:0:04:52 / Thu Apr 12 19:47:24 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(5,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 270500  inst.: 32293029 (ipc=119.4) sim_rate=110215 (inst/sec) elapsed = 0:0:04:53 / Thu Apr 12 19:47:25 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(5,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 271500  inst.: 32413749 (ipc=119.4) sim_rate=110250 (inst/sec) elapsed = 0:0:04:54 / Thu Apr 12 19:47:26 2018
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(2,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 272500  inst.: 32522881 (ipc=119.4) sim_rate=110247 (inst/sec) elapsed = 0:0:04:55 / Thu Apr 12 19:47:27 2018
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(8,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 273500  inst.: 32637521 (ipc=119.3) sim_rate=110261 (inst/sec) elapsed = 0:0:04:56 / Thu Apr 12 19:47:28 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(1,1,0) tid=(4,3,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(1,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 275000  inst.: 32785284 (ipc=119.2) sim_rate=110388 (inst/sec) elapsed = 0:0:04:57 / Thu Apr 12 19:47:29 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(2,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 276000  inst.: 32892076 (ipc=119.2) sim_rate=110376 (inst/sec) elapsed = 0:0:04:58 / Thu Apr 12 19:47:30 2018
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(2,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 277000  inst.: 33019028 (ipc=119.2) sim_rate=110431 (inst/sec) elapsed = 0:0:04:59 / Thu Apr 12 19:47:31 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(7,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 278000  inst.: 33150913 (ipc=119.2) sim_rate=110503 (inst/sec) elapsed = 0:0:05:00 / Thu Apr 12 19:47:32 2018
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(6,1,0) tid=(3,0,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(1,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 279000  inst.: 33283933 (ipc=119.3) sim_rate=110577 (inst/sec) elapsed = 0:0:05:01 / Thu Apr 12 19:47:33 2018
GPGPU-Sim uArch: cycles simulated: 279500  inst.: 33339010 (ipc=119.3) sim_rate=110394 (inst/sec) elapsed = 0:0:05:02 / Thu Apr 12 19:47:34 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(1,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 280500  inst.: 33430859 (ipc=119.2) sim_rate=110332 (inst/sec) elapsed = 0:0:05:03 / Thu Apr 12 19:47:35 2018
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(4,5,0) tid=(2,3,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(6,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 282000  inst.: 33597374 (ipc=119.1) sim_rate=110517 (inst/sec) elapsed = 0:0:05:04 / Thu Apr 12 19:47:36 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(3,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 33656381 (ipc=119.1) sim_rate=110348 (inst/sec) elapsed = 0:0:05:05 / Thu Apr 12 19:47:37 2018
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(3,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 283500  inst.: 33779953 (ipc=119.2) sim_rate=110392 (inst/sec) elapsed = 0:0:05:06 / Thu Apr 12 19:47:38 2018
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(2,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 284500  inst.: 33901881 (ipc=119.2) sim_rate=110429 (inst/sec) elapsed = 0:0:05:07 / Thu Apr 12 19:47:39 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(1,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 285500  inst.: 34030372 (ipc=119.2) sim_rate=110488 (inst/sec) elapsed = 0:0:05:08 / Thu Apr 12 19:47:40 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(1,4,0) tid=(1,6,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(1,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 286500  inst.: 34160682 (ipc=119.2) sim_rate=110552 (inst/sec) elapsed = 0:0:05:09 / Thu Apr 12 19:47:41 2018
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(5,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 287500  inst.: 34257765 (ipc=119.2) sim_rate=110508 (inst/sec) elapsed = 0:0:05:10 / Thu Apr 12 19:47:42 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(0,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 34411531 (ipc=119.1) sim_rate=110648 (inst/sec) elapsed = 0:0:05:11 / Thu Apr 12 19:47:43 2018
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(7,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 290000  inst.: 34538842 (ipc=119.1) sim_rate=110701 (inst/sec) elapsed = 0:0:05:12 / Thu Apr 12 19:47:44 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(4,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 34673035 (ipc=119.2) sim_rate=110776 (inst/sec) elapsed = 0:0:05:13 / Thu Apr 12 19:47:45 2018
GPGPU-Sim uArch: cycles simulated: 291500  inst.: 34733087 (ipc=119.2) sim_rate=110614 (inst/sec) elapsed = 0:0:05:14 / Thu Apr 12 19:47:46 2018
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(8,6,0) tid=(3,1,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(3,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 292500  inst.: 34876248 (ipc=119.2) sim_rate=110718 (inst/sec) elapsed = 0:0:05:15 / Thu Apr 12 19:47:47 2018
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(5,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 293500  inst.: 34971466 (ipc=119.2) sim_rate=110669 (inst/sec) elapsed = 0:0:05:16 / Thu Apr 12 19:47:48 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(0,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 294500  inst.: 35063983 (ipc=119.1) sim_rate=110611 (inst/sec) elapsed = 0:0:05:17 / Thu Apr 12 19:47:49 2018
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(3,0,0) tid=(4,7,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(7,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 296000  inst.: 35248304 (ipc=119.1) sim_rate=110843 (inst/sec) elapsed = 0:0:05:18 / Thu Apr 12 19:47:50 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 297000  inst.: 35378532 (ipc=119.1) sim_rate=110904 (inst/sec) elapsed = 0:0:05:19 / Thu Apr 12 19:47:51 2018
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 297500  inst.: 35440277 (ipc=119.1) sim_rate=110750 (inst/sec) elapsed = 0:0:05:20 / Thu Apr 12 19:47:52 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(5,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 298500  inst.: 35565330 (ipc=119.1) sim_rate=110795 (inst/sec) elapsed = 0:0:05:21 / Thu Apr 12 19:47:53 2018
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(0,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 299500  inst.: 35689480 (ipc=119.2) sim_rate=110836 (inst/sec) elapsed = 0:0:05:22 / Thu Apr 12 19:47:54 2018
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(1,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 300500  inst.: 35803822 (ipc=119.1) sim_rate=110847 (inst/sec) elapsed = 0:0:05:23 / Thu Apr 12 19:47:55 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(2,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 301500  inst.: 35927605 (ipc=119.2) sim_rate=110887 (inst/sec) elapsed = 0:0:05:24 / Thu Apr 12 19:47:56 2018
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(4,1,0) tid=(2,2,0)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 36042498 (ipc=119.1) sim_rate=110899 (inst/sec) elapsed = 0:0:05:25 / Thu Apr 12 19:47:57 2018
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(4,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 36149900 (ipc=119.1) sim_rate=110889 (inst/sec) elapsed = 0:0:05:26 / Thu Apr 12 19:47:58 2018
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(2,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 304500  inst.: 36262827 (ipc=119.1) sim_rate=110895 (inst/sec) elapsed = 0:0:05:27 / Thu Apr 12 19:47:59 2018
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(3,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 305500  inst.: 36384221 (ipc=119.1) sim_rate=110927 (inst/sec) elapsed = 0:0:05:28 / Thu Apr 12 19:48:00 2018
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(8,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 306500  inst.: 36514821 (ipc=119.1) sim_rate=110987 (inst/sec) elapsed = 0:0:05:29 / Thu Apr 12 19:48:01 2018
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(4,1,0) tid=(6,0,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(3,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 307500  inst.: 36629106 (ipc=119.1) sim_rate=110997 (inst/sec) elapsed = 0:0:05:30 / Thu Apr 12 19:48:02 2018
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(0,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 308500  inst.: 36742931 (ipc=119.1) sim_rate=111005 (inst/sec) elapsed = 0:0:05:31 / Thu Apr 12 19:48:03 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(7,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 309500  inst.: 36874352 (ipc=119.1) sim_rate=111067 (inst/sec) elapsed = 0:0:05:32 / Thu Apr 12 19:48:04 2018
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(2,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 310000  inst.: 36941985 (ipc=119.2) sim_rate=110936 (inst/sec) elapsed = 0:0:05:33 / Thu Apr 12 19:48:05 2018
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(0,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 37054831 (ipc=119.1) sim_rate=110942 (inst/sec) elapsed = 0:0:05:34 / Thu Apr 12 19:48:06 2018
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(3,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 312000  inst.: 37157482 (ipc=119.1) sim_rate=110917 (inst/sec) elapsed = 0:0:05:35 / Thu Apr 12 19:48:07 2018
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(6,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 313000  inst.: 37280986 (ipc=119.1) sim_rate=110955 (inst/sec) elapsed = 0:0:05:36 / Thu Apr 12 19:48:08 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(1,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 314000  inst.: 37417820 (ipc=119.2) sim_rate=111032 (inst/sec) elapsed = 0:0:05:37 / Thu Apr 12 19:48:09 2018
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(2,4,0) tid=(4,3,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(0,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 37543789 (ipc=119.2) sim_rate=111076 (inst/sec) elapsed = 0:0:05:38 / Thu Apr 12 19:48:10 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(1,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 37682359 (ipc=119.2) sim_rate=111157 (inst/sec) elapsed = 0:0:05:39 / Thu Apr 12 19:48:11 2018
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(6,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 37787077 (ipc=119.2) sim_rate=111138 (inst/sec) elapsed = 0:0:05:40 / Thu Apr 12 19:48:12 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(1,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 37876356 (ipc=119.1) sim_rate=111074 (inst/sec) elapsed = 0:0:05:41 / Thu Apr 12 19:48:13 2018
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(7,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 319000  inst.: 37998643 (ipc=119.1) sim_rate=111107 (inst/sec) elapsed = 0:0:05:42 / Thu Apr 12 19:48:14 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(8,3,0) tid=(3,4,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(6,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 320000  inst.: 38145015 (ipc=119.2) sim_rate=111209 (inst/sec) elapsed = 0:0:05:43 / Thu Apr 12 19:48:15 2018
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(8,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 320500  inst.: 38212331 (ipc=119.2) sim_rate=111082 (inst/sec) elapsed = 0:0:05:44 / Thu Apr 12 19:48:16 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(8,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 321500  inst.: 38345835 (ipc=119.3) sim_rate=111147 (inst/sec) elapsed = 0:0:05:45 / Thu Apr 12 19:48:17 2018
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(7,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 322500  inst.: 38456113 (ipc=119.2) sim_rate=111144 (inst/sec) elapsed = 0:0:05:46 / Thu Apr 12 19:48:18 2018
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(8,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 323500  inst.: 38555751 (ipc=119.2) sim_rate=111111 (inst/sec) elapsed = 0:0:05:47 / Thu Apr 12 19:48:19 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(7,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 324500  inst.: 38653191 (ipc=119.1) sim_rate=111072 (inst/sec) elapsed = 0:0:05:48 / Thu Apr 12 19:48:20 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(4,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 325500  inst.: 38791005 (ipc=119.2) sim_rate=111149 (inst/sec) elapsed = 0:0:05:49 / Thu Apr 12 19:48:21 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(1,2,0) tid=(0,5,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(1,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 326500  inst.: 38946847 (ipc=119.3) sim_rate=111276 (inst/sec) elapsed = 0:0:05:50 / Thu Apr 12 19:48:22 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(1,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 39008330 (ipc=119.3) sim_rate=111134 (inst/sec) elapsed = 0:0:05:51 / Thu Apr 12 19:48:23 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(1,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 328000  inst.: 39132940 (ipc=119.3) sim_rate=111173 (inst/sec) elapsed = 0:0:05:52 / Thu Apr 12 19:48:24 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(7,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 329000  inst.: 39242128 (ipc=119.3) sim_rate=111167 (inst/sec) elapsed = 0:0:05:53 / Thu Apr 12 19:48:25 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(1,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 330000  inst.: 39340310 (ipc=119.2) sim_rate=111130 (inst/sec) elapsed = 0:0:05:54 / Thu Apr 12 19:48:26 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(4,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 331000  inst.: 39452034 (ipc=119.2) sim_rate=111132 (inst/sec) elapsed = 0:0:05:55 / Thu Apr 12 19:48:27 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(7,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 332000  inst.: 39588285 (ipc=119.2) sim_rate=111203 (inst/sec) elapsed = 0:0:05:56 / Thu Apr 12 19:48:28 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 332500  inst.: 39660692 (ipc=119.3) sim_rate=111094 (inst/sec) elapsed = 0:0:05:57 / Thu Apr 12 19:48:29 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(7,4,0) tid=(6,2,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(4,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 333500  inst.: 39798365 (ipc=119.3) sim_rate=111168 (inst/sec) elapsed = 0:0:05:58 / Thu Apr 12 19:48:30 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 334500  inst.: 39907159 (ipc=119.3) sim_rate=111162 (inst/sec) elapsed = 0:0:05:59 / Thu Apr 12 19:48:31 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(3,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 336000  inst.: 40069951 (ipc=119.3) sim_rate=111305 (inst/sec) elapsed = 0:0:06:00 / Thu Apr 12 19:48:32 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(5,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 336500  inst.: 40139087 (ipc=119.3) sim_rate=111188 (inst/sec) elapsed = 0:0:06:01 / Thu Apr 12 19:48:33 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(0,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 337500  inst.: 40261978 (ipc=119.3) sim_rate=111220 (inst/sec) elapsed = 0:0:06:02 / Thu Apr 12 19:48:34 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(2,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 338500  inst.: 40385337 (ipc=119.3) sim_rate=111254 (inst/sec) elapsed = 0:0:06:03 / Thu Apr 12 19:48:35 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(0,1,0) tid=(4,6,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 339500  inst.: 40505899 (ipc=119.3) sim_rate=111279 (inst/sec) elapsed = 0:0:06:04 / Thu Apr 12 19:48:36 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 340500  inst.: 40643979 (ipc=119.4) sim_rate=111353 (inst/sec) elapsed = 0:0:06:05 / Thu Apr 12 19:48:37 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(7,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 341000  inst.: 40699289 (ipc=119.4) sim_rate=111200 (inst/sec) elapsed = 0:0:06:06 / Thu Apr 12 19:48:38 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(6,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 342500  inst.: 40864366 (ipc=119.3) sim_rate=111347 (inst/sec) elapsed = 0:0:06:07 / Thu Apr 12 19:48:39 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(0,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 40958000 (ipc=119.4) sim_rate=111298 (inst/sec) elapsed = 0:0:06:08 / Thu Apr 12 19:48:40 2018
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(5,2,0) tid=(6,3,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(0,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 344000  inst.: 41094264 (ipc=119.5) sim_rate=111366 (inst/sec) elapsed = 0:0:06:09 / Thu Apr 12 19:48:41 2018
GPGPU-Sim uArch: cycles simulated: 344500  inst.: 41153353 (ipc=119.5) sim_rate=111225 (inst/sec) elapsed = 0:0:06:10 / Thu Apr 12 19:48:42 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(2,5,0) tid=(6,5,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 346000  inst.: 41329073 (ipc=119.4) sim_rate=111399 (inst/sec) elapsed = 0:0:06:11 / Thu Apr 12 19:48:43 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(8,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 347000  inst.: 41439511 (ipc=119.4) sim_rate=111396 (inst/sec) elapsed = 0:0:06:12 / Thu Apr 12 19:48:44 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(0,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 348000  inst.: 41553257 (ipc=119.4) sim_rate=111402 (inst/sec) elapsed = 0:0:06:13 / Thu Apr 12 19:48:45 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(6,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 349000  inst.: 41674549 (ipc=119.4) sim_rate=111429 (inst/sec) elapsed = 0:0:06:14 / Thu Apr 12 19:48:46 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(7,3,0) tid=(3,3,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(6,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 41831611 (ipc=119.5) sim_rate=111550 (inst/sec) elapsed = 0:0:06:15 / Thu Apr 12 19:48:47 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(5,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 351000  inst.: 41962000 (ipc=119.5) sim_rate=111601 (inst/sec) elapsed = 0:0:06:16 / Thu Apr 12 19:48:48 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 352000  inst.: 42067609 (ipc=119.5) sim_rate=111585 (inst/sec) elapsed = 0:0:06:17 / Thu Apr 12 19:48:49 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(3,4,0) tid=(6,1,0)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(7,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 353500  inst.: 42230167 (ipc=119.5) sim_rate=111720 (inst/sec) elapsed = 0:0:06:18 / Thu Apr 12 19:48:50 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(0,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 354500  inst.: 42344396 (ipc=119.4) sim_rate=111726 (inst/sec) elapsed = 0:0:06:19 / Thu Apr 12 19:48:51 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(1,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 355500  inst.: 42458386 (ipc=119.4) sim_rate=111732 (inst/sec) elapsed = 0:0:06:20 / Thu Apr 12 19:48:52 2018
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(2,5,0) tid=(6,4,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(0,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 356500  inst.: 42589755 (ipc=119.5) sim_rate=111784 (inst/sec) elapsed = 0:0:06:21 / Thu Apr 12 19:48:53 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(3,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 357500  inst.: 42743501 (ipc=119.6) sim_rate=111893 (inst/sec) elapsed = 0:0:06:22 / Thu Apr 12 19:48:54 2018
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(6,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 358500  inst.: 42858514 (ipc=119.5) sim_rate=111902 (inst/sec) elapsed = 0:0:06:23 / Thu Apr 12 19:48:55 2018
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(4,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 359500  inst.: 42965485 (ipc=119.5) sim_rate=111889 (inst/sec) elapsed = 0:0:06:24 / Thu Apr 12 19:48:56 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(7,0,0) tid=(0,3,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(3,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 360500  inst.: 43093642 (ipc=119.5) sim_rate=111931 (inst/sec) elapsed = 0:0:06:25 / Thu Apr 12 19:48:57 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 361500  inst.: 43214371 (ipc=119.5) sim_rate=111954 (inst/sec) elapsed = 0:0:06:26 / Thu Apr 12 19:48:58 2018
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(1,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 362500  inst.: 43328186 (ipc=119.5) sim_rate=111959 (inst/sec) elapsed = 0:0:06:27 / Thu Apr 12 19:48:59 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(2,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 363500  inst.: 43428632 (ipc=119.5) sim_rate=111929 (inst/sec) elapsed = 0:0:06:28 / Thu Apr 12 19:49:00 2018
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(3,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 364500  inst.: 43560923 (ipc=119.5) sim_rate=111981 (inst/sec) elapsed = 0:0:06:29 / Thu Apr 12 19:49:01 2018
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(0,2,0) tid=(5,2,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(4,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 365500  inst.: 43720690 (ipc=119.6) sim_rate=112104 (inst/sec) elapsed = 0:0:06:30 / Thu Apr 12 19:49:02 2018
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(7,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 366500  inst.: 43852520 (ipc=119.7) sim_rate=112154 (inst/sec) elapsed = 0:0:06:31 / Thu Apr 12 19:49:03 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(7,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(1,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 367500  inst.: 43973411 (ipc=119.7) sim_rate=112177 (inst/sec) elapsed = 0:0:06:32 / Thu Apr 12 19:49:04 2018
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(1,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 369000  inst.: 44132970 (ipc=119.6) sim_rate=112297 (inst/sec) elapsed = 0:0:06:33 / Thu Apr 12 19:49:05 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(2,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 370000  inst.: 44245554 (ipc=119.6) sim_rate=112298 (inst/sec) elapsed = 0:0:06:34 / Thu Apr 12 19:49:06 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(4,6,0) tid=(2,4,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(2,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 371000  inst.: 44383804 (ipc=119.6) sim_rate=112364 (inst/sec) elapsed = 0:0:06:35 / Thu Apr 12 19:49:07 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(5,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 372000  inst.: 44519672 (ipc=119.7) sim_rate=112423 (inst/sec) elapsed = 0:0:06:36 / Thu Apr 12 19:49:08 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(3,1,0) tid=(0,1,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(4,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 44651541 (ipc=119.7) sim_rate=112472 (inst/sec) elapsed = 0:0:06:37 / Thu Apr 12 19:49:09 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(7,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 374000  inst.: 44784238 (ipc=119.7) sim_rate=112523 (inst/sec) elapsed = 0:0:06:38 / Thu Apr 12 19:49:10 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(5,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 44948793 (ipc=119.7) sim_rate=112653 (inst/sec) elapsed = 0:0:06:39 / Thu Apr 12 19:49:11 2018
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(6,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 376500  inst.: 45086553 (ipc=119.8) sim_rate=112716 (inst/sec) elapsed = 0:0:06:40 / Thu Apr 12 19:49:12 2018
GPGPU-Sim uArch: cycles simulated: 377000  inst.: 45138452 (ipc=119.7) sim_rate=112564 (inst/sec) elapsed = 0:0:06:41 / Thu Apr 12 19:49:13 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(3,5,0) tid=(4,5,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(5,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 378000  inst.: 45273608 (ipc=119.8) sim_rate=112620 (inst/sec) elapsed = 0:0:06:42 / Thu Apr 12 19:49:14 2018
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(0,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 379000  inst.: 45414768 (ipc=119.8) sim_rate=112691 (inst/sec) elapsed = 0:0:06:43 / Thu Apr 12 19:49:15 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(0,2,0) tid=(0,4,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(2,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 45548525 (ipc=119.9) sim_rate=112743 (inst/sec) elapsed = 0:0:06:44 / Thu Apr 12 19:49:16 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(6,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 381000  inst.: 45672957 (ipc=119.9) sim_rate=112772 (inst/sec) elapsed = 0:0:06:45 / Thu Apr 12 19:49:17 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(6,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 382000  inst.: 45805819 (ipc=119.9) sim_rate=112822 (inst/sec) elapsed = 0:0:06:46 / Thu Apr 12 19:49:18 2018
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(1,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 383000  inst.: 45926747 (ipc=119.9) sim_rate=112842 (inst/sec) elapsed = 0:0:06:47 / Thu Apr 12 19:49:19 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(1,1,0) tid=(2,5,0)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(5,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 384000  inst.: 46069239 (ipc=120.0) sim_rate=112914 (inst/sec) elapsed = 0:0:06:48 / Thu Apr 12 19:49:20 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(1,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 385000  inst.: 46211554 (ipc=120.0) sim_rate=112986 (inst/sec) elapsed = 0:0:06:49 / Thu Apr 12 19:49:21 2018
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(4,4,0) tid=(3,6,0)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(0,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 386000  inst.: 46344236 (ipc=120.1) sim_rate=113034 (inst/sec) elapsed = 0:0:06:50 / Thu Apr 12 19:49:22 2018
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(2,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 46486403 (ipc=120.1) sim_rate=113105 (inst/sec) elapsed = 0:0:06:51 / Thu Apr 12 19:49:23 2018
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(6,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 388000  inst.: 46612119 (ipc=120.1) sim_rate=113136 (inst/sec) elapsed = 0:0:06:52 / Thu Apr 12 19:49:24 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(6,3,0) tid=(4,7,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 389000  inst.: 46738518 (ipc=120.2) sim_rate=113168 (inst/sec) elapsed = 0:0:06:53 / Thu Apr 12 19:49:25 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(4,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 390000  inst.: 46859025 (ipc=120.2) sim_rate=113186 (inst/sec) elapsed = 0:0:06:54 / Thu Apr 12 19:49:26 2018
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 391000  inst.: 47012111 (ipc=120.2) sim_rate=113282 (inst/sec) elapsed = 0:0:06:55 / Thu Apr 12 19:49:27 2018
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(0,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 391500  inst.: 47089913 (ipc=120.3) sim_rate=113196 (inst/sec) elapsed = 0:0:06:56 / Thu Apr 12 19:49:28 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(1,2,0) tid=(2,1,0)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(6,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 392500  inst.: 47223999 (ipc=120.3) sim_rate=113247 (inst/sec) elapsed = 0:0:06:57 / Thu Apr 12 19:49:29 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(7,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 393500  inst.: 47335898 (ipc=120.3) sim_rate=113243 (inst/sec) elapsed = 0:0:06:58 / Thu Apr 12 19:49:30 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(0,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 395000  inst.: 47514449 (ipc=120.3) sim_rate=113399 (inst/sec) elapsed = 0:0:06:59 / Thu Apr 12 19:49:31 2018
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(0,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 395500  inst.: 47586928 (ipc=120.3) sim_rate=113302 (inst/sec) elapsed = 0:0:07:00 / Thu Apr 12 19:49:32 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(4,1,0) tid=(4,3,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(5,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 396500  inst.: 47738289 (ipc=120.4) sim_rate=113392 (inst/sec) elapsed = 0:0:07:01 / Thu Apr 12 19:49:33 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(8,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 397500  inst.: 47869878 (ipc=120.4) sim_rate=113435 (inst/sec) elapsed = 0:0:07:02 / Thu Apr 12 19:49:34 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(4,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 398500  inst.: 47982653 (ipc=120.4) sim_rate=113434 (inst/sec) elapsed = 0:0:07:03 / Thu Apr 12 19:49:35 2018
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(4,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 399500  inst.: 48091337 (ipc=120.4) sim_rate=113422 (inst/sec) elapsed = 0:0:07:04 / Thu Apr 12 19:49:36 2018
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(8,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 400500  inst.: 48205565 (ipc=120.4) sim_rate=113424 (inst/sec) elapsed = 0:0:07:05 / Thu Apr 12 19:49:37 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(0,2,0) tid=(0,4,0)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(3,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 401500  inst.: 48343897 (ipc=120.4) sim_rate=113483 (inst/sec) elapsed = 0:0:07:06 / Thu Apr 12 19:49:38 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(8,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 402500  inst.: 48451179 (ipc=120.4) sim_rate=113468 (inst/sec) elapsed = 0:0:07:07 / Thu Apr 12 19:49:39 2018
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(7,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 403500  inst.: 48575445 (ipc=120.4) sim_rate=113494 (inst/sec) elapsed = 0:0:07:08 / Thu Apr 12 19:49:40 2018
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(2,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 404500  inst.: 48681865 (ipc=120.4) sim_rate=113477 (inst/sec) elapsed = 0:0:07:09 / Thu Apr 12 19:49:41 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(8,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 405500  inst.: 48784519 (ipc=120.3) sim_rate=113452 (inst/sec) elapsed = 0:0:07:10 / Thu Apr 12 19:49:42 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(0,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 406500  inst.: 48879143 (ipc=120.2) sim_rate=113408 (inst/sec) elapsed = 0:0:07:11 / Thu Apr 12 19:49:43 2018
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(7,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 407500  inst.: 48981044 (ipc=120.2) sim_rate=113382 (inst/sec) elapsed = 0:0:07:12 / Thu Apr 12 19:49:44 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(6,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 408000  inst.: 49029173 (ipc=120.2) sim_rate=113231 (inst/sec) elapsed = 0:0:07:13 / Thu Apr 12 19:49:45 2018
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(2,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 409000  inst.: 49110214 (ipc=120.1) sim_rate=113157 (inst/sec) elapsed = 0:0:07:14 / Thu Apr 12 19:49:46 2018
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(0,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 410500  inst.: 49265603 (ipc=120.0) sim_rate=113254 (inst/sec) elapsed = 0:0:07:15 / Thu Apr 12 19:49:47 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(8,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 411500  inst.: 49353015 (ipc=119.9) sim_rate=113194 (inst/sec) elapsed = 0:0:07:16 / Thu Apr 12 19:49:48 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(2,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 412500  inst.: 49455839 (ipc=119.9) sim_rate=113171 (inst/sec) elapsed = 0:0:07:17 / Thu Apr 12 19:49:49 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 413500  inst.: 49544991 (ipc=119.8) sim_rate=113116 (inst/sec) elapsed = 0:0:07:18 / Thu Apr 12 19:49:50 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(3,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 414500  inst.: 49631581 (ipc=119.7) sim_rate=113055 (inst/sec) elapsed = 0:0:07:19 / Thu Apr 12 19:49:51 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(5,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 415500  inst.: 49722063 (ipc=119.7) sim_rate=113004 (inst/sec) elapsed = 0:0:07:20 / Thu Apr 12 19:49:52 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(6,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 416500  inst.: 49806633 (ipc=119.6) sim_rate=112940 (inst/sec) elapsed = 0:0:07:21 / Thu Apr 12 19:49:53 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(3,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 417500  inst.: 49901739 (ipc=119.5) sim_rate=112899 (inst/sec) elapsed = 0:0:07:22 / Thu Apr 12 19:49:54 2018
GPGPU-Sim uArch: cycles simulated: 418000  inst.: 49956155 (ipc=119.5) sim_rate=112767 (inst/sec) elapsed = 0:0:07:23 / Thu Apr 12 19:49:55 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(1,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 419000  inst.: 50042179 (ipc=119.4) sim_rate=112707 (inst/sec) elapsed = 0:0:07:24 / Thu Apr 12 19:49:56 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(8,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 420000  inst.: 50133349 (ipc=119.4) sim_rate=112659 (inst/sec) elapsed = 0:0:07:25 / Thu Apr 12 19:49:57 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(7,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 421000  inst.: 50208127 (ipc=119.3) sim_rate=112574 (inst/sec) elapsed = 0:0:07:26 / Thu Apr 12 19:49:58 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(3,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 422000  inst.: 50299285 (ipc=119.2) sim_rate=112526 (inst/sec) elapsed = 0:0:07:27 / Thu Apr 12 19:49:59 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(1,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 423500  inst.: 50421119 (ipc=119.1) sim_rate=112547 (inst/sec) elapsed = 0:0:07:28 / Thu Apr 12 19:50:00 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(8,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 424500  inst.: 50501115 (ipc=119.0) sim_rate=112474 (inst/sec) elapsed = 0:0:07:29 / Thu Apr 12 19:50:01 2018
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 50592501 (ipc=118.9) sim_rate=112427 (inst/sec) elapsed = 0:0:07:30 / Thu Apr 12 19:50:02 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 426500  inst.: 50680191 (ipc=118.8) sim_rate=112372 (inst/sec) elapsed = 0:0:07:31 / Thu Apr 12 19:50:03 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(8,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 427500  inst.: 50759025 (ipc=118.7) sim_rate=112298 (inst/sec) elapsed = 0:0:07:32 / Thu Apr 12 19:50:04 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 428500  inst.: 50839491 (ipc=118.6) sim_rate=112228 (inst/sec) elapsed = 0:0:07:33 / Thu Apr 12 19:50:05 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(0,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 429500  inst.: 50919755 (ipc=118.6) sim_rate=112158 (inst/sec) elapsed = 0:0:07:34 / Thu Apr 12 19:50:06 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(2,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 430500  inst.: 51000397 (ipc=118.5) sim_rate=112088 (inst/sec) elapsed = 0:0:07:35 / Thu Apr 12 19:50:07 2018
GPGPU-Sim uArch: cycles simulated: 431500  inst.: 51086435 (ipc=118.4) sim_rate=112031 (inst/sec) elapsed = 0:0:07:36 / Thu Apr 12 19:50:08 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(4,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 432500  inst.: 51168133 (ipc=118.3) sim_rate=111965 (inst/sec) elapsed = 0:0:07:37 / Thu Apr 12 19:50:09 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(1,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 433500  inst.: 51243725 (ipc=118.2) sim_rate=111885 (inst/sec) elapsed = 0:0:07:38 / Thu Apr 12 19:50:10 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(0,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 434500  inst.: 51324795 (ipc=118.1) sim_rate=111818 (inst/sec) elapsed = 0:0:07:39 / Thu Apr 12 19:50:11 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 435500  inst.: 51393203 (ipc=118.0) sim_rate=111724 (inst/sec) elapsed = 0:0:07:40 / Thu Apr 12 19:50:12 2018
GPGPU-Sim uArch: cycles simulated: 436500  inst.: 51466977 (ipc=117.9) sim_rate=111642 (inst/sec) elapsed = 0:0:07:41 / Thu Apr 12 19:50:13 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(4,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 437500  inst.: 51547407 (ipc=117.8) sim_rate=111574 (inst/sec) elapsed = 0:0:07:42 / Thu Apr 12 19:50:14 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(3,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 439000  inst.: 51659561 (ipc=117.7) sim_rate=111575 (inst/sec) elapsed = 0:0:07:43 / Thu Apr 12 19:50:15 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 440000  inst.: 51745411 (ipc=117.6) sim_rate=111520 (inst/sec) elapsed = 0:0:07:44 / Thu Apr 12 19:50:16 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(2,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 441000  inst.: 51831803 (ipc=117.5) sim_rate=111466 (inst/sec) elapsed = 0:0:07:45 / Thu Apr 12 19:50:17 2018
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 442000  inst.: 51909503 (ipc=117.4) sim_rate=111393 (inst/sec) elapsed = 0:0:07:46 / Thu Apr 12 19:50:18 2018
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(7,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 443000  inst.: 51996221 (ipc=117.4) sim_rate=111340 (inst/sec) elapsed = 0:0:07:47 / Thu Apr 12 19:50:19 2018
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(7,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 444500  inst.: 52107401 (ipc=117.2) sim_rate=111340 (inst/sec) elapsed = 0:0:07:48 / Thu Apr 12 19:50:20 2018
GPGPU-Sim uArch: cycles simulated: 445500  inst.: 52179255 (ipc=117.1) sim_rate=111256 (inst/sec) elapsed = 0:0:07:49 / Thu Apr 12 19:50:21 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(5,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 446500  inst.: 52247383 (ipc=117.0) sim_rate=111164 (inst/sec) elapsed = 0:0:07:50 / Thu Apr 12 19:50:22 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(4,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 447500  inst.: 52318885 (ipc=116.9) sim_rate=111080 (inst/sec) elapsed = 0:0:07:51 / Thu Apr 12 19:50:23 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 448500  inst.: 52400835 (ipc=116.8) sim_rate=111018 (inst/sec) elapsed = 0:0:07:52 / Thu Apr 12 19:50:24 2018
GPGPU-Sim uArch: cycles simulated: 449500  inst.: 52473753 (ipc=116.7) sim_rate=110938 (inst/sec) elapsed = 0:0:07:53 / Thu Apr 12 19:50:25 2018
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(7,3,0) tid=(1,5,0)
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(7,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 451000  inst.: 52590921 (ipc=116.6) sim_rate=110951 (inst/sec) elapsed = 0:0:07:54 / Thu Apr 12 19:50:26 2018
GPGPU-Sim uArch: cycles simulated: 451500  inst.: 52631789 (ipc=116.6) sim_rate=110803 (inst/sec) elapsed = 0:0:07:55 / Thu Apr 12 19:50:27 2018
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(5,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 452500  inst.: 52711711 (ipc=116.5) sim_rate=110738 (inst/sec) elapsed = 0:0:07:56 / Thu Apr 12 19:50:28 2018
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 454000  inst.: 52820721 (ipc=116.3) sim_rate=110735 (inst/sec) elapsed = 0:0:07:57 / Thu Apr 12 19:50:29 2018
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(7,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 455000  inst.: 52892859 (ipc=116.2) sim_rate=110654 (inst/sec) elapsed = 0:0:07:58 / Thu Apr 12 19:50:30 2018
GPGPU-Sim uArch: cycles simulated: 456000  inst.: 52970697 (ipc=116.2) sim_rate=110586 (inst/sec) elapsed = 0:0:07:59 / Thu Apr 12 19:50:31 2018
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(1,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 457000  inst.: 53047993 (ipc=116.1) sim_rate=110516 (inst/sec) elapsed = 0:0:08:00 / Thu Apr 12 19:50:32 2018
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(3,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 458000  inst.: 53131807 (ipc=116.0) sim_rate=110461 (inst/sec) elapsed = 0:0:08:01 / Thu Apr 12 19:50:33 2018
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 53200023 (ipc=115.9) sim_rate=110373 (inst/sec) elapsed = 0:0:08:02 / Thu Apr 12 19:50:34 2018
GPGPU-Sim uArch: cycles simulated: 460000  inst.: 53270729 (ipc=115.8) sim_rate=110291 (inst/sec) elapsed = 0:0:08:03 / Thu Apr 12 19:50:35 2018
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(1,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 461000  inst.: 53344395 (ipc=115.7) sim_rate=110215 (inst/sec) elapsed = 0:0:08:04 / Thu Apr 12 19:50:36 2018
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(2,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 462000  inst.: 53413793 (ipc=115.6) sim_rate=110131 (inst/sec) elapsed = 0:0:08:05 / Thu Apr 12 19:50:37 2018
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(1,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 463500  inst.: 53516535 (ipc=115.5) sim_rate=110116 (inst/sec) elapsed = 0:0:08:06 / Thu Apr 12 19:50:38 2018
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(1,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 464500  inst.: 53593749 (ipc=115.4) sim_rate=110048 (inst/sec) elapsed = 0:0:08:07 / Thu Apr 12 19:50:39 2018
GPGPU-Sim uArch: cycles simulated: 465500  inst.: 53675877 (ipc=115.3) sim_rate=109991 (inst/sec) elapsed = 0:0:08:08 / Thu Apr 12 19:50:40 2018
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(7,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 466500  inst.: 53741583 (ipc=115.2) sim_rate=109900 (inst/sec) elapsed = 0:0:08:09 / Thu Apr 12 19:50:41 2018
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(0,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 467500  inst.: 53822407 (ipc=115.1) sim_rate=109841 (inst/sec) elapsed = 0:0:08:10 / Thu Apr 12 19:50:42 2018
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(8,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 469000  inst.: 53944539 (ipc=115.0) sim_rate=109866 (inst/sec) elapsed = 0:0:08:11 / Thu Apr 12 19:50:43 2018
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(7,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 470000  inst.: 54034957 (ipc=115.0) sim_rate=109827 (inst/sec) elapsed = 0:0:08:12 / Thu Apr 12 19:50:44 2018
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(6,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 471000  inst.: 54133745 (ipc=114.9) sim_rate=109804 (inst/sec) elapsed = 0:0:08:13 / Thu Apr 12 19:50:45 2018
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 472000  inst.: 54215675 (ipc=114.9) sim_rate=109748 (inst/sec) elapsed = 0:0:08:14 / Thu Apr 12 19:50:46 2018
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 473000  inst.: 54317259 (ipc=114.8) sim_rate=109731 (inst/sec) elapsed = 0:0:08:15 / Thu Apr 12 19:50:47 2018
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(2,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 474000  inst.: 54416279 (ipc=114.8) sim_rate=109710 (inst/sec) elapsed = 0:0:08:16 / Thu Apr 12 19:50:48 2018
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 475000  inst.: 54511627 (ipc=114.8) sim_rate=109681 (inst/sec) elapsed = 0:0:08:17 / Thu Apr 12 19:50:49 2018
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(4,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 476000  inst.: 54614735 (ipc=114.7) sim_rate=109668 (inst/sec) elapsed = 0:0:08:18 / Thu Apr 12 19:50:50 2018
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(3,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 477500  inst.: 54770311 (ipc=114.7) sim_rate=109760 (inst/sec) elapsed = 0:0:08:19 / Thu Apr 12 19:50:51 2018
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 478500  inst.: 54872647 (ipc=114.7) sim_rate=109745 (inst/sec) elapsed = 0:0:08:20 / Thu Apr 12 19:50:52 2018
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(8,3,0) tid=(1,3,0)
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(8,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 479500  inst.: 54984966 (ipc=114.7) sim_rate=109750 (inst/sec) elapsed = 0:0:08:21 / Thu Apr 12 19:50:53 2018
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 480500  inst.: 55084192 (ipc=114.6) sim_rate=109729 (inst/sec) elapsed = 0:0:08:22 / Thu Apr 12 19:50:54 2018
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(0,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 481500  inst.: 55195559 (ipc=114.6) sim_rate=109732 (inst/sec) elapsed = 0:0:08:23 / Thu Apr 12 19:50:55 2018
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(3,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 482500  inst.: 55285244 (ipc=114.6) sim_rate=109692 (inst/sec) elapsed = 0:0:08:24 / Thu Apr 12 19:50:56 2018
GPGPU-Sim uArch: cycles simulated: 483500  inst.: 55375721 (ipc=114.5) sim_rate=109654 (inst/sec) elapsed = 0:0:08:25 / Thu Apr 12 19:50:57 2018
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(0,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 484500  inst.: 55463042 (ipc=114.5) sim_rate=109610 (inst/sec) elapsed = 0:0:08:26 / Thu Apr 12 19:50:58 2018
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(1,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 485500  inst.: 55551423 (ipc=114.4) sim_rate=109568 (inst/sec) elapsed = 0:0:08:27 / Thu Apr 12 19:50:59 2018
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(0,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 486500  inst.: 55633919 (ipc=114.4) sim_rate=109515 (inst/sec) elapsed = 0:0:08:28 / Thu Apr 12 19:51:00 2018
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(3,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 487500  inst.: 55717694 (ipc=114.3) sim_rate=109465 (inst/sec) elapsed = 0:0:08:29 / Thu Apr 12 19:51:01 2018
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(1,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 488500  inst.: 55813696 (ipc=114.3) sim_rate=109438 (inst/sec) elapsed = 0:0:08:30 / Thu Apr 12 19:51:02 2018
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(0,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 489500  inst.: 55904148 (ipc=114.2) sim_rate=109401 (inst/sec) elapsed = 0:0:08:31 / Thu Apr 12 19:51:03 2018
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(6,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 490500  inst.: 55990762 (ipc=114.2) sim_rate=109356 (inst/sec) elapsed = 0:0:08:32 / Thu Apr 12 19:51:04 2018
GPGPU-Sim uArch: cycles simulated: 491500  inst.: 56072990 (ipc=114.1) sim_rate=109304 (inst/sec) elapsed = 0:0:08:33 / Thu Apr 12 19:51:05 2018
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(1,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 492500  inst.: 56162442 (ipc=114.0) sim_rate=109265 (inst/sec) elapsed = 0:0:08:34 / Thu Apr 12 19:51:06 2018
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(8,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 493500  inst.: 56246762 (ipc=114.0) sim_rate=109217 (inst/sec) elapsed = 0:0:08:35 / Thu Apr 12 19:51:07 2018
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(4,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 494500  inst.: 56328217 (ipc=113.9) sim_rate=109163 (inst/sec) elapsed = 0:0:08:36 / Thu Apr 12 19:51:08 2018
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(6,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 495500  inst.: 56405919 (ipc=113.8) sim_rate=109102 (inst/sec) elapsed = 0:0:08:37 / Thu Apr 12 19:51:09 2018
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(6,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 496500  inst.: 56478955 (ipc=113.8) sim_rate=109032 (inst/sec) elapsed = 0:0:08:38 / Thu Apr 12 19:51:10 2018
GPGPU-Sim uArch: cycles simulated: 497500  inst.: 56555597 (ipc=113.7) sim_rate=108970 (inst/sec) elapsed = 0:0:08:39 / Thu Apr 12 19:51:11 2018
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(2,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 498500  inst.: 56641921 (ipc=113.6) sim_rate=108926 (inst/sec) elapsed = 0:0:08:40 / Thu Apr 12 19:51:12 2018
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(4,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 499500  inst.: 56725401 (ipc=113.6) sim_rate=108877 (inst/sec) elapsed = 0:0:08:41 / Thu Apr 12 19:51:13 2018
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(6,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 500500  inst.: 56793317 (ipc=113.5) sim_rate=108799 (inst/sec) elapsed = 0:0:08:42 / Thu Apr 12 19:51:14 2018
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(8,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 502000  inst.: 56903344 (ipc=113.4) sim_rate=108801 (inst/sec) elapsed = 0:0:08:43 / Thu Apr 12 19:51:15 2018
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(5,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 503000  inst.: 56974145 (ipc=113.3) sim_rate=108729 (inst/sec) elapsed = 0:0:08:44 / Thu Apr 12 19:51:16 2018
GPGPU-Sim uArch: cycles simulated: 504000  inst.: 57044169 (ipc=113.2) sim_rate=108655 (inst/sec) elapsed = 0:0:08:45 / Thu Apr 12 19:51:17 2018
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(0,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 505500  inst.: 57153861 (ipc=113.1) sim_rate=108657 (inst/sec) elapsed = 0:0:08:46 / Thu Apr 12 19:51:18 2018
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(5,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 506500  inst.: 57225045 (ipc=113.0) sim_rate=108586 (inst/sec) elapsed = 0:0:08:47 / Thu Apr 12 19:51:19 2018
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(4,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 508000  inst.: 57330404 (ipc=112.9) sim_rate=108580 (inst/sec) elapsed = 0:0:08:48 / Thu Apr 12 19:51:20 2018
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(7,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 509000  inst.: 57413881 (ipc=112.8) sim_rate=108532 (inst/sec) elapsed = 0:0:08:49 / Thu Apr 12 19:51:21 2018
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(4,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 510500  inst.: 57497729 (ipc=112.6) sim_rate=108486 (inst/sec) elapsed = 0:0:08:50 / Thu Apr 12 19:51:22 2018
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(1,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 511500  inst.: 57566498 (ipc=112.5) sim_rate=108411 (inst/sec) elapsed = 0:0:08:51 / Thu Apr 12 19:51:23 2018
GPGPU-Sim uArch: cycles simulated: 513000  inst.: 57656943 (ipc=112.4) sim_rate=108377 (inst/sec) elapsed = 0:0:08:52 / Thu Apr 12 19:51:24 2018
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(6,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 514000  inst.: 57720210 (ipc=112.3) sim_rate=108293 (inst/sec) elapsed = 0:0:08:53 / Thu Apr 12 19:51:25 2018
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(5,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 515000  inst.: 57784171 (ipc=112.2) sim_rate=108210 (inst/sec) elapsed = 0:0:08:54 / Thu Apr 12 19:51:26 2018
GPGPU-Sim uArch: cycles simulated: 516000  inst.: 57849460 (ipc=112.1) sim_rate=108129 (inst/sec) elapsed = 0:0:08:55 / Thu Apr 12 19:51:27 2018
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(5,2,0) tid=(0,5,0)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(8,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 517500  inst.: 57961817 (ipc=112.0) sim_rate=108137 (inst/sec) elapsed = 0:0:08:56 / Thu Apr 12 19:51:28 2018
GPGPU-Sim uArch: cycles simulated: 518500  inst.: 58026497 (ipc=111.9) sim_rate=108056 (inst/sec) elapsed = 0:0:08:57 / Thu Apr 12 19:51:29 2018
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(5,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 519500  inst.: 58091081 (ipc=111.8) sim_rate=107975 (inst/sec) elapsed = 0:0:08:58 / Thu Apr 12 19:51:30 2018
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(0,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 521000  inst.: 58191139 (ipc=111.7) sim_rate=107961 (inst/sec) elapsed = 0:0:08:59 / Thu Apr 12 19:51:31 2018
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(0,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 522500  inst.: 58283701 (ipc=111.5) sim_rate=107932 (inst/sec) elapsed = 0:0:09:00 / Thu Apr 12 19:51:32 2018
GPGPU-Sim uArch: cycles simulated: 523500  inst.: 58339316 (ipc=111.4) sim_rate=107836 (inst/sec) elapsed = 0:0:09:01 / Thu Apr 12 19:51:33 2018
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(3,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 525000  inst.: 58431823 (ipc=111.3) sim_rate=107807 (inst/sec) elapsed = 0:0:09:02 / Thu Apr 12 19:51:34 2018
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 526000  inst.: 58507957 (ipc=111.2) sim_rate=107749 (inst/sec) elapsed = 0:0:09:03 / Thu Apr 12 19:51:35 2018
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(4,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 527000  inst.: 58571416 (ipc=111.1) sim_rate=107668 (inst/sec) elapsed = 0:0:09:04 / Thu Apr 12 19:51:36 2018
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(6,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 528500  inst.: 58670273 (ipc=111.0) sim_rate=107651 (inst/sec) elapsed = 0:0:09:05 / Thu Apr 12 19:51:37 2018
GPGPU-Sim uArch: cycles simulated: 529500  inst.: 58724164 (ipc=110.9) sim_rate=107553 (inst/sec) elapsed = 0:0:09:06 / Thu Apr 12 19:51:38 2018
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 531000  inst.: 58812378 (ipc=110.8) sim_rate=107518 (inst/sec) elapsed = 0:0:09:07 / Thu Apr 12 19:51:39 2018
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(0,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 532000  inst.: 58860567 (ipc=110.6) sim_rate=107409 (inst/sec) elapsed = 0:0:09:08 / Thu Apr 12 19:51:40 2018
GPGPU-Sim uArch: cycles simulated: 533500  inst.: 58940049 (ipc=110.5) sim_rate=107358 (inst/sec) elapsed = 0:0:09:09 / Thu Apr 12 19:51:41 2018
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(7,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 534500  inst.: 58995183 (ipc=110.4) sim_rate=107263 (inst/sec) elapsed = 0:0:09:10 / Thu Apr 12 19:51:42 2018
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(4,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 536000  inst.: 59098242 (ipc=110.3) sim_rate=107256 (inst/sec) elapsed = 0:0:09:11 / Thu Apr 12 19:51:43 2018
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 537000  inst.: 59163750 (ipc=110.2) sim_rate=107180 (inst/sec) elapsed = 0:0:09:12 / Thu Apr 12 19:51:44 2018
GPGPU-Sim uArch: cycles simulated: 538000  inst.: 59217789 (ipc=110.1) sim_rate=107084 (inst/sec) elapsed = 0:0:09:13 / Thu Apr 12 19:51:45 2018
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(4,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 539500  inst.: 59309289 (ipc=109.9) sim_rate=107056 (inst/sec) elapsed = 0:0:09:14 / Thu Apr 12 19:51:46 2018
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(2,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 541000  inst.: 59385063 (ipc=109.8) sim_rate=107000 (inst/sec) elapsed = 0:0:09:15 / Thu Apr 12 19:51:47 2018
GPGPU-Sim uArch: cycles simulated: 542000  inst.: 59435826 (ipc=109.7) sim_rate=106898 (inst/sec) elapsed = 0:0:09:16 / Thu Apr 12 19:51:48 2018
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(7,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 543500  inst.: 59515201 (ipc=109.5) sim_rate=106849 (inst/sec) elapsed = 0:0:09:17 / Thu Apr 12 19:51:49 2018
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(3,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 544500  inst.: 59581658 (ipc=109.4) sim_rate=106777 (inst/sec) elapsed = 0:0:09:18 / Thu Apr 12 19:51:50 2018
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(8,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 545500  inst.: 59652427 (ipc=109.4) sim_rate=106712 (inst/sec) elapsed = 0:0:09:19 / Thu Apr 12 19:51:51 2018
GPGPU-Sim uArch: cycles simulated: 546500  inst.: 59716921 (ipc=109.3) sim_rate=106637 (inst/sec) elapsed = 0:0:09:20 / Thu Apr 12 19:51:52 2018
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(6,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 547500  inst.: 59787257 (ipc=109.2) sim_rate=106572 (inst/sec) elapsed = 0:0:09:21 / Thu Apr 12 19:51:53 2018
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(3,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 548500  inst.: 59842762 (ipc=109.1) sim_rate=106481 (inst/sec) elapsed = 0:0:09:22 / Thu Apr 12 19:51:54 2018
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(8,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 550000  inst.: 59947353 (ipc=109.0) sim_rate=106478 (inst/sec) elapsed = 0:0:09:23 / Thu Apr 12 19:51:55 2018
GPGPU-Sim uArch: cycles simulated: 551000  inst.: 59996481 (ipc=108.9) sim_rate=106376 (inst/sec) elapsed = 0:0:09:24 / Thu Apr 12 19:51:56 2018
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(4,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 552500  inst.: 60084048 (ipc=108.7) sim_rate=106343 (inst/sec) elapsed = 0:0:09:25 / Thu Apr 12 19:51:57 2018
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(6,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 553500  inst.: 60147111 (ipc=108.7) sim_rate=106266 (inst/sec) elapsed = 0:0:09:26 / Thu Apr 12 19:51:58 2018
GPGPU-Sim uArch: cycles simulated: 554500  inst.: 60210600 (ipc=108.6) sim_rate=106191 (inst/sec) elapsed = 0:0:09:27 / Thu Apr 12 19:51:59 2018
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(7,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 555500  inst.: 60282133 (ipc=108.5) sim_rate=106130 (inst/sec) elapsed = 0:0:09:28 / Thu Apr 12 19:52:00 2018
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(2,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 557000  inst.: 60380314 (ipc=108.4) sim_rate=106116 (inst/sec) elapsed = 0:0:09:29 / Thu Apr 12 19:52:01 2018
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(4,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 558000  inst.: 60461093 (ipc=108.4) sim_rate=106072 (inst/sec) elapsed = 0:0:09:30 / Thu Apr 12 19:52:02 2018
GPGPU-Sim uArch: cycles simulated: 559000  inst.: 60517553 (ipc=108.3) sim_rate=105985 (inst/sec) elapsed = 0:0:09:31 / Thu Apr 12 19:52:03 2018
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(6,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 560500  inst.: 60607904 (ipc=108.1) sim_rate=105957 (inst/sec) elapsed = 0:0:09:32 / Thu Apr 12 19:52:04 2018
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(0,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 561500  inst.: 60663185 (ipc=108.0) sim_rate=105869 (inst/sec) elapsed = 0:0:09:33 / Thu Apr 12 19:52:05 2018
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(7,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 563000  inst.: 60750404 (ipc=107.9) sim_rate=105836 (inst/sec) elapsed = 0:0:09:34 / Thu Apr 12 19:52:06 2018
GPGPU-Sim uArch: cycles simulated: 564000  inst.: 60811372 (ipc=107.8) sim_rate=105758 (inst/sec) elapsed = 0:0:09:35 / Thu Apr 12 19:52:07 2018
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(2,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 565000  inst.: 60877493 (ipc=107.7) sim_rate=105690 (inst/sec) elapsed = 0:0:09:36 / Thu Apr 12 19:52:08 2018
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(2,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 566000  inst.: 60943510 (ipc=107.7) sim_rate=105621 (inst/sec) elapsed = 0:0:09:37 / Thu Apr 12 19:52:09 2018
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(2,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 567500  inst.: 61046409 (ipc=107.6) sim_rate=105616 (inst/sec) elapsed = 0:0:09:38 / Thu Apr 12 19:52:10 2018
GPGPU-Sim uArch: cycles simulated: 568500  inst.: 61117175 (ipc=107.5) sim_rate=105556 (inst/sec) elapsed = 0:0:09:39 / Thu Apr 12 19:52:11 2018
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(7,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 569500  inst.: 61181727 (ipc=107.4) sim_rate=105485 (inst/sec) elapsed = 0:0:09:40 / Thu Apr 12 19:52:12 2018
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(6,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 571000  inst.: 61281589 (ipc=107.3) sim_rate=105476 (inst/sec) elapsed = 0:0:09:41 / Thu Apr 12 19:52:13 2018
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 572000  inst.: 61336234 (ipc=107.2) sim_rate=105388 (inst/sec) elapsed = 0:0:09:42 / Thu Apr 12 19:52:14 2018
GPGPU-Sim uArch: cycles simulated: 573000  inst.: 61398275 (ipc=107.2) sim_rate=105314 (inst/sec) elapsed = 0:0:09:43 / Thu Apr 12 19:52:15 2018
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(7,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 574500  inst.: 61508144 (ipc=107.1) sim_rate=105322 (inst/sec) elapsed = 0:0:09:44 / Thu Apr 12 19:52:16 2018
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(3,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 575500  inst.: 61569092 (ipc=107.0) sim_rate=105246 (inst/sec) elapsed = 0:0:09:45 / Thu Apr 12 19:52:17 2018
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(7,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 576500  inst.: 61647976 (ipc=106.9) sim_rate=105201 (inst/sec) elapsed = 0:0:09:46 / Thu Apr 12 19:52:18 2018
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(6,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 577500  inst.: 61716559 (ipc=106.9) sim_rate=105138 (inst/sec) elapsed = 0:0:09:47 / Thu Apr 12 19:52:19 2018
GPGPU-Sim uArch: cycles simulated: 578500  inst.: 61779813 (ipc=106.8) sim_rate=105067 (inst/sec) elapsed = 0:0:09:48 / Thu Apr 12 19:52:20 2018
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(7,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 579500  inst.: 61863008 (ipc=106.8) sim_rate=105030 (inst/sec) elapsed = 0:0:09:49 / Thu Apr 12 19:52:21 2018
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(1,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 581000  inst.: 61951642 (ipc=106.6) sim_rate=105002 (inst/sec) elapsed = 0:0:09:50 / Thu Apr 12 19:52:22 2018
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(7,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 582000  inst.: 62016715 (ipc=106.6) sim_rate=104935 (inst/sec) elapsed = 0:0:09:51 / Thu Apr 12 19:52:23 2018
GPGPU-Sim uArch: cycles simulated: 583000  inst.: 62082889 (ipc=106.5) sim_rate=104869 (inst/sec) elapsed = 0:0:09:52 / Thu Apr 12 19:52:24 2018
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(8,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 584000  inst.: 62148058 (ipc=106.4) sim_rate=104802 (inst/sec) elapsed = 0:0:09:53 / Thu Apr 12 19:52:25 2018
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(1,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 585500  inst.: 62243995 (ipc=106.3) sim_rate=104787 (inst/sec) elapsed = 0:0:09:54 / Thu Apr 12 19:52:26 2018
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(4,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 586500  inst.: 62312254 (ipc=106.2) sim_rate=104726 (inst/sec) elapsed = 0:0:09:55 / Thu Apr 12 19:52:27 2018
GPGPU-Sim uArch: cycles simulated: 587500  inst.: 62381279 (ipc=106.2) sim_rate=104666 (inst/sec) elapsed = 0:0:09:56 / Thu Apr 12 19:52:28 2018
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(4,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 589000  inst.: 62477208 (ipc=106.1) sim_rate=104651 (inst/sec) elapsed = 0:0:09:57 / Thu Apr 12 19:52:29 2018
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(1,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 590000  inst.: 62544488 (ipc=106.0) sim_rate=104589 (inst/sec) elapsed = 0:0:09:58 / Thu Apr 12 19:52:30 2018
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 591000  inst.: 62612046 (ipc=105.9) sim_rate=104527 (inst/sec) elapsed = 0:0:09:59 / Thu Apr 12 19:52:31 2018
GPGPU-Sim uArch: cycles simulated: 592000  inst.: 62681913 (ipc=105.9) sim_rate=104469 (inst/sec) elapsed = 0:0:10:00 / Thu Apr 12 19:52:32 2018
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(0,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 593000  inst.: 62752548 (ipc=105.8) sim_rate=104413 (inst/sec) elapsed = 0:0:10:01 / Thu Apr 12 19:52:33 2018
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(2,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 594500  inst.: 62853033 (ipc=105.7) sim_rate=104407 (inst/sec) elapsed = 0:0:10:02 / Thu Apr 12 19:52:34 2018
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(0,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 595500  inst.: 62923106 (ipc=105.7) sim_rate=104350 (inst/sec) elapsed = 0:0:10:03 / Thu Apr 12 19:52:35 2018
GPGPU-Sim uArch: cycles simulated: 596500  inst.: 62989639 (ipc=105.6) sim_rate=104287 (inst/sec) elapsed = 0:0:10:04 / Thu Apr 12 19:52:36 2018
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(2,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 597500  inst.: 63054924 (ipc=105.5) sim_rate=104223 (inst/sec) elapsed = 0:0:10:05 / Thu Apr 12 19:52:37 2018
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(0,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 598500  inst.: 63118862 (ipc=105.5) sim_rate=104156 (inst/sec) elapsed = 0:0:10:06 / Thu Apr 12 19:52:38 2018
GPGPU-Sim uArch: cycles simulated: 599500  inst.: 63190014 (ipc=105.4) sim_rate=104102 (inst/sec) elapsed = 0:0:10:07 / Thu Apr 12 19:52:39 2018
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(4,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 601000  inst.: 63294491 (ipc=105.3) sim_rate=104102 (inst/sec) elapsed = 0:0:10:08 / Thu Apr 12 19:52:40 2018
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(4,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 602000  inst.: 63358199 (ipc=105.2) sim_rate=104036 (inst/sec) elapsed = 0:0:10:09 / Thu Apr 12 19:52:41 2018
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 603500  inst.: 63453405 (ipc=105.1) sim_rate=104021 (inst/sec) elapsed = 0:0:10:10 / Thu Apr 12 19:52:42 2018
GPGPU-Sim uArch: cycles simulated: 604000  inst.: 63487828 (ipc=105.1) sim_rate=103908 (inst/sec) elapsed = 0:0:10:11 / Thu Apr 12 19:52:43 2018
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(0,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 605500  inst.: 63585540 (ipc=105.0) sim_rate=103897 (inst/sec) elapsed = 0:0:10:12 / Thu Apr 12 19:52:44 2018
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(5,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 606500  inst.: 63648367 (ipc=104.9) sim_rate=103830 (inst/sec) elapsed = 0:0:10:13 / Thu Apr 12 19:52:45 2018
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(6,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 607500  inst.: 63716866 (ipc=104.9) sim_rate=103773 (inst/sec) elapsed = 0:0:10:14 / Thu Apr 12 19:52:46 2018
GPGPU-Sim uArch: cycles simulated: 608500  inst.: 63781608 (ipc=104.8) sim_rate=103709 (inst/sec) elapsed = 0:0:10:15 / Thu Apr 12 19:52:47 2018
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(6,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 609500  inst.: 63852509 (ipc=104.8) sim_rate=103656 (inst/sec) elapsed = 0:0:10:16 / Thu Apr 12 19:52:48 2018
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(6,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 611000  inst.: 63949770 (ipc=104.7) sim_rate=103646 (inst/sec) elapsed = 0:0:10:17 / Thu Apr 12 19:52:49 2018
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(8,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 612000  inst.: 64017125 (ipc=104.6) sim_rate=103587 (inst/sec) elapsed = 0:0:10:18 / Thu Apr 12 19:52:50 2018
GPGPU-Sim uArch: cycles simulated: 613000  inst.: 64080971 (ipc=104.5) sim_rate=103523 (inst/sec) elapsed = 0:0:10:19 / Thu Apr 12 19:52:51 2018
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(6,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 614000  inst.: 64138571 (ipc=104.5) sim_rate=103449 (inst/sec) elapsed = 0:0:10:20 / Thu Apr 12 19:52:52 2018
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(2,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 615000  inst.: 64201005 (ipc=104.4) sim_rate=103383 (inst/sec) elapsed = 0:0:10:21 / Thu Apr 12 19:52:53 2018
GPGPU-Sim uArch: cycles simulated: 616500  inst.: 64287808 (ipc=104.3) sim_rate=103356 (inst/sec) elapsed = 0:0:10:22 / Thu Apr 12 19:52:54 2018
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(2,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 617500  inst.: 64355625 (ipc=104.2) sim_rate=103299 (inst/sec) elapsed = 0:0:10:23 / Thu Apr 12 19:52:55 2018
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(5,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 619000  inst.: 64455674 (ipc=104.1) sim_rate=103294 (inst/sec) elapsed = 0:0:10:24 / Thu Apr 12 19:52:56 2018
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(2,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 620000  inst.: 64512721 (ipc=104.1) sim_rate=103220 (inst/sec) elapsed = 0:0:10:25 / Thu Apr 12 19:52:57 2018
GPGPU-Sim uArch: cycles simulated: 621000  inst.: 64571550 (ipc=104.0) sim_rate=103149 (inst/sec) elapsed = 0:0:10:26 / Thu Apr 12 19:52:58 2018
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(5,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 622000  inst.: 64636890 (ipc=103.9) sim_rate=103089 (inst/sec) elapsed = 0:0:10:27 / Thu Apr 12 19:52:59 2018
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(4,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 623500  inst.: 64735841 (ipc=103.8) sim_rate=103082 (inst/sec) elapsed = 0:0:10:28 / Thu Apr 12 19:53:00 2018
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(3,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 624500  inst.: 64804105 (ipc=103.8) sim_rate=103027 (inst/sec) elapsed = 0:0:10:29 / Thu Apr 12 19:53:01 2018
GPGPU-Sim uArch: cycles simulated: 625500  inst.: 64871949 (ipc=103.7) sim_rate=102971 (inst/sec) elapsed = 0:0:10:30 / Thu Apr 12 19:53:02 2018
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 626500  inst.: 64944167 (ipc=103.7) sim_rate=102922 (inst/sec) elapsed = 0:0:10:31 / Thu Apr 12 19:53:03 2018
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(2,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 628000  inst.: 65034471 (ipc=103.6) sim_rate=102902 (inst/sec) elapsed = 0:0:10:32 / Thu Apr 12 19:53:04 2018
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(7,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 629500  inst.: 65123968 (ipc=103.5) sim_rate=102881 (inst/sec) elapsed = 0:0:10:33 / Thu Apr 12 19:53:05 2018
GPGPU-Sim uArch: cycles simulated: 630500  inst.: 65181793 (ipc=103.4) sim_rate=102810 (inst/sec) elapsed = 0:0:10:34 / Thu Apr 12 19:53:06 2018
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 631500  inst.: 65245998 (ipc=103.3) sim_rate=102749 (inst/sec) elapsed = 0:0:10:35 / Thu Apr 12 19:53:07 2018
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(0,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 633000  inst.: 65329099 (ipc=103.2) sim_rate=102718 (inst/sec) elapsed = 0:0:10:36 / Thu Apr 12 19:53:08 2018
GPGPU-Sim uArch: cycles simulated: 634000  inst.: 65389729 (ipc=103.1) sim_rate=102652 (inst/sec) elapsed = 0:0:10:37 / Thu Apr 12 19:53:09 2018
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(8,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 635500  inst.: 65475971 (ipc=103.0) sim_rate=102626 (inst/sec) elapsed = 0:0:10:38 / Thu Apr 12 19:53:10 2018
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(8,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 636500  inst.: 65529598 (ipc=103.0) sim_rate=102550 (inst/sec) elapsed = 0:0:10:39 / Thu Apr 12 19:53:11 2018
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(0,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 638000  inst.: 65619386 (ipc=102.9) sim_rate=102530 (inst/sec) elapsed = 0:0:10:40 / Thu Apr 12 19:53:12 2018
GPGPU-Sim uArch: cycles simulated: 639000  inst.: 65677780 (ipc=102.8) sim_rate=102461 (inst/sec) elapsed = 0:0:10:41 / Thu Apr 12 19:53:13 2018
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(7,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 640000  inst.: 65735256 (ipc=102.7) sim_rate=102391 (inst/sec) elapsed = 0:0:10:42 / Thu Apr 12 19:53:14 2018
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(1,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 641500  inst.: 65826767 (ipc=102.6) sim_rate=102374 (inst/sec) elapsed = 0:0:10:43 / Thu Apr 12 19:53:15 2018
GPGPU-Sim uArch: cycles simulated: 642500  inst.: 65882516 (ipc=102.5) sim_rate=102302 (inst/sec) elapsed = 0:0:10:44 / Thu Apr 12 19:53:16 2018
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(7,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 644000  inst.: 65968624 (ipc=102.4) sim_rate=102276 (inst/sec) elapsed = 0:0:10:45 / Thu Apr 12 19:53:17 2018
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(1,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 645000  inst.: 66023552 (ipc=102.4) sim_rate=102203 (inst/sec) elapsed = 0:0:10:46 / Thu Apr 12 19:53:18 2018
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(2,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 646500  inst.: 66107649 (ipc=102.3) sim_rate=102175 (inst/sec) elapsed = 0:0:10:47 / Thu Apr 12 19:53:19 2018
GPGPU-Sim uArch: cycles simulated: 647500  inst.: 66163116 (ipc=102.2) sim_rate=102103 (inst/sec) elapsed = 0:0:10:48 / Thu Apr 12 19:53:20 2018
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(8,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 649000  inst.: 66249021 (ipc=102.1) sim_rate=102078 (inst/sec) elapsed = 0:0:10:49 / Thu Apr 12 19:53:21 2018
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(4,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 650000  inst.: 66305083 (ipc=102.0) sim_rate=102007 (inst/sec) elapsed = 0:0:10:50 / Thu Apr 12 19:53:22 2018
GPGPU-Sim uArch: cycles simulated: 651500  inst.: 66377913 (ipc=101.9) sim_rate=101963 (inst/sec) elapsed = 0:0:10:51 / Thu Apr 12 19:53:23 2018
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(2,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 652500  inst.: 66433184 (ipc=101.8) sim_rate=101891 (inst/sec) elapsed = 0:0:10:52 / Thu Apr 12 19:53:24 2018
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(5,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 654000  inst.: 66516832 (ipc=101.7) sim_rate=101863 (inst/sec) elapsed = 0:0:10:53 / Thu Apr 12 19:53:25 2018
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(2,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 655500  inst.: 66598501 (ipc=101.6) sim_rate=101832 (inst/sec) elapsed = 0:0:10:54 / Thu Apr 12 19:53:26 2018
GPGPU-Sim uArch: cycles simulated: 656500  inst.: 66654465 (ipc=101.5) sim_rate=101762 (inst/sec) elapsed = 0:0:10:55 / Thu Apr 12 19:53:27 2018
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(2,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 657500  inst.: 66705831 (ipc=101.5) sim_rate=101685 (inst/sec) elapsed = 0:0:10:56 / Thu Apr 12 19:53:28 2018
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(7,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 659000  inst.: 66787860 (ipc=101.3) sim_rate=101655 (inst/sec) elapsed = 0:0:10:57 / Thu Apr 12 19:53:29 2018
GPGPU-Sim uArch: cycles simulated: 660000  inst.: 66851102 (ipc=101.3) sim_rate=101597 (inst/sec) elapsed = 0:0:10:58 / Thu Apr 12 19:53:30 2018
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(1,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 661500  inst.: 66937983 (ipc=101.2) sim_rate=101575 (inst/sec) elapsed = 0:0:10:59 / Thu Apr 12 19:53:31 2018
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(3,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 662500  inst.: 67000570 (ipc=101.1) sim_rate=101516 (inst/sec) elapsed = 0:0:11:00 / Thu Apr 12 19:53:32 2018
GPGPU-Sim uArch: cycles simulated: 663500  inst.: 67057153 (ipc=101.1) sim_rate=101448 (inst/sec) elapsed = 0:0:11:01 / Thu Apr 12 19:53:33 2018
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 665000  inst.: 67152837 (ipc=101.0) sim_rate=101439 (inst/sec) elapsed = 0:0:11:02 / Thu Apr 12 19:53:34 2018
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(6,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 666000  inst.: 67215463 (ipc=100.9) sim_rate=101380 (inst/sec) elapsed = 0:0:11:03 / Thu Apr 12 19:53:35 2018
GPGPU-Sim uArch: cycles simulated: 667000  inst.: 67268632 (ipc=100.9) sim_rate=101308 (inst/sec) elapsed = 0:0:11:04 / Thu Apr 12 19:53:36 2018
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(0,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 668500  inst.: 67356169 (ipc=100.8) sim_rate=101287 (inst/sec) elapsed = 0:0:11:05 / Thu Apr 12 19:53:37 2018
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(3,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 669500  inst.: 67423644 (ipc=100.7) sim_rate=101236 (inst/sec) elapsed = 0:0:11:06 / Thu Apr 12 19:53:38 2018
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(6,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 670500  inst.: 67481241 (ipc=100.6) sim_rate=101171 (inst/sec) elapsed = 0:0:11:07 / Thu Apr 12 19:53:39 2018
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(0,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 672000  inst.: 67570672 (ipc=100.6) sim_rate=101153 (inst/sec) elapsed = 0:0:11:08 / Thu Apr 12 19:53:40 2018
GPGPU-Sim uArch: cycles simulated: 673000  inst.: 67624214 (ipc=100.5) sim_rate=101082 (inst/sec) elapsed = 0:0:11:09 / Thu Apr 12 19:53:41 2018
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(0,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 674500  inst.: 67709778 (ipc=100.4) sim_rate=101059 (inst/sec) elapsed = 0:0:11:10 / Thu Apr 12 19:53:42 2018
GPGPU-Sim uArch: cycles simulated: 675500  inst.: 67765932 (ipc=100.3) sim_rate=100992 (inst/sec) elapsed = 0:0:11:11 / Thu Apr 12 19:53:43 2018
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 676500  inst.: 67825221 (ipc=100.3) sim_rate=100930 (inst/sec) elapsed = 0:0:11:12 / Thu Apr 12 19:53:44 2018
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(1,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 677500  inst.: 67883002 (ipc=100.2) sim_rate=100866 (inst/sec) elapsed = 0:0:11:13 / Thu Apr 12 19:53:45 2018
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(3,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 679000  inst.: 67972444 (ipc=100.1) sim_rate=100849 (inst/sec) elapsed = 0:0:11:14 / Thu Apr 12 19:53:46 2018
GPGPU-Sim uArch: cycles simulated: 680000  inst.: 68028081 (ipc=100.0) sim_rate=100782 (inst/sec) elapsed = 0:0:11:15 / Thu Apr 12 19:53:47 2018
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 681000  inst.: 68089976 (ipc=100.0) sim_rate=100724 (inst/sec) elapsed = 0:0:11:16 / Thu Apr 12 19:53:48 2018
GPGPU-Sim uArch: cycles simulated: 682000  inst.: 68142440 (ipc=99.9) sim_rate=100653 (inst/sec) elapsed = 0:0:11:17 / Thu Apr 12 19:53:49 2018
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(6,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 683500  inst.: 68228377 (ipc=99.8) sim_rate=100631 (inst/sec) elapsed = 0:0:11:18 / Thu Apr 12 19:53:50 2018
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(3,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 684500  inst.: 68288454 (ipc=99.8) sim_rate=100572 (inst/sec) elapsed = 0:0:11:19 / Thu Apr 12 19:53:51 2018
GPGPU-Sim uArch: cycles simulated: 685500  inst.: 68346909 (ipc=99.7) sim_rate=100510 (inst/sec) elapsed = 0:0:11:20 / Thu Apr 12 19:53:52 2018
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(0,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 687000  inst.: 68433404 (ipc=99.6) sim_rate=100489 (inst/sec) elapsed = 0:0:11:21 / Thu Apr 12 19:53:53 2018
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(4,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 688000  inst.: 68487836 (ipc=99.5) sim_rate=100422 (inst/sec) elapsed = 0:0:11:22 / Thu Apr 12 19:53:54 2018
GPGPU-Sim uArch: cycles simulated: 689000  inst.: 68543997 (ipc=99.5) sim_rate=100357 (inst/sec) elapsed = 0:0:11:23 / Thu Apr 12 19:53:55 2018
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(8,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 690000  inst.: 68601663 (ipc=99.4) sim_rate=100294 (inst/sec) elapsed = 0:0:11:24 / Thu Apr 12 19:53:56 2018
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(4,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 691500  inst.: 68685379 (ipc=99.3) sim_rate=100270 (inst/sec) elapsed = 0:0:11:25 / Thu Apr 12 19:53:57 2018
GPGPU-Sim uArch: cycles simulated: 692500  inst.: 68740849 (ipc=99.3) sim_rate=100205 (inst/sec) elapsed = 0:0:11:26 / Thu Apr 12 19:53:58 2018
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(3,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 693500  inst.: 68791834 (ipc=99.2) sim_rate=100133 (inst/sec) elapsed = 0:0:11:27 / Thu Apr 12 19:53:59 2018
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(6,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 695000  inst.: 68870737 (ipc=99.1) sim_rate=100102 (inst/sec) elapsed = 0:0:11:28 / Thu Apr 12 19:54:00 2018
GPGPU-Sim uArch: cycles simulated: 696000  inst.: 68926388 (ipc=99.0) sim_rate=100038 (inst/sec) elapsed = 0:0:11:29 / Thu Apr 12 19:54:01 2018
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(8,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 697500  inst.: 69004055 (ipc=98.9) sim_rate=100005 (inst/sec) elapsed = 0:0:11:30 / Thu Apr 12 19:54:02 2018
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(6,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 698500  inst.: 69058042 (ipc=98.9) sim_rate=99939 (inst/sec) elapsed = 0:0:11:31 / Thu Apr 12 19:54:03 2018
GPGPU-Sim uArch: cycles simulated: 699500  inst.: 69114168 (ipc=98.8) sim_rate=99875 (inst/sec) elapsed = 0:0:11:32 / Thu Apr 12 19:54:04 2018
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 701000  inst.: 69190390 (ipc=98.7) sim_rate=99841 (inst/sec) elapsed = 0:0:11:33 / Thu Apr 12 19:54:05 2018
GPGPU-Sim uArch: cycles simulated: 702000  inst.: 69246651 (ipc=98.6) sim_rate=99779 (inst/sec) elapsed = 0:0:11:34 / Thu Apr 12 19:54:06 2018
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(4,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 703000  inst.: 69300949 (ipc=98.6) sim_rate=99713 (inst/sec) elapsed = 0:0:11:35 / Thu Apr 12 19:54:07 2018
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(2,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 704500  inst.: 69393661 (ipc=98.5) sim_rate=99703 (inst/sec) elapsed = 0:0:11:36 / Thu Apr 12 19:54:08 2018
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(8,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 705500  inst.: 69452308 (ipc=98.4) sim_rate=99644 (inst/sec) elapsed = 0:0:11:37 / Thu Apr 12 19:54:09 2018
GPGPU-Sim uArch: cycles simulated: 706500  inst.: 69513412 (ipc=98.4) sim_rate=99589 (inst/sec) elapsed = 0:0:11:38 / Thu Apr 12 19:54:10 2018
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(4,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 708000  inst.: 69595068 (ipc=98.3) sim_rate=99563 (inst/sec) elapsed = 0:0:11:39 / Thu Apr 12 19:54:11 2018
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(0,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 709000  inst.: 69649199 (ipc=98.2) sim_rate=99498 (inst/sec) elapsed = 0:0:11:40 / Thu Apr 12 19:54:12 2018
GPGPU-Sim uArch: cycles simulated: 710500  inst.: 69736373 (ipc=98.2) sim_rate=99481 (inst/sec) elapsed = 0:0:11:41 / Thu Apr 12 19:54:13 2018
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(6,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 711500  inst.: 69791156 (ipc=98.1) sim_rate=99417 (inst/sec) elapsed = 0:0:11:42 / Thu Apr 12 19:54:14 2018
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 712500  inst.: 69852056 (ipc=98.0) sim_rate=99362 (inst/sec) elapsed = 0:0:11:43 / Thu Apr 12 19:54:15 2018
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(8,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 714000  inst.: 69940134 (ipc=98.0) sim_rate=99346 (inst/sec) elapsed = 0:0:11:44 / Thu Apr 12 19:54:16 2018
GPGPU-Sim uArch: cycles simulated: 715000  inst.: 69996601 (ipc=97.9) sim_rate=99285 (inst/sec) elapsed = 0:0:11:45 / Thu Apr 12 19:54:17 2018
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(1,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 716000  inst.: 70055148 (ipc=97.8) sim_rate=99228 (inst/sec) elapsed = 0:0:11:46 / Thu Apr 12 19:54:18 2018
GPGPU-Sim uArch: cycles simulated: 717000  inst.: 70110390 (ipc=97.8) sim_rate=99166 (inst/sec) elapsed = 0:0:11:47 / Thu Apr 12 19:54:19 2018
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(0,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 718000  inst.: 70172349 (ipc=97.7) sim_rate=99113 (inst/sec) elapsed = 0:0:11:48 / Thu Apr 12 19:54:20 2018
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 719500  inst.: 70261239 (ipc=97.7) sim_rate=99099 (inst/sec) elapsed = 0:0:11:49 / Thu Apr 12 19:54:21 2018
GPGPU-Sim uArch: cycles simulated: 720500  inst.: 70323376 (ipc=97.6) sim_rate=99047 (inst/sec) elapsed = 0:0:11:50 / Thu Apr 12 19:54:22 2018
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(6,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 722000  inst.: 70413861 (ipc=97.5) sim_rate=99034 (inst/sec) elapsed = 0:0:11:51 / Thu Apr 12 19:54:23 2018
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(4,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 723000  inst.: 70468105 (ipc=97.5) sim_rate=98972 (inst/sec) elapsed = 0:0:11:52 / Thu Apr 12 19:54:24 2018
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(8,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 724500  inst.: 70557029 (ipc=97.4) sim_rate=98957 (inst/sec) elapsed = 0:0:11:53 / Thu Apr 12 19:54:25 2018
GPGPU-Sim uArch: cycles simulated: 725500  inst.: 70618742 (ipc=97.3) sim_rate=98905 (inst/sec) elapsed = 0:0:11:54 / Thu Apr 12 19:54:26 2018
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(5,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 726500  inst.: 70677441 (ipc=97.3) sim_rate=98849 (inst/sec) elapsed = 0:0:11:55 / Thu Apr 12 19:54:27 2018
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(7,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 727500  inst.: 70735222 (ipc=97.2) sim_rate=98792 (inst/sec) elapsed = 0:0:11:56 / Thu Apr 12 19:54:28 2018
GPGPU-Sim uArch: cycles simulated: 728500  inst.: 70794770 (ipc=97.2) sim_rate=98737 (inst/sec) elapsed = 0:0:11:57 / Thu Apr 12 19:54:29 2018
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(0,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 730000  inst.: 70877229 (ipc=97.1) sim_rate=98714 (inst/sec) elapsed = 0:0:11:58 / Thu Apr 12 19:54:30 2018
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(6,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 731000  inst.: 70930164 (ipc=97.0) sim_rate=98651 (inst/sec) elapsed = 0:0:11:59 / Thu Apr 12 19:54:31 2018
GPGPU-Sim uArch: cycles simulated: 732000  inst.: 70983430 (ipc=97.0) sim_rate=98588 (inst/sec) elapsed = 0:0:12:00 / Thu Apr 12 19:54:32 2018
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 733500  inst.: 71072315 (ipc=96.9) sim_rate=98574 (inst/sec) elapsed = 0:0:12:01 / Thu Apr 12 19:54:33 2018
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(1,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 734500  inst.: 71130616 (ipc=96.8) sim_rate=98518 (inst/sec) elapsed = 0:0:12:02 / Thu Apr 12 19:54:34 2018
GPGPU-Sim uArch: cycles simulated: 736000  inst.: 71216356 (ipc=96.8) sim_rate=98501 (inst/sec) elapsed = 0:0:12:03 / Thu Apr 12 19:54:35 2018
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(1,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 736500  inst.: 71247460 (ipc=96.7) sim_rate=98408 (inst/sec) elapsed = 0:0:12:04 / Thu Apr 12 19:54:36 2018
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(0,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 738000  inst.: 71335363 (ipc=96.7) sim_rate=98393 (inst/sec) elapsed = 0:0:12:05 / Thu Apr 12 19:54:37 2018
GPGPU-Sim uArch: cycles simulated: 739000  inst.: 71392161 (ipc=96.6) sim_rate=98336 (inst/sec) elapsed = 0:0:12:06 / Thu Apr 12 19:54:38 2018
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(8,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 740500  inst.: 71472786 (ipc=96.5) sim_rate=98311 (inst/sec) elapsed = 0:0:12:07 / Thu Apr 12 19:54:39 2018
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(4,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 741500  inst.: 71530868 (ipc=96.5) sim_rate=98256 (inst/sec) elapsed = 0:0:12:08 / Thu Apr 12 19:54:40 2018
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(0,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 743000  inst.: 71613430 (ipc=96.4) sim_rate=98235 (inst/sec) elapsed = 0:0:12:09 / Thu Apr 12 19:54:41 2018
GPGPU-Sim uArch: cycles simulated: 744000  inst.: 71662389 (ipc=96.3) sim_rate=98167 (inst/sec) elapsed = 0:0:12:10 / Thu Apr 12 19:54:42 2018
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 745000  inst.: 71721494 (ipc=96.3) sim_rate=98114 (inst/sec) elapsed = 0:0:12:11 / Thu Apr 12 19:54:43 2018
GPGPU-Sim uArch: cycles simulated: 746500  inst.: 71800961 (ipc=96.2) sim_rate=98088 (inst/sec) elapsed = 0:0:12:12 / Thu Apr 12 19:54:44 2018
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(2,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 747500  inst.: 71859261 (ipc=96.1) sim_rate=98034 (inst/sec) elapsed = 0:0:12:13 / Thu Apr 12 19:54:45 2018
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(2,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 748500  inst.: 71915922 (ipc=96.1) sim_rate=97978 (inst/sec) elapsed = 0:0:12:14 / Thu Apr 12 19:54:46 2018
GPGPU-Sim uArch: cycles simulated: 750000  inst.: 72004666 (ipc=96.0) sim_rate=97965 (inst/sec) elapsed = 0:0:12:15 / Thu Apr 12 19:54:47 2018
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(6,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 751000  inst.: 72060918 (ipc=96.0) sim_rate=97908 (inst/sec) elapsed = 0:0:12:16 / Thu Apr 12 19:54:48 2018
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(8,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 752500  inst.: 72154013 (ipc=95.9) sim_rate=97902 (inst/sec) elapsed = 0:0:12:17 / Thu Apr 12 19:54:49 2018
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(4,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 753500  inst.: 72220545 (ipc=95.8) sim_rate=97859 (inst/sec) elapsed = 0:0:12:18 / Thu Apr 12 19:54:50 2018
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 755000  inst.: 72304236 (ipc=95.8) sim_rate=97840 (inst/sec) elapsed = 0:0:12:19 / Thu Apr 12 19:54:51 2018
GPGPU-Sim uArch: cycles simulated: 756000  inst.: 72365035 (ipc=95.7) sim_rate=97790 (inst/sec) elapsed = 0:0:12:20 / Thu Apr 12 19:54:52 2018
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(4,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 757000  inst.: 72418363 (ipc=95.7) sim_rate=97730 (inst/sec) elapsed = 0:0:12:21 / Thu Apr 12 19:54:53 2018
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(7,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 758500  inst.: 72506239 (ipc=95.6) sim_rate=97717 (inst/sec) elapsed = 0:0:12:22 / Thu Apr 12 19:54:54 2018
GPGPU-Sim uArch: cycles simulated: 759500  inst.: 72562026 (ipc=95.5) sim_rate=97660 (inst/sec) elapsed = 0:0:12:23 / Thu Apr 12 19:54:55 2018
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(2,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 761000  inst.: 72651245 (ipc=95.5) sim_rate=97649 (inst/sec) elapsed = 0:0:12:24 / Thu Apr 12 19:54:56 2018
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(7,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 762000  inst.: 72706223 (ipc=95.4) sim_rate=97592 (inst/sec) elapsed = 0:0:12:25 / Thu Apr 12 19:54:57 2018
GPGPU-Sim uArch: cycles simulated: 763500  inst.: 72793026 (ipc=95.3) sim_rate=97577 (inst/sec) elapsed = 0:0:12:26 / Thu Apr 12 19:54:58 2018
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(4,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 764500  inst.: 72855189 (ipc=95.3) sim_rate=97530 (inst/sec) elapsed = 0:0:12:27 / Thu Apr 12 19:54:59 2018
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(7,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 766000  inst.: 72936854 (ipc=95.2) sim_rate=97509 (inst/sec) elapsed = 0:0:12:28 / Thu Apr 12 19:55:00 2018
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(1,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 767000  inst.: 72999158 (ipc=95.2) sim_rate=97462 (inst/sec) elapsed = 0:0:12:29 / Thu Apr 12 19:55:01 2018
GPGPU-Sim uArch: cycles simulated: 768000  inst.: 73051096 (ipc=95.1) sim_rate=97401 (inst/sec) elapsed = 0:0:12:30 / Thu Apr 12 19:55:02 2018
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(2,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 769500  inst.: 73145919 (ipc=95.1) sim_rate=97398 (inst/sec) elapsed = 0:0:12:31 / Thu Apr 12 19:55:03 2018
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(2,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 770500  inst.: 73203386 (ipc=95.0) sim_rate=97344 (inst/sec) elapsed = 0:0:12:32 / Thu Apr 12 19:55:04 2018
GPGPU-Sim uArch: cycles simulated: 771500  inst.: 73263472 (ipc=95.0) sim_rate=97295 (inst/sec) elapsed = 0:0:12:33 / Thu Apr 12 19:55:05 2018
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(0,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 772500  inst.: 73321965 (ipc=94.9) sim_rate=97243 (inst/sec) elapsed = 0:0:12:34 / Thu Apr 12 19:55:06 2018
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(5,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 774000  inst.: 73407355 (ipc=94.8) sim_rate=97228 (inst/sec) elapsed = 0:0:12:35 / Thu Apr 12 19:55:07 2018
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(5,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 775500  inst.: 73495139 (ipc=94.8) sim_rate=97215 (inst/sec) elapsed = 0:0:12:36 / Thu Apr 12 19:55:08 2018
GPGPU-Sim uArch: cycles simulated: 776500  inst.: 73550946 (ipc=94.7) sim_rate=97161 (inst/sec) elapsed = 0:0:12:37 / Thu Apr 12 19:55:09 2018
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(7,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 777500  inst.: 73616418 (ipc=94.7) sim_rate=97119 (inst/sec) elapsed = 0:0:12:38 / Thu Apr 12 19:55:10 2018
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 779000  inst.: 73709347 (ipc=94.6) sim_rate=97113 (inst/sec) elapsed = 0:0:12:39 / Thu Apr 12 19:55:11 2018
GPGPU-Sim uArch: cycles simulated: 780000  inst.: 73772264 (ipc=94.6) sim_rate=97068 (inst/sec) elapsed = 0:0:12:40 / Thu Apr 12 19:55:12 2018
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(7,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 781000  inst.: 73834029 (ipc=94.5) sim_rate=97022 (inst/sec) elapsed = 0:0:12:41 / Thu Apr 12 19:55:13 2018
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(7,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 782500  inst.: 73919290 (ipc=94.5) sim_rate=97006 (inst/sec) elapsed = 0:0:12:42 / Thu Apr 12 19:55:14 2018
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(1,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 783500  inst.: 73977834 (ipc=94.4) sim_rate=96956 (inst/sec) elapsed = 0:0:12:43 / Thu Apr 12 19:55:15 2018
GPGPU-Sim uArch: cycles simulated: 785000  inst.: 74067317 (ipc=94.4) sim_rate=96946 (inst/sec) elapsed = 0:0:12:44 / Thu Apr 12 19:55:16 2018
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(0,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 786000  inst.: 74129452 (ipc=94.3) sim_rate=96901 (inst/sec) elapsed = 0:0:12:45 / Thu Apr 12 19:55:17 2018
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(7,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 787500  inst.: 74224087 (ipc=94.3) sim_rate=96898 (inst/sec) elapsed = 0:0:12:46 / Thu Apr 12 19:55:18 2018
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(8,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 788500  inst.: 74292308 (ipc=94.2) sim_rate=96860 (inst/sec) elapsed = 0:0:12:47 / Thu Apr 12 19:55:19 2018
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(2,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 790000  inst.: 74388015 (ipc=94.2) sim_rate=96859 (inst/sec) elapsed = 0:0:12:48 / Thu Apr 12 19:55:20 2018
GPGPU-Sim uArch: cycles simulated: 791000  inst.: 74452572 (ipc=94.1) sim_rate=96817 (inst/sec) elapsed = 0:0:12:49 / Thu Apr 12 19:55:21 2018
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 792500  inst.: 74549701 (ipc=94.1) sim_rate=96817 (inst/sec) elapsed = 0:0:12:50 / Thu Apr 12 19:55:22 2018
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(1,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 793500  inst.: 74614566 (ipc=94.0) sim_rate=96776 (inst/sec) elapsed = 0:0:12:51 / Thu Apr 12 19:55:23 2018
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(7,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 795000  inst.: 74716524 (ipc=94.0) sim_rate=96783 (inst/sec) elapsed = 0:0:12:52 / Thu Apr 12 19:55:24 2018
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(0,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 796000  inst.: 74785213 (ipc=94.0) sim_rate=96746 (inst/sec) elapsed = 0:0:12:53 / Thu Apr 12 19:55:25 2018
GPGPU-Sim uArch: cycles simulated: 797000  inst.: 74848513 (ipc=93.9) sim_rate=96703 (inst/sec) elapsed = 0:0:12:54 / Thu Apr 12 19:55:26 2018
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(1,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 798500  inst.: 74930679 (ipc=93.8) sim_rate=96684 (inst/sec) elapsed = 0:0:12:55 / Thu Apr 12 19:55:27 2018
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(1,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 799500  inst.: 74991619 (ipc=93.8) sim_rate=96638 (inst/sec) elapsed = 0:0:12:56 / Thu Apr 12 19:55:28 2018
GPGPU-Sim uArch: cycles simulated: 800500  inst.: 75051284 (ipc=93.8) sim_rate=96591 (inst/sec) elapsed = 0:0:12:57 / Thu Apr 12 19:55:29 2018
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(3,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 801500  inst.: 75114894 (ipc=93.7) sim_rate=96548 (inst/sec) elapsed = 0:0:12:58 / Thu Apr 12 19:55:30 2018
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 803000  inst.: 75207317 (ipc=93.7) sim_rate=96543 (inst/sec) elapsed = 0:0:12:59 / Thu Apr 12 19:55:31 2018
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(6,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 804000  inst.: 75271721 (ipc=93.6) sim_rate=96502 (inst/sec) elapsed = 0:0:13:00 / Thu Apr 12 19:55:32 2018
GPGPU-Sim uArch: cycles simulated: 805000  inst.: 75335168 (ipc=93.6) sim_rate=96459 (inst/sec) elapsed = 0:0:13:01 / Thu Apr 12 19:55:33 2018
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(7,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 806500  inst.: 75425022 (ipc=93.5) sim_rate=96451 (inst/sec) elapsed = 0:0:13:02 / Thu Apr 12 19:55:34 2018
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(3,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 807500  inst.: 75486107 (ipc=93.5) sim_rate=96406 (inst/sec) elapsed = 0:0:13:03 / Thu Apr 12 19:55:35 2018
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(2,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 809000  inst.: 75574805 (ipc=93.4) sim_rate=96396 (inst/sec) elapsed = 0:0:13:04 / Thu Apr 12 19:55:36 2018
GPGPU-Sim uArch: cycles simulated: 810000  inst.: 75643625 (ipc=93.4) sim_rate=96361 (inst/sec) elapsed = 0:0:13:05 / Thu Apr 12 19:55:37 2018
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(5,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 811000  inst.: 75706191 (ipc=93.3) sim_rate=96318 (inst/sec) elapsed = 0:0:13:06 / Thu Apr 12 19:55:38 2018
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(8,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 812500  inst.: 75807381 (ipc=93.3) sim_rate=96324 (inst/sec) elapsed = 0:0:13:07 / Thu Apr 12 19:55:39 2018
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(0,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 813500  inst.: 75869430 (ipc=93.3) sim_rate=96281 (inst/sec) elapsed = 0:0:13:08 / Thu Apr 12 19:55:40 2018
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(3,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 815000  inst.: 75966164 (ipc=93.2) sim_rate=96281 (inst/sec) elapsed = 0:0:13:09 / Thu Apr 12 19:55:41 2018
GPGPU-Sim uArch: cycles simulated: 816000  inst.: 76028463 (ipc=93.2) sim_rate=96238 (inst/sec) elapsed = 0:0:13:10 / Thu Apr 12 19:55:42 2018
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(0,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 817000  inst.: 76094255 (ipc=93.1) sim_rate=96200 (inst/sec) elapsed = 0:0:13:11 / Thu Apr 12 19:55:43 2018
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(5,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 818000  inst.: 76153017 (ipc=93.1) sim_rate=96152 (inst/sec) elapsed = 0:0:13:12 / Thu Apr 12 19:55:44 2018
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(6,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 819500  inst.: 76257861 (ipc=93.1) sim_rate=96163 (inst/sec) elapsed = 0:0:13:13 / Thu Apr 12 19:55:45 2018
GPGPU-Sim uArch: cycles simulated: 820500  inst.: 76323859 (ipc=93.0) sim_rate=96125 (inst/sec) elapsed = 0:0:13:14 / Thu Apr 12 19:55:46 2018
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(2,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 821500  inst.: 76387520 (ipc=93.0) sim_rate=96084 (inst/sec) elapsed = 0:0:13:15 / Thu Apr 12 19:55:47 2018
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(7,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 822500  inst.: 76457879 (ipc=93.0) sim_rate=96052 (inst/sec) elapsed = 0:0:13:16 / Thu Apr 12 19:55:48 2018
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(5,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 824000  inst.: 76550164 (ipc=92.9) sim_rate=96047 (inst/sec) elapsed = 0:0:13:17 / Thu Apr 12 19:55:49 2018
GPGPU-Sim uArch: cycles simulated: 825000  inst.: 76608023 (ipc=92.9) sim_rate=96000 (inst/sec) elapsed = 0:0:13:18 / Thu Apr 12 19:55:50 2018
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(4,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 826500  inst.: 76702681 (ipc=92.8) sim_rate=95998 (inst/sec) elapsed = 0:0:13:19 / Thu Apr 12 19:55:51 2018
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(0,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 827500  inst.: 76765055 (ipc=92.8) sim_rate=95956 (inst/sec) elapsed = 0:0:13:20 / Thu Apr 12 19:55:52 2018
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(3,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 829000  inst.: 76858753 (ipc=92.7) sim_rate=95953 (inst/sec) elapsed = 0:0:13:21 / Thu Apr 12 19:55:53 2018
GPGPU-Sim uArch: cycles simulated: 830000  inst.: 76917681 (ipc=92.7) sim_rate=95907 (inst/sec) elapsed = 0:0:13:22 / Thu Apr 12 19:55:54 2018
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(8,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 831500  inst.: 77011199 (ipc=92.6) sim_rate=95904 (inst/sec) elapsed = 0:0:13:23 / Thu Apr 12 19:55:55 2018
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(0,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 832500  inst.: 77077540 (ipc=92.6) sim_rate=95867 (inst/sec) elapsed = 0:0:13:24 / Thu Apr 12 19:55:56 2018
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(3,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 833500  inst.: 77138419 (ipc=92.5) sim_rate=95824 (inst/sec) elapsed = 0:0:13:25 / Thu Apr 12 19:55:57 2018
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(7,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 835000  inst.: 77230376 (ipc=92.5) sim_rate=95819 (inst/sec) elapsed = 0:0:13:26 / Thu Apr 12 19:55:58 2018
GPGPU-Sim uArch: cycles simulated: 836000  inst.: 77290983 (ipc=92.5) sim_rate=95775 (inst/sec) elapsed = 0:0:13:27 / Thu Apr 12 19:55:59 2018
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(4,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 837000  inst.: 77358604 (ipc=92.4) sim_rate=95740 (inst/sec) elapsed = 0:0:13:28 / Thu Apr 12 19:56:00 2018
GPGPU-Sim uArch: cycles simulated: 838000  inst.: 77416366 (ipc=92.4) sim_rate=95693 (inst/sec) elapsed = 0:0:13:29 / Thu Apr 12 19:56:01 2018
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(1,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 839500  inst.: 77513510 (ipc=92.3) sim_rate=95695 (inst/sec) elapsed = 0:0:13:30 / Thu Apr 12 19:56:02 2018
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(1,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 840500  inst.: 77569132 (ipc=92.3) sim_rate=95646 (inst/sec) elapsed = 0:0:13:31 / Thu Apr 12 19:56:03 2018
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(1,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 842000  inst.: 77656272 (ipc=92.2) sim_rate=95635 (inst/sec) elapsed = 0:0:13:32 / Thu Apr 12 19:56:04 2018
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(7,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 843000  inst.: 77718763 (ipc=92.2) sim_rate=95595 (inst/sec) elapsed = 0:0:13:33 / Thu Apr 12 19:56:05 2018
GPGPU-Sim uArch: cycles simulated: 844500  inst.: 77808229 (ipc=92.1) sim_rate=95587 (inst/sec) elapsed = 0:0:13:34 / Thu Apr 12 19:56:06 2018
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(0,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 845500  inst.: 77872873 (ipc=92.1) sim_rate=95549 (inst/sec) elapsed = 0:0:13:35 / Thu Apr 12 19:56:07 2018
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(4,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 846500  inst.: 77934700 (ipc=92.1) sim_rate=95508 (inst/sec) elapsed = 0:0:13:36 / Thu Apr 12 19:56:08 2018
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(0,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 848000  inst.: 78029203 (ipc=92.0) sim_rate=95506 (inst/sec) elapsed = 0:0:13:37 / Thu Apr 12 19:56:09 2018
GPGPU-Sim uArch: cycles simulated: 849000  inst.: 78092851 (ipc=92.0) sim_rate=95468 (inst/sec) elapsed = 0:0:13:38 / Thu Apr 12 19:56:10 2018
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(6,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 850500  inst.: 78180847 (ipc=91.9) sim_rate=95458 (inst/sec) elapsed = 0:0:13:39 / Thu Apr 12 19:56:11 2018
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(3,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 851500  inst.: 78234226 (ipc=91.9) sim_rate=95407 (inst/sec) elapsed = 0:0:13:40 / Thu Apr 12 19:56:12 2018
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(1,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 853000  inst.: 78329232 (ipc=91.8) sim_rate=95407 (inst/sec) elapsed = 0:0:13:41 / Thu Apr 12 19:56:13 2018
GPGPU-Sim uArch: cycles simulated: 854000  inst.: 78394562 (ipc=91.8) sim_rate=95370 (inst/sec) elapsed = 0:0:13:42 / Thu Apr 12 19:56:14 2018
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(1,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 855000  inst.: 78449355 (ipc=91.8) sim_rate=95321 (inst/sec) elapsed = 0:0:13:43 / Thu Apr 12 19:56:15 2018
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(0,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 856500  inst.: 78542298 (ipc=91.7) sim_rate=95318 (inst/sec) elapsed = 0:0:13:44 / Thu Apr 12 19:56:16 2018
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(0,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 857500  inst.: 78605376 (ipc=91.7) sim_rate=95279 (inst/sec) elapsed = 0:0:13:45 / Thu Apr 12 19:56:17 2018
GPGPU-Sim uArch: cycles simulated: 858500  inst.: 78667957 (ipc=91.6) sim_rate=95239 (inst/sec) elapsed = 0:0:13:46 / Thu Apr 12 19:56:18 2018
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(4,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 860000  inst.: 78759982 (ipc=91.6) sim_rate=95235 (inst/sec) elapsed = 0:0:13:47 / Thu Apr 12 19:56:19 2018
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(4,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 861500  inst.: 78853367 (ipc=91.5) sim_rate=95233 (inst/sec) elapsed = 0:0:13:48 / Thu Apr 12 19:56:20 2018
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(4,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 862500  inst.: 78902642 (ipc=91.5) sim_rate=95178 (inst/sec) elapsed = 0:0:13:49 / Thu Apr 12 19:56:21 2018
GPGPU-Sim uArch: cycles simulated: 863500  inst.: 78968847 (ipc=91.5) sim_rate=95143 (inst/sec) elapsed = 0:0:13:50 / Thu Apr 12 19:56:22 2018
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(3,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 865000  inst.: 79053298 (ipc=91.4) sim_rate=95130 (inst/sec) elapsed = 0:0:13:51 / Thu Apr 12 19:56:23 2018
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(2,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 866500  inst.: 79136311 (ipc=91.3) sim_rate=95115 (inst/sec) elapsed = 0:0:13:52 / Thu Apr 12 19:56:24 2018
GPGPU-Sim uArch: cycles simulated: 867500  inst.: 79191787 (ipc=91.3) sim_rate=95068 (inst/sec) elapsed = 0:0:13:53 / Thu Apr 12 19:56:25 2018
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(5,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 869000  inst.: 79272030 (ipc=91.2) sim_rate=95050 (inst/sec) elapsed = 0:0:13:54 / Thu Apr 12 19:56:26 2018
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(6,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 870000  inst.: 79330751 (ipc=91.2) sim_rate=95006 (inst/sec) elapsed = 0:0:13:55 / Thu Apr 12 19:56:27 2018
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(2,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 871500  inst.: 79426561 (ipc=91.1) sim_rate=95007 (inst/sec) elapsed = 0:0:13:56 / Thu Apr 12 19:56:28 2018
GPGPU-Sim uArch: cycles simulated: 872500  inst.: 79484924 (ipc=91.1) sim_rate=94964 (inst/sec) elapsed = 0:0:13:57 / Thu Apr 12 19:56:29 2018
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 874000  inst.: 79575834 (ipc=91.0) sim_rate=94959 (inst/sec) elapsed = 0:0:13:58 / Thu Apr 12 19:56:30 2018
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(5,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 875000  inst.: 79637993 (ipc=91.0) sim_rate=94920 (inst/sec) elapsed = 0:0:13:59 / Thu Apr 12 19:56:31 2018
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(6,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 876500  inst.: 79740859 (ipc=91.0) sim_rate=94929 (inst/sec) elapsed = 0:0:14:00 / Thu Apr 12 19:56:32 2018
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(4,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 877500  inst.: 79798942 (ipc=90.9) sim_rate=94885 (inst/sec) elapsed = 0:0:14:01 / Thu Apr 12 19:56:33 2018
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(1,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 879000  inst.: 79891813 (ipc=90.9) sim_rate=94883 (inst/sec) elapsed = 0:0:14:02 / Thu Apr 12 19:56:34 2018
GPGPU-Sim uArch: cycles simulated: 880000  inst.: 79949829 (ipc=90.9) sim_rate=94839 (inst/sec) elapsed = 0:0:14:03 / Thu Apr 12 19:56:35 2018
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(1,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 881500  inst.: 80040854 (ipc=90.8) sim_rate=94835 (inst/sec) elapsed = 0:0:14:04 / Thu Apr 12 19:56:36 2018
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(1,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 882500  inst.: 80111769 (ipc=90.8) sim_rate=94806 (inst/sec) elapsed = 0:0:14:05 / Thu Apr 12 19:56:37 2018
GPGPU-Sim uArch: cycles simulated: 883500  inst.: 80175644 (ipc=90.7) sim_rate=94770 (inst/sec) elapsed = 0:0:14:06 / Thu Apr 12 19:56:38 2018
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(8,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 884500  inst.: 80244113 (ipc=90.7) sim_rate=94739 (inst/sec) elapsed = 0:0:14:07 / Thu Apr 12 19:56:39 2018
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(0,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 886000  inst.: 80348814 (ipc=90.7) sim_rate=94750 (inst/sec) elapsed = 0:0:14:08 / Thu Apr 12 19:56:40 2018
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(8,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 887000  inst.: 80414765 (ipc=90.7) sim_rate=94717 (inst/sec) elapsed = 0:0:14:09 / Thu Apr 12 19:56:41 2018
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(8,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 888000  inst.: 80474592 (ipc=90.6) sim_rate=94675 (inst/sec) elapsed = 0:0:14:10 / Thu Apr 12 19:56:42 2018
GPGPU-Sim uArch: cycles simulated: 889500  inst.: 80561249 (ipc=90.6) sim_rate=94666 (inst/sec) elapsed = 0:0:14:11 / Thu Apr 12 19:56:43 2018
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(1,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 890500  inst.: 80626312 (ipc=90.5) sim_rate=94631 (inst/sec) elapsed = 0:0:14:12 / Thu Apr 12 19:56:44 2018
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(7,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 892000  inst.: 80716292 (ipc=90.5) sim_rate=94626 (inst/sec) elapsed = 0:0:14:13 / Thu Apr 12 19:56:45 2018
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(3,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 893500  inst.: 80807539 (ipc=90.4) sim_rate=94622 (inst/sec) elapsed = 0:0:14:14 / Thu Apr 12 19:56:46 2018
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(0,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 894500  inst.: 80874978 (ipc=90.4) sim_rate=94590 (inst/sec) elapsed = 0:0:14:15 / Thu Apr 12 19:56:47 2018
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(3,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 896000  inst.: 80970579 (ipc=90.4) sim_rate=94591 (inst/sec) elapsed = 0:0:14:16 / Thu Apr 12 19:56:48 2018
GPGPU-Sim uArch: cycles simulated: 897000  inst.: 81032201 (ipc=90.3) sim_rate=94553 (inst/sec) elapsed = 0:0:14:17 / Thu Apr 12 19:56:49 2018
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 898500  inst.: 81117864 (ipc=90.3) sim_rate=94542 (inst/sec) elapsed = 0:0:14:18 / Thu Apr 12 19:56:50 2018
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 900000  inst.: 81193191 (ipc=90.2) sim_rate=94520 (inst/sec) elapsed = 0:0:14:19 / Thu Apr 12 19:56:51 2018
GPGPU-Sim uArch: cycles simulated: 901000  inst.: 81258165 (ipc=90.2) sim_rate=94486 (inst/sec) elapsed = 0:0:14:20 / Thu Apr 12 19:56:52 2018
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(5,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 902000  inst.: 81330525 (ipc=90.2) sim_rate=94460 (inst/sec) elapsed = 0:0:14:21 / Thu Apr 12 19:56:53 2018
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(7,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 903500  inst.: 81433261 (ipc=90.1) sim_rate=94470 (inst/sec) elapsed = 0:0:14:22 / Thu Apr 12 19:56:54 2018
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(8,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 904500  inst.: 81504268 (ipc=90.1) sim_rate=94442 (inst/sec) elapsed = 0:0:14:23 / Thu Apr 12 19:56:55 2018
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(6,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 905500  inst.: 81571253 (ipc=90.1) sim_rate=94411 (inst/sec) elapsed = 0:0:14:24 / Thu Apr 12 19:56:56 2018
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(6,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 907000  inst.: 81678137 (ipc=90.1) sim_rate=94425 (inst/sec) elapsed = 0:0:14:25 / Thu Apr 12 19:56:57 2018
GPGPU-Sim uArch: cycles simulated: 908000  inst.: 81730029 (ipc=90.0) sim_rate=94376 (inst/sec) elapsed = 0:0:14:26 / Thu Apr 12 19:56:58 2018
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(4,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 909500  inst.: 81820475 (ipc=90.0) sim_rate=94371 (inst/sec) elapsed = 0:0:14:27 / Thu Apr 12 19:56:59 2018
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 910500  inst.: 81879610 (ipc=89.9) sim_rate=94331 (inst/sec) elapsed = 0:0:14:28 / Thu Apr 12 19:57:00 2018
GPGPU-Sim uArch: cycles simulated: 911500  inst.: 81944745 (ipc=89.9) sim_rate=94297 (inst/sec) elapsed = 0:0:14:29 / Thu Apr 12 19:57:01 2018
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(3,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 913000  inst.: 82036574 (ipc=89.9) sim_rate=94294 (inst/sec) elapsed = 0:0:14:30 / Thu Apr 12 19:57:02 2018
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(0,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 914000  inst.: 82099353 (ipc=89.8) sim_rate=94258 (inst/sec) elapsed = 0:0:14:31 / Thu Apr 12 19:57:03 2018
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(3,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 915000  inst.: 82156479 (ipc=89.8) sim_rate=94216 (inst/sec) elapsed = 0:0:14:32 / Thu Apr 12 19:57:04 2018
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(8,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 916500  inst.: 82253835 (ipc=89.7) sim_rate=94219 (inst/sec) elapsed = 0:0:14:33 / Thu Apr 12 19:57:05 2018
GPGPU-Sim uArch: cycles simulated: 917500  inst.: 82313781 (ipc=89.7) sim_rate=94180 (inst/sec) elapsed = 0:0:14:34 / Thu Apr 12 19:57:06 2018
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(0,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 919000  inst.: 82396037 (ipc=89.7) sim_rate=94166 (inst/sec) elapsed = 0:0:14:35 / Thu Apr 12 19:57:07 2018
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(0,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 920000  inst.: 82456416 (ipc=89.6) sim_rate=94128 (inst/sec) elapsed = 0:0:14:36 / Thu Apr 12 19:57:08 2018
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(3,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 921500  inst.: 82543288 (ipc=89.6) sim_rate=94120 (inst/sec) elapsed = 0:0:14:37 / Thu Apr 12 19:57:09 2018
GPGPU-Sim uArch: cycles simulated: 923000  inst.: 82632293 (ipc=89.5) sim_rate=94114 (inst/sec) elapsed = 0:0:14:38 / Thu Apr 12 19:57:10 2018
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(0,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 924000  inst.: 82693378 (ipc=89.5) sim_rate=94076 (inst/sec) elapsed = 0:0:14:39 / Thu Apr 12 19:57:11 2018
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(0,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 925000  inst.: 82753819 (ipc=89.5) sim_rate=94038 (inst/sec) elapsed = 0:0:14:40 / Thu Apr 12 19:57:12 2018
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(4,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 926500  inst.: 82854683 (ipc=89.4) sim_rate=94046 (inst/sec) elapsed = 0:0:14:41 / Thu Apr 12 19:57:13 2018
GPGPU-Sim uArch: cycles simulated: 927500  inst.: 82913643 (ipc=89.4) sim_rate=94006 (inst/sec) elapsed = 0:0:14:42 / Thu Apr 12 19:57:14 2018
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(7,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 929000  inst.: 83012707 (ipc=89.4) sim_rate=94012 (inst/sec) elapsed = 0:0:14:43 / Thu Apr 12 19:57:15 2018
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(0,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 930000  inst.: 83071735 (ipc=89.3) sim_rate=93972 (inst/sec) elapsed = 0:0:14:44 / Thu Apr 12 19:57:16 2018
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(2,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 931500  inst.: 83162928 (ipc=89.3) sim_rate=93969 (inst/sec) elapsed = 0:0:14:45 / Thu Apr 12 19:57:17 2018
GPGPU-Sim uArch: cycles simulated: 932500  inst.: 83223385 (ipc=89.2) sim_rate=93931 (inst/sec) elapsed = 0:0:14:46 / Thu Apr 12 19:57:18 2018
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(4,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 934000  inst.: 83315073 (ipc=89.2) sim_rate=93929 (inst/sec) elapsed = 0:0:14:47 / Thu Apr 12 19:57:19 2018
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(0,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 935000  inst.: 83376052 (ipc=89.2) sim_rate=93891 (inst/sec) elapsed = 0:0:14:48 / Thu Apr 12 19:57:20 2018
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(4,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 936500  inst.: 83486034 (ipc=89.1) sim_rate=93910 (inst/sec) elapsed = 0:0:14:49 / Thu Apr 12 19:57:21 2018
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 937500  inst.: 83542777 (ipc=89.1) sim_rate=93868 (inst/sec) elapsed = 0:0:14:50 / Thu Apr 12 19:57:22 2018
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(7,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 939000  inst.: 83645920 (ipc=89.1) sim_rate=93878 (inst/sec) elapsed = 0:0:14:51 / Thu Apr 12 19:57:23 2018
GPGPU-Sim uArch: cycles simulated: 940000  inst.: 83710936 (ipc=89.1) sim_rate=93846 (inst/sec) elapsed = 0:0:14:52 / Thu Apr 12 19:57:24 2018
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(0,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 941500  inst.: 83803099 (ipc=89.0) sim_rate=93844 (inst/sec) elapsed = 0:0:14:53 / Thu Apr 12 19:57:25 2018
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(2,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 942500  inst.: 83866639 (ipc=89.0) sim_rate=93810 (inst/sec) elapsed = 0:0:14:54 / Thu Apr 12 19:57:26 2018
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(2,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 943500  inst.: 83922600 (ipc=88.9) sim_rate=93768 (inst/sec) elapsed = 0:0:14:55 / Thu Apr 12 19:57:27 2018
GPGPU-Sim uArch: cycles simulated: 944500  inst.: 83981137 (ipc=88.9) sim_rate=93728 (inst/sec) elapsed = 0:0:14:56 / Thu Apr 12 19:57:28 2018
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(4,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 945500  inst.: 84058986 (ipc=88.9) sim_rate=93711 (inst/sec) elapsed = 0:0:14:57 / Thu Apr 12 19:57:29 2018
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(4,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 946500  inst.: 84126282 (ipc=88.9) sim_rate=93681 (inst/sec) elapsed = 0:0:14:58 / Thu Apr 12 19:57:30 2018
GPGPU-Sim uArch: cycles simulated: 947500  inst.: 84195754 (ipc=88.9) sim_rate=93654 (inst/sec) elapsed = 0:0:14:59 / Thu Apr 12 19:57:31 2018
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(7,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 949000  inst.: 84288659 (ipc=88.8) sim_rate=93654 (inst/sec) elapsed = 0:0:15:00 / Thu Apr 12 19:57:32 2018
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(4,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 950000  inst.: 84342931 (ipc=88.8) sim_rate=93610 (inst/sec) elapsed = 0:0:15:01 / Thu Apr 12 19:57:33 2018
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(2,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 951500  inst.: 84431407 (ipc=88.7) sim_rate=93604 (inst/sec) elapsed = 0:0:15:02 / Thu Apr 12 19:57:34 2018
GPGPU-Sim uArch: cycles simulated: 952500  inst.: 84493128 (ipc=88.7) sim_rate=93569 (inst/sec) elapsed = 0:0:15:03 / Thu Apr 12 19:57:35 2018
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 954000  inst.: 84592795 (ipc=88.7) sim_rate=93576 (inst/sec) elapsed = 0:0:15:04 / Thu Apr 12 19:57:36 2018
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(4,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 955000  inst.: 84659160 (ipc=88.6) sim_rate=93546 (inst/sec) elapsed = 0:0:15:05 / Thu Apr 12 19:57:37 2018
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(4,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 956500  inst.: 84753173 (ipc=88.6) sim_rate=93546 (inst/sec) elapsed = 0:0:15:06 / Thu Apr 12 19:57:38 2018
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(5,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 957500  inst.: 84815573 (ipc=88.6) sim_rate=93512 (inst/sec) elapsed = 0:0:15:07 / Thu Apr 12 19:57:39 2018
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(8,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 959000  inst.: 84907486 (ipc=88.5) sim_rate=93510 (inst/sec) elapsed = 0:0:15:08 / Thu Apr 12 19:57:40 2018
GPGPU-Sim uArch: cycles simulated: 960000  inst.: 84974529 (ipc=88.5) sim_rate=93481 (inst/sec) elapsed = 0:0:15:09 / Thu Apr 12 19:57:41 2018
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(5,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 961000  inst.: 85037049 (ipc=88.5) sim_rate=93447 (inst/sec) elapsed = 0:0:15:10 / Thu Apr 12 19:57:42 2018
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 962000  inst.: 85095366 (ipc=88.5) sim_rate=93408 (inst/sec) elapsed = 0:0:15:11 / Thu Apr 12 19:57:43 2018
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 963500  inst.: 85206270 (ipc=88.4) sim_rate=93427 (inst/sec) elapsed = 0:0:15:12 / Thu Apr 12 19:57:44 2018
GPGPU-Sim uArch: cycles simulated: 964500  inst.: 85274380 (ipc=88.4) sim_rate=93400 (inst/sec) elapsed = 0:0:15:13 / Thu Apr 12 19:57:45 2018
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(8,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 965500  inst.: 85342799 (ipc=88.4) sim_rate=93372 (inst/sec) elapsed = 0:0:15:14 / Thu Apr 12 19:57:46 2018
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(0,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 967000  inst.: 85433228 (ipc=88.3) sim_rate=93369 (inst/sec) elapsed = 0:0:15:15 / Thu Apr 12 19:57:47 2018
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(5,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 968000  inst.: 85492250 (ipc=88.3) sim_rate=93332 (inst/sec) elapsed = 0:0:15:16 / Thu Apr 12 19:57:48 2018
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(5,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 969500  inst.: 85597549 (ipc=88.3) sim_rate=93345 (inst/sec) elapsed = 0:0:15:17 / Thu Apr 12 19:57:49 2018
GPGPU-Sim uArch: cycles simulated: 970500  inst.: 85662158 (ipc=88.3) sim_rate=93313 (inst/sec) elapsed = 0:0:15:18 / Thu Apr 12 19:57:50 2018
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(3,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 972000  inst.: 85751948 (ipc=88.2) sim_rate=93310 (inst/sec) elapsed = 0:0:15:19 / Thu Apr 12 19:57:51 2018
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(2,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 973000  inst.: 85818495 (ipc=88.2) sim_rate=93280 (inst/sec) elapsed = 0:0:15:20 / Thu Apr 12 19:57:52 2018
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(3,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 974500  inst.: 85903049 (ipc=88.2) sim_rate=93271 (inst/sec) elapsed = 0:0:15:21 / Thu Apr 12 19:57:53 2018
GPGPU-Sim uArch: cycles simulated: 975500  inst.: 85967350 (ipc=88.1) sim_rate=93240 (inst/sec) elapsed = 0:0:15:22 / Thu Apr 12 19:57:54 2018
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(4,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 977000  inst.: 86054892 (ipc=88.1) sim_rate=93233 (inst/sec) elapsed = 0:0:15:23 / Thu Apr 12 19:57:55 2018
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(4,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 978000  inst.: 86124569 (ipc=88.1) sim_rate=93208 (inst/sec) elapsed = 0:0:15:24 / Thu Apr 12 19:57:56 2018
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(8,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 979500  inst.: 86218665 (ipc=88.0) sim_rate=93209 (inst/sec) elapsed = 0:0:15:25 / Thu Apr 12 19:57:57 2018
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(3,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 980500  inst.: 86280933 (ipc=88.0) sim_rate=93175 (inst/sec) elapsed = 0:0:15:26 / Thu Apr 12 19:57:58 2018
GPGPU-Sim uArch: cycles simulated: 981500  inst.: 86342309 (ipc=88.0) sim_rate=93141 (inst/sec) elapsed = 0:0:15:27 / Thu Apr 12 19:57:59 2018
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(6,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 983000  inst.: 86426285 (ipc=87.9) sim_rate=93131 (inst/sec) elapsed = 0:0:15:28 / Thu Apr 12 19:58:00 2018
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(6,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 984000  inst.: 86489091 (ipc=87.9) sim_rate=93099 (inst/sec) elapsed = 0:0:15:29 / Thu Apr 12 19:58:01 2018
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(6,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 985500  inst.: 86593587 (ipc=87.9) sim_rate=93111 (inst/sec) elapsed = 0:0:15:30 / Thu Apr 12 19:58:02 2018
GPGPU-Sim uArch: cycles simulated: 986500  inst.: 86654405 (ipc=87.8) sim_rate=93076 (inst/sec) elapsed = 0:0:15:31 / Thu Apr 12 19:58:03 2018
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(8,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 987500  inst.: 86722308 (ipc=87.8) sim_rate=93049 (inst/sec) elapsed = 0:0:15:32 / Thu Apr 12 19:58:04 2018
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(5,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 989000  inst.: 86816021 (ipc=87.8) sim_rate=93050 (inst/sec) elapsed = 0:0:15:33 / Thu Apr 12 19:58:05 2018
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(7,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 990500  inst.: 86912709 (ipc=87.7) sim_rate=93054 (inst/sec) elapsed = 0:0:15:34 / Thu Apr 12 19:58:06 2018
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(4,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 992000  inst.: 87003158 (ipc=87.7) sim_rate=93051 (inst/sec) elapsed = 0:0:15:35 / Thu Apr 12 19:58:07 2018
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(1,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 993500  inst.: 87095598 (ipc=87.7) sim_rate=93050 (inst/sec) elapsed = 0:0:15:36 / Thu Apr 12 19:58:08 2018
GPGPU-Sim uArch: cycles simulated: 994500  inst.: 87155357 (ipc=87.6) sim_rate=93015 (inst/sec) elapsed = 0:0:15:37 / Thu Apr 12 19:58:09 2018
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(7,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 996000  inst.: 87247894 (ipc=87.6) sim_rate=93014 (inst/sec) elapsed = 0:0:15:38 / Thu Apr 12 19:58:10 2018
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(3,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 997500  inst.: 87345514 (ipc=87.6) sim_rate=93019 (inst/sec) elapsed = 0:0:15:39 / Thu Apr 12 19:58:11 2018
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(0,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 998500  inst.: 87402085 (ipc=87.5) sim_rate=92980 (inst/sec) elapsed = 0:0:15:40 / Thu Apr 12 19:58:12 2018
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(5,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1000000  inst.: 87492023 (ipc=87.5) sim_rate=92977 (inst/sec) elapsed = 0:0:15:41 / Thu Apr 12 19:58:13 2018
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(0,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1001500  inst.: 87591446 (ipc=87.5) sim_rate=92984 (inst/sec) elapsed = 0:0:15:42 / Thu Apr 12 19:58:14 2018
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(1,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1003000  inst.: 87689197 (ipc=87.4) sim_rate=92989 (inst/sec) elapsed = 0:0:15:43 / Thu Apr 12 19:58:15 2018
GPGPU-Sim uArch: cycles simulated: 1004000  inst.: 87747755 (ipc=87.4) sim_rate=92953 (inst/sec) elapsed = 0:0:15:44 / Thu Apr 12 19:58:16 2018
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(4,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1005500  inst.: 87847303 (ipc=87.4) sim_rate=92960 (inst/sec) elapsed = 0:0:15:45 / Thu Apr 12 19:58:17 2018
GPGPU-Sim uArch: cycles simulated: 1006500  inst.: 87913019 (ipc=87.3) sim_rate=92931 (inst/sec) elapsed = 0:0:15:46 / Thu Apr 12 19:58:18 2018
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(0,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1008000  inst.: 88010232 (ipc=87.3) sim_rate=92935 (inst/sec) elapsed = 0:0:15:47 / Thu Apr 12 19:58:19 2018
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(5,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1009500  inst.: 88102926 (ipc=87.3) sim_rate=92935 (inst/sec) elapsed = 0:0:15:48 / Thu Apr 12 19:58:20 2018
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(4,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1010500  inst.: 88155495 (ipc=87.2) sim_rate=92893 (inst/sec) elapsed = 0:0:15:49 / Thu Apr 12 19:58:21 2018
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(8,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1012000  inst.: 88251110 (ipc=87.2) sim_rate=92895 (inst/sec) elapsed = 0:0:15:50 / Thu Apr 12 19:58:22 2018
GPGPU-Sim uArch: cycles simulated: 1013000  inst.: 88325909 (ipc=87.2) sim_rate=92876 (inst/sec) elapsed = 0:0:15:51 / Thu Apr 12 19:58:23 2018
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(5,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1014000  inst.: 88393328 (ipc=87.2) sim_rate=92850 (inst/sec) elapsed = 0:0:15:52 / Thu Apr 12 19:58:24 2018
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1015000  inst.: 88461191 (ipc=87.2) sim_rate=92823 (inst/sec) elapsed = 0:0:15:53 / Thu Apr 12 19:58:25 2018
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(5,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1016500  inst.: 88549532 (ipc=87.1) sim_rate=92819 (inst/sec) elapsed = 0:0:15:54 / Thu Apr 12 19:58:26 2018
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1018000  inst.: 88647293 (ipc=87.1) sim_rate=92824 (inst/sec) elapsed = 0:0:15:55 / Thu Apr 12 19:58:27 2018
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(2,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1019500  inst.: 88746694 (ipc=87.0) sim_rate=92831 (inst/sec) elapsed = 0:0:15:56 / Thu Apr 12 19:58:28 2018
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(7,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1021000  inst.: 88840040 (ipc=87.0) sim_rate=92831 (inst/sec) elapsed = 0:0:15:57 / Thu Apr 12 19:58:29 2018
GPGPU-Sim uArch: cycles simulated: 1022000  inst.: 88902297 (ipc=87.0) sim_rate=92799 (inst/sec) elapsed = 0:0:15:58 / Thu Apr 12 19:58:30 2018
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1023500  inst.: 89006625 (ipc=87.0) sim_rate=92811 (inst/sec) elapsed = 0:0:15:59 / Thu Apr 12 19:58:31 2018
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1024500  inst.: 89074989 (ipc=86.9) sim_rate=92786 (inst/sec) elapsed = 0:0:16:00 / Thu Apr 12 19:58:32 2018
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(8,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1026000  inst.: 89170488 (ipc=86.9) sim_rate=92789 (inst/sec) elapsed = 0:0:16:01 / Thu Apr 12 19:58:33 2018
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(0,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1027000  inst.: 89235706 (ipc=86.9) sim_rate=92760 (inst/sec) elapsed = 0:0:16:02 / Thu Apr 12 19:58:34 2018
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(2,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1028500  inst.: 89330339 (ipc=86.9) sim_rate=92762 (inst/sec) elapsed = 0:0:16:03 / Thu Apr 12 19:58:35 2018
GPGPU-Sim uArch: cycles simulated: 1029500  inst.: 89402836 (ipc=86.8) sim_rate=92741 (inst/sec) elapsed = 0:0:16:04 / Thu Apr 12 19:58:36 2018
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(7,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1031000  inst.: 89497077 (ipc=86.8) sim_rate=92743 (inst/sec) elapsed = 0:0:16:05 / Thu Apr 12 19:58:37 2018
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1032500  inst.: 89593977 (ipc=86.8) sim_rate=92747 (inst/sec) elapsed = 0:0:16:06 / Thu Apr 12 19:58:38 2018
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(1,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1033500  inst.: 89666659 (ipc=86.8) sim_rate=92726 (inst/sec) elapsed = 0:0:16:07 / Thu Apr 12 19:58:39 2018
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(2,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1035000  inst.: 89765671 (ipc=86.7) sim_rate=92733 (inst/sec) elapsed = 0:0:16:08 / Thu Apr 12 19:58:40 2018
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(2,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1036500  inst.: 89859845 (ipc=86.7) sim_rate=92734 (inst/sec) elapsed = 0:0:16:09 / Thu Apr 12 19:58:41 2018
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(8,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1037500  inst.: 89922442 (ipc=86.7) sim_rate=92703 (inst/sec) elapsed = 0:0:16:10 / Thu Apr 12 19:58:42 2018
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(2,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1039000  inst.: 90020330 (ipc=86.6) sim_rate=92708 (inst/sec) elapsed = 0:0:16:11 / Thu Apr 12 19:58:43 2018
GPGPU-Sim uArch: cycles simulated: 1040000  inst.: 90086672 (ipc=86.6) sim_rate=92681 (inst/sec) elapsed = 0:0:16:12 / Thu Apr 12 19:58:44 2018
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(1,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1041500  inst.: 90189557 (ipc=86.6) sim_rate=92692 (inst/sec) elapsed = 0:0:16:13 / Thu Apr 12 19:58:45 2018
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(4,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1043000  inst.: 90286332 (ipc=86.6) sim_rate=92696 (inst/sec) elapsed = 0:0:16:14 / Thu Apr 12 19:58:46 2018
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1044500  inst.: 90383904 (ipc=86.5) sim_rate=92701 (inst/sec) elapsed = 0:0:16:15 / Thu Apr 12 19:58:47 2018
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(1,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1045500  inst.: 90452650 (ipc=86.5) sim_rate=92676 (inst/sec) elapsed = 0:0:16:16 / Thu Apr 12 19:58:48 2018
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(5,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1046500  inst.: 90518618 (ipc=86.5) sim_rate=92649 (inst/sec) elapsed = 0:0:16:17 / Thu Apr 12 19:58:49 2018
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(2,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1048000  inst.: 90628998 (ipc=86.5) sim_rate=92667 (inst/sec) elapsed = 0:0:16:18 / Thu Apr 12 19:58:50 2018
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(4,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1049000  inst.: 90695649 (ipc=86.5) sim_rate=92641 (inst/sec) elapsed = 0:0:16:19 / Thu Apr 12 19:58:51 2018
GPGPU-Sim uArch: cycles simulated: 1050000  inst.: 90760525 (ipc=86.4) sim_rate=92612 (inst/sec) elapsed = 0:0:16:20 / Thu Apr 12 19:58:52 2018
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(7,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1051500  inst.: 90851634 (ipc=86.4) sim_rate=92611 (inst/sec) elapsed = 0:0:16:21 / Thu Apr 12 19:58:53 2018
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(3,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1052500  inst.: 90912265 (ipc=86.4) sim_rate=92578 (inst/sec) elapsed = 0:0:16:22 / Thu Apr 12 19:58:54 2018
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(1,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1054000  inst.: 91012273 (ipc=86.3) sim_rate=92586 (inst/sec) elapsed = 0:0:16:23 / Thu Apr 12 19:58:55 2018
GPGPU-Sim uArch: cycles simulated: 1055000  inst.: 91075772 (ipc=86.3) sim_rate=92556 (inst/sec) elapsed = 0:0:16:24 / Thu Apr 12 19:58:56 2018
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(3,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1056500  inst.: 91177946 (ipc=86.3) sim_rate=92566 (inst/sec) elapsed = 0:0:16:25 / Thu Apr 12 19:58:57 2018
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(0,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1057500  inst.: 91243901 (ipc=86.3) sim_rate=92539 (inst/sec) elapsed = 0:0:16:26 / Thu Apr 12 19:58:58 2018
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(6,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1059000  inst.: 91339369 (ipc=86.3) sim_rate=92542 (inst/sec) elapsed = 0:0:16:27 / Thu Apr 12 19:58:59 2018
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1060500  inst.: 91433359 (ipc=86.2) sim_rate=92543 (inst/sec) elapsed = 0:0:16:28 / Thu Apr 12 19:59:00 2018
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(3,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1061500  inst.: 91495484 (ipc=86.2) sim_rate=92513 (inst/sec) elapsed = 0:0:16:29 / Thu Apr 12 19:59:01 2018
GPGPU-Sim uArch: cycles simulated: 1062500  inst.: 91565594 (ipc=86.2) sim_rate=92490 (inst/sec) elapsed = 0:0:16:30 / Thu Apr 12 19:59:02 2018
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(5,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1064000  inst.: 91673626 (ipc=86.2) sim_rate=92506 (inst/sec) elapsed = 0:0:16:31 / Thu Apr 12 19:59:03 2018
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(3,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1065500  inst.: 91769678 (ipc=86.1) sim_rate=92509 (inst/sec) elapsed = 0:0:16:32 / Thu Apr 12 19:59:04 2018
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1066500  inst.: 91830382 (ipc=86.1) sim_rate=92477 (inst/sec) elapsed = 0:0:16:33 / Thu Apr 12 19:59:05 2018
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(2,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1068000  inst.: 91931904 (ipc=86.1) sim_rate=92486 (inst/sec) elapsed = 0:0:16:34 / Thu Apr 12 19:59:06 2018
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(8,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1069000  inst.: 91999924 (ipc=86.1) sim_rate=92462 (inst/sec) elapsed = 0:0:16:35 / Thu Apr 12 19:59:07 2018
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(3,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1070000  inst.: 92071796 (ipc=86.0) sim_rate=92441 (inst/sec) elapsed = 0:0:16:36 / Thu Apr 12 19:59:08 2018
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(5,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1071500  inst.: 92170752 (ipc=86.0) sim_rate=92448 (inst/sec) elapsed = 0:0:16:37 / Thu Apr 12 19:59:09 2018
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(2,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1073000  inst.: 92276890 (ipc=86.0) sim_rate=92461 (inst/sec) elapsed = 0:0:16:38 / Thu Apr 12 19:59:10 2018
GPGPU-Sim uArch: cycles simulated: 1074000  inst.: 92341245 (ipc=86.0) sim_rate=92433 (inst/sec) elapsed = 0:0:16:39 / Thu Apr 12 19:59:11 2018
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(2,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1075500  inst.: 92440474 (ipc=86.0) sim_rate=92440 (inst/sec) elapsed = 0:0:16:40 / Thu Apr 12 19:59:12 2018
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(4,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1076500  inst.: 92499648 (ipc=85.9) sim_rate=92407 (inst/sec) elapsed = 0:0:16:41 / Thu Apr 12 19:59:13 2018
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1078000  inst.: 92598252 (ipc=85.9) sim_rate=92413 (inst/sec) elapsed = 0:0:16:42 / Thu Apr 12 19:59:14 2018
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(0,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1079500  inst.: 92697420 (ipc=85.9) sim_rate=92420 (inst/sec) elapsed = 0:0:16:43 / Thu Apr 12 19:59:15 2018
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(2,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1081000  inst.: 92799705 (ipc=85.8) sim_rate=92429 (inst/sec) elapsed = 0:0:16:44 / Thu Apr 12 19:59:16 2018
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1082000  inst.: 92877554 (ipc=85.8) sim_rate=92415 (inst/sec) elapsed = 0:0:16:45 / Thu Apr 12 19:59:17 2018
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(4,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1083500  inst.: 92986296 (ipc=85.8) sim_rate=92431 (inst/sec) elapsed = 0:0:16:46 / Thu Apr 12 19:59:18 2018
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(1,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1085000  inst.: 93088879 (ipc=85.8) sim_rate=92441 (inst/sec) elapsed = 0:0:16:47 / Thu Apr 12 19:59:19 2018
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(5,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1086000  inst.: 93158623 (ipc=85.8) sim_rate=92419 (inst/sec) elapsed = 0:0:16:48 / Thu Apr 12 19:59:20 2018
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(3,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1087500  inst.: 93273318 (ipc=85.8) sim_rate=92441 (inst/sec) elapsed = 0:0:16:49 / Thu Apr 12 19:59:21 2018
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(8,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1089000  inst.: 93384703 (ipc=85.8) sim_rate=92460 (inst/sec) elapsed = 0:0:16:50 / Thu Apr 12 19:59:22 2018
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(0,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1090000  inst.: 93453450 (ipc=85.7) sim_rate=92436 (inst/sec) elapsed = 0:0:16:51 / Thu Apr 12 19:59:23 2018
GPGPU-Sim uArch: cycles simulated: 1091000  inst.: 93521830 (ipc=85.7) sim_rate=92412 (inst/sec) elapsed = 0:0:16:52 / Thu Apr 12 19:59:24 2018
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(5,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1092500  inst.: 93624479 (ipc=85.7) sim_rate=92422 (inst/sec) elapsed = 0:0:16:53 / Thu Apr 12 19:59:25 2018
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1094000  inst.: 93721327 (ipc=85.7) sim_rate=92427 (inst/sec) elapsed = 0:0:16:54 / Thu Apr 12 19:59:26 2018
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(7,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1095000  inst.: 93790895 (ipc=85.7) sim_rate=92404 (inst/sec) elapsed = 0:0:16:55 / Thu Apr 12 19:59:27 2018
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(5,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1096500  inst.: 93884673 (ipc=85.6) sim_rate=92406 (inst/sec) elapsed = 0:0:16:56 / Thu Apr 12 19:59:28 2018
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1098000  inst.: 93997489 (ipc=85.6) sim_rate=92426 (inst/sec) elapsed = 0:0:16:57 / Thu Apr 12 19:59:29 2018
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(7,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1099000  inst.: 94067376 (ipc=85.6) sim_rate=92404 (inst/sec) elapsed = 0:0:16:58 / Thu Apr 12 19:59:30 2018
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(7,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1100500  inst.: 94175314 (ipc=85.6) sim_rate=92419 (inst/sec) elapsed = 0:0:16:59 / Thu Apr 12 19:59:31 2018
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1101500  inst.: 94250386 (ipc=85.6) sim_rate=92402 (inst/sec) elapsed = 0:0:17:00 / Thu Apr 12 19:59:32 2018
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(2,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1103000  inst.: 94348515 (ipc=85.5) sim_rate=92407 (inst/sec) elapsed = 0:0:17:01 / Thu Apr 12 19:59:33 2018
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(3,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1104500  inst.: 94452393 (ipc=85.5) sim_rate=92419 (inst/sec) elapsed = 0:0:17:02 / Thu Apr 12 19:59:34 2018
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(3,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1105500  inst.: 94527355 (ipc=85.5) sim_rate=92402 (inst/sec) elapsed = 0:0:17:03 / Thu Apr 12 19:59:35 2018
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(4,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1107000  inst.: 94636275 (ipc=85.5) sim_rate=92418 (inst/sec) elapsed = 0:0:17:04 / Thu Apr 12 19:59:36 2018
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(7,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1108500  inst.: 94736995 (ipc=85.5) sim_rate=92426 (inst/sec) elapsed = 0:0:17:05 / Thu Apr 12 19:59:37 2018
GPGPU-Sim uArch: cycles simulated: 1109500  inst.: 94810418 (ipc=85.5) sim_rate=92407 (inst/sec) elapsed = 0:0:17:06 / Thu Apr 12 19:59:38 2018
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(3,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1111000  inst.: 94908932 (ipc=85.4) sim_rate=92413 (inst/sec) elapsed = 0:0:17:07 / Thu Apr 12 19:59:39 2018
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(4,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1112500  inst.: 95011620 (ipc=85.4) sim_rate=92423 (inst/sec) elapsed = 0:0:17:08 / Thu Apr 12 19:59:40 2018
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1114000  inst.: 95110735 (ipc=85.4) sim_rate=92430 (inst/sec) elapsed = 0:0:17:09 / Thu Apr 12 19:59:41 2018
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(6,5,0) tid=(1,0,0)
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(5,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1115500  inst.: 95218981 (ipc=85.4) sim_rate=92445 (inst/sec) elapsed = 0:0:17:10 / Thu Apr 12 19:59:42 2018
GPGPU-Sim uArch: cycles simulated: 1116500  inst.: 95291390 (ipc=85.3) sim_rate=92426 (inst/sec) elapsed = 0:0:17:11 / Thu Apr 12 19:59:43 2018
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(3,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1117500  inst.: 95364856 (ipc=85.3) sim_rate=92407 (inst/sec) elapsed = 0:0:17:12 / Thu Apr 12 19:59:44 2018
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(8,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1119000  inst.: 95464066 (ipc=85.3) sim_rate=92414 (inst/sec) elapsed = 0:0:17:13 / Thu Apr 12 19:59:45 2018
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(4,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1120000  inst.: 95540146 (ipc=85.3) sim_rate=92398 (inst/sec) elapsed = 0:0:17:14 / Thu Apr 12 19:59:46 2018
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(8,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1121500  inst.: 95646101 (ipc=85.3) sim_rate=92411 (inst/sec) elapsed = 0:0:17:15 / Thu Apr 12 19:59:47 2018
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1122500  inst.: 95720329 (ipc=85.3) sim_rate=92394 (inst/sec) elapsed = 0:0:17:16 / Thu Apr 12 19:59:48 2018
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(5,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1124000  inst.: 95821263 (ipc=85.3) sim_rate=92402 (inst/sec) elapsed = 0:0:17:17 / Thu Apr 12 19:59:49 2018
GPGPU-Sim uArch: cycles simulated: 1125000  inst.: 95892813 (ipc=85.2) sim_rate=92382 (inst/sec) elapsed = 0:0:17:18 / Thu Apr 12 19:59:50 2018
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1126000  inst.: 95955939 (ipc=85.2) sim_rate=92354 (inst/sec) elapsed = 0:0:17:19 / Thu Apr 12 19:59:51 2018
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(3,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1127500  inst.: 96055420 (ipc=85.2) sim_rate=92360 (inst/sec) elapsed = 0:0:17:20 / Thu Apr 12 19:59:52 2018
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(2,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1128500  inst.: 96131451 (ipc=85.2) sim_rate=92345 (inst/sec) elapsed = 0:0:17:21 / Thu Apr 12 19:59:53 2018
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(5,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1129500  inst.: 96200023 (ipc=85.2) sim_rate=92322 (inst/sec) elapsed = 0:0:17:22 / Thu Apr 12 19:59:54 2018
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1131000  inst.: 96308002 (ipc=85.2) sim_rate=92337 (inst/sec) elapsed = 0:0:17:23 / Thu Apr 12 19:59:55 2018
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1132500  inst.: 96412236 (ipc=85.1) sim_rate=92348 (inst/sec) elapsed = 0:0:17:24 / Thu Apr 12 19:59:56 2018
GPGPU-Sim uArch: cycles simulated: 1133500  inst.: 96483987 (ipc=85.1) sim_rate=92329 (inst/sec) elapsed = 0:0:17:25 / Thu Apr 12 19:59:57 2018
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(3,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1135000  inst.: 96573397 (ipc=85.1) sim_rate=92326 (inst/sec) elapsed = 0:0:17:26 / Thu Apr 12 19:59:58 2018
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(0,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1136500  inst.: 96677741 (ipc=85.1) sim_rate=92337 (inst/sec) elapsed = 0:0:17:27 / Thu Apr 12 19:59:59 2018
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(3,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(5,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1138000  inst.: 96789953 (ipc=85.1) sim_rate=92356 (inst/sec) elapsed = 0:0:17:28 / Thu Apr 12 20:00:00 2018
GPGPU-Sim uArch: cycles simulated: 1139000  inst.: 96869686 (ipc=85.0) sim_rate=92344 (inst/sec) elapsed = 0:0:17:29 / Thu Apr 12 20:00:01 2018
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(1,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1140500  inst.: 96979222 (ipc=85.0) sim_rate=92361 (inst/sec) elapsed = 0:0:17:30 / Thu Apr 12 20:00:02 2018
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(3,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1142000  inst.: 97075906 (ipc=85.0) sim_rate=92365 (inst/sec) elapsed = 0:0:17:31 / Thu Apr 12 20:00:03 2018
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(0,5,0) tid=(5,3,0)
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(2,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1143500  inst.: 97186285 (ipc=85.0) sim_rate=92382 (inst/sec) elapsed = 0:0:17:32 / Thu Apr 12 20:00:04 2018
GPGPU-Sim uArch: cycles simulated: 1144500  inst.: 97264094 (ipc=85.0) sim_rate=92368 (inst/sec) elapsed = 0:0:17:33 / Thu Apr 12 20:00:05 2018
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(1,5,0) tid=(5,1,0)
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(0,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1146000  inst.: 97371818 (ipc=85.0) sim_rate=92383 (inst/sec) elapsed = 0:0:17:34 / Thu Apr 12 20:00:06 2018
GPGPU-Sim uArch: cycles simulated: 1147000  inst.: 97447017 (ipc=85.0) sim_rate=92366 (inst/sec) elapsed = 0:0:17:35 / Thu Apr 12 20:00:07 2018
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(4,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1148500  inst.: 97545042 (ipc=84.9) sim_rate=92372 (inst/sec) elapsed = 0:0:17:36 / Thu Apr 12 20:00:08 2018
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(0,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1149500  inst.: 97610654 (ipc=84.9) sim_rate=92346 (inst/sec) elapsed = 0:0:17:37 / Thu Apr 12 20:00:09 2018
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(4,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1151000  inst.: 97725767 (ipc=84.9) sim_rate=92368 (inst/sec) elapsed = 0:0:17:38 / Thu Apr 12 20:00:10 2018
GPGPU-Sim PTX: 98800000 instructions simulated : ctaid=(2,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1152000  inst.: 97797560 (ipc=84.9) sim_rate=92348 (inst/sec) elapsed = 0:0:17:39 / Thu Apr 12 20:00:11 2018
GPGPU-Sim PTX: 98900000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1153500  inst.: 97914818 (ipc=84.9) sim_rate=92372 (inst/sec) elapsed = 0:0:17:40 / Thu Apr 12 20:00:12 2018
GPGPU-Sim PTX: 99000000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1154500  inst.: 97984725 (ipc=84.9) sim_rate=92351 (inst/sec) elapsed = 0:0:17:41 / Thu Apr 12 20:00:13 2018
GPGPU-Sim PTX: 99100000 instructions simulated : ctaid=(5,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1155500  inst.: 98062304 (ipc=84.9) sim_rate=92337 (inst/sec) elapsed = 0:0:17:42 / Thu Apr 12 20:00:14 2018
GPGPU-Sim PTX: 99200000 instructions simulated : ctaid=(1,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1157000  inst.: 98164900 (ipc=84.8) sim_rate=92347 (inst/sec) elapsed = 0:0:17:43 / Thu Apr 12 20:00:15 2018
GPGPU-Sim PTX: 99300000 instructions simulated : ctaid=(7,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1158500  inst.: 98268314 (ipc=84.8) sim_rate=92357 (inst/sec) elapsed = 0:0:17:44 / Thu Apr 12 20:00:16 2018
GPGPU-Sim PTX: 99400000 instructions simulated : ctaid=(2,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1160000  inst.: 98367115 (ipc=84.8) sim_rate=92363 (inst/sec) elapsed = 0:0:17:45 / Thu Apr 12 20:00:17 2018
GPGPU-Sim uArch: cycles simulated: 1161000  inst.: 98439855 (ipc=84.8) sim_rate=92345 (inst/sec) elapsed = 0:0:17:46 / Thu Apr 12 20:00:18 2018
GPGPU-Sim PTX: 99500000 instructions simulated : ctaid=(1,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1162500  inst.: 98547191 (ipc=84.8) sim_rate=92359 (inst/sec) elapsed = 0:0:17:47 / Thu Apr 12 20:00:19 2018
GPGPU-Sim PTX: 99600000 instructions simulated : ctaid=(8,1,0) tid=(5,0,0)
GPGPU-Sim PTX: 99700000 instructions simulated : ctaid=(2,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1164000  inst.: 98654945 (ipc=84.8) sim_rate=92373 (inst/sec) elapsed = 0:0:17:48 / Thu Apr 12 20:00:20 2018
GPGPU-Sim PTX: 99800000 instructions simulated : ctaid=(3,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1165500  inst.: 98762576 (ipc=84.7) sim_rate=92387 (inst/sec) elapsed = 0:0:17:49 / Thu Apr 12 20:00:21 2018
GPGPU-Sim uArch: cycles simulated: 1166500  inst.: 98837022 (ipc=84.7) sim_rate=92371 (inst/sec) elapsed = 0:0:17:50 / Thu Apr 12 20:00:22 2018
GPGPU-Sim PTX: 99900000 instructions simulated : ctaid=(2,5,0) tid=(4,1,0)
GPGPU-Sim PTX: 100000000 instructions simulated : ctaid=(7,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1168000  inst.: 98950206 (ipc=84.7) sim_rate=92390 (inst/sec) elapsed = 0:0:17:51 / Thu Apr 12 20:00:23 2018
GPGPU-Sim PTX: 100100000 instructions simulated : ctaid=(0,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1169500  inst.: 99056365 (ipc=84.7) sim_rate=92403 (inst/sec) elapsed = 0:0:17:52 / Thu Apr 12 20:00:24 2018
GPGPU-Sim uArch: cycles simulated: 1170500  inst.: 99136851 (ipc=84.7) sim_rate=92392 (inst/sec) elapsed = 0:0:17:53 / Thu Apr 12 20:00:25 2018
GPGPU-Sim PTX: 100200000 instructions simulated : ctaid=(1,1,0) tid=(2,2,0)
GPGPU-Sim PTX: 100300000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1172000  inst.: 99247183 (ipc=84.7) sim_rate=92408 (inst/sec) elapsed = 0:0:17:54 / Thu Apr 12 20:00:26 2018
GPGPU-Sim uArch: cycles simulated: 1173000  inst.: 99318542 (ipc=84.7) sim_rate=92389 (inst/sec) elapsed = 0:0:17:55 / Thu Apr 12 20:00:27 2018
GPGPU-Sim PTX: 100400000 instructions simulated : ctaid=(1,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1174500  inst.: 99429047 (ipc=84.7) sim_rate=92406 (inst/sec) elapsed = 0:0:17:56 / Thu Apr 12 20:00:28 2018
GPGPU-Sim PTX: 100500000 instructions simulated : ctaid=(3,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1175500  inst.: 99503059 (ipc=84.6) sim_rate=92389 (inst/sec) elapsed = 0:0:17:57 / Thu Apr 12 20:00:29 2018
GPGPU-Sim PTX: 100600000 instructions simulated : ctaid=(6,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1177000  inst.: 99620795 (ipc=84.6) sim_rate=92412 (inst/sec) elapsed = 0:0:17:58 / Thu Apr 12 20:00:30 2018
GPGPU-Sim PTX: 100700000 instructions simulated : ctaid=(7,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1178000  inst.: 99696023 (ipc=84.6) sim_rate=92396 (inst/sec) elapsed = 0:0:17:59 / Thu Apr 12 20:00:31 2018
GPGPU-Sim PTX: 100800000 instructions simulated : ctaid=(1,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1179000  inst.: 99767219 (ipc=84.6) sim_rate=92377 (inst/sec) elapsed = 0:0:18:00 / Thu Apr 12 20:00:32 2018
GPGPU-Sim PTX: 100900000 instructions simulated : ctaid=(8,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1180500  inst.: 99874014 (ipc=84.6) sim_rate=92390 (inst/sec) elapsed = 0:0:18:01 / Thu Apr 12 20:00:33 2018
GPGPU-Sim PTX: 101000000 instructions simulated : ctaid=(1,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1182000  inst.: 99993992 (ipc=84.6) sim_rate=92415 (inst/sec) elapsed = 0:0:18:02 / Thu Apr 12 20:00:34 2018
GPGPU-Sim PTX: 101100000 instructions simulated : ctaid=(3,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1183000  inst.: 100069866 (ipc=84.6) sim_rate=92400 (inst/sec) elapsed = 0:0:18:03 / Thu Apr 12 20:00:35 2018
GPGPU-Sim PTX: 101200000 instructions simulated : ctaid=(3,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1184500  inst.: 100177677 (ipc=84.6) sim_rate=92414 (inst/sec) elapsed = 0:0:18:04 / Thu Apr 12 20:00:36 2018
GPGPU-Sim PTX: 101300000 instructions simulated : ctaid=(3,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1185500  inst.: 100251356 (ipc=84.6) sim_rate=92397 (inst/sec) elapsed = 0:0:18:05 / Thu Apr 12 20:00:37 2018
GPGPU-Sim PTX: 101400000 instructions simulated : ctaid=(0,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1187000  inst.: 100367246 (ipc=84.6) sim_rate=92419 (inst/sec) elapsed = 0:0:18:06 / Thu Apr 12 20:00:38 2018
GPGPU-Sim PTX: 101500000 instructions simulated : ctaid=(5,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1188000  inst.: 100436262 (ipc=84.5) sim_rate=92397 (inst/sec) elapsed = 0:0:18:07 / Thu Apr 12 20:00:39 2018
GPGPU-Sim PTX: 101600000 instructions simulated : ctaid=(6,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1189000  inst.: 100513835 (ipc=84.5) sim_rate=92384 (inst/sec) elapsed = 0:0:18:08 / Thu Apr 12 20:00:40 2018
GPGPU-Sim PTX: 101700000 instructions simulated : ctaid=(3,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1190500  inst.: 100624224 (ipc=84.5) sim_rate=92400 (inst/sec) elapsed = 0:0:18:09 / Thu Apr 12 20:00:41 2018
GPGPU-Sim uArch: cycles simulated: 1191500  inst.: 100697967 (ipc=84.5) sim_rate=92383 (inst/sec) elapsed = 0:0:18:10 / Thu Apr 12 20:00:42 2018
GPGPU-Sim PTX: 101800000 instructions simulated : ctaid=(1,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 101900000 instructions simulated : ctaid=(6,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1193000  inst.: 100813638 (ipc=84.5) sim_rate=92404 (inst/sec) elapsed = 0:0:18:11 / Thu Apr 12 20:00:43 2018
GPGPU-Sim PTX: 102000000 instructions simulated : ctaid=(8,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1194500  inst.: 100914415 (ipc=84.5) sim_rate=92412 (inst/sec) elapsed = 0:0:18:12 / Thu Apr 12 20:00:44 2018
GPGPU-Sim uArch: cycles simulated: 1195500  inst.: 100993646 (ipc=84.5) sim_rate=92400 (inst/sec) elapsed = 0:0:18:13 / Thu Apr 12 20:00:45 2018
GPGPU-Sim PTX: 102100000 instructions simulated : ctaid=(6,4,0) tid=(4,4,0)
GPGPU-Sim PTX: 102200000 instructions simulated : ctaid=(7,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1197000  inst.: 101109117 (ipc=84.5) sim_rate=92421 (inst/sec) elapsed = 0:0:18:14 / Thu Apr 12 20:00:46 2018
GPGPU-Sim uArch: cycles simulated: 1198000  inst.: 101190937 (ipc=84.5) sim_rate=92411 (inst/sec) elapsed = 0:0:18:15 / Thu Apr 12 20:00:47 2018
GPGPU-Sim PTX: 102300000 instructions simulated : ctaid=(1,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1199000  inst.: 101275487 (ipc=84.5) sim_rate=92404 (inst/sec) elapsed = 0:0:18:16 / Thu Apr 12 20:00:48 2018
GPGPU-Sim PTX: 102400000 instructions simulated : ctaid=(5,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1200500  inst.: 101383621 (ipc=84.5) sim_rate=92418 (inst/sec) elapsed = 0:0:18:17 / Thu Apr 12 20:00:49 2018
GPGPU-Sim PTX: 102500000 instructions simulated : ctaid=(2,6,0) tid=(1,2,0)
GPGPU-Sim PTX: 102600000 instructions simulated : ctaid=(6,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1202000  inst.: 101498489 (ipc=84.4) sim_rate=92439 (inst/sec) elapsed = 0:0:18:18 / Thu Apr 12 20:00:50 2018
GPGPU-Sim uArch: cycles simulated: 1203000  inst.: 101567787 (ipc=84.4) sim_rate=92418 (inst/sec) elapsed = 0:0:18:19 / Thu Apr 12 20:00:51 2018
GPGPU-Sim PTX: 102700000 instructions simulated : ctaid=(3,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1204500  inst.: 101678643 (ipc=84.4) sim_rate=92435 (inst/sec) elapsed = 0:0:18:20 / Thu Apr 12 20:00:52 2018
GPGPU-Sim PTX: 102800000 instructions simulated : ctaid=(4,2,0) tid=(5,3,0)
GPGPU-Sim PTX: 102900000 instructions simulated : ctaid=(6,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1206000  inst.: 101793075 (ipc=84.4) sim_rate=92455 (inst/sec) elapsed = 0:0:18:21 / Thu Apr 12 20:00:53 2018
GPGPU-Sim uArch: cycles simulated: 1207000  inst.: 101872770 (ipc=84.4) sim_rate=92443 (inst/sec) elapsed = 0:0:18:22 / Thu Apr 12 20:00:54 2018
GPGPU-Sim PTX: 103000000 instructions simulated : ctaid=(2,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 103100000 instructions simulated : ctaid=(7,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1208500  inst.: 101986938 (ipc=84.4) sim_rate=92463 (inst/sec) elapsed = 0:0:18:23 / Thu Apr 12 20:00:55 2018
GPGPU-Sim uArch: cycles simulated: 1209500  inst.: 102060596 (ipc=84.4) sim_rate=92446 (inst/sec) elapsed = 0:0:18:24 / Thu Apr 12 20:00:56 2018
GPGPU-Sim PTX: 103200000 instructions simulated : ctaid=(0,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1211000  inst.: 102173498 (ipc=84.4) sim_rate=92464 (inst/sec) elapsed = 0:0:18:25 / Thu Apr 12 20:00:57 2018
GPGPU-Sim PTX: 103300000 instructions simulated : ctaid=(1,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1212000  inst.: 102249508 (ipc=84.4) sim_rate=92449 (inst/sec) elapsed = 0:0:18:26 / Thu Apr 12 20:00:58 2018
GPGPU-Sim PTX: 103400000 instructions simulated : ctaid=(3,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1213000  inst.: 102333730 (ipc=84.4) sim_rate=92442 (inst/sec) elapsed = 0:0:18:27 / Thu Apr 12 20:00:59 2018
GPGPU-Sim PTX: 103500000 instructions simulated : ctaid=(0,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1214500  inst.: 102450108 (ipc=84.4) sim_rate=92463 (inst/sec) elapsed = 0:0:18:28 / Thu Apr 12 20:01:00 2018
GPGPU-Sim PTX: 103600000 instructions simulated : ctaid=(8,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1215500  inst.: 102520589 (ipc=84.3) sim_rate=92444 (inst/sec) elapsed = 0:0:18:29 / Thu Apr 12 20:01:01 2018
GPGPU-Sim PTX: 103700000 instructions simulated : ctaid=(1,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1217000  inst.: 102633668 (ipc=84.3) sim_rate=92462 (inst/sec) elapsed = 0:0:18:30 / Thu Apr 12 20:01:02 2018
GPGPU-Sim PTX: 103800000 instructions simulated : ctaid=(4,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1218500  inst.: 102744903 (ipc=84.3) sim_rate=92479 (inst/sec) elapsed = 0:0:18:31 / Thu Apr 12 20:01:03 2018
GPGPU-Sim PTX: 103900000 instructions simulated : ctaid=(1,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1219500  inst.: 102814135 (ipc=84.3) sim_rate=92458 (inst/sec) elapsed = 0:0:18:32 / Thu Apr 12 20:01:04 2018
GPGPU-Sim PTX: 104000000 instructions simulated : ctaid=(6,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1221000  inst.: 102921592 (ipc=84.3) sim_rate=92472 (inst/sec) elapsed = 0:0:18:33 / Thu Apr 12 20:01:05 2018
GPGPU-Sim PTX: 104100000 instructions simulated : ctaid=(4,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1222000  inst.: 102994463 (ipc=84.3) sim_rate=92454 (inst/sec) elapsed = 0:0:18:34 / Thu Apr 12 20:01:06 2018
GPGPU-Sim PTX: 104200000 instructions simulated : ctaid=(3,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1223500  inst.: 103119429 (ipc=84.3) sim_rate=92483 (inst/sec) elapsed = 0:0:18:35 / Thu Apr 12 20:01:07 2018
GPGPU-Sim PTX: 104300000 instructions simulated : ctaid=(6,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1224500  inst.: 103196719 (ipc=84.3) sim_rate=92470 (inst/sec) elapsed = 0:0:18:36 / Thu Apr 12 20:01:08 2018
GPGPU-Sim PTX: 104400000 instructions simulated : ctaid=(8,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1226000  inst.: 103310338 (ipc=84.3) sim_rate=92489 (inst/sec) elapsed = 0:0:18:37 / Thu Apr 12 20:01:09 2018
GPGPU-Sim PTX: 104500000 instructions simulated : ctaid=(6,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1227000  inst.: 103384413 (ipc=84.3) sim_rate=92472 (inst/sec) elapsed = 0:0:18:38 / Thu Apr 12 20:01:10 2018
GPGPU-Sim PTX: 104600000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1228000  inst.: 103465751 (ipc=84.3) sim_rate=92462 (inst/sec) elapsed = 0:0:18:39 / Thu Apr 12 20:01:11 2018
GPGPU-Sim PTX: 104700000 instructions simulated : ctaid=(7,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1229500  inst.: 103581859 (ipc=84.2) sim_rate=92483 (inst/sec) elapsed = 0:0:18:40 / Thu Apr 12 20:01:12 2018
GPGPU-Sim PTX: 104800000 instructions simulated : ctaid=(7,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1230500  inst.: 103655986 (ipc=84.2) sim_rate=92467 (inst/sec) elapsed = 0:0:18:41 / Thu Apr 12 20:01:13 2018
GPGPU-Sim PTX: 104900000 instructions simulated : ctaid=(6,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1232000  inst.: 103783871 (ipc=84.2) sim_rate=92498 (inst/sec) elapsed = 0:0:18:42 / Thu Apr 12 20:01:14 2018
GPGPU-Sim PTX: 105000000 instructions simulated : ctaid=(0,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1233000  inst.: 103854986 (ipc=84.2) sim_rate=92479 (inst/sec) elapsed = 0:0:18:43 / Thu Apr 12 20:01:15 2018
GPGPU-Sim uArch: cycles simulated: 1234000  inst.: 103927450 (ipc=84.2) sim_rate=92462 (inst/sec) elapsed = 0:0:18:44 / Thu Apr 12 20:01:16 2018
GPGPU-Sim PTX: 105100000 instructions simulated : ctaid=(3,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1235500  inst.: 104035919 (ipc=84.2) sim_rate=92476 (inst/sec) elapsed = 0:0:18:45 / Thu Apr 12 20:01:17 2018
GPGPU-Sim PTX: 105200000 instructions simulated : ctaid=(5,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1236500  inst.: 104113617 (ipc=84.2) sim_rate=92463 (inst/sec) elapsed = 0:0:18:46 / Thu Apr 12 20:01:18 2018
GPGPU-Sim PTX: 105300000 instructions simulated : ctaid=(8,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1238000  inst.: 104228779 (ipc=84.2) sim_rate=92483 (inst/sec) elapsed = 0:0:18:47 / Thu Apr 12 20:01:19 2018
GPGPU-Sim PTX: 105400000 instructions simulated : ctaid=(7,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1239000  inst.: 104312062 (ipc=84.2) sim_rate=92475 (inst/sec) elapsed = 0:0:18:48 / Thu Apr 12 20:01:20 2018
GPGPU-Sim PTX: 105500000 instructions simulated : ctaid=(2,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1240000  inst.: 104395194 (ipc=84.2) sim_rate=92466 (inst/sec) elapsed = 0:0:18:49 / Thu Apr 12 20:01:21 2018
GPGPU-Sim PTX: 105600000 instructions simulated : ctaid=(0,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1241000  inst.: 104483031 (ipc=84.2) sim_rate=92462 (inst/sec) elapsed = 0:0:18:50 / Thu Apr 12 20:01:22 2018
GPGPU-Sim PTX: 105700000 instructions simulated : ctaid=(5,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1242500  inst.: 104591086 (ipc=84.2) sim_rate=92476 (inst/sec) elapsed = 0:0:18:51 / Thu Apr 12 20:01:23 2018
GPGPU-Sim PTX: 105800000 instructions simulated : ctaid=(7,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1244000  inst.: 104691531 (ipc=84.2) sim_rate=92483 (inst/sec) elapsed = 0:0:18:52 / Thu Apr 12 20:01:24 2018
GPGPU-Sim PTX: 105900000 instructions simulated : ctaid=(8,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1245000  inst.: 104763204 (ipc=84.1) sim_rate=92465 (inst/sec) elapsed = 0:0:18:53 / Thu Apr 12 20:01:25 2018
GPGPU-Sim PTX: 106000000 instructions simulated : ctaid=(8,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1246500  inst.: 104874202 (ipc=84.1) sim_rate=92481 (inst/sec) elapsed = 0:0:18:54 / Thu Apr 12 20:01:26 2018
GPGPU-Sim PTX: 106100000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1248000  inst.: 104986191 (ipc=84.1) sim_rate=92498 (inst/sec) elapsed = 0:0:18:55 / Thu Apr 12 20:01:27 2018
GPGPU-Sim PTX: 106200000 instructions simulated : ctaid=(0,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1249000  inst.: 105060005 (ipc=84.1) sim_rate=92482 (inst/sec) elapsed = 0:0:18:56 / Thu Apr 12 20:01:28 2018
GPGPU-Sim PTX: 106300000 instructions simulated : ctaid=(0,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1250500  inst.: 105178198 (ipc=84.1) sim_rate=92505 (inst/sec) elapsed = 0:0:18:57 / Thu Apr 12 20:01:29 2018
GPGPU-Sim PTX: 106400000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1251500  inst.: 105251980 (ipc=84.1) sim_rate=92488 (inst/sec) elapsed = 0:0:18:58 / Thu Apr 12 20:01:30 2018
GPGPU-Sim PTX: 106500000 instructions simulated : ctaid=(4,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1253000  inst.: 105367311 (ipc=84.1) sim_rate=92508 (inst/sec) elapsed = 0:0:18:59 / Thu Apr 12 20:01:31 2018
GPGPU-Sim PTX: 106600000 instructions simulated : ctaid=(5,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1254000  inst.: 105448524 (ipc=84.1) sim_rate=92498 (inst/sec) elapsed = 0:0:19:00 / Thu Apr 12 20:01:32 2018
GPGPU-Sim PTX: 106700000 instructions simulated : ctaid=(0,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1255500  inst.: 105577645 (ipc=84.1) sim_rate=92530 (inst/sec) elapsed = 0:0:19:01 / Thu Apr 12 20:01:33 2018
GPGPU-Sim PTX: 106800000 instructions simulated : ctaid=(3,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1256500  inst.: 105661520 (ipc=84.1) sim_rate=92523 (inst/sec) elapsed = 0:0:19:02 / Thu Apr 12 20:01:34 2018
GPGPU-Sim PTX: 106900000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1257500  inst.: 105738027 (ipc=84.1) sim_rate=92509 (inst/sec) elapsed = 0:0:19:03 / Thu Apr 12 20:01:35 2018
GPGPU-Sim PTX: 107000000 instructions simulated : ctaid=(1,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1259000  inst.: 105848993 (ipc=84.1) sim_rate=92525 (inst/sec) elapsed = 0:0:19:04 / Thu Apr 12 20:01:36 2018
GPGPU-Sim PTX: 107100000 instructions simulated : ctaid=(7,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1260500  inst.: 105969924 (ipc=84.1) sim_rate=92550 (inst/sec) elapsed = 0:0:19:05 / Thu Apr 12 20:01:37 2018
GPGPU-Sim PTX: 107200000 instructions simulated : ctaid=(5,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1261500  inst.: 106054495 (ipc=84.1) sim_rate=92543 (inst/sec) elapsed = 0:0:19:06 / Thu Apr 12 20:01:38 2018
GPGPU-Sim PTX: 107300000 instructions simulated : ctaid=(3,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1263000  inst.: 106160939 (ipc=84.1) sim_rate=92555 (inst/sec) elapsed = 0:0:19:07 / Thu Apr 12 20:01:39 2018
GPGPU-Sim PTX: 107400000 instructions simulated : ctaid=(8,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1264500  inst.: 106269937 (ipc=84.0) sim_rate=92569 (inst/sec) elapsed = 0:0:19:08 / Thu Apr 12 20:01:40 2018
GPGPU-Sim PTX: 107500000 instructions simulated : ctaid=(0,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1265500  inst.: 106340043 (ipc=84.0) sim_rate=92550 (inst/sec) elapsed = 0:0:19:09 / Thu Apr 12 20:01:41 2018
GPGPU-Sim PTX: 107600000 instructions simulated : ctaid=(4,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1267000  inst.: 106455400 (ipc=84.0) sim_rate=92569 (inst/sec) elapsed = 0:0:19:10 / Thu Apr 12 20:01:42 2018
GPGPU-Sim PTX: 107700000 instructions simulated : ctaid=(2,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1268000  inst.: 106533605 (ipc=84.0) sim_rate=92557 (inst/sec) elapsed = 0:0:19:11 / Thu Apr 12 20:01:43 2018
GPGPU-Sim PTX: 107800000 instructions simulated : ctaid=(6,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1269000  inst.: 106607204 (ipc=84.0) sim_rate=92540 (inst/sec) elapsed = 0:0:19:12 / Thu Apr 12 20:01:44 2018
GPGPU-Sim uArch: cycles simulated: 1270000  inst.: 106688088 (ipc=84.0) sim_rate=92530 (inst/sec) elapsed = 0:0:19:13 / Thu Apr 12 20:01:45 2018
GPGPU-Sim PTX: 107900000 instructions simulated : ctaid=(0,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1271000  inst.: 106766051 (ipc=84.0) sim_rate=92518 (inst/sec) elapsed = 0:0:19:14 / Thu Apr 12 20:01:46 2018
GPGPU-Sim PTX: 108000000 instructions simulated : ctaid=(0,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1272500  inst.: 106872935 (ipc=84.0) sim_rate=92530 (inst/sec) elapsed = 0:0:19:15 / Thu Apr 12 20:01:47 2018
GPGPU-Sim PTX: 108100000 instructions simulated : ctaid=(7,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1273500  inst.: 106945562 (ipc=84.0) sim_rate=92513 (inst/sec) elapsed = 0:0:19:16 / Thu Apr 12 20:01:48 2018
GPGPU-Sim PTX: 108200000 instructions simulated : ctaid=(0,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1275000  inst.: 107071222 (ipc=84.0) sim_rate=92542 (inst/sec) elapsed = 0:0:19:17 / Thu Apr 12 20:01:49 2018
GPGPU-Sim PTX: 108300000 instructions simulated : ctaid=(6,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1276000  inst.: 107163269 (ipc=84.0) sim_rate=92541 (inst/sec) elapsed = 0:0:19:18 / Thu Apr 12 20:01:50 2018
GPGPU-Sim PTX: 108400000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1277500  inst.: 107268035 (ipc=84.0) sim_rate=92552 (inst/sec) elapsed = 0:0:19:19 / Thu Apr 12 20:01:51 2018
GPGPU-Sim PTX: 108500000 instructions simulated : ctaid=(5,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1278500  inst.: 107343920 (ipc=84.0) sim_rate=92537 (inst/sec) elapsed = 0:0:19:20 / Thu Apr 12 20:01:52 2018
GPGPU-Sim PTX: 108600000 instructions simulated : ctaid=(1,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1280000  inst.: 107453409 (ipc=83.9) sim_rate=92552 (inst/sec) elapsed = 0:0:19:21 / Thu Apr 12 20:01:53 2018
GPGPU-Sim PTX: 108700000 instructions simulated : ctaid=(0,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1281000  inst.: 107526691 (ipc=83.9) sim_rate=92535 (inst/sec) elapsed = 0:0:19:22 / Thu Apr 12 20:01:54 2018
GPGPU-Sim PTX: 108800000 instructions simulated : ctaid=(2,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1282000  inst.: 107598703 (ipc=83.9) sim_rate=92518 (inst/sec) elapsed = 0:0:19:23 / Thu Apr 12 20:01:55 2018
GPGPU-Sim PTX: 108900000 instructions simulated : ctaid=(4,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1283500  inst.: 107709287 (ipc=83.9) sim_rate=92533 (inst/sec) elapsed = 0:0:19:24 / Thu Apr 12 20:01:56 2018
GPGPU-Sim PTX: 109000000 instructions simulated : ctaid=(2,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1284500  inst.: 107785764 (ipc=83.9) sim_rate=92519 (inst/sec) elapsed = 0:0:19:25 / Thu Apr 12 20:01:57 2018
GPGPU-Sim PTX: 109100000 instructions simulated : ctaid=(5,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1286000  inst.: 107895775 (ipc=83.9) sim_rate=92534 (inst/sec) elapsed = 0:0:19:26 / Thu Apr 12 20:01:58 2018
GPGPU-Sim PTX: 109200000 instructions simulated : ctaid=(8,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1287000  inst.: 107970936 (ipc=83.9) sim_rate=92520 (inst/sec) elapsed = 0:0:19:27 / Thu Apr 12 20:01:59 2018
GPGPU-Sim PTX: 109300000 instructions simulated : ctaid=(4,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1288500  inst.: 108092564 (ipc=83.9) sim_rate=92545 (inst/sec) elapsed = 0:0:19:28 / Thu Apr 12 20:02:00 2018
GPGPU-Sim PTX: 109400000 instructions simulated : ctaid=(7,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1289500  inst.: 108166293 (ipc=83.9) sim_rate=92528 (inst/sec) elapsed = 0:0:19:29 / Thu Apr 12 20:02:01 2018
GPGPU-Sim PTX: 109500000 instructions simulated : ctaid=(3,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1291000  inst.: 108281809 (ipc=83.9) sim_rate=92548 (inst/sec) elapsed = 0:0:19:30 / Thu Apr 12 20:02:02 2018
GPGPU-Sim PTX: 109600000 instructions simulated : ctaid=(4,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1292000  inst.: 108363986 (ipc=83.9) sim_rate=92539 (inst/sec) elapsed = 0:0:19:31 / Thu Apr 12 20:02:03 2018
GPGPU-Sim uArch: cycles simulated: 1293000  inst.: 108449696 (ipc=83.9) sim_rate=92533 (inst/sec) elapsed = 0:0:19:32 / Thu Apr 12 20:02:04 2018
GPGPU-Sim PTX: 109700000 instructions simulated : ctaid=(0,2,0) tid=(1,7,0)
GPGPU-Sim PTX: 109800000 instructions simulated : ctaid=(5,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1294500  inst.: 108567138 (ipc=83.9) sim_rate=92555 (inst/sec) elapsed = 0:0:19:33 / Thu Apr 12 20:02:05 2018
GPGPU-Sim uArch: cycles simulated: 1295500  inst.: 108640453 (ipc=83.9) sim_rate=92538 (inst/sec) elapsed = 0:0:19:34 / Thu Apr 12 20:02:06 2018
GPGPU-Sim PTX: 109900000 instructions simulated : ctaid=(1,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1296500  inst.: 108713365 (ipc=83.9) sim_rate=92522 (inst/sec) elapsed = 0:0:19:35 / Thu Apr 12 20:02:07 2018
GPGPU-Sim PTX: 110000000 instructions simulated : ctaid=(6,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1297500  inst.: 108795280 (ipc=83.8) sim_rate=92512 (inst/sec) elapsed = 0:0:19:36 / Thu Apr 12 20:02:08 2018
GPGPU-Sim PTX: 110100000 instructions simulated : ctaid=(1,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1299000  inst.: 108919133 (ipc=83.8) sim_rate=92539 (inst/sec) elapsed = 0:0:19:37 / Thu Apr 12 20:02:09 2018
GPGPU-Sim PTX: 110200000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1300000  inst.: 108997513 (ipc=83.8) sim_rate=92527 (inst/sec) elapsed = 0:0:19:38 / Thu Apr 12 20:02:10 2018
GPGPU-Sim PTX: 110300000 instructions simulated : ctaid=(4,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1301500  inst.: 109118805 (ipc=83.8) sim_rate=92551 (inst/sec) elapsed = 0:0:19:39 / Thu Apr 12 20:02:11 2018
GPGPU-Sim PTX: 110400000 instructions simulated : ctaid=(5,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1302500  inst.: 109186626 (ipc=83.8) sim_rate=92531 (inst/sec) elapsed = 0:0:19:40 / Thu Apr 12 20:02:12 2018
GPGPU-Sim PTX: 110500000 instructions simulated : ctaid=(7,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1304000  inst.: 109301512 (ipc=83.8) sim_rate=92549 (inst/sec) elapsed = 0:0:19:41 / Thu Apr 12 20:02:13 2018
GPGPU-Sim PTX: 110600000 instructions simulated : ctaid=(7,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1305000  inst.: 109387846 (ipc=83.8) sim_rate=92544 (inst/sec) elapsed = 0:0:19:42 / Thu Apr 12 20:02:14 2018
GPGPU-Sim PTX: 110700000 instructions simulated : ctaid=(0,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1306500  inst.: 109504230 (ipc=83.8) sim_rate=92564 (inst/sec) elapsed = 0:0:19:43 / Thu Apr 12 20:02:15 2018
GPGPU-Sim PTX: 110800000 instructions simulated : ctaid=(8,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1308000  inst.: 109621468 (ipc=83.8) sim_rate=92585 (inst/sec) elapsed = 0:0:19:44 / Thu Apr 12 20:02:16 2018
GPGPU-Sim PTX: 110900000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1309000  inst.: 109694847 (ipc=83.8) sim_rate=92569 (inst/sec) elapsed = 0:0:19:45 / Thu Apr 12 20:02:17 2018
GPGPU-Sim PTX: 111000000 instructions simulated : ctaid=(8,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1310500  inst.: 109814280 (ipc=83.8) sim_rate=92592 (inst/sec) elapsed = 0:0:19:46 / Thu Apr 12 20:02:18 2018
GPGPU-Sim PTX: 111100000 instructions simulated : ctaid=(4,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1311500  inst.: 109888597 (ipc=83.8) sim_rate=92576 (inst/sec) elapsed = 0:0:19:47 / Thu Apr 12 20:02:19 2018
GPGPU-Sim PTX: 111200000 instructions simulated : ctaid=(5,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1313000  inst.: 110003070 (ipc=83.8) sim_rate=92595 (inst/sec) elapsed = 0:0:19:48 / Thu Apr 12 20:02:20 2018
GPGPU-Sim PTX: 111300000 instructions simulated : ctaid=(0,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1314500  inst.: 110119129 (ipc=83.8) sim_rate=92614 (inst/sec) elapsed = 0:0:19:49 / Thu Apr 12 20:02:21 2018
GPGPU-Sim PTX: 111400000 instructions simulated : ctaid=(7,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1315500  inst.: 110193187 (ipc=83.8) sim_rate=92599 (inst/sec) elapsed = 0:0:19:50 / Thu Apr 12 20:02:22 2018
GPGPU-Sim PTX: 111500000 instructions simulated : ctaid=(2,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1317000  inst.: 110312491 (ipc=83.8) sim_rate=92621 (inst/sec) elapsed = 0:0:19:51 / Thu Apr 12 20:02:23 2018
GPGPU-Sim PTX: 111600000 instructions simulated : ctaid=(0,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1318000  inst.: 110386595 (ipc=83.8) sim_rate=92606 (inst/sec) elapsed = 0:0:19:52 / Thu Apr 12 20:02:24 2018
GPGPU-Sim PTX: 111700000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1319500  inst.: 110500973 (ipc=83.7) sim_rate=92624 (inst/sec) elapsed = 0:0:19:53 / Thu Apr 12 20:02:25 2018
GPGPU-Sim PTX: 111800000 instructions simulated : ctaid=(6,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1320500  inst.: 110567744 (ipc=83.7) sim_rate=92602 (inst/sec) elapsed = 0:0:19:54 / Thu Apr 12 20:02:26 2018
GPGPU-Sim PTX: 111900000 instructions simulated : ctaid=(8,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1321500  inst.: 110645023 (ipc=83.7) sim_rate=92589 (inst/sec) elapsed = 0:0:19:55 / Thu Apr 12 20:02:27 2018
GPGPU-Sim PTX: 112000000 instructions simulated : ctaid=(3,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1323000  inst.: 110768846 (ipc=83.7) sim_rate=92616 (inst/sec) elapsed = 0:0:19:56 / Thu Apr 12 20:02:28 2018
GPGPU-Sim PTX: 112100000 instructions simulated : ctaid=(8,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1324000  inst.: 110852039 (ipc=83.7) sim_rate=92608 (inst/sec) elapsed = 0:0:19:57 / Thu Apr 12 20:02:29 2018
GPGPU-Sim PTX: 112200000 instructions simulated : ctaid=(7,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1325500  inst.: 110952460 (ipc=83.7) sim_rate=92614 (inst/sec) elapsed = 0:0:19:58 / Thu Apr 12 20:02:30 2018
GPGPU-Sim PTX: 112300000 instructions simulated : ctaid=(3,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1327000  inst.: 111058624 (ipc=83.7) sim_rate=92626 (inst/sec) elapsed = 0:0:19:59 / Thu Apr 12 20:02:31 2018
GPGPU-Sim PTX: 112400000 instructions simulated : ctaid=(1,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1328000  inst.: 111134678 (ipc=83.7) sim_rate=92612 (inst/sec) elapsed = 0:0:20:00 / Thu Apr 12 20:02:32 2018
GPGPU-Sim PTX: 112500000 instructions simulated : ctaid=(2,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1329500  inst.: 111263901 (ipc=83.7) sim_rate=92642 (inst/sec) elapsed = 0:0:20:01 / Thu Apr 12 20:02:33 2018
GPGPU-Sim PTX: 112600000 instructions simulated : ctaid=(7,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1330500  inst.: 111346494 (ipc=83.7) sim_rate=92634 (inst/sec) elapsed = 0:0:20:02 / Thu Apr 12 20:02:34 2018
GPGPU-Sim PTX: 112700000 instructions simulated : ctaid=(7,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1331500  inst.: 111428606 (ipc=83.7) sim_rate=92625 (inst/sec) elapsed = 0:0:20:03 / Thu Apr 12 20:02:35 2018
GPGPU-Sim PTX: 112800000 instructions simulated : ctaid=(4,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1333000  inst.: 111557073 (ipc=83.7) sim_rate=92655 (inst/sec) elapsed = 0:0:20:04 / Thu Apr 12 20:02:36 2018
GPGPU-Sim PTX: 112900000 instructions simulated : ctaid=(1,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1334000  inst.: 111637339 (ipc=83.7) sim_rate=92645 (inst/sec) elapsed = 0:0:20:05 / Thu Apr 12 20:02:37 2018
GPGPU-Sim PTX: 113000000 instructions simulated : ctaid=(3,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1335500  inst.: 111743950 (ipc=83.7) sim_rate=92656 (inst/sec) elapsed = 0:0:20:06 / Thu Apr 12 20:02:38 2018
GPGPU-Sim PTX: 113100000 instructions simulated : ctaid=(3,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1336500  inst.: 111829192 (ipc=83.7) sim_rate=92650 (inst/sec) elapsed = 0:0:20:07 / Thu Apr 12 20:02:39 2018
GPGPU-Sim PTX: 113200000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1338000  inst.: 111964215 (ipc=83.7) sim_rate=92685 (inst/sec) elapsed = 0:0:20:08 / Thu Apr 12 20:02:40 2018
GPGPU-Sim PTX: 113300000 instructions simulated : ctaid=(4,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1339500  inst.: 112075256 (ipc=83.7) sim_rate=92700 (inst/sec) elapsed = 0:0:20:09 / Thu Apr 12 20:02:41 2018
GPGPU-Sim PTX: 113400000 instructions simulated : ctaid=(8,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1340500  inst.: 112159936 (ipc=83.7) sim_rate=92694 (inst/sec) elapsed = 0:0:20:10 / Thu Apr 12 20:02:42 2018
GPGPU-Sim PTX: 113500000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 113600000 instructions simulated : ctaid=(8,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1342000  inst.: 112278260 (ipc=83.7) sim_rate=92715 (inst/sec) elapsed = 0:0:20:11 / Thu Apr 12 20:02:43 2018
GPGPU-Sim uArch: cycles simulated: 1343000  inst.: 112362503 (ipc=83.7) sim_rate=92708 (inst/sec) elapsed = 0:0:20:12 / Thu Apr 12 20:02:44 2018
GPGPU-Sim PTX: 113700000 instructions simulated : ctaid=(7,6,0) tid=(5,5,0)
GPGPU-Sim PTX: 113800000 instructions simulated : ctaid=(7,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1344500  inst.: 112492119 (ipc=83.7) sim_rate=92738 (inst/sec) elapsed = 0:0:20:13 / Thu Apr 12 20:02:45 2018
GPGPU-Sim PTX: 113900000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1345500  inst.: 112582122 (ipc=83.7) sim_rate=92736 (inst/sec) elapsed = 0:0:20:14 / Thu Apr 12 20:02:46 2018
GPGPU-Sim PTX: 114000000 instructions simulated : ctaid=(0,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1346500  inst.: 112674672 (ipc=83.7) sim_rate=92736 (inst/sec) elapsed = 0:0:20:15 / Thu Apr 12 20:02:47 2018
GPGPU-Sim uArch: cycles simulated: 1347500  inst.: 112756492 (ipc=83.7) sim_rate=92727 (inst/sec) elapsed = 0:0:20:16 / Thu Apr 12 20:02:48 2018
GPGPU-Sim PTX: 114100000 instructions simulated : ctaid=(1,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1348500  inst.: 112826148 (ipc=83.7) sim_rate=92708 (inst/sec) elapsed = 0:0:20:17 / Thu Apr 12 20:02:49 2018
GPGPU-Sim PTX: 114200000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1349500  inst.: 112912258 (ipc=83.7) sim_rate=92703 (inst/sec) elapsed = 0:0:20:18 / Thu Apr 12 20:02:50 2018
GPGPU-Sim PTX: 114300000 instructions simulated : ctaid=(1,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1351000  inst.: 113034924 (ipc=83.7) sim_rate=92727 (inst/sec) elapsed = 0:0:20:19 / Thu Apr 12 20:02:51 2018
GPGPU-Sim PTX: 114400000 instructions simulated : ctaid=(7,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1352000  inst.: 113115517 (ipc=83.7) sim_rate=92717 (inst/sec) elapsed = 0:0:20:20 / Thu Apr 12 20:02:52 2018
GPGPU-Sim PTX: 114500000 instructions simulated : ctaid=(1,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1353000  inst.: 113193243 (ipc=83.7) sim_rate=92705 (inst/sec) elapsed = 0:0:20:21 / Thu Apr 12 20:02:53 2018
GPGPU-Sim PTX: 114600000 instructions simulated : ctaid=(3,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1354500  inst.: 113305991 (ipc=83.7) sim_rate=92721 (inst/sec) elapsed = 0:0:20:22 / Thu Apr 12 20:02:54 2018
GPGPU-Sim PTX: 114700000 instructions simulated : ctaid=(6,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1355500  inst.: 113396640 (ipc=83.7) sim_rate=92720 (inst/sec) elapsed = 0:0:20:23 / Thu Apr 12 20:02:55 2018
GPGPU-Sim PTX: 114800000 instructions simulated : ctaid=(1,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1356500  inst.: 113481643 (ipc=83.7) sim_rate=92713 (inst/sec) elapsed = 0:0:20:24 / Thu Apr 12 20:02:56 2018
GPGPU-Sim PTX: 114900000 instructions simulated : ctaid=(5,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1357500  inst.: 113557635 (ipc=83.7) sim_rate=92700 (inst/sec) elapsed = 0:0:20:25 / Thu Apr 12 20:02:57 2018
GPGPU-Sim PTX: 115000000 instructions simulated : ctaid=(0,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1359000  inst.: 113672121 (ipc=83.6) sim_rate=92717 (inst/sec) elapsed = 0:0:20:26 / Thu Apr 12 20:02:58 2018
GPGPU-Sim PTX: 115100000 instructions simulated : ctaid=(5,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1360000  inst.: 113755365 (ipc=83.6) sim_rate=92710 (inst/sec) elapsed = 0:0:20:27 / Thu Apr 12 20:02:59 2018
GPGPU-Sim PTX: 115200000 instructions simulated : ctaid=(0,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1361500  inst.: 113864308 (ipc=83.6) sim_rate=92723 (inst/sec) elapsed = 0:0:20:28 / Thu Apr 12 20:03:00 2018
GPGPU-Sim PTX: 115300000 instructions simulated : ctaid=(3,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1362500  inst.: 113945404 (ipc=83.6) sim_rate=92713 (inst/sec) elapsed = 0:0:20:29 / Thu Apr 12 20:03:01 2018
GPGPU-Sim PTX: 115400000 instructions simulated : ctaid=(6,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1364000  inst.: 114068702 (ipc=83.6) sim_rate=92738 (inst/sec) elapsed = 0:0:20:30 / Thu Apr 12 20:03:02 2018
GPGPU-Sim PTX: 115500000 instructions simulated : ctaid=(3,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1365000  inst.: 114157043 (ipc=83.6) sim_rate=92735 (inst/sec) elapsed = 0:0:20:31 / Thu Apr 12 20:03:03 2018
GPGPU-Sim PTX: 115600000 instructions simulated : ctaid=(2,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1366000  inst.: 114234422 (ipc=83.6) sim_rate=92722 (inst/sec) elapsed = 0:0:20:32 / Thu Apr 12 20:03:04 2018
GPGPU-Sim uArch: cycles simulated: 1367000  inst.: 114315866 (ipc=83.6) sim_rate=92713 (inst/sec) elapsed = 0:0:20:33 / Thu Apr 12 20:03:05 2018
GPGPU-Sim PTX: 115700000 instructions simulated : ctaid=(4,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1368000  inst.: 114396288 (ipc=83.6) sim_rate=92703 (inst/sec) elapsed = 0:0:20:34 / Thu Apr 12 20:03:06 2018
GPGPU-Sim PTX: 115800000 instructions simulated : ctaid=(3,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1369500  inst.: 114521993 (ipc=83.6) sim_rate=92730 (inst/sec) elapsed = 0:0:20:35 / Thu Apr 12 20:03:07 2018
GPGPU-Sim PTX: 115900000 instructions simulated : ctaid=(1,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1370500  inst.: 114597029 (ipc=83.6) sim_rate=92716 (inst/sec) elapsed = 0:0:20:36 / Thu Apr 12 20:03:08 2018
GPGPU-Sim PTX: 116000000 instructions simulated : ctaid=(4,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1371500  inst.: 114674038 (ipc=83.6) sim_rate=92703 (inst/sec) elapsed = 0:0:20:37 / Thu Apr 12 20:03:09 2018
GPGPU-Sim PTX: 116100000 instructions simulated : ctaid=(0,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1372500  inst.: 114756529 (ipc=83.6) sim_rate=92695 (inst/sec) elapsed = 0:0:20:38 / Thu Apr 12 20:03:10 2018
GPGPU-Sim PTX: 116200000 instructions simulated : ctaid=(4,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1373500  inst.: 114844052 (ipc=83.6) sim_rate=92690 (inst/sec) elapsed = 0:0:20:39 / Thu Apr 12 20:03:11 2018
GPGPU-Sim PTX: 116300000 instructions simulated : ctaid=(1,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1374500  inst.: 114930168 (ipc=83.6) sim_rate=92685 (inst/sec) elapsed = 0:0:20:40 / Thu Apr 12 20:03:12 2018
GPGPU-Sim PTX: 116400000 instructions simulated : ctaid=(8,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1376000  inst.: 115055402 (ipc=83.6) sim_rate=92711 (inst/sec) elapsed = 0:0:20:41 / Thu Apr 12 20:03:13 2018
GPGPU-Sim PTX: 116500000 instructions simulated : ctaid=(3,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1377000  inst.: 115137459 (ipc=83.6) sim_rate=92703 (inst/sec) elapsed = 0:0:20:42 / Thu Apr 12 20:03:14 2018
GPGPU-Sim PTX: 116600000 instructions simulated : ctaid=(5,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1378000  inst.: 115214954 (ipc=83.6) sim_rate=92691 (inst/sec) elapsed = 0:0:20:43 / Thu Apr 12 20:03:15 2018
GPGPU-Sim uArch: cycles simulated: 1379000  inst.: 115303248 (ipc=83.6) sim_rate=92687 (inst/sec) elapsed = 0:0:20:44 / Thu Apr 12 20:03:16 2018
GPGPU-Sim PTX: 116700000 instructions simulated : ctaid=(3,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1380000  inst.: 115383225 (ipc=83.6) sim_rate=92677 (inst/sec) elapsed = 0:0:20:45 / Thu Apr 12 20:03:17 2018
GPGPU-Sim PTX: 116800000 instructions simulated : ctaid=(2,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1381500  inst.: 115501001 (ipc=83.6) sim_rate=92697 (inst/sec) elapsed = 0:0:20:46 / Thu Apr 12 20:03:18 2018
GPGPU-Sim PTX: 116900000 instructions simulated : ctaid=(0,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1382500  inst.: 115592889 (ipc=83.6) sim_rate=92696 (inst/sec) elapsed = 0:0:20:47 / Thu Apr 12 20:03:19 2018
GPGPU-Sim PTX: 117000000 instructions simulated : ctaid=(3,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1383500  inst.: 115674277 (ipc=83.6) sim_rate=92687 (inst/sec) elapsed = 0:0:20:48 / Thu Apr 12 20:03:20 2018
GPGPU-Sim PTX: 117100000 instructions simulated : ctaid=(6,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1384500  inst.: 115760303 (ipc=83.6) sim_rate=92682 (inst/sec) elapsed = 0:0:20:49 / Thu Apr 12 20:03:21 2018
GPGPU-Sim PTX: 117200000 instructions simulated : ctaid=(5,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1386000  inst.: 115877431 (ipc=83.6) sim_rate=92701 (inst/sec) elapsed = 0:0:20:50 / Thu Apr 12 20:03:22 2018
GPGPU-Sim PTX: 117300000 instructions simulated : ctaid=(5,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 117400000 instructions simulated : ctaid=(2,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1387500  inst.: 115995041 (ipc=83.6) sim_rate=92721 (inst/sec) elapsed = 0:0:20:51 / Thu Apr 12 20:03:23 2018
GPGPU-Sim uArch: cycles simulated: 1388500  inst.: 116069123 (ipc=83.6) sim_rate=92706 (inst/sec) elapsed = 0:0:20:52 / Thu Apr 12 20:03:24 2018
GPGPU-Sim PTX: 117500000 instructions simulated : ctaid=(8,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1390000  inst.: 116180807 (ipc=83.6) sim_rate=92722 (inst/sec) elapsed = 0:0:20:53 / Thu Apr 12 20:03:25 2018
GPGPU-Sim PTX: 117600000 instructions simulated : ctaid=(1,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1391000  inst.: 116258617 (ipc=83.6) sim_rate=92710 (inst/sec) elapsed = 0:0:20:54 / Thu Apr 12 20:03:26 2018
GPGPU-Sim PTX: 117700000 instructions simulated : ctaid=(6,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1392500  inst.: 116380888 (ipc=83.6) sim_rate=92733 (inst/sec) elapsed = 0:0:20:55 / Thu Apr 12 20:03:27 2018
GPGPU-Sim PTX: 117800000 instructions simulated : ctaid=(7,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1393500  inst.: 116463481 (ipc=83.6) sim_rate=92725 (inst/sec) elapsed = 0:0:20:56 / Thu Apr 12 20:03:28 2018
GPGPU-Sim PTX: 117900000 instructions simulated : ctaid=(7,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1395000  inst.: 116568946 (ipc=83.6) sim_rate=92735 (inst/sec) elapsed = 0:0:20:57 / Thu Apr 12 20:03:29 2018
GPGPU-Sim PTX: 118000000 instructions simulated : ctaid=(7,6,0) tid=(6,6,0)
GPGPU-Sim PTX: 118100000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1396500  inst.: 116678825 (ipc=83.6) sim_rate=92749 (inst/sec) elapsed = 0:0:20:58 / Thu Apr 12 20:03:30 2018
GPGPU-Sim uArch: cycles simulated: 1397500  inst.: 116751944 (ipc=83.5) sim_rate=92733 (inst/sec) elapsed = 0:0:20:59 / Thu Apr 12 20:03:31 2018
GPGPU-Sim PTX: 118200000 instructions simulated : ctaid=(1,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1399000  inst.: 116872242 (ipc=83.5) sim_rate=92755 (inst/sec) elapsed = 0:0:21:00 / Thu Apr 12 20:03:32 2018
GPGPU-Sim PTX: 118300000 instructions simulated : ctaid=(8,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1400000  inst.: 116954089 (ipc=83.5) sim_rate=92747 (inst/sec) elapsed = 0:0:21:01 / Thu Apr 12 20:03:33 2018
GPGPU-Sim PTX: 118400000 instructions simulated : ctaid=(8,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1401500  inst.: 117065227 (ipc=83.5) sim_rate=92761 (inst/sec) elapsed = 0:0:21:02 / Thu Apr 12 20:03:34 2018
GPGPU-Sim PTX: 118500000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim PTX: 118600000 instructions simulated : ctaid=(5,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1403000  inst.: 117185680 (ipc=83.5) sim_rate=92783 (inst/sec) elapsed = 0:0:21:03 / Thu Apr 12 20:03:35 2018
GPGPU-Sim PTX: 118700000 instructions simulated : ctaid=(5,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1404000  inst.: 117270094 (ipc=83.5) sim_rate=92776 (inst/sec) elapsed = 0:0:21:04 / Thu Apr 12 20:03:36 2018
GPGPU-Sim PTX: 118800000 instructions simulated : ctaid=(3,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1405500  inst.: 117385988 (ipc=83.5) sim_rate=92795 (inst/sec) elapsed = 0:0:21:05 / Thu Apr 12 20:03:37 2018
GPGPU-Sim PTX: 118900000 instructions simulated : ctaid=(3,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1406500  inst.: 117468428 (ipc=83.5) sim_rate=92787 (inst/sec) elapsed = 0:0:21:06 / Thu Apr 12 20:03:38 2018
GPGPU-Sim uArch: cycles simulated: 1407500  inst.: 117552144 (ipc=83.5) sim_rate=92779 (inst/sec) elapsed = 0:0:21:07 / Thu Apr 12 20:03:39 2018
GPGPU-Sim PTX: 119000000 instructions simulated : ctaid=(3,6,0) tid=(2,3,0)
GPGPU-Sim PTX: 119100000 instructions simulated : ctaid=(6,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1409000  inst.: 117667893 (ipc=83.5) sim_rate=92798 (inst/sec) elapsed = 0:0:21:08 / Thu Apr 12 20:03:40 2018
GPGPU-Sim PTX: 119200000 instructions simulated : ctaid=(4,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1410500  inst.: 117783716 (ipc=83.5) sim_rate=92816 (inst/sec) elapsed = 0:0:21:09 / Thu Apr 12 20:03:41 2018
GPGPU-Sim PTX: 119300000 instructions simulated : ctaid=(2,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1411500  inst.: 117862775 (ipc=83.5) sim_rate=92805 (inst/sec) elapsed = 0:0:21:10 / Thu Apr 12 20:03:42 2018
GPGPU-Sim PTX: 119400000 instructions simulated : ctaid=(4,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1413000  inst.: 117982228 (ipc=83.5) sim_rate=92826 (inst/sec) elapsed = 0:0:21:11 / Thu Apr 12 20:03:43 2018
GPGPU-Sim PTX: 119500000 instructions simulated : ctaid=(2,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1414000  inst.: 118063727 (ipc=83.5) sim_rate=92817 (inst/sec) elapsed = 0:0:21:12 / Thu Apr 12 20:03:44 2018
GPGPU-Sim PTX: 119600000 instructions simulated : ctaid=(0,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1415500  inst.: 118181871 (ipc=83.5) sim_rate=92837 (inst/sec) elapsed = 0:0:21:13 / Thu Apr 12 20:03:45 2018
GPGPU-Sim PTX: 119700000 instructions simulated : ctaid=(2,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1416500  inst.: 118265232 (ipc=83.5) sim_rate=92829 (inst/sec) elapsed = 0:0:21:14 / Thu Apr 12 20:03:46 2018
GPGPU-Sim PTX: 119800000 instructions simulated : ctaid=(6,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1418000  inst.: 118381901 (ipc=83.5) sim_rate=92848 (inst/sec) elapsed = 0:0:21:15 / Thu Apr 12 20:03:47 2018
GPGPU-Sim PTX: 119900000 instructions simulated : ctaid=(0,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1419500  inst.: 118510647 (ipc=83.5) sim_rate=92876 (inst/sec) elapsed = 0:0:21:16 / Thu Apr 12 20:03:48 2018
GPGPU-Sim PTX: 120000000 instructions simulated : ctaid=(7,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1420500  inst.: 118597554 (ipc=83.5) sim_rate=92872 (inst/sec) elapsed = 0:0:21:17 / Thu Apr 12 20:03:49 2018
GPGPU-Sim PTX: 120100000 instructions simulated : ctaid=(1,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1422000  inst.: 118712169 (ipc=83.5) sim_rate=92889 (inst/sec) elapsed = 0:0:21:18 / Thu Apr 12 20:03:50 2018
GPGPU-Sim PTX: 120200000 instructions simulated : ctaid=(1,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1423000  inst.: 118789075 (ipc=83.5) sim_rate=92876 (inst/sec) elapsed = 0:0:21:19 / Thu Apr 12 20:03:51 2018
GPGPU-Sim PTX: 120300000 instructions simulated : ctaid=(6,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1424500  inst.: 118899450 (ipc=83.5) sim_rate=92890 (inst/sec) elapsed = 0:0:21:20 / Thu Apr 12 20:03:52 2018
GPGPU-Sim PTX: 120400000 instructions simulated : ctaid=(8,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1425500  inst.: 118980455 (ipc=83.5) sim_rate=92880 (inst/sec) elapsed = 0:0:21:21 / Thu Apr 12 20:03:53 2018
GPGPU-Sim PTX: 120500000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1427000  inst.: 119108876 (ipc=83.5) sim_rate=92908 (inst/sec) elapsed = 0:0:21:22 / Thu Apr 12 20:03:54 2018
GPGPU-Sim PTX: 120600000 instructions simulated : ctaid=(7,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1428000  inst.: 119188468 (ipc=83.5) sim_rate=92898 (inst/sec) elapsed = 0:0:21:23 / Thu Apr 12 20:03:55 2018
GPGPU-Sim PTX: 120700000 instructions simulated : ctaid=(5,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1429500  inst.: 119304335 (ipc=83.5) sim_rate=92916 (inst/sec) elapsed = 0:0:21:24 / Thu Apr 12 20:03:56 2018
GPGPU-Sim PTX: 120800000 instructions simulated : ctaid=(0,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1430500  inst.: 119383018 (ipc=83.5) sim_rate=92905 (inst/sec) elapsed = 0:0:21:25 / Thu Apr 12 20:03:57 2018
GPGPU-Sim PTX: 120900000 instructions simulated : ctaid=(6,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1432000  inst.: 119500911 (ipc=83.5) sim_rate=92924 (inst/sec) elapsed = 0:0:21:26 / Thu Apr 12 20:03:58 2018
GPGPU-Sim PTX: 121000000 instructions simulated : ctaid=(7,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1433000  inst.: 119574043 (ipc=83.4) sim_rate=92909 (inst/sec) elapsed = 0:0:21:27 / Thu Apr 12 20:03:59 2018
GPGPU-Sim PTX: 121100000 instructions simulated : ctaid=(5,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1434000  inst.: 119657144 (ipc=83.4) sim_rate=92901 (inst/sec) elapsed = 0:0:21:28 / Thu Apr 12 20:04:00 2018
GPGPU-Sim PTX: 121200000 instructions simulated : ctaid=(6,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1435000  inst.: 119730671 (ipc=83.4) sim_rate=92886 (inst/sec) elapsed = 0:0:21:29 / Thu Apr 12 20:04:01 2018
GPGPU-Sim PTX: 121300000 instructions simulated : ctaid=(4,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1436500  inst.: 119845616 (ipc=83.4) sim_rate=92903 (inst/sec) elapsed = 0:0:21:30 / Thu Apr 12 20:04:02 2018
GPGPU-Sim PTX: 121400000 instructions simulated : ctaid=(5,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1437500  inst.: 119922036 (ipc=83.4) sim_rate=92890 (inst/sec) elapsed = 0:0:21:31 / Thu Apr 12 20:04:03 2018
GPGPU-Sim PTX: 121500000 instructions simulated : ctaid=(8,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1439000  inst.: 120037716 (ipc=83.4) sim_rate=92908 (inst/sec) elapsed = 0:0:21:32 / Thu Apr 12 20:04:04 2018
GPGPU-Sim PTX: 121600000 instructions simulated : ctaid=(2,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1440000  inst.: 120123811 (ipc=83.4) sim_rate=92903 (inst/sec) elapsed = 0:0:21:33 / Thu Apr 12 20:04:05 2018
GPGPU-Sim PTX: 121700000 instructions simulated : ctaid=(6,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1441000  inst.: 120205295 (ipc=83.4) sim_rate=92894 (inst/sec) elapsed = 0:0:21:34 / Thu Apr 12 20:04:06 2018
GPGPU-Sim PTX: 121800000 instructions simulated : ctaid=(5,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1442500  inst.: 120335916 (ipc=83.4) sim_rate=92923 (inst/sec) elapsed = 0:0:21:35 / Thu Apr 12 20:04:07 2018
GPGPU-Sim PTX: 121900000 instructions simulated : ctaid=(0,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1443500  inst.: 120413689 (ipc=83.4) sim_rate=92911 (inst/sec) elapsed = 0:0:21:36 / Thu Apr 12 20:04:08 2018
GPGPU-Sim uArch: cycles simulated: 1444500  inst.: 120489544 (ipc=83.4) sim_rate=92898 (inst/sec) elapsed = 0:0:21:37 / Thu Apr 12 20:04:09 2018
GPGPU-Sim PTX: 122000000 instructions simulated : ctaid=(7,0,0) tid=(5,3,0)
GPGPU-Sim PTX: 122100000 instructions simulated : ctaid=(6,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1446000  inst.: 120604266 (ipc=83.4) sim_rate=92915 (inst/sec) elapsed = 0:0:21:38 / Thu Apr 12 20:04:10 2018
GPGPU-Sim PTX: 122200000 instructions simulated : ctaid=(1,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1447000  inst.: 120688003 (ipc=83.4) sim_rate=92908 (inst/sec) elapsed = 0:0:21:39 / Thu Apr 12 20:04:11 2018
GPGPU-Sim uArch: cycles simulated: 1448000  inst.: 120769255 (ipc=83.4) sim_rate=92899 (inst/sec) elapsed = 0:0:21:40 / Thu Apr 12 20:04:12 2018
GPGPU-Sim PTX: 122300000 instructions simulated : ctaid=(3,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1449000  inst.: 120851637 (ipc=83.4) sim_rate=92891 (inst/sec) elapsed = 0:0:21:41 / Thu Apr 12 20:04:13 2018
GPGPU-Sim PTX: 122400000 instructions simulated : ctaid=(3,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1450000  inst.: 120940337 (ipc=83.4) sim_rate=92888 (inst/sec) elapsed = 0:0:21:42 / Thu Apr 12 20:04:14 2018
GPGPU-Sim PTX: 122500000 instructions simulated : ctaid=(5,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1451500  inst.: 121071441 (ipc=83.4) sim_rate=92917 (inst/sec) elapsed = 0:0:21:43 / Thu Apr 12 20:04:15 2018
GPGPU-Sim PTX: 122600000 instructions simulated : ctaid=(8,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1452500  inst.: 121159046 (ipc=83.4) sim_rate=92913 (inst/sec) elapsed = 0:0:21:44 / Thu Apr 12 20:04:16 2018
GPGPU-Sim PTX: 122700000 instructions simulated : ctaid=(0,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1453500  inst.: 121242671 (ipc=83.4) sim_rate=92906 (inst/sec) elapsed = 0:0:21:45 / Thu Apr 12 20:04:17 2018
GPGPU-Sim PTX: 122800000 instructions simulated : ctaid=(4,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1455000  inst.: 121361477 (ipc=83.4) sim_rate=92926 (inst/sec) elapsed = 0:0:21:46 / Thu Apr 12 20:04:18 2018
GPGPU-Sim PTX: 122900000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1456000  inst.: 121428814 (ipc=83.4) sim_rate=92906 (inst/sec) elapsed = 0:0:21:47 / Thu Apr 12 20:04:19 2018
GPGPU-Sim PTX: 123000000 instructions simulated : ctaid=(8,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1457500  inst.: 121548334 (ipc=83.4) sim_rate=92926 (inst/sec) elapsed = 0:0:21:48 / Thu Apr 12 20:04:20 2018
GPGPU-Sim PTX: 123100000 instructions simulated : ctaid=(7,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1458500  inst.: 121613478 (ipc=83.4) sim_rate=92905 (inst/sec) elapsed = 0:0:21:49 / Thu Apr 12 20:04:21 2018
GPGPU-Sim PTX: 123200000 instructions simulated : ctaid=(8,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1460000  inst.: 121738278 (ipc=83.4) sim_rate=92929 (inst/sec) elapsed = 0:0:21:50 / Thu Apr 12 20:04:22 2018
GPGPU-Sim PTX: 123300000 instructions simulated : ctaid=(2,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1461000  inst.: 121819574 (ipc=83.4) sim_rate=92921 (inst/sec) elapsed = 0:0:21:51 / Thu Apr 12 20:04:23 2018
GPGPU-Sim PTX: 123400000 instructions simulated : ctaid=(5,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1462500  inst.: 121940442 (ipc=83.4) sim_rate=92942 (inst/sec) elapsed = 0:0:21:52 / Thu Apr 12 20:04:24 2018
GPGPU-Sim PTX: 123500000 instructions simulated : ctaid=(8,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 123600000 instructions simulated : ctaid=(3,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1464000  inst.: 122056667 (ipc=83.4) sim_rate=92960 (inst/sec) elapsed = 0:0:21:53 / Thu Apr 12 20:04:25 2018
GPGPU-Sim uArch: cycles simulated: 1465000  inst.: 122137272 (ipc=83.4) sim_rate=92950 (inst/sec) elapsed = 0:0:21:54 / Thu Apr 12 20:04:26 2018
GPGPU-Sim PTX: 123700000 instructions simulated : ctaid=(7,4,0) tid=(2,6,0)
GPGPU-Sim PTX: 123800000 instructions simulated : ctaid=(0,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1466500  inst.: 122256061 (ipc=83.4) sim_rate=92970 (inst/sec) elapsed = 0:0:21:55 / Thu Apr 12 20:04:27 2018
GPGPU-Sim uArch: cycles simulated: 1467500  inst.: 122328961 (ipc=83.4) sim_rate=92955 (inst/sec) elapsed = 0:0:21:56 / Thu Apr 12 20:04:28 2018
GPGPU-Sim PTX: 123900000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 124000000 instructions simulated : ctaid=(3,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1469000  inst.: 122462104 (ipc=83.4) sim_rate=92985 (inst/sec) elapsed = 0:0:21:57 / Thu Apr 12 20:04:29 2018
GPGPU-Sim PTX: 124100000 instructions simulated : ctaid=(3,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1470000  inst.: 122547248 (ipc=83.4) sim_rate=92979 (inst/sec) elapsed = 0:0:21:58 / Thu Apr 12 20:04:30 2018
GPGPU-Sim uArch: cycles simulated: 1471000  inst.: 122628552 (ipc=83.4) sim_rate=92970 (inst/sec) elapsed = 0:0:21:59 / Thu Apr 12 20:04:31 2018
GPGPU-Sim PTX: 124200000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 124300000 instructions simulated : ctaid=(3,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1472500  inst.: 122743797 (ipc=83.4) sim_rate=92987 (inst/sec) elapsed = 0:0:22:00 / Thu Apr 12 20:04:32 2018
GPGPU-Sim uArch: cycles simulated: 1473500  inst.: 122828571 (ipc=83.4) sim_rate=92981 (inst/sec) elapsed = 0:0:22:01 / Thu Apr 12 20:04:33 2018
GPGPU-Sim PTX: 124400000 instructions simulated : ctaid=(3,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1474500  inst.: 122917161 (ipc=83.4) sim_rate=92978 (inst/sec) elapsed = 0:0:22:02 / Thu Apr 12 20:04:34 2018
GPGPU-Sim PTX: 124500000 instructions simulated : ctaid=(5,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1476000  inst.: 123027135 (ipc=83.4) sim_rate=92991 (inst/sec) elapsed = 0:0:22:03 / Thu Apr 12 20:04:35 2018
GPGPU-Sim PTX: 124600000 instructions simulated : ctaid=(2,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1477000  inst.: 123108961 (ipc=83.4) sim_rate=92982 (inst/sec) elapsed = 0:0:22:04 / Thu Apr 12 20:04:36 2018
GPGPU-Sim PTX: 124700000 instructions simulated : ctaid=(2,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1478000  inst.: 123180221 (ipc=83.3) sim_rate=92966 (inst/sec) elapsed = 0:0:22:05 / Thu Apr 12 20:04:37 2018
GPGPU-Sim PTX: 124800000 instructions simulated : ctaid=(0,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1479000  inst.: 123264497 (ipc=83.3) sim_rate=92959 (inst/sec) elapsed = 0:0:22:06 / Thu Apr 12 20:04:38 2018
GPGPU-Sim PTX: 124900000 instructions simulated : ctaid=(4,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1480000  inst.: 123338186 (ipc=83.3) sim_rate=92945 (inst/sec) elapsed = 0:0:22:07 / Thu Apr 12 20:04:39 2018
GPGPU-Sim PTX: 125000000 instructions simulated : ctaid=(0,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1481500  inst.: 123459593 (ipc=83.3) sim_rate=92966 (inst/sec) elapsed = 0:0:22:08 / Thu Apr 12 20:04:40 2018
GPGPU-Sim PTX: 125100000 instructions simulated : ctaid=(7,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1482500  inst.: 123547539 (ipc=83.3) sim_rate=92962 (inst/sec) elapsed = 0:0:22:09 / Thu Apr 12 20:04:41 2018
GPGPU-Sim PTX: 125200000 instructions simulated : ctaid=(2,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1483500  inst.: 123637847 (ipc=83.3) sim_rate=92960 (inst/sec) elapsed = 0:0:22:10 / Thu Apr 12 20:04:42 2018
GPGPU-Sim PTX: 125300000 instructions simulated : ctaid=(4,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1484500  inst.: 123722892 (ipc=83.3) sim_rate=92954 (inst/sec) elapsed = 0:0:22:11 / Thu Apr 12 20:04:43 2018
GPGPU-Sim PTX: 125400000 instructions simulated : ctaid=(4,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1486000  inst.: 123851161 (ipc=83.3) sim_rate=92981 (inst/sec) elapsed = 0:0:22:12 / Thu Apr 12 20:04:44 2018
GPGPU-Sim PTX: 125500000 instructions simulated : ctaid=(2,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1487000  inst.: 123933702 (ipc=83.3) sim_rate=92973 (inst/sec) elapsed = 0:0:22:13 / Thu Apr 12 20:04:45 2018
GPGPU-Sim PTX: 125600000 instructions simulated : ctaid=(5,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1488000  inst.: 124016285 (ipc=83.3) sim_rate=92965 (inst/sec) elapsed = 0:0:22:14 / Thu Apr 12 20:04:46 2018
GPGPU-Sim PTX: 125700000 instructions simulated : ctaid=(0,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1489000  inst.: 124112568 (ipc=83.4) sim_rate=92968 (inst/sec) elapsed = 0:0:22:15 / Thu Apr 12 20:04:47 2018
GPGPU-Sim PTX: 125800000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1490500  inst.: 124225979 (ipc=83.3) sim_rate=92983 (inst/sec) elapsed = 0:0:22:16 / Thu Apr 12 20:04:48 2018
GPGPU-Sim PTX: 125900000 instructions simulated : ctaid=(8,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1491500  inst.: 124314940 (ipc=83.3) sim_rate=92980 (inst/sec) elapsed = 0:0:22:17 / Thu Apr 12 20:04:49 2018
GPGPU-Sim PTX: 126000000 instructions simulated : ctaid=(4,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1492500  inst.: 124400214 (ipc=83.4) sim_rate=92974 (inst/sec) elapsed = 0:0:22:18 / Thu Apr 12 20:04:50 2018
GPGPU-Sim uArch: cycles simulated: 1493500  inst.: 124481037 (ipc=83.3) sim_rate=92965 (inst/sec) elapsed = 0:0:22:19 / Thu Apr 12 20:04:51 2018
GPGPU-Sim PTX: 126100000 instructions simulated : ctaid=(0,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1494500  inst.: 124558281 (ipc=83.3) sim_rate=92953 (inst/sec) elapsed = 0:0:22:20 / Thu Apr 12 20:04:52 2018
GPGPU-Sim PTX: 126200000 instructions simulated : ctaid=(4,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1495500  inst.: 124640464 (ipc=83.3) sim_rate=92945 (inst/sec) elapsed = 0:0:22:21 / Thu Apr 12 20:04:53 2018
GPGPU-Sim PTX: 126300000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1497000  inst.: 124762761 (ipc=83.3) sim_rate=92967 (inst/sec) elapsed = 0:0:22:22 / Thu Apr 12 20:04:54 2018
GPGPU-Sim PTX: 126400000 instructions simulated : ctaid=(7,5,0) tid=(2,6,0)
GPGPU-Sim PTX: 126500000 instructions simulated : ctaid=(2,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1498500  inst.: 124894604 (ipc=83.3) sim_rate=92996 (inst/sec) elapsed = 0:0:22:23 / Thu Apr 12 20:04:55 2018
GPGPU-Sim uArch: cycles simulated: 1499500  inst.: 124980547 (ipc=83.3) sim_rate=92991 (inst/sec) elapsed = 0:0:22:24 / Thu Apr 12 20:04:56 2018
GPGPU-Sim PTX: 126600000 instructions simulated : ctaid=(3,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1500500  inst.: 125061140 (ipc=83.3) sim_rate=92982 (inst/sec) elapsed = 0:0:22:25 / Thu Apr 12 20:04:57 2018
GPGPU-Sim PTX: 126700000 instructions simulated : ctaid=(0,2,0) tid=(6,7,0)
GPGPU-Sim PTX: 126800000 instructions simulated : ctaid=(1,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1502000  inst.: 125187219 (ipc=83.3) sim_rate=93006 (inst/sec) elapsed = 0:0:22:26 / Thu Apr 12 20:04:58 2018
GPGPU-Sim PTX: 126900000 instructions simulated : ctaid=(7,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1503000  inst.: 125280321 (ipc=83.4) sim_rate=93006 (inst/sec) elapsed = 0:0:22:27 / Thu Apr 12 20:04:59 2018
GPGPU-Sim uArch: cycles simulated: 1504000  inst.: 125359637 (ipc=83.4) sim_rate=92996 (inst/sec) elapsed = 0:0:22:28 / Thu Apr 12 20:05:00 2018
GPGPU-Sim PTX: 127000000 instructions simulated : ctaid=(3,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1505500  inst.: 125468111 (ipc=83.3) sim_rate=93008 (inst/sec) elapsed = 0:0:22:29 / Thu Apr 12 20:05:01 2018
GPGPU-Sim PTX: 127100000 instructions simulated : ctaid=(4,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1506500  inst.: 125548958 (ipc=83.3) sim_rate=92999 (inst/sec) elapsed = 0:0:22:30 / Thu Apr 12 20:05:02 2018
GPGPU-Sim PTX: 127200000 instructions simulated : ctaid=(4,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1507500  inst.: 125631158 (ipc=83.3) sim_rate=92991 (inst/sec) elapsed = 0:0:22:31 / Thu Apr 12 20:05:03 2018
GPGPU-Sim PTX: 127300000 instructions simulated : ctaid=(5,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1508500  inst.: 125716902 (ipc=83.3) sim_rate=92985 (inst/sec) elapsed = 0:0:22:32 / Thu Apr 12 20:05:04 2018
GPGPU-Sim PTX: 127400000 instructions simulated : ctaid=(3,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1510000  inst.: 125841212 (ipc=83.3) sim_rate=93009 (inst/sec) elapsed = 0:0:22:33 / Thu Apr 12 20:05:05 2018
GPGPU-Sim PTX: 127500000 instructions simulated : ctaid=(1,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1511000  inst.: 125926292 (ipc=83.3) sim_rate=93003 (inst/sec) elapsed = 0:0:22:34 / Thu Apr 12 20:05:06 2018
GPGPU-Sim PTX: 127600000 instructions simulated : ctaid=(2,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1512000  inst.: 126004768 (ipc=83.3) sim_rate=92992 (inst/sec) elapsed = 0:0:22:35 / Thu Apr 12 20:05:07 2018
GPGPU-Sim PTX: 127700000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1513000  inst.: 126074720 (ipc=83.3) sim_rate=92975 (inst/sec) elapsed = 0:0:22:36 / Thu Apr 12 20:05:08 2018
GPGPU-Sim PTX: 127800000 instructions simulated : ctaid=(0,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1514000  inst.: 126163005 (ipc=83.3) sim_rate=92972 (inst/sec) elapsed = 0:0:22:37 / Thu Apr 12 20:05:09 2018
GPGPU-Sim PTX: 127900000 instructions simulated : ctaid=(8,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1515500  inst.: 126289773 (ipc=83.3) sim_rate=92996 (inst/sec) elapsed = 0:0:22:38 / Thu Apr 12 20:05:10 2018
GPGPU-Sim PTX: 128000000 instructions simulated : ctaid=(3,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1516500  inst.: 126372946 (ipc=83.3) sim_rate=92989 (inst/sec) elapsed = 0:0:22:39 / Thu Apr 12 20:05:11 2018
GPGPU-Sim PTX: 128100000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1517500  inst.: 126464822 (ipc=83.3) sim_rate=92988 (inst/sec) elapsed = 0:0:22:40 / Thu Apr 12 20:05:12 2018
GPGPU-Sim uArch: cycles simulated: 1518500  inst.: 126533183 (ipc=83.3) sim_rate=92970 (inst/sec) elapsed = 0:0:22:41 / Thu Apr 12 20:05:13 2018
GPGPU-Sim PTX: 128200000 instructions simulated : ctaid=(8,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1520000  inst.: 126643387 (ipc=83.3) sim_rate=92983 (inst/sec) elapsed = 0:0:22:42 / Thu Apr 12 20:05:14 2018
GPGPU-Sim PTX: 128300000 instructions simulated : ctaid=(5,2,0) tid=(2,0,0)
GPGPU-Sim PTX: 128400000 instructions simulated : ctaid=(6,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1521500  inst.: 126760893 (ipc=83.3) sim_rate=93001 (inst/sec) elapsed = 0:0:22:43 / Thu Apr 12 20:05:15 2018
GPGPU-Sim PTX: 128500000 instructions simulated : ctaid=(8,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1523000  inst.: 126888831 (ipc=83.3) sim_rate=93027 (inst/sec) elapsed = 0:0:22:44 / Thu Apr 12 20:05:16 2018
GPGPU-Sim PTX: 128600000 instructions simulated : ctaid=(4,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1524000  inst.: 126969017 (ipc=83.3) sim_rate=93017 (inst/sec) elapsed = 0:0:22:45 / Thu Apr 12 20:05:17 2018
GPGPU-Sim PTX: 128700000 instructions simulated : ctaid=(1,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1525500  inst.: 127091611 (ipc=83.3) sim_rate=93039 (inst/sec) elapsed = 0:0:22:46 / Thu Apr 12 20:05:18 2018
GPGPU-Sim PTX: 128800000 instructions simulated : ctaid=(4,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1526500  inst.: 127176507 (ipc=83.3) sim_rate=93033 (inst/sec) elapsed = 0:0:22:47 / Thu Apr 12 20:05:19 2018
GPGPU-Sim PTX: 128900000 instructions simulated : ctaid=(6,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1528000  inst.: 127299652 (ipc=83.3) sim_rate=93055 (inst/sec) elapsed = 0:0:22:48 / Thu Apr 12 20:05:20 2018
GPGPU-Sim PTX: 129000000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1529500  inst.: 127424608 (ipc=83.3) sim_rate=93078 (inst/sec) elapsed = 0:0:22:49 / Thu Apr 12 20:05:21 2018
GPGPU-Sim PTX: 129100000 instructions simulated : ctaid=(4,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1530500  inst.: 127519617 (ipc=83.3) sim_rate=93080 (inst/sec) elapsed = 0:0:22:50 / Thu Apr 12 20:05:22 2018
GPGPU-Sim PTX: 129200000 instructions simulated : ctaid=(0,3,0) tid=(0,3,0)
GPGPU-Sim PTX: 129300000 instructions simulated : ctaid=(3,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1532000  inst.: 127660723 (ipc=83.3) sim_rate=93115 (inst/sec) elapsed = 0:0:22:51 / Thu Apr 12 20:05:23 2018
GPGPU-Sim PTX: 129400000 instructions simulated : ctaid=(0,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1533000  inst.: 127740066 (ipc=83.3) sim_rate=93105 (inst/sec) elapsed = 0:0:22:52 / Thu Apr 12 20:05:24 2018
GPGPU-Sim PTX: 129500000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1534500  inst.: 127855635 (ipc=83.3) sim_rate=93121 (inst/sec) elapsed = 0:0:22:53 / Thu Apr 12 20:05:25 2018
GPGPU-Sim PTX: 129600000 instructions simulated : ctaid=(6,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1536000  inst.: 127984852 (ipc=83.3) sim_rate=93147 (inst/sec) elapsed = 0:0:22:54 / Thu Apr 12 20:05:26 2018
GPGPU-Sim PTX: 129700000 instructions simulated : ctaid=(1,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1537000  inst.: 128058396 (ipc=83.3) sim_rate=93133 (inst/sec) elapsed = 0:0:22:55 / Thu Apr 12 20:05:27 2018
GPGPU-Sim PTX: 129800000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1538500  inst.: 128181853 (ipc=83.3) sim_rate=93155 (inst/sec) elapsed = 0:0:22:56 / Thu Apr 12 20:05:28 2018
GPGPU-Sim PTX: 129900000 instructions simulated : ctaid=(7,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1539500  inst.: 128273772 (ipc=83.3) sim_rate=93154 (inst/sec) elapsed = 0:0:22:57 / Thu Apr 12 20:05:29 2018
GPGPU-Sim PTX: 130000000 instructions simulated : ctaid=(6,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1540500  inst.: 128363756 (ipc=83.3) sim_rate=93152 (inst/sec) elapsed = 0:0:22:58 / Thu Apr 12 20:05:30 2018
GPGPU-Sim PTX: 130100000 instructions simulated : ctaid=(1,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1541500  inst.: 128454665 (ipc=83.3) sim_rate=93150 (inst/sec) elapsed = 0:0:22:59 / Thu Apr 12 20:05:31 2018
GPGPU-Sim PTX: 130200000 instructions simulated : ctaid=(3,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1543000  inst.: 128583401 (ipc=83.3) sim_rate=93176 (inst/sec) elapsed = 0:0:23:00 / Thu Apr 12 20:05:32 2018
GPGPU-Sim PTX: 130300000 instructions simulated : ctaid=(3,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1544000  inst.: 128663801 (ipc=83.3) sim_rate=93167 (inst/sec) elapsed = 0:0:23:01 / Thu Apr 12 20:05:33 2018
GPGPU-Sim PTX: 130400000 instructions simulated : ctaid=(3,1,0) tid=(7,0,0)
GPGPU-Sim PTX: 130500000 instructions simulated : ctaid=(2,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1545500  inst.: 128798183 (ipc=83.3) sim_rate=93196 (inst/sec) elapsed = 0:0:23:02 / Thu Apr 12 20:05:34 2018
GPGPU-Sim uArch: cycles simulated: 1546500  inst.: 128878049 (ipc=83.3) sim_rate=93187 (inst/sec) elapsed = 0:0:23:03 / Thu Apr 12 20:05:35 2018
GPGPU-Sim PTX: 130600000 instructions simulated : ctaid=(0,5,0) tid=(2,6,0)
GPGPU-Sim PTX: 130700000 instructions simulated : ctaid=(8,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1548000  inst.: 129003330 (ipc=83.3) sim_rate=93210 (inst/sec) elapsed = 0:0:23:04 / Thu Apr 12 20:05:36 2018
GPGPU-Sim uArch: cycles simulated: 1549000  inst.: 129085396 (ipc=83.3) sim_rate=93202 (inst/sec) elapsed = 0:0:23:05 / Thu Apr 12 20:05:37 2018
GPGPU-Sim PTX: 130800000 instructions simulated : ctaid=(7,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 130900000 instructions simulated : ctaid=(3,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1550500  inst.: 129208673 (ipc=83.3) sim_rate=93224 (inst/sec) elapsed = 0:0:23:06 / Thu Apr 12 20:05:38 2018
GPGPU-Sim PTX: 131000000 instructions simulated : ctaid=(4,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1551500  inst.: 129303401 (ipc=83.3) sim_rate=93225 (inst/sec) elapsed = 0:0:23:07 / Thu Apr 12 20:05:39 2018
GPGPU-Sim PTX: 131100000 instructions simulated : ctaid=(7,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1552500  inst.: 129384147 (ipc=83.3) sim_rate=93216 (inst/sec) elapsed = 0:0:23:08 / Thu Apr 12 20:05:40 2018
GPGPU-Sim PTX: 131200000 instructions simulated : ctaid=(7,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1554000  inst.: 129505409 (ipc=83.3) sim_rate=93236 (inst/sec) elapsed = 0:0:23:09 / Thu Apr 12 20:05:41 2018
GPGPU-Sim PTX: 131300000 instructions simulated : ctaid=(1,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1555000  inst.: 129604715 (ipc=83.3) sim_rate=93240 (inst/sec) elapsed = 0:0:23:10 / Thu Apr 12 20:05:42 2018
GPGPU-Sim PTX: 131400000 instructions simulated : ctaid=(5,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1556500  inst.: 129734911 (ipc=83.4) sim_rate=93267 (inst/sec) elapsed = 0:0:23:11 / Thu Apr 12 20:05:43 2018
GPGPU-Sim PTX: 131500000 instructions simulated : ctaid=(8,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1557500  inst.: 129823384 (ipc=83.4) sim_rate=93263 (inst/sec) elapsed = 0:0:23:12 / Thu Apr 12 20:05:44 2018
GPGPU-Sim PTX: 131600000 instructions simulated : ctaid=(0,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1559000  inst.: 129963651 (ipc=83.4) sim_rate=93297 (inst/sec) elapsed = 0:0:23:13 / Thu Apr 12 20:05:45 2018
GPGPU-Sim PTX: 131700000 instructions simulated : ctaid=(5,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1560000  inst.: 130049546 (ipc=83.4) sim_rate=93292 (inst/sec) elapsed = 0:0:23:14 / Thu Apr 12 20:05:46 2018
GPGPU-Sim PTX: 131800000 instructions simulated : ctaid=(4,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 131900000 instructions simulated : ctaid=(3,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1561500  inst.: 130169474 (ipc=83.4) sim_rate=93311 (inst/sec) elapsed = 0:0:23:15 / Thu Apr 12 20:05:47 2018
GPGPU-Sim PTX: 132000000 instructions simulated : ctaid=(1,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1562500  inst.: 130261853 (ipc=83.4) sim_rate=93310 (inst/sec) elapsed = 0:0:23:16 / Thu Apr 12 20:05:48 2018
GPGPU-Sim PTX: 132100000 instructions simulated : ctaid=(1,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1564000  inst.: 130390985 (ipc=83.4) sim_rate=93336 (inst/sec) elapsed = 0:0:23:17 / Thu Apr 12 20:05:49 2018
GPGPU-Sim PTX: 132200000 instructions simulated : ctaid=(7,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1565000  inst.: 130481612 (ipc=83.4) sim_rate=93334 (inst/sec) elapsed = 0:0:23:18 / Thu Apr 12 20:05:50 2018
GPGPU-Sim PTX: 132300000 instructions simulated : ctaid=(2,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1566000  inst.: 130584205 (ipc=83.4) sim_rate=93341 (inst/sec) elapsed = 0:0:23:19 / Thu Apr 12 20:05:51 2018
GPGPU-Sim PTX: 132400000 instructions simulated : ctaid=(4,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1567500  inst.: 130713214 (ipc=83.4) sim_rate=93366 (inst/sec) elapsed = 0:0:23:20 / Thu Apr 12 20:05:52 2018
GPGPU-Sim PTX: 132500000 instructions simulated : ctaid=(6,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1569000  inst.: 130844733 (ipc=83.4) sim_rate=93393 (inst/sec) elapsed = 0:0:23:21 / Thu Apr 12 20:05:53 2018
GPGPU-Sim PTX: 132600000 instructions simulated : ctaid=(1,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1570000  inst.: 130929538 (ipc=83.4) sim_rate=93387 (inst/sec) elapsed = 0:0:23:22 / Thu Apr 12 20:05:54 2018
GPGPU-Sim PTX: 132700000 instructions simulated : ctaid=(6,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1571000  inst.: 131015752 (ipc=83.4) sim_rate=93382 (inst/sec) elapsed = 0:0:23:23 / Thu Apr 12 20:05:55 2018
GPGPU-Sim PTX: 132800000 instructions simulated : ctaid=(0,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1572500  inst.: 131136457 (ipc=83.4) sim_rate=93402 (inst/sec) elapsed = 0:0:23:24 / Thu Apr 12 20:05:56 2018
GPGPU-Sim PTX: 132900000 instructions simulated : ctaid=(6,2,0) tid=(1,2,0)
GPGPU-Sim PTX: 133000000 instructions simulated : ctaid=(4,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1573500  inst.: 131244199 (ipc=83.4) sim_rate=93412 (inst/sec) elapsed = 0:0:23:25 / Thu Apr 12 20:05:57 2018
GPGPU-Sim PTX: 133100000 instructions simulated : ctaid=(1,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1574500  inst.: 131337203 (ipc=83.4) sim_rate=93411 (inst/sec) elapsed = 0:0:23:26 / Thu Apr 12 20:05:58 2018
GPGPU-Sim PTX: 133200000 instructions simulated : ctaid=(8,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1575500  inst.: 131435019 (ipc=83.4) sim_rate=93415 (inst/sec) elapsed = 0:0:23:27 / Thu Apr 12 20:05:59 2018
GPGPU-Sim PTX: 133300000 instructions simulated : ctaid=(1,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1577000  inst.: 131546351 (ipc=83.4) sim_rate=93427 (inst/sec) elapsed = 0:0:23:28 / Thu Apr 12 20:06:00 2018
GPGPU-Sim PTX: 133400000 instructions simulated : ctaid=(7,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1578500  inst.: 131662596 (ipc=83.4) sim_rate=93444 (inst/sec) elapsed = 0:0:23:29 / Thu Apr 12 20:06:01 2018
GPGPU-Sim PTX: 133500000 instructions simulated : ctaid=(8,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1579500  inst.: 131742405 (ipc=83.4) sim_rate=93434 (inst/sec) elapsed = 0:0:23:30 / Thu Apr 12 20:06:02 2018
GPGPU-Sim PTX: 133600000 instructions simulated : ctaid=(8,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1580500  inst.: 131841357 (ipc=83.4) sim_rate=93438 (inst/sec) elapsed = 0:0:23:31 / Thu Apr 12 20:06:03 2018
GPGPU-Sim PTX: 133700000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1581500  inst.: 131927255 (ipc=83.4) sim_rate=93432 (inst/sec) elapsed = 0:0:23:32 / Thu Apr 12 20:06:04 2018
GPGPU-Sim uArch: cycles simulated: 1582500  inst.: 132010552 (ipc=83.4) sim_rate=93425 (inst/sec) elapsed = 0:0:23:33 / Thu Apr 12 20:06:05 2018
GPGPU-Sim PTX: 133800000 instructions simulated : ctaid=(5,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1583500  inst.: 132094785 (ipc=83.4) sim_rate=93419 (inst/sec) elapsed = 0:0:23:34 / Thu Apr 12 20:06:06 2018
GPGPU-Sim PTX: 133900000 instructions simulated : ctaid=(4,6,0) tid=(2,2,0)
GPGPU-Sim PTX: 134000000 instructions simulated : ctaid=(7,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1585000  inst.: 132227919 (ipc=83.4) sim_rate=93447 (inst/sec) elapsed = 0:0:23:35 / Thu Apr 12 20:06:07 2018
GPGPU-Sim uArch: cycles simulated: 1586000  inst.: 132304088 (ipc=83.4) sim_rate=93435 (inst/sec) elapsed = 0:0:23:36 / Thu Apr 12 20:06:08 2018
GPGPU-Sim PTX: 134100000 instructions simulated : ctaid=(6,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1587000  inst.: 132384666 (ipc=83.4) sim_rate=93426 (inst/sec) elapsed = 0:0:23:37 / Thu Apr 12 20:06:09 2018
GPGPU-Sim PTX: 134200000 instructions simulated : ctaid=(3,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1588000  inst.: 132473110 (ipc=83.4) sim_rate=93422 (inst/sec) elapsed = 0:0:23:38 / Thu Apr 12 20:06:10 2018
GPGPU-Sim PTX: 134300000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1589000  inst.: 132560686 (ipc=83.4) sim_rate=93418 (inst/sec) elapsed = 0:0:23:39 / Thu Apr 12 20:06:11 2018
GPGPU-Sim PTX: 134400000 instructions simulated : ctaid=(5,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1590500  inst.: 132684421 (ipc=83.4) sim_rate=93439 (inst/sec) elapsed = 0:0:23:40 / Thu Apr 12 20:06:12 2018
GPGPU-Sim PTX: 134500000 instructions simulated : ctaid=(6,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1591500  inst.: 132763182 (ipc=83.4) sim_rate=93429 (inst/sec) elapsed = 0:0:23:41 / Thu Apr 12 20:06:13 2018
GPGPU-Sim PTX: 134600000 instructions simulated : ctaid=(8,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1592500  inst.: 132860003 (ipc=83.4) sim_rate=93431 (inst/sec) elapsed = 0:0:23:42 / Thu Apr 12 20:06:14 2018
GPGPU-Sim PTX: 134700000 instructions simulated : ctaid=(4,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1594000  inst.: 132993363 (ipc=83.4) sim_rate=93459 (inst/sec) elapsed = 0:0:23:43 / Thu Apr 12 20:06:15 2018
GPGPU-Sim PTX: 134800000 instructions simulated : ctaid=(2,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1595000  inst.: 133076428 (ipc=83.4) sim_rate=93452 (inst/sec) elapsed = 0:0:23:44 / Thu Apr 12 20:06:16 2018
GPGPU-Sim PTX: 134900000 instructions simulated : ctaid=(1,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1596000  inst.: 133156241 (ipc=83.4) sim_rate=93442 (inst/sec) elapsed = 0:0:23:45 / Thu Apr 12 20:06:17 2018
GPGPU-Sim PTX: 135000000 instructions simulated : ctaid=(2,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1597000  inst.: 133243629 (ipc=83.4) sim_rate=93438 (inst/sec) elapsed = 0:0:23:46 / Thu Apr 12 20:06:18 2018
GPGPU-Sim PTX: 135100000 instructions simulated : ctaid=(8,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1598000  inst.: 133336393 (ipc=83.4) sim_rate=93438 (inst/sec) elapsed = 0:0:23:47 / Thu Apr 12 20:06:19 2018
GPGPU-Sim PTX: 135200000 instructions simulated : ctaid=(4,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1599000  inst.: 133428362 (ipc=83.4) sim_rate=93437 (inst/sec) elapsed = 0:0:23:48 / Thu Apr 12 20:06:20 2018
GPGPU-Sim PTX: 135300000 instructions simulated : ctaid=(5,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1600000  inst.: 133511417 (ipc=83.4) sim_rate=93429 (inst/sec) elapsed = 0:0:23:49 / Thu Apr 12 20:06:21 2018
GPGPU-Sim PTX: 135400000 instructions simulated : ctaid=(1,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1601500  inst.: 133643320 (ipc=83.4) sim_rate=93456 (inst/sec) elapsed = 0:0:23:50 / Thu Apr 12 20:06:22 2018
GPGPU-Sim PTX: 135500000 instructions simulated : ctaid=(7,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1602500  inst.: 133728706 (ipc=83.5) sim_rate=93451 (inst/sec) elapsed = 0:0:23:51 / Thu Apr 12 20:06:23 2018
GPGPU-Sim PTX: 135600000 instructions simulated : ctaid=(5,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1603500  inst.: 133813177 (ipc=83.5) sim_rate=93444 (inst/sec) elapsed = 0:0:23:52 / Thu Apr 12 20:06:24 2018
GPGPU-Sim PTX: 135700000 instructions simulated : ctaid=(0,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1605000  inst.: 133932929 (ipc=83.4) sim_rate=93463 (inst/sec) elapsed = 0:0:23:53 / Thu Apr 12 20:06:25 2018
GPGPU-Sim PTX: 135800000 instructions simulated : ctaid=(3,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1606000  inst.: 134016520 (ipc=83.4) sim_rate=93456 (inst/sec) elapsed = 0:0:23:54 / Thu Apr 12 20:06:26 2018
GPGPU-Sim PTX: 135900000 instructions simulated : ctaid=(6,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1607000  inst.: 134099863 (ipc=83.4) sim_rate=93449 (inst/sec) elapsed = 0:0:23:55 / Thu Apr 12 20:06:27 2018
GPGPU-Sim PTX: 136000000 instructions simulated : ctaid=(1,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1608000  inst.: 134184061 (ipc=83.4) sim_rate=93442 (inst/sec) elapsed = 0:0:23:56 / Thu Apr 12 20:06:28 2018
GPGPU-Sim PTX: 136100000 instructions simulated : ctaid=(2,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1609500  inst.: 134304043 (ipc=83.4) sim_rate=93461 (inst/sec) elapsed = 0:0:23:57 / Thu Apr 12 20:06:29 2018
GPGPU-Sim PTX: 136200000 instructions simulated : ctaid=(8,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1610500  inst.: 134392684 (ipc=83.4) sim_rate=93458 (inst/sec) elapsed = 0:0:23:58 / Thu Apr 12 20:06:30 2018
GPGPU-Sim PTX: 136300000 instructions simulated : ctaid=(8,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1611500  inst.: 134490299 (ipc=83.5) sim_rate=93460 (inst/sec) elapsed = 0:0:23:59 / Thu Apr 12 20:06:31 2018
GPGPU-Sim PTX: 136400000 instructions simulated : ctaid=(7,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1613000  inst.: 134615578 (ipc=83.5) sim_rate=93483 (inst/sec) elapsed = 0:0:24:00 / Thu Apr 12 20:06:32 2018
GPGPU-Sim PTX: 136500000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1614000  inst.: 134701644 (ipc=83.5) sim_rate=93477 (inst/sec) elapsed = 0:0:24:01 / Thu Apr 12 20:06:33 2018
GPGPU-Sim PTX: 136600000 instructions simulated : ctaid=(1,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1615000  inst.: 134794906 (ipc=83.5) sim_rate=93477 (inst/sec) elapsed = 0:0:24:02 / Thu Apr 12 20:06:34 2018
GPGPU-Sim PTX: 136700000 instructions simulated : ctaid=(8,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1616500  inst.: 134922397 (ipc=83.5) sim_rate=93501 (inst/sec) elapsed = 0:0:24:03 / Thu Apr 12 20:06:35 2018
GPGPU-Sim PTX: 136800000 instructions simulated : ctaid=(6,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1617500  inst.: 135005030 (ipc=83.5) sim_rate=93493 (inst/sec) elapsed = 0:0:24:04 / Thu Apr 12 20:06:36 2018
GPGPU-Sim PTX: 136900000 instructions simulated : ctaid=(7,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1618500  inst.: 135068372 (ipc=83.5) sim_rate=93472 (inst/sec) elapsed = 0:0:24:05 / Thu Apr 12 20:06:37 2018
GPGPU-Sim PTX: 137000000 instructions simulated : ctaid=(6,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1619500  inst.: 135153807 (ipc=83.5) sim_rate=93467 (inst/sec) elapsed = 0:0:24:06 / Thu Apr 12 20:06:38 2018
GPGPU-Sim PTX: 137100000 instructions simulated : ctaid=(3,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1620500  inst.: 135247911 (ipc=83.5) sim_rate=93467 (inst/sec) elapsed = 0:0:24:07 / Thu Apr 12 20:06:39 2018
GPGPU-Sim PTX: 137200000 instructions simulated : ctaid=(3,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1621500  inst.: 135346794 (ipc=83.5) sim_rate=93471 (inst/sec) elapsed = 0:0:24:08 / Thu Apr 12 20:06:40 2018
GPGPU-Sim uArch: cycles simulated: 1622500  inst.: 135437141 (ipc=83.5) sim_rate=93469 (inst/sec) elapsed = 0:0:24:09 / Thu Apr 12 20:06:41 2018
GPGPU-Sim PTX: 137300000 instructions simulated : ctaid=(1,5,0) tid=(2,5,0)
GPGPU-Sim PTX: 137400000 instructions simulated : ctaid=(5,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1624000  inst.: 135565898 (ipc=83.5) sim_rate=93493 (inst/sec) elapsed = 0:0:24:10 / Thu Apr 12 20:06:42 2018
GPGPU-Sim PTX: 137500000 instructions simulated : ctaid=(4,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1625000  inst.: 135657914 (ipc=83.5) sim_rate=93492 (inst/sec) elapsed = 0:0:24:11 / Thu Apr 12 20:06:43 2018
GPGPU-Sim PTX: 137600000 instructions simulated : ctaid=(5,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1626000  inst.: 135737264 (ipc=83.5) sim_rate=93482 (inst/sec) elapsed = 0:0:24:12 / Thu Apr 12 20:06:44 2018
GPGPU-Sim PTX: 137700000 instructions simulated : ctaid=(0,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1627500  inst.: 135860159 (ipc=83.5) sim_rate=93503 (inst/sec) elapsed = 0:0:24:13 / Thu Apr 12 20:06:45 2018
GPGPU-Sim PTX: 137800000 instructions simulated : ctaid=(4,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1628500  inst.: 135944296 (ipc=83.5) sim_rate=93496 (inst/sec) elapsed = 0:0:24:14 / Thu Apr 12 20:06:46 2018
GPGPU-Sim PTX: 137900000 instructions simulated : ctaid=(4,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1629500  inst.: 136027236 (ipc=83.5) sim_rate=93489 (inst/sec) elapsed = 0:0:24:15 / Thu Apr 12 20:06:47 2018
GPGPU-Sim uArch: cycles simulated: 1630500  inst.: 136118879 (ipc=83.5) sim_rate=93488 (inst/sec) elapsed = 0:0:24:16 / Thu Apr 12 20:06:48 2018
GPGPU-Sim PTX: 138000000 instructions simulated : ctaid=(1,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1631500  inst.: 136210879 (ipc=83.5) sim_rate=93487 (inst/sec) elapsed = 0:0:24:17 / Thu Apr 12 20:06:49 2018
GPGPU-Sim PTX: 138100000 instructions simulated : ctaid=(6,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 138200000 instructions simulated : ctaid=(1,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1633000  inst.: 136337204 (ipc=83.5) sim_rate=93509 (inst/sec) elapsed = 0:0:24:18 / Thu Apr 12 20:06:50 2018
GPGPU-Sim PTX: 138300000 instructions simulated : ctaid=(5,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1634000  inst.: 136429155 (ipc=83.5) sim_rate=93508 (inst/sec) elapsed = 0:0:24:19 / Thu Apr 12 20:06:51 2018
GPGPU-Sim uArch: cycles simulated: 1635000  inst.: 136514542 (ipc=83.5) sim_rate=93503 (inst/sec) elapsed = 0:0:24:20 / Thu Apr 12 20:06:52 2018
GPGPU-Sim PTX: 138400000 instructions simulated : ctaid=(6,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1636000  inst.: 136600669 (ipc=83.5) sim_rate=93498 (inst/sec) elapsed = 0:0:24:21 / Thu Apr 12 20:06:53 2018
GPGPU-Sim PTX: 138500000 instructions simulated : ctaid=(7,5,0) tid=(4,0,0)
GPGPU-Sim PTX: 138600000 instructions simulated : ctaid=(2,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1637500  inst.: 136731146 (ipc=83.5) sim_rate=93523 (inst/sec) elapsed = 0:0:24:22 / Thu Apr 12 20:06:54 2018
GPGPU-Sim PTX: 138700000 instructions simulated : ctaid=(2,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1638500  inst.: 136821627 (ipc=83.5) sim_rate=93521 (inst/sec) elapsed = 0:0:24:23 / Thu Apr 12 20:06:55 2018
GPGPU-Sim PTX: 138800000 instructions simulated : ctaid=(5,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1639500  inst.: 136926475 (ipc=83.5) sim_rate=93529 (inst/sec) elapsed = 0:0:24:24 / Thu Apr 12 20:06:56 2018
GPGPU-Sim PTX: 138900000 instructions simulated : ctaid=(2,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1640500  inst.: 137005886 (ipc=83.5) sim_rate=93519 (inst/sec) elapsed = 0:0:24:25 / Thu Apr 12 20:06:57 2018
GPGPU-Sim PTX: 139000000 instructions simulated : ctaid=(4,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1642000  inst.: 137143556 (ipc=83.5) sim_rate=93549 (inst/sec) elapsed = 0:0:24:26 / Thu Apr 12 20:06:58 2018
GPGPU-Sim PTX: 139100000 instructions simulated : ctaid=(6,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1643000  inst.: 137226931 (ipc=83.5) sim_rate=93542 (inst/sec) elapsed = 0:0:24:27 / Thu Apr 12 20:06:59 2018
GPGPU-Sim PTX: 139200000 instructions simulated : ctaid=(7,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1644000  inst.: 137327855 (ipc=83.5) sim_rate=93547 (inst/sec) elapsed = 0:0:24:28 / Thu Apr 12 20:07:00 2018
GPGPU-Sim PTX: 139300000 instructions simulated : ctaid=(6,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1645000  inst.: 137415371 (ipc=83.5) sim_rate=93543 (inst/sec) elapsed = 0:0:24:29 / Thu Apr 12 20:07:01 2018
GPGPU-Sim PTX: 139400000 instructions simulated : ctaid=(5,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1646000  inst.: 137507234 (ipc=83.5) sim_rate=93542 (inst/sec) elapsed = 0:0:24:30 / Thu Apr 12 20:07:02 2018
GPGPU-Sim PTX: 139500000 instructions simulated : ctaid=(1,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1647500  inst.: 137644017 (ipc=83.5) sim_rate=93571 (inst/sec) elapsed = 0:0:24:31 / Thu Apr 12 20:07:03 2018
GPGPU-Sim PTX: 139600000 instructions simulated : ctaid=(7,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1648500  inst.: 137739028 (ipc=83.6) sim_rate=93572 (inst/sec) elapsed = 0:0:24:32 / Thu Apr 12 20:07:04 2018
GPGPU-Sim PTX: 139700000 instructions simulated : ctaid=(7,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1649500  inst.: 137834525 (ipc=83.6) sim_rate=93574 (inst/sec) elapsed = 0:0:24:33 / Thu Apr 12 20:07:05 2018
GPGPU-Sim PTX: 139800000 instructions simulated : ctaid=(2,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1650500  inst.: 137916053 (ipc=83.6) sim_rate=93565 (inst/sec) elapsed = 0:0:24:34 / Thu Apr 12 20:07:06 2018
GPGPU-Sim PTX: 139900000 instructions simulated : ctaid=(7,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1651500  inst.: 138018245 (ipc=83.6) sim_rate=93571 (inst/sec) elapsed = 0:0:24:35 / Thu Apr 12 20:07:07 2018
GPGPU-Sim PTX: 140000000 instructions simulated : ctaid=(6,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1652500  inst.: 138119009 (ipc=83.6) sim_rate=93576 (inst/sec) elapsed = 0:0:24:36 / Thu Apr 12 20:07:08 2018
GPGPU-Sim PTX: 140100000 instructions simulated : ctaid=(6,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1653500  inst.: 138215023 (ipc=83.6) sim_rate=93578 (inst/sec) elapsed = 0:0:24:37 / Thu Apr 12 20:07:09 2018
GPGPU-Sim PTX: 140200000 instructions simulated : ctaid=(1,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1654500  inst.: 138295647 (ipc=83.6) sim_rate=93569 (inst/sec) elapsed = 0:0:24:38 / Thu Apr 12 20:07:10 2018
GPGPU-Sim PTX: 140300000 instructions simulated : ctaid=(2,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1656000  inst.: 138434938 (ipc=83.6) sim_rate=93600 (inst/sec) elapsed = 0:0:24:39 / Thu Apr 12 20:07:11 2018
GPGPU-Sim PTX: 140400000 instructions simulated : ctaid=(4,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1657000  inst.: 138512781 (ipc=83.6) sim_rate=93589 (inst/sec) elapsed = 0:0:24:40 / Thu Apr 12 20:07:12 2018
GPGPU-Sim PTX: 140500000 instructions simulated : ctaid=(4,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1658000  inst.: 138592585 (ipc=83.6) sim_rate=93580 (inst/sec) elapsed = 0:0:24:41 / Thu Apr 12 20:07:13 2018
GPGPU-Sim PTX: 140600000 instructions simulated : ctaid=(8,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1659000  inst.: 138691675 (ipc=83.6) sim_rate=93584 (inst/sec) elapsed = 0:0:24:42 / Thu Apr 12 20:07:14 2018
GPGPU-Sim PTX: 140700000 instructions simulated : ctaid=(6,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1660000  inst.: 138783139 (ipc=83.6) sim_rate=93582 (inst/sec) elapsed = 0:0:24:43 / Thu Apr 12 20:07:15 2018
GPGPU-Sim PTX: 140800000 instructions simulated : ctaid=(4,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1661000  inst.: 138871781 (ipc=83.6) sim_rate=93579 (inst/sec) elapsed = 0:0:24:44 / Thu Apr 12 20:07:16 2018
GPGPU-Sim PTX: 140900000 instructions simulated : ctaid=(1,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1662000  inst.: 138977878 (ipc=83.6) sim_rate=93587 (inst/sec) elapsed = 0:0:24:45 / Thu Apr 12 20:07:17 2018
GPGPU-Sim PTX: 141000000 instructions simulated : ctaid=(2,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1663500  inst.: 139110585 (ipc=83.6) sim_rate=93614 (inst/sec) elapsed = 0:0:24:46 / Thu Apr 12 20:07:18 2018
GPGPU-Sim PTX: 141100000 instructions simulated : ctaid=(0,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1664500  inst.: 139203572 (ipc=83.6) sim_rate=93613 (inst/sec) elapsed = 0:0:24:47 / Thu Apr 12 20:07:19 2018
GPGPU-Sim PTX: 141200000 instructions simulated : ctaid=(3,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1665500  inst.: 139283359 (ipc=83.6) sim_rate=93604 (inst/sec) elapsed = 0:0:24:48 / Thu Apr 12 20:07:20 2018
GPGPU-Sim PTX: 141300000 instructions simulated : ctaid=(5,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1667000  inst.: 139421029 (ipc=83.6) sim_rate=93634 (inst/sec) elapsed = 0:0:24:49 / Thu Apr 12 20:07:21 2018
GPGPU-Sim PTX: 141400000 instructions simulated : ctaid=(8,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1668000  inst.: 139511867 (ipc=83.6) sim_rate=93632 (inst/sec) elapsed = 0:0:24:50 / Thu Apr 12 20:07:22 2018
GPGPU-Sim PTX: 141500000 instructions simulated : ctaid=(4,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1669000  inst.: 139595840 (ipc=83.6) sim_rate=93625 (inst/sec) elapsed = 0:0:24:51 / Thu Apr 12 20:07:23 2018
GPGPU-Sim PTX: 141600000 instructions simulated : ctaid=(4,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1670500  inst.: 139735875 (ipc=83.6) sim_rate=93656 (inst/sec) elapsed = 0:0:24:52 / Thu Apr 12 20:07:24 2018
GPGPU-Sim PTX: 141700000 instructions simulated : ctaid=(7,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1671500  inst.: 139818939 (ipc=83.6) sim_rate=93649 (inst/sec) elapsed = 0:0:24:53 / Thu Apr 12 20:07:25 2018
GPGPU-Sim PTX: 141800000 instructions simulated : ctaid=(4,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1672500  inst.: 139909259 (ipc=83.7) sim_rate=93647 (inst/sec) elapsed = 0:0:24:54 / Thu Apr 12 20:07:26 2018
GPGPU-Sim PTX: 141900000 instructions simulated : ctaid=(2,6,0) tid=(1,5,0)
GPGPU-Sim PTX: 142000000 instructions simulated : ctaid=(1,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1674000  inst.: 140048305 (ipc=83.7) sim_rate=93677 (inst/sec) elapsed = 0:0:24:55 / Thu Apr 12 20:07:27 2018
GPGPU-Sim uArch: cycles simulated: 1675000  inst.: 140136914 (ipc=83.7) sim_rate=93674 (inst/sec) elapsed = 0:0:24:56 / Thu Apr 12 20:07:28 2018
GPGPU-Sim PTX: 142100000 instructions simulated : ctaid=(6,0,0) tid=(5,3,0)
GPGPU-Sim PTX: 142200000 instructions simulated : ctaid=(5,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1676500  inst.: 140274636 (ipc=83.7) sim_rate=93703 (inst/sec) elapsed = 0:0:24:57 / Thu Apr 12 20:07:29 2018
GPGPU-Sim PTX: 142300000 instructions simulated : ctaid=(1,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1677500  inst.: 140370922 (ipc=83.7) sim_rate=93705 (inst/sec) elapsed = 0:0:24:58 / Thu Apr 12 20:07:30 2018
GPGPU-Sim PTX: 142400000 instructions simulated : ctaid=(1,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1678500  inst.: 140460868 (ipc=83.7) sim_rate=93703 (inst/sec) elapsed = 0:0:24:59 / Thu Apr 12 20:07:31 2018
GPGPU-Sim PTX: 142500000 instructions simulated : ctaid=(0,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1679500  inst.: 140554006 (ipc=83.7) sim_rate=93702 (inst/sec) elapsed = 0:0:25:00 / Thu Apr 12 20:07:32 2018
GPGPU-Sim PTX: 142600000 instructions simulated : ctaid=(4,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1681000  inst.: 140688578 (ipc=83.7) sim_rate=93729 (inst/sec) elapsed = 0:0:25:01 / Thu Apr 12 20:07:33 2018
GPGPU-Sim PTX: 142700000 instructions simulated : ctaid=(8,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1682000  inst.: 140789675 (ipc=83.7) sim_rate=93734 (inst/sec) elapsed = 0:0:25:02 / Thu Apr 12 20:07:34 2018
GPGPU-Sim PTX: 142800000 instructions simulated : ctaid=(7,4,0) tid=(1,4,0)
GPGPU-Sim PTX: 142900000 instructions simulated : ctaid=(1,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1683500  inst.: 140932108 (ipc=83.7) sim_rate=93767 (inst/sec) elapsed = 0:0:25:03 / Thu Apr 12 20:07:35 2018
GPGPU-Sim PTX: 143000000 instructions simulated : ctaid=(0,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1684500  inst.: 141033634 (ipc=83.7) sim_rate=93772 (inst/sec) elapsed = 0:0:25:04 / Thu Apr 12 20:07:36 2018
GPGPU-Sim PTX: 143100000 instructions simulated : ctaid=(0,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1686000  inst.: 141159637 (ipc=83.7) sim_rate=93793 (inst/sec) elapsed = 0:0:25:05 / Thu Apr 12 20:07:37 2018
GPGPU-Sim PTX: 143200000 instructions simulated : ctaid=(6,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1687000  inst.: 141240914 (ipc=83.7) sim_rate=93785 (inst/sec) elapsed = 0:0:25:06 / Thu Apr 12 20:07:38 2018
GPGPU-Sim PTX: 143300000 instructions simulated : ctaid=(8,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1688000  inst.: 141326190 (ipc=83.7) sim_rate=93779 (inst/sec) elapsed = 0:0:25:07 / Thu Apr 12 20:07:39 2018
GPGPU-Sim PTX: 143400000 instructions simulated : ctaid=(3,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1689500  inst.: 141467330 (ipc=83.7) sim_rate=93811 (inst/sec) elapsed = 0:0:25:08 / Thu Apr 12 20:07:40 2018
GPGPU-Sim PTX: 143500000 instructions simulated : ctaid=(1,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1690500  inst.: 141561943 (ipc=83.7) sim_rate=93811 (inst/sec) elapsed = 0:0:25:09 / Thu Apr 12 20:07:41 2018
GPGPU-Sim PTX: 143600000 instructions simulated : ctaid=(5,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1692000  inst.: 141696996 (ipc=83.7) sim_rate=93839 (inst/sec) elapsed = 0:0:25:10 / Thu Apr 12 20:07:42 2018
GPGPU-Sim PTX: 143700000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1693000  inst.: 141795221 (ipc=83.8) sim_rate=93841 (inst/sec) elapsed = 0:0:25:11 / Thu Apr 12 20:07:43 2018
GPGPU-Sim PTX: 143800000 instructions simulated : ctaid=(5,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1694000  inst.: 141892761 (ipc=83.8) sim_rate=93844 (inst/sec) elapsed = 0:0:25:12 / Thu Apr 12 20:07:44 2018
GPGPU-Sim PTX: 143900000 instructions simulated : ctaid=(0,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1695000  inst.: 141982652 (ipc=83.8) sim_rate=93841 (inst/sec) elapsed = 0:0:25:13 / Thu Apr 12 20:07:45 2018
GPGPU-Sim PTX: 144000000 instructions simulated : ctaid=(3,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 144100000 instructions simulated : ctaid=(4,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1696500  inst.: 142128886 (ipc=83.8) sim_rate=93876 (inst/sec) elapsed = 0:0:25:14 / Thu Apr 12 20:07:46 2018
GPGPU-Sim PTX: 144200000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1697500  inst.: 142216217 (ipc=83.8) sim_rate=93872 (inst/sec) elapsed = 0:0:25:15 / Thu Apr 12 20:07:47 2018
GPGPU-Sim PTX: 144300000 instructions simulated : ctaid=(5,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1698500  inst.: 142303912 (ipc=83.8) sim_rate=93868 (inst/sec) elapsed = 0:0:25:16 / Thu Apr 12 20:07:48 2018
GPGPU-Sim PTX: 144400000 instructions simulated : ctaid=(0,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1700000  inst.: 142426235 (ipc=83.8) sim_rate=93886 (inst/sec) elapsed = 0:0:25:17 / Thu Apr 12 20:07:49 2018
GPGPU-Sim PTX: 144500000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1701500  inst.: 142556870 (ipc=83.8) sim_rate=93910 (inst/sec) elapsed = 0:0:25:18 / Thu Apr 12 20:07:50 2018
GPGPU-Sim PTX: 144600000 instructions simulated : ctaid=(4,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1702500  inst.: 142638964 (ipc=83.8) sim_rate=93903 (inst/sec) elapsed = 0:0:25:19 / Thu Apr 12 20:07:51 2018
GPGPU-Sim PTX: 144700000 instructions simulated : ctaid=(3,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1704000  inst.: 142776094 (ipc=83.8) sim_rate=93931 (inst/sec) elapsed = 0:0:25:20 / Thu Apr 12 20:07:52 2018
GPGPU-Sim PTX: 144800000 instructions simulated : ctaid=(4,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1705000  inst.: 142875559 (ipc=83.8) sim_rate=93935 (inst/sec) elapsed = 0:0:25:21 / Thu Apr 12 20:07:53 2018
GPGPU-Sim PTX: 144900000 instructions simulated : ctaid=(5,3,0) tid=(2,5,0)
GPGPU-Sim PTX: 145000000 instructions simulated : ctaid=(1,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1706500  inst.: 142998961 (ipc=83.8) sim_rate=93954 (inst/sec) elapsed = 0:0:25:22 / Thu Apr 12 20:07:54 2018
GPGPU-Sim PTX: 145100000 instructions simulated : ctaid=(5,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1707500  inst.: 143093831 (ipc=83.8) sim_rate=93955 (inst/sec) elapsed = 0:0:25:23 / Thu Apr 12 20:07:55 2018
GPGPU-Sim PTX: 145200000 instructions simulated : ctaid=(8,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1709000  inst.: 143228568 (ipc=83.8) sim_rate=93982 (inst/sec) elapsed = 0:0:25:24 / Thu Apr 12 20:07:56 2018
GPGPU-Sim PTX: 145300000 instructions simulated : ctaid=(3,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1710000  inst.: 143312371 (ipc=83.8) sim_rate=93975 (inst/sec) elapsed = 0:0:25:25 / Thu Apr 12 20:07:57 2018
GPGPU-Sim PTX: 145400000 instructions simulated : ctaid=(0,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1711500  inst.: 143439918 (ipc=83.8) sim_rate=93997 (inst/sec) elapsed = 0:0:25:26 / Thu Apr 12 20:07:58 2018
GPGPU-Sim PTX: 145500000 instructions simulated : ctaid=(3,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1712500  inst.: 143536991 (ipc=83.8) sim_rate=93999 (inst/sec) elapsed = 0:0:25:27 / Thu Apr 12 20:07:59 2018
GPGPU-Sim PTX: 145600000 instructions simulated : ctaid=(4,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1714000  inst.: 143670808 (ipc=83.8) sim_rate=94025 (inst/sec) elapsed = 0:0:25:28 / Thu Apr 12 20:08:00 2018
GPGPU-Sim PTX: 145700000 instructions simulated : ctaid=(1,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1715000  inst.: 143759695 (ipc=83.8) sim_rate=94022 (inst/sec) elapsed = 0:0:25:29 / Thu Apr 12 20:08:01 2018
GPGPU-Sim PTX: 145800000 instructions simulated : ctaid=(0,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1716000  inst.: 143851068 (ipc=83.8) sim_rate=94020 (inst/sec) elapsed = 0:0:25:30 / Thu Apr 12 20:08:02 2018
GPGPU-Sim PTX: 145900000 instructions simulated : ctaid=(3,0,0) tid=(1,1,0)
GPGPU-Sim PTX: 146000000 instructions simulated : ctaid=(0,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1717500  inst.: 143976524 (ipc=83.8) sim_rate=94040 (inst/sec) elapsed = 0:0:25:31 / Thu Apr 12 20:08:03 2018
GPGPU-Sim uArch: cycles simulated: 1718500  inst.: 144064708 (ipc=83.8) sim_rate=94037 (inst/sec) elapsed = 0:0:25:32 / Thu Apr 12 20:08:04 2018
GPGPU-Sim PTX: 146100000 instructions simulated : ctaid=(2,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1719500  inst.: 144161473 (ipc=83.8) sim_rate=94038 (inst/sec) elapsed = 0:0:25:33 / Thu Apr 12 20:08:05 2018
GPGPU-Sim PTX: 146200000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim PTX: 146300000 instructions simulated : ctaid=(6,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1721000  inst.: 144302899 (ipc=83.8) sim_rate=94069 (inst/sec) elapsed = 0:0:25:34 / Thu Apr 12 20:08:06 2018
GPGPU-Sim PTX: 146400000 instructions simulated : ctaid=(6,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1722000  inst.: 144393164 (ipc=83.9) sim_rate=94067 (inst/sec) elapsed = 0:0:25:35 / Thu Apr 12 20:08:07 2018
GPGPU-Sim PTX: 146500000 instructions simulated : ctaid=(3,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1723500  inst.: 144526252 (ipc=83.9) sim_rate=94092 (inst/sec) elapsed = 0:0:25:36 / Thu Apr 12 20:08:08 2018
GPGPU-Sim PTX: 146600000 instructions simulated : ctaid=(4,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1724500  inst.: 144622107 (ipc=83.9) sim_rate=94093 (inst/sec) elapsed = 0:0:25:37 / Thu Apr 12 20:08:09 2018
GPGPU-Sim PTX: 146700000 instructions simulated : ctaid=(0,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1725500  inst.: 144715387 (ipc=83.9) sim_rate=94093 (inst/sec) elapsed = 0:0:25:38 / Thu Apr 12 20:08:10 2018
GPGPU-Sim PTX: 146800000 instructions simulated : ctaid=(7,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1727000  inst.: 144845894 (ipc=83.9) sim_rate=94116 (inst/sec) elapsed = 0:0:25:39 / Thu Apr 12 20:08:11 2018
GPGPU-Sim PTX: 146900000 instructions simulated : ctaid=(6,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1728000  inst.: 144942661 (ipc=83.9) sim_rate=94118 (inst/sec) elapsed = 0:0:25:40 / Thu Apr 12 20:08:12 2018
GPGPU-Sim PTX: 147000000 instructions simulated : ctaid=(6,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1729000  inst.: 145038274 (ipc=83.9) sim_rate=94119 (inst/sec) elapsed = 0:0:25:41 / Thu Apr 12 20:08:13 2018
GPGPU-Sim PTX: 147100000 instructions simulated : ctaid=(0,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1730000  inst.: 145126843 (ipc=83.9) sim_rate=94115 (inst/sec) elapsed = 0:0:25:42 / Thu Apr 12 20:08:14 2018
GPGPU-Sim PTX: 147200000 instructions simulated : ctaid=(4,3,0) tid=(6,0,0)
GPGPU-Sim PTX: 147300000 instructions simulated : ctaid=(4,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1731500  inst.: 145276434 (ipc=83.9) sim_rate=94151 (inst/sec) elapsed = 0:0:25:43 / Thu Apr 12 20:08:15 2018
GPGPU-Sim PTX: 147400000 instructions simulated : ctaid=(3,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1732500  inst.: 145372125 (ipc=83.9) sim_rate=94152 (inst/sec) elapsed = 0:0:25:44 / Thu Apr 12 20:08:16 2018
GPGPU-Sim PTX: 147500000 instructions simulated : ctaid=(6,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1734000  inst.: 145512878 (ipc=83.9) sim_rate=94183 (inst/sec) elapsed = 0:0:25:45 / Thu Apr 12 20:08:17 2018
GPGPU-Sim PTX: 147600000 instructions simulated : ctaid=(8,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1735000  inst.: 145614309 (ipc=83.9) sim_rate=94187 (inst/sec) elapsed = 0:0:25:46 / Thu Apr 12 20:08:18 2018
GPGPU-Sim PTX: 147700000 instructions simulated : ctaid=(6,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1736000  inst.: 145712149 (ipc=83.9) sim_rate=94190 (inst/sec) elapsed = 0:0:25:47 / Thu Apr 12 20:08:19 2018
GPGPU-Sim PTX: 147800000 instructions simulated : ctaid=(1,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1737000  inst.: 145799864 (ipc=83.9) sim_rate=94185 (inst/sec) elapsed = 0:0:25:48 / Thu Apr 12 20:08:20 2018
GPGPU-Sim PTX: 147900000 instructions simulated : ctaid=(2,3,0) tid=(2,4,0)
GPGPU-Sim PTX: 148000000 instructions simulated : ctaid=(7,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1738500  inst.: 145945986 (ipc=83.9) sim_rate=94219 (inst/sec) elapsed = 0:0:25:49 / Thu Apr 12 20:08:21 2018
GPGPU-Sim PTX: 148100000 instructions simulated : ctaid=(5,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1739500  inst.: 146033214 (ipc=84.0) sim_rate=94214 (inst/sec) elapsed = 0:0:25:50 / Thu Apr 12 20:08:22 2018
GPGPU-Sim uArch: cycles simulated: 1740500  inst.: 146127117 (ipc=84.0) sim_rate=94214 (inst/sec) elapsed = 0:0:25:51 / Thu Apr 12 20:08:23 2018
GPGPU-Sim PTX: 148200000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim PTX: 148300000 instructions simulated : ctaid=(4,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1742000  inst.: 146274900 (ipc=84.0) sim_rate=94249 (inst/sec) elapsed = 0:0:25:52 / Thu Apr 12 20:08:24 2018
GPGPU-Sim PTX: 148400000 instructions simulated : ctaid=(7,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1743000  inst.: 146372050 (ipc=84.0) sim_rate=94251 (inst/sec) elapsed = 0:0:25:53 / Thu Apr 12 20:08:25 2018
GPGPU-Sim PTX: 148500000 instructions simulated : ctaid=(6,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1744000  inst.: 146463561 (ipc=84.0) sim_rate=94249 (inst/sec) elapsed = 0:0:25:54 / Thu Apr 12 20:08:26 2018
GPGPU-Sim PTX: 148600000 instructions simulated : ctaid=(1,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1745000  inst.: 146560556 (ipc=84.0) sim_rate=94251 (inst/sec) elapsed = 0:0:25:55 / Thu Apr 12 20:08:27 2018
GPGPU-Sim PTX: 148700000 instructions simulated : ctaid=(6,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1746500  inst.: 146696403 (ipc=84.0) sim_rate=94277 (inst/sec) elapsed = 0:0:25:56 / Thu Apr 12 20:08:28 2018
GPGPU-Sim PTX: 148800000 instructions simulated : ctaid=(7,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1747500  inst.: 146791708 (ipc=84.0) sim_rate=94278 (inst/sec) elapsed = 0:0:25:57 / Thu Apr 12 20:08:29 2018
GPGPU-Sim PTX: 148900000 instructions simulated : ctaid=(4,4,0) tid=(1,0,0)
GPGPU-Sim PTX: 149000000 instructions simulated : ctaid=(4,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1749000  inst.: 146924932 (ipc=84.0) sim_rate=94303 (inst/sec) elapsed = 0:0:25:58 / Thu Apr 12 20:08:30 2018
GPGPU-Sim uArch: cycles simulated: 1750000  inst.: 147013968 (ipc=84.0) sim_rate=94300 (inst/sec) elapsed = 0:0:25:59 / Thu Apr 12 20:08:31 2018
GPGPU-Sim PTX: 149100000 instructions simulated : ctaid=(0,4,0) tid=(5,7,0)
GPGPU-Sim PTX: 149200000 instructions simulated : ctaid=(0,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1751500  inst.: 147169322 (ipc=84.0) sim_rate=94339 (inst/sec) elapsed = 0:0:26:00 / Thu Apr 12 20:08:32 2018
GPGPU-Sim PTX: 149300000 instructions simulated : ctaid=(8,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1752500  inst.: 147263996 (ipc=84.0) sim_rate=94339 (inst/sec) elapsed = 0:0:26:01 / Thu Apr 12 20:08:33 2018
GPGPU-Sim PTX: 149400000 instructions simulated : ctaid=(4,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1753500  inst.: 147359632 (ipc=84.0) sim_rate=94340 (inst/sec) elapsed = 0:0:26:02 / Thu Apr 12 20:08:34 2018
GPGPU-Sim PTX: 149500000 instructions simulated : ctaid=(8,4,0) tid=(5,4,0)
GPGPU-Sim PTX: 149600000 instructions simulated : ctaid=(1,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1755000  inst.: 147508866 (ipc=84.1) sim_rate=94375 (inst/sec) elapsed = 0:0:26:03 / Thu Apr 12 20:08:35 2018
GPGPU-Sim uArch: cycles simulated: 1756000  inst.: 147594356 (ipc=84.1) sim_rate=94369 (inst/sec) elapsed = 0:0:26:04 / Thu Apr 12 20:08:36 2018
GPGPU-Sim PTX: 149700000 instructions simulated : ctaid=(3,1,0) tid=(4,3,0)
GPGPU-Sim PTX: 149800000 instructions simulated : ctaid=(1,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1757500  inst.: 147731359 (ipc=84.1) sim_rate=94397 (inst/sec) elapsed = 0:0:26:05 / Thu Apr 12 20:08:37 2018
GPGPU-Sim PTX: 149900000 instructions simulated : ctaid=(1,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1758500  inst.: 147819898 (ipc=84.1) sim_rate=94393 (inst/sec) elapsed = 0:0:26:06 / Thu Apr 12 20:08:38 2018
GPGPU-Sim PTX: 150000000 instructions simulated : ctaid=(5,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1759500  inst.: 147904085 (ipc=84.1) sim_rate=94386 (inst/sec) elapsed = 0:0:26:07 / Thu Apr 12 20:08:39 2018
GPGPU-Sim PTX: 150100000 instructions simulated : ctaid=(7,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1761000  inst.: 148041407 (ipc=84.1) sim_rate=94414 (inst/sec) elapsed = 0:0:26:08 / Thu Apr 12 20:08:40 2018
GPGPU-Sim PTX: 150200000 instructions simulated : ctaid=(0,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1762000  inst.: 148135984 (ipc=84.1) sim_rate=94414 (inst/sec) elapsed = 0:0:26:09 / Thu Apr 12 20:08:41 2018
GPGPU-Sim PTX: 150300000 instructions simulated : ctaid=(8,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1763500  inst.: 148263905 (ipc=84.1) sim_rate=94435 (inst/sec) elapsed = 0:0:26:10 / Thu Apr 12 20:08:42 2018
GPGPU-Sim PTX: 150400000 instructions simulated : ctaid=(5,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1764500  inst.: 148350497 (ipc=84.1) sim_rate=94430 (inst/sec) elapsed = 0:0:26:11 / Thu Apr 12 20:08:43 2018
GPGPU-Sim PTX: 150500000 instructions simulated : ctaid=(7,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1765500  inst.: 148444757 (ipc=84.1) sim_rate=94430 (inst/sec) elapsed = 0:0:26:12 / Thu Apr 12 20:08:44 2018
GPGPU-Sim PTX: 150600000 instructions simulated : ctaid=(1,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1766500  inst.: 148526547 (ipc=84.1) sim_rate=94422 (inst/sec) elapsed = 0:0:26:13 / Thu Apr 12 20:08:45 2018
GPGPU-Sim PTX: 150700000 instructions simulated : ctaid=(0,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1767500  inst.: 148632989 (ipc=84.1) sim_rate=94430 (inst/sec) elapsed = 0:0:26:14 / Thu Apr 12 20:08:46 2018
GPGPU-Sim PTX: 150800000 instructions simulated : ctaid=(3,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1768500  inst.: 148735854 (ipc=84.1) sim_rate=94435 (inst/sec) elapsed = 0:0:26:15 / Thu Apr 12 20:08:47 2018
GPGPU-Sim PTX: 150900000 instructions simulated : ctaid=(7,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1769500  inst.: 148828371 (ipc=84.1) sim_rate=94434 (inst/sec) elapsed = 0:0:26:16 / Thu Apr 12 20:08:48 2018
GPGPU-Sim PTX: 151000000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1770500  inst.: 148918963 (ipc=84.1) sim_rate=94431 (inst/sec) elapsed = 0:0:26:17 / Thu Apr 12 20:08:49 2018
GPGPU-Sim PTX: 151100000 instructions simulated : ctaid=(8,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1771500  inst.: 149020017 (ipc=84.1) sim_rate=94436 (inst/sec) elapsed = 0:0:26:18 / Thu Apr 12 20:08:50 2018
GPGPU-Sim PTX: 151200000 instructions simulated : ctaid=(1,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1773000  inst.: 149164029 (ipc=84.1) sim_rate=94467 (inst/sec) elapsed = 0:0:26:19 / Thu Apr 12 20:08:51 2018
GPGPU-Sim PTX: 151300000 instructions simulated : ctaid=(7,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1774000  inst.: 149257812 (ipc=84.1) sim_rate=94466 (inst/sec) elapsed = 0:0:26:20 / Thu Apr 12 20:08:52 2018
GPGPU-Sim PTX: 151400000 instructions simulated : ctaid=(1,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1775000  inst.: 149348773 (ipc=84.1) sim_rate=94464 (inst/sec) elapsed = 0:0:26:21 / Thu Apr 12 20:08:53 2018
GPGPU-Sim PTX: 151500000 instructions simulated : ctaid=(6,4,0) tid=(7,1,0)
GPGPU-Sim PTX: 151600000 instructions simulated : ctaid=(2,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1776500  inst.: 149492814 (ipc=84.2) sim_rate=94496 (inst/sec) elapsed = 0:0:26:22 / Thu Apr 12 20:08:54 2018
GPGPU-Sim PTX: 151700000 instructions simulated : ctaid=(0,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1777500  inst.: 149585473 (ipc=84.2) sim_rate=94494 (inst/sec) elapsed = 0:0:26:23 / Thu Apr 12 20:08:55 2018
GPGPU-Sim PTX: 151800000 instructions simulated : ctaid=(1,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1779000  inst.: 149718389 (ipc=84.2) sim_rate=94519 (inst/sec) elapsed = 0:0:26:24 / Thu Apr 12 20:08:56 2018
GPGPU-Sim PTX: 151900000 instructions simulated : ctaid=(4,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1780000  inst.: 149816566 (ipc=84.2) sim_rate=94521 (inst/sec) elapsed = 0:0:26:25 / Thu Apr 12 20:08:57 2018
GPGPU-Sim PTX: 152000000 instructions simulated : ctaid=(2,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1781000  inst.: 149906198 (ipc=84.2) sim_rate=94518 (inst/sec) elapsed = 0:0:26:26 / Thu Apr 12 20:08:58 2018
GPGPU-Sim PTX: 152100000 instructions simulated : ctaid=(8,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1782500  inst.: 150043943 (ipc=84.2) sim_rate=94545 (inst/sec) elapsed = 0:0:26:27 / Thu Apr 12 20:08:59 2018
GPGPU-Sim PTX: 152200000 instructions simulated : ctaid=(3,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1783500  inst.: 150144841 (ipc=84.2) sim_rate=94549 (inst/sec) elapsed = 0:0:26:28 / Thu Apr 12 20:09:00 2018
GPGPU-Sim PTX: 152300000 instructions simulated : ctaid=(4,6,0) tid=(2,1,0)
GPGPU-Sim PTX: 152400000 instructions simulated : ctaid=(1,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1785000  inst.: 150282675 (ipc=84.2) sim_rate=94576 (inst/sec) elapsed = 0:0:26:29 / Thu Apr 12 20:09:01 2018
GPGPU-Sim PTX: 152500000 instructions simulated : ctaid=(4,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1786000  inst.: 150374298 (ipc=84.2) sim_rate=94575 (inst/sec) elapsed = 0:0:26:30 / Thu Apr 12 20:09:02 2018
GPGPU-Sim PTX: 152600000 instructions simulated : ctaid=(8,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1787500  inst.: 150506349 (ipc=84.2) sim_rate=94598 (inst/sec) elapsed = 0:0:26:31 / Thu Apr 12 20:09:03 2018
GPGPU-Sim PTX: 152700000 instructions simulated : ctaid=(3,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1788500  inst.: 150610296 (ipc=84.2) sim_rate=94604 (inst/sec) elapsed = 0:0:26:32 / Thu Apr 12 20:09:04 2018
GPGPU-Sim PTX: 152800000 instructions simulated : ctaid=(3,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1789500  inst.: 150707145 (ipc=84.2) sim_rate=94605 (inst/sec) elapsed = 0:0:26:33 / Thu Apr 12 20:09:05 2018
GPGPU-Sim PTX: 152900000 instructions simulated : ctaid=(4,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1791000  inst.: 150853146 (ipc=84.2) sim_rate=94638 (inst/sec) elapsed = 0:0:26:34 / Thu Apr 12 20:09:06 2018
GPGPU-Sim PTX: 153000000 instructions simulated : ctaid=(0,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1792000  inst.: 150946034 (ipc=84.2) sim_rate=94637 (inst/sec) elapsed = 0:0:26:35 / Thu Apr 12 20:09:07 2018
GPGPU-Sim PTX: 153100000 instructions simulated : ctaid=(4,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1793000  inst.: 151029510 (ipc=84.2) sim_rate=94630 (inst/sec) elapsed = 0:0:26:36 / Thu Apr 12 20:09:08 2018
GPGPU-Sim PTX: 153200000 instructions simulated : ctaid=(6,6,0) tid=(1,1,0)
GPGPU-Sim PTX: 153300000 instructions simulated : ctaid=(2,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1794500  inst.: 151156981 (ipc=84.2) sim_rate=94650 (inst/sec) elapsed = 0:0:26:37 / Thu Apr 12 20:09:09 2018
GPGPU-Sim PTX: 153400000 instructions simulated : ctaid=(0,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1795500  inst.: 151261454 (ipc=84.2) sim_rate=94656 (inst/sec) elapsed = 0:0:26:38 / Thu Apr 12 20:09:10 2018
GPGPU-Sim PTX: 153500000 instructions simulated : ctaid=(3,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1796500  inst.: 151356885 (ipc=84.3) sim_rate=94657 (inst/sec) elapsed = 0:0:26:39 / Thu Apr 12 20:09:11 2018
GPGPU-Sim PTX: 153600000 instructions simulated : ctaid=(0,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1797500  inst.: 151459523 (ipc=84.3) sim_rate=94662 (inst/sec) elapsed = 0:0:26:40 / Thu Apr 12 20:09:12 2018
GPGPU-Sim PTX: 153700000 instructions simulated : ctaid=(5,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1799000  inst.: 151591075 (ipc=84.3) sim_rate=94685 (inst/sec) elapsed = 0:0:26:41 / Thu Apr 12 20:09:13 2018
GPGPU-Sim PTX: 153800000 instructions simulated : ctaid=(3,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1800000  inst.: 151682786 (ipc=84.3) sim_rate=94683 (inst/sec) elapsed = 0:0:26:42 / Thu Apr 12 20:09:14 2018
GPGPU-Sim PTX: 153900000 instructions simulated : ctaid=(3,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1801000  inst.: 151770990 (ipc=84.3) sim_rate=94679 (inst/sec) elapsed = 0:0:26:43 / Thu Apr 12 20:09:15 2018
GPGPU-Sim PTX: 154000000 instructions simulated : ctaid=(5,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1802000  inst.: 151866095 (ipc=84.3) sim_rate=94679 (inst/sec) elapsed = 0:0:26:44 / Thu Apr 12 20:09:16 2018
GPGPU-Sim PTX: 154100000 instructions simulated : ctaid=(5,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1803500  inst.: 151994043 (ipc=84.3) sim_rate=94700 (inst/sec) elapsed = 0:0:26:45 / Thu Apr 12 20:09:17 2018
GPGPU-Sim PTX: 154200000 instructions simulated : ctaid=(4,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1804500  inst.: 152071455 (ipc=84.3) sim_rate=94689 (inst/sec) elapsed = 0:0:26:46 / Thu Apr 12 20:09:18 2018
GPGPU-Sim PTX: 154300000 instructions simulated : ctaid=(2,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1806000  inst.: 152221173 (ipc=84.3) sim_rate=94723 (inst/sec) elapsed = 0:0:26:47 / Thu Apr 12 20:09:19 2018
GPGPU-Sim PTX: 154400000 instructions simulated : ctaid=(7,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1807000  inst.: 152312376 (ipc=84.3) sim_rate=94721 (inst/sec) elapsed = 0:0:26:48 / Thu Apr 12 20:09:20 2018
GPGPU-Sim PTX: 154500000 instructions simulated : ctaid=(5,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1808000  inst.: 152408221 (ipc=84.3) sim_rate=94722 (inst/sec) elapsed = 0:0:26:49 / Thu Apr 12 20:09:21 2018
GPGPU-Sim PTX: 154600000 instructions simulated : ctaid=(4,3,0) tid=(3,4,0)
GPGPU-Sim PTX: 154700000 instructions simulated : ctaid=(2,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1809500  inst.: 152551967 (ipc=84.3) sim_rate=94752 (inst/sec) elapsed = 0:0:26:50 / Thu Apr 12 20:09:22 2018
GPGPU-Sim PTX: 154800000 instructions simulated : ctaid=(2,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1810500  inst.: 152649679 (ipc=84.3) sim_rate=94754 (inst/sec) elapsed = 0:0:26:51 / Thu Apr 12 20:09:23 2018
GPGPU-Sim PTX: 154900000 instructions simulated : ctaid=(7,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1811500  inst.: 152742966 (ipc=84.3) sim_rate=94753 (inst/sec) elapsed = 0:0:26:52 / Thu Apr 12 20:09:24 2018
GPGPU-Sim PTX: 155000000 instructions simulated : ctaid=(7,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1813000  inst.: 152892453 (ipc=84.3) sim_rate=94787 (inst/sec) elapsed = 0:0:26:53 / Thu Apr 12 20:09:25 2018
GPGPU-Sim PTX: 155100000 instructions simulated : ctaid=(7,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1814000  inst.: 152962625 (ipc=84.3) sim_rate=94772 (inst/sec) elapsed = 0:0:26:54 / Thu Apr 12 20:09:26 2018
GPGPU-Sim PTX: 155200000 instructions simulated : ctaid=(8,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1815500  inst.: 153093429 (ipc=84.3) sim_rate=94794 (inst/sec) elapsed = 0:0:26:55 / Thu Apr 12 20:09:27 2018
GPGPU-Sim PTX: 155300000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1816500  inst.: 153186479 (ipc=84.3) sim_rate=94793 (inst/sec) elapsed = 0:0:26:56 / Thu Apr 12 20:09:28 2018
GPGPU-Sim PTX: 155400000 instructions simulated : ctaid=(0,2,0) tid=(6,4,0)
GPGPU-Sim PTX: 155500000 instructions simulated : ctaid=(5,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1818000  inst.: 153322159 (ipc=84.3) sim_rate=94818 (inst/sec) elapsed = 0:0:26:57 / Thu Apr 12 20:09:29 2018
GPGPU-Sim uArch: cycles simulated: 1819000  inst.: 153416140 (ipc=84.3) sim_rate=94818 (inst/sec) elapsed = 0:0:26:58 / Thu Apr 12 20:09:30 2018
GPGPU-Sim PTX: 155600000 instructions simulated : ctaid=(1,4,0) tid=(5,5,0)
GPGPU-Sim PTX: 155700000 instructions simulated : ctaid=(8,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1820500  inst.: 153560077 (ipc=84.4) sim_rate=94848 (inst/sec) elapsed = 0:0:26:59 / Thu Apr 12 20:09:31 2018
GPGPU-Sim PTX: 155800000 instructions simulated : ctaid=(7,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1821500  inst.: 153658050 (ipc=84.4) sim_rate=94850 (inst/sec) elapsed = 0:0:27:00 / Thu Apr 12 20:09:32 2018
GPGPU-Sim PTX: 155900000 instructions simulated : ctaid=(0,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1823000  inst.: 153787982 (ipc=84.4) sim_rate=94872 (inst/sec) elapsed = 0:0:27:01 / Thu Apr 12 20:09:33 2018
GPGPU-Sim PTX: 156000000 instructions simulated : ctaid=(0,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1824000  inst.: 153883059 (ipc=84.4) sim_rate=94872 (inst/sec) elapsed = 0:0:27:02 / Thu Apr 12 20:09:34 2018
GPGPU-Sim PTX: 156100000 instructions simulated : ctaid=(0,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1825000  inst.: 153984242 (ipc=84.4) sim_rate=94876 (inst/sec) elapsed = 0:0:27:03 / Thu Apr 12 20:09:35 2018
GPGPU-Sim PTX: 156200000 instructions simulated : ctaid=(6,1,0) tid=(3,7,0)
GPGPU-Sim PTX: 156300000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1826500  inst.: 154130756 (ipc=84.4) sim_rate=94908 (inst/sec) elapsed = 0:0:27:04 / Thu Apr 12 20:09:36 2018
GPGPU-Sim PTX: 156400000 instructions simulated : ctaid=(8,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1827500  inst.: 154223623 (ipc=84.4) sim_rate=94906 (inst/sec) elapsed = 0:0:27:05 / Thu Apr 12 20:09:37 2018
GPGPU-Sim PTX: 156500000 instructions simulated : ctaid=(4,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1828500  inst.: 154321527 (ipc=84.4) sim_rate=94908 (inst/sec) elapsed = 0:0:27:06 / Thu Apr 12 20:09:38 2018
GPGPU-Sim PTX: 156600000 instructions simulated : ctaid=(2,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1829500  inst.: 154426759 (ipc=84.4) sim_rate=94915 (inst/sec) elapsed = 0:0:27:07 / Thu Apr 12 20:09:39 2018
GPGPU-Sim PTX: 156700000 instructions simulated : ctaid=(2,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1831000  inst.: 154562846 (ipc=84.4) sim_rate=94940 (inst/sec) elapsed = 0:0:27:08 / Thu Apr 12 20:09:40 2018
GPGPU-Sim PTX: 156800000 instructions simulated : ctaid=(2,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1832000  inst.: 154652040 (ipc=84.4) sim_rate=94936 (inst/sec) elapsed = 0:0:27:09 / Thu Apr 12 20:09:41 2018
GPGPU-Sim PTX: 156900000 instructions simulated : ctaid=(5,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1833000  inst.: 154749263 (ipc=84.4) sim_rate=94938 (inst/sec) elapsed = 0:0:27:10 / Thu Apr 12 20:09:42 2018
GPGPU-Sim PTX: 157000000 instructions simulated : ctaid=(7,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1834500  inst.: 154874121 (ipc=84.4) sim_rate=94956 (inst/sec) elapsed = 0:0:27:11 / Thu Apr 12 20:09:43 2018
GPGPU-Sim PTX: 157100000 instructions simulated : ctaid=(1,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1835500  inst.: 154970309 (ipc=84.4) sim_rate=94957 (inst/sec) elapsed = 0:0:27:12 / Thu Apr 12 20:09:44 2018
GPGPU-Sim PTX: 157200000 instructions simulated : ctaid=(2,1,0) tid=(1,5,0)
GPGPU-Sim PTX: 157300000 instructions simulated : ctaid=(8,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1837000  inst.: 155114904 (ipc=84.4) sim_rate=94987 (inst/sec) elapsed = 0:0:27:13 / Thu Apr 12 20:09:45 2018
GPGPU-Sim PTX: 157400000 instructions simulated : ctaid=(2,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1838000  inst.: 155210304 (ipc=84.4) sim_rate=94987 (inst/sec) elapsed = 0:0:27:14 / Thu Apr 12 20:09:46 2018
GPGPU-Sim PTX: 157500000 instructions simulated : ctaid=(3,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1839000  inst.: 155314931 (ipc=84.5) sim_rate=94993 (inst/sec) elapsed = 0:0:27:15 / Thu Apr 12 20:09:47 2018
GPGPU-Sim PTX: 157600000 instructions simulated : ctaid=(0,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1840000  inst.: 155400258 (ipc=84.5) sim_rate=94987 (inst/sec) elapsed = 0:0:27:16 / Thu Apr 12 20:09:48 2018
GPGPU-Sim PTX: 157700000 instructions simulated : ctaid=(5,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1841500  inst.: 155538970 (ipc=84.5) sim_rate=95014 (inst/sec) elapsed = 0:0:27:17 / Thu Apr 12 20:09:49 2018
GPGPU-Sim PTX: 157800000 instructions simulated : ctaid=(7,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1842500  inst.: 155632686 (ipc=84.5) sim_rate=95013 (inst/sec) elapsed = 0:0:27:18 / Thu Apr 12 20:09:50 2018
GPGPU-Sim PTX: 157900000 instructions simulated : ctaid=(7,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1843500  inst.: 155726177 (ipc=84.5) sim_rate=95012 (inst/sec) elapsed = 0:0:27:19 / Thu Apr 12 20:09:51 2018
GPGPU-Sim PTX: 158000000 instructions simulated : ctaid=(8,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1844500  inst.: 155825982 (ipc=84.5) sim_rate=95015 (inst/sec) elapsed = 0:0:27:20 / Thu Apr 12 20:09:52 2018
GPGPU-Sim PTX: 158100000 instructions simulated : ctaid=(5,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1845500  inst.: 155923776 (ipc=84.5) sim_rate=95017 (inst/sec) elapsed = 0:0:27:21 / Thu Apr 12 20:09:53 2018
GPGPU-Sim PTX: 158200000 instructions simulated : ctaid=(7,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1846500  inst.: 156017573 (ipc=84.5) sim_rate=95016 (inst/sec) elapsed = 0:0:27:22 / Thu Apr 12 20:09:54 2018
GPGPU-Sim PTX: 158300000 instructions simulated : ctaid=(8,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1847500  inst.: 156111197 (ipc=84.5) sim_rate=95015 (inst/sec) elapsed = 0:0:27:23 / Thu Apr 12 20:09:55 2018
GPGPU-Sim PTX: 158400000 instructions simulated : ctaid=(1,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1848500  inst.: 156214254 (ipc=84.5) sim_rate=95020 (inst/sec) elapsed = 0:0:27:24 / Thu Apr 12 20:09:56 2018
GPGPU-Sim PTX: 158500000 instructions simulated : ctaid=(8,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1850000  inst.: 156357611 (ipc=84.5) sim_rate=95050 (inst/sec) elapsed = 0:0:27:25 / Thu Apr 12 20:09:57 2018
GPGPU-Sim PTX: 158600000 instructions simulated : ctaid=(4,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1851000  inst.: 156462255 (ipc=84.5) sim_rate=95056 (inst/sec) elapsed = 0:0:27:26 / Thu Apr 12 20:09:58 2018
GPGPU-Sim PTX: 158700000 instructions simulated : ctaid=(1,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1852000  inst.: 156562459 (ipc=84.5) sim_rate=95059 (inst/sec) elapsed = 0:0:27:27 / Thu Apr 12 20:09:59 2018
GPGPU-Sim PTX: 158800000 instructions simulated : ctaid=(1,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1853000  inst.: 156655916 (ipc=84.5) sim_rate=95058 (inst/sec) elapsed = 0:0:27:28 / Thu Apr 12 20:10:00 2018
GPGPU-Sim PTX: 158900000 instructions simulated : ctaid=(0,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1854000  inst.: 156740269 (ipc=84.5) sim_rate=95051 (inst/sec) elapsed = 0:0:27:29 / Thu Apr 12 20:10:01 2018
GPGPU-Sim PTX: 159000000 instructions simulated : ctaid=(7,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 159100000 instructions simulated : ctaid=(3,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1855500  inst.: 156881565 (ipc=84.5) sim_rate=95079 (inst/sec) elapsed = 0:0:27:30 / Thu Apr 12 20:10:02 2018
GPGPU-Sim PTX: 159200000 instructions simulated : ctaid=(1,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1856500  inst.: 156973051 (ipc=84.6) sim_rate=95077 (inst/sec) elapsed = 0:0:27:31 / Thu Apr 12 20:10:03 2018
GPGPU-Sim PTX: 159300000 instructions simulated : ctaid=(2,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1858000  inst.: 157123098 (ipc=84.6) sim_rate=95110 (inst/sec) elapsed = 0:0:27:32 / Thu Apr 12 20:10:04 2018
GPGPU-Sim PTX: 159400000 instructions simulated : ctaid=(4,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1859000  inst.: 157206701 (ipc=84.6) sim_rate=95103 (inst/sec) elapsed = 0:0:27:33 / Thu Apr 12 20:10:05 2018
GPGPU-Sim PTX: 159500000 instructions simulated : ctaid=(8,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1860000  inst.: 157292235 (ipc=84.6) sim_rate=95098 (inst/sec) elapsed = 0:0:27:34 / Thu Apr 12 20:10:06 2018
GPGPU-Sim PTX: 159600000 instructions simulated : ctaid=(5,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1861500  inst.: 157426899 (ipc=84.6) sim_rate=95121 (inst/sec) elapsed = 0:0:27:35 / Thu Apr 12 20:10:07 2018
GPGPU-Sim PTX: 159700000 instructions simulated : ctaid=(6,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1862500  inst.: 157513863 (ipc=84.6) sim_rate=95117 (inst/sec) elapsed = 0:0:27:36 / Thu Apr 12 20:10:08 2018
GPGPU-Sim PTX: 159800000 instructions simulated : ctaid=(3,0,0) tid=(7,4,0)
GPGPU-Sim PTX: 159900000 instructions simulated : ctaid=(0,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1864000  inst.: 157661279 (ipc=84.6) sim_rate=95148 (inst/sec) elapsed = 0:0:27:37 / Thu Apr 12 20:10:09 2018
GPGPU-Sim uArch: cycles simulated: 1865000  inst.: 157757964 (ipc=84.6) sim_rate=95149 (inst/sec) elapsed = 0:0:27:38 / Thu Apr 12 20:10:10 2018
GPGPU-Sim PTX: 160000000 instructions simulated : ctaid=(0,2,0) tid=(6,7,0)
GPGPU-Sim PTX: 160100000 instructions simulated : ctaid=(0,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1866500  inst.: 157896088 (ipc=84.6) sim_rate=95175 (inst/sec) elapsed = 0:0:27:39 / Thu Apr 12 20:10:11 2018
GPGPU-Sim PTX: 160200000 instructions simulated : ctaid=(5,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1867500  inst.: 157992649 (ipc=84.6) sim_rate=95176 (inst/sec) elapsed = 0:0:27:40 / Thu Apr 12 20:10:12 2018
GPGPU-Sim PTX: 160300000 instructions simulated : ctaid=(6,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1869000  inst.: 158119207 (ipc=84.6) sim_rate=95195 (inst/sec) elapsed = 0:0:27:41 / Thu Apr 12 20:10:13 2018
GPGPU-Sim PTX: 160400000 instructions simulated : ctaid=(4,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1870000  inst.: 158209455 (ipc=84.6) sim_rate=95192 (inst/sec) elapsed = 0:0:27:42 / Thu Apr 12 20:10:14 2018
GPGPU-Sim PTX: 160500000 instructions simulated : ctaid=(5,3,0) tid=(4,4,0)
GPGPU-Sim PTX: 160600000 instructions simulated : ctaid=(7,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1871500  inst.: 158355201 (ipc=84.6) sim_rate=95222 (inst/sec) elapsed = 0:0:27:43 / Thu Apr 12 20:10:15 2018
GPGPU-Sim uArch: cycles simulated: 1872500  inst.: 158441751 (ipc=84.6) sim_rate=95217 (inst/sec) elapsed = 0:0:27:44 / Thu Apr 12 20:10:16 2018
GPGPU-Sim PTX: 160700000 instructions simulated : ctaid=(8,2,0) tid=(6,3,0)
GPGPU-Sim PTX: 160800000 instructions simulated : ctaid=(5,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1874000  inst.: 158581603 (ipc=84.6) sim_rate=95244 (inst/sec) elapsed = 0:0:27:45 / Thu Apr 12 20:10:17 2018
GPGPU-Sim PTX: 160900000 instructions simulated : ctaid=(3,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1875000  inst.: 158674838 (ipc=84.6) sim_rate=95243 (inst/sec) elapsed = 0:0:27:46 / Thu Apr 12 20:10:18 2018
GPGPU-Sim PTX: 161000000 instructions simulated : ctaid=(2,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1876000  inst.: 158765036 (ipc=84.6) sim_rate=95239 (inst/sec) elapsed = 0:0:27:47 / Thu Apr 12 20:10:19 2018
GPGPU-Sim PTX: 161100000 instructions simulated : ctaid=(5,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1877500  inst.: 158899924 (ipc=84.6) sim_rate=95263 (inst/sec) elapsed = 0:0:27:48 / Thu Apr 12 20:10:20 2018
GPGPU-Sim PTX: 161200000 instructions simulated : ctaid=(3,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1878500  inst.: 158995849 (ipc=84.6) sim_rate=95264 (inst/sec) elapsed = 0:0:27:49 / Thu Apr 12 20:10:21 2018
GPGPU-Sim PTX: 161300000 instructions simulated : ctaid=(3,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1879500  inst.: 159100334 (ipc=84.7) sim_rate=95269 (inst/sec) elapsed = 0:0:27:50 / Thu Apr 12 20:10:22 2018
GPGPU-Sim PTX: 161400000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1880500  inst.: 159195145 (ipc=84.7) sim_rate=95269 (inst/sec) elapsed = 0:0:27:51 / Thu Apr 12 20:10:23 2018
GPGPU-Sim PTX: 161500000 instructions simulated : ctaid=(5,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1882000  inst.: 159330230 (ipc=84.7) sim_rate=95293 (inst/sec) elapsed = 0:0:27:52 / Thu Apr 12 20:10:24 2018
GPGPU-Sim PTX: 161600000 instructions simulated : ctaid=(3,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1883000  inst.: 159418231 (ipc=84.7) sim_rate=95288 (inst/sec) elapsed = 0:0:27:53 / Thu Apr 12 20:10:25 2018
GPGPU-Sim PTX: 161700000 instructions simulated : ctaid=(2,4,0) tid=(3,0,0)
GPGPU-Sim PTX: 161800000 instructions simulated : ctaid=(8,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1884500  inst.: 159553072 (ipc=84.7) sim_rate=95312 (inst/sec) elapsed = 0:0:27:54 / Thu Apr 12 20:10:26 2018
GPGPU-Sim PTX: 161900000 instructions simulated : ctaid=(7,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1885500  inst.: 159649858 (ipc=84.7) sim_rate=95313 (inst/sec) elapsed = 0:0:27:55 / Thu Apr 12 20:10:27 2018
GPGPU-Sim PTX: 162000000 instructions simulated : ctaid=(6,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1886500  inst.: 159734932 (ipc=84.7) sim_rate=95307 (inst/sec) elapsed = 0:0:27:56 / Thu Apr 12 20:10:28 2018
GPGPU-Sim PTX: 162100000 instructions simulated : ctaid=(8,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1888000  inst.: 159862622 (ipc=84.7) sim_rate=95326 (inst/sec) elapsed = 0:0:27:57 / Thu Apr 12 20:10:29 2018
GPGPU-Sim PTX: 162200000 instructions simulated : ctaid=(8,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1889000  inst.: 159948986 (ipc=84.7) sim_rate=95321 (inst/sec) elapsed = 0:0:27:58 / Thu Apr 12 20:10:30 2018
GPGPU-Sim PTX: 162300000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1890000  inst.: 160052195 (ipc=84.7) sim_rate=95325 (inst/sec) elapsed = 0:0:27:59 / Thu Apr 12 20:10:31 2018
GPGPU-Sim PTX: 162400000 instructions simulated : ctaid=(7,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1891500  inst.: 160184903 (ipc=84.7) sim_rate=95348 (inst/sec) elapsed = 0:0:28:00 / Thu Apr 12 20:10:32 2018
GPGPU-Sim PTX: 162500000 instructions simulated : ctaid=(7,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1892500  inst.: 160273470 (ipc=84.7) sim_rate=95344 (inst/sec) elapsed = 0:0:28:01 / Thu Apr 12 20:10:33 2018
GPGPU-Sim PTX: 162600000 instructions simulated : ctaid=(6,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1894000  inst.: 160414781 (ipc=84.7) sim_rate=95371 (inst/sec) elapsed = 0:0:28:02 / Thu Apr 12 20:10:34 2018
GPGPU-Sim PTX: 162700000 instructions simulated : ctaid=(3,4,0) tid=(1,3,0)
GPGPU-Sim PTX: 162800000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1895500  inst.: 160551007 (ipc=84.7) sim_rate=95395 (inst/sec) elapsed = 0:0:28:03 / Thu Apr 12 20:10:35 2018
GPGPU-Sim PTX: 162900000 instructions simulated : ctaid=(4,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1896500  inst.: 160631610 (ipc=84.7) sim_rate=95386 (inst/sec) elapsed = 0:0:28:04 / Thu Apr 12 20:10:36 2018
GPGPU-Sim PTX: 163000000 instructions simulated : ctaid=(1,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1898000  inst.: 160770384 (ipc=84.7) sim_rate=95412 (inst/sec) elapsed = 0:0:28:05 / Thu Apr 12 20:10:37 2018
GPGPU-Sim PTX: 163100000 instructions simulated : ctaid=(6,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1899000  inst.: 160864343 (ipc=84.7) sim_rate=95411 (inst/sec) elapsed = 0:0:28:06 / Thu Apr 12 20:10:38 2018
GPGPU-Sim PTX: 163200000 instructions simulated : ctaid=(6,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1900500  inst.: 160998868 (ipc=84.7) sim_rate=95435 (inst/sec) elapsed = 0:0:28:07 / Thu Apr 12 20:10:39 2018
GPGPU-Sim PTX: 163300000 instructions simulated : ctaid=(1,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1901500  inst.: 161081815 (ipc=84.7) sim_rate=95427 (inst/sec) elapsed = 0:0:28:08 / Thu Apr 12 20:10:40 2018
GPGPU-Sim PTX: 163400000 instructions simulated : ctaid=(0,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1902500  inst.: 161174213 (ipc=84.7) sim_rate=95425 (inst/sec) elapsed = 0:0:28:09 / Thu Apr 12 20:10:41 2018
GPGPU-Sim PTX: 163500000 instructions simulated : ctaid=(0,2,0) tid=(3,1,0)
GPGPU-Sim PTX: 163600000 instructions simulated : ctaid=(1,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1904000  inst.: 161310967 (ipc=84.7) sim_rate=95450 (inst/sec) elapsed = 0:0:28:10 / Thu Apr 12 20:10:42 2018
GPGPU-Sim PTX: 163700000 instructions simulated : ctaid=(6,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1905000  inst.: 161413189 (ipc=84.7) sim_rate=95454 (inst/sec) elapsed = 0:0:28:11 / Thu Apr 12 20:10:43 2018
GPGPU-Sim uArch: cycles simulated: 1906000  inst.: 161494101 (ipc=84.7) sim_rate=95445 (inst/sec) elapsed = 0:0:28:12 / Thu Apr 12 20:10:44 2018
GPGPU-Sim PTX: 163800000 instructions simulated : ctaid=(3,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 163900000 instructions simulated : ctaid=(0,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1907500  inst.: 161617338 (ipc=84.7) sim_rate=95462 (inst/sec) elapsed = 0:0:28:13 / Thu Apr 12 20:10:45 2018
GPGPU-Sim uArch: cycles simulated: 1908500  inst.: 161702551 (ipc=84.7) sim_rate=95456 (inst/sec) elapsed = 0:0:28:14 / Thu Apr 12 20:10:46 2018
GPGPU-Sim PTX: 164000000 instructions simulated : ctaid=(3,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1909500  inst.: 161791434 (ipc=84.7) sim_rate=95452 (inst/sec) elapsed = 0:0:28:15 / Thu Apr 12 20:10:47 2018
GPGPU-Sim PTX: 164100000 instructions simulated : ctaid=(8,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1910500  inst.: 161884378 (ipc=84.7) sim_rate=95450 (inst/sec) elapsed = 0:0:28:16 / Thu Apr 12 20:10:48 2018
GPGPU-Sim PTX: 164200000 instructions simulated : ctaid=(0,0,0) tid=(3,6,0)
GPGPU-Sim PTX: 164300000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1912000  inst.: 162027426 (ipc=84.7) sim_rate=95478 (inst/sec) elapsed = 0:0:28:17 / Thu Apr 12 20:10:49 2018
GPGPU-Sim PTX: 164400000 instructions simulated : ctaid=(7,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1913000  inst.: 162119767 (ipc=84.7) sim_rate=95476 (inst/sec) elapsed = 0:0:28:18 / Thu Apr 12 20:10:50 2018
GPGPU-Sim PTX: 164500000 instructions simulated : ctaid=(7,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1914500  inst.: 162261474 (ipc=84.8) sim_rate=95504 (inst/sec) elapsed = 0:0:28:19 / Thu Apr 12 20:10:51 2018
GPGPU-Sim PTX: 164600000 instructions simulated : ctaid=(6,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1915500  inst.: 162344688 (ipc=84.8) sim_rate=95496 (inst/sec) elapsed = 0:0:28:20 / Thu Apr 12 20:10:52 2018
GPGPU-Sim PTX: 164700000 instructions simulated : ctaid=(0,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1917000  inst.: 162478151 (ipc=84.8) sim_rate=95519 (inst/sec) elapsed = 0:0:28:21 / Thu Apr 12 20:10:53 2018
GPGPU-Sim PTX: 164800000 instructions simulated : ctaid=(2,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1918000  inst.: 162572186 (ipc=84.8) sim_rate=95518 (inst/sec) elapsed = 0:0:28:22 / Thu Apr 12 20:10:54 2018
GPGPU-Sim PTX: 164900000 instructions simulated : ctaid=(8,4,0) tid=(4,3,0)
GPGPU-Sim PTX: 165000000 instructions simulated : ctaid=(3,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1919500  inst.: 162728499 (ipc=84.8) sim_rate=95554 (inst/sec) elapsed = 0:0:28:23 / Thu Apr 12 20:10:55 2018
GPGPU-Sim PTX: 165100000 instructions simulated : ctaid=(1,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1920500  inst.: 162812448 (ipc=84.8) sim_rate=95547 (inst/sec) elapsed = 0:0:28:24 / Thu Apr 12 20:10:56 2018
GPGPU-Sim PTX: 165200000 instructions simulated : ctaid=(1,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1921500  inst.: 162894545 (ipc=84.8) sim_rate=95539 (inst/sec) elapsed = 0:0:28:25 / Thu Apr 12 20:10:57 2018
GPGPU-Sim uArch: cycles simulated: 1922500  inst.: 162976226 (ipc=84.8) sim_rate=95531 (inst/sec) elapsed = 0:0:28:26 / Thu Apr 12 20:10:58 2018
GPGPU-Sim PTX: 165300000 instructions simulated : ctaid=(8,3,0) tid=(5,6,0)
GPGPU-Sim PTX: 165400000 instructions simulated : ctaid=(1,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1924000  inst.: 163122041 (ipc=84.8) sim_rate=95560 (inst/sec) elapsed = 0:0:28:27 / Thu Apr 12 20:10:59 2018
GPGPU-Sim PTX: 165500000 instructions simulated : ctaid=(8,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1925000  inst.: 163225328 (ipc=84.8) sim_rate=95565 (inst/sec) elapsed = 0:0:28:28 / Thu Apr 12 20:11:00 2018
GPGPU-Sim PTX: 165600000 instructions simulated : ctaid=(7,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1926000  inst.: 163336974 (ipc=84.8) sim_rate=95574 (inst/sec) elapsed = 0:0:28:29 / Thu Apr 12 20:11:01 2018
GPGPU-Sim PTX: 165700000 instructions simulated : ctaid=(8,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1927500  inst.: 163478871 (ipc=84.8) sim_rate=95601 (inst/sec) elapsed = 0:0:28:30 / Thu Apr 12 20:11:02 2018
GPGPU-Sim PTX: 165800000 instructions simulated : ctaid=(5,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1928500  inst.: 163569768 (ipc=84.8) sim_rate=95598 (inst/sec) elapsed = 0:0:28:31 / Thu Apr 12 20:11:03 2018
GPGPU-Sim PTX: 165900000 instructions simulated : ctaid=(8,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1929500  inst.: 163662731 (ipc=84.8) sim_rate=95597 (inst/sec) elapsed = 0:0:28:32 / Thu Apr 12 20:11:04 2018
GPGPU-Sim PTX: 166000000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 166100000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1931000  inst.: 163781956 (ipc=84.8) sim_rate=95611 (inst/sec) elapsed = 0:0:28:33 / Thu Apr 12 20:11:05 2018
GPGPU-Sim uArch: cycles simulated: 1932000  inst.: 163871608 (ipc=84.8) sim_rate=95607 (inst/sec) elapsed = 0:0:28:34 / Thu Apr 12 20:11:06 2018
GPGPU-Sim PTX: 166200000 instructions simulated : ctaid=(6,4,0) tid=(5,2,0)
GPGPU-Sim PTX: 166300000 instructions simulated : ctaid=(7,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1933500  inst.: 164023439 (ipc=84.8) sim_rate=95640 (inst/sec) elapsed = 0:0:28:35 / Thu Apr 12 20:11:07 2018
GPGPU-Sim PTX: 166400000 instructions simulated : ctaid=(7,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1934500  inst.: 164126485 (ipc=84.8) sim_rate=95644 (inst/sec) elapsed = 0:0:28:36 / Thu Apr 12 20:11:08 2018
GPGPU-Sim PTX: 166500000 instructions simulated : ctaid=(4,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1935500  inst.: 164221293 (ipc=84.8) sim_rate=95644 (inst/sec) elapsed = 0:0:28:37 / Thu Apr 12 20:11:09 2018
GPGPU-Sim PTX: 166600000 instructions simulated : ctaid=(8,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1937000  inst.: 164352610 (ipc=84.8) sim_rate=95665 (inst/sec) elapsed = 0:0:28:38 / Thu Apr 12 20:11:10 2018
GPGPU-Sim PTX: 166700000 instructions simulated : ctaid=(8,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1938000  inst.: 164429653 (ipc=84.8) sim_rate=95654 (inst/sec) elapsed = 0:0:28:39 / Thu Apr 12 20:11:11 2018
GPGPU-Sim PTX: 166800000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1939000  inst.: 164518787 (ipc=84.8) sim_rate=95650 (inst/sec) elapsed = 0:0:28:40 / Thu Apr 12 20:11:12 2018
GPGPU-Sim PTX: 166900000 instructions simulated : ctaid=(6,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1940500  inst.: 164662971 (ipc=84.9) sim_rate=95678 (inst/sec) elapsed = 0:0:28:41 / Thu Apr 12 20:11:13 2018
GPGPU-Sim PTX: 167000000 instructions simulated : ctaid=(4,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1941500  inst.: 164755169 (ipc=84.9) sim_rate=95676 (inst/sec) elapsed = 0:0:28:42 / Thu Apr 12 20:11:14 2018
GPGPU-Sim PTX: 167100000 instructions simulated : ctaid=(2,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1942500  inst.: 164848566 (ipc=84.9) sim_rate=95675 (inst/sec) elapsed = 0:0:28:43 / Thu Apr 12 20:11:15 2018
GPGPU-Sim PTX: 167200000 instructions simulated : ctaid=(6,6,0) tid=(6,0,0)
GPGPU-Sim PTX: 167300000 instructions simulated : ctaid=(2,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1944000  inst.: 164984784 (ipc=84.9) sim_rate=95698 (inst/sec) elapsed = 0:0:28:44 / Thu Apr 12 20:11:16 2018
GPGPU-Sim PTX: 167400000 instructions simulated : ctaid=(7,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1945000  inst.: 165067110 (ipc=84.9) sim_rate=95691 (inst/sec) elapsed = 0:0:28:45 / Thu Apr 12 20:11:17 2018
GPGPU-Sim PTX: 167500000 instructions simulated : ctaid=(1,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1946500  inst.: 165181599 (ipc=84.9) sim_rate=95701 (inst/sec) elapsed = 0:0:28:46 / Thu Apr 12 20:11:18 2018
GPGPU-Sim PTX: 167600000 instructions simulated : ctaid=(5,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1947500  inst.: 165276512 (ipc=84.9) sim_rate=95701 (inst/sec) elapsed = 0:0:28:47 / Thu Apr 12 20:11:19 2018
GPGPU-Sim PTX: 167700000 instructions simulated : ctaid=(7,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1949000  inst.: 165425632 (ipc=84.9) sim_rate=95732 (inst/sec) elapsed = 0:0:28:48 / Thu Apr 12 20:11:20 2018
GPGPU-Sim PTX: 167800000 instructions simulated : ctaid=(7,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1950000  inst.: 165522008 (ipc=84.9) sim_rate=95732 (inst/sec) elapsed = 0:0:28:49 / Thu Apr 12 20:11:21 2018
GPGPU-Sim PTX: 167900000 instructions simulated : ctaid=(5,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1951000  inst.: 165618459 (ipc=84.9) sim_rate=95733 (inst/sec) elapsed = 0:0:28:50 / Thu Apr 12 20:11:22 2018
GPGPU-Sim PTX: 168000000 instructions simulated : ctaid=(1,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1952000  inst.: 165709950 (ipc=84.9) sim_rate=95730 (inst/sec) elapsed = 0:0:28:51 / Thu Apr 12 20:11:23 2018
GPGPU-Sim PTX: 168100000 instructions simulated : ctaid=(6,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1953000  inst.: 165799555 (ipc=84.9) sim_rate=95727 (inst/sec) elapsed = 0:0:28:52 / Thu Apr 12 20:11:24 2018
GPGPU-Sim PTX: 168200000 instructions simulated : ctaid=(5,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1954000  inst.: 165886904 (ipc=84.9) sim_rate=95722 (inst/sec) elapsed = 0:0:28:53 / Thu Apr 12 20:11:25 2018
GPGPU-Sim PTX: 168300000 instructions simulated : ctaid=(1,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1955000  inst.: 165981155 (ipc=84.9) sim_rate=95721 (inst/sec) elapsed = 0:0:28:54 / Thu Apr 12 20:11:26 2018
GPGPU-Sim PTX: 168400000 instructions simulated : ctaid=(6,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1956000  inst.: 166075087 (ipc=84.9) sim_rate=95720 (inst/sec) elapsed = 0:0:28:55 / Thu Apr 12 20:11:27 2018
GPGPU-Sim PTX: 168500000 instructions simulated : ctaid=(1,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1957000  inst.: 166174252 (ipc=84.9) sim_rate=95722 (inst/sec) elapsed = 0:0:28:56 / Thu Apr 12 20:11:28 2018
GPGPU-Sim PTX: 168600000 instructions simulated : ctaid=(7,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1958000  inst.: 166269023 (ipc=84.9) sim_rate=95721 (inst/sec) elapsed = 0:0:28:57 / Thu Apr 12 20:11:29 2018
GPGPU-Sim PTX: 168700000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1959000  inst.: 166362320 (ipc=84.9) sim_rate=95720 (inst/sec) elapsed = 0:0:28:58 / Thu Apr 12 20:11:30 2018
GPGPU-Sim PTX: 168800000 instructions simulated : ctaid=(1,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1960000  inst.: 166447563 (ipc=84.9) sim_rate=95714 (inst/sec) elapsed = 0:0:28:59 / Thu Apr 12 20:11:31 2018
GPGPU-Sim PTX: 168900000 instructions simulated : ctaid=(2,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1961000  inst.: 166543777 (ipc=84.9) sim_rate=95714 (inst/sec) elapsed = 0:0:29:00 / Thu Apr 12 20:11:32 2018
GPGPU-Sim PTX: 169000000 instructions simulated : ctaid=(5,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1962000  inst.: 166634298 (ipc=84.9) sim_rate=95711 (inst/sec) elapsed = 0:0:29:01 / Thu Apr 12 20:11:33 2018
GPGPU-Sim uArch: cycles simulated: 1963000  inst.: 166729904 (ipc=84.9) sim_rate=95711 (inst/sec) elapsed = 0:0:29:02 / Thu Apr 12 20:11:34 2018
GPGPU-Sim PTX: 169100000 instructions simulated : ctaid=(1,3,0) tid=(4,0,0)
GPGPU-Sim PTX: 169200000 instructions simulated : ctaid=(2,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1964500  inst.: 166877426 (ipc=84.9) sim_rate=95741 (inst/sec) elapsed = 0:0:29:03 / Thu Apr 12 20:11:35 2018
GPGPU-Sim PTX: 169300000 instructions simulated : ctaid=(5,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1965500  inst.: 166962168 (ipc=84.9) sim_rate=95735 (inst/sec) elapsed = 0:0:29:04 / Thu Apr 12 20:11:36 2018
GPGPU-Sim PTX: 169400000 instructions simulated : ctaid=(8,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1966500  inst.: 167054680 (ipc=85.0) sim_rate=95733 (inst/sec) elapsed = 0:0:29:05 / Thu Apr 12 20:11:37 2018
GPGPU-Sim PTX: 169500000 instructions simulated : ctaid=(2,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1968000  inst.: 167183991 (ipc=85.0) sim_rate=95752 (inst/sec) elapsed = 0:0:29:06 / Thu Apr 12 20:11:38 2018
GPGPU-Sim PTX: 169600000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1969000  inst.: 167273459 (ipc=85.0) sim_rate=95748 (inst/sec) elapsed = 0:0:29:07 / Thu Apr 12 20:11:39 2018
GPGPU-Sim PTX: 169700000 instructions simulated : ctaid=(4,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1970000  inst.: 167363049 (ipc=85.0) sim_rate=95745 (inst/sec) elapsed = 0:0:29:08 / Thu Apr 12 20:11:40 2018
GPGPU-Sim PTX: 169800000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1971500  inst.: 167502652 (ipc=85.0) sim_rate=95770 (inst/sec) elapsed = 0:0:29:09 / Thu Apr 12 20:11:41 2018
GPGPU-Sim PTX: 169900000 instructions simulated : ctaid=(1,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1972500  inst.: 167594961 (ipc=85.0) sim_rate=95768 (inst/sec) elapsed = 0:0:29:10 / Thu Apr 12 20:11:42 2018
GPGPU-Sim PTX: 170000000 instructions simulated : ctaid=(7,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1973500  inst.: 167679985 (ipc=85.0) sim_rate=95762 (inst/sec) elapsed = 0:0:29:11 / Thu Apr 12 20:11:43 2018
GPGPU-Sim PTX: 170100000 instructions simulated : ctaid=(6,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1974500  inst.: 167776337 (ipc=85.0) sim_rate=95762 (inst/sec) elapsed = 0:0:29:12 / Thu Apr 12 20:11:44 2018
GPGPU-Sim PTX: 170200000 instructions simulated : ctaid=(8,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1976000  inst.: 167898625 (ipc=85.0) sim_rate=95777 (inst/sec) elapsed = 0:0:29:13 / Thu Apr 12 20:11:45 2018
GPGPU-Sim PTX: 170300000 instructions simulated : ctaid=(2,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1977000  inst.: 167998865 (ipc=85.0) sim_rate=95780 (inst/sec) elapsed = 0:0:29:14 / Thu Apr 12 20:11:46 2018
GPGPU-Sim PTX: 170400000 instructions simulated : ctaid=(8,1,0) tid=(1,1,0)
GPGPU-Sim PTX: 170500000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1978500  inst.: 168135530 (ipc=85.0) sim_rate=95803 (inst/sec) elapsed = 0:0:29:15 / Thu Apr 12 20:11:47 2018
GPGPU-Sim PTX: 170600000 instructions simulated : ctaid=(0,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1979500  inst.: 168237700 (ipc=85.0) sim_rate=95807 (inst/sec) elapsed = 0:0:29:16 / Thu Apr 12 20:11:48 2018
GPGPU-Sim PTX: 170700000 instructions simulated : ctaid=(6,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1980500  inst.: 168325922 (ipc=85.0) sim_rate=95803 (inst/sec) elapsed = 0:0:29:17 / Thu Apr 12 20:11:49 2018
GPGPU-Sim PTX: 170800000 instructions simulated : ctaid=(3,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1982000  inst.: 168465293 (ipc=85.0) sim_rate=95827 (inst/sec) elapsed = 0:0:29:18 / Thu Apr 12 20:11:50 2018
GPGPU-Sim PTX: 170900000 instructions simulated : ctaid=(3,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1983000  inst.: 168563665 (ipc=85.0) sim_rate=95829 (inst/sec) elapsed = 0:0:29:19 / Thu Apr 12 20:11:51 2018
GPGPU-Sim PTX: 171000000 instructions simulated : ctaid=(6,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1984000  inst.: 168652063 (ipc=85.0) sim_rate=95825 (inst/sec) elapsed = 0:0:29:20 / Thu Apr 12 20:11:52 2018
GPGPU-Sim PTX: 171100000 instructions simulated : ctaid=(0,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1985500  inst.: 168791531 (ipc=85.0) sim_rate=95849 (inst/sec) elapsed = 0:0:29:21 / Thu Apr 12 20:11:53 2018
GPGPU-Sim PTX: 171200000 instructions simulated : ctaid=(0,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1986500  inst.: 168886338 (ipc=85.0) sim_rate=95849 (inst/sec) elapsed = 0:0:29:22 / Thu Apr 12 20:11:54 2018
GPGPU-Sim PTX: 171300000 instructions simulated : ctaid=(7,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1987500  inst.: 168968190 (ipc=85.0) sim_rate=95841 (inst/sec) elapsed = 0:0:29:23 / Thu Apr 12 20:11:55 2018
GPGPU-Sim PTX: 171400000 instructions simulated : ctaid=(2,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1988500  inst.: 169064723 (ipc=85.0) sim_rate=95841 (inst/sec) elapsed = 0:0:29:24 / Thu Apr 12 20:11:56 2018
GPGPU-Sim PTX: 171500000 instructions simulated : ctaid=(0,4,0) tid=(2,7,0)
GPGPU-Sim PTX: 171600000 instructions simulated : ctaid=(5,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1990000  inst.: 169199007 (ipc=85.0) sim_rate=95863 (inst/sec) elapsed = 0:0:29:25 / Thu Apr 12 20:11:57 2018
GPGPU-Sim PTX: 171700000 instructions simulated : ctaid=(3,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1991000  inst.: 169299519 (ipc=85.0) sim_rate=95866 (inst/sec) elapsed = 0:0:29:26 / Thu Apr 12 20:11:58 2018
GPGPU-Sim PTX: 171800000 instructions simulated : ctaid=(7,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1992000  inst.: 169409283 (ipc=85.0) sim_rate=95873 (inst/sec) elapsed = 0:0:29:27 / Thu Apr 12 20:11:59 2018
GPGPU-Sim PTX: 171900000 instructions simulated : ctaid=(8,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1993500  inst.: 169550038 (ipc=85.1) sim_rate=95899 (inst/sec) elapsed = 0:0:29:28 / Thu Apr 12 20:12:00 2018
GPGPU-Sim PTX: 172000000 instructions simulated : ctaid=(4,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1994500  inst.: 169643699 (ipc=85.1) sim_rate=95898 (inst/sec) elapsed = 0:0:29:29 / Thu Apr 12 20:12:01 2018
GPGPU-Sim PTX: 172100000 instructions simulated : ctaid=(3,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1996000  inst.: 169772299 (ipc=85.1) sim_rate=95916 (inst/sec) elapsed = 0:0:29:30 / Thu Apr 12 20:12:02 2018
GPGPU-Sim PTX: 172200000 instructions simulated : ctaid=(3,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1997000  inst.: 169851516 (ipc=85.1) sim_rate=95907 (inst/sec) elapsed = 0:0:29:31 / Thu Apr 12 20:12:03 2018
GPGPU-Sim PTX: 172300000 instructions simulated : ctaid=(5,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1998000  inst.: 169943362 (ipc=85.1) sim_rate=95904 (inst/sec) elapsed = 0:0:29:32 / Thu Apr 12 20:12:04 2018
GPGPU-Sim PTX: 172400000 instructions simulated : ctaid=(7,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1999500  inst.: 170086383 (ipc=85.1) sim_rate=95931 (inst/sec) elapsed = 0:0:29:33 / Thu Apr 12 20:12:05 2018
GPGPU-Sim PTX: 172500000 instructions simulated : ctaid=(6,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2000500  inst.: 170180134 (ipc=85.1) sim_rate=95930 (inst/sec) elapsed = 0:0:29:34 / Thu Apr 12 20:12:06 2018
GPGPU-Sim PTX: 172600000 instructions simulated : ctaid=(7,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2001500  inst.: 170272233 (ipc=85.1) sim_rate=95928 (inst/sec) elapsed = 0:0:29:35 / Thu Apr 12 20:12:07 2018
GPGPU-Sim PTX: 172700000 instructions simulated : ctaid=(4,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2002500  inst.: 170358404 (ipc=85.1) sim_rate=95922 (inst/sec) elapsed = 0:0:29:36 / Thu Apr 12 20:12:08 2018
GPGPU-Sim PTX: 172800000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2003500  inst.: 170443098 (ipc=85.1) sim_rate=95916 (inst/sec) elapsed = 0:0:29:37 / Thu Apr 12 20:12:09 2018
GPGPU-Sim PTX: 172900000 instructions simulated : ctaid=(1,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2005000  inst.: 170562154 (ipc=85.1) sim_rate=95929 (inst/sec) elapsed = 0:0:29:38 / Thu Apr 12 20:12:10 2018
GPGPU-Sim PTX: 173000000 instructions simulated : ctaid=(3,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2006000  inst.: 170649118 (ipc=85.1) sim_rate=95924 (inst/sec) elapsed = 0:0:29:39 / Thu Apr 12 20:12:11 2018
GPGPU-Sim PTX: 173100000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 173200000 instructions simulated : ctaid=(1,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2007500  inst.: 170798595 (ipc=85.1) sim_rate=95954 (inst/sec) elapsed = 0:0:29:40 / Thu Apr 12 20:12:12 2018
GPGPU-Sim PTX: 173300000 instructions simulated : ctaid=(7,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2008500  inst.: 170886698 (ipc=85.1) sim_rate=95949 (inst/sec) elapsed = 0:0:29:41 / Thu Apr 12 20:12:13 2018
GPGPU-Sim PTX: 173400000 instructions simulated : ctaid=(7,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2009500  inst.: 170976389 (ipc=85.1) sim_rate=95946 (inst/sec) elapsed = 0:0:29:42 / Thu Apr 12 20:12:14 2018
GPGPU-Sim PTX: 173500000 instructions simulated : ctaid=(0,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2011000  inst.: 171104994 (ipc=85.1) sim_rate=95964 (inst/sec) elapsed = 0:0:29:43 / Thu Apr 12 20:12:15 2018
GPGPU-Sim PTX: 173600000 instructions simulated : ctaid=(2,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2012000  inst.: 171183222 (ipc=85.1) sim_rate=95954 (inst/sec) elapsed = 0:0:29:44 / Thu Apr 12 20:12:16 2018
GPGPU-Sim PTX: 173700000 instructions simulated : ctaid=(3,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2013500  inst.: 171302922 (ipc=85.1) sim_rate=95968 (inst/sec) elapsed = 0:0:29:45 / Thu Apr 12 20:12:17 2018
GPGPU-Sim PTX: 173800000 instructions simulated : ctaid=(5,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2014500  inst.: 171397095 (ipc=85.1) sim_rate=95967 (inst/sec) elapsed = 0:0:29:46 / Thu Apr 12 20:12:18 2018
GPGPU-Sim PTX: 173900000 instructions simulated : ctaid=(1,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2015500  inst.: 171491319 (ipc=85.1) sim_rate=95966 (inst/sec) elapsed = 0:0:29:47 / Thu Apr 12 20:12:19 2018
GPGPU-Sim PTX: 174000000 instructions simulated : ctaid=(5,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2016500  inst.: 171583490 (ipc=85.1) sim_rate=95963 (inst/sec) elapsed = 0:0:29:48 / Thu Apr 12 20:12:20 2018
GPGPU-Sim PTX: 174100000 instructions simulated : ctaid=(6,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2017500  inst.: 171667514 (ipc=85.1) sim_rate=95957 (inst/sec) elapsed = 0:0:29:49 / Thu Apr 12 20:12:21 2018
GPGPU-Sim uArch: cycles simulated: 2018500  inst.: 171755025 (ipc=85.1) sim_rate=95952 (inst/sec) elapsed = 0:0:29:50 / Thu Apr 12 20:12:22 2018
GPGPU-Sim PTX: 174200000 instructions simulated : ctaid=(0,3,0) tid=(0,3,0)
GPGPU-Sim PTX: 174300000 instructions simulated : ctaid=(5,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2020000  inst.: 171877159 (ipc=85.1) sim_rate=95967 (inst/sec) elapsed = 0:0:29:51 / Thu Apr 12 20:12:23 2018
GPGPU-Sim uArch: cycles simulated: 2021000  inst.: 171956127 (ipc=85.1) sim_rate=95957 (inst/sec) elapsed = 0:0:29:52 / Thu Apr 12 20:12:24 2018
GPGPU-Sim PTX: 174400000 instructions simulated : ctaid=(6,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2022000  inst.: 172044967 (ipc=85.1) sim_rate=95953 (inst/sec) elapsed = 0:0:29:53 / Thu Apr 12 20:12:25 2018
GPGPU-Sim PTX: 174500000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2022500  inst.: 172098798 (ipc=85.1) sim_rate=95930 (inst/sec) elapsed = 0:0:29:54 / Thu Apr 12 20:12:26 2018
GPGPU-Sim PTX: 174600000 instructions simulated : ctaid=(3,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2023500  inst.: 172192053 (ipc=85.1) sim_rate=95928 (inst/sec) elapsed = 0:0:29:55 / Thu Apr 12 20:12:27 2018
GPGPU-Sim PTX: 174700000 instructions simulated : ctaid=(2,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2024500  inst.: 172279585 (ipc=85.1) sim_rate=95924 (inst/sec) elapsed = 0:0:29:56 / Thu Apr 12 20:12:28 2018
GPGPU-Sim PTX: 174800000 instructions simulated : ctaid=(4,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2026000  inst.: 172411352 (ipc=85.1) sim_rate=95943 (inst/sec) elapsed = 0:0:29:57 / Thu Apr 12 20:12:29 2018
GPGPU-Sim PTX: 174900000 instructions simulated : ctaid=(1,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2027000  inst.: 172501058 (ipc=85.1) sim_rate=95940 (inst/sec) elapsed = 0:0:29:58 / Thu Apr 12 20:12:30 2018
GPGPU-Sim PTX: 175000000 instructions simulated : ctaid=(0,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2028000  inst.: 172578168 (ipc=85.1) sim_rate=95930 (inst/sec) elapsed = 0:0:29:59 / Thu Apr 12 20:12:31 2018
GPGPU-Sim PTX: 175100000 instructions simulated : ctaid=(8,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2029000  inst.: 172658636 (ipc=85.1) sim_rate=95921 (inst/sec) elapsed = 0:0:30:00 / Thu Apr 12 20:12:32 2018
GPGPU-Sim PTX: 175200000 instructions simulated : ctaid=(7,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2030000  inst.: 172753071 (ipc=85.1) sim_rate=95920 (inst/sec) elapsed = 0:0:30:01 / Thu Apr 12 20:12:33 2018
GPGPU-Sim PTX: 175300000 instructions simulated : ctaid=(3,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2031000  inst.: 172852645 (ipc=85.1) sim_rate=95922 (inst/sec) elapsed = 0:0:30:02 / Thu Apr 12 20:12:34 2018
GPGPU-Sim PTX: 175400000 instructions simulated : ctaid=(0,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2032500  inst.: 172995231 (ipc=85.1) sim_rate=95948 (inst/sec) elapsed = 0:0:30:03 / Thu Apr 12 20:12:35 2018
GPGPU-Sim PTX: 175500000 instructions simulated : ctaid=(5,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2033500  inst.: 173084685 (ipc=85.1) sim_rate=95944 (inst/sec) elapsed = 0:0:30:04 / Thu Apr 12 20:12:36 2018
GPGPU-Sim PTX: 175600000 instructions simulated : ctaid=(7,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2034500  inst.: 173174292 (ipc=85.1) sim_rate=95941 (inst/sec) elapsed = 0:0:30:05 / Thu Apr 12 20:12:37 2018
GPGPU-Sim PTX: 175700000 instructions simulated : ctaid=(7,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2035500  inst.: 173260748 (ipc=85.1) sim_rate=95936 (inst/sec) elapsed = 0:0:30:06 / Thu Apr 12 20:12:38 2018
GPGPU-Sim PTX: 175800000 instructions simulated : ctaid=(0,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2037000  inst.: 173399819 (ipc=85.1) sim_rate=95960 (inst/sec) elapsed = 0:0:30:07 / Thu Apr 12 20:12:39 2018
GPGPU-Sim PTX: 175900000 instructions simulated : ctaid=(8,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2038000  inst.: 173484651 (ipc=85.1) sim_rate=95953 (inst/sec) elapsed = 0:0:30:08 / Thu Apr 12 20:12:40 2018
GPGPU-Sim PTX: 176000000 instructions simulated : ctaid=(6,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2039000  inst.: 173575725 (ipc=85.1) sim_rate=95951 (inst/sec) elapsed = 0:0:30:09 / Thu Apr 12 20:12:41 2018
GPGPU-Sim PTX: 176100000 instructions simulated : ctaid=(1,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2040500  inst.: 173702014 (ipc=85.1) sim_rate=95967 (inst/sec) elapsed = 0:0:30:10 / Thu Apr 12 20:12:42 2018
GPGPU-Sim PTX: 176200000 instructions simulated : ctaid=(6,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2041500  inst.: 173795838 (ipc=85.1) sim_rate=95966 (inst/sec) elapsed = 0:0:30:11 / Thu Apr 12 20:12:43 2018
GPGPU-Sim PTX: 176300000 instructions simulated : ctaid=(4,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2042500  inst.: 173881543 (ipc=85.1) sim_rate=95961 (inst/sec) elapsed = 0:0:30:12 / Thu Apr 12 20:12:44 2018
GPGPU-Sim PTX: 176400000 instructions simulated : ctaid=(5,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2044000  inst.: 174015600 (ipc=85.1) sim_rate=95982 (inst/sec) elapsed = 0:0:30:13 / Thu Apr 12 20:12:45 2018
GPGPU-Sim PTX: 176500000 instructions simulated : ctaid=(8,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2045000  inst.: 174098599 (ipc=85.1) sim_rate=95974 (inst/sec) elapsed = 0:0:30:14 / Thu Apr 12 20:12:46 2018
GPGPU-Sim PTX: 176600000 instructions simulated : ctaid=(3,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 176700000 instructions simulated : ctaid=(6,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2046500  inst.: 174234648 (ipc=85.1) sim_rate=95997 (inst/sec) elapsed = 0:0:30:15 / Thu Apr 12 20:12:47 2018
GPGPU-Sim uArch: cycles simulated: 2047500  inst.: 174321619 (ipc=85.1) sim_rate=95992 (inst/sec) elapsed = 0:0:30:16 / Thu Apr 12 20:12:48 2018
GPGPU-Sim PTX: 176800000 instructions simulated : ctaid=(2,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2048500  inst.: 174412573 (ipc=85.1) sim_rate=95989 (inst/sec) elapsed = 0:0:30:17 / Thu Apr 12 20:12:49 2018
GPGPU-Sim PTX: 176900000 instructions simulated : ctaid=(0,1,0) tid=(0,0,0)
GPGPU-Sim PTX: 177000000 instructions simulated : ctaid=(3,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2050000  inst.: 174542518 (ipc=85.1) sim_rate=96007 (inst/sec) elapsed = 0:0:30:18 / Thu Apr 12 20:12:50 2018
GPGPU-Sim uArch: cycles simulated: 2051000  inst.: 174623863 (ipc=85.1) sim_rate=95999 (inst/sec) elapsed = 0:0:30:19 / Thu Apr 12 20:12:51 2018
GPGPU-Sim PTX: 177100000 instructions simulated : ctaid=(3,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2052000  inst.: 174713181 (ipc=85.1) sim_rate=95996 (inst/sec) elapsed = 0:0:30:20 / Thu Apr 12 20:12:52 2018
GPGPU-Sim PTX: 177200000 instructions simulated : ctaid=(8,3,0) tid=(0,2,0)
GPGPU-Sim PTX: 177300000 instructions simulated : ctaid=(3,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2053500  inst.: 174841369 (ipc=85.1) sim_rate=96013 (inst/sec) elapsed = 0:0:30:21 / Thu Apr 12 20:12:53 2018
GPGPU-Sim PTX: 177400000 instructions simulated : ctaid=(3,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2054500  inst.: 174937479 (ipc=85.1) sim_rate=96013 (inst/sec) elapsed = 0:0:30:22 / Thu Apr 12 20:12:54 2018
GPGPU-Sim PTX: 177500000 instructions simulated : ctaid=(2,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2055500  inst.: 175030475 (ipc=85.2) sim_rate=96012 (inst/sec) elapsed = 0:0:30:23 / Thu Apr 12 20:12:55 2018
GPGPU-Sim uArch: cycles simulated: 2056500  inst.: 175116337 (ipc=85.2) sim_rate=96006 (inst/sec) elapsed = 0:0:30:24 / Thu Apr 12 20:12:56 2018
GPGPU-Sim PTX: 177600000 instructions simulated : ctaid=(5,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2057500  inst.: 175213027 (ipc=85.2) sim_rate=96007 (inst/sec) elapsed = 0:0:30:25 / Thu Apr 12 20:12:57 2018
GPGPU-Sim PTX: 177700000 instructions simulated : ctaid=(5,2,0) tid=(5,7,0)
GPGPU-Sim PTX: 177800000 instructions simulated : ctaid=(7,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2059000  inst.: 175348979 (ipc=85.2) sim_rate=96029 (inst/sec) elapsed = 0:0:30:26 / Thu Apr 12 20:12:58 2018
GPGPU-Sim PTX: 177900000 instructions simulated : ctaid=(0,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2060000  inst.: 175445371 (ipc=85.2) sim_rate=96029 (inst/sec) elapsed = 0:0:30:27 / Thu Apr 12 20:12:59 2018
GPGPU-Sim PTX: 178000000 instructions simulated : ctaid=(3,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2061500  inst.: 175565447 (ipc=85.2) sim_rate=96042 (inst/sec) elapsed = 0:0:30:28 / Thu Apr 12 20:13:00 2018
GPGPU-Sim PTX: 178100000 instructions simulated : ctaid=(4,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2062500  inst.: 175651170 (ipc=85.2) sim_rate=96036 (inst/sec) elapsed = 0:0:30:29 / Thu Apr 12 20:13:01 2018
GPGPU-Sim PTX: 178200000 instructions simulated : ctaid=(8,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2063500  inst.: 175740031 (ipc=85.2) sim_rate=96032 (inst/sec) elapsed = 0:0:30:30 / Thu Apr 12 20:13:02 2018
GPGPU-Sim PTX: 178300000 instructions simulated : ctaid=(6,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2065000  inst.: 175882529 (ipc=85.2) sim_rate=96058 (inst/sec) elapsed = 0:0:30:31 / Thu Apr 12 20:13:03 2018
GPGPU-Sim PTX: 178400000 instructions simulated : ctaid=(1,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2066000  inst.: 175981150 (ipc=85.2) sim_rate=96059 (inst/sec) elapsed = 0:0:30:32 / Thu Apr 12 20:13:04 2018
GPGPU-Sim PTX: 178500000 instructions simulated : ctaid=(7,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2067000  inst.: 176070439 (ipc=85.2) sim_rate=96055 (inst/sec) elapsed = 0:0:30:33 / Thu Apr 12 20:13:05 2018
GPGPU-Sim PTX: 178600000 instructions simulated : ctaid=(0,2,0) tid=(6,0,0)
GPGPU-Sim PTX: 178700000 instructions simulated : ctaid=(5,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2068500  inst.: 176207757 (ipc=85.2) sim_rate=96078 (inst/sec) elapsed = 0:0:30:34 / Thu Apr 12 20:13:06 2018
GPGPU-Sim uArch: cycles simulated: 2069500  inst.: 176292939 (ipc=85.2) sim_rate=96072 (inst/sec) elapsed = 0:0:30:35 / Thu Apr 12 20:13:07 2018
GPGPU-Sim PTX: 178800000 instructions simulated : ctaid=(3,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2070500  inst.: 176376388 (ipc=85.2) sim_rate=96065 (inst/sec) elapsed = 0:0:30:36 / Thu Apr 12 20:13:08 2018
GPGPU-Sim PTX: 178900000 instructions simulated : ctaid=(5,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2071500  inst.: 176459977 (ipc=85.2) sim_rate=96058 (inst/sec) elapsed = 0:0:30:37 / Thu Apr 12 20:13:09 2018
GPGPU-Sim PTX: 179000000 instructions simulated : ctaid=(4,0,0) tid=(5,5,0)
GPGPU-Sim PTX: 179100000 instructions simulated : ctaid=(3,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2073000  inst.: 176604417 (ipc=85.2) sim_rate=96085 (inst/sec) elapsed = 0:0:30:38 / Thu Apr 12 20:13:10 2018
GPGPU-Sim uArch: cycles simulated: 2074000  inst.: 176697708 (ipc=85.2) sim_rate=96083 (inst/sec) elapsed = 0:0:30:39 / Thu Apr 12 20:13:11 2018
GPGPU-Sim PTX: 179200000 instructions simulated : ctaid=(3,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2075000  inst.: 176786122 (ipc=85.2) sim_rate=96079 (inst/sec) elapsed = 0:0:30:40 / Thu Apr 12 20:13:12 2018
GPGPU-Sim PTX: 179300000 instructions simulated : ctaid=(7,0,0) tid=(2,5,0)
GPGPU-Sim PTX: 179400000 instructions simulated : ctaid=(2,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2076500  inst.: 176925918 (ipc=85.2) sim_rate=96103 (inst/sec) elapsed = 0:0:30:41 / Thu Apr 12 20:13:13 2018
GPGPU-Sim PTX: 179500000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2077500  inst.: 177009355 (ipc=85.2) sim_rate=96096 (inst/sec) elapsed = 0:0:30:42 / Thu Apr 12 20:13:14 2018
GPGPU-Sim PTX: 179600000 instructions simulated : ctaid=(6,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2078500  inst.: 177101397 (ipc=85.2) sim_rate=96094 (inst/sec) elapsed = 0:0:30:43 / Thu Apr 12 20:13:15 2018
GPGPU-Sim uArch: cycles simulated: 2079500  inst.: 177178743 (ipc=85.2) sim_rate=96083 (inst/sec) elapsed = 0:0:30:44 / Thu Apr 12 20:13:16 2018
GPGPU-Sim PTX: 179700000 instructions simulated : ctaid=(7,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2080500  inst.: 177269077 (ipc=85.2) sim_rate=96080 (inst/sec) elapsed = 0:0:30:45 / Thu Apr 12 20:13:17 2018
GPGPU-Sim PTX: 179800000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 179900000 instructions simulated : ctaid=(0,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2082000  inst.: 177402233 (ipc=85.2) sim_rate=96100 (inst/sec) elapsed = 0:0:30:46 / Thu Apr 12 20:13:18 2018
GPGPU-Sim uArch: cycles simulated: 2083000  inst.: 177485429 (ipc=85.2) sim_rate=96093 (inst/sec) elapsed = 0:0:30:47 / Thu Apr 12 20:13:19 2018
GPGPU-Sim PTX: 180000000 instructions simulated : ctaid=(8,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2084000  inst.: 177569845 (ipc=85.2) sim_rate=96087 (inst/sec) elapsed = 0:0:30:48 / Thu Apr 12 20:13:20 2018
GPGPU-Sim PTX: 180100000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim PTX: 180200000 instructions simulated : ctaid=(2,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2085500  inst.: 177696182 (ipc=85.2) sim_rate=96103 (inst/sec) elapsed = 0:0:30:49 / Thu Apr 12 20:13:21 2018
GPGPU-Sim uArch: cycles simulated: 2086500  inst.: 177771104 (ipc=85.2) sim_rate=96092 (inst/sec) elapsed = 0:0:30:50 / Thu Apr 12 20:13:22 2018
GPGPU-Sim PTX: 180300000 instructions simulated : ctaid=(3,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2087500  inst.: 177861192 (ipc=85.2) sim_rate=96089 (inst/sec) elapsed = 0:0:30:51 / Thu Apr 12 20:13:23 2018
GPGPU-Sim PTX: 180400000 instructions simulated : ctaid=(1,3,0) tid=(0,0,0)
GPGPU-Sim PTX: 180500000 instructions simulated : ctaid=(8,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2089000  inst.: 177986484 (ipc=85.2) sim_rate=96105 (inst/sec) elapsed = 0:0:30:52 / Thu Apr 12 20:13:24 2018
GPGPU-Sim uArch: cycles simulated: 2090000  inst.: 178074722 (ipc=85.2) sim_rate=96100 (inst/sec) elapsed = 0:0:30:53 / Thu Apr 12 20:13:25 2018
GPGPU-Sim PTX: 180600000 instructions simulated : ctaid=(0,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2091000  inst.: 178157960 (ipc=85.2) sim_rate=96093 (inst/sec) elapsed = 0:0:30:54 / Thu Apr 12 20:13:26 2018
GPGPU-Sim PTX: 180700000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2092000  inst.: 178243560 (ipc=85.2) sim_rate=96088 (inst/sec) elapsed = 0:0:30:55 / Thu Apr 12 20:13:27 2018
GPGPU-Sim PTX: 180800000 instructions simulated : ctaid=(2,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2093000  inst.: 178335670 (ipc=85.2) sim_rate=96086 (inst/sec) elapsed = 0:0:30:56 / Thu Apr 12 20:13:28 2018
GPGPU-Sim PTX: 180900000 instructions simulated : ctaid=(0,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2094000  inst.: 178416803 (ipc=85.2) sim_rate=96077 (inst/sec) elapsed = 0:0:30:57 / Thu Apr 12 20:13:29 2018
GPGPU-Sim PTX: 181000000 instructions simulated : ctaid=(8,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2095500  inst.: 178537344 (ipc=85.2) sim_rate=96091 (inst/sec) elapsed = 0:0:30:58 / Thu Apr 12 20:13:30 2018
GPGPU-Sim PTX: 181100000 instructions simulated : ctaid=(0,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2096500  inst.: 178617330 (ipc=85.2) sim_rate=96082 (inst/sec) elapsed = 0:0:30:59 / Thu Apr 12 20:13:31 2018
GPGPU-Sim PTX: 181200000 instructions simulated : ctaid=(4,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2098000  inst.: 178746091 (ipc=85.2) sim_rate=96100 (inst/sec) elapsed = 0:0:31:00 / Thu Apr 12 20:13:32 2018
GPGPU-Sim PTX: 181300000 instructions simulated : ctaid=(5,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2099000  inst.: 178841361 (ipc=85.2) sim_rate=96099 (inst/sec) elapsed = 0:0:31:01 / Thu Apr 12 20:13:33 2018
GPGPU-Sim PTX: 181400000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2100000  inst.: 178926662 (ipc=85.2) sim_rate=96093 (inst/sec) elapsed = 0:0:31:02 / Thu Apr 12 20:13:34 2018
GPGPU-Sim PTX: 181500000 instructions simulated : ctaid=(0,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2101500  inst.: 179051519 (ipc=85.2) sim_rate=96109 (inst/sec) elapsed = 0:0:31:03 / Thu Apr 12 20:13:35 2018
GPGPU-Sim PTX: 181600000 instructions simulated : ctaid=(2,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2102500  inst.: 179126314 (ipc=85.2) sim_rate=96097 (inst/sec) elapsed = 0:0:31:04 / Thu Apr 12 20:13:36 2018
GPGPU-Sim PTX: 181700000 instructions simulated : ctaid=(2,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2103500  inst.: 179208896 (ipc=85.2) sim_rate=96090 (inst/sec) elapsed = 0:0:31:05 / Thu Apr 12 20:13:37 2018
GPGPU-Sim PTX: 181800000 instructions simulated : ctaid=(8,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2105000  inst.: 179328094 (ipc=85.2) sim_rate=96102 (inst/sec) elapsed = 0:0:31:06 / Thu Apr 12 20:13:38 2018
GPGPU-Sim PTX: 181900000 instructions simulated : ctaid=(4,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2106000  inst.: 179409064 (ipc=85.2) sim_rate=96094 (inst/sec) elapsed = 0:0:31:07 / Thu Apr 12 20:13:39 2018
GPGPU-Sim PTX: 182000000 instructions simulated : ctaid=(8,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2107000  inst.: 179500664 (ipc=85.2) sim_rate=96092 (inst/sec) elapsed = 0:0:31:08 / Thu Apr 12 20:13:40 2018
GPGPU-Sim PTX: 182100000 instructions simulated : ctaid=(7,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2108000  inst.: 179593432 (ipc=85.2) sim_rate=96090 (inst/sec) elapsed = 0:0:31:09 / Thu Apr 12 20:13:41 2018
GPGPU-Sim PTX: 182200000 instructions simulated : ctaid=(1,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2109000  inst.: 179677805 (ipc=85.2) sim_rate=96084 (inst/sec) elapsed = 0:0:31:10 / Thu Apr 12 20:13:42 2018
GPGPU-Sim PTX: 182300000 instructions simulated : ctaid=(6,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2110500  inst.: 179791692 (ipc=85.2) sim_rate=96093 (inst/sec) elapsed = 0:0:31:11 / Thu Apr 12 20:13:43 2018
GPGPU-Sim PTX: 182400000 instructions simulated : ctaid=(0,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2111500  inst.: 179872447 (ipc=85.2) sim_rate=96085 (inst/sec) elapsed = 0:0:31:12 / Thu Apr 12 20:13:44 2018
GPGPU-Sim PTX: 182500000 instructions simulated : ctaid=(2,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2113000  inst.: 180003765 (ipc=85.2) sim_rate=96104 (inst/sec) elapsed = 0:0:31:13 / Thu Apr 12 20:13:45 2018
GPGPU-Sim PTX: 182600000 instructions simulated : ctaid=(7,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2114000  inst.: 180086731 (ipc=85.2) sim_rate=96097 (inst/sec) elapsed = 0:0:31:14 / Thu Apr 12 20:13:46 2018
GPGPU-Sim PTX: 182700000 instructions simulated : ctaid=(8,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2115000  inst.: 180172847 (ipc=85.2) sim_rate=96092 (inst/sec) elapsed = 0:0:31:15 / Thu Apr 12 20:13:47 2018
GPGPU-Sim PTX: 182800000 instructions simulated : ctaid=(0,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2116000  inst.: 180257839 (ipc=85.2) sim_rate=96086 (inst/sec) elapsed = 0:0:31:16 / Thu Apr 12 20:13:48 2018
GPGPU-Sim PTX: 182900000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2117500  inst.: 180381432 (ipc=85.2) sim_rate=96100 (inst/sec) elapsed = 0:0:31:17 / Thu Apr 12 20:13:49 2018
GPGPU-Sim PTX: 183000000 instructions simulated : ctaid=(6,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2118500  inst.: 180461492 (ipc=85.2) sim_rate=96092 (inst/sec) elapsed = 0:0:31:18 / Thu Apr 12 20:13:50 2018
GPGPU-Sim PTX: 183100000 instructions simulated : ctaid=(8,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2119500  inst.: 180545889 (ipc=85.2) sim_rate=96086 (inst/sec) elapsed = 0:0:31:19 / Thu Apr 12 20:13:51 2018
GPGPU-Sim PTX: 183200000 instructions simulated : ctaid=(2,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2121000  inst.: 180664869 (ipc=85.2) sim_rate=96098 (inst/sec) elapsed = 0:0:31:20 / Thu Apr 12 20:13:52 2018
GPGPU-Sim PTX: 183300000 instructions simulated : ctaid=(2,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2122000  inst.: 180748803 (ipc=85.2) sim_rate=96091 (inst/sec) elapsed = 0:0:31:21 / Thu Apr 12 20:13:53 2018
GPGPU-Sim uArch: cycles simulated: 2123000  inst.: 180833897 (ipc=85.2) sim_rate=96086 (inst/sec) elapsed = 0:0:31:22 / Thu Apr 12 20:13:54 2018
GPGPU-Sim PTX: 183400000 instructions simulated : ctaid=(6,4,0) tid=(7,0,0)
GPGPU-Sim PTX: 183500000 instructions simulated : ctaid=(0,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2124500  inst.: 180954904 (ipc=85.2) sim_rate=96099 (inst/sec) elapsed = 0:0:31:23 / Thu Apr 12 20:13:55 2018
GPGPU-Sim uArch: cycles simulated: 2125500  inst.: 181033556 (ipc=85.2) sim_rate=96089 (inst/sec) elapsed = 0:0:31:24 / Thu Apr 12 20:13:56 2018
GPGPU-Sim PTX: 183600000 instructions simulated : ctaid=(3,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2126500  inst.: 181109395 (ipc=85.2) sim_rate=96079 (inst/sec) elapsed = 0:0:31:25 / Thu Apr 12 20:13:57 2018
GPGPU-Sim PTX: 183700000 instructions simulated : ctaid=(3,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2128000  inst.: 181227926 (ipc=85.2) sim_rate=96091 (inst/sec) elapsed = 0:0:31:26 / Thu Apr 12 20:13:58 2018
GPGPU-Sim PTX: 183800000 instructions simulated : ctaid=(4,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2129000  inst.: 181314420 (ipc=85.2) sim_rate=96086 (inst/sec) elapsed = 0:0:31:27 / Thu Apr 12 20:13:59 2018
GPGPU-Sim PTX: 183900000 instructions simulated : ctaid=(1,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2130000  inst.: 181393474 (ipc=85.2) sim_rate=96077 (inst/sec) elapsed = 0:0:31:28 / Thu Apr 12 20:14:00 2018
GPGPU-Sim PTX: 184000000 instructions simulated : ctaid=(3,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2131500  inst.: 181500366 (ipc=85.2) sim_rate=96082 (inst/sec) elapsed = 0:0:31:29 / Thu Apr 12 20:14:01 2018
GPGPU-Sim PTX: 184100000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2132500  inst.: 181573695 (ipc=85.1) sim_rate=96070 (inst/sec) elapsed = 0:0:31:30 / Thu Apr 12 20:14:02 2018
GPGPU-Sim PTX: 184200000 instructions simulated : ctaid=(6,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2134000  inst.: 181712086 (ipc=85.2) sim_rate=96093 (inst/sec) elapsed = 0:0:31:31 / Thu Apr 12 20:14:03 2018
GPGPU-Sim PTX: 184300000 instructions simulated : ctaid=(1,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2135000  inst.: 181793869 (ipc=85.1) sim_rate=96085 (inst/sec) elapsed = 0:0:31:32 / Thu Apr 12 20:14:04 2018
GPGPU-Sim PTX: 184400000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2136000  inst.: 181878937 (ipc=85.1) sim_rate=96079 (inst/sec) elapsed = 0:0:31:33 / Thu Apr 12 20:14:05 2018
GPGPU-Sim PTX: 184500000 instructions simulated : ctaid=(6,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2137500  inst.: 182001967 (ipc=85.1) sim_rate=96093 (inst/sec) elapsed = 0:0:31:34 / Thu Apr 12 20:14:06 2018
GPGPU-Sim PTX: 184600000 instructions simulated : ctaid=(6,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2138500  inst.: 182086196 (ipc=85.1) sim_rate=96087 (inst/sec) elapsed = 0:0:31:35 / Thu Apr 12 20:14:07 2018
GPGPU-Sim PTX: 184700000 instructions simulated : ctaid=(3,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2139500  inst.: 182167223 (ipc=85.1) sim_rate=96079 (inst/sec) elapsed = 0:0:31:36 / Thu Apr 12 20:14:08 2018
GPGPU-Sim PTX: 184800000 instructions simulated : ctaid=(1,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2141000  inst.: 182281019 (ipc=85.1) sim_rate=96089 (inst/sec) elapsed = 0:0:31:37 / Thu Apr 12 20:14:09 2018
GPGPU-Sim PTX: 184900000 instructions simulated : ctaid=(1,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2142000  inst.: 182365376 (ipc=85.1) sim_rate=96082 (inst/sec) elapsed = 0:0:31:38 / Thu Apr 12 20:14:10 2018
GPGPU-Sim PTX: 185000000 instructions simulated : ctaid=(7,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2143000  inst.: 182448270 (ipc=85.1) sim_rate=96075 (inst/sec) elapsed = 0:0:31:39 / Thu Apr 12 20:14:11 2018
GPGPU-Sim PTX: 185100000 instructions simulated : ctaid=(0,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2144500  inst.: 182557662 (ipc=85.1) sim_rate=96082 (inst/sec) elapsed = 0:0:31:40 / Thu Apr 12 20:14:12 2018
GPGPU-Sim PTX: 185200000 instructions simulated : ctaid=(5,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2145500  inst.: 182644997 (ipc=85.1) sim_rate=96078 (inst/sec) elapsed = 0:0:31:41 / Thu Apr 12 20:14:13 2018
GPGPU-Sim PTX: 185300000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2146500  inst.: 182736800 (ipc=85.1) sim_rate=96076 (inst/sec) elapsed = 0:0:31:42 / Thu Apr 12 20:14:14 2018
GPGPU-Sim PTX: 185400000 instructions simulated : ctaid=(5,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2147500  inst.: 182827675 (ipc=85.1) sim_rate=96073 (inst/sec) elapsed = 0:0:31:43 / Thu Apr 12 20:14:15 2018
GPGPU-Sim PTX: 185500000 instructions simulated : ctaid=(7,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2148500  inst.: 182912598 (ipc=85.1) sim_rate=96067 (inst/sec) elapsed = 0:0:31:44 / Thu Apr 12 20:14:16 2018
GPGPU-Sim uArch: cycles simulated: 2149500  inst.: 182999202 (ipc=85.1) sim_rate=96062 (inst/sec) elapsed = 0:0:31:45 / Thu Apr 12 20:14:17 2018
GPGPU-Sim PTX: 185600000 instructions simulated : ctaid=(0,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2150500  inst.: 183074927 (ipc=85.1) sim_rate=96051 (inst/sec) elapsed = 0:0:31:46 / Thu Apr 12 20:14:18 2018
GPGPU-Sim PTX: 185700000 instructions simulated : ctaid=(8,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2151500  inst.: 183144319 (ipc=85.1) sim_rate=96037 (inst/sec) elapsed = 0:0:31:47 / Thu Apr 12 20:14:19 2018
GPGPU-Sim PTX: 185800000 instructions simulated : ctaid=(1,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2152500  inst.: 183231192 (ipc=85.1) sim_rate=96033 (inst/sec) elapsed = 0:0:31:48 / Thu Apr 12 20:14:20 2018
GPGPU-Sim PTX: 185900000 instructions simulated : ctaid=(6,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2153500  inst.: 183305504 (ipc=85.1) sim_rate=96021 (inst/sec) elapsed = 0:0:31:49 / Thu Apr 12 20:14:21 2018
GPGPU-Sim uArch: cycles simulated: 2154500  inst.: 183389122 (ipc=85.1) sim_rate=96015 (inst/sec) elapsed = 0:0:31:50 / Thu Apr 12 20:14:22 2018
GPGPU-Sim PTX: 186000000 instructions simulated : ctaid=(5,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2155500  inst.: 183469688 (ipc=85.1) sim_rate=96007 (inst/sec) elapsed = 0:0:31:51 / Thu Apr 12 20:14:23 2018
GPGPU-Sim PTX: 186100000 instructions simulated : ctaid=(6,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2156500  inst.: 183555601 (ipc=85.1) sim_rate=96001 (inst/sec) elapsed = 0:0:31:52 / Thu Apr 12 20:14:24 2018
GPGPU-Sim PTX: 186200000 instructions simulated : ctaid=(6,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2157500  inst.: 183630818 (ipc=85.1) sim_rate=95991 (inst/sec) elapsed = 0:0:31:53 / Thu Apr 12 20:14:25 2018
GPGPU-Sim PTX: 186300000 instructions simulated : ctaid=(4,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2158500  inst.: 183708965 (ipc=85.1) sim_rate=95981 (inst/sec) elapsed = 0:0:31:54 / Thu Apr 12 20:14:26 2018
GPGPU-Sim uArch: cycles simulated: 2159500  inst.: 183792301 (ipc=85.1) sim_rate=95975 (inst/sec) elapsed = 0:0:31:55 / Thu Apr 12 20:14:27 2018
GPGPU-Sim PTX: 186400000 instructions simulated : ctaid=(8,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2160500  inst.: 183870065 (ipc=85.1) sim_rate=95965 (inst/sec) elapsed = 0:0:31:56 / Thu Apr 12 20:14:28 2018
GPGPU-Sim PTX: 186500000 instructions simulated : ctaid=(6,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2161500  inst.: 183949050 (ipc=85.1) sim_rate=95956 (inst/sec) elapsed = 0:0:31:57 / Thu Apr 12 20:14:29 2018
GPGPU-Sim PTX: 186600000 instructions simulated : ctaid=(6,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2162500  inst.: 184028579 (ipc=85.1) sim_rate=95948 (inst/sec) elapsed = 0:0:31:58 / Thu Apr 12 20:14:30 2018
GPGPU-Sim PTX: 186700000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2163500  inst.: 184110133 (ipc=85.1) sim_rate=95940 (inst/sec) elapsed = 0:0:31:59 / Thu Apr 12 20:14:31 2018
GPGPU-Sim uArch: cycles simulated: 2164500  inst.: 184185255 (ipc=85.1) sim_rate=95929 (inst/sec) elapsed = 0:0:32:00 / Thu Apr 12 20:14:32 2018
GPGPU-Sim PTX: 186800000 instructions simulated : ctaid=(7,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2165500  inst.: 184264109 (ipc=85.1) sim_rate=95920 (inst/sec) elapsed = 0:0:32:01 / Thu Apr 12 20:14:33 2018
GPGPU-Sim PTX: 186900000 instructions simulated : ctaid=(7,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2166500  inst.: 184347344 (ipc=85.1) sim_rate=95914 (inst/sec) elapsed = 0:0:32:02 / Thu Apr 12 20:14:34 2018
GPGPU-Sim PTX: 187000000 instructions simulated : ctaid=(1,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2167500  inst.: 184427602 (ipc=85.1) sim_rate=95906 (inst/sec) elapsed = 0:0:32:03 / Thu Apr 12 20:14:35 2018
GPGPU-Sim PTX: 187100000 instructions simulated : ctaid=(5,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2169000  inst.: 184536415 (ipc=85.1) sim_rate=95912 (inst/sec) elapsed = 0:0:32:04 / Thu Apr 12 20:14:36 2018
GPGPU-Sim PTX: 187200000 instructions simulated : ctaid=(7,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2170000  inst.: 184617606 (ipc=85.1) sim_rate=95905 (inst/sec) elapsed = 0:0:32:05 / Thu Apr 12 20:14:37 2018
GPGPU-Sim PTX: 187300000 instructions simulated : ctaid=(7,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2171000  inst.: 184697571 (ipc=85.1) sim_rate=95896 (inst/sec) elapsed = 0:0:32:06 / Thu Apr 12 20:14:38 2018
GPGPU-Sim uArch: cycles simulated: 2172000  inst.: 184780688 (ipc=85.1) sim_rate=95890 (inst/sec) elapsed = 0:0:32:07 / Thu Apr 12 20:14:39 2018
GPGPU-Sim PTX: 187400000 instructions simulated : ctaid=(3,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2173000  inst.: 184857310 (ipc=85.1) sim_rate=95880 (inst/sec) elapsed = 0:0:32:08 / Thu Apr 12 20:14:40 2018
GPGPU-Sim PTX: 187500000 instructions simulated : ctaid=(4,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2174500  inst.: 184964675 (ipc=85.1) sim_rate=95886 (inst/sec) elapsed = 0:0:32:09 / Thu Apr 12 20:14:41 2018
GPGPU-Sim PTX: 187600000 instructions simulated : ctaid=(2,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2175000  inst.: 185005026 (ipc=85.1) sim_rate=95857 (inst/sec) elapsed = 0:0:32:10 / Thu Apr 12 20:14:42 2018
GPGPU-Sim PTX: 187700000 instructions simulated : ctaid=(4,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2176500  inst.: 185129205 (ipc=85.1) sim_rate=95872 (inst/sec) elapsed = 0:0:32:11 / Thu Apr 12 20:14:43 2018
GPGPU-Sim PTX: 187800000 instructions simulated : ctaid=(4,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2177500  inst.: 185204282 (ipc=85.1) sim_rate=95861 (inst/sec) elapsed = 0:0:32:12 / Thu Apr 12 20:14:44 2018
GPGPU-Sim PTX: 187900000 instructions simulated : ctaid=(3,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2178500  inst.: 185279557 (ipc=85.0) sim_rate=95850 (inst/sec) elapsed = 0:0:32:13 / Thu Apr 12 20:14:45 2018
GPGPU-Sim uArch: cycles simulated: 2179500  inst.: 185363638 (ipc=85.0) sim_rate=95844 (inst/sec) elapsed = 0:0:32:14 / Thu Apr 12 20:14:46 2018
GPGPU-Sim PTX: 188000000 instructions simulated : ctaid=(7,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2180500  inst.: 185446786 (ipc=85.0) sim_rate=95838 (inst/sec) elapsed = 0:0:32:15 / Thu Apr 12 20:14:47 2018
GPGPU-Sim PTX: 188100000 instructions simulated : ctaid=(1,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2181500  inst.: 185521638 (ipc=85.0) sim_rate=95827 (inst/sec) elapsed = 0:0:32:16 / Thu Apr 12 20:14:48 2018
GPGPU-Sim PTX: 188200000 instructions simulated : ctaid=(0,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2182500  inst.: 185594925 (ipc=85.0) sim_rate=95815 (inst/sec) elapsed = 0:0:32:17 / Thu Apr 12 20:14:49 2018
GPGPU-Sim PTX: 188300000 instructions simulated : ctaid=(3,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2184000  inst.: 185718416 (ipc=85.0) sim_rate=95829 (inst/sec) elapsed = 0:0:32:18 / Thu Apr 12 20:14:50 2018
GPGPU-Sim uArch: cycles simulated: 2184500  inst.: 185758450 (ipc=85.0) sim_rate=95801 (inst/sec) elapsed = 0:0:32:19 / Thu Apr 12 20:14:51 2018
GPGPU-Sim PTX: 188400000 instructions simulated : ctaid=(6,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2185500  inst.: 185832615 (ipc=85.0) sim_rate=95790 (inst/sec) elapsed = 0:0:32:20 / Thu Apr 12 20:14:52 2018
GPGPU-Sim PTX: 188500000 instructions simulated : ctaid=(4,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2187000  inst.: 185947487 (ipc=85.0) sim_rate=95799 (inst/sec) elapsed = 0:0:32:21 / Thu Apr 12 20:14:53 2018
GPGPU-Sim PTX: 188600000 instructions simulated : ctaid=(4,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2188000  inst.: 186021537 (ipc=85.0) sim_rate=95788 (inst/sec) elapsed = 0:0:32:22 / Thu Apr 12 20:14:54 2018
GPGPU-Sim PTX: 188700000 instructions simulated : ctaid=(4,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2189000  inst.: 186094578 (ipc=85.0) sim_rate=95776 (inst/sec) elapsed = 0:0:32:23 / Thu Apr 12 20:14:55 2018
GPGPU-Sim PTX: 188800000 instructions simulated : ctaid=(0,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2190000  inst.: 186178197 (ipc=85.0) sim_rate=95770 (inst/sec) elapsed = 0:0:32:24 / Thu Apr 12 20:14:56 2018
GPGPU-Sim uArch: cycles simulated: 2191000  inst.: 186255068 (ipc=85.0) sim_rate=95760 (inst/sec) elapsed = 0:0:32:25 / Thu Apr 12 20:14:57 2018
GPGPU-Sim PTX: 188900000 instructions simulated : ctaid=(8,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2192000  inst.: 186333824 (ipc=85.0) sim_rate=95752 (inst/sec) elapsed = 0:0:32:26 / Thu Apr 12 20:14:58 2018
GPGPU-Sim PTX: 189000000 instructions simulated : ctaid=(2,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2193000  inst.: 186415428 (ipc=85.0) sim_rate=95744 (inst/sec) elapsed = 0:0:32:27 / Thu Apr 12 20:14:59 2018
GPGPU-Sim PTX: 189100000 instructions simulated : ctaid=(7,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2194000  inst.: 186494986 (ipc=85.0) sim_rate=95736 (inst/sec) elapsed = 0:0:32:28 / Thu Apr 12 20:15:00 2018
GPGPU-Sim PTX: 189200000 instructions simulated : ctaid=(2,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2195000  inst.: 186570132 (ipc=85.0) sim_rate=95726 (inst/sec) elapsed = 0:0:32:29 / Thu Apr 12 20:15:01 2018
GPGPU-Sim uArch: cycles simulated: 2196000  inst.: 186647376 (ipc=85.0) sim_rate=95716 (inst/sec) elapsed = 0:0:32:30 / Thu Apr 12 20:15:02 2018
GPGPU-Sim PTX: 189300000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2197000  inst.: 186723770 (ipc=85.0) sim_rate=95706 (inst/sec) elapsed = 0:0:32:31 / Thu Apr 12 20:15:03 2018
GPGPU-Sim PTX: 189400000 instructions simulated : ctaid=(8,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2198000  inst.: 186795565 (ipc=85.0) sim_rate=95694 (inst/sec) elapsed = 0:0:32:32 / Thu Apr 12 20:15:04 2018
GPGPU-Sim PTX: 189500000 instructions simulated : ctaid=(6,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2199500  inst.: 186909442 (ipc=85.0) sim_rate=95703 (inst/sec) elapsed = 0:0:32:33 / Thu Apr 12 20:15:05 2018
GPGPU-Sim PTX: 189600000 instructions simulated : ctaid=(4,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2200500  inst.: 186983164 (ipc=85.0) sim_rate=95692 (inst/sec) elapsed = 0:0:32:34 / Thu Apr 12 20:15:06 2018
GPGPU-Sim PTX: 189700000 instructions simulated : ctaid=(6,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2201500  inst.: 187055559 (ipc=85.0) sim_rate=95680 (inst/sec) elapsed = 0:0:32:35 / Thu Apr 12 20:15:07 2018
GPGPU-Sim uArch: cycles simulated: 2202000  inst.: 187095353 (ipc=85.0) sim_rate=95652 (inst/sec) elapsed = 0:0:32:36 / Thu Apr 12 20:15:08 2018
GPGPU-Sim PTX: 189800000 instructions simulated : ctaid=(0,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2203000  inst.: 187174241 (ipc=85.0) sim_rate=95643 (inst/sec) elapsed = 0:0:32:37 / Thu Apr 12 20:15:09 2018
GPGPU-Sim PTX: 189900000 instructions simulated : ctaid=(4,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2204500  inst.: 187291175 (ipc=85.0) sim_rate=95654 (inst/sec) elapsed = 0:0:32:38 / Thu Apr 12 20:15:10 2018
GPGPU-Sim PTX: 190000000 instructions simulated : ctaid=(8,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2205500  inst.: 187365870 (ipc=85.0) sim_rate=95643 (inst/sec) elapsed = 0:0:32:39 / Thu Apr 12 20:15:11 2018
GPGPU-Sim uArch: cycles simulated: 2206500  inst.: 187439260 (ipc=84.9) sim_rate=95632 (inst/sec) elapsed = 0:0:32:40 / Thu Apr 12 20:15:12 2018
GPGPU-Sim PTX: 190100000 instructions simulated : ctaid=(2,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2207500  inst.: 187511266 (ipc=84.9) sim_rate=95620 (inst/sec) elapsed = 0:0:32:41 / Thu Apr 12 20:15:13 2018
GPGPU-Sim PTX: 190200000 instructions simulated : ctaid=(0,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2208500  inst.: 187589442 (ipc=84.9) sim_rate=95611 (inst/sec) elapsed = 0:0:32:42 / Thu Apr 12 20:15:14 2018
GPGPU-Sim PTX: 190300000 instructions simulated : ctaid=(4,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2209500  inst.: 187658532 (ipc=84.9) sim_rate=95597 (inst/sec) elapsed = 0:0:32:43 / Thu Apr 12 20:15:15 2018
GPGPU-Sim uArch: cycles simulated: 2210500  inst.: 187731498 (ipc=84.9) sim_rate=95586 (inst/sec) elapsed = 0:0:32:44 / Thu Apr 12 20:15:16 2018
GPGPU-Sim PTX: 190400000 instructions simulated : ctaid=(6,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2211500  inst.: 187807832 (ipc=84.9) sim_rate=95576 (inst/sec) elapsed = 0:0:32:45 / Thu Apr 12 20:15:17 2018
GPGPU-Sim PTX: 190500000 instructions simulated : ctaid=(2,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2212500  inst.: 187873505 (ipc=84.9) sim_rate=95561 (inst/sec) elapsed = 0:0:32:46 / Thu Apr 12 20:15:18 2018
GPGPU-Sim PTX: 190600000 instructions simulated : ctaid=(2,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2213500  inst.: 187946242 (ipc=84.9) sim_rate=95549 (inst/sec) elapsed = 0:0:32:47 / Thu Apr 12 20:15:19 2018
GPGPU-Sim uArch: cycles simulated: 2214500  inst.: 188021519 (ipc=84.9) sim_rate=95539 (inst/sec) elapsed = 0:0:32:48 / Thu Apr 12 20:15:20 2018
GPGPU-Sim PTX: 190700000 instructions simulated : ctaid=(2,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2215500  inst.: 188091831 (ipc=84.9) sim_rate=95526 (inst/sec) elapsed = 0:0:32:49 / Thu Apr 12 20:15:21 2018
GPGPU-Sim PTX: 190800000 instructions simulated : ctaid=(6,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2217000  inst.: 188198286 (ipc=84.9) sim_rate=95532 (inst/sec) elapsed = 0:0:32:50 / Thu Apr 12 20:15:22 2018
GPGPU-Sim PTX: 190900000 instructions simulated : ctaid=(0,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2218000  inst.: 188275724 (ipc=84.9) sim_rate=95522 (inst/sec) elapsed = 0:0:32:51 / Thu Apr 12 20:15:23 2018
GPGPU-Sim PTX: 191000000 instructions simulated : ctaid=(7,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2219000  inst.: 188347859 (ipc=84.9) sim_rate=95511 (inst/sec) elapsed = 0:0:32:52 / Thu Apr 12 20:15:24 2018
GPGPU-Sim uArch: cycles simulated: 2220000  inst.: 188414287 (ipc=84.9) sim_rate=95496 (inst/sec) elapsed = 0:0:32:53 / Thu Apr 12 20:15:25 2018
GPGPU-Sim PTX: 191100000 instructions simulated : ctaid=(6,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2221000  inst.: 188484575 (ipc=84.9) sim_rate=95483 (inst/sec) elapsed = 0:0:32:54 / Thu Apr 12 20:15:26 2018
GPGPU-Sim PTX: 191200000 instructions simulated : ctaid=(1,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2222000  inst.: 188563423 (ipc=84.9) sim_rate=95475 (inst/sec) elapsed = 0:0:32:55 / Thu Apr 12 20:15:27 2018
GPGPU-Sim PTX: 191300000 instructions simulated : ctaid=(0,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2223000  inst.: 188636778 (ipc=84.9) sim_rate=95463 (inst/sec) elapsed = 0:0:32:56 / Thu Apr 12 20:15:28 2018
GPGPU-Sim PTX: 191400000 instructions simulated : ctaid=(1,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2224500  inst.: 188747416 (ipc=84.8) sim_rate=95471 (inst/sec) elapsed = 0:0:32:57 / Thu Apr 12 20:15:29 2018
GPGPU-Sim uArch: cycles simulated: 2225500  inst.: 188818579 (ipc=84.8) sim_rate=95459 (inst/sec) elapsed = 0:0:32:58 / Thu Apr 12 20:15:30 2018
GPGPU-Sim PTX: 191500000 instructions simulated : ctaid=(3,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2226500  inst.: 188898858 (ipc=84.8) sim_rate=95451 (inst/sec) elapsed = 0:0:32:59 / Thu Apr 12 20:15:31 2018
GPGPU-Sim PTX: 191600000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2227500  inst.: 188976974 (ipc=84.8) sim_rate=95442 (inst/sec) elapsed = 0:0:33:00 / Thu Apr 12 20:15:32 2018
GPGPU-Sim PTX: 191700000 instructions simulated : ctaid=(8,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2228500  inst.: 189058279 (ipc=84.8) sim_rate=95435 (inst/sec) elapsed = 0:0:33:01 / Thu Apr 12 20:15:33 2018
GPGPU-Sim PTX: 191800000 instructions simulated : ctaid=(2,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2229500  inst.: 189129457 (ipc=84.8) sim_rate=95423 (inst/sec) elapsed = 0:0:33:02 / Thu Apr 12 20:15:34 2018
GPGPU-Sim uArch: cycles simulated: 2230500  inst.: 189197424 (ipc=84.8) sim_rate=95409 (inst/sec) elapsed = 0:0:33:03 / Thu Apr 12 20:15:35 2018
GPGPU-Sim PTX: 191900000 instructions simulated : ctaid=(6,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2232000  inst.: 189306848 (ipc=84.8) sim_rate=95416 (inst/sec) elapsed = 0:0:33:04 / Thu Apr 12 20:15:36 2018
GPGPU-Sim PTX: 192000000 instructions simulated : ctaid=(0,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2233000  inst.: 189382713 (ipc=84.8) sim_rate=95406 (inst/sec) elapsed = 0:0:33:05 / Thu Apr 12 20:15:37 2018
GPGPU-Sim PTX: 192100000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2234000  inst.: 189452274 (ipc=84.8) sim_rate=95393 (inst/sec) elapsed = 0:0:33:06 / Thu Apr 12 20:15:38 2018
GPGPU-Sim PTX: 192200000 instructions simulated : ctaid=(0,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2235000  inst.: 189530314 (ipc=84.8) sim_rate=95385 (inst/sec) elapsed = 0:0:33:07 / Thu Apr 12 20:15:39 2018
GPGPU-Sim uArch: cycles simulated: 2236000  inst.: 189604268 (ipc=84.8) sim_rate=95374 (inst/sec) elapsed = 0:0:33:08 / Thu Apr 12 20:15:40 2018
GPGPU-Sim PTX: 192300000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2237000  inst.: 189681537 (ipc=84.8) sim_rate=95365 (inst/sec) elapsed = 0:0:33:09 / Thu Apr 12 20:15:41 2018
GPGPU-Sim PTX: 192400000 instructions simulated : ctaid=(3,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2238000  inst.: 189759753 (ipc=84.8) sim_rate=95356 (inst/sec) elapsed = 0:0:33:10 / Thu Apr 12 20:15:42 2018
GPGPU-Sim PTX: 192500000 instructions simulated : ctaid=(1,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2239000  inst.: 189838404 (ipc=84.8) sim_rate=95348 (inst/sec) elapsed = 0:0:33:11 / Thu Apr 12 20:15:43 2018
GPGPU-Sim PTX: 192600000 instructions simulated : ctaid=(3,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2240000  inst.: 189915999 (ipc=84.8) sim_rate=95339 (inst/sec) elapsed = 0:0:33:12 / Thu Apr 12 20:15:44 2018
GPGPU-Sim PTX: 192700000 instructions simulated : ctaid=(4,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2241500  inst.: 190030836 (ipc=84.8) sim_rate=95349 (inst/sec) elapsed = 0:0:33:13 / Thu Apr 12 20:15:45 2018
GPGPU-Sim PTX: 192800000 instructions simulated : ctaid=(7,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2242500  inst.: 190108151 (ipc=84.8) sim_rate=95340 (inst/sec) elapsed = 0:0:33:14 / Thu Apr 12 20:15:46 2018
GPGPU-Sim uArch: cycles simulated: 2243500  inst.: 190193593 (ipc=84.8) sim_rate=95335 (inst/sec) elapsed = 0:0:33:15 / Thu Apr 12 20:15:47 2018
GPGPU-Sim PTX: 192900000 instructions simulated : ctaid=(7,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2244500  inst.: 190267317 (ipc=84.8) sim_rate=95324 (inst/sec) elapsed = 0:0:33:16 / Thu Apr 12 20:15:48 2018
GPGPU-Sim PTX: 193000000 instructions simulated : ctaid=(2,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2246000  inst.: 190374870 (ipc=84.8) sim_rate=95330 (inst/sec) elapsed = 0:0:33:17 / Thu Apr 12 20:15:49 2018
GPGPU-Sim PTX: 193100000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2247000  inst.: 190452675 (ipc=84.8) sim_rate=95321 (inst/sec) elapsed = 0:0:33:18 / Thu Apr 12 20:15:50 2018
GPGPU-Sim PTX: 193200000 instructions simulated : ctaid=(4,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2248500  inst.: 190572153 (ipc=84.8) sim_rate=95333 (inst/sec) elapsed = 0:0:33:19 / Thu Apr 12 20:15:51 2018
GPGPU-Sim PTX: 193300000 instructions simulated : ctaid=(3,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2249500  inst.: 190651787 (ipc=84.8) sim_rate=95325 (inst/sec) elapsed = 0:0:33:20 / Thu Apr 12 20:15:52 2018
GPGPU-Sim PTX: 193400000 instructions simulated : ctaid=(7,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2250500  inst.: 190730238 (ipc=84.8) sim_rate=95317 (inst/sec) elapsed = 0:0:33:21 / Thu Apr 12 20:15:53 2018
GPGPU-Sim PTX: 193500000 instructions simulated : ctaid=(1,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2251500  inst.: 190803652 (ipc=84.7) sim_rate=95306 (inst/sec) elapsed = 0:0:33:22 / Thu Apr 12 20:15:54 2018
GPGPU-Sim PTX: 193600000 instructions simulated : ctaid=(8,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2253000  inst.: 190920076 (ipc=84.7) sim_rate=95317 (inst/sec) elapsed = 0:0:33:23 / Thu Apr 12 20:15:55 2018
GPGPU-Sim uArch: cycles simulated: 2254000  inst.: 190992002 (ipc=84.7) sim_rate=95305 (inst/sec) elapsed = 0:0:33:24 / Thu Apr 12 20:15:56 2018
GPGPU-Sim PTX: 193700000 instructions simulated : ctaid=(6,2,0) tid=(1,7,0)
GPGPU-Sim PTX: 193800000 instructions simulated : ctaid=(1,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2255500  inst.: 191111444 (ipc=84.7) sim_rate=95317 (inst/sec) elapsed = 0:0:33:25 / Thu Apr 12 20:15:57 2018
GPGPU-Sim uArch: cycles simulated: 2256500  inst.: 191186671 (ipc=84.7) sim_rate=95307 (inst/sec) elapsed = 0:0:33:26 / Thu Apr 12 20:15:58 2018
GPGPU-Sim PTX: 193900000 instructions simulated : ctaid=(5,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2257500  inst.: 191266848 (ipc=84.7) sim_rate=95299 (inst/sec) elapsed = 0:0:33:27 / Thu Apr 12 20:15:59 2018
GPGPU-Sim PTX: 194000000 instructions simulated : ctaid=(2,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2258500  inst.: 191340156 (ipc=84.7) sim_rate=95288 (inst/sec) elapsed = 0:0:33:28 / Thu Apr 12 20:16:00 2018
GPGPU-Sim PTX: 194100000 instructions simulated : ctaid=(4,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2260000  inst.: 191451778 (ipc=84.7) sim_rate=95297 (inst/sec) elapsed = 0:0:33:29 / Thu Apr 12 20:16:01 2018
GPGPU-Sim PTX: 194200000 instructions simulated : ctaid=(6,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2261000  inst.: 191528962 (ipc=84.7) sim_rate=95288 (inst/sec) elapsed = 0:0:33:30 / Thu Apr 12 20:16:02 2018
GPGPU-Sim PTX: 194300000 instructions simulated : ctaid=(7,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2262000  inst.: 191601781 (ipc=84.7) sim_rate=95276 (inst/sec) elapsed = 0:0:33:31 / Thu Apr 12 20:16:03 2018
GPGPU-Sim uArch: cycles simulated: 2263000  inst.: 191678381 (ipc=84.7) sim_rate=95267 (inst/sec) elapsed = 0:0:33:32 / Thu Apr 12 20:16:04 2018
GPGPU-Sim PTX: 194400000 instructions simulated : ctaid=(8,1,0) tid=(0,2,0)
GPGPU-Sim PTX: 194500000 instructions simulated : ctaid=(2,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2264500  inst.: 191788031 (ipc=84.7) sim_rate=95274 (inst/sec) elapsed = 0:0:33:33 / Thu Apr 12 20:16:05 2018
GPGPU-Sim uArch: cycles simulated: 2265500  inst.: 191864186 (ipc=84.7) sim_rate=95265 (inst/sec) elapsed = 0:0:33:34 / Thu Apr 12 20:16:06 2018
GPGPU-Sim PTX: 194600000 instructions simulated : ctaid=(0,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2267000  inst.: 191972552 (ipc=84.7) sim_rate=95271 (inst/sec) elapsed = 0:0:33:35 / Thu Apr 12 20:16:07 2018
GPGPU-Sim PTX: 194700000 instructions simulated : ctaid=(7,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2268000  inst.: 192046772 (ipc=84.7) sim_rate=95261 (inst/sec) elapsed = 0:0:33:36 / Thu Apr 12 20:16:08 2018
GPGPU-Sim PTX: 194800000 instructions simulated : ctaid=(0,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2269000  inst.: 192120639 (ipc=84.7) sim_rate=95250 (inst/sec) elapsed = 0:0:33:37 / Thu Apr 12 20:16:09 2018
GPGPU-Sim PTX: 194900000 instructions simulated : ctaid=(5,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2270500  inst.: 192233370 (ipc=84.7) sim_rate=95259 (inst/sec) elapsed = 0:0:33:38 / Thu Apr 12 20:16:10 2018
GPGPU-Sim PTX: 195000000 instructions simulated : ctaid=(5,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2271500  inst.: 192305307 (ipc=84.7) sim_rate=95247 (inst/sec) elapsed = 0:0:33:39 / Thu Apr 12 20:16:11 2018
GPGPU-Sim PTX: 195100000 instructions simulated : ctaid=(0,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2273000  inst.: 192420404 (ipc=84.7) sim_rate=95257 (inst/sec) elapsed = 0:0:33:40 / Thu Apr 12 20:16:12 2018
GPGPU-Sim PTX: 195200000 instructions simulated : ctaid=(3,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2274000  inst.: 192490803 (ipc=84.6) sim_rate=95245 (inst/sec) elapsed = 0:0:33:41 / Thu Apr 12 20:16:13 2018
GPGPU-Sim PTX: 195300000 instructions simulated : ctaid=(4,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2275500  inst.: 192608577 (ipc=84.6) sim_rate=95256 (inst/sec) elapsed = 0:0:33:42 / Thu Apr 12 20:16:14 2018
GPGPU-Sim PTX: 195400000 instructions simulated : ctaid=(0,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2276500  inst.: 192684965 (ipc=84.6) sim_rate=95247 (inst/sec) elapsed = 0:0:33:43 / Thu Apr 12 20:16:15 2018
GPGPU-Sim PTX: 195500000 instructions simulated : ctaid=(4,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2278000  inst.: 192804619 (ipc=84.6) sim_rate=95259 (inst/sec) elapsed = 0:0:33:44 / Thu Apr 12 20:16:16 2018
GPGPU-Sim PTX: 195600000 instructions simulated : ctaid=(2,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2279000  inst.: 192884584 (ipc=84.6) sim_rate=95251 (inst/sec) elapsed = 0:0:33:45 / Thu Apr 12 20:16:17 2018
GPGPU-Sim uArch: cycles simulated: 2280000  inst.: 192957482 (ipc=84.6) sim_rate=95240 (inst/sec) elapsed = 0:0:33:46 / Thu Apr 12 20:16:18 2018
GPGPU-Sim PTX: 195700000 instructions simulated : ctaid=(1,1,0) tid=(2,6,0)
GPGPU-Sim PTX: 195800000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2281500  inst.: 193077246 (ipc=84.6) sim_rate=95252 (inst/sec) elapsed = 0:0:33:47 / Thu Apr 12 20:16:19 2018
GPGPU-Sim uArch: cycles simulated: 2282500  inst.: 193151592 (ipc=84.6) sim_rate=95242 (inst/sec) elapsed = 0:0:33:48 / Thu Apr 12 20:16:20 2018
GPGPU-Sim PTX: 195900000 instructions simulated : ctaid=(3,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2283500  inst.: 193234514 (ipc=84.6) sim_rate=95236 (inst/sec) elapsed = 0:0:33:49 / Thu Apr 12 20:16:21 2018
GPGPU-Sim PTX: 196000000 instructions simulated : ctaid=(7,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2285000  inst.: 193353034 (ipc=84.6) sim_rate=95247 (inst/sec) elapsed = 0:0:33:50 / Thu Apr 12 20:16:22 2018
GPGPU-Sim PTX: 196100000 instructions simulated : ctaid=(2,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2286000  inst.: 193443238 (ipc=84.6) sim_rate=95245 (inst/sec) elapsed = 0:0:33:51 / Thu Apr 12 20:16:23 2018
GPGPU-Sim PTX: 196200000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2287000  inst.: 193517116 (ipc=84.6) sim_rate=95234 (inst/sec) elapsed = 0:0:33:52 / Thu Apr 12 20:16:24 2018
GPGPU-Sim PTX: 196300000 instructions simulated : ctaid=(7,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2288500  inst.: 193635806 (ipc=84.6) sim_rate=95246 (inst/sec) elapsed = 0:0:33:53 / Thu Apr 12 20:16:25 2018
GPGPU-Sim PTX: 196400000 instructions simulated : ctaid=(6,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2289500  inst.: 193712424 (ipc=84.6) sim_rate=95237 (inst/sec) elapsed = 0:0:33:54 / Thu Apr 12 20:16:26 2018
GPGPU-Sim PTX: 196500000 instructions simulated : ctaid=(0,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2291000  inst.: 193826116 (ipc=84.6) sim_rate=95246 (inst/sec) elapsed = 0:0:33:55 / Thu Apr 12 20:16:27 2018
GPGPU-Sim PTX: 196600000 instructions simulated : ctaid=(8,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2292000  inst.: 193900846 (ipc=84.6) sim_rate=95236 (inst/sec) elapsed = 0:0:33:56 / Thu Apr 12 20:16:28 2018
GPGPU-Sim PTX: 196700000 instructions simulated : ctaid=(3,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2293500  inst.: 194017587 (ipc=84.6) sim_rate=95246 (inst/sec) elapsed = 0:0:33:57 / Thu Apr 12 20:16:29 2018
GPGPU-Sim PTX: 196800000 instructions simulated : ctaid=(7,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2294500  inst.: 194100874 (ipc=84.6) sim_rate=95240 (inst/sec) elapsed = 0:0:33:58 / Thu Apr 12 20:16:30 2018
GPGPU-Sim PTX: 196900000 instructions simulated : ctaid=(8,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2296000  inst.: 194212087 (ipc=84.6) sim_rate=95248 (inst/sec) elapsed = 0:0:33:59 / Thu Apr 12 20:16:31 2018
GPGPU-Sim PTX: 197000000 instructions simulated : ctaid=(1,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2297000  inst.: 194288101 (ipc=84.6) sim_rate=95239 (inst/sec) elapsed = 0:0:34:00 / Thu Apr 12 20:16:32 2018
GPGPU-Sim PTX: 197100000 instructions simulated : ctaid=(4,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2298500  inst.: 194417709 (ipc=84.6) sim_rate=95256 (inst/sec) elapsed = 0:0:34:01 / Thu Apr 12 20:16:33 2018
GPGPU-Sim PTX: 197200000 instructions simulated : ctaid=(7,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2299500  inst.: 194497309 (ipc=84.6) sim_rate=95248 (inst/sec) elapsed = 0:0:34:02 / Thu Apr 12 20:16:34 2018
GPGPU-Sim PTX: 197300000 instructions simulated : ctaid=(0,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2300500  inst.: 194571645 (ipc=84.6) sim_rate=95238 (inst/sec) elapsed = 0:0:34:03 / Thu Apr 12 20:16:35 2018
GPGPU-Sim PTX: 197400000 instructions simulated : ctaid=(8,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2302000  inst.: 194676846 (ipc=84.6) sim_rate=95243 (inst/sec) elapsed = 0:0:34:04 / Thu Apr 12 20:16:36 2018
GPGPU-Sim PTX: 197500000 instructions simulated : ctaid=(2,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2303000  inst.: 194750266 (ipc=84.6) sim_rate=95232 (inst/sec) elapsed = 0:0:34:05 / Thu Apr 12 20:16:37 2018
GPGPU-Sim PTX: 197600000 instructions simulated : ctaid=(7,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2304000  inst.: 194837937 (ipc=84.6) sim_rate=95228 (inst/sec) elapsed = 0:0:34:06 / Thu Apr 12 20:16:38 2018
GPGPU-Sim PTX: 197700000 instructions simulated : ctaid=(1,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2305500  inst.: 194956157 (ipc=84.6) sim_rate=95239 (inst/sec) elapsed = 0:0:34:07 / Thu Apr 12 20:16:39 2018
GPGPU-Sim PTX: 197800000 instructions simulated : ctaid=(8,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2306500  inst.: 195035683 (ipc=84.6) sim_rate=95232 (inst/sec) elapsed = 0:0:34:08 / Thu Apr 12 20:16:40 2018
GPGPU-Sim PTX: 197900000 instructions simulated : ctaid=(4,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2308000  inst.: 195154851 (ipc=84.6) sim_rate=95243 (inst/sec) elapsed = 0:0:34:09 / Thu Apr 12 20:16:41 2018
GPGPU-Sim uArch: cycles simulated: 2309000  inst.: 195226712 (ipc=84.6) sim_rate=95232 (inst/sec) elapsed = 0:0:34:10 / Thu Apr 12 20:16:42 2018
GPGPU-Sim PTX: 198000000 instructions simulated : ctaid=(6,0,0) tid=(1,6,0)
GPGPU-Sim PTX: 198100000 instructions simulated : ctaid=(8,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2310500  inst.: 195348296 (ipc=84.5) sim_rate=95245 (inst/sec) elapsed = 0:0:34:11 / Thu Apr 12 20:16:43 2018
GPGPU-Sim uArch: cycles simulated: 2311500  inst.: 195419203 (ipc=84.5) sim_rate=95233 (inst/sec) elapsed = 0:0:34:12 / Thu Apr 12 20:16:44 2018
GPGPU-Sim PTX: 198200000 instructions simulated : ctaid=(1,6,0) tid=(2,7,0)
GPGPU-Sim PTX: 198300000 instructions simulated : ctaid=(6,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2313000  inst.: 195538293 (ipc=84.5) sim_rate=95245 (inst/sec) elapsed = 0:0:34:13 / Thu Apr 12 20:16:45 2018
GPGPU-Sim uArch: cycles simulated: 2314000  inst.: 195609120 (ipc=84.5) sim_rate=95233 (inst/sec) elapsed = 0:0:34:14 / Thu Apr 12 20:16:46 2018
GPGPU-Sim PTX: 198400000 instructions simulated : ctaid=(1,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2315500  inst.: 195720769 (ipc=84.5) sim_rate=95241 (inst/sec) elapsed = 0:0:34:15 / Thu Apr 12 20:16:47 2018
GPGPU-Sim PTX: 198500000 instructions simulated : ctaid=(6,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2316500  inst.: 195802036 (ipc=84.5) sim_rate=95234 (inst/sec) elapsed = 0:0:34:16 / Thu Apr 12 20:16:48 2018
GPGPU-Sim PTX: 198600000 instructions simulated : ctaid=(3,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2317500  inst.: 195886237 (ipc=84.5) sim_rate=95229 (inst/sec) elapsed = 0:0:34:17 / Thu Apr 12 20:16:49 2018
GPGPU-Sim PTX: 198700000 instructions simulated : ctaid=(3,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2319000  inst.: 196011819 (ipc=84.5) sim_rate=95243 (inst/sec) elapsed = 0:0:34:18 / Thu Apr 12 20:16:50 2018
GPGPU-Sim PTX: 198800000 instructions simulated : ctaid=(6,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2320000  inst.: 196083659 (ipc=84.5) sim_rate=95232 (inst/sec) elapsed = 0:0:34:19 / Thu Apr 12 20:16:51 2018
GPGPU-Sim PTX: 198900000 instructions simulated : ctaid=(1,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2321500  inst.: 196207704 (ipc=84.5) sim_rate=95246 (inst/sec) elapsed = 0:0:34:20 / Thu Apr 12 20:16:52 2018
GPGPU-Sim PTX: 199000000 instructions simulated : ctaid=(4,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2322500  inst.: 196281363 (ipc=84.5) sim_rate=95235 (inst/sec) elapsed = 0:0:34:21 / Thu Apr 12 20:16:53 2018
GPGPU-Sim PTX: 199100000 instructions simulated : ctaid=(5,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2324000  inst.: 196398956 (ipc=84.5) sim_rate=95246 (inst/sec) elapsed = 0:0:34:22 / Thu Apr 12 20:16:54 2018
GPGPU-Sim PTX: 199200000 instructions simulated : ctaid=(7,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 199300000 instructions simulated : ctaid=(5,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2325500  inst.: 196516704 (ipc=84.5) sim_rate=95257 (inst/sec) elapsed = 0:0:34:23 / Thu Apr 12 20:16:55 2018
GPGPU-Sim uArch: cycles simulated: 2326500  inst.: 196592828 (ipc=84.5) sim_rate=95248 (inst/sec) elapsed = 0:0:34:24 / Thu Apr 12 20:16:56 2018
GPGPU-Sim PTX: 199400000 instructions simulated : ctaid=(3,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2328000  inst.: 196708088 (ipc=84.5) sim_rate=95258 (inst/sec) elapsed = 0:0:34:25 / Thu Apr 12 20:16:57 2018
GPGPU-Sim PTX: 199500000 instructions simulated : ctaid=(7,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2329000  inst.: 196780783 (ipc=84.5) sim_rate=95247 (inst/sec) elapsed = 0:0:34:26 / Thu Apr 12 20:16:58 2018
GPGPU-Sim PTX: 199600000 instructions simulated : ctaid=(3,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2330500  inst.: 196897673 (ipc=84.5) sim_rate=95257 (inst/sec) elapsed = 0:0:34:27 / Thu Apr 12 20:16:59 2018
GPGPU-Sim PTX: 199700000 instructions simulated : ctaid=(6,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2331500  inst.: 196983393 (ipc=84.5) sim_rate=95253 (inst/sec) elapsed = 0:0:34:28 / Thu Apr 12 20:17:00 2018
GPGPU-Sim PTX: 199800000 instructions simulated : ctaid=(8,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2332500  inst.: 197069439 (ipc=84.5) sim_rate=95248 (inst/sec) elapsed = 0:0:34:29 / Thu Apr 12 20:17:01 2018
GPGPU-Sim PTX: 199900000 instructions simulated : ctaid=(1,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2334000  inst.: 197184052 (ipc=84.5) sim_rate=95257 (inst/sec) elapsed = 0:0:34:30 / Thu Apr 12 20:17:02 2018
GPGPU-Sim PTX: 200000000 instructions simulated : ctaid=(4,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2335000  inst.: 197264547 (ipc=84.5) sim_rate=95250 (inst/sec) elapsed = 0:0:34:31 / Thu Apr 12 20:17:03 2018
GPGPU-Sim PTX: 200100000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2336500  inst.: 197373903 (ipc=84.5) sim_rate=95257 (inst/sec) elapsed = 0:0:34:32 / Thu Apr 12 20:17:04 2018
GPGPU-Sim PTX: 200200000 instructions simulated : ctaid=(2,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2337500  inst.: 197445744 (ipc=84.5) sim_rate=95246 (inst/sec) elapsed = 0:0:34:33 / Thu Apr 12 20:17:05 2018
GPGPU-Sim PTX: 200300000 instructions simulated : ctaid=(2,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2338500  inst.: 197527803 (ipc=84.5) sim_rate=95240 (inst/sec) elapsed = 0:0:34:34 / Thu Apr 12 20:17:06 2018
GPGPU-Sim PTX: 200400000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2340000  inst.: 197656487 (ipc=84.5) sim_rate=95256 (inst/sec) elapsed = 0:0:34:35 / Thu Apr 12 20:17:07 2018
GPGPU-Sim PTX: 200500000 instructions simulated : ctaid=(1,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2341000  inst.: 197731953 (ipc=84.5) sim_rate=95246 (inst/sec) elapsed = 0:0:34:36 / Thu Apr 12 20:17:08 2018
GPGPU-Sim PTX: 200600000 instructions simulated : ctaid=(3,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2342500  inst.: 197843267 (ipc=84.5) sim_rate=95254 (inst/sec) elapsed = 0:0:34:37 / Thu Apr 12 20:17:09 2018
GPGPU-Sim PTX: 200700000 instructions simulated : ctaid=(2,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2343500  inst.: 197928825 (ipc=84.5) sim_rate=95249 (inst/sec) elapsed = 0:0:34:38 / Thu Apr 12 20:17:10 2018
GPGPU-Sim PTX: 200800000 instructions simulated : ctaid=(8,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2345000  inst.: 198040632 (ipc=84.5) sim_rate=95257 (inst/sec) elapsed = 0:0:34:39 / Thu Apr 12 20:17:11 2018
GPGPU-Sim PTX: 200900000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2346000  inst.: 198121934 (ipc=84.5) sim_rate=95250 (inst/sec) elapsed = 0:0:34:40 / Thu Apr 12 20:17:12 2018
GPGPU-Sim PTX: 201000000 instructions simulated : ctaid=(7,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2347000  inst.: 198199797 (ipc=84.4) sim_rate=95242 (inst/sec) elapsed = 0:0:34:41 / Thu Apr 12 20:17:13 2018
GPGPU-Sim PTX: 201100000 instructions simulated : ctaid=(7,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2348000  inst.: 198286714 (ipc=84.4) sim_rate=95238 (inst/sec) elapsed = 0:0:34:42 / Thu Apr 12 20:17:14 2018
GPGPU-Sim PTX: 201200000 instructions simulated : ctaid=(8,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2349500  inst.: 198403569 (ipc=84.4) sim_rate=95248 (inst/sec) elapsed = 0:0:34:43 / Thu Apr 12 20:17:15 2018
GPGPU-Sim PTX: 201300000 instructions simulated : ctaid=(6,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2350500  inst.: 198483624 (ipc=84.4) sim_rate=95241 (inst/sec) elapsed = 0:0:34:44 / Thu Apr 12 20:17:16 2018
GPGPU-Sim PTX: 201400000 instructions simulated : ctaid=(3,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2352000  inst.: 198602002 (ipc=84.4) sim_rate=95252 (inst/sec) elapsed = 0:0:34:45 / Thu Apr 12 20:17:17 2018
GPGPU-Sim uArch: cycles simulated: 2353000  inst.: 198667174 (ipc=84.4) sim_rate=95238 (inst/sec) elapsed = 0:0:34:46 / Thu Apr 12 20:17:18 2018
GPGPU-Sim PTX: 201500000 instructions simulated : ctaid=(6,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2354000  inst.: 198745483 (ipc=84.4) sim_rate=95230 (inst/sec) elapsed = 0:0:34:47 / Thu Apr 12 20:17:19 2018
GPGPU-Sim PTX: 201600000 instructions simulated : ctaid=(1,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2355500  inst.: 198858697 (ipc=84.4) sim_rate=95238 (inst/sec) elapsed = 0:0:34:48 / Thu Apr 12 20:17:20 2018
GPGPU-Sim PTX: 201700000 instructions simulated : ctaid=(8,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2356500  inst.: 198936186 (ipc=84.4) sim_rate=95230 (inst/sec) elapsed = 0:0:34:49 / Thu Apr 12 20:17:21 2018
GPGPU-Sim PTX: 201800000 instructions simulated : ctaid=(2,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2358000  inst.: 199057034 (ipc=84.4) sim_rate=95242 (inst/sec) elapsed = 0:0:34:50 / Thu Apr 12 20:17:22 2018
GPGPU-Sim PTX: 201900000 instructions simulated : ctaid=(1,3,0) tid=(1,7,0)
GPGPU-Sim PTX: 202000000 instructions simulated : ctaid=(7,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2359500  inst.: 199175567 (ipc=84.4) sim_rate=95253 (inst/sec) elapsed = 0:0:34:51 / Thu Apr 12 20:17:23 2018
GPGPU-Sim uArch: cycles simulated: 2360500  inst.: 199253104 (ipc=84.4) sim_rate=95245 (inst/sec) elapsed = 0:0:34:52 / Thu Apr 12 20:17:24 2018
GPGPU-Sim PTX: 202100000 instructions simulated : ctaid=(0,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2361500  inst.: 199332529 (ipc=84.4) sim_rate=95237 (inst/sec) elapsed = 0:0:34:53 / Thu Apr 12 20:17:25 2018
GPGPU-Sim PTX: 202200000 instructions simulated : ctaid=(1,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2363000  inst.: 199448552 (ipc=84.4) sim_rate=95247 (inst/sec) elapsed = 0:0:34:54 / Thu Apr 12 20:17:26 2018
GPGPU-Sim PTX: 202300000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2364000  inst.: 199522738 (ipc=84.4) sim_rate=95237 (inst/sec) elapsed = 0:0:34:55 / Thu Apr 12 20:17:27 2018
GPGPU-Sim PTX: 202400000 instructions simulated : ctaid=(6,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2365500  inst.: 199647634 (ipc=84.4) sim_rate=95251 (inst/sec) elapsed = 0:0:34:56 / Thu Apr 12 20:17:28 2018
GPGPU-Sim PTX: 202500000 instructions simulated : ctaid=(3,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2366500  inst.: 199725204 (ipc=84.4) sim_rate=95243 (inst/sec) elapsed = 0:0:34:57 / Thu Apr 12 20:17:29 2018
GPGPU-Sim PTX: 202600000 instructions simulated : ctaid=(5,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2368000  inst.: 199831790 (ipc=84.4) sim_rate=95248 (inst/sec) elapsed = 0:0:34:58 / Thu Apr 12 20:17:30 2018
GPGPU-Sim PTX: 202700000 instructions simulated : ctaid=(2,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2369000  inst.: 199903706 (ipc=84.4) sim_rate=95237 (inst/sec) elapsed = 0:0:34:59 / Thu Apr 12 20:17:31 2018
GPGPU-Sim PTX: 202800000 instructions simulated : ctaid=(1,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2370500  inst.: 200012291 (ipc=84.4) sim_rate=95243 (inst/sec) elapsed = 0:0:35:00 / Thu Apr 12 20:17:32 2018
GPGPU-Sim PTX: 202900000 instructions simulated : ctaid=(5,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2371500  inst.: 200085281 (ipc=84.4) sim_rate=95233 (inst/sec) elapsed = 0:0:35:01 / Thu Apr 12 20:17:33 2018
GPGPU-Sim PTX: 203000000 instructions simulated : ctaid=(3,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2373000  inst.: 200198937 (ipc=84.4) sim_rate=95242 (inst/sec) elapsed = 0:0:35:02 / Thu Apr 12 20:17:34 2018
GPGPU-Sim PTX: 203100000 instructions simulated : ctaid=(8,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2374000  inst.: 200278642 (ipc=84.4) sim_rate=95234 (inst/sec) elapsed = 0:0:35:03 / Thu Apr 12 20:17:35 2018
GPGPU-Sim PTX: 203200000 instructions simulated : ctaid=(0,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2375000  inst.: 200361891 (ipc=84.4) sim_rate=95229 (inst/sec) elapsed = 0:0:35:04 / Thu Apr 12 20:17:36 2018
GPGPU-Sim PTX: 203300000 instructions simulated : ctaid=(2,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2376500  inst.: 200480931 (ipc=84.4) sim_rate=95240 (inst/sec) elapsed = 0:0:35:05 / Thu Apr 12 20:17:37 2018
GPGPU-Sim PTX: 203400000 instructions simulated : ctaid=(6,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2377500  inst.: 200555352 (ipc=84.4) sim_rate=95230 (inst/sec) elapsed = 0:0:35:06 / Thu Apr 12 20:17:38 2018
GPGPU-Sim PTX: 203500000 instructions simulated : ctaid=(8,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2379000  inst.: 200674518 (ipc=84.4) sim_rate=95241 (inst/sec) elapsed = 0:0:35:07 / Thu Apr 12 20:17:39 2018
GPGPU-Sim PTX: 203600000 instructions simulated : ctaid=(0,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2380000  inst.: 200752085 (ipc=84.3) sim_rate=95233 (inst/sec) elapsed = 0:0:35:08 / Thu Apr 12 20:17:40 2018
GPGPU-Sim PTX: 203700000 instructions simulated : ctaid=(0,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2381500  inst.: 200880571 (ipc=84.4) sim_rate=95249 (inst/sec) elapsed = 0:0:35:09 / Thu Apr 12 20:17:41 2018
GPGPU-Sim PTX: 203800000 instructions simulated : ctaid=(7,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2382500  inst.: 200960439 (ipc=84.3) sim_rate=95241 (inst/sec) elapsed = 0:0:35:10 / Thu Apr 12 20:17:42 2018
GPGPU-Sim PTX: 203900000 instructions simulated : ctaid=(6,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2384000  inst.: 201075986 (ipc=84.3) sim_rate=95251 (inst/sec) elapsed = 0:0:35:11 / Thu Apr 12 20:17:43 2018
GPGPU-Sim PTX: 204000000 instructions simulated : ctaid=(6,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2385000  inst.: 201151920 (ipc=84.3) sim_rate=95242 (inst/sec) elapsed = 0:0:35:12 / Thu Apr 12 20:17:44 2018
GPGPU-Sim PTX: 204100000 instructions simulated : ctaid=(5,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2386500  inst.: 201269470 (ipc=84.3) sim_rate=95252 (inst/sec) elapsed = 0:0:35:13 / Thu Apr 12 20:17:45 2018
GPGPU-Sim PTX: 204200000 instructions simulated : ctaid=(6,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2387500  inst.: 201341895 (ipc=84.3) sim_rate=95242 (inst/sec) elapsed = 0:0:35:14 / Thu Apr 12 20:17:46 2018
GPGPU-Sim PTX: 204300000 instructions simulated : ctaid=(6,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2389000  inst.: 201460702 (ipc=84.3) sim_rate=95253 (inst/sec) elapsed = 0:0:35:15 / Thu Apr 12 20:17:47 2018
GPGPU-Sim PTX: 204400000 instructions simulated : ctaid=(4,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2390000  inst.: 201545838 (ipc=84.3) sim_rate=95248 (inst/sec) elapsed = 0:0:35:16 / Thu Apr 12 20:17:48 2018
GPGPU-Sim PTX: 204500000 instructions simulated : ctaid=(7,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2391500  inst.: 201655111 (ipc=84.3) sim_rate=95255 (inst/sec) elapsed = 0:0:35:17 / Thu Apr 12 20:17:49 2018
GPGPU-Sim PTX: 204600000 instructions simulated : ctaid=(1,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2392500  inst.: 201739799 (ipc=84.3) sim_rate=95250 (inst/sec) elapsed = 0:0:35:18 / Thu Apr 12 20:17:50 2018
GPGPU-Sim PTX: 204700000 instructions simulated : ctaid=(6,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2394000  inst.: 201854428 (ipc=84.3) sim_rate=95259 (inst/sec) elapsed = 0:0:35:19 / Thu Apr 12 20:17:51 2018
GPGPU-Sim PTX: 204800000 instructions simulated : ctaid=(6,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2395000  inst.: 201939983 (ipc=84.3) sim_rate=95254 (inst/sec) elapsed = 0:0:35:20 / Thu Apr 12 20:17:52 2018
GPGPU-Sim uArch: cycles simulated: 2396000  inst.: 202013908 (ipc=84.3) sim_rate=95244 (inst/sec) elapsed = 0:0:35:21 / Thu Apr 12 20:17:53 2018
GPGPU-Sim PTX: 204900000 instructions simulated : ctaid=(7,2,0) tid=(0,3,0)
GPGPU-Sim PTX: 205000000 instructions simulated : ctaid=(1,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2397500  inst.: 202128973 (ipc=84.3) sim_rate=95253 (inst/sec) elapsed = 0:0:35:22 / Thu Apr 12 20:17:54 2018
GPGPU-Sim uArch: cycles simulated: 2398500  inst.: 202201709 (ipc=84.3) sim_rate=95243 (inst/sec) elapsed = 0:0:35:23 / Thu Apr 12 20:17:55 2018
GPGPU-Sim PTX: 205100000 instructions simulated : ctaid=(2,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2399500  inst.: 202276747 (ipc=84.3) sim_rate=95233 (inst/sec) elapsed = 0:0:35:24 / Thu Apr 12 20:17:56 2018
GPGPU-Sim PTX: 205200000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2400500  inst.: 202352610 (ipc=84.3) sim_rate=95224 (inst/sec) elapsed = 0:0:35:25 / Thu Apr 12 20:17:57 2018
GPGPU-Sim PTX: 205300000 instructions simulated : ctaid=(3,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2401500  inst.: 202427551 (ipc=84.3) sim_rate=95215 (inst/sec) elapsed = 0:0:35:26 / Thu Apr 12 20:17:58 2018
GPGPU-Sim PTX: 205400000 instructions simulated : ctaid=(0,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2403000  inst.: 202544433 (ipc=84.3) sim_rate=95225 (inst/sec) elapsed = 0:0:35:27 / Thu Apr 12 20:17:59 2018
GPGPU-Sim uArch: cycles simulated: 2404000  inst.: 202619984 (ipc=84.3) sim_rate=95216 (inst/sec) elapsed = 0:0:35:28 / Thu Apr 12 20:18:00 2018
GPGPU-Sim PTX: 205500000 instructions simulated : ctaid=(6,3,0) tid=(6,2,0)
GPGPU-Sim PTX: 205600000 instructions simulated : ctaid=(3,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2405500  inst.: 202752251 (ipc=84.3) sim_rate=95233 (inst/sec) elapsed = 0:0:35:29 / Thu Apr 12 20:18:01 2018
GPGPU-Sim PTX: 205700000 instructions simulated : ctaid=(7,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2406500  inst.: 202830809 (ipc=84.3) sim_rate=95225 (inst/sec) elapsed = 0:0:35:30 / Thu Apr 12 20:18:02 2018
GPGPU-Sim PTX: 205800000 instructions simulated : ctaid=(0,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2408000  inst.: 202951464 (ipc=84.3) sim_rate=95237 (inst/sec) elapsed = 0:0:35:31 / Thu Apr 12 20:18:03 2018
GPGPU-Sim PTX: 205900000 instructions simulated : ctaid=(1,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2409500  inst.: 203052984 (ipc=84.3) sim_rate=95240 (inst/sec) elapsed = 0:0:35:32 / Thu Apr 12 20:18:04 2018
GPGPU-Sim PTX: 206000000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2410500  inst.: 203129096 (ipc=84.3) sim_rate=95231 (inst/sec) elapsed = 0:0:35:33 / Thu Apr 12 20:18:05 2018
GPGPU-Sim PTX: 206100000 instructions simulated : ctaid=(0,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2412000  inst.: 203235246 (ipc=84.3) sim_rate=95236 (inst/sec) elapsed = 0:0:35:34 / Thu Apr 12 20:18:06 2018
GPGPU-Sim uArch: cycles simulated: 2413000  inst.: 203305091 (ipc=84.3) sim_rate=95224 (inst/sec) elapsed = 0:0:35:35 / Thu Apr 12 20:18:07 2018
GPGPU-Sim PTX: 206200000 instructions simulated : ctaid=(1,2,0) tid=(0,1,0)
GPGPU-Sim PTX: 206300000 instructions simulated : ctaid=(2,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2414500  inst.: 203416732 (ipc=84.2) sim_rate=95232 (inst/sec) elapsed = 0:0:35:36 / Thu Apr 12 20:18:08 2018
GPGPU-Sim uArch: cycles simulated: 2415500  inst.: 203491389 (ipc=84.2) sim_rate=95222 (inst/sec) elapsed = 0:0:35:37 / Thu Apr 12 20:18:09 2018
GPGPU-Sim PTX: 206400000 instructions simulated : ctaid=(3,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2417000  inst.: 203603196 (ipc=84.2) sim_rate=95230 (inst/sec) elapsed = 0:0:35:38 / Thu Apr 12 20:18:10 2018
GPGPU-Sim PTX: 206500000 instructions simulated : ctaid=(3,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2418000  inst.: 203679729 (ipc=84.2) sim_rate=95221 (inst/sec) elapsed = 0:0:35:39 / Thu Apr 12 20:18:11 2018
GPGPU-Sim PTX: 206600000 instructions simulated : ctaid=(0,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2419000  inst.: 203756276 (ipc=84.2) sim_rate=95213 (inst/sec) elapsed = 0:0:35:40 / Thu Apr 12 20:18:12 2018
GPGPU-Sim PTX: 206700000 instructions simulated : ctaid=(7,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2420500  inst.: 203875286 (ipc=84.2) sim_rate=95224 (inst/sec) elapsed = 0:0:35:41 / Thu Apr 12 20:18:13 2018
GPGPU-Sim PTX: 206800000 instructions simulated : ctaid=(7,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2421500  inst.: 203955111 (ipc=84.2) sim_rate=95217 (inst/sec) elapsed = 0:0:35:42 / Thu Apr 12 20:18:14 2018
GPGPU-Sim PTX: 206900000 instructions simulated : ctaid=(1,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2422500  inst.: 204040433 (ipc=84.2) sim_rate=95212 (inst/sec) elapsed = 0:0:35:43 / Thu Apr 12 20:18:15 2018
GPGPU-Sim PTX: 207000000 instructions simulated : ctaid=(7,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2424000  inst.: 204144346 (ipc=84.2) sim_rate=95216 (inst/sec) elapsed = 0:0:35:44 / Thu Apr 12 20:18:16 2018
GPGPU-Sim PTX: 207100000 instructions simulated : ctaid=(3,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2425000  inst.: 204213277 (ipc=84.2) sim_rate=95204 (inst/sec) elapsed = 0:0:35:45 / Thu Apr 12 20:18:17 2018
GPGPU-Sim PTX: 207200000 instructions simulated : ctaid=(7,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2426500  inst.: 204320964 (ipc=84.2) sim_rate=95210 (inst/sec) elapsed = 0:0:35:46 / Thu Apr 12 20:18:18 2018
GPGPU-Sim PTX: 207300000 instructions simulated : ctaid=(4,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2427500  inst.: 204394291 (ipc=84.2) sim_rate=95199 (inst/sec) elapsed = 0:0:35:47 / Thu Apr 12 20:18:19 2018
GPGPU-Sim PTX: 207400000 instructions simulated : ctaid=(3,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2429000  inst.: 204503847 (ipc=84.2) sim_rate=95206 (inst/sec) elapsed = 0:0:35:48 / Thu Apr 12 20:18:20 2018
GPGPU-Sim uArch: cycles simulated: 2430000  inst.: 204584777 (ipc=84.2) sim_rate=95199 (inst/sec) elapsed = 0:0:35:49 / Thu Apr 12 20:18:21 2018
GPGPU-Sim PTX: 207500000 instructions simulated : ctaid=(1,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2431000  inst.: 204664594 (ipc=84.2) sim_rate=95192 (inst/sec) elapsed = 0:0:35:50 / Thu Apr 12 20:18:22 2018
GPGPU-Sim PTX: 207600000 instructions simulated : ctaid=(4,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2432500  inst.: 204766792 (ipc=84.2) sim_rate=95196 (inst/sec) elapsed = 0:0:35:51 / Thu Apr 12 20:18:23 2018
GPGPU-Sim PTX: 207700000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2433500  inst.: 204842068 (ipc=84.2) sim_rate=95186 (inst/sec) elapsed = 0:0:35:52 / Thu Apr 12 20:18:24 2018
GPGPU-Sim PTX: 207800000 instructions simulated : ctaid=(2,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2435000  inst.: 204949208 (ipc=84.2) sim_rate=95192 (inst/sec) elapsed = 0:0:35:53 / Thu Apr 12 20:18:25 2018
GPGPU-Sim PTX: 207900000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2436000  inst.: 205030067 (ipc=84.2) sim_rate=95185 (inst/sec) elapsed = 0:0:35:54 / Thu Apr 12 20:18:26 2018
GPGPU-Sim PTX: 208000000 instructions simulated : ctaid=(8,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2437500  inst.: 205136604 (ipc=84.2) sim_rate=95190 (inst/sec) elapsed = 0:0:35:55 / Thu Apr 12 20:18:27 2018
GPGPU-Sim PTX: 208100000 instructions simulated : ctaid=(2,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2438500  inst.: 205207860 (ipc=84.2) sim_rate=95179 (inst/sec) elapsed = 0:0:35:56 / Thu Apr 12 20:18:28 2018
GPGPU-Sim PTX: 208200000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2439500  inst.: 205290689 (ipc=84.2) sim_rate=95174 (inst/sec) elapsed = 0:0:35:57 / Thu Apr 12 20:18:29 2018
GPGPU-Sim PTX: 208300000 instructions simulated : ctaid=(0,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2441000  inst.: 205395587 (ipc=84.1) sim_rate=95178 (inst/sec) elapsed = 0:0:35:58 / Thu Apr 12 20:18:30 2018
GPGPU-Sim uArch: cycles simulated: 2442000  inst.: 205468215 (ipc=84.1) sim_rate=95168 (inst/sec) elapsed = 0:0:35:59 / Thu Apr 12 20:18:31 2018
GPGPU-Sim PTX: 208400000 instructions simulated : ctaid=(2,3,0) tid=(1,2,0)
GPGPU-Sim PTX: 208500000 instructions simulated : ctaid=(1,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2443500  inst.: 205577761 (ipc=84.1) sim_rate=95174 (inst/sec) elapsed = 0:0:36:00 / Thu Apr 12 20:18:32 2018
GPGPU-Sim PTX: 208600000 instructions simulated : ctaid=(4,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2445000  inst.: 205689704 (ipc=84.1) sim_rate=95182 (inst/sec) elapsed = 0:0:36:01 / Thu Apr 12 20:18:33 2018
GPGPU-Sim uArch: cycles simulated: 2446000  inst.: 205765602 (ipc=84.1) sim_rate=95173 (inst/sec) elapsed = 0:0:36:02 / Thu Apr 12 20:18:34 2018
GPGPU-Sim PTX: 208700000 instructions simulated : ctaid=(0,0,0) tid=(4,1,0)
GPGPU-Sim PTX: 208800000 instructions simulated : ctaid=(5,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2447500  inst.: 205874432 (ipc=84.1) sim_rate=95180 (inst/sec) elapsed = 0:0:36:03 / Thu Apr 12 20:18:35 2018
GPGPU-Sim uArch: cycles simulated: 2448500  inst.: 205945322 (ipc=84.1) sim_rate=95168 (inst/sec) elapsed = 0:0:36:04 / Thu Apr 12 20:18:36 2018
GPGPU-Sim PTX: 208900000 instructions simulated : ctaid=(2,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2449500  inst.: 206015836 (ipc=84.1) sim_rate=95157 (inst/sec) elapsed = 0:0:36:05 / Thu Apr 12 20:18:37 2018
GPGPU-Sim PTX: 209000000 instructions simulated : ctaid=(7,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2450500  inst.: 206084947 (ipc=84.1) sim_rate=95145 (inst/sec) elapsed = 0:0:36:06 / Thu Apr 12 20:18:38 2018
GPGPU-Sim PTX: 209100000 instructions simulated : ctaid=(6,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2452000  inst.: 206191848 (ipc=84.1) sim_rate=95150 (inst/sec) elapsed = 0:0:36:07 / Thu Apr 12 20:18:39 2018
GPGPU-Sim uArch: cycles simulated: 2453000  inst.: 206266491 (ipc=84.1) sim_rate=95141 (inst/sec) elapsed = 0:0:36:08 / Thu Apr 12 20:18:40 2018
GPGPU-Sim PTX: 209200000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 209300000 instructions simulated : ctaid=(0,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2454500  inst.: 206369589 (ipc=84.1) sim_rate=95145 (inst/sec) elapsed = 0:0:36:09 / Thu Apr 12 20:18:41 2018
GPGPU-Sim uArch: cycles simulated: 2455500  inst.: 206444048 (ipc=84.1) sim_rate=95135 (inst/sec) elapsed = 0:0:36:10 / Thu Apr 12 20:18:42 2018
GPGPU-Sim PTX: 209400000 instructions simulated : ctaid=(4,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2457000  inst.: 206543081 (ipc=84.1) sim_rate=95137 (inst/sec) elapsed = 0:0:36:11 / Thu Apr 12 20:18:43 2018
GPGPU-Sim PTX: 209500000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2458000  inst.: 206619607 (ipc=84.1) sim_rate=95128 (inst/sec) elapsed = 0:0:36:12 / Thu Apr 12 20:18:44 2018
GPGPU-Sim PTX: 209600000 instructions simulated : ctaid=(6,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2459500  inst.: 206719668 (ipc=84.0) sim_rate=95131 (inst/sec) elapsed = 0:0:36:13 / Thu Apr 12 20:18:45 2018
GPGPU-Sim PTX: 209700000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2461000  inst.: 206831474 (ipc=84.0) sim_rate=95138 (inst/sec) elapsed = 0:0:36:14 / Thu Apr 12 20:18:46 2018
GPGPU-Sim PTX: 209800000 instructions simulated : ctaid=(3,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2462000  inst.: 206905077 (ipc=84.0) sim_rate=95128 (inst/sec) elapsed = 0:0:36:15 / Thu Apr 12 20:18:47 2018
GPGPU-Sim PTX: 209900000 instructions simulated : ctaid=(8,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2463500  inst.: 207010743 (ipc=84.0) sim_rate=95133 (inst/sec) elapsed = 0:0:36:16 / Thu Apr 12 20:18:48 2018
GPGPU-Sim PTX: 210000000 instructions simulated : ctaid=(7,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2464500  inst.: 207087684 (ipc=84.0) sim_rate=95125 (inst/sec) elapsed = 0:0:36:17 / Thu Apr 12 20:18:49 2018
GPGPU-Sim PTX: 210100000 instructions simulated : ctaid=(0,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2466000  inst.: 207204091 (ipc=84.0) sim_rate=95135 (inst/sec) elapsed = 0:0:36:18 / Thu Apr 12 20:18:50 2018
GPGPU-Sim PTX: 210200000 instructions simulated : ctaid=(3,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2467500  inst.: 207312944 (ipc=84.0) sim_rate=95141 (inst/sec) elapsed = 0:0:36:19 / Thu Apr 12 20:18:51 2018
GPGPU-Sim PTX: 210300000 instructions simulated : ctaid=(3,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2468500  inst.: 207381123 (ipc=84.0) sim_rate=95128 (inst/sec) elapsed = 0:0:36:20 / Thu Apr 12 20:18:52 2018
GPGPU-Sim PTX: 210400000 instructions simulated : ctaid=(1,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2470000  inst.: 207497623 (ipc=84.0) sim_rate=95138 (inst/sec) elapsed = 0:0:36:21 / Thu Apr 12 20:18:53 2018
GPGPU-Sim PTX: 210500000 instructions simulated : ctaid=(3,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2471500  inst.: 207606114 (ipc=84.0) sim_rate=95144 (inst/sec) elapsed = 0:0:36:22 / Thu Apr 12 20:18:54 2018
GPGPU-Sim PTX: 210600000 instructions simulated : ctaid=(8,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2472500  inst.: 207680290 (ipc=84.0) sim_rate=95135 (inst/sec) elapsed = 0:0:36:23 / Thu Apr 12 20:18:55 2018
GPGPU-Sim PTX: 210700000 instructions simulated : ctaid=(2,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2474000  inst.: 207780975 (ipc=84.0) sim_rate=95137 (inst/sec) elapsed = 0:0:36:24 / Thu Apr 12 20:18:56 2018
GPGPU-Sim PTX: 210800000 instructions simulated : ctaid=(8,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2475500  inst.: 207878454 (ipc=84.0) sim_rate=95138 (inst/sec) elapsed = 0:0:36:25 / Thu Apr 12 20:18:57 2018
GPGPU-Sim PTX: 210900000 instructions simulated : ctaid=(1,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2476500  inst.: 207951476 (ipc=84.0) sim_rate=95128 (inst/sec) elapsed = 0:0:36:26 / Thu Apr 12 20:18:58 2018
GPGPU-Sim PTX: 211000000 instructions simulated : ctaid=(4,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2478000  inst.: 208059003 (ipc=84.0) sim_rate=95134 (inst/sec) elapsed = 0:0:36:27 / Thu Apr 12 20:18:59 2018
GPGPU-Sim uArch: cycles simulated: 2479000  inst.: 208135500 (ipc=84.0) sim_rate=95125 (inst/sec) elapsed = 0:0:36:28 / Thu Apr 12 20:19:00 2018
GPGPU-Sim PTX: 211100000 instructions simulated : ctaid=(1,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2480000  inst.: 208207920 (ipc=84.0) sim_rate=95115 (inst/sec) elapsed = 0:0:36:29 / Thu Apr 12 20:19:01 2018
GPGPU-Sim PTX: 211200000 instructions simulated : ctaid=(7,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2481500  inst.: 208317244 (ipc=83.9) sim_rate=95122 (inst/sec) elapsed = 0:0:36:30 / Thu Apr 12 20:19:02 2018
GPGPU-Sim PTX: 211300000 instructions simulated : ctaid=(1,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2483000  inst.: 208425572 (ipc=83.9) sim_rate=95128 (inst/sec) elapsed = 0:0:36:31 / Thu Apr 12 20:19:03 2018
GPGPU-Sim PTX: 211400000 instructions simulated : ctaid=(7,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2484000  inst.: 208508470 (ipc=83.9) sim_rate=95122 (inst/sec) elapsed = 0:0:36:32 / Thu Apr 12 20:19:04 2018
GPGPU-Sim PTX: 211500000 instructions simulated : ctaid=(1,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2485500  inst.: 208608631 (ipc=83.9) sim_rate=95124 (inst/sec) elapsed = 0:0:36:33 / Thu Apr 12 20:19:05 2018
GPGPU-Sim PTX: 211600000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2486500  inst.: 208690459 (ipc=83.9) sim_rate=95118 (inst/sec) elapsed = 0:0:36:34 / Thu Apr 12 20:19:06 2018
GPGPU-Sim PTX: 211700000 instructions simulated : ctaid=(2,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2488000  inst.: 208801050 (ipc=83.9) sim_rate=95125 (inst/sec) elapsed = 0:0:36:35 / Thu Apr 12 20:19:07 2018
GPGPU-Sim PTX: 211800000 instructions simulated : ctaid=(4,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2489000  inst.: 208874643 (ipc=83.9) sim_rate=95115 (inst/sec) elapsed = 0:0:36:36 / Thu Apr 12 20:19:08 2018
GPGPU-Sim PTX: 211900000 instructions simulated : ctaid=(0,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2490000  inst.: 208948786 (ipc=83.9) sim_rate=95106 (inst/sec) elapsed = 0:0:36:37 / Thu Apr 12 20:19:09 2018
GPGPU-Sim PTX: 212000000 instructions simulated : ctaid=(6,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2491500  inst.: 209056005 (ipc=83.9) sim_rate=95111 (inst/sec) elapsed = 0:0:36:38 / Thu Apr 12 20:19:10 2018
GPGPU-Sim PTX: 212100000 instructions simulated : ctaid=(0,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2492500  inst.: 209128906 (ipc=83.9) sim_rate=95101 (inst/sec) elapsed = 0:0:36:39 / Thu Apr 12 20:19:11 2018
GPGPU-Sim uArch: cycles simulated: 2493500  inst.: 209206471 (ipc=83.9) sim_rate=95093 (inst/sec) elapsed = 0:0:36:40 / Thu Apr 12 20:19:12 2018
GPGPU-Sim PTX: 212200000 instructions simulated : ctaid=(8,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2495000  inst.: 209320006 (ipc=83.9) sim_rate=95102 (inst/sec) elapsed = 0:0:36:41 / Thu Apr 12 20:19:13 2018
GPGPU-Sim PTX: 212300000 instructions simulated : ctaid=(5,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2496000  inst.: 209394127 (ipc=83.9) sim_rate=95092 (inst/sec) elapsed = 0:0:36:42 / Thu Apr 12 20:19:14 2018
GPGPU-Sim PTX: 212400000 instructions simulated : ctaid=(8,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2497500  inst.: 209491209 (ipc=83.9) sim_rate=95093 (inst/sec) elapsed = 0:0:36:43 / Thu Apr 12 20:19:15 2018
GPGPU-Sim PTX: 212500000 instructions simulated : ctaid=(7,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2498500  inst.: 209562893 (ipc=83.9) sim_rate=95082 (inst/sec) elapsed = 0:0:36:44 / Thu Apr 12 20:19:16 2018
GPGPU-Sim PTX: 212600000 instructions simulated : ctaid=(4,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2500000  inst.: 209683158 (ipc=83.9) sim_rate=95094 (inst/sec) elapsed = 0:0:36:45 / Thu Apr 12 20:19:17 2018
GPGPU-Sim PTX: 212700000 instructions simulated : ctaid=(0,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2501000  inst.: 209760431 (ipc=83.9) sim_rate=95086 (inst/sec) elapsed = 0:0:36:46 / Thu Apr 12 20:19:18 2018
GPGPU-Sim PTX: 212800000 instructions simulated : ctaid=(6,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2502500  inst.: 209876267 (ipc=83.9) sim_rate=95095 (inst/sec) elapsed = 0:0:36:47 / Thu Apr 12 20:19:19 2018
GPGPU-Sim PTX: 212900000 instructions simulated : ctaid=(0,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2503500  inst.: 209949358 (ipc=83.9) sim_rate=95085 (inst/sec) elapsed = 0:0:36:48 / Thu Apr 12 20:19:20 2018
GPGPU-Sim PTX: 213000000 instructions simulated : ctaid=(5,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2504500  inst.: 210023548 (ipc=83.9) sim_rate=95076 (inst/sec) elapsed = 0:0:36:49 / Thu Apr 12 20:19:21 2018
GPGPU-Sim uArch: cycles simulated: 2505500  inst.: 210103046 (ipc=83.9) sim_rate=95069 (inst/sec) elapsed = 0:0:36:50 / Thu Apr 12 20:19:22 2018
GPGPU-Sim PTX: 213100000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim PTX: 213200000 instructions simulated : ctaid=(7,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2507000  inst.: 210208651 (ipc=83.8) sim_rate=95074 (inst/sec) elapsed = 0:0:36:51 / Thu Apr 12 20:19:23 2018
GPGPU-Sim uArch: cycles simulated: 2508000  inst.: 210294680 (ipc=83.8) sim_rate=95069 (inst/sec) elapsed = 0:0:36:52 / Thu Apr 12 20:19:24 2018
GPGPU-Sim PTX: 213300000 instructions simulated : ctaid=(3,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2509000  inst.: 210375997 (ipc=83.8) sim_rate=95063 (inst/sec) elapsed = 0:0:36:53 / Thu Apr 12 20:19:25 2018
GPGPU-Sim PTX: 213400000 instructions simulated : ctaid=(1,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2510000  inst.: 210469305 (ipc=83.9) sim_rate=95062 (inst/sec) elapsed = 0:0:36:54 / Thu Apr 12 20:19:26 2018
GPGPU-Sim PTX: 213500000 instructions simulated : ctaid=(4,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2511500  inst.: 210587399 (ipc=83.8) sim_rate=95073 (inst/sec) elapsed = 0:0:36:55 / Thu Apr 12 20:19:27 2018
GPGPU-Sim PTX: 213600000 instructions simulated : ctaid=(7,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2512500  inst.: 210661290 (ipc=83.8) sim_rate=95063 (inst/sec) elapsed = 0:0:36:56 / Thu Apr 12 20:19:28 2018
GPGPU-Sim PTX: 213700000 instructions simulated : ctaid=(0,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2513500  inst.: 210739363 (ipc=83.8) sim_rate=95056 (inst/sec) elapsed = 0:0:36:57 / Thu Apr 12 20:19:29 2018
GPGPU-Sim PTX: 213800000 instructions simulated : ctaid=(4,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2515000  inst.: 210855232 (ipc=83.8) sim_rate=95065 (inst/sec) elapsed = 0:0:36:58 / Thu Apr 12 20:19:30 2018
GPGPU-Sim PTX: 213900000 instructions simulated : ctaid=(3,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2516000  inst.: 210943703 (ipc=83.8) sim_rate=95062 (inst/sec) elapsed = 0:0:36:59 / Thu Apr 12 20:19:31 2018
GPGPU-Sim PTX: 214000000 instructions simulated : ctaid=(8,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2517000  inst.: 211029807 (ipc=83.8) sim_rate=95058 (inst/sec) elapsed = 0:0:37:00 / Thu Apr 12 20:19:32 2018
GPGPU-Sim PTX: 214100000 instructions simulated : ctaid=(3,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2518500  inst.: 211147966 (ipc=83.8) sim_rate=95068 (inst/sec) elapsed = 0:0:37:01 / Thu Apr 12 20:19:33 2018
GPGPU-Sim PTX: 214200000 instructions simulated : ctaid=(3,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2519500  inst.: 211226428 (ipc=83.8) sim_rate=95061 (inst/sec) elapsed = 0:0:37:02 / Thu Apr 12 20:19:34 2018
GPGPU-Sim PTX: 214300000 instructions simulated : ctaid=(3,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2521000  inst.: 211351390 (ipc=83.8) sim_rate=95074 (inst/sec) elapsed = 0:0:37:03 / Thu Apr 12 20:19:35 2018
GPGPU-Sim PTX: 214400000 instructions simulated : ctaid=(2,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2522000  inst.: 211425559 (ipc=83.8) sim_rate=95065 (inst/sec) elapsed = 0:0:37:04 / Thu Apr 12 20:19:36 2018
GPGPU-Sim PTX: 214500000 instructions simulated : ctaid=(8,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2523000  inst.: 211508638 (ipc=83.8) sim_rate=95060 (inst/sec) elapsed = 0:0:37:05 / Thu Apr 12 20:19:37 2018
GPGPU-Sim PTX: 214600000 instructions simulated : ctaid=(5,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2524500  inst.: 211619018 (ipc=83.8) sim_rate=95066 (inst/sec) elapsed = 0:0:37:06 / Thu Apr 12 20:19:38 2018
GPGPU-Sim PTX: 214700000 instructions simulated : ctaid=(6,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2525500  inst.: 211697714 (ipc=83.8) sim_rate=95059 (inst/sec) elapsed = 0:0:37:07 / Thu Apr 12 20:19:39 2018
GPGPU-Sim uArch: cycles simulated: 2526500  inst.: 211779715 (ipc=83.8) sim_rate=95053 (inst/sec) elapsed = 0:0:37:08 / Thu Apr 12 20:19:40 2018
GPGPU-Sim PTX: 214800000 instructions simulated : ctaid=(0,3,0) tid=(0,6,0)
GPGPU-Sim PTX: 214900000 instructions simulated : ctaid=(0,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2528000  inst.: 211911311 (ipc=83.8) sim_rate=95070 (inst/sec) elapsed = 0:0:37:09 / Thu Apr 12 20:19:41 2018
GPGPU-Sim PTX: 215000000 instructions simulated : ctaid=(6,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2529000  inst.: 211990257 (ipc=83.8) sim_rate=95062 (inst/sec) elapsed = 0:0:37:10 / Thu Apr 12 20:19:42 2018
GPGPU-Sim PTX: 215100000 instructions simulated : ctaid=(6,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2530500  inst.: 212095127 (ipc=83.8) sim_rate=95067 (inst/sec) elapsed = 0:0:37:11 / Thu Apr 12 20:19:43 2018
GPGPU-Sim uArch: cycles simulated: 2531500  inst.: 212171940 (ipc=83.8) sim_rate=95059 (inst/sec) elapsed = 0:0:37:12 / Thu Apr 12 20:19:44 2018
GPGPU-Sim PTX: 215200000 instructions simulated : ctaid=(7,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 215300000 instructions simulated : ctaid=(3,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2533000  inst.: 212274422 (ipc=83.8) sim_rate=95062 (inst/sec) elapsed = 0:0:37:13 / Thu Apr 12 20:19:45 2018
GPGPU-Sim uArch: cycles simulated: 2534000  inst.: 212344931 (ipc=83.8) sim_rate=95051 (inst/sec) elapsed = 0:0:37:14 / Thu Apr 12 20:19:46 2018
GPGPU-Sim PTX: 215400000 instructions simulated : ctaid=(8,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2535500  inst.: 212463743 (ipc=83.8) sim_rate=95062 (inst/sec) elapsed = 0:0:37:15 / Thu Apr 12 20:19:47 2018
GPGPU-Sim PTX: 215500000 instructions simulated : ctaid=(5,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2536500  inst.: 212537090 (ipc=83.8) sim_rate=95052 (inst/sec) elapsed = 0:0:37:16 / Thu Apr 12 20:19:48 2018
GPGPU-Sim PTX: 215600000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2538000  inst.: 212661022 (ipc=83.8) sim_rate=95065 (inst/sec) elapsed = 0:0:37:17 / Thu Apr 12 20:19:49 2018
GPGPU-Sim PTX: 215700000 instructions simulated : ctaid=(2,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2539000  inst.: 212752268 (ipc=83.8) sim_rate=95063 (inst/sec) elapsed = 0:0:37:18 / Thu Apr 12 20:19:50 2018
GPGPU-Sim PTX: 215800000 instructions simulated : ctaid=(7,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2540000  inst.: 212829580 (ipc=83.8) sim_rate=95055 (inst/sec) elapsed = 0:0:37:19 / Thu Apr 12 20:19:51 2018
GPGPU-Sim PTX: 215900000 instructions simulated : ctaid=(5,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2541500  inst.: 212935056 (ipc=83.8) sim_rate=95060 (inst/sec) elapsed = 0:0:37:20 / Thu Apr 12 20:19:52 2018
GPGPU-Sim PTX: 216000000 instructions simulated : ctaid=(8,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2543000  inst.: 213046486 (ipc=83.8) sim_rate=95067 (inst/sec) elapsed = 0:0:37:21 / Thu Apr 12 20:19:53 2018
GPGPU-Sim PTX: 216100000 instructions simulated : ctaid=(7,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2544000  inst.: 213127275 (ipc=83.8) sim_rate=95061 (inst/sec) elapsed = 0:0:37:22 / Thu Apr 12 20:19:54 2018
GPGPU-Sim PTX: 216200000 instructions simulated : ctaid=(0,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2545000  inst.: 213200628 (ipc=83.8) sim_rate=95051 (inst/sec) elapsed = 0:0:37:23 / Thu Apr 12 20:19:55 2018
GPGPU-Sim PTX: 216300000 instructions simulated : ctaid=(4,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2546500  inst.: 213314363 (ipc=83.8) sim_rate=95059 (inst/sec) elapsed = 0:0:37:24 / Thu Apr 12 20:19:56 2018
GPGPU-Sim PTX: 216400000 instructions simulated : ctaid=(3,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2547500  inst.: 213389879 (ipc=83.8) sim_rate=95051 (inst/sec) elapsed = 0:0:37:25 / Thu Apr 12 20:19:57 2018
GPGPU-Sim PTX: 216500000 instructions simulated : ctaid=(7,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2548500  inst.: 213458357 (ipc=83.8) sim_rate=95039 (inst/sec) elapsed = 0:0:37:26 / Thu Apr 12 20:19:58 2018
GPGPU-Sim PTX: 216600000 instructions simulated : ctaid=(0,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2550000  inst.: 213565759 (ipc=83.8) sim_rate=95044 (inst/sec) elapsed = 0:0:37:27 / Thu Apr 12 20:19:59 2018
GPGPU-Sim PTX: 216700000 instructions simulated : ctaid=(3,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2551000  inst.: 213652443 (ipc=83.8) sim_rate=95041 (inst/sec) elapsed = 0:0:37:28 / Thu Apr 12 20:20:00 2018
GPGPU-Sim PTX: 216800000 instructions simulated : ctaid=(3,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2552500  inst.: 213753283 (ipc=83.7) sim_rate=95043 (inst/sec) elapsed = 0:0:37:29 / Thu Apr 12 20:20:01 2018
GPGPU-Sim uArch: cycles simulated: 2553500  inst.: 213826395 (ipc=83.7) sim_rate=95033 (inst/sec) elapsed = 0:0:37:30 / Thu Apr 12 20:20:02 2018
GPGPU-Sim PTX: 216900000 instructions simulated : ctaid=(8,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2554500  inst.: 213892006 (ipc=83.7) sim_rate=95020 (inst/sec) elapsed = 0:0:37:31 / Thu Apr 12 20:20:03 2018
GPGPU-Sim PTX: 217000000 instructions simulated : ctaid=(5,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2556000  inst.: 213999075 (ipc=83.7) sim_rate=95026 (inst/sec) elapsed = 0:0:37:32 / Thu Apr 12 20:20:04 2018
GPGPU-Sim PTX: 217100000 instructions simulated : ctaid=(6,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2557000  inst.: 214079172 (ipc=83.7) sim_rate=95019 (inst/sec) elapsed = 0:0:37:33 / Thu Apr 12 20:20:05 2018
GPGPU-Sim PTX: 217200000 instructions simulated : ctaid=(2,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2558500  inst.: 214196059 (ipc=83.7) sim_rate=95029 (inst/sec) elapsed = 0:0:37:34 / Thu Apr 12 20:20:06 2018
GPGPU-Sim PTX: 217300000 instructions simulated : ctaid=(5,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2559500  inst.: 214266764 (ipc=83.7) sim_rate=95018 (inst/sec) elapsed = 0:0:37:35 / Thu Apr 12 20:20:07 2018
GPGPU-Sim PTX: 217400000 instructions simulated : ctaid=(3,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2561000  inst.: 214371538 (ipc=83.7) sim_rate=95022 (inst/sec) elapsed = 0:0:37:36 / Thu Apr 12 20:20:08 2018
GPGPU-Sim PTX: 217500000 instructions simulated : ctaid=(4,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2562500  inst.: 214475126 (ipc=83.7) sim_rate=95026 (inst/sec) elapsed = 0:0:37:37 / Thu Apr 12 20:20:09 2018
GPGPU-Sim PTX: 217600000 instructions simulated : ctaid=(8,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2563500  inst.: 214559934 (ipc=83.7) sim_rate=95022 (inst/sec) elapsed = 0:0:37:38 / Thu Apr 12 20:20:10 2018
GPGPU-Sim PTX: 217700000 instructions simulated : ctaid=(7,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2564500  inst.: 214642578 (ipc=83.7) sim_rate=95016 (inst/sec) elapsed = 0:0:37:39 / Thu Apr 12 20:20:11 2018
GPGPU-Sim PTX: 217800000 instructions simulated : ctaid=(0,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2566000  inst.: 214750870 (ipc=83.7) sim_rate=95022 (inst/sec) elapsed = 0:0:37:40 / Thu Apr 12 20:20:12 2018
GPGPU-Sim PTX: 217900000 instructions simulated : ctaid=(3,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2567000  inst.: 214837827 (ipc=83.7) sim_rate=95018 (inst/sec) elapsed = 0:0:37:41 / Thu Apr 12 20:20:13 2018
GPGPU-Sim PTX: 218000000 instructions simulated : ctaid=(0,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2568500  inst.: 214954777 (ipc=83.7) sim_rate=95028 (inst/sec) elapsed = 0:0:37:42 / Thu Apr 12 20:20:14 2018
GPGPU-Sim PTX: 218100000 instructions simulated : ctaid=(5,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2570000  inst.: 215071535 (ipc=83.7) sim_rate=95038 (inst/sec) elapsed = 0:0:37:43 / Thu Apr 12 20:20:15 2018
GPGPU-Sim PTX: 218200000 instructions simulated : ctaid=(7,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2571000  inst.: 215142034 (ipc=83.7) sim_rate=95027 (inst/sec) elapsed = 0:0:37:44 / Thu Apr 12 20:20:16 2018
GPGPU-Sim PTX: 218300000 instructions simulated : ctaid=(2,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2572500  inst.: 215252287 (ipc=83.7) sim_rate=95034 (inst/sec) elapsed = 0:0:37:45 / Thu Apr 12 20:20:17 2018
GPGPU-Sim PTX: 218400000 instructions simulated : ctaid=(5,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2574000  inst.: 215358902 (ipc=83.7) sim_rate=95039 (inst/sec) elapsed = 0:0:37:46 / Thu Apr 12 20:20:18 2018
GPGPU-Sim PTX: 218500000 instructions simulated : ctaid=(6,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2575000  inst.: 215436840 (ipc=83.7) sim_rate=95031 (inst/sec) elapsed = 0:0:37:47 / Thu Apr 12 20:20:19 2018
GPGPU-Sim uArch: cycles simulated: 2576000  inst.: 215509474 (ipc=83.7) sim_rate=95021 (inst/sec) elapsed = 0:0:37:48 / Thu Apr 12 20:20:20 2018
GPGPU-Sim PTX: 218600000 instructions simulated : ctaid=(3,1,0) tid=(2,7,0)
GPGPU-Sim PTX: 218700000 instructions simulated : ctaid=(1,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2577500  inst.: 215633561 (ipc=83.7) sim_rate=95034 (inst/sec) elapsed = 0:0:37:49 / Thu Apr 12 20:20:21 2018
GPGPU-Sim uArch: cycles simulated: 2578500  inst.: 215703980 (ipc=83.7) sim_rate=95023 (inst/sec) elapsed = 0:0:37:50 / Thu Apr 12 20:20:22 2018
GPGPU-Sim PTX: 218800000 instructions simulated : ctaid=(1,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2579500  inst.: 215788668 (ipc=83.7) sim_rate=95019 (inst/sec) elapsed = 0:0:37:51 / Thu Apr 12 20:20:23 2018
GPGPU-Sim PTX: 218900000 instructions simulated : ctaid=(8,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2581000  inst.: 215889723 (ipc=83.6) sim_rate=95021 (inst/sec) elapsed = 0:0:37:52 / Thu Apr 12 20:20:24 2018
GPGPU-Sim PTX: 219000000 instructions simulated : ctaid=(3,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2582000  inst.: 215958581 (ipc=83.6) sim_rate=95010 (inst/sec) elapsed = 0:0:37:53 / Thu Apr 12 20:20:25 2018
GPGPU-Sim PTX: 219100000 instructions simulated : ctaid=(3,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2583000  inst.: 216045330 (ipc=83.6) sim_rate=95006 (inst/sec) elapsed = 0:0:37:54 / Thu Apr 12 20:20:26 2018
GPGPU-Sim PTX: 219200000 instructions simulated : ctaid=(2,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2584500  inst.: 216157421 (ipc=83.6) sim_rate=95014 (inst/sec) elapsed = 0:0:37:55 / Thu Apr 12 20:20:27 2018
GPGPU-Sim PTX: 219300000 instructions simulated : ctaid=(0,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2585500  inst.: 216239196 (ipc=83.6) sim_rate=95008 (inst/sec) elapsed = 0:0:37:56 / Thu Apr 12 20:20:28 2018
GPGPU-Sim PTX: 219400000 instructions simulated : ctaid=(1,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2587000  inst.: 216349645 (ipc=83.6) sim_rate=95015 (inst/sec) elapsed = 0:0:37:57 / Thu Apr 12 20:20:29 2018
GPGPU-Sim PTX: 219500000 instructions simulated : ctaid=(3,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2588000  inst.: 216420429 (ipc=83.6) sim_rate=95004 (inst/sec) elapsed = 0:0:37:58 / Thu Apr 12 20:20:30 2018
GPGPU-Sim uArch: cycles simulated: 2589000  inst.: 216493889 (ipc=83.6) sim_rate=94995 (inst/sec) elapsed = 0:0:37:59 / Thu Apr 12 20:20:31 2018
GPGPU-Sim PTX: 219600000 instructions simulated : ctaid=(1,1,0) tid=(1,2,0)
GPGPU-Sim PTX: 219700000 instructions simulated : ctaid=(1,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2590500  inst.: 216608634 (ipc=83.6) sim_rate=95003 (inst/sec) elapsed = 0:0:38:00 / Thu Apr 12 20:20:32 2018
GPGPU-Sim uArch: cycles simulated: 2591500  inst.: 216679025 (ipc=83.6) sim_rate=94992 (inst/sec) elapsed = 0:0:38:01 / Thu Apr 12 20:20:33 2018
GPGPU-Sim PTX: 219800000 instructions simulated : ctaid=(3,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2592500  inst.: 216757929 (ipc=83.6) sim_rate=94985 (inst/sec) elapsed = 0:0:38:02 / Thu Apr 12 20:20:34 2018
GPGPU-Sim PTX: 219900000 instructions simulated : ctaid=(7,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2594000  inst.: 216859726 (ipc=83.6) sim_rate=94988 (inst/sec) elapsed = 0:0:38:03 / Thu Apr 12 20:20:35 2018
GPGPU-Sim PTX: 220000000 instructions simulated : ctaid=(3,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2595000  inst.: 216939643 (ipc=83.6) sim_rate=94982 (inst/sec) elapsed = 0:0:38:04 / Thu Apr 12 20:20:36 2018
GPGPU-Sim PTX: 220100000 instructions simulated : ctaid=(6,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2596500  inst.: 217052292 (ipc=83.6) sim_rate=94990 (inst/sec) elapsed = 0:0:38:05 / Thu Apr 12 20:20:37 2018
GPGPU-Sim PTX: 220200000 instructions simulated : ctaid=(0,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2598000  inst.: 217169391 (ipc=83.6) sim_rate=94999 (inst/sec) elapsed = 0:0:38:06 / Thu Apr 12 20:20:38 2018
GPGPU-Sim PTX: 220300000 instructions simulated : ctaid=(7,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2599500  inst.: 217273042 (ipc=83.6) sim_rate=95003 (inst/sec) elapsed = 0:0:38:07 / Thu Apr 12 20:20:39 2018
GPGPU-Sim PTX: 220400000 instructions simulated : ctaid=(5,0,0) tid=(5,7,0)
GPGPU-Sim PTX: 220500000 instructions simulated : ctaid=(6,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2601000  inst.: 217388825 (ipc=83.6) sim_rate=95012 (inst/sec) elapsed = 0:0:38:08 / Thu Apr 12 20:20:40 2018
GPGPU-Sim uArch: cycles simulated: 2602000  inst.: 217467993 (ipc=83.6) sim_rate=95005 (inst/sec) elapsed = 0:0:38:09 / Thu Apr 12 20:20:41 2018
GPGPU-Sim PTX: 220600000 instructions simulated : ctaid=(2,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2603500  inst.: 217570850 (ipc=83.6) sim_rate=95009 (inst/sec) elapsed = 0:0:38:10 / Thu Apr 12 20:20:42 2018
GPGPU-Sim PTX: 220700000 instructions simulated : ctaid=(4,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2604500  inst.: 217646082 (ipc=83.6) sim_rate=95000 (inst/sec) elapsed = 0:0:38:11 / Thu Apr 12 20:20:43 2018
GPGPU-Sim PTX: 220800000 instructions simulated : ctaid=(3,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2606000  inst.: 217762318 (ipc=83.6) sim_rate=95009 (inst/sec) elapsed = 0:0:38:12 / Thu Apr 12 20:20:44 2018
GPGPU-Sim PTX: 220900000 instructions simulated : ctaid=(8,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2607500  inst.: 217868962 (ipc=83.6) sim_rate=95014 (inst/sec) elapsed = 0:0:38:13 / Thu Apr 12 20:20:45 2018
GPGPU-Sim PTX: 221000000 instructions simulated : ctaid=(3,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2608500  inst.: 217940344 (ipc=83.6) sim_rate=95004 (inst/sec) elapsed = 0:0:38:14 / Thu Apr 12 20:20:46 2018
GPGPU-Sim PTX: 221100000 instructions simulated : ctaid=(3,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2609500  inst.: 218010833 (ipc=83.5) sim_rate=94993 (inst/sec) elapsed = 0:0:38:15 / Thu Apr 12 20:20:47 2018
GPGPU-Sim PTX: 221200000 instructions simulated : ctaid=(2,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2611000  inst.: 218115780 (ipc=83.5) sim_rate=94998 (inst/sec) elapsed = 0:0:38:16 / Thu Apr 12 20:20:48 2018
GPGPU-Sim PTX: 221300000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2612000  inst.: 218191775 (ipc=83.5) sim_rate=94989 (inst/sec) elapsed = 0:0:38:17 / Thu Apr 12 20:20:49 2018
GPGPU-Sim uArch: cycles simulated: 2613000  inst.: 218265477 (ipc=83.5) sim_rate=94980 (inst/sec) elapsed = 0:0:38:18 / Thu Apr 12 20:20:50 2018
GPGPU-Sim PTX: 221400000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 221500000 instructions simulated : ctaid=(5,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2614500  inst.: 218381955 (ipc=83.5) sim_rate=94989 (inst/sec) elapsed = 0:0:38:19 / Thu Apr 12 20:20:51 2018
GPGPU-Sim uArch: cycles simulated: 2615500  inst.: 218447734 (ipc=83.5) sim_rate=94977 (inst/sec) elapsed = 0:0:38:20 / Thu Apr 12 20:20:52 2018
GPGPU-Sim PTX: 221600000 instructions simulated : ctaid=(7,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2616500  inst.: 218523534 (ipc=83.5) sim_rate=94968 (inst/sec) elapsed = 0:0:38:21 / Thu Apr 12 20:20:53 2018
GPGPU-Sim PTX: 221700000 instructions simulated : ctaid=(5,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2617500  inst.: 218602833 (ipc=83.5) sim_rate=94962 (inst/sec) elapsed = 0:0:38:22 / Thu Apr 12 20:20:54 2018
GPGPU-Sim PTX: 221800000 instructions simulated : ctaid=(8,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2618500  inst.: 218672925 (ipc=83.5) sim_rate=94951 (inst/sec) elapsed = 0:0:38:23 / Thu Apr 12 20:20:55 2018
GPGPU-Sim PTX: 221900000 instructions simulated : ctaid=(3,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2620000  inst.: 218780552 (ipc=83.5) sim_rate=94956 (inst/sec) elapsed = 0:0:38:24 / Thu Apr 12 20:20:56 2018
GPGPU-Sim uArch: cycles simulated: 2621000  inst.: 218853639 (ipc=83.5) sim_rate=94947 (inst/sec) elapsed = 0:0:38:25 / Thu Apr 12 20:20:57 2018
GPGPU-Sim PTX: 222000000 instructions simulated : ctaid=(4,6,0) tid=(6,2,0)
GPGPU-Sim PTX: 222100000 instructions simulated : ctaid=(0,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2622500  inst.: 218967384 (ipc=83.5) sim_rate=94955 (inst/sec) elapsed = 0:0:38:26 / Thu Apr 12 20:20:58 2018
GPGPU-Sim PTX: 222200000 instructions simulated : ctaid=(0,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2624000  inst.: 219080704 (ipc=83.5) sim_rate=94963 (inst/sec) elapsed = 0:0:38:27 / Thu Apr 12 20:20:59 2018
GPGPU-Sim PTX: 222300000 instructions simulated : ctaid=(5,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2625000  inst.: 219150962 (ipc=83.5) sim_rate=94952 (inst/sec) elapsed = 0:0:38:28 / Thu Apr 12 20:21:00 2018
GPGPU-Sim PTX: 222400000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2626500  inst.: 219269768 (ipc=83.5) sim_rate=94963 (inst/sec) elapsed = 0:0:38:29 / Thu Apr 12 20:21:01 2018
GPGPU-Sim uArch: cycles simulated: 2627500  inst.: 219344013 (ipc=83.5) sim_rate=94954 (inst/sec) elapsed = 0:0:38:30 / Thu Apr 12 20:21:02 2018
GPGPU-Sim PTX: 222500000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim PTX: 222600000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2629000  inst.: 219447133 (ipc=83.5) sim_rate=94957 (inst/sec) elapsed = 0:0:38:31 / Thu Apr 12 20:21:03 2018
GPGPU-Sim uArch: cycles simulated: 2630000  inst.: 219520516 (ipc=83.5) sim_rate=94948 (inst/sec) elapsed = 0:0:38:32 / Thu Apr 12 20:21:04 2018
GPGPU-Sim PTX: 222700000 instructions simulated : ctaid=(0,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2631500  inst.: 219632180 (ipc=83.5) sim_rate=94955 (inst/sec) elapsed = 0:0:38:33 / Thu Apr 12 20:21:05 2018
GPGPU-Sim PTX: 222800000 instructions simulated : ctaid=(1,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2633000  inst.: 219733760 (ipc=83.5) sim_rate=94958 (inst/sec) elapsed = 0:0:38:34 / Thu Apr 12 20:21:06 2018
GPGPU-Sim PTX: 222900000 instructions simulated : ctaid=(0,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2634000  inst.: 219813836 (ipc=83.5) sim_rate=94951 (inst/sec) elapsed = 0:0:38:35 / Thu Apr 12 20:21:07 2018
GPGPU-Sim PTX: 223000000 instructions simulated : ctaid=(8,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2635500  inst.: 219913397 (ipc=83.4) sim_rate=94953 (inst/sec) elapsed = 0:0:38:36 / Thu Apr 12 20:21:08 2018
GPGPU-Sim PTX: 223100000 instructions simulated : ctaid=(1,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2636500  inst.: 219988287 (ipc=83.4) sim_rate=94945 (inst/sec) elapsed = 0:0:38:37 / Thu Apr 12 20:21:09 2018
GPGPU-Sim PTX: 223200000 instructions simulated : ctaid=(0,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2638000  inst.: 220094753 (ipc=83.4) sim_rate=94950 (inst/sec) elapsed = 0:0:38:38 / Thu Apr 12 20:21:10 2018
GPGPU-Sim PTX: 223300000 instructions simulated : ctaid=(8,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2639000  inst.: 220170856 (ipc=83.4) sim_rate=94942 (inst/sec) elapsed = 0:0:38:39 / Thu Apr 12 20:21:11 2018
GPGPU-Sim PTX: 223400000 instructions simulated : ctaid=(7,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2640500  inst.: 220276848 (ipc=83.4) sim_rate=94946 (inst/sec) elapsed = 0:0:38:40 / Thu Apr 12 20:21:12 2018
GPGPU-Sim PTX: 223500000 instructions simulated : ctaid=(1,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2641500  inst.: 220344198 (ipc=83.4) sim_rate=94935 (inst/sec) elapsed = 0:0:38:41 / Thu Apr 12 20:21:13 2018
GPGPU-Sim PTX: 223600000 instructions simulated : ctaid=(6,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2643000  inst.: 220454515 (ipc=83.4) sim_rate=94941 (inst/sec) elapsed = 0:0:38:42 / Thu Apr 12 20:21:14 2018
GPGPU-Sim PTX: 223700000 instructions simulated : ctaid=(7,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2644500  inst.: 220573929 (ipc=83.4) sim_rate=94952 (inst/sec) elapsed = 0:0:38:43 / Thu Apr 12 20:21:15 2018
GPGPU-Sim PTX: 223800000 instructions simulated : ctaid=(0,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2645500  inst.: 220648139 (ipc=83.4) sim_rate=94943 (inst/sec) elapsed = 0:0:38:44 / Thu Apr 12 20:21:16 2018
GPGPU-Sim PTX: 223900000 instructions simulated : ctaid=(1,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2647000  inst.: 220760871 (ipc=83.4) sim_rate=94950 (inst/sec) elapsed = 0:0:38:45 / Thu Apr 12 20:21:17 2018
GPGPU-Sim PTX: 224000000 instructions simulated : ctaid=(5,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2648000  inst.: 220833925 (ipc=83.4) sim_rate=94941 (inst/sec) elapsed = 0:0:38:46 / Thu Apr 12 20:21:18 2018
GPGPU-Sim PTX: 224100000 instructions simulated : ctaid=(1,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2649500  inst.: 220944050 (ipc=83.4) sim_rate=94948 (inst/sec) elapsed = 0:0:38:47 / Thu Apr 12 20:21:19 2018
GPGPU-Sim PTX: 224200000 instructions simulated : ctaid=(4,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2651000  inst.: 221043960 (ipc=83.4) sim_rate=94950 (inst/sec) elapsed = 0:0:38:48 / Thu Apr 12 20:21:20 2018
GPGPU-Sim PTX: 224300000 instructions simulated : ctaid=(7,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2652000  inst.: 221117468 (ipc=83.4) sim_rate=94940 (inst/sec) elapsed = 0:0:38:49 / Thu Apr 12 20:21:21 2018
GPGPU-Sim uArch: cycles simulated: 2653000  inst.: 221192922 (ipc=83.4) sim_rate=94932 (inst/sec) elapsed = 0:0:38:50 / Thu Apr 12 20:21:22 2018
GPGPU-Sim PTX: 224400000 instructions simulated : ctaid=(7,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2654500  inst.: 221303002 (ipc=83.4) sim_rate=94939 (inst/sec) elapsed = 0:0:38:51 / Thu Apr 12 20:21:23 2018
GPGPU-Sim PTX: 224500000 instructions simulated : ctaid=(7,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2655500  inst.: 221380362 (ipc=83.4) sim_rate=94931 (inst/sec) elapsed = 0:0:38:52 / Thu Apr 12 20:21:24 2018
GPGPU-Sim PTX: 224600000 instructions simulated : ctaid=(6,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2657000  inst.: 221492662 (ipc=83.4) sim_rate=94938 (inst/sec) elapsed = 0:0:38:53 / Thu Apr 12 20:21:25 2018
GPGPU-Sim PTX: 224700000 instructions simulated : ctaid=(8,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2658500  inst.: 221597942 (ipc=83.4) sim_rate=94943 (inst/sec) elapsed = 0:0:38:54 / Thu Apr 12 20:21:26 2018
GPGPU-Sim PTX: 224800000 instructions simulated : ctaid=(6,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2659500  inst.: 221666248 (ipc=83.3) sim_rate=94932 (inst/sec) elapsed = 0:0:38:55 / Thu Apr 12 20:21:27 2018
GPGPU-Sim PTX: 224900000 instructions simulated : ctaid=(0,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2661000  inst.: 221783680 (ipc=83.3) sim_rate=94941 (inst/sec) elapsed = 0:0:38:56 / Thu Apr 12 20:21:28 2018
GPGPU-Sim PTX: 225000000 instructions simulated : ctaid=(7,1,0) tid=(0,0,0)
GPGPU-Sim PTX: 225100000 instructions simulated : ctaid=(4,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2662500  inst.: 221902547 (ipc=83.3) sim_rate=94951 (inst/sec) elapsed = 0:0:38:57 / Thu Apr 12 20:21:29 2018
GPGPU-Sim uArch: cycles simulated: 2663500  inst.: 221975660 (ipc=83.3) sim_rate=94942 (inst/sec) elapsed = 0:0:38:58 / Thu Apr 12 20:21:30 2018
GPGPU-Sim PTX: 225200000 instructions simulated : ctaid=(4,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2664500  inst.: 222051184 (ipc=83.3) sim_rate=94934 (inst/sec) elapsed = 0:0:38:59 / Thu Apr 12 20:21:31 2018
GPGPU-Sim PTX: 225300000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2666000  inst.: 222159089 (ipc=83.3) sim_rate=94939 (inst/sec) elapsed = 0:0:39:00 / Thu Apr 12 20:21:32 2018
GPGPU-Sim PTX: 225400000 instructions simulated : ctaid=(3,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2667000  inst.: 222234335 (ipc=83.3) sim_rate=94931 (inst/sec) elapsed = 0:0:39:01 / Thu Apr 12 20:21:33 2018
GPGPU-Sim PTX: 225500000 instructions simulated : ctaid=(2,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2668500  inst.: 222352151 (ipc=83.3) sim_rate=94941 (inst/sec) elapsed = 0:0:39:02 / Thu Apr 12 20:21:34 2018
GPGPU-Sim PTX: 225600000 instructions simulated : ctaid=(1,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2669500  inst.: 222427865 (ipc=83.3) sim_rate=94932 (inst/sec) elapsed = 0:0:39:03 / Thu Apr 12 20:21:35 2018
GPGPU-Sim PTX: 225700000 instructions simulated : ctaid=(3,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2671000  inst.: 222546567 (ipc=83.3) sim_rate=94943 (inst/sec) elapsed = 0:0:39:04 / Thu Apr 12 20:21:36 2018
GPGPU-Sim PTX: 225800000 instructions simulated : ctaid=(8,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2672000  inst.: 222628485 (ipc=83.3) sim_rate=94937 (inst/sec) elapsed = 0:0:39:05 / Thu Apr 12 20:21:37 2018
GPGPU-Sim PTX: 225900000 instructions simulated : ctaid=(1,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2673500  inst.: 222728766 (ipc=83.3) sim_rate=94939 (inst/sec) elapsed = 0:0:39:06 / Thu Apr 12 20:21:38 2018
GPGPU-Sim PTX: 226000000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2674500  inst.: 222806382 (ipc=83.3) sim_rate=94932 (inst/sec) elapsed = 0:0:39:07 / Thu Apr 12 20:21:39 2018
GPGPU-Sim uArch: cycles simulated: 2675500  inst.: 222882516 (ipc=83.3) sim_rate=94924 (inst/sec) elapsed = 0:0:39:08 / Thu Apr 12 20:21:40 2018
GPGPU-Sim PTX: 226100000 instructions simulated : ctaid=(4,5,0) tid=(0,7,0)
GPGPU-Sim PTX: 226200000 instructions simulated : ctaid=(3,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2677000  inst.: 222990450 (ipc=83.3) sim_rate=94929 (inst/sec) elapsed = 0:0:39:09 / Thu Apr 12 20:21:41 2018
GPGPU-Sim PTX: 226300000 instructions simulated : ctaid=(0,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2678500  inst.: 223098124 (ipc=83.3) sim_rate=94935 (inst/sec) elapsed = 0:0:39:10 / Thu Apr 12 20:21:42 2018
GPGPU-Sim uArch: cycles simulated: 2679500  inst.: 223169756 (ipc=83.3) sim_rate=94925 (inst/sec) elapsed = 0:0:39:11 / Thu Apr 12 20:21:43 2018
GPGPU-Sim PTX: 226400000 instructions simulated : ctaid=(6,6,0) tid=(4,4,0)
GPGPU-Sim PTX: 226500000 instructions simulated : ctaid=(8,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2681000  inst.: 223287844 (ipc=83.3) sim_rate=94935 (inst/sec) elapsed = 0:0:39:12 / Thu Apr 12 20:21:44 2018
GPGPU-Sim uArch: cycles simulated: 2682000  inst.: 223358346 (ipc=83.3) sim_rate=94924 (inst/sec) elapsed = 0:0:39:13 / Thu Apr 12 20:21:45 2018
GPGPU-Sim PTX: 226600000 instructions simulated : ctaid=(6,2,0) tid=(0,3,0)
GPGPU-Sim PTX: 226700000 instructions simulated : ctaid=(6,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2683500  inst.: 223474465 (ipc=83.3) sim_rate=94933 (inst/sec) elapsed = 0:0:39:14 / Thu Apr 12 20:21:46 2018
GPGPU-Sim uArch: cycles simulated: 2684500  inst.: 223552597 (ipc=83.3) sim_rate=94926 (inst/sec) elapsed = 0:0:39:15 / Thu Apr 12 20:21:47 2018
GPGPU-Sim PTX: 226800000 instructions simulated : ctaid=(6,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2685500  inst.: 223637292 (ipc=83.3) sim_rate=94922 (inst/sec) elapsed = 0:0:39:16 / Thu Apr 12 20:21:48 2018
GPGPU-Sim PTX: 226900000 instructions simulated : ctaid=(6,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2687000  inst.: 223737719 (ipc=83.3) sim_rate=94924 (inst/sec) elapsed = 0:0:39:17 / Thu Apr 12 20:21:49 2018
GPGPU-Sim PTX: 227000000 instructions simulated : ctaid=(0,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2688500  inst.: 223851746 (ipc=83.3) sim_rate=94932 (inst/sec) elapsed = 0:0:39:18 / Thu Apr 12 20:21:50 2018
GPGPU-Sim PTX: 227100000 instructions simulated : ctaid=(6,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2689500  inst.: 223929605 (ipc=83.3) sim_rate=94925 (inst/sec) elapsed = 0:0:39:19 / Thu Apr 12 20:21:51 2018
GPGPU-Sim PTX: 227200000 instructions simulated : ctaid=(4,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2691000  inst.: 224039954 (ipc=83.3) sim_rate=94932 (inst/sec) elapsed = 0:0:39:20 / Thu Apr 12 20:21:52 2018
GPGPU-Sim PTX: 227300000 instructions simulated : ctaid=(3,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2692000  inst.: 224112751 (ipc=83.3) sim_rate=94922 (inst/sec) elapsed = 0:0:39:21 / Thu Apr 12 20:21:53 2018
GPGPU-Sim PTX: 227400000 instructions simulated : ctaid=(4,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2693500  inst.: 224230110 (ipc=83.2) sim_rate=94932 (inst/sec) elapsed = 0:0:39:22 / Thu Apr 12 20:21:54 2018
GPGPU-Sim PTX: 227500000 instructions simulated : ctaid=(1,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2694500  inst.: 224298903 (ipc=83.2) sim_rate=94921 (inst/sec) elapsed = 0:0:39:23 / Thu Apr 12 20:21:55 2018
GPGPU-Sim PTX: 227600000 instructions simulated : ctaid=(5,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2696000  inst.: 224409025 (ipc=83.2) sim_rate=94927 (inst/sec) elapsed = 0:0:39:24 / Thu Apr 12 20:21:56 2018
GPGPU-Sim PTX: 227700000 instructions simulated : ctaid=(3,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2697000  inst.: 224488111 (ipc=83.2) sim_rate=94920 (inst/sec) elapsed = 0:0:39:25 / Thu Apr 12 20:21:57 2018
GPGPU-Sim PTX: 227800000 instructions simulated : ctaid=(3,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2698500  inst.: 224600603 (ipc=83.2) sim_rate=94928 (inst/sec) elapsed = 0:0:39:26 / Thu Apr 12 20:21:58 2018
GPGPU-Sim PTX: 227900000 instructions simulated : ctaid=(3,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2699500  inst.: 224687384 (ipc=83.2) sim_rate=94924 (inst/sec) elapsed = 0:0:39:27 / Thu Apr 12 20:21:59 2018
GPGPU-Sim PTX: 228000000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2700500  inst.: 224760083 (ipc=83.2) sim_rate=94915 (inst/sec) elapsed = 0:0:39:28 / Thu Apr 12 20:22:00 2018
GPGPU-Sim PTX: 228100000 instructions simulated : ctaid=(3,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2702000  inst.: 224876462 (ipc=83.2) sim_rate=94924 (inst/sec) elapsed = 0:0:39:29 / Thu Apr 12 20:22:01 2018
GPGPU-Sim PTX: 228200000 instructions simulated : ctaid=(7,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2703500  inst.: 224993661 (ipc=83.2) sim_rate=94934 (inst/sec) elapsed = 0:0:39:30 / Thu Apr 12 20:22:02 2018
GPGPU-Sim PTX: 228300000 instructions simulated : ctaid=(6,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2704500  inst.: 225073969 (ipc=83.2) sim_rate=94927 (inst/sec) elapsed = 0:0:39:31 / Thu Apr 12 20:22:03 2018
GPGPU-Sim PTX: 228400000 instructions simulated : ctaid=(6,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2706000  inst.: 225180285 (ipc=83.2) sim_rate=94932 (inst/sec) elapsed = 0:0:39:32 / Thu Apr 12 20:22:04 2018
GPGPU-Sim PTX: 228500000 instructions simulated : ctaid=(6,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2707000  inst.: 225261779 (ipc=83.2) sim_rate=94927 (inst/sec) elapsed = 0:0:39:33 / Thu Apr 12 20:22:05 2018
GPGPU-Sim PTX: 228600000 instructions simulated : ctaid=(0,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2708500  inst.: 225378312 (ipc=83.2) sim_rate=94936 (inst/sec) elapsed = 0:0:39:34 / Thu Apr 12 20:22:06 2018
GPGPU-Sim PTX: 228700000 instructions simulated : ctaid=(7,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2709500  inst.: 225456680 (ipc=83.2) sim_rate=94929 (inst/sec) elapsed = 0:0:39:35 / Thu Apr 12 20:22:07 2018
GPGPU-Sim PTX: 228800000 instructions simulated : ctaid=(0,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2711000  inst.: 225571766 (ipc=83.2) sim_rate=94937 (inst/sec) elapsed = 0:0:39:36 / Thu Apr 12 20:22:08 2018
GPGPU-Sim PTX: 228900000 instructions simulated : ctaid=(0,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2712000  inst.: 225641443 (ipc=83.2) sim_rate=94926 (inst/sec) elapsed = 0:0:39:37 / Thu Apr 12 20:22:09 2018
GPGPU-Sim PTX: 229000000 instructions simulated : ctaid=(8,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2713500  inst.: 225752780 (ipc=83.2) sim_rate=94933 (inst/sec) elapsed = 0:0:39:38 / Thu Apr 12 20:22:10 2018
GPGPU-Sim PTX: 229100000 instructions simulated : ctaid=(5,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2714500  inst.: 225838424 (ipc=83.2) sim_rate=94929 (inst/sec) elapsed = 0:0:39:39 / Thu Apr 12 20:22:11 2018
GPGPU-Sim PTX: 229200000 instructions simulated : ctaid=(3,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2716000  inst.: 225962352 (ipc=83.2) sim_rate=94942 (inst/sec) elapsed = 0:0:39:40 / Thu Apr 12 20:22:12 2018
GPGPU-Sim PTX: 229300000 instructions simulated : ctaid=(1,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2717000  inst.: 226041474 (ipc=83.2) sim_rate=94935 (inst/sec) elapsed = 0:0:39:41 / Thu Apr 12 20:22:13 2018
GPGPU-Sim uArch: cycles simulated: 2718000  inst.: 226117504 (ipc=83.2) sim_rate=94927 (inst/sec) elapsed = 0:0:39:42 / Thu Apr 12 20:22:14 2018
GPGPU-Sim PTX: 229400000 instructions simulated : ctaid=(3,5,0) tid=(4,4,0)
GPGPU-Sim PTX: 229500000 instructions simulated : ctaid=(0,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2719500  inst.: 226227387 (ipc=83.2) sim_rate=94933 (inst/sec) elapsed = 0:0:39:43 / Thu Apr 12 20:22:15 2018
GPGPU-Sim PTX: 229600000 instructions simulated : ctaid=(4,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2721000  inst.: 226331633 (ipc=83.2) sim_rate=94937 (inst/sec) elapsed = 0:0:39:44 / Thu Apr 12 20:22:16 2018
GPGPU-Sim uArch: cycles simulated: 2722000  inst.: 226402472 (ipc=83.2) sim_rate=94927 (inst/sec) elapsed = 0:0:39:45 / Thu Apr 12 20:22:17 2018
GPGPU-Sim PTX: 229700000 instructions simulated : ctaid=(4,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2723000  inst.: 226473073 (ipc=83.2) sim_rate=94917 (inst/sec) elapsed = 0:0:39:46 / Thu Apr 12 20:22:18 2018
GPGPU-Sim PTX: 229800000 instructions simulated : ctaid=(0,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2724500  inst.: 226586417 (ipc=83.2) sim_rate=94925 (inst/sec) elapsed = 0:0:39:47 / Thu Apr 12 20:22:19 2018
GPGPU-Sim PTX: 229900000 instructions simulated : ctaid=(3,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2725500  inst.: 226663819 (ipc=83.2) sim_rate=94917 (inst/sec) elapsed = 0:0:39:48 / Thu Apr 12 20:22:20 2018
GPGPU-Sim PTX: 230000000 instructions simulated : ctaid=(8,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2726500  inst.: 226747627 (ipc=83.2) sim_rate=94913 (inst/sec) elapsed = 0:0:39:49 / Thu Apr 12 20:22:21 2018
GPGPU-Sim PTX: 230100000 instructions simulated : ctaid=(6,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2727500  inst.: 226828053 (ipc=83.2) sim_rate=94907 (inst/sec) elapsed = 0:0:39:50 / Thu Apr 12 20:22:22 2018
GPGPU-Sim PTX: 230200000 instructions simulated : ctaid=(7,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2729000  inst.: 226931893 (ipc=83.2) sim_rate=94910 (inst/sec) elapsed = 0:0:39:51 / Thu Apr 12 20:22:23 2018
GPGPU-Sim uArch: cycles simulated: 2730000  inst.: 227005915 (ipc=83.2) sim_rate=94902 (inst/sec) elapsed = 0:0:39:52 / Thu Apr 12 20:22:24 2018
GPGPU-Sim PTX: 230300000 instructions simulated : ctaid=(7,5,0) tid=(3,3,0)
GPGPU-Sim PTX: 230400000 instructions simulated : ctaid=(7,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2731500  inst.: 227125423 (ipc=83.2) sim_rate=94912 (inst/sec) elapsed = 0:0:39:53 / Thu Apr 12 20:22:25 2018
GPGPU-Sim uArch: cycles simulated: 2732500  inst.: 227203780 (ipc=83.1) sim_rate=94905 (inst/sec) elapsed = 0:0:39:54 / Thu Apr 12 20:22:26 2018
GPGPU-Sim PTX: 230500000 instructions simulated : ctaid=(0,4,0) tid=(2,3,0)
GPGPU-Sim PTX: 230600000 instructions simulated : ctaid=(1,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2734000  inst.: 227325313 (ipc=83.1) sim_rate=94916 (inst/sec) elapsed = 0:0:39:55 / Thu Apr 12 20:22:27 2018
GPGPU-Sim PTX: 230700000 instructions simulated : ctaid=(4,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2735000  inst.: 227410151 (ipc=83.1) sim_rate=94912 (inst/sec) elapsed = 0:0:39:56 / Thu Apr 12 20:22:28 2018
GPGPU-Sim PTX: 230800000 instructions simulated : ctaid=(3,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2736500  inst.: 227540125 (ipc=83.2) sim_rate=94927 (inst/sec) elapsed = 0:0:39:57 / Thu Apr 12 20:22:29 2018
GPGPU-Sim PTX: 230900000 instructions simulated : ctaid=(2,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2737500  inst.: 227621698 (ipc=83.1) sim_rate=94921 (inst/sec) elapsed = 0:0:39:58 / Thu Apr 12 20:22:30 2018
GPGPU-Sim PTX: 231000000 instructions simulated : ctaid=(3,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2739000  inst.: 227740094 (ipc=83.1) sim_rate=94931 (inst/sec) elapsed = 0:0:39:59 / Thu Apr 12 20:22:31 2018
GPGPU-Sim PTX: 231100000 instructions simulated : ctaid=(8,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2740000  inst.: 227817296 (ipc=83.1) sim_rate=94923 (inst/sec) elapsed = 0:0:40:00 / Thu Apr 12 20:22:32 2018
GPGPU-Sim PTX: 231200000 instructions simulated : ctaid=(0,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2741500  inst.: 227932735 (ipc=83.1) sim_rate=94932 (inst/sec) elapsed = 0:0:40:01 / Thu Apr 12 20:22:33 2018
GPGPU-Sim PTX: 231300000 instructions simulated : ctaid=(2,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2742500  inst.: 228004466 (ipc=83.1) sim_rate=94922 (inst/sec) elapsed = 0:0:40:02 / Thu Apr 12 20:22:34 2018
GPGPU-Sim PTX: 231400000 instructions simulated : ctaid=(1,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2744000  inst.: 228121527 (ipc=83.1) sim_rate=94931 (inst/sec) elapsed = 0:0:40:03 / Thu Apr 12 20:22:35 2018
GPGPU-Sim PTX: 231500000 instructions simulated : ctaid=(7,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2745000  inst.: 228213005 (ipc=83.1) sim_rate=94930 (inst/sec) elapsed = 0:0:40:04 / Thu Apr 12 20:22:36 2018
GPGPU-Sim PTX: 231600000 instructions simulated : ctaid=(8,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2746500  inst.: 228333713 (ipc=83.1) sim_rate=94941 (inst/sec) elapsed = 0:0:40:05 / Thu Apr 12 20:22:37 2018
GPGPU-Sim PTX: 231700000 instructions simulated : ctaid=(4,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2747500  inst.: 228408705 (ipc=83.1) sim_rate=94932 (inst/sec) elapsed = 0:0:40:06 / Thu Apr 12 20:22:38 2018
GPGPU-Sim PTX: 231800000 instructions simulated : ctaid=(1,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2749000  inst.: 228518552 (ipc=83.1) sim_rate=94939 (inst/sec) elapsed = 0:0:40:07 / Thu Apr 12 20:22:39 2018
GPGPU-Sim PTX: 231900000 instructions simulated : ctaid=(3,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2750500  inst.: 228632118 (ipc=83.1) sim_rate=94946 (inst/sec) elapsed = 0:0:40:08 / Thu Apr 12 20:22:40 2018
GPGPU-Sim PTX: 232000000 instructions simulated : ctaid=(6,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2751500  inst.: 228710361 (ipc=83.1) sim_rate=94939 (inst/sec) elapsed = 0:0:40:09 / Thu Apr 12 20:22:41 2018
GPGPU-Sim PTX: 232100000 instructions simulated : ctaid=(5,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2753000  inst.: 228813757 (ipc=83.1) sim_rate=94943 (inst/sec) elapsed = 0:0:40:10 / Thu Apr 12 20:22:42 2018
GPGPU-Sim PTX: 232200000 instructions simulated : ctaid=(7,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2754000  inst.: 228885659 (ipc=83.1) sim_rate=94933 (inst/sec) elapsed = 0:0:40:11 / Thu Apr 12 20:22:43 2018
GPGPU-Sim PTX: 232300000 instructions simulated : ctaid=(2,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2755500  inst.: 228988573 (ipc=83.1) sim_rate=94937 (inst/sec) elapsed = 0:0:40:12 / Thu Apr 12 20:22:44 2018
GPGPU-Sim uArch: cycles simulated: 2756500  inst.: 229060237 (ipc=83.1) sim_rate=94927 (inst/sec) elapsed = 0:0:40:13 / Thu Apr 12 20:22:45 2018
GPGPU-Sim PTX: 232400000 instructions simulated : ctaid=(4,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2758000  inst.: 229163901 (ipc=83.1) sim_rate=94931 (inst/sec) elapsed = 0:0:40:14 / Thu Apr 12 20:22:46 2018
GPGPU-Sim PTX: 232500000 instructions simulated : ctaid=(0,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2759000  inst.: 229235415 (ipc=83.1) sim_rate=94921 (inst/sec) elapsed = 0:0:40:15 / Thu Apr 12 20:22:47 2018
GPGPU-Sim PTX: 232600000 instructions simulated : ctaid=(1,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2760500  inst.: 229340218 (ipc=83.1) sim_rate=94925 (inst/sec) elapsed = 0:0:40:16 / Thu Apr 12 20:22:48 2018
GPGPU-Sim PTX: 232700000 instructions simulated : ctaid=(7,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2762000  inst.: 229432283 (ipc=83.1) sim_rate=94924 (inst/sec) elapsed = 0:0:40:17 / Thu Apr 12 20:22:49 2018
GPGPU-Sim PTX: 232800000 instructions simulated : ctaid=(2,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2763000  inst.: 229498112 (ipc=83.1) sim_rate=94912 (inst/sec) elapsed = 0:0:40:18 / Thu Apr 12 20:22:50 2018
GPGPU-Sim PTX: 232900000 instructions simulated : ctaid=(6,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2764500  inst.: 229599434 (ipc=83.1) sim_rate=94915 (inst/sec) elapsed = 0:0:40:19 / Thu Apr 12 20:22:51 2018
GPGPU-Sim PTX: 233000000 instructions simulated : ctaid=(4,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2765500  inst.: 229676574 (ipc=83.1) sim_rate=94907 (inst/sec) elapsed = 0:0:40:20 / Thu Apr 12 20:22:52 2018
GPGPU-Sim PTX: 233100000 instructions simulated : ctaid=(0,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2767000  inst.: 229785462 (ipc=83.0) sim_rate=94913 (inst/sec) elapsed = 0:0:40:21 / Thu Apr 12 20:22:53 2018
GPGPU-Sim PTX: 233200000 instructions simulated : ctaid=(5,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2768000  inst.: 229861446 (ipc=83.0) sim_rate=94905 (inst/sec) elapsed = 0:0:40:22 / Thu Apr 12 20:22:54 2018
GPGPU-Sim PTX: 233300000 instructions simulated : ctaid=(0,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2769500  inst.: 229959426 (ipc=83.0) sim_rate=94906 (inst/sec) elapsed = 0:0:40:23 / Thu Apr 12 20:22:55 2018
GPGPU-Sim PTX: 233400000 instructions simulated : ctaid=(3,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2771000  inst.: 230072326 (ipc=83.0) sim_rate=94914 (inst/sec) elapsed = 0:0:40:24 / Thu Apr 12 20:22:56 2018
GPGPU-Sim uArch: cycles simulated: 2772000  inst.: 230144789 (ipc=83.0) sim_rate=94905 (inst/sec) elapsed = 0:0:40:25 / Thu Apr 12 20:22:57 2018
GPGPU-Sim PTX: 233500000 instructions simulated : ctaid=(0,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2773000  inst.: 230220470 (ipc=83.0) sim_rate=94897 (inst/sec) elapsed = 0:0:40:26 / Thu Apr 12 20:22:58 2018
GPGPU-Sim PTX: 233600000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2774500  inst.: 230321870 (ipc=83.0) sim_rate=94899 (inst/sec) elapsed = 0:0:40:27 / Thu Apr 12 20:22:59 2018
GPGPU-Sim PTX: 233700000 instructions simulated : ctaid=(6,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2776000  inst.: 230425078 (ipc=83.0) sim_rate=94903 (inst/sec) elapsed = 0:0:40:28 / Thu Apr 12 20:23:00 2018
GPGPU-Sim PTX: 233800000 instructions simulated : ctaid=(7,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2777000  inst.: 230503640 (ipc=83.0) sim_rate=94896 (inst/sec) elapsed = 0:0:40:29 / Thu Apr 12 20:23:01 2018
GPGPU-Sim PTX: 233900000 instructions simulated : ctaid=(3,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2778500  inst.: 230609965 (ipc=83.0) sim_rate=94901 (inst/sec) elapsed = 0:0:40:30 / Thu Apr 12 20:23:02 2018
GPGPU-Sim PTX: 234000000 instructions simulated : ctaid=(0,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2779500  inst.: 230682683 (ipc=83.0) sim_rate=94892 (inst/sec) elapsed = 0:0:40:31 / Thu Apr 12 20:23:03 2018
GPGPU-Sim PTX: 234100000 instructions simulated : ctaid=(4,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2781000  inst.: 230795339 (ipc=83.0) sim_rate=94899 (inst/sec) elapsed = 0:0:40:32 / Thu Apr 12 20:23:04 2018
GPGPU-Sim PTX: 234200000 instructions simulated : ctaid=(4,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2782000  inst.: 230871471 (ipc=83.0) sim_rate=94891 (inst/sec) elapsed = 0:0:40:33 / Thu Apr 12 20:23:05 2018
GPGPU-Sim PTX: 234300000 instructions simulated : ctaid=(8,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2783500  inst.: 230978660 (ipc=83.0) sim_rate=94896 (inst/sec) elapsed = 0:0:40:34 / Thu Apr 12 20:23:06 2018
GPGPU-Sim PTX: 234400000 instructions simulated : ctaid=(0,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2784500  inst.: 231048453 (ipc=83.0) sim_rate=94886 (inst/sec) elapsed = 0:0:40:35 / Thu Apr 12 20:23:07 2018
GPGPU-Sim PTX: 234500000 instructions simulated : ctaid=(7,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2786000  inst.: 231159216 (ipc=83.0) sim_rate=94892 (inst/sec) elapsed = 0:0:40:36 / Thu Apr 12 20:23:08 2018
GPGPU-Sim PTX: 234600000 instructions simulated : ctaid=(6,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2787000  inst.: 231232477 (ipc=83.0) sim_rate=94884 (inst/sec) elapsed = 0:0:40:37 / Thu Apr 12 20:23:09 2018
GPGPU-Sim PTX: 234700000 instructions simulated : ctaid=(8,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2788500  inst.: 231329750 (ipc=83.0) sim_rate=94885 (inst/sec) elapsed = 0:0:40:38 / Thu Apr 12 20:23:10 2018
GPGPU-Sim uArch: cycles simulated: 2789500  inst.: 231399015 (ipc=83.0) sim_rate=94874 (inst/sec) elapsed = 0:0:40:39 / Thu Apr 12 20:23:11 2018
GPGPU-Sim PTX: 234800000 instructions simulated : ctaid=(1,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2790500  inst.: 231478779 (ipc=83.0) sim_rate=94868 (inst/sec) elapsed = 0:0:40:40 / Thu Apr 12 20:23:12 2018
GPGPU-Sim PTX: 234900000 instructions simulated : ctaid=(2,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2792000  inst.: 231589256 (ipc=82.9) sim_rate=94874 (inst/sec) elapsed = 0:0:40:41 / Thu Apr 12 20:23:13 2018
GPGPU-Sim PTX: 235000000 instructions simulated : ctaid=(4,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2793000  inst.: 231661165 (ipc=82.9) sim_rate=94865 (inst/sec) elapsed = 0:0:40:42 / Thu Apr 12 20:23:14 2018
GPGPU-Sim PTX: 235100000 instructions simulated : ctaid=(4,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2794500  inst.: 231766214 (ipc=82.9) sim_rate=94869 (inst/sec) elapsed = 0:0:40:43 / Thu Apr 12 20:23:15 2018
GPGPU-Sim PTX: 235200000 instructions simulated : ctaid=(8,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2795500  inst.: 231829814 (ipc=82.9) sim_rate=94856 (inst/sec) elapsed = 0:0:40:44 / Thu Apr 12 20:23:16 2018
GPGPU-Sim PTX: 235300000 instructions simulated : ctaid=(0,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2797000  inst.: 231928885 (ipc=82.9) sim_rate=94858 (inst/sec) elapsed = 0:0:40:45 / Thu Apr 12 20:23:17 2018
GPGPU-Sim uArch: cycles simulated: 2798000  inst.: 232002138 (ipc=82.9) sim_rate=94849 (inst/sec) elapsed = 0:0:40:46 / Thu Apr 12 20:23:18 2018
GPGPU-Sim PTX: 235400000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim PTX: 235500000 instructions simulated : ctaid=(6,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2799500  inst.: 232115699 (ipc=82.9) sim_rate=94857 (inst/sec) elapsed = 0:0:40:47 / Thu Apr 12 20:23:19 2018
GPGPU-Sim uArch: cycles simulated: 2800500  inst.: 232186245 (ipc=82.9) sim_rate=94847 (inst/sec) elapsed = 0:0:40:48 / Thu Apr 12 20:23:20 2018
GPGPU-Sim PTX: 235600000 instructions simulated : ctaid=(3,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2802000  inst.: 232290376 (ipc=82.9) sim_rate=94851 (inst/sec) elapsed = 0:0:40:49 / Thu Apr 12 20:23:21 2018
GPGPU-Sim PTX: 235700000 instructions simulated : ctaid=(5,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2803000  inst.: 232359931 (ipc=82.9) sim_rate=94840 (inst/sec) elapsed = 0:0:40:50 / Thu Apr 12 20:23:22 2018
GPGPU-Sim PTX: 235800000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2804500  inst.: 232465882 (ipc=82.9) sim_rate=94845 (inst/sec) elapsed = 0:0:40:51 / Thu Apr 12 20:23:23 2018
GPGPU-Sim PTX: 235900000 instructions simulated : ctaid=(1,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2805500  inst.: 232540562 (ipc=82.9) sim_rate=94837 (inst/sec) elapsed = 0:0:40:52 / Thu Apr 12 20:23:24 2018
GPGPU-Sim PTX: 236000000 instructions simulated : ctaid=(1,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2807000  inst.: 232651629 (ipc=82.9) sim_rate=94843 (inst/sec) elapsed = 0:0:40:53 / Thu Apr 12 20:23:25 2018
GPGPU-Sim PTX: 236100000 instructions simulated : ctaid=(7,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2808500  inst.: 232751138 (ipc=82.9) sim_rate=94845 (inst/sec) elapsed = 0:0:40:54 / Thu Apr 12 20:23:26 2018
GPGPU-Sim PTX: 236200000 instructions simulated : ctaid=(4,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2809500  inst.: 232821337 (ipc=82.9) sim_rate=94835 (inst/sec) elapsed = 0:0:40:55 / Thu Apr 12 20:23:27 2018
GPGPU-Sim PTX: 236300000 instructions simulated : ctaid=(5,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2811000  inst.: 232914292 (ipc=82.9) sim_rate=94834 (inst/sec) elapsed = 0:0:40:56 / Thu Apr 12 20:23:28 2018
GPGPU-Sim uArch: cycles simulated: 2812000  inst.: 232991726 (ipc=82.9) sim_rate=94827 (inst/sec) elapsed = 0:0:40:57 / Thu Apr 12 20:23:29 2018
GPGPU-Sim PTX: 236400000 instructions simulated : ctaid=(1,1,0) tid=(0,2,0)
GPGPU-Sim PTX: 236500000 instructions simulated : ctaid=(7,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2813500  inst.: 233111000 (ipc=82.9) sim_rate=94837 (inst/sec) elapsed = 0:0:40:58 / Thu Apr 12 20:23:30 2018
GPGPU-Sim PTX: 236600000 instructions simulated : ctaid=(3,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2815000  inst.: 233216688 (ipc=82.8) sim_rate=94842 (inst/sec) elapsed = 0:0:40:59 / Thu Apr 12 20:23:31 2018
GPGPU-Sim uArch: cycles simulated: 2816000  inst.: 233283123 (ipc=82.8) sim_rate=94830 (inst/sec) elapsed = 0:0:41:00 / Thu Apr 12 20:23:32 2018
GPGPU-Sim PTX: 236700000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2817500  inst.: 233381844 (ipc=82.8) sim_rate=94832 (inst/sec) elapsed = 0:0:41:01 / Thu Apr 12 20:23:33 2018
GPGPU-Sim PTX: 236800000 instructions simulated : ctaid=(7,2,0) tid=(4,0,0)
GPGPU-Sim PTX: 236900000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2819000  inst.: 233485298 (ipc=82.8) sim_rate=94835 (inst/sec) elapsed = 0:0:41:02 / Thu Apr 12 20:23:34 2018
GPGPU-Sim PTX: 237000000 instructions simulated : ctaid=(7,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2820500  inst.: 233595336 (ipc=82.8) sim_rate=94841 (inst/sec) elapsed = 0:0:41:03 / Thu Apr 12 20:23:35 2018
GPGPU-Sim uArch: cycles simulated: 2821500  inst.: 233670386 (ipc=82.8) sim_rate=94833 (inst/sec) elapsed = 0:0:41:04 / Thu Apr 12 20:23:36 2018
GPGPU-Sim PTX: 237100000 instructions simulated : ctaid=(7,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 237200000 instructions simulated : ctaid=(3,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2823000  inst.: 233781650 (ipc=82.8) sim_rate=94840 (inst/sec) elapsed = 0:0:41:05 / Thu Apr 12 20:23:37 2018
GPGPU-Sim uArch: cycles simulated: 2824000  inst.: 233854389 (ipc=82.8) sim_rate=94831 (inst/sec) elapsed = 0:0:41:06 / Thu Apr 12 20:23:38 2018
GPGPU-Sim PTX: 237300000 instructions simulated : ctaid=(0,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2825000  inst.: 233921781 (ipc=82.8) sim_rate=94820 (inst/sec) elapsed = 0:0:41:07 / Thu Apr 12 20:23:39 2018
GPGPU-Sim PTX: 237400000 instructions simulated : ctaid=(0,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2826500  inst.: 234020996 (ipc=82.8) sim_rate=94822 (inst/sec) elapsed = 0:0:41:08 / Thu Apr 12 20:23:40 2018
GPGPU-Sim PTX: 237500000 instructions simulated : ctaid=(1,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2827500  inst.: 234099797 (ipc=82.8) sim_rate=94815 (inst/sec) elapsed = 0:0:41:09 / Thu Apr 12 20:23:41 2018
GPGPU-Sim uArch: cycles simulated: 2828500  inst.: 234167581 (ipc=82.8) sim_rate=94804 (inst/sec) elapsed = 0:0:41:10 / Thu Apr 12 20:23:42 2018
GPGPU-Sim PTX: 237600000 instructions simulated : ctaid=(8,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2829500  inst.: 234241711 (ipc=82.8) sim_rate=94796 (inst/sec) elapsed = 0:0:41:11 / Thu Apr 12 20:23:43 2018
GPGPU-Sim PTX: 237700000 instructions simulated : ctaid=(8,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2830500  inst.: 234318029 (ipc=82.8) sim_rate=94788 (inst/sec) elapsed = 0:0:41:12 / Thu Apr 12 20:23:44 2018
GPGPU-Sim PTX: 237800000 instructions simulated : ctaid=(6,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2832000  inst.: 234422708 (ipc=82.8) sim_rate=94792 (inst/sec) elapsed = 0:0:41:13 / Thu Apr 12 20:23:45 2018
GPGPU-Sim PTX: 237900000 instructions simulated : ctaid=(3,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2833000  inst.: 234491440 (ipc=82.8) sim_rate=94782 (inst/sec) elapsed = 0:0:41:14 / Thu Apr 12 20:23:46 2018
GPGPU-Sim PTX: 238000000 instructions simulated : ctaid=(8,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2834000  inst.: 234564264 (ipc=82.8) sim_rate=94773 (inst/sec) elapsed = 0:0:41:15 / Thu Apr 12 20:23:47 2018
GPGPU-Sim PTX: 238100000 instructions simulated : ctaid=(4,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2835500  inst.: 234663675 (ipc=82.8) sim_rate=94775 (inst/sec) elapsed = 0:0:41:16 / Thu Apr 12 20:23:48 2018
GPGPU-Sim uArch: cycles simulated: 2836500  inst.: 234731524 (ipc=82.8) sim_rate=94764 (inst/sec) elapsed = 0:0:41:17 / Thu Apr 12 20:23:49 2018
GPGPU-Sim PTX: 238200000 instructions simulated : ctaid=(7,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2838000  inst.: 234832251 (ipc=82.7) sim_rate=94766 (inst/sec) elapsed = 0:0:41:18 / Thu Apr 12 20:23:50 2018
GPGPU-Sim PTX: 238300000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2839000  inst.: 234911536 (ipc=82.7) sim_rate=94760 (inst/sec) elapsed = 0:0:41:19 / Thu Apr 12 20:23:51 2018
GPGPU-Sim PTX: 238400000 instructions simulated : ctaid=(5,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2840000  inst.: 234974680 (ipc=82.7) sim_rate=94747 (inst/sec) elapsed = 0:0:41:20 / Thu Apr 12 20:23:52 2018
GPGPU-Sim uArch: cycles simulated: 2841000  inst.: 235045955 (ipc=82.7) sim_rate=94738 (inst/sec) elapsed = 0:0:41:21 / Thu Apr 12 20:23:53 2018
GPGPU-Sim PTX: 238500000 instructions simulated : ctaid=(5,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2842000  inst.: 235125895 (ipc=82.7) sim_rate=94732 (inst/sec) elapsed = 0:0:41:22 / Thu Apr 12 20:23:54 2018
GPGPU-Sim PTX: 238600000 instructions simulated : ctaid=(2,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2843500  inst.: 235234977 (ipc=82.7) sim_rate=94738 (inst/sec) elapsed = 0:0:41:23 / Thu Apr 12 20:23:55 2018
GPGPU-Sim PTX: 238700000 instructions simulated : ctaid=(8,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2844500  inst.: 235308235 (ipc=82.7) sim_rate=94729 (inst/sec) elapsed = 0:0:41:24 / Thu Apr 12 20:23:56 2018
GPGPU-Sim PTX: 238800000 instructions simulated : ctaid=(1,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2846000  inst.: 235414221 (ipc=82.7) sim_rate=94734 (inst/sec) elapsed = 0:0:41:25 / Thu Apr 12 20:23:57 2018
GPGPU-Sim PTX: 238900000 instructions simulated : ctaid=(0,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2847000  inst.: 235490081 (ipc=82.7) sim_rate=94726 (inst/sec) elapsed = 0:0:41:26 / Thu Apr 12 20:23:58 2018
GPGPU-Sim PTX: 239000000 instructions simulated : ctaid=(6,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2848000  inst.: 235564562 (ipc=82.7) sim_rate=94718 (inst/sec) elapsed = 0:0:41:27 / Thu Apr 12 20:23:59 2018
GPGPU-Sim PTX: 239100000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2849000  inst.: 235639943 (ipc=82.7) sim_rate=94710 (inst/sec) elapsed = 0:0:41:28 / Thu Apr 12 20:24:00 2018
GPGPU-Sim uArch: cycles simulated: 2850000  inst.: 235713476 (ipc=82.7) sim_rate=94702 (inst/sec) elapsed = 0:0:41:29 / Thu Apr 12 20:24:01 2018
GPGPU-Sim PTX: 239200000 instructions simulated : ctaid=(4,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2851500  inst.: 235810698 (ipc=82.7) sim_rate=94703 (inst/sec) elapsed = 0:0:41:30 / Thu Apr 12 20:24:02 2018
GPGPU-Sim PTX: 239300000 instructions simulated : ctaid=(8,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2852500  inst.: 235881566 (ipc=82.7) sim_rate=94693 (inst/sec) elapsed = 0:0:41:31 / Thu Apr 12 20:24:03 2018
GPGPU-Sim PTX: 239400000 instructions simulated : ctaid=(2,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2853500  inst.: 235961871 (ipc=82.7) sim_rate=94687 (inst/sec) elapsed = 0:0:41:32 / Thu Apr 12 20:24:04 2018
GPGPU-Sim uArch: cycles simulated: 2854500  inst.: 236026273 (ipc=82.7) sim_rate=94675 (inst/sec) elapsed = 0:0:41:33 / Thu Apr 12 20:24:05 2018
GPGPU-Sim PTX: 239500000 instructions simulated : ctaid=(3,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2855500  inst.: 236099398 (ipc=82.7) sim_rate=94666 (inst/sec) elapsed = 0:0:41:34 / Thu Apr 12 20:24:06 2018
GPGPU-Sim PTX: 239600000 instructions simulated : ctaid=(7,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2857000  inst.: 236203252 (ipc=82.7) sim_rate=94670 (inst/sec) elapsed = 0:0:41:35 / Thu Apr 12 20:24:07 2018
GPGPU-Sim PTX: 239700000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2858000  inst.: 236278685 (ipc=82.7) sim_rate=94662 (inst/sec) elapsed = 0:0:41:36 / Thu Apr 12 20:24:08 2018
GPGPU-Sim PTX: 239800000 instructions simulated : ctaid=(7,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2859000  inst.: 236353530 (ipc=82.7) sim_rate=94654 (inst/sec) elapsed = 0:0:41:37 / Thu Apr 12 20:24:09 2018
GPGPU-Sim PTX: 239900000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2860000  inst.: 236425569 (ipc=82.7) sim_rate=94645 (inst/sec) elapsed = 0:0:41:38 / Thu Apr 12 20:24:10 2018
GPGPU-Sim uArch: cycles simulated: 2861000  inst.: 236499082 (ipc=82.7) sim_rate=94637 (inst/sec) elapsed = 0:0:41:39 / Thu Apr 12 20:24:11 2018
GPGPU-Sim PTX: 240000000 instructions simulated : ctaid=(2,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2862500  inst.: 236608205 (ipc=82.7) sim_rate=94643 (inst/sec) elapsed = 0:0:41:40 / Thu Apr 12 20:24:12 2018
GPGPU-Sim PTX: 240100000 instructions simulated : ctaid=(0,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2863500  inst.: 236679102 (ipc=82.7) sim_rate=94633 (inst/sec) elapsed = 0:0:41:41 / Thu Apr 12 20:24:13 2018
GPGPU-Sim PTX: 240200000 instructions simulated : ctaid=(5,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2864500  inst.: 236752816 (ipc=82.7) sim_rate=94625 (inst/sec) elapsed = 0:0:41:42 / Thu Apr 12 20:24:14 2018
GPGPU-Sim PTX: 240300000 instructions simulated : ctaid=(8,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2865500  inst.: 236823442 (ipc=82.6) sim_rate=94615 (inst/sec) elapsed = 0:0:41:43 / Thu Apr 12 20:24:15 2018
GPGPU-Sim PTX: 240400000 instructions simulated : ctaid=(3,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2867000  inst.: 236933734 (ipc=82.6) sim_rate=94622 (inst/sec) elapsed = 0:0:41:44 / Thu Apr 12 20:24:16 2018
GPGPU-Sim uArch: cycles simulated: 2868000  inst.: 237010444 (ipc=82.6) sim_rate=94614 (inst/sec) elapsed = 0:0:41:45 / Thu Apr 12 20:24:17 2018
GPGPU-Sim PTX: 240500000 instructions simulated : ctaid=(8,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2869000  inst.: 237072612 (ipc=82.6) sim_rate=94602 (inst/sec) elapsed = 0:0:41:46 / Thu Apr 12 20:24:18 2018
GPGPU-Sim PTX: 240600000 instructions simulated : ctaid=(5,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2870000  inst.: 237143927 (ipc=82.6) sim_rate=94592 (inst/sec) elapsed = 0:0:41:47 / Thu Apr 12 20:24:19 2018
GPGPU-Sim PTX: 240700000 instructions simulated : ctaid=(8,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2871000  inst.: 237223415 (ipc=82.6) sim_rate=94586 (inst/sec) elapsed = 0:0:41:48 / Thu Apr 12 20:24:20 2018
GPGPU-Sim PTX: 240800000 instructions simulated : ctaid=(0,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2872500  inst.: 237345393 (ipc=82.6) sim_rate=94597 (inst/sec) elapsed = 0:0:41:49 / Thu Apr 12 20:24:21 2018
GPGPU-Sim PTX: 240900000 instructions simulated : ctaid=(7,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2873500  inst.: 237427586 (ipc=82.6) sim_rate=94592 (inst/sec) elapsed = 0:0:41:50 / Thu Apr 12 20:24:22 2018
GPGPU-Sim PTX: 241000000 instructions simulated : ctaid=(0,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2874500  inst.: 237500866 (ipc=82.6) sim_rate=94584 (inst/sec) elapsed = 0:0:41:51 / Thu Apr 12 20:24:23 2018
GPGPU-Sim uArch: cycles simulated: 2875500  inst.: 237573739 (ipc=82.6) sim_rate=94575 (inst/sec) elapsed = 0:0:41:52 / Thu Apr 12 20:24:24 2018
GPGPU-Sim PTX: 241100000 instructions simulated : ctaid=(7,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2876500  inst.: 237645089 (ipc=82.6) sim_rate=94566 (inst/sec) elapsed = 0:0:41:53 / Thu Apr 12 20:24:25 2018
GPGPU-Sim PTX: 241200000 instructions simulated : ctaid=(6,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2877500  inst.: 237724562 (ipc=82.6) sim_rate=94560 (inst/sec) elapsed = 0:0:41:54 / Thu Apr 12 20:24:26 2018
GPGPU-Sim PTX: 241300000 instructions simulated : ctaid=(0,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2878500  inst.: 237797063 (ipc=82.6) sim_rate=94551 (inst/sec) elapsed = 0:0:41:55 / Thu Apr 12 20:24:27 2018
GPGPU-Sim PTX: 241400000 instructions simulated : ctaid=(7,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2880000  inst.: 237901254 (ipc=82.6) sim_rate=94555 (inst/sec) elapsed = 0:0:41:56 / Thu Apr 12 20:24:28 2018
GPGPU-Sim uArch: cycles simulated: 2881000  inst.: 237977957 (ipc=82.6) sim_rate=94548 (inst/sec) elapsed = 0:0:41:57 / Thu Apr 12 20:24:29 2018
GPGPU-Sim PTX: 241500000 instructions simulated : ctaid=(6,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2882000  inst.: 238049864 (ipc=82.6) sim_rate=94539 (inst/sec) elapsed = 0:0:41:58 / Thu Apr 12 20:24:30 2018
GPGPU-Sim PTX: 241600000 instructions simulated : ctaid=(0,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2883500  inst.: 238148748 (ipc=82.6) sim_rate=94540 (inst/sec) elapsed = 0:0:41:59 / Thu Apr 12 20:24:31 2018
GPGPU-Sim PTX: 241700000 instructions simulated : ctaid=(3,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2884500  inst.: 238220549 (ipc=82.6) sim_rate=94531 (inst/sec) elapsed = 0:0:42:00 / Thu Apr 12 20:24:32 2018
GPGPU-Sim PTX: 241800000 instructions simulated : ctaid=(4,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2885500  inst.: 238289132 (ipc=82.6) sim_rate=94521 (inst/sec) elapsed = 0:0:42:01 / Thu Apr 12 20:24:33 2018
GPGPU-Sim PTX: 241900000 instructions simulated : ctaid=(2,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2887000  inst.: 238392454 (ipc=82.6) sim_rate=94525 (inst/sec) elapsed = 0:0:42:02 / Thu Apr 12 20:24:34 2018
GPGPU-Sim uArch: cycles simulated: 2888000  inst.: 238462189 (ipc=82.6) sim_rate=94515 (inst/sec) elapsed = 0:0:42:03 / Thu Apr 12 20:24:35 2018
GPGPU-Sim PTX: 242000000 instructions simulated : ctaid=(0,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2889000  inst.: 238529507 (ipc=82.6) sim_rate=94504 (inst/sec) elapsed = 0:0:42:04 / Thu Apr 12 20:24:36 2018
GPGPU-Sim PTX: 242100000 instructions simulated : ctaid=(3,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2890000  inst.: 238592406 (ipc=82.6) sim_rate=94492 (inst/sec) elapsed = 0:0:42:05 / Thu Apr 12 20:24:37 2018
GPGPU-Sim PTX: 242200000 instructions simulated : ctaid=(2,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2891500  inst.: 238700572 (ipc=82.6) sim_rate=94497 (inst/sec) elapsed = 0:0:42:06 / Thu Apr 12 20:24:38 2018
GPGPU-Sim uArch: cycles simulated: 2892500  inst.: 238764486 (ipc=82.5) sim_rate=94485 (inst/sec) elapsed = 0:0:42:07 / Thu Apr 12 20:24:39 2018
GPGPU-Sim PTX: 242300000 instructions simulated : ctaid=(1,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2894000  inst.: 238861739 (ipc=82.5) sim_rate=94486 (inst/sec) elapsed = 0:0:42:08 / Thu Apr 12 20:24:40 2018
GPGPU-Sim PTX: 242400000 instructions simulated : ctaid=(6,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2895000  inst.: 238922362 (ipc=82.5) sim_rate=94473 (inst/sec) elapsed = 0:0:42:09 / Thu Apr 12 20:24:41 2018
GPGPU-Sim PTX: 242500000 instructions simulated : ctaid=(8,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2896000  inst.: 238998681 (ipc=82.5) sim_rate=94465 (inst/sec) elapsed = 0:0:42:10 / Thu Apr 12 20:24:42 2018
GPGPU-Sim PTX: 242600000 instructions simulated : ctaid=(6,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2897000  inst.: 239073364 (ipc=82.5) sim_rate=94458 (inst/sec) elapsed = 0:0:42:11 / Thu Apr 12 20:24:43 2018
GPGPU-Sim uArch: cycles simulated: 2898000  inst.: 239147157 (ipc=82.5) sim_rate=94449 (inst/sec) elapsed = 0:0:42:12 / Thu Apr 12 20:24:44 2018
GPGPU-Sim PTX: 242700000 instructions simulated : ctaid=(6,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2899000  inst.: 239211508 (ipc=82.5) sim_rate=94438 (inst/sec) elapsed = 0:0:42:13 / Thu Apr 12 20:24:45 2018
GPGPU-Sim PTX: 242800000 instructions simulated : ctaid=(4,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2900000  inst.: 239278669 (ipc=82.5) sim_rate=94427 (inst/sec) elapsed = 0:0:42:14 / Thu Apr 12 20:24:46 2018
GPGPU-Sim PTX: 242900000 instructions simulated : ctaid=(2,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2901500  inst.: 239384030 (ipc=82.5) sim_rate=94431 (inst/sec) elapsed = 0:0:42:15 / Thu Apr 12 20:24:47 2018
GPGPU-Sim uArch: cycles simulated: 2902500  inst.: 239453512 (ipc=82.5) sim_rate=94421 (inst/sec) elapsed = 0:0:42:16 / Thu Apr 12 20:24:48 2018
GPGPU-Sim PTX: 243000000 instructions simulated : ctaid=(3,1,0) tid=(7,1,0)
GPGPU-Sim PTX: 243100000 instructions simulated : ctaid=(1,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2904000  inst.: 239561860 (ipc=82.5) sim_rate=94427 (inst/sec) elapsed = 0:0:42:17 / Thu Apr 12 20:24:49 2018
GPGPU-Sim uArch: cycles simulated: 2905000  inst.: 239633395 (ipc=82.5) sim_rate=94418 (inst/sec) elapsed = 0:0:42:18 / Thu Apr 12 20:24:50 2018
GPGPU-Sim PTX: 243200000 instructions simulated : ctaid=(7,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2906000  inst.: 239702762 (ipc=82.5) sim_rate=94408 (inst/sec) elapsed = 0:0:42:19 / Thu Apr 12 20:24:51 2018
GPGPU-Sim PTX: 243300000 instructions simulated : ctaid=(0,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2907000  inst.: 239775386 (ipc=82.5) sim_rate=94399 (inst/sec) elapsed = 0:0:42:20 / Thu Apr 12 20:24:52 2018
GPGPU-Sim PTX: 243400000 instructions simulated : ctaid=(7,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2908500  inst.: 239880007 (ipc=82.5) sim_rate=94403 (inst/sec) elapsed = 0:0:42:21 / Thu Apr 12 20:24:53 2018
GPGPU-Sim PTX: 243500000 instructions simulated : ctaid=(3,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2909500  inst.: 239946603 (ipc=82.5) sim_rate=94392 (inst/sec) elapsed = 0:0:42:22 / Thu Apr 12 20:24:54 2018
GPGPU-Sim uArch: cycles simulated: 2910500  inst.: 240013975 (ipc=82.5) sim_rate=94382 (inst/sec) elapsed = 0:0:42:23 / Thu Apr 12 20:24:55 2018
GPGPU-Sim PTX: 243600000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2912000  inst.: 240123818 (ipc=82.5) sim_rate=94388 (inst/sec) elapsed = 0:0:42:24 / Thu Apr 12 20:24:56 2018
GPGPU-Sim PTX: 243700000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2913000  inst.: 240200138 (ipc=82.5) sim_rate=94381 (inst/sec) elapsed = 0:0:42:25 / Thu Apr 12 20:24:57 2018
GPGPU-Sim PTX: 243800000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2914000  inst.: 240274567 (ipc=82.5) sim_rate=94373 (inst/sec) elapsed = 0:0:42:26 / Thu Apr 12 20:24:58 2018
GPGPU-Sim PTX: 243900000 instructions simulated : ctaid=(6,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2915000  inst.: 240342270 (ipc=82.5) sim_rate=94362 (inst/sec) elapsed = 0:0:42:27 / Thu Apr 12 20:24:59 2018
GPGPU-Sim PTX: 244000000 instructions simulated : ctaid=(3,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2916500  inst.: 240451887 (ipc=82.4) sim_rate=94368 (inst/sec) elapsed = 0:0:42:28 / Thu Apr 12 20:25:00 2018
GPGPU-Sim uArch: cycles simulated: 2917500  inst.: 240531946 (ipc=82.4) sim_rate=94363 (inst/sec) elapsed = 0:0:42:29 / Thu Apr 12 20:25:01 2018
GPGPU-Sim PTX: 244100000 instructions simulated : ctaid=(7,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2918500  inst.: 240603786 (ipc=82.4) sim_rate=94354 (inst/sec) elapsed = 0:0:42:30 / Thu Apr 12 20:25:02 2018
GPGPU-Sim PTX: 244200000 instructions simulated : ctaid=(0,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2920000  inst.: 240710509 (ipc=82.4) sim_rate=94359 (inst/sec) elapsed = 0:0:42:31 / Thu Apr 12 20:25:03 2018
GPGPU-Sim PTX: 244300000 instructions simulated : ctaid=(4,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2921000  inst.: 240774280 (ipc=82.4) sim_rate=94347 (inst/sec) elapsed = 0:0:42:32 / Thu Apr 12 20:25:04 2018
GPGPU-Sim PTX: 244400000 instructions simulated : ctaid=(4,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2922000  inst.: 240834650 (ipc=82.4) sim_rate=94333 (inst/sec) elapsed = 0:0:42:33 / Thu Apr 12 20:25:05 2018
GPGPU-Sim PTX: 244500000 instructions simulated : ctaid=(0,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2923500  inst.: 240945727 (ipc=82.4) sim_rate=94340 (inst/sec) elapsed = 0:0:42:34 / Thu Apr 12 20:25:06 2018
GPGPU-Sim uArch: cycles simulated: 2924500  inst.: 241022039 (ipc=82.4) sim_rate=94333 (inst/sec) elapsed = 0:0:42:35 / Thu Apr 12 20:25:07 2018
GPGPU-Sim PTX: 244600000 instructions simulated : ctaid=(2,3,0) tid=(2,3,0)
GPGPU-Sim PTX: 244700000 instructions simulated : ctaid=(1,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2926000  inst.: 241130660 (ipc=82.4) sim_rate=94339 (inst/sec) elapsed = 0:0:42:36 / Thu Apr 12 20:25:08 2018
GPGPU-Sim uArch: cycles simulated: 2927000  inst.: 241202267 (ipc=82.4) sim_rate=94330 (inst/sec) elapsed = 0:0:42:37 / Thu Apr 12 20:25:09 2018
GPGPU-Sim PTX: 244800000 instructions simulated : ctaid=(4,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2928000  inst.: 241264741 (ipc=82.4) sim_rate=94317 (inst/sec) elapsed = 0:0:42:38 / Thu Apr 12 20:25:10 2018
GPGPU-Sim PTX: 244900000 instructions simulated : ctaid=(7,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2929500  inst.: 241367179 (ipc=82.4) sim_rate=94320 (inst/sec) elapsed = 0:0:42:39 / Thu Apr 12 20:25:11 2018
GPGPU-Sim PTX: 245000000 instructions simulated : ctaid=(0,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2931000  inst.: 241468997 (ipc=82.4) sim_rate=94323 (inst/sec) elapsed = 0:0:42:40 / Thu Apr 12 20:25:12 2018
GPGPU-Sim PTX: 245100000 instructions simulated : ctaid=(7,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2932000  inst.: 241529077 (ipc=82.4) sim_rate=94310 (inst/sec) elapsed = 0:0:42:41 / Thu Apr 12 20:25:13 2018
GPGPU-Sim PTX: 245200000 instructions simulated : ctaid=(4,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2933500  inst.: 241641903 (ipc=82.4) sim_rate=94317 (inst/sec) elapsed = 0:0:42:42 / Thu Apr 12 20:25:14 2018
GPGPU-Sim PTX: 245300000 instructions simulated : ctaid=(4,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2934500  inst.: 241719156 (ipc=82.4) sim_rate=94311 (inst/sec) elapsed = 0:0:42:43 / Thu Apr 12 20:25:15 2018
GPGPU-Sim PTX: 245400000 instructions simulated : ctaid=(1,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2936000  inst.: 241831509 (ipc=82.4) sim_rate=94318 (inst/sec) elapsed = 0:0:42:44 / Thu Apr 12 20:25:16 2018
GPGPU-Sim PTX: 245500000 instructions simulated : ctaid=(5,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2937500  inst.: 241930849 (ipc=82.4) sim_rate=94320 (inst/sec) elapsed = 0:0:42:45 / Thu Apr 12 20:25:17 2018
GPGPU-Sim PTX: 245600000 instructions simulated : ctaid=(8,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2939000  inst.: 242038056 (ipc=82.4) sim_rate=94325 (inst/sec) elapsed = 0:0:42:46 / Thu Apr 12 20:25:18 2018
GPGPU-Sim PTX: 245700000 instructions simulated : ctaid=(3,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2940000  inst.: 242121066 (ipc=82.4) sim_rate=94320 (inst/sec) elapsed = 0:0:42:47 / Thu Apr 12 20:25:19 2018
GPGPU-Sim PTX: 245800000 instructions simulated : ctaid=(3,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2941000  inst.: 242198927 (ipc=82.4) sim_rate=94314 (inst/sec) elapsed = 0:0:42:48 / Thu Apr 12 20:25:20 2018
GPGPU-Sim uArch: cycles simulated: 2942000  inst.: 242270373 (ipc=82.3) sim_rate=94305 (inst/sec) elapsed = 0:0:42:49 / Thu Apr 12 20:25:21 2018
GPGPU-Sim PTX: 245900000 instructions simulated : ctaid=(2,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2943500  inst.: 242377617 (ipc=82.3) sim_rate=94310 (inst/sec) elapsed = 0:0:42:50 / Thu Apr 12 20:25:22 2018
GPGPU-Sim PTX: 246000000 instructions simulated : ctaid=(3,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2944500  inst.: 242455246 (ipc=82.3) sim_rate=94303 (inst/sec) elapsed = 0:0:42:51 / Thu Apr 12 20:25:23 2018
GPGPU-Sim PTX: 246100000 instructions simulated : ctaid=(8,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2945500  inst.: 242532059 (ipc=82.3) sim_rate=94297 (inst/sec) elapsed = 0:0:42:52 / Thu Apr 12 20:25:24 2018
GPGPU-Sim PTX: 246200000 instructions simulated : ctaid=(3,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2947000  inst.: 242631028 (ipc=82.3) sim_rate=94298 (inst/sec) elapsed = 0:0:42:53 / Thu Apr 12 20:25:25 2018
GPGPU-Sim PTX: 246300000 instructions simulated : ctaid=(8,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2948000  inst.: 242697250 (ipc=82.3) sim_rate=94287 (inst/sec) elapsed = 0:0:42:54 / Thu Apr 12 20:25:26 2018
GPGPU-Sim PTX: 246400000 instructions simulated : ctaid=(0,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2949500  inst.: 242804431 (ipc=82.3) sim_rate=94292 (inst/sec) elapsed = 0:0:42:55 / Thu Apr 12 20:25:27 2018
GPGPU-Sim uArch: cycles simulated: 2950500  inst.: 242873381 (ipc=82.3) sim_rate=94283 (inst/sec) elapsed = 0:0:42:56 / Thu Apr 12 20:25:28 2018
GPGPU-Sim PTX: 246500000 instructions simulated : ctaid=(5,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2952000  inst.: 242968313 (ipc=82.3) sim_rate=94283 (inst/sec) elapsed = 0:0:42:57 / Thu Apr 12 20:25:29 2018
GPGPU-Sim PTX: 246600000 instructions simulated : ctaid=(8,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2953500  inst.: 243071759 (ipc=82.3) sim_rate=94286 (inst/sec) elapsed = 0:0:42:58 / Thu Apr 12 20:25:30 2018
GPGPU-Sim PTX: 246700000 instructions simulated : ctaid=(4,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2954500  inst.: 243152235 (ipc=82.3) sim_rate=94281 (inst/sec) elapsed = 0:0:42:59 / Thu Apr 12 20:25:31 2018
GPGPU-Sim PTX: 246800000 instructions simulated : ctaid=(1,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2956000  inst.: 243254171 (ipc=82.3) sim_rate=94284 (inst/sec) elapsed = 0:0:43:00 / Thu Apr 12 20:25:32 2018
GPGPU-Sim PTX: 246900000 instructions simulated : ctaid=(7,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2957500  inst.: 243348368 (ipc=82.3) sim_rate=94284 (inst/sec) elapsed = 0:0:43:01 / Thu Apr 12 20:25:33 2018
GPGPU-Sim PTX: 247000000 instructions simulated : ctaid=(3,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2958500  inst.: 243422866 (ipc=82.3) sim_rate=94276 (inst/sec) elapsed = 0:0:43:02 / Thu Apr 12 20:25:34 2018
GPGPU-Sim PTX: 247100000 instructions simulated : ctaid=(7,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2960000  inst.: 243532092 (ipc=82.3) sim_rate=94282 (inst/sec) elapsed = 0:0:43:03 / Thu Apr 12 20:25:35 2018
GPGPU-Sim PTX: 247200000 instructions simulated : ctaid=(0,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2961000  inst.: 243612311 (ipc=82.3) sim_rate=94277 (inst/sec) elapsed = 0:0:43:04 / Thu Apr 12 20:25:36 2018
GPGPU-Sim PTX: 247300000 instructions simulated : ctaid=(5,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2962500  inst.: 243712601 (ipc=82.3) sim_rate=94279 (inst/sec) elapsed = 0:0:43:05 / Thu Apr 12 20:25:37 2018
GPGPU-Sim PTX: 247400000 instructions simulated : ctaid=(6,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2963500  inst.: 243778411 (ipc=82.3) sim_rate=94268 (inst/sec) elapsed = 0:0:43:06 / Thu Apr 12 20:25:38 2018
GPGPU-Sim PTX: 247500000 instructions simulated : ctaid=(8,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2965000  inst.: 243883706 (ipc=82.3) sim_rate=94272 (inst/sec) elapsed = 0:0:43:07 / Thu Apr 12 20:25:39 2018
GPGPU-Sim uArch: cycles simulated: 2966000  inst.: 243952296 (ipc=82.2) sim_rate=94262 (inst/sec) elapsed = 0:0:43:08 / Thu Apr 12 20:25:40 2018
GPGPU-Sim PTX: 247600000 instructions simulated : ctaid=(0,3,0) tid=(6,0,0)
GPGPU-Sim PTX: 247700000 instructions simulated : ctaid=(1,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2967500  inst.: 244070255 (ipc=82.2) sim_rate=94272 (inst/sec) elapsed = 0:0:43:09 / Thu Apr 12 20:25:41 2018
GPGPU-Sim uArch: cycles simulated: 2968500  inst.: 244138819 (ipc=82.2) sim_rate=94262 (inst/sec) elapsed = 0:0:43:10 / Thu Apr 12 20:25:42 2018
GPGPU-Sim PTX: 247800000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2970000  inst.: 244244632 (ipc=82.2) sim_rate=94266 (inst/sec) elapsed = 0:0:43:11 / Thu Apr 12 20:25:43 2018
GPGPU-Sim PTX: 247900000 instructions simulated : ctaid=(7,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2971000  inst.: 244312972 (ipc=82.2) sim_rate=94256 (inst/sec) elapsed = 0:0:43:12 / Thu Apr 12 20:25:44 2018
GPGPU-Sim PTX: 248000000 instructions simulated : ctaid=(6,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2972000  inst.: 244382055 (ipc=82.2) sim_rate=94246 (inst/sec) elapsed = 0:0:43:13 / Thu Apr 12 20:25:45 2018
GPGPU-Sim PTX: 248100000 instructions simulated : ctaid=(3,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2973500  inst.: 244487798 (ipc=82.2) sim_rate=94251 (inst/sec) elapsed = 0:0:43:14 / Thu Apr 12 20:25:46 2018
GPGPU-Sim PTX: 248200000 instructions simulated : ctaid=(6,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2974500  inst.: 244548843 (ipc=82.2) sim_rate=94238 (inst/sec) elapsed = 0:0:43:15 / Thu Apr 12 20:25:47 2018
GPGPU-Sim PTX: 248300000 instructions simulated : ctaid=(3,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2976000  inst.: 244654512 (ipc=82.2) sim_rate=94242 (inst/sec) elapsed = 0:0:43:16 / Thu Apr 12 20:25:48 2018
GPGPU-Sim PTX: 248400000 instructions simulated : ctaid=(0,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2977500  inst.: 244762931 (ipc=82.2) sim_rate=94248 (inst/sec) elapsed = 0:0:43:17 / Thu Apr 12 20:25:49 2018
GPGPU-Sim uArch: cycles simulated: 2978500  inst.: 244837638 (ipc=82.2) sim_rate=94240 (inst/sec) elapsed = 0:0:43:18 / Thu Apr 12 20:25:50 2018
GPGPU-Sim PTX: 248500000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2979500  inst.: 244914185 (ipc=82.2) sim_rate=94234 (inst/sec) elapsed = 0:0:43:19 / Thu Apr 12 20:25:51 2018
GPGPU-Sim PTX: 248600000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2981000  inst.: 245025688 (ipc=82.2) sim_rate=94240 (inst/sec) elapsed = 0:0:43:20 / Thu Apr 12 20:25:52 2018
GPGPU-Sim PTX: 248700000 instructions simulated : ctaid=(6,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2982000  inst.: 245099758 (ipc=82.2) sim_rate=94232 (inst/sec) elapsed = 0:0:43:21 / Thu Apr 12 20:25:53 2018
GPGPU-Sim PTX: 248800000 instructions simulated : ctaid=(7,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2983500  inst.: 245198253 (ipc=82.2) sim_rate=94234 (inst/sec) elapsed = 0:0:43:22 / Thu Apr 12 20:25:54 2018
GPGPU-Sim PTX: 248900000 instructions simulated : ctaid=(4,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2985000  inst.: 245298566 (ipc=82.2) sim_rate=94236 (inst/sec) elapsed = 0:0:43:23 / Thu Apr 12 20:25:55 2018
GPGPU-Sim PTX: 249000000 instructions simulated : ctaid=(1,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2986500  inst.: 245417664 (ipc=82.2) sim_rate=94246 (inst/sec) elapsed = 0:0:43:24 / Thu Apr 12 20:25:56 2018
GPGPU-Sim PTX: 249100000 instructions simulated : ctaid=(6,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2987500  inst.: 245486591 (ipc=82.2) sim_rate=94236 (inst/sec) elapsed = 0:0:43:25 / Thu Apr 12 20:25:57 2018
GPGPU-Sim PTX: 249200000 instructions simulated : ctaid=(4,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2989000  inst.: 245589055 (ipc=82.2) sim_rate=94239 (inst/sec) elapsed = 0:0:43:26 / Thu Apr 12 20:25:58 2018
GPGPU-Sim PTX: 249300000 instructions simulated : ctaid=(5,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2990500  inst.: 245680444 (ipc=82.2) sim_rate=94238 (inst/sec) elapsed = 0:0:43:27 / Thu Apr 12 20:25:59 2018
GPGPU-Sim PTX: 249400000 instructions simulated : ctaid=(7,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2992000  inst.: 245788836 (ipc=82.1) sim_rate=94244 (inst/sec) elapsed = 0:0:43:28 / Thu Apr 12 20:26:00 2018
GPGPU-Sim PTX: 249500000 instructions simulated : ctaid=(5,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2993000  inst.: 245857070 (ipc=82.1) sim_rate=94234 (inst/sec) elapsed = 0:0:43:29 / Thu Apr 12 20:26:01 2018
GPGPU-Sim PTX: 249600000 instructions simulated : ctaid=(5,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2994500  inst.: 245964085 (ipc=82.1) sim_rate=94239 (inst/sec) elapsed = 0:0:43:30 / Thu Apr 12 20:26:02 2018
GPGPU-Sim PTX: 249700000 instructions simulated : ctaid=(7,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2995500  inst.: 246032286 (ipc=82.1) sim_rate=94229 (inst/sec) elapsed = 0:0:43:31 / Thu Apr 12 20:26:03 2018
GPGPU-Sim PTX: 249800000 instructions simulated : ctaid=(0,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2997000  inst.: 246146589 (ipc=82.1) sim_rate=94236 (inst/sec) elapsed = 0:0:43:32 / Thu Apr 12 20:26:04 2018
GPGPU-Sim PTX: 249900000 instructions simulated : ctaid=(5,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2998500  inst.: 246255106 (ipc=82.1) sim_rate=94242 (inst/sec) elapsed = 0:0:43:33 / Thu Apr 12 20:26:05 2018
GPGPU-Sim PTX: 250000000 instructions simulated : ctaid=(7,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2999500  inst.: 246327291 (ipc=82.1) sim_rate=94233 (inst/sec) elapsed = 0:0:43:34 / Thu Apr 12 20:26:06 2018
GPGPU-Sim PTX: 250100000 instructions simulated : ctaid=(5,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3001000  inst.: 246430372 (ipc=82.1) sim_rate=94237 (inst/sec) elapsed = 0:0:43:35 / Thu Apr 12 20:26:07 2018
GPGPU-Sim uArch: cycles simulated: 3002000  inst.: 246494681 (ipc=82.1) sim_rate=94225 (inst/sec) elapsed = 0:0:43:36 / Thu Apr 12 20:26:08 2018
GPGPU-Sim PTX: 250200000 instructions simulated : ctaid=(6,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3003500  inst.: 246595442 (ipc=82.1) sim_rate=94228 (inst/sec) elapsed = 0:0:43:37 / Thu Apr 12 20:26:09 2018
GPGPU-Sim PTX: 250300000 instructions simulated : ctaid=(7,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3004500  inst.: 246657021 (ipc=82.1) sim_rate=94215 (inst/sec) elapsed = 0:0:43:38 / Thu Apr 12 20:26:10 2018
GPGPU-Sim PTX: 250400000 instructions simulated : ctaid=(4,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3006000  inst.: 246765265 (ipc=82.1) sim_rate=94221 (inst/sec) elapsed = 0:0:43:39 / Thu Apr 12 20:26:11 2018
GPGPU-Sim PTX: 250500000 instructions simulated : ctaid=(3,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3007000  inst.: 246831426 (ipc=82.1) sim_rate=94210 (inst/sec) elapsed = 0:0:43:40 / Thu Apr 12 20:26:12 2018
GPGPU-Sim PTX: 250600000 instructions simulated : ctaid=(5,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3008500  inst.: 246948801 (ipc=82.1) sim_rate=94219 (inst/sec) elapsed = 0:0:43:41 / Thu Apr 12 20:26:13 2018
GPGPU-Sim PTX: 250700000 instructions simulated : ctaid=(1,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3009500  inst.: 247009715 (ipc=82.1) sim_rate=94206 (inst/sec) elapsed = 0:0:43:42 / Thu Apr 12 20:26:14 2018
GPGPU-Sim PTX: 250800000 instructions simulated : ctaid=(5,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3011000  inst.: 247104811 (ipc=82.1) sim_rate=94206 (inst/sec) elapsed = 0:0:43:43 / Thu Apr 12 20:26:15 2018
GPGPU-Sim uArch: cycles simulated: 3012000  inst.: 247177587 (ipc=82.1) sim_rate=94198 (inst/sec) elapsed = 0:0:43:44 / Thu Apr 12 20:26:16 2018
GPGPU-Sim PTX: 250900000 instructions simulated : ctaid=(6,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3013500  inst.: 247277713 (ipc=82.1) sim_rate=94201 (inst/sec) elapsed = 0:0:43:45 / Thu Apr 12 20:26:17 2018
GPGPU-Sim PTX: 251000000 instructions simulated : ctaid=(4,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3015000  inst.: 247374989 (ipc=82.0) sim_rate=94202 (inst/sec) elapsed = 0:0:43:46 / Thu Apr 12 20:26:18 2018
GPGPU-Sim PTX: 251100000 instructions simulated : ctaid=(0,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3016500  inst.: 247474932 (ipc=82.0) sim_rate=94204 (inst/sec) elapsed = 0:0:43:47 / Thu Apr 12 20:26:19 2018
GPGPU-Sim PTX: 251200000 instructions simulated : ctaid=(1,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3017500  inst.: 247541454 (ipc=82.0) sim_rate=94193 (inst/sec) elapsed = 0:0:43:48 / Thu Apr 12 20:26:20 2018
GPGPU-Sim PTX: 251300000 instructions simulated : ctaid=(2,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3019000  inst.: 247653379 (ipc=82.0) sim_rate=94200 (inst/sec) elapsed = 0:0:43:49 / Thu Apr 12 20:26:21 2018
GPGPU-Sim PTX: 251400000 instructions simulated : ctaid=(3,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3020000  inst.: 247721049 (ipc=82.0) sim_rate=94190 (inst/sec) elapsed = 0:0:43:50 / Thu Apr 12 20:26:22 2018
GPGPU-Sim PTX: 251500000 instructions simulated : ctaid=(5,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3021500  inst.: 247820558 (ipc=82.0) sim_rate=94192 (inst/sec) elapsed = 0:0:43:51 / Thu Apr 12 20:26:23 2018
GPGPU-Sim PTX: 251600000 instructions simulated : ctaid=(7,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3022500  inst.: 247896886 (ipc=82.0) sim_rate=94185 (inst/sec) elapsed = 0:0:43:52 / Thu Apr 12 20:26:24 2018
GPGPU-Sim PTX: 251700000 instructions simulated : ctaid=(3,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3024000  inst.: 248004572 (ipc=82.0) sim_rate=94190 (inst/sec) elapsed = 0:0:43:53 / Thu Apr 12 20:26:25 2018
GPGPU-Sim PTX: 251800000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3025000  inst.: 248077162 (ipc=82.0) sim_rate=94182 (inst/sec) elapsed = 0:0:43:54 / Thu Apr 12 20:26:26 2018
GPGPU-Sim uArch: cycles simulated: 3026000  inst.: 248153096 (ipc=82.0) sim_rate=94175 (inst/sec) elapsed = 0:0:43:55 / Thu Apr 12 20:26:27 2018
GPGPU-Sim PTX: 251900000 instructions simulated : ctaid=(6,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3027500  inst.: 248251843 (ipc=82.0) sim_rate=94177 (inst/sec) elapsed = 0:0:43:56 / Thu Apr 12 20:26:28 2018
GPGPU-Sim PTX: 252000000 instructions simulated : ctaid=(0,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3028500  inst.: 248326970 (ipc=82.0) sim_rate=94170 (inst/sec) elapsed = 0:0:43:57 / Thu Apr 12 20:26:29 2018
GPGPU-Sim PTX: 252100000 instructions simulated : ctaid=(3,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3030000  inst.: 248426322 (ipc=82.0) sim_rate=94172 (inst/sec) elapsed = 0:0:43:58 / Thu Apr 12 20:26:30 2018
GPGPU-Sim PTX: 252200000 instructions simulated : ctaid=(0,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3031000  inst.: 248489500 (ipc=82.0) sim_rate=94160 (inst/sec) elapsed = 0:0:43:59 / Thu Apr 12 20:26:31 2018
GPGPU-Sim PTX: 252300000 instructions simulated : ctaid=(4,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3032500  inst.: 248594981 (ipc=82.0) sim_rate=94164 (inst/sec) elapsed = 0:0:44:00 / Thu Apr 12 20:26:32 2018
GPGPU-Sim PTX: 252400000 instructions simulated : ctaid=(3,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3033500  inst.: 248656030 (ipc=82.0) sim_rate=94152 (inst/sec) elapsed = 0:0:44:01 / Thu Apr 12 20:26:33 2018
GPGPU-Sim uArch: cycles simulated: 3034500  inst.: 248729128 (ipc=82.0) sim_rate=94144 (inst/sec) elapsed = 0:0:44:02 / Thu Apr 12 20:26:34 2018
GPGPU-Sim PTX: 252500000 instructions simulated : ctaid=(5,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3036000  inst.: 248820094 (ipc=82.0) sim_rate=94143 (inst/sec) elapsed = 0:0:44:03 / Thu Apr 12 20:26:35 2018
GPGPU-Sim PTX: 252600000 instructions simulated : ctaid=(8,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3037000  inst.: 248883806 (ipc=82.0) sim_rate=94131 (inst/sec) elapsed = 0:0:44:04 / Thu Apr 12 20:26:36 2018
GPGPU-Sim PTX: 252700000 instructions simulated : ctaid=(2,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3038500  inst.: 248994671 (ipc=81.9) sim_rate=94137 (inst/sec) elapsed = 0:0:44:05 / Thu Apr 12 20:26:37 2018
GPGPU-Sim PTX: 252800000 instructions simulated : ctaid=(2,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3039500  inst.: 249072418 (ipc=81.9) sim_rate=94131 (inst/sec) elapsed = 0:0:44:06 / Thu Apr 12 20:26:38 2018
GPGPU-Sim PTX: 252900000 instructions simulated : ctaid=(7,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3041000  inst.: 249182794 (ipc=81.9) sim_rate=94137 (inst/sec) elapsed = 0:0:44:07 / Thu Apr 12 20:26:39 2018
GPGPU-Sim PTX: 253000000 instructions simulated : ctaid=(8,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3042000  inst.: 249250411 (ipc=81.9) sim_rate=94127 (inst/sec) elapsed = 0:0:44:08 / Thu Apr 12 20:26:40 2018
GPGPU-Sim PTX: 253100000 instructions simulated : ctaid=(5,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3043500  inst.: 249354889 (ipc=81.9) sim_rate=94131 (inst/sec) elapsed = 0:0:44:09 / Thu Apr 12 20:26:41 2018
GPGPU-Sim uArch: cycles simulated: 3044500  inst.: 249425502 (ipc=81.9) sim_rate=94122 (inst/sec) elapsed = 0:0:44:10 / Thu Apr 12 20:26:42 2018
GPGPU-Sim PTX: 253200000 instructions simulated : ctaid=(4,4,0) tid=(3,5,0)
GPGPU-Sim PTX: 253300000 instructions simulated : ctaid=(2,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3046000  inst.: 249540424 (ipc=81.9) sim_rate=94130 (inst/sec) elapsed = 0:0:44:11 / Thu Apr 12 20:26:43 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3046048,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3047000  inst.: 249604251 (ipc=81.9) sim_rate=94119 (inst/sec) elapsed = 0:0:44:12 / Thu Apr 12 20:26:44 2018
GPGPU-Sim PTX: 253400000 instructions simulated : ctaid=(6,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3048000  inst.: 249672989 (ipc=81.9) sim_rate=94109 (inst/sec) elapsed = 0:0:44:13 / Thu Apr 12 20:26:45 2018
GPGPU-Sim PTX: 253500000 instructions simulated : ctaid=(4,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3049500  inst.: 249777825 (ipc=81.9) sim_rate=94113 (inst/sec) elapsed = 0:0:44:14 / Thu Apr 12 20:26:46 2018
GPGPU-Sim PTX: 253600000 instructions simulated : ctaid=(5,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3050500  inst.: 249853941 (ipc=81.9) sim_rate=94106 (inst/sec) elapsed = 0:0:44:15 / Thu Apr 12 20:26:47 2018
GPGPU-Sim PTX: 253700000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3052000  inst.: 249957749 (ipc=81.9) sim_rate=94110 (inst/sec) elapsed = 0:0:44:16 / Thu Apr 12 20:26:48 2018
GPGPU-Sim uArch: cycles simulated: 3053000  inst.: 250023603 (ipc=81.9) sim_rate=94099 (inst/sec) elapsed = 0:0:44:17 / Thu Apr 12 20:26:49 2018
GPGPU-Sim PTX: 253800000 instructions simulated : ctaid=(7,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3054000  inst.: 250102193 (ipc=81.9) sim_rate=94094 (inst/sec) elapsed = 0:0:44:18 / Thu Apr 12 20:26:50 2018
GPGPU-Sim PTX: 253900000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3055000  inst.: 250170413 (ipc=81.9) sim_rate=94084 (inst/sec) elapsed = 0:0:44:19 / Thu Apr 12 20:26:51 2018
GPGPU-Sim PTX: 254000000 instructions simulated : ctaid=(6,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3056000  inst.: 250235097 (ipc=81.9) sim_rate=94073 (inst/sec) elapsed = 0:0:44:20 / Thu Apr 12 20:26:52 2018
GPGPU-Sim PTX: 254100000 instructions simulated : ctaid=(6,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3057500  inst.: 250348285 (ipc=81.9) sim_rate=94080 (inst/sec) elapsed = 0:0:44:21 / Thu Apr 12 20:26:53 2018
GPGPU-Sim PTX: 254200000 instructions simulated : ctaid=(0,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3058500  inst.: 250416527 (ipc=81.9) sim_rate=94070 (inst/sec) elapsed = 0:0:44:22 / Thu Apr 12 20:26:54 2018
GPGPU-Sim uArch: cycles simulated: 3059500  inst.: 250483012 (ipc=81.9) sim_rate=94060 (inst/sec) elapsed = 0:0:44:23 / Thu Apr 12 20:26:55 2018
GPGPU-Sim PTX: 254300000 instructions simulated : ctaid=(3,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3061000  inst.: 250581028 (ipc=81.9) sim_rate=94061 (inst/sec) elapsed = 0:0:44:24 / Thu Apr 12 20:26:56 2018
GPGPU-Sim PTX: 254400000 instructions simulated : ctaid=(7,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3062000  inst.: 250645354 (ipc=81.9) sim_rate=94050 (inst/sec) elapsed = 0:0:44:25 / Thu Apr 12 20:26:57 2018
GPGPU-Sim PTX: 254500000 instructions simulated : ctaid=(7,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3063500  inst.: 250748885 (ipc=81.9) sim_rate=94054 (inst/sec) elapsed = 0:0:44:26 / Thu Apr 12 20:26:58 2018
GPGPU-Sim PTX: 254600000 instructions simulated : ctaid=(6,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3064500  inst.: 250815530 (ipc=81.8) sim_rate=94044 (inst/sec) elapsed = 0:0:44:27 / Thu Apr 12 20:26:59 2018
GPGPU-Sim PTX: 254700000 instructions simulated : ctaid=(8,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3066000  inst.: 250920637 (ipc=81.8) sim_rate=94048 (inst/sec) elapsed = 0:0:44:28 / Thu Apr 12 20:27:00 2018
GPGPU-Sim uArch: cycles simulated: 3067000  inst.: 250990384 (ipc=81.8) sim_rate=94039 (inst/sec) elapsed = 0:0:44:29 / Thu Apr 12 20:27:01 2018
GPGPU-Sim PTX: 254800000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 254900000 instructions simulated : ctaid=(7,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3068500  inst.: 251103017 (ipc=81.8) sim_rate=94046 (inst/sec) elapsed = 0:0:44:30 / Thu Apr 12 20:27:02 2018
GPGPU-Sim uArch: cycles simulated: 3069500  inst.: 251174966 (ipc=81.8) sim_rate=94037 (inst/sec) elapsed = 0:0:44:31 / Thu Apr 12 20:27:03 2018
GPGPU-Sim PTX: 255000000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3070500  inst.: 251235298 (ipc=81.8) sim_rate=94025 (inst/sec) elapsed = 0:0:44:32 / Thu Apr 12 20:27:04 2018
GPGPU-Sim PTX: 255100000 instructions simulated : ctaid=(2,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3072000  inst.: 251344669 (ipc=81.8) sim_rate=94030 (inst/sec) elapsed = 0:0:44:33 / Thu Apr 12 20:27:05 2018
GPGPU-Sim PTX: 255200000 instructions simulated : ctaid=(2,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3073000  inst.: 251414521 (ipc=81.8) sim_rate=94021 (inst/sec) elapsed = 0:0:44:34 / Thu Apr 12 20:27:06 2018
GPGPU-Sim uArch: cycles simulated: 3074000  inst.: 251482054 (ipc=81.8) sim_rate=94011 (inst/sec) elapsed = 0:0:44:35 / Thu Apr 12 20:27:07 2018
GPGPU-Sim PTX: 255300000 instructions simulated : ctaid=(1,6,0) tid=(0,5,0)
GPGPU-Sim PTX: 255400000 instructions simulated : ctaid=(7,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3075500  inst.: 251593264 (ipc=81.8) sim_rate=94018 (inst/sec) elapsed = 0:0:44:36 / Thu Apr 12 20:27:08 2018
GPGPU-Sim uArch: cycles simulated: 3076500  inst.: 251662851 (ipc=81.8) sim_rate=94009 (inst/sec) elapsed = 0:0:44:37 / Thu Apr 12 20:27:09 2018
GPGPU-Sim PTX: 255500000 instructions simulated : ctaid=(6,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3077500  inst.: 251728366 (ipc=81.8) sim_rate=93998 (inst/sec) elapsed = 0:0:44:38 / Thu Apr 12 20:27:10 2018
GPGPU-Sim PTX: 255600000 instructions simulated : ctaid=(7,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3079000  inst.: 251838655 (ipc=81.8) sim_rate=94004 (inst/sec) elapsed = 0:0:44:39 / Thu Apr 12 20:27:11 2018
GPGPU-Sim PTX: 255700000 instructions simulated : ctaid=(5,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3080000  inst.: 251906338 (ipc=81.8) sim_rate=93994 (inst/sec) elapsed = 0:0:44:40 / Thu Apr 12 20:27:12 2018
GPGPU-Sim uArch: cycles simulated: 3081000  inst.: 251973323 (ipc=81.8) sim_rate=93984 (inst/sec) elapsed = 0:0:44:41 / Thu Apr 12 20:27:13 2018
GPGPU-Sim PTX: 255800000 instructions simulated : ctaid=(1,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3082000  inst.: 252044269 (ipc=81.8) sim_rate=93976 (inst/sec) elapsed = 0:0:44:42 / Thu Apr 12 20:27:14 2018
GPGPU-Sim PTX: 255900000 instructions simulated : ctaid=(8,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3083500  inst.: 252149240 (ipc=81.8) sim_rate=93980 (inst/sec) elapsed = 0:0:44:43 / Thu Apr 12 20:27:15 2018
GPGPU-Sim PTX: 256000000 instructions simulated : ctaid=(8,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3084500  inst.: 252219071 (ipc=81.8) sim_rate=93971 (inst/sec) elapsed = 0:0:44:44 / Thu Apr 12 20:27:16 2018
GPGPU-Sim PTX: 256100000 instructions simulated : ctaid=(8,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3085500  inst.: 252293927 (ipc=81.8) sim_rate=93964 (inst/sec) elapsed = 0:0:44:45 / Thu Apr 12 20:27:17 2018
GPGPU-Sim PTX: 256200000 instructions simulated : ctaid=(0,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3087000  inst.: 252387913 (ipc=81.8) sim_rate=93964 (inst/sec) elapsed = 0:0:44:46 / Thu Apr 12 20:27:18 2018
GPGPU-Sim PTX: 256300000 instructions simulated : ctaid=(0,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3088000  inst.: 252467361 (ipc=81.8) sim_rate=93958 (inst/sec) elapsed = 0:0:44:47 / Thu Apr 12 20:27:19 2018
GPGPU-Sim uArch: cycles simulated: 3089000  inst.: 252534749 (ipc=81.8) sim_rate=93948 (inst/sec) elapsed = 0:0:44:48 / Thu Apr 12 20:27:20 2018
GPGPU-Sim PTX: 256400000 instructions simulated : ctaid=(0,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3090500  inst.: 252643039 (ipc=81.7) sim_rate=93954 (inst/sec) elapsed = 0:0:44:49 / Thu Apr 12 20:27:21 2018
GPGPU-Sim PTX: 256500000 instructions simulated : ctaid=(2,2,0) tid=(0,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3090859,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3091500  inst.: 252703423 (ipc=81.7) sim_rate=93941 (inst/sec) elapsed = 0:0:44:50 / Thu Apr 12 20:27:22 2018
GPGPU-Sim PTX: 256600000 instructions simulated : ctaid=(6,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3093000  inst.: 252812042 (ipc=81.7) sim_rate=93947 (inst/sec) elapsed = 0:0:44:51 / Thu Apr 12 20:27:23 2018
GPGPU-Sim PTX: 256700000 instructions simulated : ctaid=(5,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3094000  inst.: 252876585 (ipc=81.7) sim_rate=93936 (inst/sec) elapsed = 0:0:44:52 / Thu Apr 12 20:27:24 2018
GPGPU-Sim uArch: cycles simulated: 3095000  inst.: 252950697 (ipc=81.7) sim_rate=93928 (inst/sec) elapsed = 0:0:44:53 / Thu Apr 12 20:27:25 2018
GPGPU-Sim PTX: 256800000 instructions simulated : ctaid=(2,5,0) tid=(1,0,0)
GPGPU-Sim PTX: 256900000 instructions simulated : ctaid=(3,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3096500  inst.: 253058896 (ipc=81.7) sim_rate=93934 (inst/sec) elapsed = 0:0:44:54 / Thu Apr 12 20:27:26 2018
GPGPU-Sim uArch: cycles simulated: 3097500  inst.: 253128821 (ipc=81.7) sim_rate=93925 (inst/sec) elapsed = 0:0:44:55 / Thu Apr 12 20:27:27 2018
GPGPU-Sim PTX: 257000000 instructions simulated : ctaid=(2,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3098500  inst.: 253204160 (ipc=81.7) sim_rate=93918 (inst/sec) elapsed = 0:0:44:56 / Thu Apr 12 20:27:28 2018
GPGPU-Sim PTX: 257100000 instructions simulated : ctaid=(1,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3099500  inst.: 253271975 (ipc=81.7) sim_rate=93908 (inst/sec) elapsed = 0:0:44:57 / Thu Apr 12 20:27:29 2018
GPGPU-Sim uArch: cycles simulated: 3100500  inst.: 253329796 (ipc=81.7) sim_rate=93895 (inst/sec) elapsed = 0:0:44:58 / Thu Apr 12 20:27:30 2018
GPGPU-Sim PTX: 257200000 instructions simulated : ctaid=(0,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3102000  inst.: 253425355 (ipc=81.7) sim_rate=93896 (inst/sec) elapsed = 0:0:44:59 / Thu Apr 12 20:27:31 2018
GPGPU-Sim PTX: 257300000 instructions simulated : ctaid=(1,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3103000  inst.: 253486117 (ipc=81.7) sim_rate=93883 (inst/sec) elapsed = 0:0:45:00 / Thu Apr 12 20:27:32 2018
GPGPU-Sim PTX: 257400000 instructions simulated : ctaid=(1,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3104000  inst.: 253550897 (ipc=81.7) sim_rate=93872 (inst/sec) elapsed = 0:0:45:01 / Thu Apr 12 20:27:33 2018
GPGPU-Sim PTX: 257500000 instructions simulated : ctaid=(1,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3105500  inst.: 253651906 (ipc=81.7) sim_rate=93875 (inst/sec) elapsed = 0:0:45:02 / Thu Apr 12 20:27:34 2018
GPGPU-Sim uArch: cycles simulated: 3106500  inst.: 253717285 (ipc=81.7) sim_rate=93865 (inst/sec) elapsed = 0:0:45:03 / Thu Apr 12 20:27:35 2018
GPGPU-Sim PTX: 257600000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3107500  inst.: 253789021 (ipc=81.7) sim_rate=93856 (inst/sec) elapsed = 0:0:45:04 / Thu Apr 12 20:27:36 2018
GPGPU-Sim PTX: 257700000 instructions simulated : ctaid=(7,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3109000  inst.: 253890882 (ipc=81.7) sim_rate=93859 (inst/sec) elapsed = 0:0:45:05 / Thu Apr 12 20:27:37 2018
GPGPU-Sim PTX: 257800000 instructions simulated : ctaid=(2,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3110000  inst.: 253948650 (ipc=81.7) sim_rate=93846 (inst/sec) elapsed = 0:0:45:06 / Thu Apr 12 20:27:38 2018
GPGPU-Sim uArch: cycles simulated: 3111000  inst.: 254008860 (ipc=81.6) sim_rate=93834 (inst/sec) elapsed = 0:0:45:07 / Thu Apr 12 20:27:39 2018
GPGPU-Sim PTX: 257900000 instructions simulated : ctaid=(3,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3112000  inst.: 254066519 (ipc=81.6) sim_rate=93820 (inst/sec) elapsed = 0:0:45:08 / Thu Apr 12 20:27:40 2018
GPGPU-Sim PTX: 258000000 instructions simulated : ctaid=(4,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3113000  inst.: 254137996 (ipc=81.6) sim_rate=93812 (inst/sec) elapsed = 0:0:45:09 / Thu Apr 12 20:27:41 2018
GPGPU-Sim PTX: 258100000 instructions simulated : ctaid=(1,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3114500  inst.: 254235131 (ipc=81.6) sim_rate=93813 (inst/sec) elapsed = 0:0:45:10 / Thu Apr 12 20:27:42 2018
GPGPU-Sim uArch: cycles simulated: 3115500  inst.: 254303739 (ipc=81.6) sim_rate=93804 (inst/sec) elapsed = 0:0:45:11 / Thu Apr 12 20:27:43 2018
GPGPU-Sim PTX: 258200000 instructions simulated : ctaid=(0,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3116500  inst.: 254371790 (ipc=81.6) sim_rate=93794 (inst/sec) elapsed = 0:0:45:12 / Thu Apr 12 20:27:44 2018
GPGPU-Sim PTX: 258300000 instructions simulated : ctaid=(7,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3117500  inst.: 254444170 (ipc=81.6) sim_rate=93787 (inst/sec) elapsed = 0:0:45:13 / Thu Apr 12 20:27:45 2018
GPGPU-Sim uArch: cycles simulated: 3118500  inst.: 254515126 (ipc=81.6) sim_rate=93778 (inst/sec) elapsed = 0:0:45:14 / Thu Apr 12 20:27:46 2018
GPGPU-Sim PTX: 258400000 instructions simulated : ctaid=(8,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3119500  inst.: 254586103 (ipc=81.6) sim_rate=93770 (inst/sec) elapsed = 0:0:45:15 / Thu Apr 12 20:27:47 2018
GPGPU-Sim PTX: 258500000 instructions simulated : ctaid=(8,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3121000  inst.: 254691784 (ipc=81.6) sim_rate=93774 (inst/sec) elapsed = 0:0:45:16 / Thu Apr 12 20:27:48 2018
GPGPU-Sim PTX: 258600000 instructions simulated : ctaid=(4,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3122000  inst.: 254761137 (ipc=81.6) sim_rate=93765 (inst/sec) elapsed = 0:0:45:17 / Thu Apr 12 20:27:49 2018
GPGPU-Sim PTX: 258700000 instructions simulated : ctaid=(0,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3123500  inst.: 254865533 (ipc=81.6) sim_rate=93769 (inst/sec) elapsed = 0:0:45:18 / Thu Apr 12 20:27:50 2018
GPGPU-Sim PTX: 258800000 instructions simulated : ctaid=(7,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3124500  inst.: 254934767 (ipc=81.6) sim_rate=93760 (inst/sec) elapsed = 0:0:45:19 / Thu Apr 12 20:27:51 2018
GPGPU-Sim uArch: cycles simulated: 3125500  inst.: 255001454 (ipc=81.6) sim_rate=93750 (inst/sec) elapsed = 0:0:45:20 / Thu Apr 12 20:27:52 2018
GPGPU-Sim PTX: 258900000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3127000  inst.: 255101513 (ipc=81.6) sim_rate=93752 (inst/sec) elapsed = 0:0:45:21 / Thu Apr 12 20:27:53 2018
GPGPU-Sim PTX: 259000000 instructions simulated : ctaid=(7,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3128000  inst.: 255162612 (ipc=81.6) sim_rate=93740 (inst/sec) elapsed = 0:0:45:22 / Thu Apr 12 20:27:54 2018
GPGPU-Sim PTX: 259100000 instructions simulated : ctaid=(8,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3129500  inst.: 255265981 (ipc=81.6) sim_rate=93744 (inst/sec) elapsed = 0:0:45:23 / Thu Apr 12 20:27:55 2018
GPGPU-Sim PTX: 259200000 instructions simulated : ctaid=(0,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3130500  inst.: 255340229 (ipc=81.6) sim_rate=93737 (inst/sec) elapsed = 0:0:45:24 / Thu Apr 12 20:27:56 2018
GPGPU-Sim PTX: 259300000 instructions simulated : ctaid=(0,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3131500  inst.: 255412543 (ipc=81.6) sim_rate=93729 (inst/sec) elapsed = 0:0:45:25 / Thu Apr 12 20:27:57 2018
GPGPU-Sim uArch: cycles simulated: 3132500  inst.: 255483901 (ipc=81.6) sim_rate=93721 (inst/sec) elapsed = 0:0:45:26 / Thu Apr 12 20:27:58 2018
GPGPU-Sim PTX: 259400000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3134000  inst.: 255582844 (ipc=81.6) sim_rate=93723 (inst/sec) elapsed = 0:0:45:27 / Thu Apr 12 20:27:59 2018
GPGPU-Sim PTX: 259500000 instructions simulated : ctaid=(2,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3135000  inst.: 255661545 (ipc=81.6) sim_rate=93717 (inst/sec) elapsed = 0:0:45:28 / Thu Apr 12 20:28:00 2018
GPGPU-Sim PTX: 259600000 instructions simulated : ctaid=(2,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3136000  inst.: 255730136 (ipc=81.5) sim_rate=93708 (inst/sec) elapsed = 0:0:45:29 / Thu Apr 12 20:28:01 2018
GPGPU-Sim PTX: 259700000 instructions simulated : ctaid=(2,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3137000  inst.: 255796535 (ipc=81.5) sim_rate=93698 (inst/sec) elapsed = 0:0:45:30 / Thu Apr 12 20:28:02 2018
GPGPU-Sim PTX: 259800000 instructions simulated : ctaid=(7,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3138500  inst.: 255899178 (ipc=81.5) sim_rate=93701 (inst/sec) elapsed = 0:0:45:31 / Thu Apr 12 20:28:03 2018
GPGPU-Sim uArch: cycles simulated: 3139500  inst.: 255965690 (ipc=81.5) sim_rate=93691 (inst/sec) elapsed = 0:0:45:32 / Thu Apr 12 20:28:04 2018
GPGPU-Sim PTX: 259900000 instructions simulated : ctaid=(0,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3141000  inst.: 256074986 (ipc=81.5) sim_rate=93697 (inst/sec) elapsed = 0:0:45:33 / Thu Apr 12 20:28:05 2018
GPGPU-Sim PTX: 260000000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3142000  inst.: 256135762 (ipc=81.5) sim_rate=93685 (inst/sec) elapsed = 0:0:45:34 / Thu Apr 12 20:28:06 2018
GPGPU-Sim PTX: 260100000 instructions simulated : ctaid=(8,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3143000  inst.: 256202793 (ipc=81.5) sim_rate=93675 (inst/sec) elapsed = 0:0:45:35 / Thu Apr 12 20:28:07 2018
GPGPU-Sim uArch: cycles simulated: 3144000  inst.: 256270400 (ipc=81.5) sim_rate=93666 (inst/sec) elapsed = 0:0:45:36 / Thu Apr 12 20:28:08 2018
GPGPU-Sim PTX: 260200000 instructions simulated : ctaid=(6,5,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3144981,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3145000  inst.: 256339516 (ipc=81.5) sim_rate=93657 (inst/sec) elapsed = 0:0:45:37 / Thu Apr 12 20:28:09 2018
GPGPU-Sim PTX: 260300000 instructions simulated : ctaid=(4,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3146000  inst.: 256400184 (ipc=81.5) sim_rate=93645 (inst/sec) elapsed = 0:0:45:38 / Thu Apr 12 20:28:10 2018
GPGPU-Sim PTX: 260400000 instructions simulated : ctaid=(3,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3147500  inst.: 256501260 (ipc=81.5) sim_rate=93647 (inst/sec) elapsed = 0:0:45:39 / Thu Apr 12 20:28:11 2018
GPGPU-Sim uArch: cycles simulated: 3148500  inst.: 256569624 (ipc=81.5) sim_rate=93638 (inst/sec) elapsed = 0:0:45:40 / Thu Apr 12 20:28:12 2018
GPGPU-Sim PTX: 260500000 instructions simulated : ctaid=(5,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3149500  inst.: 256638162 (ipc=81.5) sim_rate=93629 (inst/sec) elapsed = 0:0:45:41 / Thu Apr 12 20:28:13 2018
GPGPU-Sim PTX: 260600000 instructions simulated : ctaid=(4,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3150500  inst.: 256709999 (ipc=81.5) sim_rate=93621 (inst/sec) elapsed = 0:0:45:42 / Thu Apr 12 20:28:14 2018
GPGPU-Sim PTX: 260700000 instructions simulated : ctaid=(8,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3152000  inst.: 256801520 (ipc=81.5) sim_rate=93620 (inst/sec) elapsed = 0:0:45:43 / Thu Apr 12 20:28:15 2018
GPGPU-Sim PTX: 260800000 instructions simulated : ctaid=(0,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3153000  inst.: 256876814 (ipc=81.5) sim_rate=93613 (inst/sec) elapsed = 0:0:45:44 / Thu Apr 12 20:28:16 2018
GPGPU-Sim uArch: cycles simulated: 3154000  inst.: 256941146 (ipc=81.5) sim_rate=93603 (inst/sec) elapsed = 0:0:45:45 / Thu Apr 12 20:28:17 2018
GPGPU-Sim PTX: 260900000 instructions simulated : ctaid=(7,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3155000  inst.: 257010651 (ipc=81.5) sim_rate=93594 (inst/sec) elapsed = 0:0:45:46 / Thu Apr 12 20:28:18 2018
GPGPU-Sim PTX: 261000000 instructions simulated : ctaid=(3,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3156500  inst.: 257121332 (ipc=81.5) sim_rate=93600 (inst/sec) elapsed = 0:0:45:47 / Thu Apr 12 20:28:19 2018
GPGPU-Sim PTX: 261100000 instructions simulated : ctaid=(8,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3157500  inst.: 257194452 (ipc=81.5) sim_rate=93593 (inst/sec) elapsed = 0:0:45:48 / Thu Apr 12 20:28:20 2018
GPGPU-Sim PTX: 261200000 instructions simulated : ctaid=(6,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3158500  inst.: 257266205 (ipc=81.5) sim_rate=93585 (inst/sec) elapsed = 0:0:45:49 / Thu Apr 12 20:28:21 2018
GPGPU-Sim uArch: cycles simulated: 3159500  inst.: 257334811 (ipc=81.4) sim_rate=93576 (inst/sec) elapsed = 0:0:45:50 / Thu Apr 12 20:28:22 2018
GPGPU-Sim PTX: 261300000 instructions simulated : ctaid=(3,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3160500  inst.: 257411380 (ipc=81.4) sim_rate=93570 (inst/sec) elapsed = 0:0:45:51 / Thu Apr 12 20:28:23 2018
GPGPU-Sim PTX: 261400000 instructions simulated : ctaid=(7,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3161500  inst.: 257476795 (ipc=81.4) sim_rate=93559 (inst/sec) elapsed = 0:0:45:52 / Thu Apr 12 20:28:24 2018
GPGPU-Sim PTX: 261500000 instructions simulated : ctaid=(8,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3163000  inst.: 257568606 (ipc=81.4) sim_rate=93559 (inst/sec) elapsed = 0:0:45:53 / Thu Apr 12 20:28:25 2018
GPGPU-Sim uArch: cycles simulated: 3164000  inst.: 257640392 (ipc=81.4) sim_rate=93551 (inst/sec) elapsed = 0:0:45:54 / Thu Apr 12 20:28:26 2018
GPGPU-Sim PTX: 261600000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3165000  inst.: 257713088 (ipc=81.4) sim_rate=93543 (inst/sec) elapsed = 0:0:45:55 / Thu Apr 12 20:28:27 2018
GPGPU-Sim PTX: 261700000 instructions simulated : ctaid=(4,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3166000  inst.: 257785395 (ipc=81.4) sim_rate=93536 (inst/sec) elapsed = 0:0:45:56 / Thu Apr 12 20:28:28 2018
GPGPU-Sim PTX: 261800000 instructions simulated : ctaid=(1,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3167000  inst.: 257850239 (ipc=81.4) sim_rate=93525 (inst/sec) elapsed = 0:0:45:57 / Thu Apr 12 20:28:29 2018
GPGPU-Sim uArch: cycles simulated: 3168000  inst.: 257922903 (ipc=81.4) sim_rate=93518 (inst/sec) elapsed = 0:0:45:58 / Thu Apr 12 20:28:30 2018
GPGPU-Sim PTX: 261900000 instructions simulated : ctaid=(7,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3169000  inst.: 257996045 (ipc=81.4) sim_rate=93510 (inst/sec) elapsed = 0:0:45:59 / Thu Apr 12 20:28:31 2018
GPGPU-Sim PTX: 262000000 instructions simulated : ctaid=(8,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3170000  inst.: 258065681 (ipc=81.4) sim_rate=93502 (inst/sec) elapsed = 0:0:46:00 / Thu Apr 12 20:28:32 2018
GPGPU-Sim PTX: 262100000 instructions simulated : ctaid=(5,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3171000  inst.: 258139947 (ipc=81.4) sim_rate=93495 (inst/sec) elapsed = 0:0:46:01 / Thu Apr 12 20:28:33 2018
GPGPU-Sim uArch: cycles simulated: 3172000  inst.: 258204486 (ipc=81.4) sim_rate=93484 (inst/sec) elapsed = 0:0:46:02 / Thu Apr 12 20:28:34 2018
GPGPU-Sim PTX: 262200000 instructions simulated : ctaid=(4,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3173000  inst.: 258273571 (ipc=81.4) sim_rate=93475 (inst/sec) elapsed = 0:0:46:03 / Thu Apr 12 20:28:35 2018
GPGPU-Sim PTX: 262300000 instructions simulated : ctaid=(6,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3174000  inst.: 258339483 (ipc=81.4) sim_rate=93465 (inst/sec) elapsed = 0:0:46:04 / Thu Apr 12 20:28:36 2018
GPGPU-Sim uArch: cycles simulated: 3175000  inst.: 258404379 (ipc=81.4) sim_rate=93455 (inst/sec) elapsed = 0:0:46:05 / Thu Apr 12 20:28:37 2018
GPGPU-Sim PTX: 262400000 instructions simulated : ctaid=(2,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3176000  inst.: 258474678 (ipc=81.4) sim_rate=93447 (inst/sec) elapsed = 0:0:46:06 / Thu Apr 12 20:28:38 2018
GPGPU-Sim PTX: 262500000 instructions simulated : ctaid=(8,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3177500  inst.: 258575011 (ipc=81.4) sim_rate=93449 (inst/sec) elapsed = 0:0:46:07 / Thu Apr 12 20:28:39 2018
GPGPU-Sim PTX: 262600000 instructions simulated : ctaid=(2,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3178500  inst.: 258646370 (ipc=81.4) sim_rate=93441 (inst/sec) elapsed = 0:0:46:08 / Thu Apr 12 20:28:40 2018
GPGPU-Sim PTX: 262700000 instructions simulated : ctaid=(4,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3180000  inst.: 258755984 (ipc=81.4) sim_rate=93447 (inst/sec) elapsed = 0:0:46:09 / Thu Apr 12 20:28:41 2018
GPGPU-Sim PTX: 262800000 instructions simulated : ctaid=(7,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3181000  inst.: 258829332 (ipc=81.4) sim_rate=93440 (inst/sec) elapsed = 0:0:46:10 / Thu Apr 12 20:28:42 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3181704,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3182000  inst.: 258894680 (ipc=81.4) sim_rate=93430 (inst/sec) elapsed = 0:0:46:11 / Thu Apr 12 20:28:43 2018
GPGPU-Sim PTX: 262900000 instructions simulated : ctaid=(6,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3183000  inst.: 258959453 (ipc=81.4) sim_rate=93419 (inst/sec) elapsed = 0:0:46:12 / Thu Apr 12 20:28:44 2018
GPGPU-Sim PTX: 263000000 instructions simulated : ctaid=(6,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3184500  inst.: 259063788 (ipc=81.4) sim_rate=93423 (inst/sec) elapsed = 0:0:46:13 / Thu Apr 12 20:28:45 2018
GPGPU-Sim PTX: 263100000 instructions simulated : ctaid=(3,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3185500  inst.: 259127364 (ipc=81.3) sim_rate=93412 (inst/sec) elapsed = 0:0:46:14 / Thu Apr 12 20:28:46 2018
GPGPU-Sim uArch: cycles simulated: 3186500  inst.: 259196947 (ipc=81.3) sim_rate=93404 (inst/sec) elapsed = 0:0:46:15 / Thu Apr 12 20:28:47 2018
GPGPU-Sim PTX: 263200000 instructions simulated : ctaid=(1,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3188000  inst.: 259298310 (ipc=81.3) sim_rate=93407 (inst/sec) elapsed = 0:0:46:16 / Thu Apr 12 20:28:48 2018
GPGPU-Sim PTX: 263300000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3189000  inst.: 259363918 (ipc=81.3) sim_rate=93397 (inst/sec) elapsed = 0:0:46:17 / Thu Apr 12 20:28:49 2018
GPGPU-Sim PTX: 263400000 instructions simulated : ctaid=(3,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3190000  inst.: 259428623 (ipc=81.3) sim_rate=93386 (inst/sec) elapsed = 0:0:46:18 / Thu Apr 12 20:28:50 2018
GPGPU-Sim uArch: cycles simulated: 3191000  inst.: 259492903 (ipc=81.3) sim_rate=93376 (inst/sec) elapsed = 0:0:46:19 / Thu Apr 12 20:28:51 2018
GPGPU-Sim PTX: 263500000 instructions simulated : ctaid=(7,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3192000  inst.: 259564176 (ipc=81.3) sim_rate=93368 (inst/sec) elapsed = 0:0:46:20 / Thu Apr 12 20:28:52 2018
GPGPU-Sim PTX: 263600000 instructions simulated : ctaid=(2,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3193500  inst.: 259676577 (ipc=81.3) sim_rate=93375 (inst/sec) elapsed = 0:0:46:21 / Thu Apr 12 20:28:53 2018
GPGPU-Sim PTX: 263700000 instructions simulated : ctaid=(4,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3194500  inst.: 259749738 (ipc=81.3) sim_rate=93367 (inst/sec) elapsed = 0:0:46:22 / Thu Apr 12 20:28:54 2018
GPGPU-Sim PTX: 263800000 instructions simulated : ctaid=(7,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3195500  inst.: 259811158 (ipc=81.3) sim_rate=93356 (inst/sec) elapsed = 0:0:46:23 / Thu Apr 12 20:28:55 2018
GPGPU-Sim PTX: 263900000 instructions simulated : ctaid=(2,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3197000  inst.: 259919382 (ipc=81.3) sim_rate=93361 (inst/sec) elapsed = 0:0:46:24 / Thu Apr 12 20:28:56 2018
GPGPU-Sim uArch: cycles simulated: 3198000  inst.: 259981803 (ipc=81.3) sim_rate=93350 (inst/sec) elapsed = 0:0:46:25 / Thu Apr 12 20:28:57 2018
GPGPU-Sim PTX: 264000000 instructions simulated : ctaid=(8,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3199500  inst.: 260085111 (ipc=81.3) sim_rate=93354 (inst/sec) elapsed = 0:0:46:26 / Thu Apr 12 20:28:58 2018
GPGPU-Sim PTX: 264100000 instructions simulated : ctaid=(8,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3200500  inst.: 260146698 (ipc=81.3) sim_rate=93342 (inst/sec) elapsed = 0:0:46:27 / Thu Apr 12 20:28:59 2018
GPGPU-Sim PTX: 264200000 instructions simulated : ctaid=(6,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3201500  inst.: 260214016 (ipc=81.3) sim_rate=93333 (inst/sec) elapsed = 0:0:46:28 / Thu Apr 12 20:29:00 2018
GPGPU-Sim uArch: cycles simulated: 3202500  inst.: 260281730 (ipc=81.3) sim_rate=93324 (inst/sec) elapsed = 0:0:46:29 / Thu Apr 12 20:29:01 2018
GPGPU-Sim PTX: 264300000 instructions simulated : ctaid=(1,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3203500  inst.: 260353054 (ipc=81.3) sim_rate=93316 (inst/sec) elapsed = 0:0:46:30 / Thu Apr 12 20:29:02 2018
GPGPU-Sim PTX: 264400000 instructions simulated : ctaid=(1,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3204500  inst.: 260419073 (ipc=81.3) sim_rate=93306 (inst/sec) elapsed = 0:0:46:31 / Thu Apr 12 20:29:03 2018
GPGPU-Sim PTX: 264500000 instructions simulated : ctaid=(8,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3206000  inst.: 260512184 (ipc=81.3) sim_rate=93306 (inst/sec) elapsed = 0:0:46:32 / Thu Apr 12 20:29:04 2018
GPGPU-Sim PTX: 264600000 instructions simulated : ctaid=(1,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3207000  inst.: 260577815 (ipc=81.3) sim_rate=93296 (inst/sec) elapsed = 0:0:46:33 / Thu Apr 12 20:29:05 2018
GPGPU-Sim PTX: 264700000 instructions simulated : ctaid=(7,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3208500  inst.: 260677378 (ipc=81.2) sim_rate=93298 (inst/sec) elapsed = 0:0:46:34 / Thu Apr 12 20:29:06 2018
GPGPU-Sim uArch: cycles simulated: 3209500  inst.: 260746592 (ipc=81.2) sim_rate=93290 (inst/sec) elapsed = 0:0:46:35 / Thu Apr 12 20:29:07 2018
GPGPU-Sim PTX: 264800000 instructions simulated : ctaid=(3,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3210500  inst.: 260808027 (ipc=81.2) sim_rate=93278 (inst/sec) elapsed = 0:0:46:36 / Thu Apr 12 20:29:08 2018
GPGPU-Sim PTX: 264900000 instructions simulated : ctaid=(2,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3211500  inst.: 260881209 (ipc=81.2) sim_rate=93271 (inst/sec) elapsed = 0:0:46:37 / Thu Apr 12 20:29:09 2018
GPGPU-Sim uArch: cycles simulated: 3212500  inst.: 260945946 (ipc=81.2) sim_rate=93261 (inst/sec) elapsed = 0:0:46:38 / Thu Apr 12 20:29:10 2018
GPGPU-Sim PTX: 265000000 instructions simulated : ctaid=(6,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3213500  inst.: 261008811 (ipc=81.2) sim_rate=93250 (inst/sec) elapsed = 0:0:46:39 / Thu Apr 12 20:29:11 2018
GPGPU-Sim PTX: 265100000 instructions simulated : ctaid=(8,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3214500  inst.: 261072001 (ipc=81.2) sim_rate=93240 (inst/sec) elapsed = 0:0:46:40 / Thu Apr 12 20:29:12 2018
GPGPU-Sim PTX: 265200000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3216000  inst.: 261165124 (ipc=81.2) sim_rate=93239 (inst/sec) elapsed = 0:0:46:41 / Thu Apr 12 20:29:13 2018
GPGPU-Sim uArch: cycles simulated: 3217000  inst.: 261229372 (ipc=81.2) sim_rate=93229 (inst/sec) elapsed = 0:0:46:42 / Thu Apr 12 20:29:14 2018
GPGPU-Sim PTX: 265300000 instructions simulated : ctaid=(3,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3218000  inst.: 261294462 (ipc=81.2) sim_rate=93219 (inst/sec) elapsed = 0:0:46:43 / Thu Apr 12 20:29:15 2018
GPGPU-Sim PTX: 265400000 instructions simulated : ctaid=(4,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3219500  inst.: 261389542 (ipc=81.2) sim_rate=93220 (inst/sec) elapsed = 0:0:46:44 / Thu Apr 12 20:29:16 2018
GPGPU-Sim PTX: 265500000 instructions simulated : ctaid=(1,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3220500  inst.: 261458408 (ipc=81.2) sim_rate=93211 (inst/sec) elapsed = 0:0:46:45 / Thu Apr 12 20:29:17 2018
GPGPU-Sim uArch: cycles simulated: 3221500  inst.: 261521300 (ipc=81.2) sim_rate=93200 (inst/sec) elapsed = 0:0:46:46 / Thu Apr 12 20:29:18 2018
GPGPU-Sim PTX: 265600000 instructions simulated : ctaid=(7,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3222500  inst.: 261588189 (ipc=81.2) sim_rate=93191 (inst/sec) elapsed = 0:0:46:47 / Thu Apr 12 20:29:19 2018
GPGPU-Sim PTX: 265700000 instructions simulated : ctaid=(7,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3224000  inst.: 261686891 (ipc=81.2) sim_rate=93193 (inst/sec) elapsed = 0:0:46:48 / Thu Apr 12 20:29:20 2018
GPGPU-Sim PTX: 265800000 instructions simulated : ctaid=(3,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3225000  inst.: 261753118 (ipc=81.2) sim_rate=93183 (inst/sec) elapsed = 0:0:46:49 / Thu Apr 12 20:29:21 2018
GPGPU-Sim uArch: cycles simulated: 3226000  inst.: 261818862 (ipc=81.2) sim_rate=93173 (inst/sec) elapsed = 0:0:46:50 / Thu Apr 12 20:29:22 2018
GPGPU-Sim PTX: 265900000 instructions simulated : ctaid=(2,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3227000  inst.: 261880941 (ipc=81.2) sim_rate=93162 (inst/sec) elapsed = 0:0:46:51 / Thu Apr 12 20:29:23 2018
GPGPU-Sim PTX: 266000000 instructions simulated : ctaid=(5,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3228500  inst.: 261973326 (ipc=81.1) sim_rate=93162 (inst/sec) elapsed = 0:0:46:52 / Thu Apr 12 20:29:24 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3228980,0), 3 CTAs running
GPGPU-Sim PTX: 266100000 instructions simulated : ctaid=(1,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3229500  inst.: 262040705 (ipc=81.1) sim_rate=93153 (inst/sec) elapsed = 0:0:46:53 / Thu Apr 12 20:29:25 2018
GPGPU-Sim uArch: cycles simulated: 3230500  inst.: 262113043 (ipc=81.1) sim_rate=93146 (inst/sec) elapsed = 0:0:46:54 / Thu Apr 12 20:29:26 2018
GPGPU-Sim PTX: 266200000 instructions simulated : ctaid=(4,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3231500  inst.: 262174278 (ipc=81.1) sim_rate=93134 (inst/sec) elapsed = 0:0:46:55 / Thu Apr 12 20:29:27 2018
GPGPU-Sim PTX: 266300000 instructions simulated : ctaid=(3,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3233000  inst.: 262268134 (ipc=81.1) sim_rate=93134 (inst/sec) elapsed = 0:0:46:56 / Thu Apr 12 20:29:28 2018
GPGPU-Sim PTX: 266400000 instructions simulated : ctaid=(7,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3234000  inst.: 262338466 (ipc=81.1) sim_rate=93126 (inst/sec) elapsed = 0:0:46:57 / Thu Apr 12 20:29:29 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3234334,0), 4 CTAs running
GPGPU-Sim PTX: 266500000 instructions simulated : ctaid=(3,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3235500  inst.: 262441767 (ipc=81.1) sim_rate=93130 (inst/sec) elapsed = 0:0:46:58 / Thu Apr 12 20:29:30 2018
GPGPU-Sim uArch: cycles simulated: 3236500  inst.: 262501535 (ipc=81.1) sim_rate=93118 (inst/sec) elapsed = 0:0:46:59 / Thu Apr 12 20:29:31 2018
GPGPU-Sim PTX: 266600000 instructions simulated : ctaid=(8,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3237500  inst.: 262569978 (ipc=81.1) sim_rate=93109 (inst/sec) elapsed = 0:0:47:00 / Thu Apr 12 20:29:32 2018
GPGPU-Sim PTX: 266700000 instructions simulated : ctaid=(6,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3238500  inst.: 262640746 (ipc=81.1) sim_rate=93102 (inst/sec) elapsed = 0:0:47:01 / Thu Apr 12 20:29:33 2018
GPGPU-Sim PTX: 266800000 instructions simulated : ctaid=(7,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3240000  inst.: 262735970 (ipc=81.1) sim_rate=93102 (inst/sec) elapsed = 0:0:47:02 / Thu Apr 12 20:29:34 2018
GPGPU-Sim uArch: cycles simulated: 3241000  inst.: 262808518 (ipc=81.1) sim_rate=93095 (inst/sec) elapsed = 0:0:47:03 / Thu Apr 12 20:29:35 2018
GPGPU-Sim PTX: 266900000 instructions simulated : ctaid=(7,3,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3242063,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3242500  inst.: 262897080 (ipc=81.1) sim_rate=93093 (inst/sec) elapsed = 0:0:47:04 / Thu Apr 12 20:29:36 2018
GPGPU-Sim PTX: 267000000 instructions simulated : ctaid=(8,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3243500  inst.: 262954884 (ipc=81.1) sim_rate=93081 (inst/sec) elapsed = 0:0:47:05 / Thu Apr 12 20:29:37 2018
GPGPU-Sim PTX: 267100000 instructions simulated : ctaid=(3,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3245000  inst.: 263049371 (ipc=81.1) sim_rate=93081 (inst/sec) elapsed = 0:0:47:06 / Thu Apr 12 20:29:38 2018
GPGPU-Sim PTX: 267200000 instructions simulated : ctaid=(6,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3246000  inst.: 263116645 (ipc=81.1) sim_rate=93072 (inst/sec) elapsed = 0:0:47:07 / Thu Apr 12 20:29:39 2018
GPGPU-Sim uArch: cycles simulated: 3247000  inst.: 263175835 (ipc=81.1) sim_rate=93060 (inst/sec) elapsed = 0:0:47:08 / Thu Apr 12 20:29:40 2018
GPGPU-Sim PTX: 267300000 instructions simulated : ctaid=(4,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3248500  inst.: 263274047 (ipc=81.0) sim_rate=93062 (inst/sec) elapsed = 0:0:47:09 / Thu Apr 12 20:29:41 2018
GPGPU-Sim PTX: 267400000 instructions simulated : ctaid=(6,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3249500  inst.: 263338232 (ipc=81.0) sim_rate=93052 (inst/sec) elapsed = 0:0:47:10 / Thu Apr 12 20:29:42 2018
GPGPU-Sim PTX: 267500000 instructions simulated : ctaid=(0,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3251000  inst.: 263431556 (ipc=81.0) sim_rate=93052 (inst/sec) elapsed = 0:0:47:11 / Thu Apr 12 20:29:43 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3251231,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3252000  inst.: 263499005 (ipc=81.0) sim_rate=93043 (inst/sec) elapsed = 0:0:47:12 / Thu Apr 12 20:29:44 2018
GPGPU-Sim PTX: 267600000 instructions simulated : ctaid=(6,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3253000  inst.: 263568862 (ipc=81.0) sim_rate=93035 (inst/sec) elapsed = 0:0:47:13 / Thu Apr 12 20:29:45 2018
GPGPU-Sim PTX: 267700000 instructions simulated : ctaid=(7,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3254500  inst.: 263656851 (ipc=81.0) sim_rate=93033 (inst/sec) elapsed = 0:0:47:14 / Thu Apr 12 20:29:46 2018
GPGPU-Sim PTX: 267800000 instructions simulated : ctaid=(2,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3255500  inst.: 263720213 (ipc=81.0) sim_rate=93023 (inst/sec) elapsed = 0:0:47:15 / Thu Apr 12 20:29:47 2018
GPGPU-Sim uArch: cycles simulated: 3256500  inst.: 263788835 (ipc=81.0) sim_rate=93014 (inst/sec) elapsed = 0:0:47:16 / Thu Apr 12 20:29:48 2018
GPGPU-Sim PTX: 267900000 instructions simulated : ctaid=(1,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3257500  inst.: 263851643 (ipc=81.0) sim_rate=93003 (inst/sec) elapsed = 0:0:47:17 / Thu Apr 12 20:29:49 2018
GPGPU-Sim PTX: 268000000 instructions simulated : ctaid=(6,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3259000  inst.: 263945833 (ipc=81.0) sim_rate=93004 (inst/sec) elapsed = 0:0:47:18 / Thu Apr 12 20:29:50 2018
GPGPU-Sim PTX: 268100000 instructions simulated : ctaid=(7,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3260000  inst.: 264004546 (ipc=81.0) sim_rate=92992 (inst/sec) elapsed = 0:0:47:19 / Thu Apr 12 20:29:51 2018
GPGPU-Sim uArch: cycles simulated: 3261000  inst.: 264065732 (ipc=81.0) sim_rate=92980 (inst/sec) elapsed = 0:0:47:20 / Thu Apr 12 20:29:52 2018
GPGPU-Sim PTX: 268200000 instructions simulated : ctaid=(1,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3262500  inst.: 264159888 (ipc=81.0) sim_rate=92981 (inst/sec) elapsed = 0:0:47:21 / Thu Apr 12 20:29:53 2018
GPGPU-Sim PTX: 268300000 instructions simulated : ctaid=(2,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3263500  inst.: 264223836 (ipc=81.0) sim_rate=92971 (inst/sec) elapsed = 0:0:47:22 / Thu Apr 12 20:29:54 2018
GPGPU-Sim uArch: cycles simulated: 3264500  inst.: 264278996 (ipc=81.0) sim_rate=92957 (inst/sec) elapsed = 0:0:47:23 / Thu Apr 12 20:29:55 2018
GPGPU-Sim PTX: 268400000 instructions simulated : ctaid=(5,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3265500  inst.: 264344142 (ipc=81.0) sim_rate=92948 (inst/sec) elapsed = 0:0:47:24 / Thu Apr 12 20:29:56 2018
GPGPU-Sim PTX: 268500000 instructions simulated : ctaid=(5,1,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3266279,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3266500  inst.: 264404784 (ipc=80.9) sim_rate=92936 (inst/sec) elapsed = 0:0:47:25 / Thu Apr 12 20:29:57 2018
GPGPU-Sim PTX: 268600000 instructions simulated : ctaid=(5,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3268000  inst.: 264492811 (ipc=80.9) sim_rate=92934 (inst/sec) elapsed = 0:0:47:26 / Thu Apr 12 20:29:58 2018
GPGPU-Sim uArch: cycles simulated: 3269000  inst.: 264560200 (ipc=80.9) sim_rate=92925 (inst/sec) elapsed = 0:0:47:27 / Thu Apr 12 20:29:59 2018
GPGPU-Sim PTX: 268700000 instructions simulated : ctaid=(2,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3270500  inst.: 264654952 (ipc=80.9) sim_rate=92926 (inst/sec) elapsed = 0:0:47:28 / Thu Apr 12 20:30:00 2018
GPGPU-Sim PTX: 268800000 instructions simulated : ctaid=(5,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3271500  inst.: 264719274 (ipc=80.9) sim_rate=92916 (inst/sec) elapsed = 0:0:47:29 / Thu Apr 12 20:30:01 2018
GPGPU-Sim PTX: 268900000 instructions simulated : ctaid=(8,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3273000  inst.: 264807868 (ipc=80.9) sim_rate=92915 (inst/sec) elapsed = 0:0:47:30 / Thu Apr 12 20:30:02 2018
GPGPU-Sim uArch: cycles simulated: 3274000  inst.: 264870490 (ipc=80.9) sim_rate=92904 (inst/sec) elapsed = 0:0:47:31 / Thu Apr 12 20:30:03 2018
GPGPU-Sim PTX: 269000000 instructions simulated : ctaid=(6,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3275000  inst.: 264939363 (ipc=80.9) sim_rate=92895 (inst/sec) elapsed = 0:0:47:32 / Thu Apr 12 20:30:04 2018
GPGPU-Sim PTX: 269100000 instructions simulated : ctaid=(0,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3276000  inst.: 264997165 (ipc=80.9) sim_rate=92883 (inst/sec) elapsed = 0:0:47:33 / Thu Apr 12 20:30:05 2018
GPGPU-Sim PTX: 269200000 instructions simulated : ctaid=(1,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3277500  inst.: 265087998 (ipc=80.9) sim_rate=92882 (inst/sec) elapsed = 0:0:47:34 / Thu Apr 12 20:30:06 2018
GPGPU-Sim uArch: cycles simulated: 3278500  inst.: 265143460 (ipc=80.9) sim_rate=92869 (inst/sec) elapsed = 0:0:47:35 / Thu Apr 12 20:30:07 2018
GPGPU-Sim PTX: 269300000 instructions simulated : ctaid=(4,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3279500  inst.: 265209780 (ipc=80.9) sim_rate=92860 (inst/sec) elapsed = 0:0:47:36 / Thu Apr 12 20:30:08 2018
GPGPU-Sim PTX: 269400000 instructions simulated : ctaid=(8,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3281000  inst.: 265308540 (ipc=80.9) sim_rate=92862 (inst/sec) elapsed = 0:0:47:37 / Thu Apr 12 20:30:09 2018
GPGPU-Sim PTX: 269500000 instructions simulated : ctaid=(1,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3282000  inst.: 265372665 (ipc=80.9) sim_rate=92852 (inst/sec) elapsed = 0:0:47:38 / Thu Apr 12 20:30:10 2018
GPGPU-Sim uArch: cycles simulated: 3283000  inst.: 265432565 (ipc=80.9) sim_rate=92841 (inst/sec) elapsed = 0:0:47:39 / Thu Apr 12 20:30:11 2018
GPGPU-Sim PTX: 269600000 instructions simulated : ctaid=(2,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3284000  inst.: 265498974 (ipc=80.8) sim_rate=92831 (inst/sec) elapsed = 0:0:47:40 / Thu Apr 12 20:30:12 2018
GPGPU-Sim PTX: 269700000 instructions simulated : ctaid=(3,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3285000  inst.: 265562516 (ipc=80.8) sim_rate=92821 (inst/sec) elapsed = 0:0:47:41 / Thu Apr 12 20:30:13 2018
GPGPU-Sim uArch: cycles simulated: 3286000  inst.: 265620880 (ipc=80.8) sim_rate=92809 (inst/sec) elapsed = 0:0:47:42 / Thu Apr 12 20:30:14 2018
GPGPU-Sim PTX: 269800000 instructions simulated : ctaid=(7,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3287000  inst.: 265686598 (ipc=80.8) sim_rate=92800 (inst/sec) elapsed = 0:0:47:43 / Thu Apr 12 20:30:15 2018
GPGPU-Sim uArch: cycles simulated: 3288000  inst.: 265751133 (ipc=80.8) sim_rate=92790 (inst/sec) elapsed = 0:0:47:44 / Thu Apr 12 20:30:16 2018
GPGPU-Sim PTX: 269900000 instructions simulated : ctaid=(3,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3289500  inst.: 265847288 (ipc=80.8) sim_rate=92791 (inst/sec) elapsed = 0:0:47:45 / Thu Apr 12 20:30:17 2018
GPGPU-Sim PTX: 270000000 instructions simulated : ctaid=(7,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3290500  inst.: 265911582 (ipc=80.8) sim_rate=92781 (inst/sec) elapsed = 0:0:47:46 / Thu Apr 12 20:30:18 2018
GPGPU-Sim PTX: 270100000 instructions simulated : ctaid=(8,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3291500  inst.: 265971826 (ipc=80.8) sim_rate=92770 (inst/sec) elapsed = 0:0:47:47 / Thu Apr 12 20:30:19 2018
GPGPU-Sim PTX: 270200000 instructions simulated : ctaid=(1,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3293000  inst.: 266061208 (ipc=80.8) sim_rate=92768 (inst/sec) elapsed = 0:0:47:48 / Thu Apr 12 20:30:20 2018
GPGPU-Sim uArch: cycles simulated: 3294000  inst.: 266122230 (ipc=80.8) sim_rate=92757 (inst/sec) elapsed = 0:0:47:49 / Thu Apr 12 20:30:21 2018
GPGPU-Sim PTX: 270300000 instructions simulated : ctaid=(6,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3295000  inst.: 266188465 (ipc=80.8) sim_rate=92748 (inst/sec) elapsed = 0:0:47:50 / Thu Apr 12 20:30:22 2018
GPGPU-Sim PTX: 270400000 instructions simulated : ctaid=(8,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3296000  inst.: 266250539 (ipc=80.8) sim_rate=92737 (inst/sec) elapsed = 0:0:47:51 / Thu Apr 12 20:30:23 2018
GPGPU-Sim PTX: 270500000 instructions simulated : ctaid=(6,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3297500  inst.: 266340227 (ipc=80.8) sim_rate=92736 (inst/sec) elapsed = 0:0:47:52 / Thu Apr 12 20:30:24 2018
GPGPU-Sim uArch: cycles simulated: 3298500  inst.: 266411171 (ipc=80.8) sim_rate=92729 (inst/sec) elapsed = 0:0:47:53 / Thu Apr 12 20:30:25 2018
GPGPU-Sim PTX: 270600000 instructions simulated : ctaid=(2,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3299500  inst.: 266477828 (ipc=80.8) sim_rate=92720 (inst/sec) elapsed = 0:0:47:54 / Thu Apr 12 20:30:26 2018
GPGPU-Sim PTX: 270700000 instructions simulated : ctaid=(8,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3301000  inst.: 266580917 (ipc=80.8) sim_rate=92723 (inst/sec) elapsed = 0:0:47:55 / Thu Apr 12 20:30:27 2018
GPGPU-Sim PTX: 270800000 instructions simulated : ctaid=(0,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3302000  inst.: 266646990 (ipc=80.8) sim_rate=92714 (inst/sec) elapsed = 0:0:47:56 / Thu Apr 12 20:30:28 2018
GPGPU-Sim uArch: cycles simulated: 3303000  inst.: 266709036 (ipc=80.7) sim_rate=92703 (inst/sec) elapsed = 0:0:47:57 / Thu Apr 12 20:30:29 2018
GPGPU-Sim PTX: 270900000 instructions simulated : ctaid=(2,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3304500  inst.: 266811271 (ipc=80.7) sim_rate=92707 (inst/sec) elapsed = 0:0:47:58 / Thu Apr 12 20:30:30 2018
GPGPU-Sim PTX: 271000000 instructions simulated : ctaid=(1,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3305500  inst.: 266877778 (ipc=80.7) sim_rate=92698 (inst/sec) elapsed = 0:0:47:59 / Thu Apr 12 20:30:31 2018
GPGPU-Sim PTX: 271100000 instructions simulated : ctaid=(7,2,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3306292,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3306500  inst.: 266941984 (ipc=80.7) sim_rate=92688 (inst/sec) elapsed = 0:0:48:00 / Thu Apr 12 20:30:32 2018
GPGPU-Sim uArch: cycles simulated: 3307500  inst.: 267012481 (ipc=80.7) sim_rate=92680 (inst/sec) elapsed = 0:0:48:01 / Thu Apr 12 20:30:33 2018
GPGPU-Sim PTX: 271200000 instructions simulated : ctaid=(6,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3309000  inst.: 267098636 (ipc=80.7) sim_rate=92678 (inst/sec) elapsed = 0:0:48:02 / Thu Apr 12 20:30:34 2018
GPGPU-Sim PTX: 271300000 instructions simulated : ctaid=(7,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3310000  inst.: 267172213 (ipc=80.7) sim_rate=92671 (inst/sec) elapsed = 0:0:48:03 / Thu Apr 12 20:30:35 2018
GPGPU-Sim PTX: 271400000 instructions simulated : ctaid=(8,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3311000  inst.: 267235977 (ipc=80.7) sim_rate=92661 (inst/sec) elapsed = 0:0:48:04 / Thu Apr 12 20:30:36 2018
GPGPU-Sim uArch: cycles simulated: 3312000  inst.: 267293700 (ipc=80.7) sim_rate=92649 (inst/sec) elapsed = 0:0:48:05 / Thu Apr 12 20:30:37 2018
GPGPU-Sim PTX: 271500000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3313000  inst.: 267357595 (ipc=80.7) sim_rate=92639 (inst/sec) elapsed = 0:0:48:06 / Thu Apr 12 20:30:38 2018
GPGPU-Sim PTX: 271600000 instructions simulated : ctaid=(5,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3314000  inst.: 267415015 (ipc=80.7) sim_rate=92627 (inst/sec) elapsed = 0:0:48:07 / Thu Apr 12 20:30:39 2018
GPGPU-Sim uArch: cycles simulated: 3315000  inst.: 267486518 (ipc=80.7) sim_rate=92619 (inst/sec) elapsed = 0:0:48:08 / Thu Apr 12 20:30:40 2018
GPGPU-Sim PTX: 271700000 instructions simulated : ctaid=(2,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3316500  inst.: 267585130 (ipc=80.7) sim_rate=92622 (inst/sec) elapsed = 0:0:48:09 / Thu Apr 12 20:30:41 2018
GPGPU-Sim PTX: 271800000 instructions simulated : ctaid=(5,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3317500  inst.: 267652136 (ipc=80.7) sim_rate=92613 (inst/sec) elapsed = 0:0:48:10 / Thu Apr 12 20:30:42 2018
GPGPU-Sim PTX: 271900000 instructions simulated : ctaid=(1,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3319000  inst.: 267731203 (ipc=80.7) sim_rate=92608 (inst/sec) elapsed = 0:0:48:11 / Thu Apr 12 20:30:43 2018
GPGPU-Sim uArch: cycles simulated: 3319500  inst.: 267764937 (ipc=80.7) sim_rate=92588 (inst/sec) elapsed = 0:0:48:12 / Thu Apr 12 20:30:44 2018
GPGPU-Sim PTX: 272000000 instructions simulated : ctaid=(2,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3321000  inst.: 267855417 (ipc=80.7) sim_rate=92587 (inst/sec) elapsed = 0:0:48:13 / Thu Apr 12 20:30:45 2018
GPGPU-Sim PTX: 272100000 instructions simulated : ctaid=(7,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3322000  inst.: 267924475 (ipc=80.7) sim_rate=92579 (inst/sec) elapsed = 0:0:48:14 / Thu Apr 12 20:30:46 2018
GPGPU-Sim uArch: cycles simulated: 3323000  inst.: 267994336 (ipc=80.6) sim_rate=92571 (inst/sec) elapsed = 0:0:48:15 / Thu Apr 12 20:30:47 2018
GPGPU-Sim PTX: 272200000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3324500  inst.: 268090557 (ipc=80.6) sim_rate=92572 (inst/sec) elapsed = 0:0:48:16 / Thu Apr 12 20:30:48 2018
GPGPU-Sim PTX: 272300000 instructions simulated : ctaid=(5,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3325500  inst.: 268151873 (ipc=80.6) sim_rate=92561 (inst/sec) elapsed = 0:0:48:17 / Thu Apr 12 20:30:49 2018
GPGPU-Sim PTX: 272400000 instructions simulated : ctaid=(0,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3326500  inst.: 268213700 (ipc=80.6) sim_rate=92551 (inst/sec) elapsed = 0:0:48:18 / Thu Apr 12 20:30:50 2018
GPGPU-Sim PTX: 272500000 instructions simulated : ctaid=(4,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3327500  inst.: 268293279 (ipc=80.6) sim_rate=92546 (inst/sec) elapsed = 0:0:48:19 / Thu Apr 12 20:30:51 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3328250,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3328500  inst.: 268361153 (ipc=80.6) sim_rate=92538 (inst/sec) elapsed = 0:0:48:20 / Thu Apr 12 20:30:52 2018
GPGPU-Sim PTX: 272600000 instructions simulated : ctaid=(8,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3330000  inst.: 268460938 (ipc=80.6) sim_rate=92540 (inst/sec) elapsed = 0:0:48:21 / Thu Apr 12 20:30:53 2018
GPGPU-Sim PTX: 272700000 instructions simulated : ctaid=(2,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3331000  inst.: 268528617 (ipc=80.6) sim_rate=92532 (inst/sec) elapsed = 0:0:48:22 / Thu Apr 12 20:30:54 2018
GPGPU-Sim PTX: 272800000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3332000  inst.: 268598367 (ipc=80.6) sim_rate=92524 (inst/sec) elapsed = 0:0:48:23 / Thu Apr 12 20:30:55 2018
GPGPU-Sim PTX: 272900000 instructions simulated : ctaid=(2,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3333500  inst.: 268706446 (ipc=80.6) sim_rate=92529 (inst/sec) elapsed = 0:0:48:24 / Thu Apr 12 20:30:56 2018
GPGPU-Sim uArch: cycles simulated: 3334500  inst.: 268773467 (ipc=80.6) sim_rate=92520 (inst/sec) elapsed = 0:0:48:25 / Thu Apr 12 20:30:57 2018
GPGPU-Sim PTX: 273000000 instructions simulated : ctaid=(3,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3335500  inst.: 268839663 (ipc=80.6) sim_rate=92511 (inst/sec) elapsed = 0:0:48:26 / Thu Apr 12 20:30:58 2018
GPGPU-Sim PTX: 273100000 instructions simulated : ctaid=(5,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3337000  inst.: 268939142 (ipc=80.6) sim_rate=92514 (inst/sec) elapsed = 0:0:48:27 / Thu Apr 12 20:30:59 2018
GPGPU-Sim PTX: 273200000 instructions simulated : ctaid=(5,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3338000  inst.: 269003191 (ipc=80.6) sim_rate=92504 (inst/sec) elapsed = 0:0:48:28 / Thu Apr 12 20:31:00 2018
GPGPU-Sim PTX: 273300000 instructions simulated : ctaid=(7,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3339500  inst.: 269101788 (ipc=80.6) sim_rate=92506 (inst/sec) elapsed = 0:0:48:29 / Thu Apr 12 20:31:01 2018
GPGPU-Sim uArch: cycles simulated: 3340500  inst.: 269163759 (ipc=80.6) sim_rate=92496 (inst/sec) elapsed = 0:0:48:30 / Thu Apr 12 20:31:02 2018
GPGPU-Sim PTX: 273400000 instructions simulated : ctaid=(1,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3341500  inst.: 269226728 (ipc=80.6) sim_rate=92485 (inst/sec) elapsed = 0:0:48:31 / Thu Apr 12 20:31:03 2018
GPGPU-Sim PTX: 273500000 instructions simulated : ctaid=(6,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3342500  inst.: 269291056 (ipc=80.6) sim_rate=92476 (inst/sec) elapsed = 0:0:48:32 / Thu Apr 12 20:31:04 2018
GPGPU-Sim PTX: 273600000 instructions simulated : ctaid=(1,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3344000  inst.: 269396462 (ipc=80.6) sim_rate=92480 (inst/sec) elapsed = 0:0:48:33 / Thu Apr 12 20:31:05 2018
GPGPU-Sim uArch: cycles simulated: 3345000  inst.: 269458712 (ipc=80.6) sim_rate=92470 (inst/sec) elapsed = 0:0:48:34 / Thu Apr 12 20:31:06 2018
GPGPU-Sim PTX: 273700000 instructions simulated : ctaid=(4,3,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3346485,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3346500  inst.: 269544114 (ipc=80.5) sim_rate=92467 (inst/sec) elapsed = 0:0:48:35 / Thu Apr 12 20:31:07 2018
GPGPU-Sim PTX: 273800000 instructions simulated : ctaid=(1,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3347500  inst.: 269608706 (ipc=80.5) sim_rate=92458 (inst/sec) elapsed = 0:0:48:36 / Thu Apr 12 20:31:08 2018
GPGPU-Sim PTX: 273900000 instructions simulated : ctaid=(3,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3349000  inst.: 269703572 (ipc=80.5) sim_rate=92459 (inst/sec) elapsed = 0:0:48:37 / Thu Apr 12 20:31:09 2018
GPGPU-Sim PTX: 274000000 instructions simulated : ctaid=(3,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3350500  inst.: 269806112 (ipc=80.5) sim_rate=92462 (inst/sec) elapsed = 0:0:48:38 / Thu Apr 12 20:31:10 2018
GPGPU-Sim PTX: 274100000 instructions simulated : ctaid=(4,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3351500  inst.: 269866940 (ipc=80.5) sim_rate=92451 (inst/sec) elapsed = 0:0:48:39 / Thu Apr 12 20:31:11 2018
GPGPU-Sim PTX: 274200000 instructions simulated : ctaid=(3,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3353000  inst.: 269952079 (ipc=80.5) sim_rate=92449 (inst/sec) elapsed = 0:0:48:40 / Thu Apr 12 20:31:12 2018
GPGPU-Sim uArch: cycles simulated: 3354000  inst.: 270028474 (ipc=80.5) sim_rate=92443 (inst/sec) elapsed = 0:0:48:41 / Thu Apr 12 20:31:13 2018
GPGPU-Sim PTX: 274300000 instructions simulated : ctaid=(1,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3355000  inst.: 270091487 (ipc=80.5) sim_rate=92433 (inst/sec) elapsed = 0:0:48:42 / Thu Apr 12 20:31:14 2018
GPGPU-Sim PTX: 274400000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3356500  inst.: 270186281 (ipc=80.5) sim_rate=92434 (inst/sec) elapsed = 0:0:48:43 / Thu Apr 12 20:31:15 2018
GPGPU-Sim PTX: 274500000 instructions simulated : ctaid=(7,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3357500  inst.: 270246931 (ipc=80.5) sim_rate=92423 (inst/sec) elapsed = 0:0:48:44 / Thu Apr 12 20:31:16 2018
GPGPU-Sim uArch: cycles simulated: 3358500  inst.: 270322488 (ipc=80.5) sim_rate=92417 (inst/sec) elapsed = 0:0:48:45 / Thu Apr 12 20:31:17 2018
GPGPU-Sim PTX: 274600000 instructions simulated : ctaid=(4,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3360000  inst.: 270408320 (ipc=80.5) sim_rate=92415 (inst/sec) elapsed = 0:0:48:46 / Thu Apr 12 20:31:18 2018
GPGPU-Sim PTX: 274700000 instructions simulated : ctaid=(7,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3361000  inst.: 270484791 (ipc=80.5) sim_rate=92410 (inst/sec) elapsed = 0:0:48:47 / Thu Apr 12 20:31:19 2018
GPGPU-Sim PTX: 274800000 instructions simulated : ctaid=(7,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3362000  inst.: 270548505 (ipc=80.5) sim_rate=92400 (inst/sec) elapsed = 0:0:48:48 / Thu Apr 12 20:31:20 2018
GPGPU-Sim PTX: 274900000 instructions simulated : ctaid=(4,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3363500  inst.: 270643560 (ipc=80.5) sim_rate=92401 (inst/sec) elapsed = 0:0:48:49 / Thu Apr 12 20:31:21 2018
GPGPU-Sim uArch: cycles simulated: 3364500  inst.: 270712849 (ipc=80.5) sim_rate=92393 (inst/sec) elapsed = 0:0:48:50 / Thu Apr 12 20:31:22 2018
GPGPU-Sim PTX: 275000000 instructions simulated : ctaid=(2,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3366000  inst.: 270803890 (ipc=80.5) sim_rate=92393 (inst/sec) elapsed = 0:0:48:51 / Thu Apr 12 20:31:23 2018
GPGPU-Sim PTX: 275100000 instructions simulated : ctaid=(5,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3367000  inst.: 270863107 (ipc=80.4) sim_rate=92381 (inst/sec) elapsed = 0:0:48:52 / Thu Apr 12 20:31:24 2018
GPGPU-Sim PTX: 275200000 instructions simulated : ctaid=(4,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3368000  inst.: 270928038 (ipc=80.4) sim_rate=92372 (inst/sec) elapsed = 0:0:48:53 / Thu Apr 12 20:31:25 2018
GPGPU-Sim uArch: cycles simulated: 3369000  inst.: 270990074 (ipc=80.4) sim_rate=92361 (inst/sec) elapsed = 0:0:48:54 / Thu Apr 12 20:31:26 2018
GPGPU-Sim PTX: 275300000 instructions simulated : ctaid=(3,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3370000  inst.: 271052835 (ipc=80.4) sim_rate=92351 (inst/sec) elapsed = 0:0:48:55 / Thu Apr 12 20:31:27 2018
GPGPU-Sim PTX: 275400000 instructions simulated : ctaid=(0,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3371500  inst.: 271148992 (ipc=80.4) sim_rate=92353 (inst/sec) elapsed = 0:0:48:56 / Thu Apr 12 20:31:28 2018
GPGPU-Sim uArch: cycles simulated: 3372500  inst.: 271214547 (ipc=80.4) sim_rate=92344 (inst/sec) elapsed = 0:0:48:57 / Thu Apr 12 20:31:29 2018
GPGPU-Sim PTX: 275500000 instructions simulated : ctaid=(1,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3374000  inst.: 271311272 (ipc=80.4) sim_rate=92345 (inst/sec) elapsed = 0:0:48:58 / Thu Apr 12 20:31:30 2018
GPGPU-Sim PTX: 275600000 instructions simulated : ctaid=(3,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3375000  inst.: 271374799 (ipc=80.4) sim_rate=92335 (inst/sec) elapsed = 0:0:48:59 / Thu Apr 12 20:31:31 2018
GPGPU-Sim PTX: 275700000 instructions simulated : ctaid=(4,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3376500  inst.: 271473152 (ipc=80.4) sim_rate=92337 (inst/sec) elapsed = 0:0:49:00 / Thu Apr 12 20:31:32 2018
GPGPU-Sim PTX: 275800000 instructions simulated : ctaid=(1,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3377500  inst.: 271537777 (ipc=80.4) sim_rate=92328 (inst/sec) elapsed = 0:0:49:01 / Thu Apr 12 20:31:33 2018
GPGPU-Sim uArch: cycles simulated: 3378500  inst.: 271598221 (ipc=80.4) sim_rate=92317 (inst/sec) elapsed = 0:0:49:02 / Thu Apr 12 20:31:34 2018
GPGPU-Sim PTX: 275900000 instructions simulated : ctaid=(6,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3380000  inst.: 271692065 (ipc=80.4) sim_rate=92318 (inst/sec) elapsed = 0:0:49:03 / Thu Apr 12 20:31:35 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3380085,0), 3 CTAs running
GPGPU-Sim PTX: 276000000 instructions simulated : ctaid=(5,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3381000  inst.: 271752156 (ipc=80.4) sim_rate=92307 (inst/sec) elapsed = 0:0:49:04 / Thu Apr 12 20:31:36 2018
GPGPU-Sim PTX: 276100000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3382000  inst.: 271810850 (ipc=80.4) sim_rate=92295 (inst/sec) elapsed = 0:0:49:05 / Thu Apr 12 20:31:37 2018
GPGPU-Sim uArch: cycles simulated: 3383000  inst.: 271866733 (ipc=80.4) sim_rate=92283 (inst/sec) elapsed = 0:0:49:06 / Thu Apr 12 20:31:38 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3383097,0), 2 CTAs running
GPGPU-Sim PTX: 276200000 instructions simulated : ctaid=(3,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3384000  inst.: 271921055 (ipc=80.4) sim_rate=92270 (inst/sec) elapsed = 0:0:49:07 / Thu Apr 12 20:31:39 2018
GPGPU-Sim uArch: cycles simulated: 3385000  inst.: 271989190 (ipc=80.4) sim_rate=92262 (inst/sec) elapsed = 0:0:49:08 / Thu Apr 12 20:31:40 2018
GPGPU-Sim PTX: 276300000 instructions simulated : ctaid=(2,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3386000  inst.: 272054079 (ipc=80.3) sim_rate=92252 (inst/sec) elapsed = 0:0:49:09 / Thu Apr 12 20:31:41 2018
GPGPU-Sim PTX: 276400000 instructions simulated : ctaid=(5,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3387000  inst.: 272110498 (ipc=80.3) sim_rate=92240 (inst/sec) elapsed = 0:0:49:10 / Thu Apr 12 20:31:42 2018
GPGPU-Sim PTX: 276500000 instructions simulated : ctaid=(1,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3388500  inst.: 272197058 (ipc=80.3) sim_rate=92238 (inst/sec) elapsed = 0:0:49:11 / Thu Apr 12 20:31:43 2018
GPGPU-Sim uArch: cycles simulated: 3389500  inst.: 272257526 (ipc=80.3) sim_rate=92228 (inst/sec) elapsed = 0:0:49:12 / Thu Apr 12 20:31:44 2018
GPGPU-Sim PTX: 276600000 instructions simulated : ctaid=(8,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3391000  inst.: 272347882 (ipc=80.3) sim_rate=92227 (inst/sec) elapsed = 0:0:49:13 / Thu Apr 12 20:31:45 2018
GPGPU-Sim PTX: 276700000 instructions simulated : ctaid=(1,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3392000  inst.: 272416255 (ipc=80.3) sim_rate=92219 (inst/sec) elapsed = 0:0:49:14 / Thu Apr 12 20:31:46 2018
GPGPU-Sim uArch: cycles simulated: 3393000  inst.: 272482890 (ipc=80.3) sim_rate=92210 (inst/sec) elapsed = 0:0:49:15 / Thu Apr 12 20:31:47 2018
GPGPU-Sim PTX: 276800000 instructions simulated : ctaid=(7,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3394500  inst.: 272573431 (ipc=80.3) sim_rate=92210 (inst/sec) elapsed = 0:0:49:16 / Thu Apr 12 20:31:48 2018
GPGPU-Sim PTX: 276900000 instructions simulated : ctaid=(3,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3395500  inst.: 272630871 (ipc=80.3) sim_rate=92198 (inst/sec) elapsed = 0:0:49:17 / Thu Apr 12 20:31:49 2018
GPGPU-Sim PTX: 277000000 instructions simulated : ctaid=(1,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3396500  inst.: 272684637 (ipc=80.3) sim_rate=92185 (inst/sec) elapsed = 0:0:49:18 / Thu Apr 12 20:31:50 2018
GPGPU-Sim uArch: cycles simulated: 3398000  inst.: 272769985 (ipc=80.3) sim_rate=92183 (inst/sec) elapsed = 0:0:49:19 / Thu Apr 12 20:31:51 2018
GPGPU-Sim PTX: 277100000 instructions simulated : ctaid=(4,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3399000  inst.: 272826073 (ipc=80.3) sim_rate=92170 (inst/sec) elapsed = 0:0:49:20 / Thu Apr 12 20:31:52 2018
GPGPU-Sim PTX: 277200000 instructions simulated : ctaid=(3,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3400500  inst.: 272917122 (ipc=80.3) sim_rate=92170 (inst/sec) elapsed = 0:0:49:21 / Thu Apr 12 20:31:53 2018
GPGPU-Sim uArch: cycles simulated: 3401500  inst.: 272968286 (ipc=80.2) sim_rate=92156 (inst/sec) elapsed = 0:0:49:22 / Thu Apr 12 20:31:54 2018
GPGPU-Sim PTX: 277300000 instructions simulated : ctaid=(4,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3402500  inst.: 273030268 (ipc=80.2) sim_rate=92146 (inst/sec) elapsed = 0:0:49:23 / Thu Apr 12 20:31:55 2018
GPGPU-Sim PTX: 277400000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3404000  inst.: 273112924 (ipc=80.2) sim_rate=92143 (inst/sec) elapsed = 0:0:49:24 / Thu Apr 12 20:31:56 2018
GPGPU-Sim PTX: 277500000 instructions simulated : ctaid=(8,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3405000  inst.: 273173137 (ipc=80.2) sim_rate=92132 (inst/sec) elapsed = 0:0:49:25 / Thu Apr 12 20:31:57 2018
GPGPU-Sim uArch: cycles simulated: 3406500  inst.: 273255868 (ipc=80.2) sim_rate=92129 (inst/sec) elapsed = 0:0:49:26 / Thu Apr 12 20:31:58 2018
GPGPU-Sim PTX: 277600000 instructions simulated : ctaid=(8,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3408000  inst.: 273333718 (ipc=80.2) sim_rate=92124 (inst/sec) elapsed = 0:0:49:27 / Thu Apr 12 20:31:59 2018
GPGPU-Sim PTX: 277700000 instructions simulated : ctaid=(1,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3409000  inst.: 273398780 (ipc=80.2) sim_rate=92115 (inst/sec) elapsed = 0:0:49:28 / Thu Apr 12 20:32:00 2018
GPGPU-Sim uArch: cycles simulated: 3410000  inst.: 273456156 (ipc=80.2) sim_rate=92103 (inst/sec) elapsed = 0:0:49:29 / Thu Apr 12 20:32:01 2018
GPGPU-Sim PTX: 277800000 instructions simulated : ctaid=(2,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3411500  inst.: 273543361 (ipc=80.2) sim_rate=92102 (inst/sec) elapsed = 0:0:49:30 / Thu Apr 12 20:32:02 2018
GPGPU-Sim PTX: 277900000 instructions simulated : ctaid=(6,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3412500  inst.: 273599877 (ipc=80.2) sim_rate=92090 (inst/sec) elapsed = 0:0:49:31 / Thu Apr 12 20:32:03 2018
GPGPU-Sim PTX: 278000000 instructions simulated : ctaid=(2,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3414000  inst.: 273683216 (ipc=80.2) sim_rate=92087 (inst/sec) elapsed = 0:0:49:32 / Thu Apr 12 20:32:04 2018
GPGPU-Sim uArch: cycles simulated: 3415000  inst.: 273741411 (ipc=80.2) sim_rate=92075 (inst/sec) elapsed = 0:0:49:33 / Thu Apr 12 20:32:05 2018
GPGPU-Sim PTX: 278100000 instructions simulated : ctaid=(6,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3416500  inst.: 273820826 (ipc=80.1) sim_rate=92071 (inst/sec) elapsed = 0:0:49:34 / Thu Apr 12 20:32:06 2018
GPGPU-Sim PTX: 278200000 instructions simulated : ctaid=(4,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3417500  inst.: 273886070 (ipc=80.1) sim_rate=92062 (inst/sec) elapsed = 0:0:49:35 / Thu Apr 12 20:32:07 2018
GPGPU-Sim uArch: cycles simulated: 3418500  inst.: 273948342 (ipc=80.1) sim_rate=92052 (inst/sec) elapsed = 0:0:49:36 / Thu Apr 12 20:32:08 2018
GPGPU-Sim PTX: 278300000 instructions simulated : ctaid=(4,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3420000  inst.: 274038361 (ipc=80.1) sim_rate=92051 (inst/sec) elapsed = 0:0:49:37 / Thu Apr 12 20:32:09 2018
GPGPU-Sim PTX: 278400000 instructions simulated : ctaid=(1,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3421000  inst.: 274083649 (ipc=80.1) sim_rate=92036 (inst/sec) elapsed = 0:0:49:38 / Thu Apr 12 20:32:10 2018
GPGPU-Sim PTX: 278500000 instructions simulated : ctaid=(1,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3422500  inst.: 274173313 (ipc=80.1) sim_rate=92035 (inst/sec) elapsed = 0:0:49:39 / Thu Apr 12 20:32:11 2018
GPGPU-Sim PTX: 278600000 instructions simulated : ctaid=(4,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3424000  inst.: 274255066 (ipc=80.1) sim_rate=92031 (inst/sec) elapsed = 0:0:49:40 / Thu Apr 12 20:32:12 2018
GPGPU-Sim uArch: cycles simulated: 3425000  inst.: 274314772 (ipc=80.1) sim_rate=92021 (inst/sec) elapsed = 0:0:49:41 / Thu Apr 12 20:32:13 2018
GPGPU-Sim PTX: 278700000 instructions simulated : ctaid=(2,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3426000  inst.: 274372453 (ipc=80.1) sim_rate=92009 (inst/sec) elapsed = 0:0:49:42 / Thu Apr 12 20:32:14 2018
GPGPU-Sim PTX: 278800000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3427500  inst.: 274459062 (ipc=80.1) sim_rate=92007 (inst/sec) elapsed = 0:0:49:43 / Thu Apr 12 20:32:15 2018
GPGPU-Sim uArch: cycles simulated: 3428500  inst.: 274516870 (ipc=80.1) sim_rate=91996 (inst/sec) elapsed = 0:0:49:44 / Thu Apr 12 20:32:16 2018
GPGPU-Sim PTX: 278900000 instructions simulated : ctaid=(5,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3430000  inst.: 274587555 (ipc=80.1) sim_rate=91989 (inst/sec) elapsed = 0:0:49:45 / Thu Apr 12 20:32:17 2018
GPGPU-Sim PTX: 279000000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3431000  inst.: 274646226 (ipc=80.0) sim_rate=91977 (inst/sec) elapsed = 0:0:49:46 / Thu Apr 12 20:32:18 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3431975,0), 4 CTAs running
GPGPU-Sim PTX: 279100000 instructions simulated : ctaid=(4,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3432500  inst.: 274736083 (ipc=80.0) sim_rate=91977 (inst/sec) elapsed = 0:0:49:47 / Thu Apr 12 20:32:19 2018
GPGPU-Sim uArch: cycles simulated: 3433500  inst.: 274799158 (ipc=80.0) sim_rate=91967 (inst/sec) elapsed = 0:0:49:48 / Thu Apr 12 20:32:20 2018
GPGPU-Sim PTX: 279200000 instructions simulated : ctaid=(6,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3434500  inst.: 274851956 (ipc=80.0) sim_rate=91954 (inst/sec) elapsed = 0:0:49:49 / Thu Apr 12 20:32:21 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3435035,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3435500  inst.: 274911694 (ipc=80.0) sim_rate=91943 (inst/sec) elapsed = 0:0:49:50 / Thu Apr 12 20:32:22 2018
GPGPU-Sim PTX: 279300000 instructions simulated : ctaid=(6,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3437000  inst.: 274996305 (ipc=80.0) sim_rate=91941 (inst/sec) elapsed = 0:0:49:51 / Thu Apr 12 20:32:23 2018
GPGPU-Sim PTX: 279400000 instructions simulated : ctaid=(4,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3438000  inst.: 275048952 (ipc=80.0) sim_rate=91928 (inst/sec) elapsed = 0:0:49:52 / Thu Apr 12 20:32:24 2018
GPGPU-Sim PTX: 279500000 instructions simulated : ctaid=(7,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3439500  inst.: 275131376 (ipc=80.0) sim_rate=91924 (inst/sec) elapsed = 0:0:49:53 / Thu Apr 12 20:32:25 2018
GPGPU-Sim uArch: cycles simulated: 3440500  inst.: 275192664 (ipc=80.0) sim_rate=91914 (inst/sec) elapsed = 0:0:49:54 / Thu Apr 12 20:32:26 2018
GPGPU-Sim PTX: 279600000 instructions simulated : ctaid=(1,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3442000  inst.: 275271881 (ipc=80.0) sim_rate=91910 (inst/sec) elapsed = 0:0:49:55 / Thu Apr 12 20:32:27 2018
GPGPU-Sim PTX: 279700000 instructions simulated : ctaid=(7,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3443500  inst.: 275351545 (ipc=80.0) sim_rate=91906 (inst/sec) elapsed = 0:0:49:56 / Thu Apr 12 20:32:28 2018
GPGPU-Sim uArch: cycles simulated: 3444500  inst.: 275401565 (ipc=80.0) sim_rate=91892 (inst/sec) elapsed = 0:0:49:57 / Thu Apr 12 20:32:29 2018
GPGPU-Sim PTX: 279800000 instructions simulated : ctaid=(2,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3446000  inst.: 275479695 (ipc=79.9) sim_rate=91887 (inst/sec) elapsed = 0:0:49:58 / Thu Apr 12 20:32:30 2018
GPGPU-Sim PTX: 279900000 instructions simulated : ctaid=(7,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3447000  inst.: 275530033 (ipc=79.9) sim_rate=91873 (inst/sec) elapsed = 0:0:49:59 / Thu Apr 12 20:32:31 2018
GPGPU-Sim PTX: 280000000 instructions simulated : ctaid=(2,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3448500  inst.: 275616967 (ipc=79.9) sim_rate=91872 (inst/sec) elapsed = 0:0:50:00 / Thu Apr 12 20:32:32 2018
GPGPU-Sim uArch: cycles simulated: 3449500  inst.: 275672348 (ipc=79.9) sim_rate=91860 (inst/sec) elapsed = 0:0:50:01 / Thu Apr 12 20:32:33 2018
GPGPU-Sim PTX: 280100000 instructions simulated : ctaid=(2,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3451000  inst.: 275751381 (ipc=79.9) sim_rate=91855 (inst/sec) elapsed = 0:0:50:02 / Thu Apr 12 20:32:34 2018
GPGPU-Sim PTX: 280200000 instructions simulated : ctaid=(2,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3452000  inst.: 275807387 (ipc=79.9) sim_rate=91843 (inst/sec) elapsed = 0:0:50:03 / Thu Apr 12 20:32:35 2018
GPGPU-Sim uArch: cycles simulated: 3453000  inst.: 275862655 (ipc=79.9) sim_rate=91831 (inst/sec) elapsed = 0:0:50:04 / Thu Apr 12 20:32:36 2018
GPGPU-Sim PTX: 280300000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3454000  inst.: 275914235 (ipc=79.9) sim_rate=91818 (inst/sec) elapsed = 0:0:50:05 / Thu Apr 12 20:32:37 2018
GPGPU-Sim uArch: cycles simulated: 3455000  inst.: 275971839 (ipc=79.9) sim_rate=91806 (inst/sec) elapsed = 0:0:50:06 / Thu Apr 12 20:32:38 2018
GPGPU-Sim PTX: 280400000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3456500  inst.: 276055539 (ipc=79.9) sim_rate=91804 (inst/sec) elapsed = 0:0:50:07 / Thu Apr 12 20:32:39 2018
GPGPU-Sim PTX: 280500000 instructions simulated : ctaid=(7,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3457500  inst.: 276110712 (ipc=79.9) sim_rate=91792 (inst/sec) elapsed = 0:0:50:08 / Thu Apr 12 20:32:40 2018
GPGPU-Sim PTX: 280600000 instructions simulated : ctaid=(6,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3459000  inst.: 276196585 (ipc=79.8) sim_rate=91790 (inst/sec) elapsed = 0:0:50:09 / Thu Apr 12 20:32:41 2018
GPGPU-Sim uArch: cycles simulated: 3460000  inst.: 276255954 (ipc=79.8) sim_rate=91779 (inst/sec) elapsed = 0:0:50:10 / Thu Apr 12 20:32:42 2018
GPGPU-Sim PTX: 280700000 instructions simulated : ctaid=(2,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3461500  inst.: 276330192 (ipc=79.8) sim_rate=91773 (inst/sec) elapsed = 0:0:50:11 / Thu Apr 12 20:32:43 2018
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3461574,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3462500  inst.: 276382329 (ipc=79.8) sim_rate=91760 (inst/sec) elapsed = 0:0:50:12 / Thu Apr 12 20:32:44 2018
GPGPU-Sim PTX: 280800000 instructions simulated : ctaid=(5,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3463500  inst.: 276435925 (ipc=79.8) sim_rate=91747 (inst/sec) elapsed = 0:0:50:13 / Thu Apr 12 20:32:45 2018
GPGPU-Sim PTX: 280900000 instructions simulated : ctaid=(6,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3465000  inst.: 276518372 (ipc=79.8) sim_rate=91744 (inst/sec) elapsed = 0:0:50:14 / Thu Apr 12 20:32:46 2018
GPGPU-Sim PTX: 281000000 instructions simulated : ctaid=(2,6,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3466458,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3466500  inst.: 276600305 (ipc=79.8) sim_rate=91741 (inst/sec) elapsed = 0:0:50:15 / Thu Apr 12 20:32:47 2018
GPGPU-Sim uArch: cycles simulated: 3467500  inst.: 276649925 (ipc=79.8) sim_rate=91727 (inst/sec) elapsed = 0:0:50:16 / Thu Apr 12 20:32:48 2018
GPGPU-Sim PTX: 281100000 instructions simulated : ctaid=(6,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3469000  inst.: 276723407 (ipc=79.8) sim_rate=91721 (inst/sec) elapsed = 0:0:50:17 / Thu Apr 12 20:32:49 2018
GPGPU-Sim uArch: cycles simulated: 3470000  inst.: 276774012 (ipc=79.8) sim_rate=91707 (inst/sec) elapsed = 0:0:50:18 / Thu Apr 12 20:32:50 2018
GPGPU-Sim PTX: 281200000 instructions simulated : ctaid=(1,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3471500  inst.: 276846928 (ipc=79.7) sim_rate=91701 (inst/sec) elapsed = 0:0:50:19 / Thu Apr 12 20:32:51 2018
GPGPU-Sim PTX: 281300000 instructions simulated : ctaid=(8,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3473000  inst.: 276923843 (ipc=79.7) sim_rate=91696 (inst/sec) elapsed = 0:0:50:20 / Thu Apr 12 20:32:52 2018
GPGPU-Sim PTX: 281400000 instructions simulated : ctaid=(1,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3474000  inst.: 276981611 (ipc=79.7) sim_rate=91685 (inst/sec) elapsed = 0:0:50:21 / Thu Apr 12 20:32:53 2018
GPGPU-Sim uArch: cycles simulated: 3475500  inst.: 277059362 (ipc=79.7) sim_rate=91680 (inst/sec) elapsed = 0:0:50:22 / Thu Apr 12 20:32:54 2018
GPGPU-Sim PTX: 281500000 instructions simulated : ctaid=(8,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3476500  inst.: 277107612 (ipc=79.7) sim_rate=91666 (inst/sec) elapsed = 0:0:50:23 / Thu Apr 12 20:32:55 2018
GPGPU-Sim PTX: 281600000 instructions simulated : ctaid=(8,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3478000  inst.: 277181293 (ipc=79.7) sim_rate=91660 (inst/sec) elapsed = 0:0:50:24 / Thu Apr 12 20:32:56 2018
GPGPU-Sim uArch: cycles simulated: 3479000  inst.: 277231057 (ipc=79.7) sim_rate=91646 (inst/sec) elapsed = 0:0:50:25 / Thu Apr 12 20:32:57 2018
GPGPU-Sim PTX: 281700000 instructions simulated : ctaid=(6,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3480500  inst.: 277312959 (ipc=79.7) sim_rate=91643 (inst/sec) elapsed = 0:0:50:26 / Thu Apr 12 20:32:58 2018
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3480783,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3481500  inst.: 277362843 (ipc=79.7) sim_rate=91629 (inst/sec) elapsed = 0:0:50:27 / Thu Apr 12 20:32:59 2018
GPGPU-Sim PTX: 281800000 instructions simulated : ctaid=(5,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3483000  inst.: 277441930 (ipc=79.7) sim_rate=91625 (inst/sec) elapsed = 0:0:50:28 / Thu Apr 12 20:33:00 2018
GPGPU-Sim PTX: 281900000 instructions simulated : ctaid=(3,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3484000  inst.: 277491204 (ipc=79.6) sim_rate=91611 (inst/sec) elapsed = 0:0:50:29 / Thu Apr 12 20:33:01 2018
GPGPU-Sim uArch: cycles simulated: 3485000  inst.: 277542717 (ipc=79.6) sim_rate=91598 (inst/sec) elapsed = 0:0:50:30 / Thu Apr 12 20:33:02 2018
GPGPU-Sim PTX: 282000000 instructions simulated : ctaid=(3,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3486500  inst.: 277615494 (ipc=79.6) sim_rate=91592 (inst/sec) elapsed = 0:0:50:31 / Thu Apr 12 20:33:03 2018
GPGPU-Sim PTX: 282100000 instructions simulated : ctaid=(2,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3487500  inst.: 277662964 (ipc=79.6) sim_rate=91577 (inst/sec) elapsed = 0:0:50:32 / Thu Apr 12 20:33:04 2018
GPGPU-Sim uArch: cycles simulated: 3489000  inst.: 277737468 (ipc=79.6) sim_rate=91571 (inst/sec) elapsed = 0:0:50:33 / Thu Apr 12 20:33:05 2018
GPGPU-Sim PTX: 282200000 instructions simulated : ctaid=(7,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3490000  inst.: 277787539 (ipc=79.6) sim_rate=91558 (inst/sec) elapsed = 0:0:50:34 / Thu Apr 12 20:33:06 2018
GPGPU-Sim PTX: 282300000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3491500  inst.: 277867097 (ipc=79.6) sim_rate=91554 (inst/sec) elapsed = 0:0:50:35 / Thu Apr 12 20:33:07 2018
GPGPU-Sim uArch: cycles simulated: 3492500  inst.: 277920754 (ipc=79.6) sim_rate=91541 (inst/sec) elapsed = 0:0:50:36 / Thu Apr 12 20:33:08 2018
GPGPU-Sim PTX: 282400000 instructions simulated : ctaid=(2,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3493500  inst.: 277968312 (ipc=79.6) sim_rate=91527 (inst/sec) elapsed = 0:0:50:37 / Thu Apr 12 20:33:09 2018
GPGPU-Sim uArch: cycles simulated: 3495000  inst.: 278045646 (ipc=79.6) sim_rate=91522 (inst/sec) elapsed = 0:0:50:38 / Thu Apr 12 20:33:10 2018
GPGPU-Sim PTX: 282500000 instructions simulated : ctaid=(4,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3496000  inst.: 278095761 (ipc=79.5) sim_rate=91508 (inst/sec) elapsed = 0:0:50:39 / Thu Apr 12 20:33:11 2018
GPGPU-Sim PTX: 282600000 instructions simulated : ctaid=(8,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3497500  inst.: 278170668 (ipc=79.5) sim_rate=91503 (inst/sec) elapsed = 0:0:50:40 / Thu Apr 12 20:33:12 2018
GPGPU-Sim uArch: cycles simulated: 3498500  inst.: 278224926 (ipc=79.5) sim_rate=91491 (inst/sec) elapsed = 0:0:50:41 / Thu Apr 12 20:33:13 2018
GPGPU-Sim PTX: 282700000 instructions simulated : ctaid=(6,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3500000  inst.: 278295919 (ipc=79.5) sim_rate=91484 (inst/sec) elapsed = 0:0:50:42 / Thu Apr 12 20:33:14 2018
GPGPU-Sim PTX: 282800000 instructions simulated : ctaid=(2,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3501500  inst.: 278372796 (ipc=79.5) sim_rate=91479 (inst/sec) elapsed = 0:0:50:43 / Thu Apr 12 20:33:15 2018
GPGPU-Sim uArch: cycles simulated: 3502500  inst.: 278427524 (ipc=79.5) sim_rate=91467 (inst/sec) elapsed = 0:0:50:44 / Thu Apr 12 20:33:16 2018
GPGPU-Sim PTX: 282900000 instructions simulated : ctaid=(8,3,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3503471,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3504000  inst.: 278506669 (ipc=79.5) sim_rate=91463 (inst/sec) elapsed = 0:0:50:45 / Thu Apr 12 20:33:17 2018
GPGPU-Sim PTX: 283000000 instructions simulated : ctaid=(6,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3505500  inst.: 278580351 (ipc=79.5) sim_rate=91457 (inst/sec) elapsed = 0:0:50:46 / Thu Apr 12 20:33:18 2018
GPGPU-Sim uArch: cycles simulated: 3506500  inst.: 278629993 (ipc=79.5) sim_rate=91444 (inst/sec) elapsed = 0:0:50:47 / Thu Apr 12 20:33:19 2018
GPGPU-Sim PTX: 283100000 instructions simulated : ctaid=(5,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3508000  inst.: 278707222 (ipc=79.4) sim_rate=91439 (inst/sec) elapsed = 0:0:50:48 / Thu Apr 12 20:33:20 2018
GPGPU-Sim PTX: 283200000 instructions simulated : ctaid=(1,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3509500  inst.: 278778302 (ipc=79.4) sim_rate=91432 (inst/sec) elapsed = 0:0:50:49 / Thu Apr 12 20:33:21 2018
GPGPU-Sim uArch: cycles simulated: 3510500  inst.: 278825305 (ipc=79.4) sim_rate=91418 (inst/sec) elapsed = 0:0:50:50 / Thu Apr 12 20:33:22 2018
GPGPU-Sim PTX: 283300000 instructions simulated : ctaid=(8,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3512000  inst.: 278902150 (ipc=79.4) sim_rate=91413 (inst/sec) elapsed = 0:0:50:51 / Thu Apr 12 20:33:23 2018
GPGPU-Sim PTX: 283400000 instructions simulated : ctaid=(4,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3513000  inst.: 278952317 (ipc=79.4) sim_rate=91399 (inst/sec) elapsed = 0:0:50:52 / Thu Apr 12 20:33:24 2018
GPGPU-Sim uArch: cycles simulated: 3514500  inst.: 279025609 (ipc=79.4) sim_rate=91393 (inst/sec) elapsed = 0:0:50:53 / Thu Apr 12 20:33:25 2018
GPGPU-Sim PTX: 283500000 instructions simulated : ctaid=(2,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3515500  inst.: 279070931 (ipc=79.4) sim_rate=91378 (inst/sec) elapsed = 0:0:50:54 / Thu Apr 12 20:33:26 2018
GPGPU-Sim PTX: 283600000 instructions simulated : ctaid=(2,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3517000  inst.: 279147763 (ipc=79.4) sim_rate=91374 (inst/sec) elapsed = 0:0:50:55 / Thu Apr 12 20:33:27 2018
GPGPU-Sim uArch: cycles simulated: 3518000  inst.: 279200138 (ipc=79.4) sim_rate=91361 (inst/sec) elapsed = 0:0:50:56 / Thu Apr 12 20:33:28 2018
GPGPU-Sim PTX: 283700000 instructions simulated : ctaid=(4,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3519500  inst.: 279270715 (ipc=79.3) sim_rate=91354 (inst/sec) elapsed = 0:0:50:57 / Thu Apr 12 20:33:29 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3519720,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3520500  inst.: 279319631 (ipc=79.3) sim_rate=91340 (inst/sec) elapsed = 0:0:50:58 / Thu Apr 12 20:33:30 2018
GPGPU-Sim PTX: 283800000 instructions simulated : ctaid=(6,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3521500  inst.: 279363341 (ipc=79.3) sim_rate=91325 (inst/sec) elapsed = 0:0:50:59 / Thu Apr 12 20:33:31 2018
GPGPU-Sim PTX: 283900000 instructions simulated : ctaid=(7,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3523000  inst.: 279438256 (ipc=79.3) sim_rate=91319 (inst/sec) elapsed = 0:0:51:00 / Thu Apr 12 20:33:32 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3523973,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3524000  inst.: 279490233 (ipc=79.3) sim_rate=91306 (inst/sec) elapsed = 0:0:51:01 / Thu Apr 12 20:33:33 2018
GPGPU-Sim PTX: 284000000 instructions simulated : ctaid=(6,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3525500  inst.: 279563639 (ipc=79.3) sim_rate=91300 (inst/sec) elapsed = 0:0:51:02 / Thu Apr 12 20:33:34 2018
GPGPU-Sim PTX: 284100000 instructions simulated : ctaid=(6,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3527000  inst.: 279636166 (ipc=79.3) sim_rate=91294 (inst/sec) elapsed = 0:0:51:03 / Thu Apr 12 20:33:35 2018
GPGPU-Sim uArch: cycles simulated: 3528000  inst.: 279686998 (ipc=79.3) sim_rate=91281 (inst/sec) elapsed = 0:0:51:04 / Thu Apr 12 20:33:36 2018
GPGPU-Sim PTX: 284200000 instructions simulated : ctaid=(1,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3529500  inst.: 279766314 (ipc=79.3) sim_rate=91277 (inst/sec) elapsed = 0:0:51:05 / Thu Apr 12 20:33:37 2018
GPGPU-Sim PTX: 284300000 instructions simulated : ctaid=(4,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3531000  inst.: 279844523 (ipc=79.3) sim_rate=91273 (inst/sec) elapsed = 0:0:51:06 / Thu Apr 12 20:33:38 2018
GPGPU-Sim uArch: cycles simulated: 3532000  inst.: 279895743 (ipc=79.2) sim_rate=91260 (inst/sec) elapsed = 0:0:51:07 / Thu Apr 12 20:33:39 2018
GPGPU-Sim PTX: 284400000 instructions simulated : ctaid=(1,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3533500  inst.: 279954366 (ipc=79.2) sim_rate=91249 (inst/sec) elapsed = 0:0:51:08 / Thu Apr 12 20:33:40 2018
GPGPU-Sim PTX: 284500000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3535000  inst.: 280027797 (ipc=79.2) sim_rate=91243 (inst/sec) elapsed = 0:0:51:09 / Thu Apr 12 20:33:41 2018
GPGPU-Sim uArch: cycles simulated: 3536000  inst.: 280079871 (ipc=79.2) sim_rate=91231 (inst/sec) elapsed = 0:0:51:10 / Thu Apr 12 20:33:42 2018
GPGPU-Sim PTX: 284600000 instructions simulated : ctaid=(8,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3537500  inst.: 280148073 (ipc=79.2) sim_rate=91223 (inst/sec) elapsed = 0:0:51:11 / Thu Apr 12 20:33:43 2018
GPGPU-Sim PTX: 284700000 instructions simulated : ctaid=(3,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3539000  inst.: 280226297 (ipc=79.2) sim_rate=91219 (inst/sec) elapsed = 0:0:51:12 / Thu Apr 12 20:33:44 2018
GPGPU-Sim uArch: cycles simulated: 3540500  inst.: 280295710 (ipc=79.2) sim_rate=91212 (inst/sec) elapsed = 0:0:51:13 / Thu Apr 12 20:33:45 2018
GPGPU-Sim PTX: 284800000 instructions simulated : ctaid=(6,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3541500  inst.: 280346731 (ipc=79.2) sim_rate=91199 (inst/sec) elapsed = 0:0:51:14 / Thu Apr 12 20:33:46 2018
GPGPU-Sim PTX: 284900000 instructions simulated : ctaid=(6,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3543000  inst.: 280420583 (ipc=79.1) sim_rate=91193 (inst/sec) elapsed = 0:0:51:15 / Thu Apr 12 20:33:47 2018
GPGPU-Sim uArch: cycles simulated: 3544000  inst.: 280470520 (ipc=79.1) sim_rate=91180 (inst/sec) elapsed = 0:0:51:16 / Thu Apr 12 20:33:48 2018
GPGPU-Sim PTX: 285000000 instructions simulated : ctaid=(2,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3545500  inst.: 280537751 (ipc=79.1) sim_rate=91172 (inst/sec) elapsed = 0:0:51:17 / Thu Apr 12 20:33:49 2018
GPGPU-Sim PTX: 285100000 instructions simulated : ctaid=(3,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3547000  inst.: 280618119 (ipc=79.1) sim_rate=91168 (inst/sec) elapsed = 0:0:51:18 / Thu Apr 12 20:33:50 2018
GPGPU-Sim PTX: 285200000 instructions simulated : ctaid=(8,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3548500  inst.: 280691262 (ipc=79.1) sim_rate=91163 (inst/sec) elapsed = 0:0:51:19 / Thu Apr 12 20:33:51 2018
GPGPU-Sim uArch: cycles simulated: 3549500  inst.: 280745183 (ipc=79.1) sim_rate=91151 (inst/sec) elapsed = 0:0:51:20 / Thu Apr 12 20:33:52 2018
GPGPU-Sim PTX: 285300000 instructions simulated : ctaid=(7,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3551000  inst.: 280825333 (ipc=79.1) sim_rate=91147 (inst/sec) elapsed = 0:0:51:21 / Thu Apr 12 20:33:53 2018
GPGPU-Sim PTX: 285400000 instructions simulated : ctaid=(7,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3552500  inst.: 280896287 (ipc=79.1) sim_rate=91140 (inst/sec) elapsed = 0:0:51:22 / Thu Apr 12 20:33:54 2018
GPGPU-Sim uArch: cycles simulated: 3554000  inst.: 280968303 (ipc=79.1) sim_rate=91134 (inst/sec) elapsed = 0:0:51:23 / Thu Apr 12 20:33:55 2018
GPGPU-Sim PTX: 285500000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3555000  inst.: 281019013 (ipc=79.0) sim_rate=91121 (inst/sec) elapsed = 0:0:51:24 / Thu Apr 12 20:33:56 2018
GPGPU-Sim PTX: 285600000 instructions simulated : ctaid=(4,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3556500  inst.: 281104006 (ipc=79.0) sim_rate=91119 (inst/sec) elapsed = 0:0:51:25 / Thu Apr 12 20:33:57 2018
GPGPU-Sim uArch: cycles simulated: 3557500  inst.: 281155758 (ipc=79.0) sim_rate=91106 (inst/sec) elapsed = 0:0:51:26 / Thu Apr 12 20:33:58 2018
GPGPU-Sim PTX: 285700000 instructions simulated : ctaid=(6,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3559000  inst.: 281231063 (ipc=79.0) sim_rate=91101 (inst/sec) elapsed = 0:0:51:27 / Thu Apr 12 20:33:59 2018
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3559669,0), 3 CTAs running
GPGPU-Sim PTX: 285800000 instructions simulated : ctaid=(1,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3560000  inst.: 281290088 (ipc=79.0) sim_rate=91091 (inst/sec) elapsed = 0:0:51:28 / Thu Apr 12 20:34:00 2018
GPGPU-Sim uArch: cycles simulated: 3561500  inst.: 281366466 (ipc=79.0) sim_rate=91086 (inst/sec) elapsed = 0:0:51:29 / Thu Apr 12 20:34:01 2018
GPGPU-Sim PTX: 285900000 instructions simulated : ctaid=(0,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3563000  inst.: 281450752 (ipc=79.0) sim_rate=91084 (inst/sec) elapsed = 0:0:51:30 / Thu Apr 12 20:34:02 2018
GPGPU-Sim PTX: 286000000 instructions simulated : ctaid=(0,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3564000  inst.: 281508878 (ipc=79.0) sim_rate=91073 (inst/sec) elapsed = 0:0:51:31 / Thu Apr 12 20:34:03 2018
GPGPU-Sim PTX: 286100000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3565500  inst.: 281582174 (ipc=79.0) sim_rate=91067 (inst/sec) elapsed = 0:0:51:32 / Thu Apr 12 20:34:04 2018
GPGPU-Sim uArch: cycles simulated: 3566500  inst.: 281640730 (ipc=79.0) sim_rate=91057 (inst/sec) elapsed = 0:0:51:33 / Thu Apr 12 20:34:05 2018
GPGPU-Sim PTX: 286200000 instructions simulated : ctaid=(3,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3568000  inst.: 281717075 (ipc=79.0) sim_rate=91052 (inst/sec) elapsed = 0:0:51:34 / Thu Apr 12 20:34:06 2018
GPGPU-Sim PTX: 286300000 instructions simulated : ctaid=(4,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3569000  inst.: 281767881 (ipc=78.9) sim_rate=91039 (inst/sec) elapsed = 0:0:51:35 / Thu Apr 12 20:34:07 2018
GPGPU-Sim uArch: cycles simulated: 3570000  inst.: 281819207 (ipc=78.9) sim_rate=91026 (inst/sec) elapsed = 0:0:51:36 / Thu Apr 12 20:34:08 2018
GPGPU-Sim PTX: 286400000 instructions simulated : ctaid=(1,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3571500  inst.: 281895931 (ipc=78.9) sim_rate=91022 (inst/sec) elapsed = 0:0:51:37 / Thu Apr 12 20:34:09 2018
GPGPU-Sim uArch: cycles simulated: 3572500  inst.: 281952307 (ipc=78.9) sim_rate=91011 (inst/sec) elapsed = 0:0:51:38 / Thu Apr 12 20:34:10 2018
GPGPU-Sim PTX: 286500000 instructions simulated : ctaid=(5,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3573500  inst.: 282009364 (ipc=78.9) sim_rate=91000 (inst/sec) elapsed = 0:0:51:39 / Thu Apr 12 20:34:11 2018
GPGPU-Sim PTX: 286600000 instructions simulated : ctaid=(6,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3574500  inst.: 282064421 (ipc=78.9) sim_rate=90988 (inst/sec) elapsed = 0:0:51:40 / Thu Apr 12 20:34:12 2018
GPGPU-Sim uArch: cycles simulated: 3576000  inst.: 282138425 (ipc=78.9) sim_rate=90983 (inst/sec) elapsed = 0:0:51:41 / Thu Apr 12 20:34:13 2018
GPGPU-Sim PTX: 286700000 instructions simulated : ctaid=(6,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3577000  inst.: 282176820 (ipc=78.9) sim_rate=90966 (inst/sec) elapsed = 0:0:51:42 / Thu Apr 12 20:34:14 2018
GPGPU-Sim PTX: 286800000 instructions simulated : ctaid=(4,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3578500  inst.: 282255387 (ipc=78.9) sim_rate=90962 (inst/sec) elapsed = 0:0:51:43 / Thu Apr 12 20:34:15 2018
GPGPU-Sim uArch: cycles simulated: 3579500  inst.: 282310413 (ipc=78.9) sim_rate=90950 (inst/sec) elapsed = 0:0:51:44 / Thu Apr 12 20:34:16 2018
GPGPU-Sim PTX: 286900000 instructions simulated : ctaid=(4,7,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3580966,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3581000  inst.: 282388320 (ipc=78.9) sim_rate=90946 (inst/sec) elapsed = 0:0:51:45 / Thu Apr 12 20:34:17 2018
GPGPU-Sim uArch: cycles simulated: 3582000  inst.: 282436437 (ipc=78.8) sim_rate=90932 (inst/sec) elapsed = 0:0:51:46 / Thu Apr 12 20:34:18 2018
GPGPU-Sim PTX: 287000000 instructions simulated : ctaid=(6,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3583500  inst.: 282498196 (ipc=78.8) sim_rate=90923 (inst/sec) elapsed = 0:0:51:47 / Thu Apr 12 20:34:19 2018
GPGPU-Sim PTX: 287100000 instructions simulated : ctaid=(3,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3585000  inst.: 282569408 (ipc=78.8) sim_rate=90916 (inst/sec) elapsed = 0:0:51:48 / Thu Apr 12 20:34:20 2018
GPGPU-Sim uArch: cycles simulated: 3586000  inst.: 282620593 (ipc=78.8) sim_rate=90904 (inst/sec) elapsed = 0:0:51:49 / Thu Apr 12 20:34:21 2018
GPGPU-Sim PTX: 287200000 instructions simulated : ctaid=(4,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3587500  inst.: 282701522 (ipc=78.8) sim_rate=90900 (inst/sec) elapsed = 0:0:51:50 / Thu Apr 12 20:34:22 2018
GPGPU-Sim PTX: 287300000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3588500  inst.: 282752882 (ipc=78.8) sim_rate=90888 (inst/sec) elapsed = 0:0:51:51 / Thu Apr 12 20:34:23 2018
GPGPU-Sim uArch: cycles simulated: 3589500  inst.: 282802560 (ipc=78.8) sim_rate=90874 (inst/sec) elapsed = 0:0:51:52 / Thu Apr 12 20:34:24 2018
GPGPU-Sim PTX: 287400000 instructions simulated : ctaid=(4,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3591000  inst.: 282878093 (ipc=78.8) sim_rate=90869 (inst/sec) elapsed = 0:0:51:53 / Thu Apr 12 20:34:25 2018
GPGPU-Sim uArch: cycles simulated: 3592000  inst.: 282934885 (ipc=78.8) sim_rate=90858 (inst/sec) elapsed = 0:0:51:54 / Thu Apr 12 20:34:26 2018
GPGPU-Sim PTX: 287500000 instructions simulated : ctaid=(6,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3593500  inst.: 283013105 (ipc=78.8) sim_rate=90854 (inst/sec) elapsed = 0:0:51:55 / Thu Apr 12 20:34:27 2018
GPGPU-Sim PTX: 287600000 instructions simulated : ctaid=(5,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3594500  inst.: 283066965 (ipc=78.8) sim_rate=90843 (inst/sec) elapsed = 0:0:51:56 / Thu Apr 12 20:34:28 2018
GPGPU-Sim PTX: 287700000 instructions simulated : ctaid=(5,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3596000  inst.: 283141214 (ipc=78.7) sim_rate=90837 (inst/sec) elapsed = 0:0:51:57 / Thu Apr 12 20:34:29 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3596756,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3597000  inst.: 283196952 (ipc=78.7) sim_rate=90826 (inst/sec) elapsed = 0:0:51:58 / Thu Apr 12 20:34:30 2018
GPGPU-Sim PTX: 287800000 instructions simulated : ctaid=(8,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3598500  inst.: 283262007 (ipc=78.7) sim_rate=90818 (inst/sec) elapsed = 0:0:51:59 / Thu Apr 12 20:34:31 2018
GPGPU-Sim uArch: cycles simulated: 3599500  inst.: 283310038 (ipc=78.7) sim_rate=90804 (inst/sec) elapsed = 0:0:52:00 / Thu Apr 12 20:34:32 2018
GPGPU-Sim PTX: 287900000 instructions simulated : ctaid=(6,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3601000  inst.: 283394311 (ipc=78.7) sim_rate=90802 (inst/sec) elapsed = 0:0:52:01 / Thu Apr 12 20:34:33 2018
GPGPU-Sim PTX: 288000000 instructions simulated : ctaid=(6,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3602000  inst.: 283441262 (ipc=78.7) sim_rate=90788 (inst/sec) elapsed = 0:0:52:02 / Thu Apr 12 20:34:34 2018
GPGPU-Sim uArch: cycles simulated: 3603500  inst.: 283513207 (ipc=78.7) sim_rate=90782 (inst/sec) elapsed = 0:0:52:03 / Thu Apr 12 20:34:35 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3603574,0), 3 CTAs running
GPGPU-Sim PTX: 288100000 instructions simulated : ctaid=(3,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3604500  inst.: 283568278 (ipc=78.7) sim_rate=90770 (inst/sec) elapsed = 0:0:52:04 / Thu Apr 12 20:34:36 2018
GPGPU-Sim PTX: 288200000 instructions simulated : ctaid=(2,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3606000  inst.: 283645260 (ipc=78.7) sim_rate=90766 (inst/sec) elapsed = 0:0:52:05 / Thu Apr 12 20:34:37 2018
GPGPU-Sim uArch: cycles simulated: 3607000  inst.: 283691425 (ipc=78.7) sim_rate=90752 (inst/sec) elapsed = 0:0:52:06 / Thu Apr 12 20:34:38 2018
GPGPU-Sim PTX: 288300000 instructions simulated : ctaid=(1,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3608500  inst.: 283762560 (ipc=78.6) sim_rate=90745 (inst/sec) elapsed = 0:0:52:07 / Thu Apr 12 20:34:39 2018
GPGPU-Sim PTX: 288400000 instructions simulated : ctaid=(1,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3610000  inst.: 283840876 (ipc=78.6) sim_rate=90741 (inst/sec) elapsed = 0:0:52:08 / Thu Apr 12 20:34:40 2018
GPGPU-Sim uArch: cycles simulated: 3611500  inst.: 283912112 (ipc=78.6) sim_rate=90735 (inst/sec) elapsed = 0:0:52:09 / Thu Apr 12 20:34:41 2018
GPGPU-Sim PTX: 288500000 instructions simulated : ctaid=(8,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3612500  inst.: 283965049 (ipc=78.6) sim_rate=90723 (inst/sec) elapsed = 0:0:52:10 / Thu Apr 12 20:34:42 2018
GPGPU-Sim PTX: 288600000 instructions simulated : ctaid=(6,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3614000  inst.: 284040347 (ipc=78.6) sim_rate=90718 (inst/sec) elapsed = 0:0:52:11 / Thu Apr 12 20:34:43 2018
GPGPU-Sim uArch: cycles simulated: 3615000  inst.: 284089937 (ipc=78.6) sim_rate=90705 (inst/sec) elapsed = 0:0:52:12 / Thu Apr 12 20:34:44 2018
GPGPU-Sim PTX: 288700000 instructions simulated : ctaid=(8,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3616500  inst.: 284168660 (ipc=78.6) sim_rate=90701 (inst/sec) elapsed = 0:0:52:13 / Thu Apr 12 20:34:45 2018
GPGPU-Sim PTX: 288800000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3618000  inst.: 284239887 (ipc=78.6) sim_rate=90695 (inst/sec) elapsed = 0:0:52:14 / Thu Apr 12 20:34:46 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3618821,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3619000  inst.: 284283649 (ipc=78.6) sim_rate=90680 (inst/sec) elapsed = 0:0:52:15 / Thu Apr 12 20:34:47 2018
GPGPU-Sim PTX: 288900000 instructions simulated : ctaid=(3,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3620500  inst.: 284355843 (ipc=78.5) sim_rate=90674 (inst/sec) elapsed = 0:0:52:16 / Thu Apr 12 20:34:48 2018
GPGPU-Sim uArch: cycles simulated: 3621500  inst.: 284400914 (ipc=78.5) sim_rate=90660 (inst/sec) elapsed = 0:0:52:17 / Thu Apr 12 20:34:49 2018
GPGPU-Sim PTX: 289000000 instructions simulated : ctaid=(6,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3623000  inst.: 284472333 (ipc=78.5) sim_rate=90654 (inst/sec) elapsed = 0:0:52:18 / Thu Apr 12 20:34:50 2018
GPGPU-Sim PTX: 289100000 instructions simulated : ctaid=(3,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3624500  inst.: 284543820 (ipc=78.5) sim_rate=90647 (inst/sec) elapsed = 0:0:52:19 / Thu Apr 12 20:34:51 2018
GPGPU-Sim PTX: 289200000 instructions simulated : ctaid=(1,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3626000  inst.: 284613854 (ipc=78.5) sim_rate=90641 (inst/sec) elapsed = 0:0:52:20 / Thu Apr 12 20:34:52 2018
GPGPU-Sim uArch: cycles simulated: 3627000  inst.: 284665412 (ipc=78.5) sim_rate=90628 (inst/sec) elapsed = 0:0:52:21 / Thu Apr 12 20:34:53 2018
GPGPU-Sim PTX: 289300000 instructions simulated : ctaid=(6,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3628500  inst.: 284747101 (ipc=78.5) sim_rate=90626 (inst/sec) elapsed = 0:0:52:22 / Thu Apr 12 20:34:54 2018
GPGPU-Sim uArch: cycles simulated: 3629500  inst.: 284790108 (ipc=78.5) sim_rate=90610 (inst/sec) elapsed = 0:0:52:23 / Thu Apr 12 20:34:55 2018
GPGPU-Sim PTX: 289400000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3631000  inst.: 284868765 (ipc=78.5) sim_rate=90607 (inst/sec) elapsed = 0:0:52:24 / Thu Apr 12 20:34:56 2018
GPGPU-Sim PTX: 289500000 instructions simulated : ctaid=(2,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3632500  inst.: 284941885 (ipc=78.4) sim_rate=90601 (inst/sec) elapsed = 0:0:52:25 / Thu Apr 12 20:34:57 2018
GPGPU-Sim PTX: 289600000 instructions simulated : ctaid=(3,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3634000  inst.: 285016467 (ipc=78.4) sim_rate=90596 (inst/sec) elapsed = 0:0:52:26 / Thu Apr 12 20:34:58 2018
GPGPU-Sim uArch: cycles simulated: 3635500  inst.: 285086671 (ipc=78.4) sim_rate=90589 (inst/sec) elapsed = 0:0:52:27 / Thu Apr 12 20:34:59 2018
GPGPU-Sim PTX: 289700000 instructions simulated : ctaid=(3,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3637000  inst.: 285162291 (ipc=78.4) sim_rate=90585 (inst/sec) elapsed = 0:0:52:28 / Thu Apr 12 20:35:00 2018
GPGPU-Sim PTX: 289800000 instructions simulated : ctaid=(7,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3638000  inst.: 285215853 (ipc=78.4) sim_rate=90573 (inst/sec) elapsed = 0:0:52:29 / Thu Apr 12 20:35:01 2018
GPGPU-Sim PTX: 289900000 instructions simulated : ctaid=(3,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3639500  inst.: 285291194 (ipc=78.4) sim_rate=90568 (inst/sec) elapsed = 0:0:52:30 / Thu Apr 12 20:35:02 2018
GPGPU-Sim uArch: cycles simulated: 3641000  inst.: 285366538 (ipc=78.4) sim_rate=90563 (inst/sec) elapsed = 0:0:52:31 / Thu Apr 12 20:35:03 2018
GPGPU-Sim PTX: 290000000 instructions simulated : ctaid=(0,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3642500  inst.: 285430669 (ipc=78.4) sim_rate=90555 (inst/sec) elapsed = 0:0:52:32 / Thu Apr 12 20:35:04 2018
GPGPU-Sim PTX: 290100000 instructions simulated : ctaid=(6,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3644000  inst.: 285505918 (ipc=78.3) sim_rate=90550 (inst/sec) elapsed = 0:0:52:33 / Thu Apr 12 20:35:05 2018
GPGPU-Sim uArch: cycles simulated: 3645000  inst.: 285555970 (ipc=78.3) sim_rate=90537 (inst/sec) elapsed = 0:0:52:34 / Thu Apr 12 20:35:06 2018
GPGPU-Sim PTX: 290200000 instructions simulated : ctaid=(8,7,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3646501,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3647000  inst.: 285655637 (ipc=78.3) sim_rate=90540 (inst/sec) elapsed = 0:0:52:35 / Thu Apr 12 20:35:07 2018
GPGPU-Sim PTX: 290300000 instructions simulated : ctaid=(2,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3648000  inst.: 285697997 (ipc=78.3) sim_rate=90525 (inst/sec) elapsed = 0:0:52:36 / Thu Apr 12 20:35:08 2018
GPGPU-Sim uArch: cycles simulated: 3649500  inst.: 285773973 (ipc=78.3) sim_rate=90520 (inst/sec) elapsed = 0:0:52:37 / Thu Apr 12 20:35:09 2018
GPGPU-Sim PTX: 290400000 instructions simulated : ctaid=(5,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3651000  inst.: 285852507 (ipc=78.3) sim_rate=90516 (inst/sec) elapsed = 0:0:52:38 / Thu Apr 12 20:35:10 2018
GPGPU-Sim PTX: 290500000 instructions simulated : ctaid=(2,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3652000  inst.: 285905154 (ipc=78.3) sim_rate=90504 (inst/sec) elapsed = 0:0:52:39 / Thu Apr 12 20:35:11 2018
GPGPU-Sim PTX: 290600000 instructions simulated : ctaid=(1,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3653500  inst.: 285982252 (ipc=78.3) sim_rate=90500 (inst/sec) elapsed = 0:0:52:40 / Thu Apr 12 20:35:12 2018
GPGPU-Sim uArch: cycles simulated: 3655000  inst.: 286050801 (ipc=78.3) sim_rate=90493 (inst/sec) elapsed = 0:0:52:41 / Thu Apr 12 20:35:13 2018
GPGPU-Sim PTX: 290700000 instructions simulated : ctaid=(6,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3656500  inst.: 286124737 (ipc=78.3) sim_rate=90488 (inst/sec) elapsed = 0:0:52:42 / Thu Apr 12 20:35:14 2018
GPGPU-Sim PTX: 290800000 instructions simulated : ctaid=(3,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3658000  inst.: 286202807 (ipc=78.2) sim_rate=90484 (inst/sec) elapsed = 0:0:52:43 / Thu Apr 12 20:35:15 2018
GPGPU-Sim PTX: 290900000 instructions simulated : ctaid=(7,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3659500  inst.: 286267080 (ipc=78.2) sim_rate=90476 (inst/sec) elapsed = 0:0:52:44 / Thu Apr 12 20:35:16 2018
GPGPU-Sim uArch: cycles simulated: 3660500  inst.: 286319879 (ipc=78.2) sim_rate=90464 (inst/sec) elapsed = 0:0:52:45 / Thu Apr 12 20:35:17 2018
GPGPU-Sim PTX: 291000000 instructions simulated : ctaid=(8,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3662000  inst.: 286390150 (ipc=78.2) sim_rate=90458 (inst/sec) elapsed = 0:0:52:46 / Thu Apr 12 20:35:18 2018
GPGPU-Sim PTX: 291100000 instructions simulated : ctaid=(4,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3663500  inst.: 286465739 (ipc=78.2) sim_rate=90453 (inst/sec) elapsed = 0:0:52:47 / Thu Apr 12 20:35:19 2018
GPGPU-Sim uArch: cycles simulated: 3665000  inst.: 286540662 (ipc=78.2) sim_rate=90448 (inst/sec) elapsed = 0:0:52:48 / Thu Apr 12 20:35:20 2018
GPGPU-Sim PTX: 291200000 instructions simulated : ctaid=(3,0,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3665446,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3666000  inst.: 286590504 (ipc=78.2) sim_rate=90435 (inst/sec) elapsed = 0:0:52:49 / Thu Apr 12 20:35:21 2018
GPGPU-Sim PTX: 291300000 instructions simulated : ctaid=(7,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3667500  inst.: 286660356 (ipc=78.2) sim_rate=90429 (inst/sec) elapsed = 0:0:52:50 / Thu Apr 12 20:35:22 2018
GPGPU-Sim uArch: cycles simulated: 3669000  inst.: 286738306 (ipc=78.2) sim_rate=90425 (inst/sec) elapsed = 0:0:52:51 / Thu Apr 12 20:35:23 2018
GPGPU-Sim PTX: 291400000 instructions simulated : ctaid=(6,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3670500  inst.: 286806306 (ipc=78.1) sim_rate=90418 (inst/sec) elapsed = 0:0:52:52 / Thu Apr 12 20:35:24 2018
GPGPU-Sim PTX: 291500000 instructions simulated : ctaid=(4,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3671500  inst.: 286863270 (ipc=78.1) sim_rate=90407 (inst/sec) elapsed = 0:0:52:53 / Thu Apr 12 20:35:25 2018
GPGPU-Sim uArch: cycles simulated: 3673000  inst.: 286945930 (ipc=78.1) sim_rate=90405 (inst/sec) elapsed = 0:0:52:54 / Thu Apr 12 20:35:26 2018
GPGPU-Sim PTX: 291600000 instructions simulated : ctaid=(8,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3674500  inst.: 287015815 (ipc=78.1) sim_rate=90398 (inst/sec) elapsed = 0:0:52:55 / Thu Apr 12 20:35:27 2018
GPGPU-Sim PTX: 291700000 instructions simulated : ctaid=(1,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3676000  inst.: 287087150 (ipc=78.1) sim_rate=90392 (inst/sec) elapsed = 0:0:52:56 / Thu Apr 12 20:35:28 2018
GPGPU-Sim uArch: cycles simulated: 3677000  inst.: 287137938 (ipc=78.1) sim_rate=90380 (inst/sec) elapsed = 0:0:52:57 / Thu Apr 12 20:35:29 2018
GPGPU-Sim PTX: 291800000 instructions simulated : ctaid=(3,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3678500  inst.: 287209824 (ipc=78.1) sim_rate=90374 (inst/sec) elapsed = 0:0:52:58 / Thu Apr 12 20:35:30 2018
GPGPU-Sim PTX: 291900000 instructions simulated : ctaid=(5,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3679500  inst.: 287259118 (ipc=78.1) sim_rate=90361 (inst/sec) elapsed = 0:0:52:59 / Thu Apr 12 20:35:31 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3679963,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3681000  inst.: 287336278 (ipc=78.1) sim_rate=90357 (inst/sec) elapsed = 0:0:53:00 / Thu Apr 12 20:35:32 2018
GPGPU-Sim PTX: 292000000 instructions simulated : ctaid=(2,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3682000  inst.: 287384143 (ipc=78.1) sim_rate=90343 (inst/sec) elapsed = 0:0:53:01 / Thu Apr 12 20:35:33 2018
GPGPU-Sim PTX: 292100000 instructions simulated : ctaid=(3,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3683500  inst.: 287452351 (ipc=78.0) sim_rate=90337 (inst/sec) elapsed = 0:0:53:02 / Thu Apr 12 20:35:34 2018
GPGPU-Sim uArch: cycles simulated: 3685000  inst.: 287527626 (ipc=78.0) sim_rate=90332 (inst/sec) elapsed = 0:0:53:03 / Thu Apr 12 20:35:35 2018
GPGPU-Sim PTX: 292200000 instructions simulated : ctaid=(6,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3686500  inst.: 287592743 (ipc=78.0) sim_rate=90324 (inst/sec) elapsed = 0:0:53:04 / Thu Apr 12 20:35:36 2018
GPGPU-Sim PTX: 292300000 instructions simulated : ctaid=(3,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3688000  inst.: 287663191 (ipc=78.0) sim_rate=90318 (inst/sec) elapsed = 0:0:53:05 / Thu Apr 12 20:35:37 2018
GPGPU-Sim uArch: cycles simulated: 3689500  inst.: 287727634 (ipc=78.0) sim_rate=90309 (inst/sec) elapsed = 0:0:53:06 / Thu Apr 12 20:35:38 2018
GPGPU-Sim PTX: 292400000 instructions simulated : ctaid=(3,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3690500  inst.: 287772022 (ipc=78.0) sim_rate=90295 (inst/sec) elapsed = 0:0:53:07 / Thu Apr 12 20:35:39 2018
GPGPU-Sim PTX: 292500000 instructions simulated : ctaid=(3,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3692500  inst.: 287867795 (ipc=78.0) sim_rate=90297 (inst/sec) elapsed = 0:0:53:08 / Thu Apr 12 20:35:40 2018
GPGPU-Sim uArch: cycles simulated: 3693500  inst.: 287918280 (ipc=78.0) sim_rate=90284 (inst/sec) elapsed = 0:0:53:09 / Thu Apr 12 20:35:41 2018
GPGPU-Sim PTX: 292600000 instructions simulated : ctaid=(3,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3695000  inst.: 287982995 (ipc=77.9) sim_rate=90276 (inst/sec) elapsed = 0:0:53:10 / Thu Apr 12 20:35:42 2018
GPGPU-Sim PTX: 292700000 instructions simulated : ctaid=(0,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3696500  inst.: 288049007 (ipc=77.9) sim_rate=90269 (inst/sec) elapsed = 0:0:53:11 / Thu Apr 12 20:35:43 2018
GPGPU-Sim uArch: cycles simulated: 3697500  inst.: 288097164 (ipc=77.9) sim_rate=90256 (inst/sec) elapsed = 0:0:53:12 / Thu Apr 12 20:35:44 2018
GPGPU-Sim PTX: 292800000 instructions simulated : ctaid=(2,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3699000  inst.: 288163622 (ipc=77.9) sim_rate=90248 (inst/sec) elapsed = 0:0:53:13 / Thu Apr 12 20:35:45 2018
GPGPU-Sim PTX: 292900000 instructions simulated : ctaid=(4,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3700500  inst.: 288226303 (ipc=77.9) sim_rate=90239 (inst/sec) elapsed = 0:0:53:14 / Thu Apr 12 20:35:46 2018
GPGPU-Sim uArch: cycles simulated: 3702000  inst.: 288299176 (ipc=77.9) sim_rate=90234 (inst/sec) elapsed = 0:0:53:15 / Thu Apr 12 20:35:47 2018
GPGPU-Sim PTX: 293000000 instructions simulated : ctaid=(4,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3703000  inst.: 288348348 (ipc=77.9) sim_rate=90221 (inst/sec) elapsed = 0:0:53:16 / Thu Apr 12 20:35:48 2018
GPGPU-Sim PTX: 293100000 instructions simulated : ctaid=(2,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3704500  inst.: 288423450 (ipc=77.9) sim_rate=90216 (inst/sec) elapsed = 0:0:53:17 / Thu Apr 12 20:35:49 2018
GPGPU-Sim uArch: cycles simulated: 3706000  inst.: 288490426 (ipc=77.8) sim_rate=90209 (inst/sec) elapsed = 0:0:53:18 / Thu Apr 12 20:35:50 2018
GPGPU-Sim PTX: 293200000 instructions simulated : ctaid=(6,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3707500  inst.: 288565956 (ipc=77.8) sim_rate=90205 (inst/sec) elapsed = 0:0:53:19 / Thu Apr 12 20:35:51 2018
GPGPU-Sim PTX: 293300000 instructions simulated : ctaid=(6,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3709000  inst.: 288639555 (ipc=77.8) sim_rate=90199 (inst/sec) elapsed = 0:0:53:20 / Thu Apr 12 20:35:52 2018
GPGPU-Sim uArch: cycles simulated: 3710500  inst.: 288706559 (ipc=77.8) sim_rate=90192 (inst/sec) elapsed = 0:0:53:21 / Thu Apr 12 20:35:53 2018
GPGPU-Sim PTX: 293400000 instructions simulated : ctaid=(6,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3711500  inst.: 288753245 (ipc=77.8) sim_rate=90179 (inst/sec) elapsed = 0:0:53:22 / Thu Apr 12 20:35:54 2018
GPGPU-Sim PTX: 293500000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3713000  inst.: 288820937 (ipc=77.8) sim_rate=90172 (inst/sec) elapsed = 0:0:53:23 / Thu Apr 12 20:35:55 2018
GPGPU-Sim uArch: cycles simulated: 3714500  inst.: 288889527 (ipc=77.8) sim_rate=90165 (inst/sec) elapsed = 0:0:53:24 / Thu Apr 12 20:35:56 2018
GPGPU-Sim PTX: 293600000 instructions simulated : ctaid=(1,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3715500  inst.: 288939765 (ipc=77.8) sim_rate=90152 (inst/sec) elapsed = 0:0:53:25 / Thu Apr 12 20:35:57 2018
GPGPU-Sim PTX: 293700000 instructions simulated : ctaid=(3,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3717000  inst.: 289011832 (ipc=77.8) sim_rate=90147 (inst/sec) elapsed = 0:0:53:26 / Thu Apr 12 20:35:58 2018
GPGPU-Sim uArch: cycles simulated: 3718500  inst.: 289080893 (ipc=77.7) sim_rate=90140 (inst/sec) elapsed = 0:0:53:27 / Thu Apr 12 20:35:59 2018
GPGPU-Sim PTX: 293800000 instructions simulated : ctaid=(5,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3719500  inst.: 289130258 (ipc=77.7) sim_rate=90127 (inst/sec) elapsed = 0:0:53:28 / Thu Apr 12 20:36:00 2018
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3719899,0), 2 CTAs running
GPGPU-Sim PTX: 293900000 instructions simulated : ctaid=(0,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3721000  inst.: 289200992 (ipc=77.7) sim_rate=90121 (inst/sec) elapsed = 0:0:53:29 / Thu Apr 12 20:36:01 2018
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3722225,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3722500  inst.: 289269635 (ipc=77.7) sim_rate=90115 (inst/sec) elapsed = 0:0:53:30 / Thu Apr 12 20:36:02 2018
GPGPU-Sim PTX: 294000000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3724000  inst.: 289337965 (ipc=77.7) sim_rate=90108 (inst/sec) elapsed = 0:0:53:31 / Thu Apr 12 20:36:03 2018
GPGPU-Sim PTX: 294100000 instructions simulated : ctaid=(7,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3725500  inst.: 289415585 (ipc=77.7) sim_rate=90104 (inst/sec) elapsed = 0:0:53:32 / Thu Apr 12 20:36:04 2018
GPGPU-Sim uArch: cycles simulated: 3726500  inst.: 289457364 (ipc=77.7) sim_rate=90089 (inst/sec) elapsed = 0:0:53:33 / Thu Apr 12 20:36:05 2018
GPGPU-Sim PTX: 294200000 instructions simulated : ctaid=(6,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3728500  inst.: 289555677 (ipc=77.7) sim_rate=90091 (inst/sec) elapsed = 0:0:53:34 / Thu Apr 12 20:36:06 2018
GPGPU-Sim PTX: 294300000 instructions simulated : ctaid=(8,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3729500  inst.: 289597716 (ipc=77.7) sim_rate=90077 (inst/sec) elapsed = 0:0:53:35 / Thu Apr 12 20:36:07 2018
GPGPU-Sim uArch: cycles simulated: 3731000  inst.: 289668255 (ipc=77.6) sim_rate=90070 (inst/sec) elapsed = 0:0:53:36 / Thu Apr 12 20:36:08 2018
GPGPU-Sim PTX: 294400000 instructions simulated : ctaid=(4,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3732500  inst.: 289733867 (ipc=77.6) sim_rate=90063 (inst/sec) elapsed = 0:0:53:37 / Thu Apr 12 20:36:09 2018
GPGPU-Sim PTX: 294500000 instructions simulated : ctaid=(2,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3734000  inst.: 289800452 (ipc=77.6) sim_rate=90056 (inst/sec) elapsed = 0:0:53:38 / Thu Apr 12 20:36:10 2018
GPGPU-Sim uArch: cycles simulated: 3735500  inst.: 289868242 (ipc=77.6) sim_rate=90049 (inst/sec) elapsed = 0:0:53:39 / Thu Apr 12 20:36:11 2018
GPGPU-Sim PTX: 294600000 instructions simulated : ctaid=(3,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3737000  inst.: 289927255 (ipc=77.6) sim_rate=90039 (inst/sec) elapsed = 0:0:53:40 / Thu Apr 12 20:36:12 2018
GPGPU-Sim PTX: 294700000 instructions simulated : ctaid=(6,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3738500  inst.: 289994739 (ipc=77.6) sim_rate=90032 (inst/sec) elapsed = 0:0:53:41 / Thu Apr 12 20:36:13 2018
GPGPU-Sim uArch: cycles simulated: 3740000  inst.: 290067957 (ipc=77.6) sim_rate=90027 (inst/sec) elapsed = 0:0:53:42 / Thu Apr 12 20:36:14 2018
GPGPU-Sim PTX: 294800000 instructions simulated : ctaid=(3,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3741500  inst.: 290133171 (ipc=77.5) sim_rate=90019 (inst/sec) elapsed = 0:0:53:43 / Thu Apr 12 20:36:15 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3742195,0), 4 CTAs running
GPGPU-Sim PTX: 294900000 instructions simulated : ctaid=(4,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3742500  inst.: 290182566 (ipc=77.5) sim_rate=90006 (inst/sec) elapsed = 0:0:53:44 / Thu Apr 12 20:36:16 2018
GPGPU-Sim uArch: cycles simulated: 3744500  inst.: 290270910 (ipc=77.5) sim_rate=90006 (inst/sec) elapsed = 0:0:53:45 / Thu Apr 12 20:36:17 2018
GPGPU-Sim PTX: 295000000 instructions simulated : ctaid=(3,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3746000  inst.: 290333988 (ipc=77.5) sim_rate=89998 (inst/sec) elapsed = 0:0:53:46 / Thu Apr 12 20:36:18 2018
GPGPU-Sim PTX: 295100000 instructions simulated : ctaid=(6,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3747500  inst.: 290402139 (ipc=77.5) sim_rate=89991 (inst/sec) elapsed = 0:0:53:47 / Thu Apr 12 20:36:19 2018
GPGPU-Sim uArch: cycles simulated: 3749000  inst.: 290465740 (ipc=77.5) sim_rate=89983 (inst/sec) elapsed = 0:0:53:48 / Thu Apr 12 20:36:20 2018
GPGPU-Sim PTX: 295200000 instructions simulated : ctaid=(1,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3750500  inst.: 290523305 (ipc=77.5) sim_rate=89973 (inst/sec) elapsed = 0:0:53:49 / Thu Apr 12 20:36:21 2018
GPGPU-Sim PTX: 295300000 instructions simulated : ctaid=(2,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3752000  inst.: 290595898 (ipc=77.5) sim_rate=89967 (inst/sec) elapsed = 0:0:53:50 / Thu Apr 12 20:36:22 2018
GPGPU-Sim uArch: cycles simulated: 3753000  inst.: 290647253 (ipc=77.4) sim_rate=89955 (inst/sec) elapsed = 0:0:53:51 / Thu Apr 12 20:36:23 2018
GPGPU-Sim PTX: 295400000 instructions simulated : ctaid=(6,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3754500  inst.: 290700590 (ipc=77.4) sim_rate=89944 (inst/sec) elapsed = 0:0:53:52 / Thu Apr 12 20:36:24 2018
GPGPU-Sim PTX: 295500000 instructions simulated : ctaid=(3,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3756000  inst.: 290769708 (ipc=77.4) sim_rate=89938 (inst/sec) elapsed = 0:0:53:53 / Thu Apr 12 20:36:25 2018
GPGPU-Sim uArch: cycles simulated: 3757500  inst.: 290833384 (ipc=77.4) sim_rate=89929 (inst/sec) elapsed = 0:0:53:54 / Thu Apr 12 20:36:26 2018
GPGPU-Sim PTX: 295600000 instructions simulated : ctaid=(6,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3759000  inst.: 290902515 (ipc=77.4) sim_rate=89923 (inst/sec) elapsed = 0:0:53:55 / Thu Apr 12 20:36:27 2018
GPGPU-Sim PTX: 295700000 instructions simulated : ctaid=(6,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3760500  inst.: 290967660 (ipc=77.4) sim_rate=89915 (inst/sec) elapsed = 0:0:53:56 / Thu Apr 12 20:36:28 2018
GPGPU-Sim uArch: cycles simulated: 3761500  inst.: 291016904 (ipc=77.4) sim_rate=89903 (inst/sec) elapsed = 0:0:53:57 / Thu Apr 12 20:36:29 2018
GPGPU-Sim PTX: 295800000 instructions simulated : ctaid=(7,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3763000  inst.: 291078310 (ipc=77.4) sim_rate=89894 (inst/sec) elapsed = 0:0:53:58 / Thu Apr 12 20:36:30 2018
GPGPU-Sim uArch: cycles simulated: 3764500  inst.: 291136843 (ipc=77.3) sim_rate=89884 (inst/sec) elapsed = 0:0:53:59 / Thu Apr 12 20:36:31 2018
GPGPU-Sim PTX: 295900000 instructions simulated : ctaid=(6,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3766000  inst.: 291206104 (ipc=77.3) sim_rate=89878 (inst/sec) elapsed = 0:0:54:00 / Thu Apr 12 20:36:32 2018
GPGPU-Sim PTX: 296000000 instructions simulated : ctaid=(2,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3767500  inst.: 291278973 (ipc=77.3) sim_rate=89873 (inst/sec) elapsed = 0:0:54:01 / Thu Apr 12 20:36:33 2018
GPGPU-Sim uArch: cycles simulated: 3768500  inst.: 291322804 (ipc=77.3) sim_rate=89858 (inst/sec) elapsed = 0:0:54:02 / Thu Apr 12 20:36:34 2018
GPGPU-Sim PTX: 296100000 instructions simulated : ctaid=(1,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3770000  inst.: 291381979 (ipc=77.3) sim_rate=89849 (inst/sec) elapsed = 0:0:54:03 / Thu Apr 12 20:36:35 2018
GPGPU-Sim uArch: cycles simulated: 3771500  inst.: 291441544 (ipc=77.3) sim_rate=89840 (inst/sec) elapsed = 0:0:54:04 / Thu Apr 12 20:36:36 2018
GPGPU-Sim PTX: 296200000 instructions simulated : ctaid=(0,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3773000  inst.: 291509288 (ipc=77.3) sim_rate=89833 (inst/sec) elapsed = 0:0:54:05 / Thu Apr 12 20:36:37 2018
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3773300,0), 2 CTAs running
GPGPU-Sim PTX: 296300000 instructions simulated : ctaid=(2,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3774500  inst.: 291574364 (ipc=77.2) sim_rate=89825 (inst/sec) elapsed = 0:0:54:06 / Thu Apr 12 20:36:38 2018
GPGPU-Sim PTX: 296400000 instructions simulated : ctaid=(1,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3776500  inst.: 291646849 (ipc=77.2) sim_rate=89820 (inst/sec) elapsed = 0:0:54:07 / Thu Apr 12 20:36:39 2018
GPGPU-Sim uArch: cycles simulated: 3778000  inst.: 291713611 (ipc=77.2) sim_rate=89813 (inst/sec) elapsed = 0:0:54:08 / Thu Apr 12 20:36:40 2018
GPGPU-Sim PTX: 296500000 instructions simulated : ctaid=(0,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3779500  inst.: 291774223 (ipc=77.2) sim_rate=89804 (inst/sec) elapsed = 0:0:54:09 / Thu Apr 12 20:36:41 2018
GPGPU-Sim uArch: cycles simulated: 3780500  inst.: 291824949 (ipc=77.2) sim_rate=89792 (inst/sec) elapsed = 0:0:54:10 / Thu Apr 12 20:36:42 2018
GPGPU-Sim PTX: 296600000 instructions simulated : ctaid=(6,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3782000  inst.: 291881508 (ipc=77.2) sim_rate=89782 (inst/sec) elapsed = 0:0:54:11 / Thu Apr 12 20:36:43 2018
GPGPU-Sim PTX: 296700000 instructions simulated : ctaid=(2,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3783500  inst.: 291940523 (ipc=77.2) sim_rate=89772 (inst/sec) elapsed = 0:0:54:12 / Thu Apr 12 20:36:44 2018
GPGPU-Sim uArch: cycles simulated: 3785500  inst.: 292023134 (ipc=77.1) sim_rate=89770 (inst/sec) elapsed = 0:0:54:13 / Thu Apr 12 20:36:45 2018
GPGPU-Sim PTX: 296800000 instructions simulated : ctaid=(6,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3786500  inst.: 292055256 (ipc=77.1) sim_rate=89752 (inst/sec) elapsed = 0:0:54:14 / Thu Apr 12 20:36:46 2018
GPGPU-Sim uArch: cycles simulated: 3788000  inst.: 292123987 (ipc=77.1) sim_rate=89746 (inst/sec) elapsed = 0:0:54:15 / Thu Apr 12 20:36:47 2018
GPGPU-Sim PTX: 296900000 instructions simulated : ctaid=(2,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3789500  inst.: 292187903 (ipc=77.1) sim_rate=89738 (inst/sec) elapsed = 0:0:54:16 / Thu Apr 12 20:36:48 2018
GPGPU-Sim PTX: 297000000 instructions simulated : ctaid=(1,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3791000  inst.: 292249842 (ipc=77.1) sim_rate=89729 (inst/sec) elapsed = 0:0:54:17 / Thu Apr 12 20:36:49 2018
GPGPU-Sim uArch: cycles simulated: 3792500  inst.: 292306670 (ipc=77.1) sim_rate=89719 (inst/sec) elapsed = 0:0:54:18 / Thu Apr 12 20:36:50 2018
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3792603,0), 3 CTAs running
GPGPU-Sim PTX: 297100000 instructions simulated : ctaid=(1,2,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3793620,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3794000  inst.: 292364779 (ipc=77.1) sim_rate=89709 (inst/sec) elapsed = 0:0:54:19 / Thu Apr 12 20:36:51 2018
GPGPU-Sim PTX: 297200000 instructions simulated : ctaid=(3,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3795500  inst.: 292426933 (ipc=77.0) sim_rate=89701 (inst/sec) elapsed = 0:0:54:20 / Thu Apr 12 20:36:52 2018
GPGPU-Sim uArch: cycles simulated: 3797000  inst.: 292491242 (ipc=77.0) sim_rate=89693 (inst/sec) elapsed = 0:0:54:21 / Thu Apr 12 20:36:53 2018
GPGPU-Sim PTX: 297300000 instructions simulated : ctaid=(2,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3798500  inst.: 292540814 (ipc=77.0) sim_rate=89681 (inst/sec) elapsed = 0:0:54:22 / Thu Apr 12 20:36:54 2018
GPGPU-Sim uArch: cycles simulated: 3800000  inst.: 292602483 (ipc=77.0) sim_rate=89672 (inst/sec) elapsed = 0:0:54:23 / Thu Apr 12 20:36:55 2018
GPGPU-Sim PTX: 297400000 instructions simulated : ctaid=(0,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3801500  inst.: 292663154 (ipc=77.0) sim_rate=89663 (inst/sec) elapsed = 0:0:54:24 / Thu Apr 12 20:36:56 2018
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3801556,0), 2 CTAs running
GPGPU-Sim PTX: 297500000 instructions simulated : ctaid=(6,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3803000  inst.: 292728142 (ipc=77.0) sim_rate=89656 (inst/sec) elapsed = 0:0:54:25 / Thu Apr 12 20:36:57 2018
GPGPU-Sim uArch: cycles simulated: 3804500  inst.: 292793564 (ipc=77.0) sim_rate=89648 (inst/sec) elapsed = 0:0:54:26 / Thu Apr 12 20:36:58 2018
GPGPU-Sim PTX: 297600000 instructions simulated : ctaid=(7,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3806000  inst.: 292855889 (ipc=76.9) sim_rate=89640 (inst/sec) elapsed = 0:0:54:27 / Thu Apr 12 20:36:59 2018
GPGPU-Sim uArch: cycles simulated: 3807500  inst.: 292905983 (ipc=76.9) sim_rate=89628 (inst/sec) elapsed = 0:0:54:28 / Thu Apr 12 20:37:00 2018
GPGPU-Sim PTX: 297700000 instructions simulated : ctaid=(7,6,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3808922,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3809000  inst.: 292969512 (ipc=76.9) sim_rate=89620 (inst/sec) elapsed = 0:0:54:29 / Thu Apr 12 20:37:01 2018
GPGPU-Sim PTX: 297800000 instructions simulated : ctaid=(0,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3810500  inst.: 293032832 (ipc=76.9) sim_rate=89612 (inst/sec) elapsed = 0:0:54:30 / Thu Apr 12 20:37:02 2018
GPGPU-Sim uArch: cycles simulated: 3812000  inst.: 293085210 (ipc=76.9) sim_rate=89601 (inst/sec) elapsed = 0:0:54:31 / Thu Apr 12 20:37:03 2018
GPGPU-Sim PTX: 297900000 instructions simulated : ctaid=(6,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3813500  inst.: 293142123 (ipc=76.9) sim_rate=89591 (inst/sec) elapsed = 0:0:54:32 / Thu Apr 12 20:37:04 2018
GPGPU-Sim uArch: cycles simulated: 3815000  inst.: 293202874 (ipc=76.9) sim_rate=89582 (inst/sec) elapsed = 0:0:54:33 / Thu Apr 12 20:37:05 2018
GPGPU-Sim PTX: 298000000 instructions simulated : ctaid=(4,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3816500  inst.: 293268940 (ipc=76.8) sim_rate=89575 (inst/sec) elapsed = 0:0:54:34 / Thu Apr 12 20:37:06 2018
GPGPU-Sim PTX: 298100000 instructions simulated : ctaid=(2,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3818000  inst.: 293322217 (ipc=76.8) sim_rate=89564 (inst/sec) elapsed = 0:0:54:35 / Thu Apr 12 20:37:07 2018
GPGPU-Sim uArch: cycles simulated: 3819500  inst.: 293380977 (ipc=76.8) sim_rate=89554 (inst/sec) elapsed = 0:0:54:36 / Thu Apr 12 20:37:08 2018
GPGPU-Sim PTX: 298200000 instructions simulated : ctaid=(1,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3821000  inst.: 293440788 (ipc=76.8) sim_rate=89545 (inst/sec) elapsed = 0:0:54:37 / Thu Apr 12 20:37:09 2018
GPGPU-Sim PTX: 298300000 instructions simulated : ctaid=(3,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3822500  inst.: 293499764 (ipc=76.8) sim_rate=89536 (inst/sec) elapsed = 0:0:54:38 / Thu Apr 12 20:37:10 2018
GPGPU-Sim uArch: cycles simulated: 3824000  inst.: 293567933 (ipc=76.8) sim_rate=89529 (inst/sec) elapsed = 0:0:54:39 / Thu Apr 12 20:37:11 2018
GPGPU-Sim PTX: 298400000 instructions simulated : ctaid=(3,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3825000  inst.: 293607557 (ipc=76.8) sim_rate=89514 (inst/sec) elapsed = 0:0:54:40 / Thu Apr 12 20:37:12 2018
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3826884,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3827000  inst.: 293690856 (ipc=76.7) sim_rate=89512 (inst/sec) elapsed = 0:0:54:41 / Thu Apr 12 20:37:13 2018
GPGPU-Sim PTX: 298500000 instructions simulated : ctaid=(7,5,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3827697,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3828000  inst.: 293726023 (ipc=76.7) sim_rate=89496 (inst/sec) elapsed = 0:0:54:42 / Thu Apr 12 20:37:14 2018
GPGPU-Sim uArch: cycles simulated: 3829500  inst.: 293777891 (ipc=76.7) sim_rate=89484 (inst/sec) elapsed = 0:0:54:43 / Thu Apr 12 20:37:15 2018
GPGPU-Sim PTX: 298600000 instructions simulated : ctaid=(8,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3831500  inst.: 293847019 (ipc=76.7) sim_rate=89478 (inst/sec) elapsed = 0:0:54:44 / Thu Apr 12 20:37:16 2018
GPGPU-Sim PTX: 298700000 instructions simulated : ctaid=(6,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3833000  inst.: 293910483 (ipc=76.7) sim_rate=89470 (inst/sec) elapsed = 0:0:54:45 / Thu Apr 12 20:37:17 2018
GPGPU-Sim uArch: cycles simulated: 3834000  inst.: 293948536 (ipc=76.7) sim_rate=89454 (inst/sec) elapsed = 0:0:54:46 / Thu Apr 12 20:37:18 2018
GPGPU-Sim PTX: 298800000 instructions simulated : ctaid=(5,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3836000  inst.: 294027949 (ipc=76.6) sim_rate=89451 (inst/sec) elapsed = 0:0:54:47 / Thu Apr 12 20:37:19 2018
GPGPU-Sim PTX: 298900000 instructions simulated : ctaid=(6,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3837500  inst.: 294091999 (ipc=76.6) sim_rate=89444 (inst/sec) elapsed = 0:0:54:48 / Thu Apr 12 20:37:20 2018
GPGPU-Sim uArch: cycles simulated: 3839000  inst.: 294150962 (ipc=76.6) sim_rate=89434 (inst/sec) elapsed = 0:0:54:49 / Thu Apr 12 20:37:21 2018
GPGPU-Sim PTX: 299000000 instructions simulated : ctaid=(2,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3840500  inst.: 294214099 (ipc=76.6) sim_rate=89426 (inst/sec) elapsed = 0:0:54:50 / Thu Apr 12 20:37:22 2018
GPGPU-Sim uArch: cycles simulated: 3842000  inst.: 294269218 (ipc=76.6) sim_rate=89416 (inst/sec) elapsed = 0:0:54:51 / Thu Apr 12 20:37:23 2018
GPGPU-Sim PTX: 299100000 instructions simulated : ctaid=(6,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3843500  inst.: 294326465 (ipc=76.6) sim_rate=89406 (inst/sec) elapsed = 0:0:54:52 / Thu Apr 12 20:37:24 2018
GPGPU-Sim PTX: 299200000 instructions simulated : ctaid=(5,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3845500  inst.: 294407237 (ipc=76.6) sim_rate=89403 (inst/sec) elapsed = 0:0:54:53 / Thu Apr 12 20:37:25 2018
GPGPU-Sim uArch: cycles simulated: 3847000  inst.: 294457669 (ipc=76.5) sim_rate=89392 (inst/sec) elapsed = 0:0:54:54 / Thu Apr 12 20:37:26 2018
GPGPU-Sim PTX: 299300000 instructions simulated : ctaid=(8,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3848500  inst.: 294519675 (ipc=76.5) sim_rate=89383 (inst/sec) elapsed = 0:0:54:55 / Thu Apr 12 20:37:27 2018
GPGPU-Sim PTX: 299400000 instructions simulated : ctaid=(1,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3850000  inst.: 294581896 (ipc=76.5) sim_rate=89375 (inst/sec) elapsed = 0:0:54:56 / Thu Apr 12 20:37:28 2018
GPGPU-Sim uArch: cycles simulated: 3851500  inst.: 294634052 (ipc=76.5) sim_rate=89364 (inst/sec) elapsed = 0:0:54:57 / Thu Apr 12 20:37:29 2018
GPGPU-Sim PTX: 299500000 instructions simulated : ctaid=(6,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3853000  inst.: 294690641 (ipc=76.5) sim_rate=89354 (inst/sec) elapsed = 0:0:54:58 / Thu Apr 12 20:37:30 2018
GPGPU-Sim uArch: cycles simulated: 3854500  inst.: 294751763 (ipc=76.5) sim_rate=89345 (inst/sec) elapsed = 0:0:54:59 / Thu Apr 12 20:37:31 2018
GPGPU-Sim PTX: 299600000 instructions simulated : ctaid=(6,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3856000  inst.: 294813761 (ipc=76.5) sim_rate=89337 (inst/sec) elapsed = 0:0:55:00 / Thu Apr 12 20:37:32 2018
GPGPU-Sim uArch: cycles simulated: 3857000  inst.: 294852239 (ipc=76.4) sim_rate=89322 (inst/sec) elapsed = 0:0:55:01 / Thu Apr 12 20:37:33 2018
GPGPU-Sim PTX: 299700000 instructions simulated : ctaid=(6,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3858500  inst.: 294907781 (ipc=76.4) sim_rate=89311 (inst/sec) elapsed = 0:0:55:02 / Thu Apr 12 20:37:34 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3858933,0), 2 CTAs running
GPGPU-Sim PTX: 299800000 instructions simulated : ctaid=(8,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3860000  inst.: 294967855 (ipc=76.4) sim_rate=89303 (inst/sec) elapsed = 0:0:55:03 / Thu Apr 12 20:37:35 2018
GPGPU-Sim uArch: cycles simulated: 3861000  inst.: 295009764 (ipc=76.4) sim_rate=89288 (inst/sec) elapsed = 0:0:55:04 / Thu Apr 12 20:37:36 2018
GPGPU-Sim PTX: 299900000 instructions simulated : ctaid=(7,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3862500  inst.: 295068519 (ipc=76.4) sim_rate=89279 (inst/sec) elapsed = 0:0:55:05 / Thu Apr 12 20:37:37 2018
GPGPU-Sim uArch: cycles simulated: 3864000  inst.: 295126533 (ipc=76.4) sim_rate=89269 (inst/sec) elapsed = 0:0:55:06 / Thu Apr 12 20:37:38 2018
GPGPU-Sim PTX: 300000000 instructions simulated : ctaid=(2,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3865500  inst.: 295179936 (ipc=76.4) sim_rate=89259 (inst/sec) elapsed = 0:0:55:07 / Thu Apr 12 20:37:39 2018
GPGPU-Sim uArch: cycles simulated: 3867000  inst.: 295239365 (ipc=76.3) sim_rate=89250 (inst/sec) elapsed = 0:0:55:08 / Thu Apr 12 20:37:40 2018
GPGPU-Sim PTX: 300100000 instructions simulated : ctaid=(6,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3868500  inst.: 295300131 (ipc=76.3) sim_rate=89241 (inst/sec) elapsed = 0:0:55:09 / Thu Apr 12 20:37:41 2018
GPGPU-Sim uArch: cycles simulated: 3870000  inst.: 295347678 (ipc=76.3) sim_rate=89228 (inst/sec) elapsed = 0:0:55:10 / Thu Apr 12 20:37:42 2018
GPGPU-Sim PTX: 300200000 instructions simulated : ctaid=(6,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3871500  inst.: 295409462 (ipc=76.3) sim_rate=89220 (inst/sec) elapsed = 0:0:55:11 / Thu Apr 12 20:37:43 2018
GPGPU-Sim PTX: 300300000 instructions simulated : ctaid=(2,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3873000  inst.: 295465788 (ipc=76.3) sim_rate=89210 (inst/sec) elapsed = 0:0:55:12 / Thu Apr 12 20:37:44 2018
GPGPU-Sim uArch: cycles simulated: 3874500  inst.: 295516250 (ipc=76.3) sim_rate=89198 (inst/sec) elapsed = 0:0:55:13 / Thu Apr 12 20:37:45 2018
GPGPU-Sim PTX: 300400000 instructions simulated : ctaid=(8,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3876000  inst.: 295566323 (ipc=76.3) sim_rate=89187 (inst/sec) elapsed = 0:0:55:14 / Thu Apr 12 20:37:46 2018
GPGPU-Sim uArch: cycles simulated: 3877000  inst.: 295608079 (ipc=76.2) sim_rate=89172 (inst/sec) elapsed = 0:0:55:15 / Thu Apr 12 20:37:47 2018
GPGPU-Sim PTX: 300500000 instructions simulated : ctaid=(3,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3878500  inst.: 295665654 (ipc=76.2) sim_rate=89163 (inst/sec) elapsed = 0:0:55:16 / Thu Apr 12 20:37:48 2018
GPGPU-Sim uArch: cycles simulated: 3880000  inst.: 295722409 (ipc=76.2) sim_rate=89153 (inst/sec) elapsed = 0:0:55:17 / Thu Apr 12 20:37:49 2018
GPGPU-Sim PTX: 300600000 instructions simulated : ctaid=(6,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3881500  inst.: 295768633 (ipc=76.2) sim_rate=89140 (inst/sec) elapsed = 0:0:55:18 / Thu Apr 12 20:37:50 2018
GPGPU-Sim uArch: cycles simulated: 3882500  inst.: 295807911 (ipc=76.2) sim_rate=89125 (inst/sec) elapsed = 0:0:55:19 / Thu Apr 12 20:37:51 2018
GPGPU-Sim PTX: 300700000 instructions simulated : ctaid=(6,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3884000  inst.: 295867874 (ipc=76.2) sim_rate=89116 (inst/sec) elapsed = 0:0:55:20 / Thu Apr 12 20:37:52 2018
GPGPU-Sim uArch: cycles simulated: 3885500  inst.: 295924353 (ipc=76.2) sim_rate=89107 (inst/sec) elapsed = 0:0:55:21 / Thu Apr 12 20:37:53 2018
GPGPU-Sim PTX: 300800000 instructions simulated : ctaid=(7,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3887000  inst.: 295980525 (ipc=76.1) sim_rate=89097 (inst/sec) elapsed = 0:0:55:22 / Thu Apr 12 20:37:54 2018
GPGPU-Sim uArch: cycles simulated: 3888500  inst.: 296030594 (ipc=76.1) sim_rate=89085 (inst/sec) elapsed = 0:0:55:23 / Thu Apr 12 20:37:55 2018
GPGPU-Sim PTX: 300900000 instructions simulated : ctaid=(2,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3890000  inst.: 296087626 (ipc=76.1) sim_rate=89075 (inst/sec) elapsed = 0:0:55:24 / Thu Apr 12 20:37:56 2018
GPGPU-Sim uArch: cycles simulated: 3891000  inst.: 296128899 (ipc=76.1) sim_rate=89061 (inst/sec) elapsed = 0:0:55:25 / Thu Apr 12 20:37:57 2018
GPGPU-Sim PTX: 301000000 instructions simulated : ctaid=(6,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3893000  inst.: 296197470 (ipc=76.1) sim_rate=89055 (inst/sec) elapsed = 0:0:55:26 / Thu Apr 12 20:37:58 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3893566,0), 1 CTAs running
GPGPU-Sim PTX: 301100000 instructions simulated : ctaid=(7,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3894000  inst.: 296238825 (ipc=76.1) sim_rate=89040 (inst/sec) elapsed = 0:0:55:27 / Thu Apr 12 20:37:59 2018
GPGPU-Sim uArch: cycles simulated: 3895500  inst.: 296301348 (ipc=76.1) sim_rate=89032 (inst/sec) elapsed = 0:0:55:28 / Thu Apr 12 20:38:00 2018
GPGPU-Sim PTX: 301200000 instructions simulated : ctaid=(1,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3897000  inst.: 296351075 (ipc=76.0) sim_rate=89021 (inst/sec) elapsed = 0:0:55:29 / Thu Apr 12 20:38:01 2018
GPGPU-Sim uArch: cycles simulated: 3898000  inst.: 296387186 (ipc=76.0) sim_rate=89005 (inst/sec) elapsed = 0:0:55:30 / Thu Apr 12 20:38:02 2018
GPGPU-Sim PTX: 301300000 instructions simulated : ctaid=(2,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3899500  inst.: 296449866 (ipc=76.0) sim_rate=88997 (inst/sec) elapsed = 0:0:55:31 / Thu Apr 12 20:38:03 2018
GPGPU-Sim uArch: cycles simulated: 3901000  inst.: 296507959 (ipc=76.0) sim_rate=88987 (inst/sec) elapsed = 0:0:55:32 / Thu Apr 12 20:38:04 2018
GPGPU-Sim PTX: 301400000 instructions simulated : ctaid=(6,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3902500  inst.: 296561844 (ipc=76.0) sim_rate=88977 (inst/sec) elapsed = 0:0:55:33 / Thu Apr 12 20:38:05 2018
GPGPU-Sim uArch: cycles simulated: 3903500  inst.: 296605749 (ipc=76.0) sim_rate=88963 (inst/sec) elapsed = 0:0:55:34 / Thu Apr 12 20:38:06 2018
GPGPU-Sim PTX: 301500000 instructions simulated : ctaid=(3,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3905000  inst.: 296667472 (ipc=76.0) sim_rate=88955 (inst/sec) elapsed = 0:0:55:35 / Thu Apr 12 20:38:07 2018
GPGPU-Sim uArch: cycles simulated: 3906000  inst.: 296703614 (ipc=76.0) sim_rate=88939 (inst/sec) elapsed = 0:0:55:36 / Thu Apr 12 20:38:08 2018
GPGPU-Sim PTX: 301600000 instructions simulated : ctaid=(2,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3907500  inst.: 296768270 (ipc=75.9) sim_rate=88932 (inst/sec) elapsed = 0:0:55:37 / Thu Apr 12 20:38:09 2018
GPGPU-Sim PTX: 301700000 instructions simulated : ctaid=(4,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3909000  inst.: 296820267 (ipc=75.9) sim_rate=88921 (inst/sec) elapsed = 0:0:55:38 / Thu Apr 12 20:38:10 2018
GPGPU-Sim uArch: cycles simulated: 3910000  inst.: 296866341 (ipc=75.9) sim_rate=88908 (inst/sec) elapsed = 0:0:55:39 / Thu Apr 12 20:38:11 2018
GPGPU-Sim PTX: 301800000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3911500  inst.: 296928601 (ipc=75.9) sim_rate=88900 (inst/sec) elapsed = 0:0:55:40 / Thu Apr 12 20:38:12 2018
GPGPU-Sim uArch: cycles simulated: 3913000  inst.: 296989972 (ipc=75.9) sim_rate=88892 (inst/sec) elapsed = 0:0:55:41 / Thu Apr 12 20:38:13 2018
GPGPU-Sim PTX: 301900000 instructions simulated : ctaid=(3,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3914500  inst.: 297045567 (ipc=75.9) sim_rate=88882 (inst/sec) elapsed = 0:0:55:42 / Thu Apr 12 20:38:14 2018
GPGPU-Sim uArch: cycles simulated: 3916000  inst.: 297101545 (ipc=75.9) sim_rate=88872 (inst/sec) elapsed = 0:0:55:43 / Thu Apr 12 20:38:15 2018
GPGPU-Sim PTX: 302000000 instructions simulated : ctaid=(7,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3917500  inst.: 297159877 (ipc=75.9) sim_rate=88863 (inst/sec) elapsed = 0:0:55:44 / Thu Apr 12 20:38:16 2018
GPGPU-Sim PTX: 302100000 instructions simulated : ctaid=(1,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3919000  inst.: 297218005 (ipc=75.8) sim_rate=88854 (inst/sec) elapsed = 0:0:55:45 / Thu Apr 12 20:38:17 2018
GPGPU-Sim uArch: cycles simulated: 3920500  inst.: 297281907 (ipc=75.8) sim_rate=88846 (inst/sec) elapsed = 0:0:55:46 / Thu Apr 12 20:38:18 2018
GPGPU-Sim PTX: 302200000 instructions simulated : ctaid=(0,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3922000  inst.: 297338819 (ipc=75.8) sim_rate=88837 (inst/sec) elapsed = 0:0:55:47 / Thu Apr 12 20:38:19 2018
GPGPU-Sim uArch: cycles simulated: 3923500  inst.: 297396866 (ipc=75.8) sim_rate=88828 (inst/sec) elapsed = 0:0:55:48 / Thu Apr 12 20:38:20 2018
GPGPU-Sim PTX: 302300000 instructions simulated : ctaid=(6,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3924500  inst.: 297438317 (ipc=75.8) sim_rate=88814 (inst/sec) elapsed = 0:0:55:49 / Thu Apr 12 20:38:21 2018
GPGPU-Sim uArch: cycles simulated: 3926000  inst.: 297497741 (ipc=75.8) sim_rate=88805 (inst/sec) elapsed = 0:0:55:50 / Thu Apr 12 20:38:22 2018
GPGPU-Sim PTX: 302400000 instructions simulated : ctaid=(4,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3927000  inst.: 297542924 (ipc=75.8) sim_rate=88792 (inst/sec) elapsed = 0:0:55:51 / Thu Apr 12 20:38:23 2018
GPGPU-Sim PTX: 302500000 instructions simulated : ctaid=(6,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3928500  inst.: 297603464 (ipc=75.8) sim_rate=88783 (inst/sec) elapsed = 0:0:55:52 / Thu Apr 12 20:38:24 2018
GPGPU-Sim uArch: cycles simulated: 3929500  inst.: 297642551 (ipc=75.7) sim_rate=88769 (inst/sec) elapsed = 0:0:55:53 / Thu Apr 12 20:38:25 2018
GPGPU-Sim PTX: 302600000 instructions simulated : ctaid=(6,4,0) tid=(2,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3930896,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3931000  inst.: 297708609 (ipc=75.7) sim_rate=88762 (inst/sec) elapsed = 0:0:55:54 / Thu Apr 12 20:38:26 2018
GPGPU-Sim uArch: cycles simulated: 3932500  inst.: 297768283 (ipc=75.7) sim_rate=88753 (inst/sec) elapsed = 0:0:55:55 / Thu Apr 12 20:38:27 2018
GPGPU-Sim PTX: 302700000 instructions simulated : ctaid=(8,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3934000  inst.: 297825450 (ipc=75.7) sim_rate=88744 (inst/sec) elapsed = 0:0:55:56 / Thu Apr 12 20:38:28 2018
GPGPU-Sim uArch: cycles simulated: 3935500  inst.: 297889867 (ipc=75.7) sim_rate=88736 (inst/sec) elapsed = 0:0:55:57 / Thu Apr 12 20:38:29 2018
GPGPU-Sim PTX: 302800000 instructions simulated : ctaid=(0,2,0) tid=(0,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3935888,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3937000  inst.: 297949168 (ipc=75.7) sim_rate=88728 (inst/sec) elapsed = 0:0:55:58 / Thu Apr 12 20:38:30 2018
GPGPU-Sim PTX: 302900000 instructions simulated : ctaid=(6,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3938500  inst.: 298014471 (ipc=75.7) sim_rate=88721 (inst/sec) elapsed = 0:0:55:59 / Thu Apr 12 20:38:31 2018
GPGPU-Sim uArch: cycles simulated: 3940000  inst.: 298067427 (ipc=75.7) sim_rate=88710 (inst/sec) elapsed = 0:0:56:00 / Thu Apr 12 20:38:32 2018
GPGPU-Sim PTX: 303000000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3942000  inst.: 298132170 (ipc=75.6) sim_rate=88703 (inst/sec) elapsed = 0:0:56:01 / Thu Apr 12 20:38:33 2018
GPGPU-Sim PTX: 303100000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3943500  inst.: 298193674 (ipc=75.6) sim_rate=88695 (inst/sec) elapsed = 0:0:56:02 / Thu Apr 12 20:38:34 2018
GPGPU-Sim uArch: cycles simulated: 3945000  inst.: 298248920 (ipc=75.6) sim_rate=88685 (inst/sec) elapsed = 0:0:56:03 / Thu Apr 12 20:38:35 2018
GPGPU-Sim PTX: 303200000 instructions simulated : ctaid=(7,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3946500  inst.: 298311580 (ipc=75.6) sim_rate=88677 (inst/sec) elapsed = 0:0:56:04 / Thu Apr 12 20:38:36 2018
GPGPU-Sim uArch: cycles simulated: 3948000  inst.: 298364116 (ipc=75.6) sim_rate=88666 (inst/sec) elapsed = 0:0:56:05 / Thu Apr 12 20:38:37 2018
GPGPU-Sim PTX: 303300000 instructions simulated : ctaid=(6,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3949500  inst.: 298425572 (ipc=75.6) sim_rate=88658 (inst/sec) elapsed = 0:0:56:06 / Thu Apr 12 20:38:38 2018
GPGPU-Sim PTX: 303400000 instructions simulated : ctaid=(3,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3951500  inst.: 298508482 (ipc=75.5) sim_rate=88657 (inst/sec) elapsed = 0:0:56:07 / Thu Apr 12 20:38:39 2018
GPGPU-Sim uArch: cycles simulated: 3952500  inst.: 298547332 (ipc=75.5) sim_rate=88642 (inst/sec) elapsed = 0:0:56:08 / Thu Apr 12 20:38:40 2018
GPGPU-Sim PTX: 303500000 instructions simulated : ctaid=(4,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3954000  inst.: 298617293 (ipc=75.5) sim_rate=88636 (inst/sec) elapsed = 0:0:56:09 / Thu Apr 12 20:38:41 2018
GPGPU-Sim PTX: 303600000 instructions simulated : ctaid=(3,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3955500  inst.: 298674230 (ipc=75.5) sim_rate=88627 (inst/sec) elapsed = 0:0:56:10 / Thu Apr 12 20:38:42 2018
GPGPU-Sim uArch: cycles simulated: 3957500  inst.: 298751885 (ipc=75.5) sim_rate=88624 (inst/sec) elapsed = 0:0:56:11 / Thu Apr 12 20:38:43 2018
GPGPU-Sim PTX: 303700000 instructions simulated : ctaid=(6,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3959000  inst.: 298810539 (ipc=75.5) sim_rate=88615 (inst/sec) elapsed = 0:0:56:12 / Thu Apr 12 20:38:44 2018
GPGPU-Sim PTX: 303800000 instructions simulated : ctaid=(6,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3960500  inst.: 298874581 (ipc=75.5) sim_rate=88607 (inst/sec) elapsed = 0:0:56:13 / Thu Apr 12 20:38:45 2018
GPGPU-Sim uArch: cycles simulated: 3962000  inst.: 298933727 (ipc=75.5) sim_rate=88599 (inst/sec) elapsed = 0:0:56:14 / Thu Apr 12 20:38:46 2018
GPGPU-Sim PTX: 303900000 instructions simulated : ctaid=(5,3,0) tid=(1,5,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3963247,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3963500  inst.: 298984638 (ipc=75.4) sim_rate=88588 (inst/sec) elapsed = 0:0:56:15 / Thu Apr 12 20:38:47 2018
GPGPU-Sim uArch: cycles simulated: 3965000  inst.: 299051264 (ipc=75.4) sim_rate=88581 (inst/sec) elapsed = 0:0:56:16 / Thu Apr 12 20:38:48 2018
GPGPU-Sim PTX: 304000000 instructions simulated : ctaid=(7,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3967000  inst.: 299129495 (ipc=75.4) sim_rate=88578 (inst/sec) elapsed = 0:0:56:17 / Thu Apr 12 20:38:49 2018
GPGPU-Sim PTX: 304100000 instructions simulated : ctaid=(0,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3968500  inst.: 299188580 (ipc=75.4) sim_rate=88569 (inst/sec) elapsed = 0:0:56:18 / Thu Apr 12 20:38:50 2018
GPGPU-Sim uArch: cycles simulated: 3970000  inst.: 299256531 (ipc=75.4) sim_rate=88563 (inst/sec) elapsed = 0:0:56:19 / Thu Apr 12 20:38:51 2018
GPGPU-Sim PTX: 304200000 instructions simulated : ctaid=(6,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3972000  inst.: 299327692 (ipc=75.4) sim_rate=88558 (inst/sec) elapsed = 0:0:56:20 / Thu Apr 12 20:38:52 2018
GPGPU-Sim PTX: 304300000 instructions simulated : ctaid=(6,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3973500  inst.: 299382722 (ipc=75.3) sim_rate=88548 (inst/sec) elapsed = 0:0:56:21 / Thu Apr 12 20:38:53 2018
GPGPU-Sim uArch: cycles simulated: 3975000  inst.: 299434442 (ipc=75.3) sim_rate=88537 (inst/sec) elapsed = 0:0:56:22 / Thu Apr 12 20:38:54 2018
GPGPU-Sim PTX: 304400000 instructions simulated : ctaid=(8,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3977000  inst.: 299513468 (ipc=75.3) sim_rate=88534 (inst/sec) elapsed = 0:0:56:23 / Thu Apr 12 20:38:55 2018
GPGPU-Sim PTX: 304500000 instructions simulated : ctaid=(8,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3978500  inst.: 299578449 (ipc=75.3) sim_rate=88527 (inst/sec) elapsed = 0:0:56:24 / Thu Apr 12 20:38:56 2018
GPGPU-Sim uArch: cycles simulated: 3980000  inst.: 299647880 (ipc=75.3) sim_rate=88522 (inst/sec) elapsed = 0:0:56:25 / Thu Apr 12 20:38:57 2018
GPGPU-Sim PTX: 304600000 instructions simulated : ctaid=(7,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3982000  inst.: 299708868 (ipc=75.3) sim_rate=88514 (inst/sec) elapsed = 0:0:56:26 / Thu Apr 12 20:38:58 2018
GPGPU-Sim PTX: 304700000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3984000  inst.: 299773956 (ipc=75.2) sim_rate=88507 (inst/sec) elapsed = 0:0:56:27 / Thu Apr 12 20:38:59 2018
GPGPU-Sim uArch: cycles simulated: 3985500  inst.: 299828657 (ipc=75.2) sim_rate=88497 (inst/sec) elapsed = 0:0:56:28 / Thu Apr 12 20:39:00 2018
GPGPU-Sim PTX: 304800000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3987000  inst.: 299887523 (ipc=75.2) sim_rate=88488 (inst/sec) elapsed = 0:0:56:29 / Thu Apr 12 20:39:01 2018
GPGPU-Sim PTX: 304900000 instructions simulated : ctaid=(7,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3989000  inst.: 299959217 (ipc=75.2) sim_rate=88483 (inst/sec) elapsed = 0:0:56:30 / Thu Apr 12 20:39:02 2018
GPGPU-Sim uArch: cycles simulated: 3990500  inst.: 300013334 (ipc=75.2) sim_rate=88473 (inst/sec) elapsed = 0:0:56:31 / Thu Apr 12 20:39:03 2018
GPGPU-Sim PTX: 305000000 instructions simulated : ctaid=(1,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3992000  inst.: 300071816 (ipc=75.2) sim_rate=88464 (inst/sec) elapsed = 0:0:56:32 / Thu Apr 12 20:39:04 2018
GPGPU-Sim PTX: 305100000 instructions simulated : ctaid=(6,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3994000  inst.: 300140864 (ipc=75.1) sim_rate=88458 (inst/sec) elapsed = 0:0:56:33 / Thu Apr 12 20:39:05 2018
GPGPU-Sim uArch: cycles simulated: 3995500  inst.: 300191220 (ipc=75.1) sim_rate=88447 (inst/sec) elapsed = 0:0:56:34 / Thu Apr 12 20:39:06 2018
GPGPU-Sim PTX: 305200000 instructions simulated : ctaid=(4,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3997000  inst.: 300246747 (ipc=75.1) sim_rate=88437 (inst/sec) elapsed = 0:0:56:35 / Thu Apr 12 20:39:07 2018
GPGPU-Sim uArch: cycles simulated: 3998500  inst.: 300307930 (ipc=75.1) sim_rate=88429 (inst/sec) elapsed = 0:0:56:36 / Thu Apr 12 20:39:08 2018
GPGPU-Sim PTX: 305300000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4000000  inst.: 300368823 (ipc=75.1) sim_rate=88421 (inst/sec) elapsed = 0:0:56:37 / Thu Apr 12 20:39:09 2018
GPGPU-Sim uArch: cycles simulated: 4001500  inst.: 300415528 (ipc=75.1) sim_rate=88409 (inst/sec) elapsed = 0:0:56:38 / Thu Apr 12 20:39:10 2018
GPGPU-Sim PTX: 305400000 instructions simulated : ctaid=(0,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4003500  inst.: 300494046 (ipc=75.1) sim_rate=88406 (inst/sec) elapsed = 0:0:56:39 / Thu Apr 12 20:39:11 2018
GPGPU-Sim PTX: 305500000 instructions simulated : ctaid=(0,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4005000  inst.: 300552087 (ipc=75.0) sim_rate=88397 (inst/sec) elapsed = 0:0:56:40 / Thu Apr 12 20:39:12 2018
GPGPU-Sim uArch: cycles simulated: 4006500  inst.: 300603951 (ipc=75.0) sim_rate=88386 (inst/sec) elapsed = 0:0:56:41 / Thu Apr 12 20:39:13 2018
GPGPU-Sim PTX: 305600000 instructions simulated : ctaid=(0,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4008000  inst.: 300658459 (ipc=75.0) sim_rate=88376 (inst/sec) elapsed = 0:0:56:42 / Thu Apr 12 20:39:14 2018
GPGPU-Sim uArch: cycles simulated: 4009500  inst.: 300710513 (ipc=75.0) sim_rate=88366 (inst/sec) elapsed = 0:0:56:43 / Thu Apr 12 20:39:15 2018
GPGPU-Sim PTX: 305700000 instructions simulated : ctaid=(2,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4011000  inst.: 300766207 (ipc=75.0) sim_rate=88356 (inst/sec) elapsed = 0:0:56:44 / Thu Apr 12 20:39:16 2018
GPGPU-Sim PTX: 305800000 instructions simulated : ctaid=(3,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4013000  inst.: 300852425 (ipc=75.0) sim_rate=88356 (inst/sec) elapsed = 0:0:56:45 / Thu Apr 12 20:39:17 2018
GPGPU-Sim uArch: cycles simulated: 4014500  inst.: 300907757 (ipc=75.0) sim_rate=88346 (inst/sec) elapsed = 0:0:56:46 / Thu Apr 12 20:39:18 2018
GPGPU-Sim PTX: 305900000 instructions simulated : ctaid=(5,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4016000  inst.: 300960170 (ipc=74.9) sim_rate=88335 (inst/sec) elapsed = 0:0:56:47 / Thu Apr 12 20:39:19 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4016616,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4017500  inst.: 301010563 (ipc=74.9) sim_rate=88324 (inst/sec) elapsed = 0:0:56:48 / Thu Apr 12 20:39:20 2018
GPGPU-Sim PTX: 306000000 instructions simulated : ctaid=(7,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4019500  inst.: 301085201 (ipc=74.9) sim_rate=88320 (inst/sec) elapsed = 0:0:56:49 / Thu Apr 12 20:39:21 2018
GPGPU-Sim PTX: 306100000 instructions simulated : ctaid=(1,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4021000  inst.: 301140562 (ipc=74.9) sim_rate=88311 (inst/sec) elapsed = 0:0:56:50 / Thu Apr 12 20:39:22 2018
GPGPU-Sim uArch: cycles simulated: 4023000  inst.: 301205452 (ipc=74.9) sim_rate=88304 (inst/sec) elapsed = 0:0:56:51 / Thu Apr 12 20:39:23 2018
GPGPU-Sim PTX: 306200000 instructions simulated : ctaid=(2,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4024500  inst.: 301265278 (ipc=74.9) sim_rate=88295 (inst/sec) elapsed = 0:0:56:52 / Thu Apr 12 20:39:24 2018
GPGPU-Sim PTX: 306300000 instructions simulated : ctaid=(7,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4026000  inst.: 301322056 (ipc=74.8) sim_rate=88286 (inst/sec) elapsed = 0:0:56:53 / Thu Apr 12 20:39:25 2018
GPGPU-Sim uArch: cycles simulated: 4027500  inst.: 301367428 (ipc=74.8) sim_rate=88273 (inst/sec) elapsed = 0:0:56:54 / Thu Apr 12 20:39:26 2018
GPGPU-Sim PTX: 306400000 instructions simulated : ctaid=(6,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4029500  inst.: 301442053 (ipc=74.8) sim_rate=88270 (inst/sec) elapsed = 0:0:56:55 / Thu Apr 12 20:39:27 2018
GPGPU-Sim uArch: cycles simulated: 4031000  inst.: 301499035 (ipc=74.8) sim_rate=88260 (inst/sec) elapsed = 0:0:56:56 / Thu Apr 12 20:39:28 2018
GPGPU-Sim PTX: 306500000 instructions simulated : ctaid=(1,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4032500  inst.: 301542203 (ipc=74.8) sim_rate=88247 (inst/sec) elapsed = 0:0:56:57 / Thu Apr 12 20:39:29 2018
GPGPU-Sim uArch: cycles simulated: 4034000  inst.: 301590390 (ipc=74.8) sim_rate=88235 (inst/sec) elapsed = 0:0:56:58 / Thu Apr 12 20:39:30 2018
GPGPU-Sim PTX: 306600000 instructions simulated : ctaid=(3,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4035500  inst.: 301649606 (ipc=74.7) sim_rate=88227 (inst/sec) elapsed = 0:0:56:59 / Thu Apr 12 20:39:31 2018
GPGPU-Sim PTX: 306700000 instructions simulated : ctaid=(7,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4037500  inst.: 301720384 (ipc=74.7) sim_rate=88222 (inst/sec) elapsed = 0:0:57:00 / Thu Apr 12 20:39:32 2018
GPGPU-Sim uArch: cycles simulated: 4038500  inst.: 301756377 (ipc=74.7) sim_rate=88207 (inst/sec) elapsed = 0:0:57:01 / Thu Apr 12 20:39:33 2018
GPGPU-Sim PTX: 306800000 instructions simulated : ctaid=(1,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4040000  inst.: 301804411 (ipc=74.7) sim_rate=88195 (inst/sec) elapsed = 0:0:57:02 / Thu Apr 12 20:39:34 2018
GPGPU-Sim uArch: cycles simulated: 4041500  inst.: 301863284 (ipc=74.7) sim_rate=88186 (inst/sec) elapsed = 0:0:57:03 / Thu Apr 12 20:39:35 2018
GPGPU-Sim PTX: 306900000 instructions simulated : ctaid=(4,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4043000  inst.: 301913231 (ipc=74.7) sim_rate=88175 (inst/sec) elapsed = 0:0:57:04 / Thu Apr 12 20:39:36 2018
GPGPU-Sim uArch: cycles simulated: 4044500  inst.: 301966610 (ipc=74.7) sim_rate=88165 (inst/sec) elapsed = 0:0:57:05 / Thu Apr 12 20:39:37 2018
GPGPU-Sim PTX: 307000000 instructions simulated : ctaid=(3,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4046000  inst.: 302016513 (ipc=74.6) sim_rate=88154 (inst/sec) elapsed = 0:0:57:06 / Thu Apr 12 20:39:38 2018
GPGPU-Sim uArch: cycles simulated: 4048000  inst.: 302082658 (ipc=74.6) sim_rate=88147 (inst/sec) elapsed = 0:0:57:07 / Thu Apr 12 20:39:39 2018
GPGPU-Sim PTX: 307100000 instructions simulated : ctaid=(7,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4049500  inst.: 302136566 (ipc=74.6) sim_rate=88137 (inst/sec) elapsed = 0:0:57:08 / Thu Apr 12 20:39:40 2018
GPGPU-Sim PTX: 307200000 instructions simulated : ctaid=(2,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4051000  inst.: 302190663 (ipc=74.6) sim_rate=88127 (inst/sec) elapsed = 0:0:57:09 / Thu Apr 12 20:39:41 2018
GPGPU-Sim uArch: cycles simulated: 4052500  inst.: 302232261 (ipc=74.6) sim_rate=88114 (inst/sec) elapsed = 0:0:57:10 / Thu Apr 12 20:39:42 2018
GPGPU-Sim PTX: 307300000 instructions simulated : ctaid=(8,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4054000  inst.: 302291333 (ipc=74.6) sim_rate=88105 (inst/sec) elapsed = 0:0:57:11 / Thu Apr 12 20:39:43 2018
GPGPU-Sim uArch: cycles simulated: 4055500  inst.: 302347054 (ipc=74.6) sim_rate=88096 (inst/sec) elapsed = 0:0:57:12 / Thu Apr 12 20:39:44 2018
GPGPU-Sim PTX: 307400000 instructions simulated : ctaid=(6,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4057000  inst.: 302394441 (ipc=74.5) sim_rate=88084 (inst/sec) elapsed = 0:0:57:13 / Thu Apr 12 20:39:45 2018
GPGPU-Sim uArch: cycles simulated: 4058500  inst.: 302443333 (ipc=74.5) sim_rate=88073 (inst/sec) elapsed = 0:0:57:14 / Thu Apr 12 20:39:46 2018
GPGPU-Sim PTX: 307500000 instructions simulated : ctaid=(6,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4060000  inst.: 302496770 (ipc=74.5) sim_rate=88063 (inst/sec) elapsed = 0:0:57:15 / Thu Apr 12 20:39:47 2018
GPGPU-Sim uArch: cycles simulated: 4061500  inst.: 302541205 (ipc=74.5) sim_rate=88050 (inst/sec) elapsed = 0:0:57:16 / Thu Apr 12 20:39:48 2018
GPGPU-Sim PTX: 307600000 instructions simulated : ctaid=(2,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4063000  inst.: 302595022 (ipc=74.5) sim_rate=88040 (inst/sec) elapsed = 0:0:57:17 / Thu Apr 12 20:39:49 2018
GPGPU-Sim uArch: cycles simulated: 4064500  inst.: 302653681 (ipc=74.5) sim_rate=88031 (inst/sec) elapsed = 0:0:57:18 / Thu Apr 12 20:39:50 2018
GPGPU-Sim PTX: 307700000 instructions simulated : ctaid=(6,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4066500  inst.: 302718870 (ipc=74.4) sim_rate=88025 (inst/sec) elapsed = 0:0:57:19 / Thu Apr 12 20:39:51 2018
GPGPU-Sim uArch: cycles simulated: 4068000  inst.: 302766130 (ipc=74.4) sim_rate=88013 (inst/sec) elapsed = 0:0:57:20 / Thu Apr 12 20:39:52 2018
GPGPU-Sim PTX: 307800000 instructions simulated : ctaid=(6,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4069500  inst.: 302816772 (ipc=74.4) sim_rate=88002 (inst/sec) elapsed = 0:0:57:21 / Thu Apr 12 20:39:53 2018
GPGPU-Sim PTX: 307900000 instructions simulated : ctaid=(6,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4071500  inst.: 302885915 (ipc=74.4) sim_rate=87997 (inst/sec) elapsed = 0:0:57:22 / Thu Apr 12 20:39:54 2018
GPGPU-Sim uArch: cycles simulated: 4073000  inst.: 302934231 (ipc=74.4) sim_rate=87985 (inst/sec) elapsed = 0:0:57:23 / Thu Apr 12 20:39:55 2018
GPGPU-Sim PTX: 308000000 instructions simulated : ctaid=(4,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4074500  inst.: 302981700 (ipc=74.4) sim_rate=87973 (inst/sec) elapsed = 0:0:57:24 / Thu Apr 12 20:39:56 2018
GPGPU-Sim uArch: cycles simulated: 4076000  inst.: 303036587 (ipc=74.3) sim_rate=87964 (inst/sec) elapsed = 0:0:57:25 / Thu Apr 12 20:39:57 2018
GPGPU-Sim PTX: 308100000 instructions simulated : ctaid=(5,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4078000  inst.: 303100618 (ipc=74.3) sim_rate=87957 (inst/sec) elapsed = 0:0:57:26 / Thu Apr 12 20:39:58 2018
GPGPU-Sim uArch: cycles simulated: 4079500  inst.: 303148499 (ipc=74.3) sim_rate=87945 (inst/sec) elapsed = 0:0:57:27 / Thu Apr 12 20:39:59 2018
GPGPU-Sim PTX: 308200000 instructions simulated : ctaid=(7,3,0) tid=(6,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4080949,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4081000  inst.: 303203544 (ipc=74.3) sim_rate=87936 (inst/sec) elapsed = 0:0:57:28 / Thu Apr 12 20:40:00 2018
GPGPU-Sim uArch: cycles simulated: 4082500  inst.: 303244848 (ipc=74.3) sim_rate=87922 (inst/sec) elapsed = 0:0:57:29 / Thu Apr 12 20:40:01 2018
GPGPU-Sim PTX: 308300000 instructions simulated : ctaid=(8,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4084500  inst.: 303308359 (ipc=74.3) sim_rate=87915 (inst/sec) elapsed = 0:0:57:30 / Thu Apr 12 20:40:02 2018
GPGPU-Sim uArch: cycles simulated: 4086000  inst.: 303356644 (ipc=74.2) sim_rate=87903 (inst/sec) elapsed = 0:0:57:31 / Thu Apr 12 20:40:03 2018
GPGPU-Sim PTX: 308400000 instructions simulated : ctaid=(5,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4087500  inst.: 303398112 (ipc=74.2) sim_rate=87890 (inst/sec) elapsed = 0:0:57:32 / Thu Apr 12 20:40:04 2018
GPGPU-Sim uArch: cycles simulated: 4089000  inst.: 303451935 (ipc=74.2) sim_rate=87880 (inst/sec) elapsed = 0:0:57:33 / Thu Apr 12 20:40:05 2018
GPGPU-Sim PTX: 308500000 instructions simulated : ctaid=(3,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4090500  inst.: 303501667 (ipc=74.2) sim_rate=87869 (inst/sec) elapsed = 0:0:57:34 / Thu Apr 12 20:40:06 2018
GPGPU-Sim uArch: cycles simulated: 4092000  inst.: 303546099 (ipc=74.2) sim_rate=87857 (inst/sec) elapsed = 0:0:57:35 / Thu Apr 12 20:40:07 2018
GPGPU-Sim PTX: 308600000 instructions simulated : ctaid=(8,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4093500  inst.: 303591971 (ipc=74.2) sim_rate=87844 (inst/sec) elapsed = 0:0:57:36 / Thu Apr 12 20:40:08 2018
GPGPU-Sim uArch: cycles simulated: 4095000  inst.: 303642333 (ipc=74.1) sim_rate=87834 (inst/sec) elapsed = 0:0:57:37 / Thu Apr 12 20:40:09 2018
GPGPU-Sim PTX: 308700000 instructions simulated : ctaid=(8,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4096000  inst.: 303668831 (ipc=74.1) sim_rate=87816 (inst/sec) elapsed = 0:0:57:38 / Thu Apr 12 20:40:10 2018
GPGPU-Sim uArch: cycles simulated: 4097500  inst.: 303720869 (ipc=74.1) sim_rate=87805 (inst/sec) elapsed = 0:0:57:39 / Thu Apr 12 20:40:11 2018
GPGPU-Sim PTX: 308800000 instructions simulated : ctaid=(6,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4099000  inst.: 303765681 (ipc=74.1) sim_rate=87793 (inst/sec) elapsed = 0:0:57:40 / Thu Apr 12 20:40:12 2018
GPGPU-Sim uArch: cycles simulated: 4100500  inst.: 303818519 (ipc=74.1) sim_rate=87783 (inst/sec) elapsed = 0:0:57:41 / Thu Apr 12 20:40:13 2018
GPGPU-Sim PTX: 308900000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4102000  inst.: 303860731 (ipc=74.1) sim_rate=87770 (inst/sec) elapsed = 0:0:57:42 / Thu Apr 12 20:40:14 2018
GPGPU-Sim uArch: cycles simulated: 4103000  inst.: 303894989 (ipc=74.1) sim_rate=87754 (inst/sec) elapsed = 0:0:57:43 / Thu Apr 12 20:40:15 2018
GPGPU-Sim PTX: 309000000 instructions simulated : ctaid=(7,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4104500  inst.: 303943907 (ipc=74.1) sim_rate=87743 (inst/sec) elapsed = 0:0:57:44 / Thu Apr 12 20:40:16 2018
GPGPU-Sim uArch: cycles simulated: 4106000  inst.: 303999239 (ipc=74.0) sim_rate=87734 (inst/sec) elapsed = 0:0:57:45 / Thu Apr 12 20:40:17 2018
GPGPU-Sim PTX: 309100000 instructions simulated : ctaid=(5,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4107500  inst.: 304044880 (ipc=74.0) sim_rate=87722 (inst/sec) elapsed = 0:0:57:46 / Thu Apr 12 20:40:18 2018
GPGPU-Sim uArch: cycles simulated: 4109000  inst.: 304081759 (ipc=74.0) sim_rate=87707 (inst/sec) elapsed = 0:0:57:47 / Thu Apr 12 20:40:19 2018
GPGPU-Sim uArch: cycles simulated: 4110500  inst.: 304133153 (ipc=74.0) sim_rate=87696 (inst/sec) elapsed = 0:0:57:48 / Thu Apr 12 20:40:20 2018
GPGPU-Sim PTX: 309200000 instructions simulated : ctaid=(6,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4112000  inst.: 304182660 (ipc=74.0) sim_rate=87685 (inst/sec) elapsed = 0:0:57:49 / Thu Apr 12 20:40:21 2018
GPGPU-Sim uArch: cycles simulated: 4113500  inst.: 304234779 (ipc=74.0) sim_rate=87675 (inst/sec) elapsed = 0:0:57:50 / Thu Apr 12 20:40:22 2018
GPGPU-Sim PTX: 309300000 instructions simulated : ctaid=(6,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4115000  inst.: 304289066 (ipc=73.9) sim_rate=87666 (inst/sec) elapsed = 0:0:57:51 / Thu Apr 12 20:40:23 2018
GPGPU-Sim PTX: 309400000 instructions simulated : ctaid=(2,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4116500  inst.: 304336840 (ipc=73.9) sim_rate=87654 (inst/sec) elapsed = 0:0:57:52 / Thu Apr 12 20:40:24 2018
GPGPU-Sim uArch: cycles simulated: 4118000  inst.: 304382423 (ipc=73.9) sim_rate=87642 (inst/sec) elapsed = 0:0:57:53 / Thu Apr 12 20:40:25 2018
GPGPU-Sim PTX: 309500000 instructions simulated : ctaid=(3,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 4119500  inst.: 304435914 (ipc=73.9) sim_rate=87632 (inst/sec) elapsed = 0:0:57:54 / Thu Apr 12 20:40:26 2018
GPGPU-Sim uArch: cycles simulated: 4121000  inst.: 304481889 (ipc=73.9) sim_rate=87620 (inst/sec) elapsed = 0:0:57:55 / Thu Apr 12 20:40:27 2018
GPGPU-Sim PTX: 309600000 instructions simulated : ctaid=(6,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4122500  inst.: 304531399 (ipc=73.9) sim_rate=87609 (inst/sec) elapsed = 0:0:57:56 / Thu Apr 12 20:40:28 2018
GPGPU-Sim uArch: cycles simulated: 4124000  inst.: 304582596 (ipc=73.9) sim_rate=87599 (inst/sec) elapsed = 0:0:57:57 / Thu Apr 12 20:40:29 2018
GPGPU-Sim PTX: 309700000 instructions simulated : ctaid=(7,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4125500  inst.: 304639609 (ipc=73.8) sim_rate=87590 (inst/sec) elapsed = 0:0:57:58 / Thu Apr 12 20:40:30 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4126744,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 4127000  inst.: 304689524 (ipc=73.8) sim_rate=87579 (inst/sec) elapsed = 0:0:57:59 / Thu Apr 12 20:40:31 2018
GPGPU-Sim PTX: 309800000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4128500  inst.: 304742793 (ipc=73.8) sim_rate=87569 (inst/sec) elapsed = 0:0:58:00 / Thu Apr 12 20:40:32 2018
GPGPU-Sim uArch: cycles simulated: 4130000  inst.: 304786912 (ipc=73.8) sim_rate=87557 (inst/sec) elapsed = 0:0:58:01 / Thu Apr 12 20:40:33 2018
GPGPU-Sim PTX: 309900000 instructions simulated : ctaid=(4,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4132000  inst.: 304850002 (ipc=73.8) sim_rate=87550 (inst/sec) elapsed = 0:0:58:02 / Thu Apr 12 20:40:34 2018
GPGPU-Sim uArch: cycles simulated: 4133500  inst.: 304897481 (ipc=73.8) sim_rate=87538 (inst/sec) elapsed = 0:0:58:03 / Thu Apr 12 20:40:35 2018
GPGPU-Sim PTX: 310000000 instructions simulated : ctaid=(5,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4135000  inst.: 304951349 (ipc=73.7) sim_rate=87529 (inst/sec) elapsed = 0:0:58:04 / Thu Apr 12 20:40:36 2018
GPGPU-Sim uArch: cycles simulated: 4136500  inst.: 304994698 (ipc=73.7) sim_rate=87516 (inst/sec) elapsed = 0:0:58:05 / Thu Apr 12 20:40:37 2018
GPGPU-Sim PTX: 310100000 instructions simulated : ctaid=(1,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4138500  inst.: 305059109 (ipc=73.7) sim_rate=87509 (inst/sec) elapsed = 0:0:58:06 / Thu Apr 12 20:40:38 2018
GPGPU-Sim uArch: cycles simulated: 4140000  inst.: 305107838 (ipc=73.7) sim_rate=87498 (inst/sec) elapsed = 0:0:58:07 / Thu Apr 12 20:40:39 2018
GPGPU-Sim PTX: 310200000 instructions simulated : ctaid=(8,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4142000  inst.: 305169730 (ipc=73.7) sim_rate=87491 (inst/sec) elapsed = 0:0:58:08 / Thu Apr 12 20:40:40 2018
GPGPU-Sim PTX: 310300000 instructions simulated : ctaid=(3,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 4144000  inst.: 305238132 (ipc=73.7) sim_rate=87485 (inst/sec) elapsed = 0:0:58:09 / Thu Apr 12 20:40:41 2018
GPGPU-Sim uArch: cycles simulated: 4145500  inst.: 305284078 (ipc=73.6) sim_rate=87473 (inst/sec) elapsed = 0:0:58:10 / Thu Apr 12 20:40:42 2018
GPGPU-Sim PTX: 310400000 instructions simulated : ctaid=(6,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4147000  inst.: 305334629 (ipc=73.6) sim_rate=87463 (inst/sec) elapsed = 0:0:58:11 / Thu Apr 12 20:40:43 2018
GPGPU-Sim uArch: cycles simulated: 4149000  inst.: 305402063 (ipc=73.6) sim_rate=87457 (inst/sec) elapsed = 0:0:58:12 / Thu Apr 12 20:40:44 2018
GPGPU-Sim PTX: 310500000 instructions simulated : ctaid=(3,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4150500  inst.: 305452593 (ipc=73.6) sim_rate=87447 (inst/sec) elapsed = 0:0:58:13 / Thu Apr 12 20:40:45 2018
GPGPU-Sim PTX: 310600000 instructions simulated : ctaid=(6,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 4152500  inst.: 305525567 (ipc=73.6) sim_rate=87442 (inst/sec) elapsed = 0:0:58:14 / Thu Apr 12 20:40:46 2018
GPGPU-Sim uArch: cycles simulated: 4154000  inst.: 305581142 (ipc=73.6) sim_rate=87433 (inst/sec) elapsed = 0:0:58:15 / Thu Apr 12 20:40:47 2018
GPGPU-Sim PTX: 310700000 instructions simulated : ctaid=(8,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 4155500  inst.: 305621284 (ipc=73.5) sim_rate=87420 (inst/sec) elapsed = 0:0:58:16 / Thu Apr 12 20:40:48 2018
GPGPU-Sim uArch: cycles simulated: 4157500  inst.: 305694648 (ipc=73.5) sim_rate=87416 (inst/sec) elapsed = 0:0:58:17 / Thu Apr 12 20:40:49 2018
GPGPU-Sim PTX: 310800000 instructions simulated : ctaid=(6,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4159500  inst.: 305763521 (ipc=73.5) sim_rate=87410 (inst/sec) elapsed = 0:0:58:18 / Thu Apr 12 20:40:50 2018
GPGPU-Sim PTX: 310900000 instructions simulated : ctaid=(7,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4161000  inst.: 305816868 (ipc=73.5) sim_rate=87401 (inst/sec) elapsed = 0:0:58:19 / Thu Apr 12 20:40:51 2018
GPGPU-Sim uArch: cycles simulated: 4162500  inst.: 305863687 (ipc=73.5) sim_rate=87389 (inst/sec) elapsed = 0:0:58:20 / Thu Apr 12 20:40:52 2018
GPGPU-Sim PTX: 311000000 instructions simulated : ctaid=(5,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4164500  inst.: 305933710 (ipc=73.5) sim_rate=87384 (inst/sec) elapsed = 0:0:58:21 / Thu Apr 12 20:40:53 2018
GPGPU-Sim uArch: cycles simulated: 4166000  inst.: 305982788 (ipc=73.4) sim_rate=87373 (inst/sec) elapsed = 0:0:58:22 / Thu Apr 12 20:40:54 2018
GPGPU-Sim PTX: 311100000 instructions simulated : ctaid=(2,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4168000  inst.: 306052619 (ipc=73.4) sim_rate=87368 (inst/sec) elapsed = 0:0:58:23 / Thu Apr 12 20:40:55 2018
GPGPU-Sim PTX: 311200000 instructions simulated : ctaid=(6,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4169500  inst.: 306104924 (ipc=73.4) sim_rate=87358 (inst/sec) elapsed = 0:0:58:24 / Thu Apr 12 20:40:56 2018
GPGPU-Sim uArch: cycles simulated: 4171500  inst.: 306183174 (ipc=73.4) sim_rate=87356 (inst/sec) elapsed = 0:0:58:25 / Thu Apr 12 20:40:57 2018
GPGPU-Sim PTX: 311300000 instructions simulated : ctaid=(8,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4173500  inst.: 306245841 (ipc=73.4) sim_rate=87349 (inst/sec) elapsed = 0:0:58:26 / Thu Apr 12 20:40:58 2018
GPGPU-Sim PTX: 311400000 instructions simulated : ctaid=(5,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4175000  inst.: 306297236 (ipc=73.4) sim_rate=87338 (inst/sec) elapsed = 0:0:58:27 / Thu Apr 12 20:40:59 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4176941,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4177000  inst.: 306363010 (ipc=73.3) sim_rate=87332 (inst/sec) elapsed = 0:0:58:28 / Thu Apr 12 20:41:00 2018
GPGPU-Sim PTX: 311500000 instructions simulated : ctaid=(6,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4178500  inst.: 306415279 (ipc=73.3) sim_rate=87322 (inst/sec) elapsed = 0:0:58:29 / Thu Apr 12 20:41:01 2018
GPGPU-Sim uArch: cycles simulated: 4180500  inst.: 306474873 (ipc=73.3) sim_rate=87314 (inst/sec) elapsed = 0:0:58:30 / Thu Apr 12 20:41:02 2018
GPGPU-Sim PTX: 311600000 instructions simulated : ctaid=(3,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 4182000  inst.: 306529340 (ipc=73.3) sim_rate=87305 (inst/sec) elapsed = 0:0:58:31 / Thu Apr 12 20:41:03 2018
GPGPU-Sim PTX: 311700000 instructions simulated : ctaid=(2,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4184000  inst.: 306594058 (ipc=73.3) sim_rate=87298 (inst/sec) elapsed = 0:0:58:32 / Thu Apr 12 20:41:04 2018
GPGPU-Sim uArch: cycles simulated: 4186000  inst.: 306664447 (ipc=73.3) sim_rate=87294 (inst/sec) elapsed = 0:0:58:33 / Thu Apr 12 20:41:05 2018
GPGPU-Sim PTX: 311800000 instructions simulated : ctaid=(3,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4187500  inst.: 306713045 (ipc=73.2) sim_rate=87283 (inst/sec) elapsed = 0:0:58:34 / Thu Apr 12 20:41:06 2018
GPGPU-Sim PTX: 311900000 instructions simulated : ctaid=(5,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4189500  inst.: 306782774 (ipc=73.2) sim_rate=87278 (inst/sec) elapsed = 0:0:58:35 / Thu Apr 12 20:41:07 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4190028,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4191000  inst.: 306837624 (ipc=73.2) sim_rate=87268 (inst/sec) elapsed = 0:0:58:36 / Thu Apr 12 20:41:08 2018
GPGPU-Sim PTX: 312000000 instructions simulated : ctaid=(2,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4193000  inst.: 306898430 (ipc=73.2) sim_rate=87261 (inst/sec) elapsed = 0:0:58:37 / Thu Apr 12 20:41:09 2018
GPGPU-Sim uArch: cycles simulated: 4194500  inst.: 306942719 (ipc=73.2) sim_rate=87249 (inst/sec) elapsed = 0:0:58:38 / Thu Apr 12 20:41:10 2018
GPGPU-Sim PTX: 312100000 instructions simulated : ctaid=(8,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4196000  inst.: 306992246 (ipc=73.2) sim_rate=87238 (inst/sec) elapsed = 0:0:58:39 / Thu Apr 12 20:41:11 2018
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4197656,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4198000  inst.: 307057982 (ipc=73.1) sim_rate=87232 (inst/sec) elapsed = 0:0:58:40 / Thu Apr 12 20:41:12 2018
GPGPU-Sim PTX: 312200000 instructions simulated : ctaid=(6,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4200000  inst.: 307116224 (ipc=73.1) sim_rate=87224 (inst/sec) elapsed = 0:0:58:41 / Thu Apr 12 20:41:13 2018
GPGPU-Sim PTX: 312300000 instructions simulated : ctaid=(3,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4202000  inst.: 307172920 (ipc=73.1) sim_rate=87215 (inst/sec) elapsed = 0:0:58:42 / Thu Apr 12 20:41:14 2018
GPGPU-Sim uArch: cycles simulated: 4204000  inst.: 307234391 (ipc=73.1) sim_rate=87208 (inst/sec) elapsed = 0:0:58:43 / Thu Apr 12 20:41:15 2018
GPGPU-Sim PTX: 312400000 instructions simulated : ctaid=(6,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4206000  inst.: 307291722 (ipc=73.1) sim_rate=87199 (inst/sec) elapsed = 0:0:58:44 / Thu Apr 12 20:41:16 2018
GPGPU-Sim uArch: cycles simulated: 4207500  inst.: 307338326 (ipc=73.0) sim_rate=87188 (inst/sec) elapsed = 0:0:58:45 / Thu Apr 12 20:41:17 2018
GPGPU-Sim PTX: 312500000 instructions simulated : ctaid=(7,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4209500  inst.: 307398478 (ipc=73.0) sim_rate=87180 (inst/sec) elapsed = 0:0:58:46 / Thu Apr 12 20:41:18 2018
GPGPU-Sim PTX: 312600000 instructions simulated : ctaid=(3,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4211500  inst.: 307462018 (ipc=73.0) sim_rate=87173 (inst/sec) elapsed = 0:0:58:47 / Thu Apr 12 20:41:19 2018
GPGPU-Sim uArch: cycles simulated: 4213500  inst.: 307521811 (ipc=73.0) sim_rate=87166 (inst/sec) elapsed = 0:0:58:48 / Thu Apr 12 20:41:20 2018
GPGPU-Sim PTX: 312700000 instructions simulated : ctaid=(6,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4215500  inst.: 307582032 (ipc=73.0) sim_rate=87158 (inst/sec) elapsed = 0:0:58:49 / Thu Apr 12 20:41:21 2018
GPGPU-Sim uArch: cycles simulated: 4217000  inst.: 307619478 (ipc=72.9) sim_rate=87144 (inst/sec) elapsed = 0:0:58:50 / Thu Apr 12 20:41:22 2018
GPGPU-Sim PTX: 312800000 instructions simulated : ctaid=(4,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4219000  inst.: 307675647 (ipc=72.9) sim_rate=87135 (inst/sec) elapsed = 0:0:58:51 / Thu Apr 12 20:41:23 2018
GPGPU-Sim uArch: cycles simulated: 4220500  inst.: 307724597 (ipc=72.9) sim_rate=87124 (inst/sec) elapsed = 0:0:58:52 / Thu Apr 12 20:41:24 2018
GPGPU-Sim PTX: 312900000 instructions simulated : ctaid=(7,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4222000  inst.: 307763337 (ipc=72.9) sim_rate=87111 (inst/sec) elapsed = 0:0:58:53 / Thu Apr 12 20:41:25 2018
GPGPU-Sim uArch: cycles simulated: 4223500  inst.: 307809860 (ipc=72.9) sim_rate=87099 (inst/sec) elapsed = 0:0:58:54 / Thu Apr 12 20:41:26 2018
GPGPU-Sim PTX: 313000000 instructions simulated : ctaid=(7,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4225500  inst.: 307867158 (ipc=72.9) sim_rate=87091 (inst/sec) elapsed = 0:0:58:55 / Thu Apr 12 20:41:27 2018
GPGPU-Sim uArch: cycles simulated: 4227000  inst.: 307916435 (ipc=72.8) sim_rate=87080 (inst/sec) elapsed = 0:0:58:56 / Thu Apr 12 20:41:28 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4227628,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 313100000 instructions simulated : ctaid=(2,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4229000  inst.: 307965129 (ipc=72.8) sim_rate=87069 (inst/sec) elapsed = 0:0:58:57 / Thu Apr 12 20:41:29 2018
GPGPU-Sim uArch: cycles simulated: 4230500  inst.: 308006948 (ipc=72.8) sim_rate=87056 (inst/sec) elapsed = 0:0:58:58 / Thu Apr 12 20:41:30 2018
GPGPU-Sim PTX: 313200000 instructions simulated : ctaid=(8,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4232500  inst.: 308059878 (ipc=72.8) sim_rate=87047 (inst/sec) elapsed = 0:0:58:59 / Thu Apr 12 20:41:31 2018
GPGPU-Sim uArch: cycles simulated: 4235000  inst.: 308132368 (ipc=72.8) sim_rate=87043 (inst/sec) elapsed = 0:0:59:00 / Thu Apr 12 20:41:32 2018
GPGPU-Sim PTX: 313300000 instructions simulated : ctaid=(4,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4237000  inst.: 308188023 (ipc=72.7) sim_rate=87034 (inst/sec) elapsed = 0:0:59:01 / Thu Apr 12 20:41:33 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4237063,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4238500  inst.: 308228676 (ipc=72.7) sim_rate=87021 (inst/sec) elapsed = 0:0:59:02 / Thu Apr 12 20:41:34 2018
GPGPU-Sim PTX: 313400000 instructions simulated : ctaid=(6,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4240500  inst.: 308278133 (ipc=72.7) sim_rate=87010 (inst/sec) elapsed = 0:0:59:03 / Thu Apr 12 20:41:35 2018
GPGPU-Sim PTX: 313500000 instructions simulated : ctaid=(6,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4242500  inst.: 308333480 (ipc=72.7) sim_rate=87001 (inst/sec) elapsed = 0:0:59:04 / Thu Apr 12 20:41:36 2018
GPGPU-Sim uArch: cycles simulated: 4244500  inst.: 308376971 (ipc=72.7) sim_rate=86989 (inst/sec) elapsed = 0:0:59:05 / Thu Apr 12 20:41:37 2018
GPGPU-Sim uArch: cycles simulated: 4246000  inst.: 308418479 (ipc=72.6) sim_rate=86976 (inst/sec) elapsed = 0:0:59:06 / Thu Apr 12 20:41:38 2018
GPGPU-Sim PTX: 313600000 instructions simulated : ctaid=(7,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4248000  inst.: 308473190 (ipc=72.6) sim_rate=86967 (inst/sec) elapsed = 0:0:59:07 / Thu Apr 12 20:41:39 2018
GPGPU-Sim PTX: 313700000 instructions simulated : ctaid=(2,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4250500  inst.: 308537589 (ipc=72.6) sim_rate=86960 (inst/sec) elapsed = 0:0:59:08 / Thu Apr 12 20:41:40 2018
GPGPU-Sim uArch: cycles simulated: 4252000  inst.: 308580690 (ipc=72.6) sim_rate=86948 (inst/sec) elapsed = 0:0:59:09 / Thu Apr 12 20:41:41 2018
GPGPU-Sim PTX: 313800000 instructions simulated : ctaid=(5,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4254000  inst.: 308634855 (ipc=72.6) sim_rate=86939 (inst/sec) elapsed = 0:0:59:10 / Thu Apr 12 20:41:42 2018
GPGPU-Sim uArch: cycles simulated: 4256500  inst.: 308692356 (ipc=72.5) sim_rate=86931 (inst/sec) elapsed = 0:0:59:11 / Thu Apr 12 20:41:43 2018
GPGPU-Sim PTX: 313900000 instructions simulated : ctaid=(7,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4258500  inst.: 308749037 (ipc=72.5) sim_rate=86922 (inst/sec) elapsed = 0:0:59:12 / Thu Apr 12 20:41:44 2018
GPGPU-Sim uArch: cycles simulated: 4260500  inst.: 308798841 (ipc=72.5) sim_rate=86912 (inst/sec) elapsed = 0:0:59:13 / Thu Apr 12 20:41:45 2018
GPGPU-Sim PTX: 314000000 instructions simulated : ctaid=(7,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4262000  inst.: 308834625 (ipc=72.5) sim_rate=86897 (inst/sec) elapsed = 0:0:59:14 / Thu Apr 12 20:41:46 2018
GPGPU-Sim uArch: cycles simulated: 4264000  inst.: 308886970 (ipc=72.4) sim_rate=86888 (inst/sec) elapsed = 0:0:59:15 / Thu Apr 12 20:41:47 2018
GPGPU-Sim PTX: 314100000 instructions simulated : ctaid=(8,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4266000  inst.: 308944352 (ipc=72.4) sim_rate=86879 (inst/sec) elapsed = 0:0:59:16 / Thu Apr 12 20:41:48 2018
GPGPU-Sim uArch: cycles simulated: 4268000  inst.: 308998238 (ipc=72.4) sim_rate=86870 (inst/sec) elapsed = 0:0:59:17 / Thu Apr 12 20:41:49 2018
GPGPU-Sim PTX: 314200000 instructions simulated : ctaid=(6,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4270000  inst.: 309049340 (ipc=72.4) sim_rate=86860 (inst/sec) elapsed = 0:0:59:18 / Thu Apr 12 20:41:50 2018
GPGPU-Sim uArch: cycles simulated: 4272000  inst.: 309102262 (ipc=72.4) sim_rate=86850 (inst/sec) elapsed = 0:0:59:19 / Thu Apr 12 20:41:51 2018
GPGPU-Sim PTX: 314300000 instructions simulated : ctaid=(6,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4274000  inst.: 309152223 (ipc=72.3) sim_rate=86840 (inst/sec) elapsed = 0:0:59:20 / Thu Apr 12 20:41:52 2018
GPGPU-Sim uArch: cycles simulated: 4275500  inst.: 309195477 (ipc=72.3) sim_rate=86828 (inst/sec) elapsed = 0:0:59:21 / Thu Apr 12 20:41:53 2018
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4275827,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 314400000 instructions simulated : ctaid=(7,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 4277500  inst.: 309246210 (ipc=72.3) sim_rate=86818 (inst/sec) elapsed = 0:0:59:22 / Thu Apr 12 20:41:54 2018
GPGPU-Sim uArch: cycles simulated: 4279500  inst.: 309301142 (ipc=72.3) sim_rate=86809 (inst/sec) elapsed = 0:0:59:23 / Thu Apr 12 20:41:55 2018
GPGPU-Sim PTX: 314500000 instructions simulated : ctaid=(7,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4281500  inst.: 309357798 (ipc=72.3) sim_rate=86800 (inst/sec) elapsed = 0:0:59:24 / Thu Apr 12 20:41:56 2018
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4281655,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4283000  inst.: 309391484 (ipc=72.2) sim_rate=86785 (inst/sec) elapsed = 0:0:59:25 / Thu Apr 12 20:41:57 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4283143,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 314600000 instructions simulated : ctaid=(4,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4285000  inst.: 309439287 (ipc=72.2) sim_rate=86774 (inst/sec) elapsed = 0:0:59:26 / Thu Apr 12 20:41:58 2018
GPGPU-Sim uArch: cycles simulated: 4287500  inst.: 309491339 (ipc=72.2) sim_rate=86765 (inst/sec) elapsed = 0:0:59:27 / Thu Apr 12 20:41:59 2018
GPGPU-Sim PTX: 314700000 instructions simulated : ctaid=(2,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 4290000  inst.: 309547684 (ipc=72.2) sim_rate=86756 (inst/sec) elapsed = 0:0:59:28 / Thu Apr 12 20:42:00 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4292084,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4292500  inst.: 309597251 (ipc=72.1) sim_rate=86746 (inst/sec) elapsed = 0:0:59:29 / Thu Apr 12 20:42:01 2018
GPGPU-Sim PTX: 314800000 instructions simulated : ctaid=(7,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4295000  inst.: 309648933 (ipc=72.1) sim_rate=86736 (inst/sec) elapsed = 0:0:59:30 / Thu Apr 12 20:42:02 2018
GPGPU-Sim PTX: 314900000 instructions simulated : ctaid=(5,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4297500  inst.: 309704288 (ipc=72.1) sim_rate=86727 (inst/sec) elapsed = 0:0:59:31 / Thu Apr 12 20:42:03 2018
GPGPU-Sim uArch: cycles simulated: 4300000  inst.: 309749897 (ipc=72.0) sim_rate=86716 (inst/sec) elapsed = 0:0:59:32 / Thu Apr 12 20:42:04 2018
GPGPU-Sim PTX: 315000000 instructions simulated : ctaid=(8,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4302500  inst.: 309802319 (ipc=72.0) sim_rate=86706 (inst/sec) elapsed = 0:0:59:33 / Thu Apr 12 20:42:05 2018
GPGPU-Sim uArch: cycles simulated: 4305000  inst.: 309853962 (ipc=72.0) sim_rate=86696 (inst/sec) elapsed = 0:0:59:34 / Thu Apr 12 20:42:06 2018
GPGPU-Sim PTX: 315100000 instructions simulated : ctaid=(5,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4307500  inst.: 309907804 (ipc=71.9) sim_rate=86687 (inst/sec) elapsed = 0:0:59:35 / Thu Apr 12 20:42:07 2018
GPGPU-Sim uArch: cycles simulated: 4310500  inst.: 309969062 (ipc=71.9) sim_rate=86680 (inst/sec) elapsed = 0:0:59:36 / Thu Apr 12 20:42:08 2018
GPGPU-Sim PTX: 315200000 instructions simulated : ctaid=(7,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4313000  inst.: 310020133 (ipc=71.9) sim_rate=86670 (inst/sec) elapsed = 0:0:59:37 / Thu Apr 12 20:42:09 2018
GPGPU-Sim uArch: cycles simulated: 4315500  inst.: 310076071 (ipc=71.9) sim_rate=86661 (inst/sec) elapsed = 0:0:59:38 / Thu Apr 12 20:42:10 2018
GPGPU-Sim PTX: 315300000 instructions simulated : ctaid=(7,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 4318000  inst.: 310129837 (ipc=71.8) sim_rate=86652 (inst/sec) elapsed = 0:0:59:39 / Thu Apr 12 20:42:11 2018
GPGPU-Sim uArch: cycles simulated: 4320500  inst.: 310177398 (ipc=71.8) sim_rate=86641 (inst/sec) elapsed = 0:0:59:40 / Thu Apr 12 20:42:12 2018
GPGPU-Sim PTX: 315400000 instructions simulated : ctaid=(7,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4323000  inst.: 310226000 (ipc=71.8) sim_rate=86631 (inst/sec) elapsed = 0:0:59:41 / Thu Apr 12 20:42:13 2018
GPGPU-Sim uArch: cycles simulated: 4325500  inst.: 310279956 (ipc=71.7) sim_rate=86621 (inst/sec) elapsed = 0:0:59:42 / Thu Apr 12 20:42:14 2018
GPGPU-Sim PTX: 315500000 instructions simulated : ctaid=(3,3,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4326408,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4328000  inst.: 310326770 (ipc=71.7) sim_rate=86610 (inst/sec) elapsed = 0:0:59:43 / Thu Apr 12 20:42:15 2018
GPGPU-Sim uArch: cycles simulated: 4330000  inst.: 310369857 (ipc=71.7) sim_rate=86598 (inst/sec) elapsed = 0:0:59:44 / Thu Apr 12 20:42:16 2018
GPGPU-Sim PTX: 315600000 instructions simulated : ctaid=(3,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4332500  inst.: 310415345 (ipc=71.6) sim_rate=86587 (inst/sec) elapsed = 0:0:59:45 / Thu Apr 12 20:42:17 2018
GPGPU-Sim uArch: cycles simulated: 4335000  inst.: 310464097 (ipc=71.6) sim_rate=86576 (inst/sec) elapsed = 0:0:59:46 / Thu Apr 12 20:42:18 2018
GPGPU-Sim PTX: 315700000 instructions simulated : ctaid=(7,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4337500  inst.: 310511939 (ipc=71.6) sim_rate=86565 (inst/sec) elapsed = 0:0:59:47 / Thu Apr 12 20:42:19 2018
GPGPU-Sim uArch: cycles simulated: 4340500  inst.: 310561626 (ipc=71.5) sim_rate=86555 (inst/sec) elapsed = 0:0:59:48 / Thu Apr 12 20:42:20 2018
GPGPU-Sim PTX: 315800000 instructions simulated : ctaid=(4,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4343000  inst.: 310613178 (ipc=71.5) sim_rate=86545 (inst/sec) elapsed = 0:0:59:49 / Thu Apr 12 20:42:21 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4343277,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4346000  inst.: 310656059 (ipc=71.5) sim_rate=86533 (inst/sec) elapsed = 0:0:59:50 / Thu Apr 12 20:42:22 2018
GPGPU-Sim PTX: 315900000 instructions simulated : ctaid=(8,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4348500  inst.: 310706197 (ipc=71.5) sim_rate=86523 (inst/sec) elapsed = 0:0:59:51 / Thu Apr 12 20:42:23 2018
GPGPU-Sim uArch: cycles simulated: 4351500  inst.: 310753059 (ipc=71.4) sim_rate=86512 (inst/sec) elapsed = 0:0:59:52 / Thu Apr 12 20:42:24 2018
GPGPU-Sim PTX: 316000000 instructions simulated : ctaid=(5,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4354000  inst.: 310798117 (ipc=71.4) sim_rate=86501 (inst/sec) elapsed = 0:0:59:53 / Thu Apr 12 20:42:25 2018
GPGPU-Sim uArch: cycles simulated: 4357000  inst.: 310851878 (ipc=71.3) sim_rate=86491 (inst/sec) elapsed = 0:0:59:54 / Thu Apr 12 20:42:26 2018
GPGPU-Sim PTX: 316100000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4360000  inst.: 310906437 (ipc=71.3) sim_rate=86483 (inst/sec) elapsed = 0:0:59:55 / Thu Apr 12 20:42:27 2018
GPGPU-Sim uArch: cycles simulated: 4362500  inst.: 310946634 (ipc=71.3) sim_rate=86470 (inst/sec) elapsed = 0:0:59:56 / Thu Apr 12 20:42:28 2018
GPGPU-Sim PTX: 316200000 instructions simulated : ctaid=(7,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4365500  inst.: 311000542 (ipc=71.2) sim_rate=86461 (inst/sec) elapsed = 0:0:59:57 / Thu Apr 12 20:42:29 2018
GPGPU-Sim uArch: cycles simulated: 4368500  inst.: 311048431 (ipc=71.2) sim_rate=86450 (inst/sec) elapsed = 0:0:59:58 / Thu Apr 12 20:42:30 2018
GPGPU-Sim PTX: 316300000 instructions simulated : ctaid=(8,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4371000  inst.: 311092172 (ipc=71.2) sim_rate=86438 (inst/sec) elapsed = 0:0:59:59 / Thu Apr 12 20:42:31 2018
GPGPU-Sim uArch: cycles simulated: 4374000  inst.: 311142793 (ipc=71.1) sim_rate=86428 (inst/sec) elapsed = 0:1:00:00 / Thu Apr 12 20:42:32 2018
GPGPU-Sim PTX: 316400000 instructions simulated : ctaid=(6,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4376500  inst.: 311185410 (ipc=71.1) sim_rate=86416 (inst/sec) elapsed = 0:1:00:01 / Thu Apr 12 20:42:33 2018
GPGPU-Sim uArch: cycles simulated: 4379000  inst.: 311228411 (ipc=71.1) sim_rate=86404 (inst/sec) elapsed = 0:1:00:02 / Thu Apr 12 20:42:34 2018
GPGPU-Sim PTX: 316500000 instructions simulated : ctaid=(7,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4381500  inst.: 311273655 (ipc=71.0) sim_rate=86392 (inst/sec) elapsed = 0:1:00:03 / Thu Apr 12 20:42:35 2018
GPGPU-Sim uArch: cycles simulated: 4384000  inst.: 311314438 (ipc=71.0) sim_rate=86380 (inst/sec) elapsed = 0:1:00:04 / Thu Apr 12 20:42:36 2018
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4384468,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 316600000 instructions simulated : ctaid=(8,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4387000  inst.: 311359281 (ipc=71.0) sim_rate=86368 (inst/sec) elapsed = 0:1:00:05 / Thu Apr 12 20:42:37 2018
GPGPU-Sim uArch: cycles simulated: 4390000  inst.: 311404888 (ipc=70.9) sim_rate=86357 (inst/sec) elapsed = 0:1:00:06 / Thu Apr 12 20:42:38 2018
GPGPU-Sim uArch: cycles simulated: 4392500  inst.: 311450066 (ipc=70.9) sim_rate=86346 (inst/sec) elapsed = 0:1:00:07 / Thu Apr 12 20:42:39 2018
GPGPU-Sim PTX: 316700000 instructions simulated : ctaid=(7,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4395500  inst.: 311496229 (ipc=70.9) sim_rate=86334 (inst/sec) elapsed = 0:1:00:08 / Thu Apr 12 20:42:40 2018
GPGPU-Sim uArch: cycles simulated: 4398000  inst.: 311540973 (ipc=70.8) sim_rate=86323 (inst/sec) elapsed = 0:1:00:09 / Thu Apr 12 20:42:41 2018
GPGPU-Sim PTX: 316800000 instructions simulated : ctaid=(4,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4401500  inst.: 311596118 (ipc=70.8) sim_rate=86314 (inst/sec) elapsed = 0:1:00:10 / Thu Apr 12 20:42:42 2018
GPGPU-Sim uArch: cycles simulated: 4404500  inst.: 311646487 (ipc=70.8) sim_rate=86304 (inst/sec) elapsed = 0:1:00:11 / Thu Apr 12 20:42:43 2018
GPGPU-Sim PTX: 316900000 instructions simulated : ctaid=(5,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4407500  inst.: 311697056 (ipc=70.7) sim_rate=86294 (inst/sec) elapsed = 0:1:00:12 / Thu Apr 12 20:42:44 2018
GPGPU-Sim uArch: cycles simulated: 4410500  inst.: 311744140 (ipc=70.7) sim_rate=86284 (inst/sec) elapsed = 0:1:00:13 / Thu Apr 12 20:42:45 2018
GPGPU-Sim PTX: 317000000 instructions simulated : ctaid=(7,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4413500  inst.: 311792610 (ipc=70.6) sim_rate=86273 (inst/sec) elapsed = 0:1:00:14 / Thu Apr 12 20:42:46 2018
GPGPU-Sim uArch: cycles simulated: 4416500  inst.: 311834314 (ipc=70.6) sim_rate=86261 (inst/sec) elapsed = 0:1:00:15 / Thu Apr 12 20:42:47 2018
GPGPU-Sim PTX: 317100000 instructions simulated : ctaid=(4,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4419500  inst.: 311888380 (ipc=70.6) sim_rate=86252 (inst/sec) elapsed = 0:1:00:16 / Thu Apr 12 20:42:48 2018
GPGPU-Sim PTX: 317200000 instructions simulated : ctaid=(8,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 4423000  inst.: 311944174 (ipc=70.5) sim_rate=86243 (inst/sec) elapsed = 0:1:00:17 / Thu Apr 12 20:42:49 2018
GPGPU-Sim uArch: cycles simulated: 4426500  inst.: 311999262 (ipc=70.5) sim_rate=86235 (inst/sec) elapsed = 0:1:00:18 / Thu Apr 12 20:42:50 2018
GPGPU-Sim PTX: 317300000 instructions simulated : ctaid=(7,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4429500  inst.: 312048088 (ipc=70.4) sim_rate=86224 (inst/sec) elapsed = 0:1:00:19 / Thu Apr 12 20:42:51 2018
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4430974,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4432500  inst.: 312093507 (ipc=70.4) sim_rate=86213 (inst/sec) elapsed = 0:1:00:20 / Thu Apr 12 20:42:52 2018
GPGPU-Sim PTX: 317400000 instructions simulated : ctaid=(7,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4435500  inst.: 312139589 (ipc=70.4) sim_rate=86202 (inst/sec) elapsed = 0:1:00:21 / Thu Apr 12 20:42:53 2018
GPGPU-Sim uArch: cycles simulated: 4439000  inst.: 312191302 (ipc=70.3) sim_rate=86193 (inst/sec) elapsed = 0:1:00:22 / Thu Apr 12 20:42:54 2018
GPGPU-Sim PTX: 317500000 instructions simulated : ctaid=(8,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4442000  inst.: 312238427 (ipc=70.3) sim_rate=86182 (inst/sec) elapsed = 0:1:00:23 / Thu Apr 12 20:42:55 2018
GPGPU-Sim uArch: cycles simulated: 4445000  inst.: 312283197 (ipc=70.3) sim_rate=86170 (inst/sec) elapsed = 0:1:00:24 / Thu Apr 12 20:42:56 2018
GPGPU-Sim uArch: cycles simulated: 4448500  inst.: 312328394 (ipc=70.2) sim_rate=86159 (inst/sec) elapsed = 0:1:00:25 / Thu Apr 12 20:42:57 2018
GPGPU-Sim PTX: 317600000 instructions simulated : ctaid=(8,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 4451500  inst.: 312379186 (ipc=70.2) sim_rate=86149 (inst/sec) elapsed = 0:1:00:26 / Thu Apr 12 20:42:58 2018
GPGPU-Sim PTX: 317700000 instructions simulated : ctaid=(5,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4454500  inst.: 312428625 (ipc=70.1) sim_rate=86139 (inst/sec) elapsed = 0:1:00:27 / Thu Apr 12 20:42:59 2018
GPGPU-Sim uArch: cycles simulated: 4457500  inst.: 312468617 (ipc=70.1) sim_rate=86126 (inst/sec) elapsed = 0:1:00:28 / Thu Apr 12 20:43:00 2018
GPGPU-Sim uArch: cycles simulated: 4461000  inst.: 312519098 (ipc=70.1) sim_rate=86117 (inst/sec) elapsed = 0:1:00:29 / Thu Apr 12 20:43:01 2018
GPGPU-Sim PTX: 317800000 instructions simulated : ctaid=(8,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4464000  inst.: 312563953 (ipc=70.0) sim_rate=86105 (inst/sec) elapsed = 0:1:00:30 / Thu Apr 12 20:43:02 2018
GPGPU-Sim uArch: cycles simulated: 4466500  inst.: 312601726 (ipc=70.0) sim_rate=86092 (inst/sec) elapsed = 0:1:00:31 / Thu Apr 12 20:43:03 2018
GPGPU-Sim PTX: 317900000 instructions simulated : ctaid=(7,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4470000  inst.: 312652530 (ipc=69.9) sim_rate=86082 (inst/sec) elapsed = 0:1:00:32 / Thu Apr 12 20:43:04 2018
GPGPU-Sim uArch: cycles simulated: 4473000  inst.: 312695238 (ipc=69.9) sim_rate=86070 (inst/sec) elapsed = 0:1:00:33 / Thu Apr 12 20:43:05 2018
GPGPU-Sim PTX: 318000000 instructions simulated : ctaid=(7,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4476000  inst.: 312736863 (ipc=69.9) sim_rate=86058 (inst/sec) elapsed = 0:1:00:34 / Thu Apr 12 20:43:06 2018
GPGPU-Sim uArch: cycles simulated: 4479000  inst.: 312772640 (ipc=69.8) sim_rate=86044 (inst/sec) elapsed = 0:1:00:35 / Thu Apr 12 20:43:07 2018
GPGPU-Sim PTX: 318100000 instructions simulated : ctaid=(4,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4482500  inst.: 312819913 (ipc=69.8) sim_rate=86034 (inst/sec) elapsed = 0:1:00:36 / Thu Apr 12 20:43:08 2018
GPGPU-Sim uArch: cycles simulated: 4486000  inst.: 312863879 (ipc=69.7) sim_rate=86022 (inst/sec) elapsed = 0:1:00:37 / Thu Apr 12 20:43:09 2018
GPGPU-Sim uArch: cycles simulated: 4489000  inst.: 312907391 (ipc=69.7) sim_rate=86010 (inst/sec) elapsed = 0:1:00:38 / Thu Apr 12 20:43:10 2018
GPGPU-Sim PTX: 318200000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4492500  inst.: 312954402 (ipc=69.7) sim_rate=86000 (inst/sec) elapsed = 0:1:00:39 / Thu Apr 12 20:43:11 2018
GPGPU-Sim uArch: cycles simulated: 4496000  inst.: 313001330 (ipc=69.6) sim_rate=85989 (inst/sec) elapsed = 0:1:00:40 / Thu Apr 12 20:43:12 2018
GPGPU-Sim PTX: 318300000 instructions simulated : ctaid=(5,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4499000  inst.: 313042010 (ipc=69.6) sim_rate=85976 (inst/sec) elapsed = 0:1:00:41 / Thu Apr 12 20:43:13 2018
GPGPU-Sim uArch: cycles simulated: 4502500  inst.: 313086163 (ipc=69.5) sim_rate=85965 (inst/sec) elapsed = 0:1:00:42 / Thu Apr 12 20:43:14 2018
GPGPU-Sim PTX: 318400000 instructions simulated : ctaid=(8,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4506000  inst.: 313134080 (ipc=69.5) sim_rate=85955 (inst/sec) elapsed = 0:1:00:43 / Thu Apr 12 20:43:15 2018
GPGPU-Sim uArch: cycles simulated: 4509000  inst.: 313173158 (ipc=69.5) sim_rate=85942 (inst/sec) elapsed = 0:1:00:44 / Thu Apr 12 20:43:16 2018
GPGPU-Sim PTX: 318500000 instructions simulated : ctaid=(3,3,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4511743,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4511800,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4512000  inst.: 313215869 (ipc=69.4) sim_rate=85930 (inst/sec) elapsed = 0:1:00:45 / Thu Apr 12 20:43:17 2018
GPGPU-Sim uArch: cycles simulated: 4515500  inst.: 313254189 (ipc=69.4) sim_rate=85917 (inst/sec) elapsed = 0:1:00:46 / Thu Apr 12 20:43:18 2018
GPGPU-Sim uArch: cycles simulated: 4519500  inst.: 313297668 (ipc=69.3) sim_rate=85905 (inst/sec) elapsed = 0:1:00:47 / Thu Apr 12 20:43:19 2018
GPGPU-Sim PTX: 318600000 instructions simulated : ctaid=(7,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4523500  inst.: 313337156 (ipc=69.3) sim_rate=85892 (inst/sec) elapsed = 0:1:00:48 / Thu Apr 12 20:43:20 2018
GPGPU-Sim uArch: cycles simulated: 4527000  inst.: 313380650 (ipc=69.2) sim_rate=85881 (inst/sec) elapsed = 0:1:00:49 / Thu Apr 12 20:43:21 2018
GPGPU-Sim PTX: 318700000 instructions simulated : ctaid=(8,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4531500  inst.: 313428065 (ipc=69.2) sim_rate=85870 (inst/sec) elapsed = 0:1:00:50 / Thu Apr 12 20:43:22 2018
GPGPU-Sim uArch: cycles simulated: 4535000  inst.: 313470511 (ipc=69.1) sim_rate=85858 (inst/sec) elapsed = 0:1:00:51 / Thu Apr 12 20:43:23 2018
GPGPU-Sim PTX: 318800000 instructions simulated : ctaid=(7,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4539000  inst.: 313514056 (ipc=69.1) sim_rate=85847 (inst/sec) elapsed = 0:1:00:52 / Thu Apr 12 20:43:24 2018
GPGPU-Sim uArch: cycles simulated: 4543000  inst.: 313557633 (ipc=69.0) sim_rate=85835 (inst/sec) elapsed = 0:1:00:53 / Thu Apr 12 20:43:25 2018
GPGPU-Sim uArch: cycles simulated: 4546500  inst.: 313595558 (ipc=69.0) sim_rate=85822 (inst/sec) elapsed = 0:1:00:54 / Thu Apr 12 20:43:26 2018
GPGPU-Sim PTX: 318900000 instructions simulated : ctaid=(7,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4550500  inst.: 313639842 (ipc=68.9) sim_rate=85811 (inst/sec) elapsed = 0:1:00:55 / Thu Apr 12 20:43:27 2018
GPGPU-Sim uArch: cycles simulated: 4554000  inst.: 313681963 (ipc=68.9) sim_rate=85799 (inst/sec) elapsed = 0:1:00:56 / Thu Apr 12 20:43:28 2018
GPGPU-Sim PTX: 319000000 instructions simulated : ctaid=(4,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4558000  inst.: 313729393 (ipc=68.8) sim_rate=85788 (inst/sec) elapsed = 0:1:00:57 / Thu Apr 12 20:43:29 2018
GPGPU-Sim uArch: cycles simulated: 4562000  inst.: 313769947 (ipc=68.8) sim_rate=85776 (inst/sec) elapsed = 0:1:00:58 / Thu Apr 12 20:43:30 2018
GPGPU-Sim PTX: 319100000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4563598,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4565500  inst.: 313807509 (ipc=68.7) sim_rate=85763 (inst/sec) elapsed = 0:1:00:59 / Thu Apr 12 20:43:31 2018
GPGPU-Sim uArch: cycles simulated: 4569500  inst.: 313848402 (ipc=68.7) sim_rate=85750 (inst/sec) elapsed = 0:1:01:00 / Thu Apr 12 20:43:32 2018
GPGPU-Sim PTX: 319200000 instructions simulated : ctaid=(5,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4574000  inst.: 313894449 (ipc=68.6) sim_rate=85740 (inst/sec) elapsed = 0:1:01:01 / Thu Apr 12 20:43:33 2018
GPGPU-Sim uArch: cycles simulated: 4578000  inst.: 313938223 (ipc=68.6) sim_rate=85728 (inst/sec) elapsed = 0:1:01:02 / Thu Apr 12 20:43:34 2018
GPGPU-Sim uArch: cycles simulated: 4582000  inst.: 313977133 (ipc=68.5) sim_rate=85715 (inst/sec) elapsed = 0:1:01:03 / Thu Apr 12 20:43:35 2018
GPGPU-Sim PTX: 319300000 instructions simulated : ctaid=(8,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4586000  inst.: 314016951 (ipc=68.5) sim_rate=85703 (inst/sec) elapsed = 0:1:01:04 / Thu Apr 12 20:43:36 2018
GPGPU-Sim uArch: cycles simulated: 4590000  inst.: 314055019 (ipc=68.4) sim_rate=85690 (inst/sec) elapsed = 0:1:01:05 / Thu Apr 12 20:43:37 2018
GPGPU-Sim PTX: 319400000 instructions simulated : ctaid=(4,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4594000  inst.: 314092087 (ipc=68.4) sim_rate=85677 (inst/sec) elapsed = 0:1:01:06 / Thu Apr 12 20:43:38 2018
GPGPU-Sim uArch: cycles simulated: 4597500  inst.: 314127505 (ipc=68.3) sim_rate=85663 (inst/sec) elapsed = 0:1:01:07 / Thu Apr 12 20:43:39 2018
GPGPU-Sim uArch: cycles simulated: 4601000  inst.: 314161095 (ipc=68.3) sim_rate=85649 (inst/sec) elapsed = 0:1:01:08 / Thu Apr 12 20:43:40 2018
GPGPU-Sim PTX: 319500000 instructions simulated : ctaid=(8,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4605000  inst.: 314199257 (ipc=68.2) sim_rate=85636 (inst/sec) elapsed = 0:1:01:09 / Thu Apr 12 20:43:41 2018
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4605305,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4609000  inst.: 314231962 (ipc=68.2) sim_rate=85621 (inst/sec) elapsed = 0:1:01:10 / Thu Apr 12 20:43:42 2018
GPGPU-Sim uArch: cycles simulated: 4613500  inst.: 314271142 (ipc=68.1) sim_rate=85609 (inst/sec) elapsed = 0:1:01:11 / Thu Apr 12 20:43:43 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4614524,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 319600000 instructions simulated : ctaid=(5,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4617500  inst.: 314300385 (ipc=68.1) sim_rate=85593 (inst/sec) elapsed = 0:1:01:12 / Thu Apr 12 20:43:44 2018
GPGPU-Sim uArch: cycles simulated: 4622000  inst.: 314332415 (ipc=68.0) sim_rate=85579 (inst/sec) elapsed = 0:1:01:13 / Thu Apr 12 20:43:45 2018
GPGPU-Sim uArch: cycles simulated: 4626500  inst.: 314368084 (ipc=67.9) sim_rate=85565 (inst/sec) elapsed = 0:1:01:14 / Thu Apr 12 20:43:46 2018
GPGPU-Sim PTX: 319700000 instructions simulated : ctaid=(4,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4631000  inst.: 314397571 (ipc=67.9) sim_rate=85550 (inst/sec) elapsed = 0:1:01:15 / Thu Apr 12 20:43:47 2018
GPGPU-Sim uArch: cycles simulated: 4635500  inst.: 314431012 (ipc=67.8) sim_rate=85536 (inst/sec) elapsed = 0:1:01:16 / Thu Apr 12 20:43:48 2018
GPGPU-Sim uArch: cycles simulated: 4640000  inst.: 314462439 (ipc=67.8) sim_rate=85521 (inst/sec) elapsed = 0:1:01:17 / Thu Apr 12 20:43:49 2018
GPGPU-Sim PTX: 319800000 instructions simulated : ctaid=(5,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4644500  inst.: 314496071 (ipc=67.7) sim_rate=85507 (inst/sec) elapsed = 0:1:01:18 / Thu Apr 12 20:43:50 2018
GPGPU-Sim uArch: cycles simulated: 4649000  inst.: 314529164 (ipc=67.7) sim_rate=85493 (inst/sec) elapsed = 0:1:01:19 / Thu Apr 12 20:43:51 2018
GPGPU-Sim uArch: cycles simulated: 4653500  inst.: 314563393 (ipc=67.6) sim_rate=85479 (inst/sec) elapsed = 0:1:01:20 / Thu Apr 12 20:43:52 2018
GPGPU-Sim PTX: 319900000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4657500  inst.: 314591853 (ipc=67.5) sim_rate=85463 (inst/sec) elapsed = 0:1:01:21 / Thu Apr 12 20:43:53 2018
GPGPU-Sim uArch: cycles simulated: 4662000  inst.: 314624164 (ipc=67.5) sim_rate=85449 (inst/sec) elapsed = 0:1:01:22 / Thu Apr 12 20:43:54 2018
GPGPU-Sim uArch: cycles simulated: 4667000  inst.: 314660720 (ipc=67.4) sim_rate=85435 (inst/sec) elapsed = 0:1:01:23 / Thu Apr 12 20:43:55 2018
GPGPU-Sim PTX: 320000000 instructions simulated : ctaid=(4,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4671000  inst.: 314691358 (ipc=67.4) sim_rate=85421 (inst/sec) elapsed = 0:1:01:24 / Thu Apr 12 20:43:56 2018
GPGPU-Sim uArch: cycles simulated: 4675500  inst.: 314722454 (ipc=67.3) sim_rate=85406 (inst/sec) elapsed = 0:1:01:25 / Thu Apr 12 20:43:57 2018
GPGPU-Sim uArch: cycles simulated: 4680000  inst.: 314756723 (ipc=67.3) sim_rate=85392 (inst/sec) elapsed = 0:1:01:26 / Thu Apr 12 20:43:58 2018
GPGPU-Sim PTX: 320100000 instructions simulated : ctaid=(8,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4684500  inst.: 314791313 (ipc=67.2) sim_rate=85378 (inst/sec) elapsed = 0:1:01:27 / Thu Apr 12 20:43:59 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4687935,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4688000  inst.: 314816150 (ipc=67.2) sim_rate=85362 (inst/sec) elapsed = 0:1:01:28 / Thu Apr 12 20:44:00 2018
GPGPU-Sim uArch: cycles simulated: 4693000  inst.: 314847594 (ipc=67.1) sim_rate=85347 (inst/sec) elapsed = 0:1:01:29 / Thu Apr 12 20:44:01 2018
GPGPU-Sim PTX: 320200000 instructions simulated : ctaid=(8,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4698000  inst.: 314880244 (ipc=67.0) sim_rate=85333 (inst/sec) elapsed = 0:1:01:30 / Thu Apr 12 20:44:02 2018
GPGPU-Sim uArch: cycles simulated: 4703000  inst.: 314911844 (ipc=67.0) sim_rate=85318 (inst/sec) elapsed = 0:1:01:31 / Thu Apr 12 20:44:03 2018
GPGPU-Sim uArch: cycles simulated: 4708000  inst.: 314942071 (ipc=66.9) sim_rate=85303 (inst/sec) elapsed = 0:1:01:32 / Thu Apr 12 20:44:04 2018
GPGPU-Sim PTX: 320300000 instructions simulated : ctaid=(8,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4713000  inst.: 314974585 (ipc=66.8) sim_rate=85289 (inst/sec) elapsed = 0:1:01:33 / Thu Apr 12 20:44:05 2018
GPGPU-Sim uArch: cycles simulated: 4718000  inst.: 315010554 (ipc=66.8) sim_rate=85276 (inst/sec) elapsed = 0:1:01:34 / Thu Apr 12 20:44:06 2018
GPGPU-Sim uArch: cycles simulated: 4723000  inst.: 315041094 (ipc=66.7) sim_rate=85261 (inst/sec) elapsed = 0:1:01:35 / Thu Apr 12 20:44:07 2018
GPGPU-Sim PTX: 320400000 instructions simulated : ctaid=(5,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4728000  inst.: 315073857 (ipc=66.6) sim_rate=85247 (inst/sec) elapsed = 0:1:01:36 / Thu Apr 12 20:44:08 2018
GPGPU-Sim uArch: cycles simulated: 4733500  inst.: 315110135 (ipc=66.6) sim_rate=85234 (inst/sec) elapsed = 0:1:01:37 / Thu Apr 12 20:44:09 2018
GPGPU-Sim uArch: cycles simulated: 4738000  inst.: 315139315 (ipc=66.5) sim_rate=85218 (inst/sec) elapsed = 0:1:01:38 / Thu Apr 12 20:44:10 2018
GPGPU-Sim PTX: 320500000 instructions simulated : ctaid=(8,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 4743000  inst.: 315172959 (ipc=66.5) sim_rate=85204 (inst/sec) elapsed = 0:1:01:39 / Thu Apr 12 20:44:11 2018
GPGPU-Sim uArch: cycles simulated: 4748000  inst.: 315200043 (ipc=66.4) sim_rate=85189 (inst/sec) elapsed = 0:1:01:40 / Thu Apr 12 20:44:12 2018
GPGPU-Sim uArch: cycles simulated: 4753000  inst.: 315229123 (ipc=66.3) sim_rate=85174 (inst/sec) elapsed = 0:1:01:41 / Thu Apr 12 20:44:13 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4754235,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4758000  inst.: 315250867 (ipc=66.3) sim_rate=85156 (inst/sec) elapsed = 0:1:01:42 / Thu Apr 12 20:44:14 2018
GPGPU-Sim PTX: 320600000 instructions simulated : ctaid=(4,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4763500  inst.: 315275691 (ipc=66.2) sim_rate=85140 (inst/sec) elapsed = 0:1:01:43 / Thu Apr 12 20:44:15 2018
GPGPU-Sim uArch: cycles simulated: 4769500  inst.: 315301191 (ipc=66.1) sim_rate=85124 (inst/sec) elapsed = 0:1:01:44 / Thu Apr 12 20:44:16 2018
GPGPU-Sim uArch: cycles simulated: 4774500  inst.: 315323193 (ipc=66.0) sim_rate=85107 (inst/sec) elapsed = 0:1:01:45 / Thu Apr 12 20:44:17 2018
GPGPU-Sim uArch: cycles simulated: 4779500  inst.: 315343981 (ipc=66.0) sim_rate=85090 (inst/sec) elapsed = 0:1:01:46 / Thu Apr 12 20:44:18 2018
GPGPU-Sim PTX: 320700000 instructions simulated : ctaid=(4,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4784500  inst.: 315367657 (ipc=65.9) sim_rate=85073 (inst/sec) elapsed = 0:1:01:47 / Thu Apr 12 20:44:19 2018
GPGPU-Sim uArch: cycles simulated: 4790000  inst.: 315390033 (ipc=65.8) sim_rate=85056 (inst/sec) elapsed = 0:1:01:48 / Thu Apr 12 20:44:20 2018
GPGPU-Sim uArch: cycles simulated: 4795000  inst.: 315411363 (ipc=65.8) sim_rate=85039 (inst/sec) elapsed = 0:1:01:49 / Thu Apr 12 20:44:21 2018
GPGPU-Sim uArch: cycles simulated: 4800500  inst.: 315437369 (ipc=65.7) sim_rate=85023 (inst/sec) elapsed = 0:1:01:50 / Thu Apr 12 20:44:22 2018
GPGPU-Sim PTX: 320800000 instructions simulated : ctaid=(5,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4806000  inst.: 315462497 (ipc=65.6) sim_rate=85007 (inst/sec) elapsed = 0:1:01:51 / Thu Apr 12 20:44:23 2018
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4811213,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4811500  inst.: 315485896 (ipc=65.6) sim_rate=84990 (inst/sec) elapsed = 0:1:01:52 / Thu Apr 12 20:44:24 2018
GPGPU-Sim uArch: cycles simulated: 4817500  inst.: 315507275 (ipc=65.5) sim_rate=84973 (inst/sec) elapsed = 0:1:01:53 / Thu Apr 12 20:44:25 2018
GPGPU-Sim uArch: cycles simulated: 4823000  inst.: 315524343 (ipc=65.4) sim_rate=84955 (inst/sec) elapsed = 0:1:01:54 / Thu Apr 12 20:44:26 2018
GPGPU-Sim uArch: cycles simulated: 4829000  inst.: 315543223 (ipc=65.3) sim_rate=84937 (inst/sec) elapsed = 0:1:01:55 / Thu Apr 12 20:44:27 2018
GPGPU-Sim PTX: 320900000 instructions simulated : ctaid=(5,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4835000  inst.: 315562035 (ipc=65.3) sim_rate=84919 (inst/sec) elapsed = 0:1:01:56 / Thu Apr 12 20:44:28 2018
GPGPU-Sim uArch: cycles simulated: 4841000  inst.: 315580530 (ipc=65.2) sim_rate=84901 (inst/sec) elapsed = 0:1:01:57 / Thu Apr 12 20:44:29 2018
GPGPU-Sim uArch: cycles simulated: 4847000  inst.: 315601298 (ipc=65.1) sim_rate=84884 (inst/sec) elapsed = 0:1:01:58 / Thu Apr 12 20:44:30 2018
GPGPU-Sim uArch: cycles simulated: 4853000  inst.: 315620378 (ipc=65.0) sim_rate=84867 (inst/sec) elapsed = 0:1:01:59 / Thu Apr 12 20:44:31 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4853288,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4858500  inst.: 315631228 (ipc=65.0) sim_rate=84847 (inst/sec) elapsed = 0:1:02:00 / Thu Apr 12 20:44:32 2018
GPGPU-Sim PTX: 321000000 instructions simulated : ctaid=(8,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 4864000  inst.: 315642820 (ipc=64.9) sim_rate=84827 (inst/sec) elapsed = 0:1:02:01 / Thu Apr 12 20:44:33 2018
GPGPU-Sim uArch: cycles simulated: 4869500  inst.: 315653292 (ipc=64.8) sim_rate=84807 (inst/sec) elapsed = 0:1:02:02 / Thu Apr 12 20:44:34 2018
GPGPU-Sim uArch: cycles simulated: 4875000  inst.: 315664576 (ipc=64.8) sim_rate=84787 (inst/sec) elapsed = 0:1:02:03 / Thu Apr 12 20:44:35 2018
GPGPU-Sim uArch: cycles simulated: 4880500  inst.: 315674498 (ipc=64.7) sim_rate=84767 (inst/sec) elapsed = 0:1:02:04 / Thu Apr 12 20:44:36 2018
GPGPU-Sim uArch: cycles simulated: 4886500  inst.: 315686622 (ipc=64.6) sim_rate=84748 (inst/sec) elapsed = 0:1:02:05 / Thu Apr 12 20:44:37 2018
GPGPU-Sim uArch: cycles simulated: 4892500  inst.: 315698638 (ipc=64.5) sim_rate=84728 (inst/sec) elapsed = 0:1:02:06 / Thu Apr 12 20:44:38 2018
GPGPU-Sim uArch: cycles simulated: 4898500  inst.: 315709514 (ipc=64.5) sim_rate=84708 (inst/sec) elapsed = 0:1:02:07 / Thu Apr 12 20:44:39 2018
GPGPU-Sim uArch: cycles simulated: 4905000  inst.: 315721597 (ipc=64.4) sim_rate=84689 (inst/sec) elapsed = 0:1:02:08 / Thu Apr 12 20:44:40 2018
GPGPU-Sim uArch: cycles simulated: 4911000  inst.: 315733581 (ipc=64.3) sim_rate=84669 (inst/sec) elapsed = 0:1:02:09 / Thu Apr 12 20:44:41 2018
GPGPU-Sim PTX: 321100000 instructions simulated : ctaid=(8,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4916500  inst.: 315744167 (ipc=64.2) sim_rate=84649 (inst/sec) elapsed = 0:1:02:10 / Thu Apr 12 20:44:42 2018
GPGPU-Sim uArch: cycles simulated: 4922500  inst.: 315754684 (ipc=64.1) sim_rate=84630 (inst/sec) elapsed = 0:1:02:11 / Thu Apr 12 20:44:43 2018
GPGPU-Sim uArch: cycles simulated: 4928500  inst.: 315767568 (ipc=64.1) sim_rate=84610 (inst/sec) elapsed = 0:1:02:12 / Thu Apr 12 20:44:44 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4933181,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4934000  inst.: 315778184 (ipc=64.0) sim_rate=84590 (inst/sec) elapsed = 0:1:02:13 / Thu Apr 12 20:44:45 2018
GPGPU-Sim uArch: cycles simulated: 4941000  inst.: 315785212 (ipc=63.9) sim_rate=84570 (inst/sec) elapsed = 0:1:02:14 / Thu Apr 12 20:44:46 2018
GPGPU-Sim uArch: cycles simulated: 4948000  inst.: 315792436 (ipc=63.8) sim_rate=84549 (inst/sec) elapsed = 0:1:02:15 / Thu Apr 12 20:44:47 2018
GPGPU-Sim uArch: cycles simulated: 4955000  inst.: 315799744 (ipc=63.7) sim_rate=84528 (inst/sec) elapsed = 0:1:02:16 / Thu Apr 12 20:44:48 2018
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4960003,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' finished on shader 3.
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 4960004
gpu_sim_insn = 315805040
gpu_ipc =      63.6703
gpu_tot_sim_cycle = 4960004
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.6703
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542336
gpu_stall_icnt2sh    = 3855754
gpu_total_sim_rate=84530

========= Core RFC stats =========
	Total RFC Accesses     = 28094985
	Total RFC Misses       = 17233391
	Total RFC Read Misses  = 6191587
	Total RFC Write Misses = 11041804
	Total RFC Evictions    = 11958580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 877735
	L1I_total_cache_miss_rate = 0.1317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28636183
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108784, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 122098
	L1D_cache_core[1]: Access = 152832, Miss = 130235, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 199135
	L1D_cache_core[2]: Access = 154595, Miss = 132493, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 212158
	L1D_cache_core[3]: Access = 169362, Miss = 141059, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 187556
	L1D_cache_core[4]: Access = 143091, Miss = 119082, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 146111
	L1D_cache_core[5]: Access = 141063, Miss = 118132, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146113
	L1D_cache_core[6]: Access = 134966, Miss = 113263, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 148727
	L1D_cache_core[7]: Access = 154025, Miss = 126317, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 171473
	L1D_cache_core[8]: Access = 134697, Miss = 113764, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 130374
	L1D_cache_core[9]: Access = 146459, Miss = 120844, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 137077
	L1D_cache_core[10]: Access = 130601, Miss = 111217, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 149409
	L1D_cache_core[11]: Access = 135418, Miss = 115237, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 165020
	L1D_cache_core[12]: Access = 131596, Miss = 111460, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 159014
	L1D_cache_core[13]: Access = 130745, Miss = 108800, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 125308
	L1D_cache_core[14]: Access = 126092, Miss = 105845, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141642
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776532
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2341215
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1060
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4180
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1776168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 132012
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1060
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377084
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4307
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267814
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55951
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 877735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28636183
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3627659
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267817
gpgpu_n_mem_read_global = 1155967
gpgpu_n_mem_write_global = 416169
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4180
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4180
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1429384	W0_Idle:23035719	W0_Scoreboard:97793678	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247736 {8:1155967,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5084864 {8:635608,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510544 {136:3754,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619624 {40:5363,72:20135,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157211512 {136:1155967,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 86442688 {136:635608,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142536 {8:267817,}
maxmrqlatency = 784 
maxdqlatency = 0 
maxmflatency = 1131 
averagemflatency = 279 
max_icnt2mem_latency = 815 
max_icnt2sh_latency = 4960003 
mrq_lat_table:994615 	28868 	22278 	85674 	408979 	203949 	81385 	12118 	462 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	591145 	1353437 	43161 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1694305 	522106 	243771 	89498 	50246 	26544 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399882 	569984 	299479 	37911 	269 	0 	0 	0 	0 	127 	942 	2154 	19820 	25737 	26801 	83692 	82227 	143065 	278418 	17249 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3565 	6117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        38        48        32        28        38        22        36        34        26        48        52        22        28        26        30 
dram[1]:        34        30        22        26        32        50        19        24        38        34        48        34        32        24        26        32 
dram[2]:        36        30        34        34        54        48        28        36        50        56        36        44        44        42        32        28 
dram[3]:        28        28        32        34        30        34        30        26        54        58        28        36        50        54        20        18 
dram[4]:        24        24        28        18        14        20        44        36        48        42        26        34        30        38        28        28 
dram[5]:        24        24        28        34        22        40        42        36        20        22        50        46        24        26        40        38 
maximum service time to same row:
dram[0]:     94950     61013     58594     57857    105622     63624     49611     61330     42698     44572     60606     76052     40197     62459     78824     81236 
dram[1]:     36625     34545     48547     36718     31884     44519     36491     49423     31909     44985     46272     40778     40032     34953     38630     44458 
dram[2]:     72081     63943     64904    132972     90684     61893     42079     78562     77796     51469     98111    100401    124325    124328     64513     59888 
dram[3]:     81610     54563     53849     89729     73698     71510    104071     40713     75293     73113     69193     60227    122560     62691     77700     60900 
dram[4]:     44329     36629     32728     45023     21891     33243     30550     23740     45018     25791     27115     33075     41939     38575     36163     39511 
dram[5]:     59569     65109     86597     71710     63618     71219     67828     56922     51453     47830     63794     91547     81918     69899     60958     90611 
average row accesses per activate:
dram[0]:  1.757155  1.748636  1.713006  1.705140  1.707307  1.714175  1.735606  1.724247  1.776654  1.765575  1.740328  1.744246  1.737274  1.758747  1.761325  1.746753 
dram[1]:  1.770740  1.756472  1.704044  1.710074  1.696523  1.700927  1.729423  1.743207  1.761315  1.747932  1.736309  1.739798  1.757084  1.758534  1.746823  1.745647 
dram[2]:  1.776557  1.751926  1.718223  1.740673  1.722692  1.726403  1.741446  1.744797  1.772950  1.776456  1.745700  1.749061  1.778362  1.771366  1.762458  1.774014 
dram[3]:  1.755915  1.762547  1.709468  1.717776  1.701704  1.720952  1.737653  1.732843  1.754988  1.752730  1.724051  1.751437  1.749544  1.751293  1.743328  1.742849 
dram[4]:  1.744521  1.765077  1.703871  1.708397  1.699592  1.711578  1.732706  1.736880  1.744201  1.751812  1.730620  1.731622  1.752058  1.765621  1.733378  1.738202 
dram[5]:  1.757992  1.762968  1.720693  1.729395  1.717144  1.728338  1.764415  1.743342  1.764797  1.776204  1.754091  1.747240  1.760040  1.772281  1.768854  1.760473 
average row locality = 1838332/1055267 = 1.742054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12612     12754     12929     12896     13607     13426     12569     12506     12964     13023     12764     12690     12849     12955     12491     12527 
dram[1]:     12769     12959     13095     13124     13631     13642     12780     12746     12924     13069     12809     12743     12975     13120     12628     12578 
dram[2]:     12881     12986     13193     13064     13539     13516     12701     12836     13096     13045     12731     12756     13018     13144     12742     12680 
dram[3]:     12878     12953     12954     12850     13507     13438     12620     12707     13034     12938     12828     12862     12960     13029     12623     12582 
dram[4]:     13017     12876     12905     12921     13520     13607     12674     12649     12945     12984     12824     12823     13059     13007     12501     12433 
dram[5]:     12876     12764     12911     12956     13469     13574     12633     12709     13025     12904     12792     12832     13010     13035     12629     12575 
total reads: 1241284
bank skew: 13642/12433 = 1.10
chip skew: 207928/205562 = 1.01
number of total write accesses:
dram[0]:      5745      5834      5998      6014      6488      6503      6573      6609      6366      6333      6310      6331      6195      6298      5744      5765 
dram[1]:      5822      5902      5992      6075      6522      6531      6740      6757      6417      6375      6405      6400      6309      6405      5794      5767 
dram[2]:      5883      5884      6070      6066      6427      6512      6690      6697      6410      6361      6250      6342      6247      6318      5755      5752 
dram[3]:      5898      5871      6004      5994      6471      6513      6661      6609      6406      6321      6290      6339      6222      6265      5797      5758 
dram[4]:      5850      5855      5979      6020      6474      6528      6663      6646      6379      6356      6308      6398      6310      6293      5800      5799 
dram[5]:      5822      5793      5965      6012      6443      6492      6615      6602      6326      6279      6289      6316      6229      6274      5783      5748 
total reads: 597048
bank skew: 6757/5744 = 1.18
chip skew: 100213/98988 = 1.01
average mf latency per bank:
dram[0]:        300       297       305       304       294       295       295       295       300       301       305       305       302       302       307       307
dram[1]:        298       300       304       305       294       297       294       297       300       302       304       308       302       303       304       309
dram[2]:        299       300       302       305       297       297       295       295       301       302       305       306       303       303       309       309
dram[3]:        298       300       303       306       296       298       295       297       299       304       306       309       304       306       309       310
dram[4]:        295       300       300       306       294       297       294       297       300       304       303       306       300       305       305       310
dram[5]:        298       299       305       304       296       294       297       294       305       303       308       307       305       304       308       308
maximum mf latency per bank:
dram[0]:        929       996       890       831       955       920       939       888       972       871      1020       879      1055      1040       968       945
dram[1]:       1039      1011       988       902       832       819       937      1005       862       995       994      1060       998       870       863       943
dram[2]:        862       858       909       943       950       904       838       960       914      1048       932       923       936       872      1072       863
dram[3]:        987       963       804       863       854       886       876       918       819       854       871       874       886       887       879       883
dram[4]:        946       852       956       874       891       918       938       965      1030      1051       881       849       843       966       961       968
dram[5]:       1062       842      1131      1033       996       914       959       931       877       961       971       924       956       927       958       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5609147 n_act=175185 n_pre=175169 n_req=304668 n_rd=411124 n_write=176579 bw_util=0.1795
n_activity=3611729 dram_eff=0.3254
bk0: 25224a 6015612i bk1: 25508a 5991182i bk2: 25858a 5981867i bk3: 25792a 5966097i bk4: 27214a 5955644i bk5: 26852a 5939732i bk6: 25138a 5966307i bk7: 25012a 5956518i bk8: 25928a 5978423i bk9: 26046a 5962168i bk10: 25528a 5973811i bk11: 25380a 5962046i bk12: 25698a 5981573i bk13: 25910a 5967365i bk14: 24982a 6006319i bk15: 25054a 5986692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5598932 n_act=177200 n_pre=177184 n_req=307805 n_rd=415184 n_write=178704 bw_util=0.1814
n_activity=3672396 dram_eff=0.3234
bk0: 25538a 6008329i bk1: 25918a 5986367i bk2: 26190a 5980290i bk3: 26248a 5961832i bk4: 27262a 5953390i bk5: 27284a 5933941i bk6: 25560a 5955621i bk7: 25492a 5940827i bk8: 25848a 5976405i bk9: 26138a 5959183i bk10: 25618a 5967908i bk11: 25486a 5955624i bk12: 25950a 5979684i bk13: 26240a 5957646i bk14: 25256a 5996576i bk15: 25156a 5985325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.932394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603027 n_act=175488 n_pre=175472 n_req=307592 n_rd=415856 n_write=177361 bw_util=0.1812
n_activity=3618149 dram_eff=0.3279
bk0: 25762a 6003306i bk1: 25972a 5985608i bk2: 26386a 5969533i bk3: 26128a 5959005i bk4: 27078a 5958008i bk5: 27032a 5942361i bk6: 25402a 5957198i bk7: 25672a 5940459i bk8: 26192a 5977778i bk9: 26090a 5962163i bk10: 25462a 5972404i bk11: 25512a 5956646i bk12: 26036a 5980352i bk13: 26288a 5961133i bk14: 25484a 5997834i bk15: 25360a 5987980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.933619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603986 n_act=176200 n_pre=176184 n_req=306182 n_rd=413526 n_write=177308 bw_util=0.1805
n_activity=3625624 dram_eff=0.3259
bk0: 25756a 6000096i bk1: 25906a 5983932i bk2: 25908a 5981149i bk3: 25700a 5970417i bk4: 27014a 5956792i bk5: 26876a 5944547i bk6: 25240a 5961526i bk7: 25414a 5946111i bk8: 26068a 5973176i bk9: 25876a 5962940i bk10: 25656a 5967769i bk11: 25724a 5954733i bk12: 25920a 5981640i bk13: 26058a 5964910i bk14: 25246a 5996050i bk15: 25164a 5982938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f90174354f0 :  mf: uid=40521662, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4960000), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0065200, atomic=0 1 entries : 0x7f9045c3ec80 :  mf: uid=40521659, sid03:w09, part=4, addr=0xc0065240, load , size=64, unknown  status = IN_PARTITION_DRAM (4960003), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5602794 n_act=176702 n_pre=176686 n_req=306403 n_rd=413489 n_write=177533 bw_util=0.1805
n_activity=3671681 dram_eff=0.3219
bk0: 26034a 6003059i bk1: 25751a 5992147i bk2: 25810a 5985918i bk3: 25842a 5969771i bk4: 27040a 5956520i bk5: 27214a 5935460i bk6: 25348a 5963837i bk7: 25298a 5952282i bk8: 25890a 5977466i bk9: 25968a 5962558i bk10: 25648a 5972345i bk11: 25646a 5955108i bk12: 26118a 5976844i bk13: 26014a 5970477i bk14: 25002a 6001870i bk15: 24866a 5988006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5608290 n_act=174545 n_pre=174529 n_req=305682 n_rd=413388 n_write=176452 bw_util=0.1802
n_activity=3607391 dram_eff=0.327
bk0: 25752a 6004044i bk1: 25528a 5995281i bk2: 25822a 5982260i bk3: 25912a 5967636i bk4: 26938a 5957323i bk5: 27148a 5939006i bk6: 25266a 5964965i bk7: 25418a 5949716i bk8: 26050a 5973571i bk9: 25808a 5963491i bk10: 25584a 5971360i bk11: 25664a 5958317i bk12: 26020a 5981284i bk13: 26070a 5963826i bk14: 25258a 5999496i bk15: 25150a 5990079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.931393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220492, Miss = 102785, Miss_rate = 0.466, Pending_hits = 2563, Reservation_fails = 844
L2_cache_bank[1]: Access = 210251, Miss = 102777, Miss_rate = 0.489, Pending_hits = 2750, Reservation_fails = 530
L2_cache_bank[2]: Access = 209340, Miss = 103611, Miss_rate = 0.495, Pending_hits = 2776, Reservation_fails = 889
L2_cache_bank[3]: Access = 232773, Miss = 103981, Miss_rate = 0.447, Pending_hits = 2853, Reservation_fails = 1197
L2_cache_bank[4]: Access = 215425, Miss = 103901, Miss_rate = 0.482, Pending_hits = 2582, Reservation_fails = 782
L2_cache_bank[5]: Access = 229902, Miss = 104027, Miss_rate = 0.452, Pending_hits = 2590, Reservation_fails = 1127
L2_cache_bank[6]: Access = 212251, Miss = 103404, Miss_rate = 0.487, Pending_hits = 2713, Reservation_fails = 893
L2_cache_bank[7]: Access = 215335, Miss = 103359, Miss_rate = 0.480, Pending_hits = 2713, Reservation_fails = 1372
L2_cache_bank[8]: Access = 216651, Miss = 103445, Miss_rate = 0.477, Pending_hits = 2698, Reservation_fails = 1054
L2_cache_bank[9]: Access = 226395, Miss = 103300, Miss_rate = 0.456, Pending_hits = 2760, Reservation_fails = 735
L2_cache_bank[10]: Access = 219406, Miss = 103345, Miss_rate = 0.471, Pending_hits = 2641, Reservation_fails = 554
L2_cache_bank[11]: Access = 218898, Miss = 103349, Miss_rate = 0.472, Pending_hits = 2781, Reservation_fails = 956
L2_total_cache_accesses = 2627119
L2_total_cache_misses = 1241284
L2_total_cache_miss_rate = 0.4725
L2_total_cache_pending_hits = 32420
L2_total_cache_reservation_fails = 10933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2563
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141255
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23929
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7296
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236592
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 717
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2298
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1456
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 632062
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3083
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2412
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10395777
icnt_total_pkts_simt_to_mem=4380712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.1312
	minimum = 6
	maximum = 684
Network latency average = 14.6114
	minimum = 6
	maximum = 553
Slowest packet = 4805
Flit latency average = 12.4062
	minimum = 6
	maximum = 553
Slowest flit = 761822
Fragmentation average = 0.0137484
	minimum = 0
	maximum = 424
Injected packet rate average = 0.0392061
	minimum = 0.0306371 (at node 14)
	maximum = 0.0468606 (at node 18)
Accepted packet rate average = 0.0392061
	minimum = 0.0305907 (at node 14)
	maximum = 0.04693 (at node 18)
Injected flit rate average = 0.110338
	minimum = 0.0523375 (at node 14)
	maximum = 0.18829 (at node 18)
Accepted flit rate average= 0.110338
	minimum = 0.071786 (at node 17)
	maximum = 0.165914 (at node 3)
Injected packet length average = 2.81431
Accepted packet length average = 2.81431
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 16 sec (3736 sec)
gpgpu_simulation_rate = 84530 (inst/sec)
gpgpu_simulation_rate = 1327 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4960004
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.6703
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542336
gpu_stall_icnt2sh    = 3855754
gpu_total_sim_rate=84530

========= Core RFC stats =========
	Total RFC Accesses     = 28094985
	Total RFC Misses       = 17233391
	Total RFC Read Misses  = 6191587
	Total RFC Write Misses = 11041804
	Total RFC Evictions    = 11958580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 877735
	L1I_total_cache_miss_rate = 0.1317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28636183
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108784, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 122098
	L1D_cache_core[1]: Access = 152832, Miss = 130235, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 199135
	L1D_cache_core[2]: Access = 154595, Miss = 132493, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 212158
	L1D_cache_core[3]: Access = 169362, Miss = 141059, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 187556
	L1D_cache_core[4]: Access = 143091, Miss = 119082, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 146111
	L1D_cache_core[5]: Access = 141063, Miss = 118132, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146113
	L1D_cache_core[6]: Access = 134966, Miss = 113263, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 148727
	L1D_cache_core[7]: Access = 154025, Miss = 126317, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 171473
	L1D_cache_core[8]: Access = 134697, Miss = 113764, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 130374
	L1D_cache_core[9]: Access = 146459, Miss = 120844, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 137077
	L1D_cache_core[10]: Access = 130601, Miss = 111217, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 149409
	L1D_cache_core[11]: Access = 135418, Miss = 115237, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 165020
	L1D_cache_core[12]: Access = 131596, Miss = 111460, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 159014
	L1D_cache_core[13]: Access = 130745, Miss = 108800, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 125308
	L1D_cache_core[14]: Access = 126092, Miss = 105845, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141642
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776532
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2341215
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1060
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4180
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1776168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 132012
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1060
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377084
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4307
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267814
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55951
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 877735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28636183
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3627659
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267817
gpgpu_n_mem_read_global = 1155967
gpgpu_n_mem_write_global = 416169
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4180
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4180
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1429384	W0_Idle:23035719	W0_Scoreboard:97793678	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247736 {8:1155967,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5084864 {8:635608,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510544 {136:3754,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619624 {40:5363,72:20135,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157211512 {136:1155967,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 86442688 {136:635608,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142536 {8:267817,}
maxmrqlatency = 784 
maxdqlatency = 0 
maxmflatency = 1131 
averagemflatency = 279 
max_icnt2mem_latency = 815 
max_icnt2sh_latency = 4960003 
mrq_lat_table:994615 	28868 	22278 	85674 	408979 	203949 	81385 	12118 	462 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	591145 	1353437 	43161 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1694305 	522106 	243771 	89498 	50246 	26544 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399882 	569984 	299479 	37911 	269 	0 	0 	0 	0 	127 	942 	2154 	19820 	25737 	26801 	83692 	82227 	143065 	278418 	17249 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3565 	6118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        38        48        32        28        38        22        36        34        26        48        52        22        28        26        30 
dram[1]:        34        30        22        26        32        50        19        24        38        34        48        34        32        24        26        32 
dram[2]:        36        30        34        34        54        48        28        36        50        56        36        44        44        42        32        28 
dram[3]:        28        28        32        34        30        34        30        26        54        58        28        36        50        54        20        18 
dram[4]:        24        24        28        18        14        20        44        36        48        42        26        34        30        38        28        28 
dram[5]:        24        24        28        34        22        40        42        36        20        22        50        46        24        26        40        38 
maximum service time to same row:
dram[0]:     94950     61013     58594     57857    105622     63624     49611     61330     42698     44572     60606     76052     40197     62459     78824     81236 
dram[1]:     36625     34545     48547     36718     31884     44519     36491     49423     31909     44985     46272     40778     40032     34953     38630     44458 
dram[2]:     72081     63943     64904    132972     90684     61893     42079     78562     77796     51469     98111    100401    124325    124328     64513     59888 
dram[3]:     81610     54563     53849     89729     73698     71510    104071     40713     75293     73113     69193     60227    122560     62691     77700     60900 
dram[4]:     44329     36629     32728     45023     21891     33243     30550     23740     45018     25791     27115     33075     41939     38575     36163     39511 
dram[5]:     59569     65109     86597     71710     63618     71219     67828     56922     51453     47830     63794     91547     81918     69899     60958     90611 
average row accesses per activate:
dram[0]:  1.757155  1.748636  1.713006  1.705140  1.707307  1.714175  1.735606  1.724247  1.776654  1.765575  1.740328  1.744246  1.737274  1.758747  1.761325  1.746753 
dram[1]:  1.770740  1.756472  1.704044  1.710074  1.696523  1.700927  1.729423  1.743207  1.761315  1.747932  1.736309  1.739798  1.757084  1.758534  1.746823  1.745647 
dram[2]:  1.776557  1.751926  1.718223  1.740673  1.722692  1.726403  1.741446  1.744797  1.772950  1.776456  1.745700  1.749061  1.778362  1.771366  1.762458  1.774014 
dram[3]:  1.755915  1.762547  1.709468  1.717776  1.701704  1.720952  1.737653  1.732843  1.754988  1.752730  1.724051  1.751437  1.749544  1.751293  1.743328  1.742849 
dram[4]:  1.744521  1.765077  1.703871  1.708397  1.699592  1.711578  1.732706  1.736880  1.744201  1.751812  1.730620  1.731622  1.752058  1.765621  1.733378  1.738202 
dram[5]:  1.757992  1.762968  1.720693  1.729395  1.717144  1.728338  1.764415  1.743342  1.764797  1.776204  1.754091  1.747240  1.760040  1.772281  1.768854  1.760473 
average row locality = 1838332/1055267 = 1.742054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12612     12754     12929     12896     13607     13426     12569     12506     12964     13023     12764     12690     12849     12955     12491     12527 
dram[1]:     12769     12959     13095     13124     13631     13642     12780     12746     12924     13069     12809     12743     12975     13120     12628     12578 
dram[2]:     12881     12986     13193     13064     13539     13516     12701     12836     13096     13045     12731     12756     13018     13144     12742     12680 
dram[3]:     12878     12953     12954     12850     13507     13438     12620     12707     13034     12938     12828     12862     12960     13029     12623     12582 
dram[4]:     13017     12876     12905     12921     13520     13607     12674     12649     12945     12984     12824     12823     13059     13007     12501     12433 
dram[5]:     12876     12764     12911     12956     13469     13574     12633     12709     13025     12904     12792     12832     13010     13035     12629     12575 
total reads: 1241284
bank skew: 13642/12433 = 1.10
chip skew: 207928/205562 = 1.01
number of total write accesses:
dram[0]:      5745      5834      5998      6014      6488      6503      6573      6609      6366      6333      6310      6331      6195      6298      5744      5765 
dram[1]:      5822      5902      5992      6075      6522      6531      6740      6757      6417      6375      6405      6400      6309      6405      5794      5767 
dram[2]:      5883      5884      6070      6066      6427      6512      6690      6697      6410      6361      6250      6342      6247      6318      5755      5752 
dram[3]:      5898      5871      6004      5994      6471      6513      6661      6609      6406      6321      6290      6339      6222      6265      5797      5758 
dram[4]:      5850      5855      5979      6020      6474      6528      6663      6646      6379      6356      6308      6398      6310      6293      5800      5799 
dram[5]:      5822      5793      5965      6012      6443      6492      6615      6602      6326      6279      6289      6316      6229      6274      5783      5748 
total reads: 597048
bank skew: 6757/5744 = 1.18
chip skew: 100213/98988 = 1.01
average mf latency per bank:
dram[0]:        300       297       305       304       294       295       295       295       300       301       305       305       302       302       307       307
dram[1]:        298       300       304       305       294       297       294       297       300       302       304       308       302       303       304       309
dram[2]:        299       300       302       305       297       297       295       295       301       302       305       306       303       303       309       309
dram[3]:        298       300       303       306       296       298       295       297       299       304       306       309       304       306       309       310
dram[4]:        295       300       300       306       294       297       294       297       300       304       303       306       300       305       305       310
dram[5]:        298       299       305       304       296       294       297       294       305       303       308       307       305       304       308       308
maximum mf latency per bank:
dram[0]:        929       996       890       831       955       920       939       888       972       871      1020       879      1055      1040       968       945
dram[1]:       1039      1011       988       902       832       819       937      1005       862       995       994      1060       998       870       863       943
dram[2]:        862       858       909       943       950       904       838       960       914      1048       932       923       936       872      1072       863
dram[3]:        987       963       804       863       854       886       876       918       819       854       871       874       886       887       879       883
dram[4]:        946       852       956       874       891       918       938       965      1030      1051       881       849       843       966       961       968
dram[5]:       1062       842      1131      1033       996       914       959       931       877       961       971       924       956       927       958       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5609147 n_act=175185 n_pre=175169 n_req=304668 n_rd=411124 n_write=176579 bw_util=0.1795
n_activity=3611729 dram_eff=0.3254
bk0: 25224a 6015612i bk1: 25508a 5991182i bk2: 25858a 5981867i bk3: 25792a 5966097i bk4: 27214a 5955644i bk5: 26852a 5939732i bk6: 25138a 5966307i bk7: 25012a 5956518i bk8: 25928a 5978423i bk9: 26046a 5962168i bk10: 25528a 5973811i bk11: 25380a 5962046i bk12: 25698a 5981573i bk13: 25910a 5967365i bk14: 24982a 6006319i bk15: 25054a 5986692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5598932 n_act=177200 n_pre=177184 n_req=307805 n_rd=415184 n_write=178704 bw_util=0.1814
n_activity=3672396 dram_eff=0.3234
bk0: 25538a 6008329i bk1: 25918a 5986367i bk2: 26190a 5980290i bk3: 26248a 5961832i bk4: 27262a 5953390i bk5: 27284a 5933941i bk6: 25560a 5955621i bk7: 25492a 5940827i bk8: 25848a 5976405i bk9: 26138a 5959183i bk10: 25618a 5967908i bk11: 25486a 5955624i bk12: 25950a 5979684i bk13: 26240a 5957646i bk14: 25256a 5996576i bk15: 25156a 5985325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.932394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603027 n_act=175488 n_pre=175472 n_req=307592 n_rd=415856 n_write=177361 bw_util=0.1812
n_activity=3618149 dram_eff=0.3279
bk0: 25762a 6003306i bk1: 25972a 5985608i bk2: 26386a 5969533i bk3: 26128a 5959005i bk4: 27078a 5958008i bk5: 27032a 5942361i bk6: 25402a 5957198i bk7: 25672a 5940459i bk8: 26192a 5977778i bk9: 26090a 5962163i bk10: 25462a 5972404i bk11: 25512a 5956646i bk12: 26036a 5980352i bk13: 26288a 5961133i bk14: 25484a 5997834i bk15: 25360a 5987980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.933619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603986 n_act=176200 n_pre=176184 n_req=306182 n_rd=413526 n_write=177308 bw_util=0.1805
n_activity=3625624 dram_eff=0.3259
bk0: 25756a 6000096i bk1: 25906a 5983932i bk2: 25908a 5981149i bk3: 25700a 5970417i bk4: 27014a 5956792i bk5: 26876a 5944547i bk6: 25240a 5961526i bk7: 25414a 5946111i bk8: 26068a 5973176i bk9: 25876a 5962940i bk10: 25656a 5967769i bk11: 25724a 5954733i bk12: 25920a 5981640i bk13: 26058a 5964910i bk14: 25246a 5996050i bk15: 25164a 5982938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f90174354f0 :  mf: uid=40521662, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4960000), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0065200, atomic=0 1 entries : 0x7f9045c3ec80 :  mf: uid=40521659, sid03:w09, part=4, addr=0xc0065240, load , size=64, unknown  status = IN_PARTITION_DRAM (4960003), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5602794 n_act=176702 n_pre=176686 n_req=306403 n_rd=413489 n_write=177533 bw_util=0.1805
n_activity=3671681 dram_eff=0.3219
bk0: 26034a 6003059i bk1: 25751a 5992147i bk2: 25810a 5985918i bk3: 25842a 5969771i bk4: 27040a 5956520i bk5: 27214a 5935460i bk6: 25348a 5963837i bk7: 25298a 5952282i bk8: 25890a 5977466i bk9: 25968a 5962558i bk10: 25648a 5972345i bk11: 25646a 5955108i bk12: 26118a 5976844i bk13: 26014a 5970477i bk14: 25002a 6001870i bk15: 24866a 5988006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5608290 n_act=174545 n_pre=174529 n_req=305682 n_rd=413388 n_write=176452 bw_util=0.1802
n_activity=3607391 dram_eff=0.327
bk0: 25752a 6004044i bk1: 25528a 5995281i bk2: 25822a 5982260i bk3: 25912a 5967636i bk4: 26938a 5957323i bk5: 27148a 5939006i bk6: 25266a 5964965i bk7: 25418a 5949716i bk8: 26050a 5973571i bk9: 25808a 5963491i bk10: 25584a 5971360i bk11: 25664a 5958317i bk12: 26020a 5981284i bk13: 26070a 5963826i bk14: 25258a 5999496i bk15: 25150a 5990079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.931393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220492, Miss = 102785, Miss_rate = 0.466, Pending_hits = 2563, Reservation_fails = 844
L2_cache_bank[1]: Access = 210251, Miss = 102777, Miss_rate = 0.489, Pending_hits = 2750, Reservation_fails = 530
L2_cache_bank[2]: Access = 209340, Miss = 103611, Miss_rate = 0.495, Pending_hits = 2776, Reservation_fails = 889
L2_cache_bank[3]: Access = 232773, Miss = 103981, Miss_rate = 0.447, Pending_hits = 2853, Reservation_fails = 1197
L2_cache_bank[4]: Access = 215425, Miss = 103901, Miss_rate = 0.482, Pending_hits = 2582, Reservation_fails = 782
L2_cache_bank[5]: Access = 229902, Miss = 104027, Miss_rate = 0.452, Pending_hits = 2590, Reservation_fails = 1127
L2_cache_bank[6]: Access = 212251, Miss = 103404, Miss_rate = 0.487, Pending_hits = 2713, Reservation_fails = 893
L2_cache_bank[7]: Access = 215335, Miss = 103359, Miss_rate = 0.480, Pending_hits = 2713, Reservation_fails = 1372
L2_cache_bank[8]: Access = 216651, Miss = 103445, Miss_rate = 0.477, Pending_hits = 2698, Reservation_fails = 1054
L2_cache_bank[9]: Access = 226395, Miss = 103300, Miss_rate = 0.456, Pending_hits = 2760, Reservation_fails = 735
L2_cache_bank[10]: Access = 219406, Miss = 103345, Miss_rate = 0.471, Pending_hits = 2641, Reservation_fails = 554
L2_cache_bank[11]: Access = 218898, Miss = 103349, Miss_rate = 0.472, Pending_hits = 2781, Reservation_fails = 956
L2_total_cache_accesses = 2627119
L2_total_cache_misses = 1241284
L2_total_cache_miss_rate = 0.4725
L2_total_cache_pending_hits = 32420
L2_total_cache_reservation_fails = 10933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2563
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141255
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23929
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7296
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236592
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 717
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2298
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1456
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 632062
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3083
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2412
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10395777
icnt_total_pkts_simt_to_mem=4380712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4960004
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.6703
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542336
gpu_stall_icnt2sh    = 3855754
gpu_total_sim_rate=84530

========= Core RFC stats =========
	Total RFC Accesses     = 28094985
	Total RFC Misses       = 17233391
	Total RFC Read Misses  = 6191587
	Total RFC Write Misses = 11041804
	Total RFC Evictions    = 11958580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 877735
	L1I_total_cache_miss_rate = 0.1317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28636183
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108784, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 122098
	L1D_cache_core[1]: Access = 152832, Miss = 130235, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 199135
	L1D_cache_core[2]: Access = 154595, Miss = 132493, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 212158
	L1D_cache_core[3]: Access = 169362, Miss = 141059, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 187556
	L1D_cache_core[4]: Access = 143091, Miss = 119082, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 146111
	L1D_cache_core[5]: Access = 141063, Miss = 118132, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146113
	L1D_cache_core[6]: Access = 134966, Miss = 113263, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 148727
	L1D_cache_core[7]: Access = 154025, Miss = 126317, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 171473
	L1D_cache_core[8]: Access = 134697, Miss = 113764, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 130374
	L1D_cache_core[9]: Access = 146459, Miss = 120844, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 137077
	L1D_cache_core[10]: Access = 130601, Miss = 111217, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 149409
	L1D_cache_core[11]: Access = 135418, Miss = 115237, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 165020
	L1D_cache_core[12]: Access = 131596, Miss = 111460, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 159014
	L1D_cache_core[13]: Access = 130745, Miss = 108800, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 125308
	L1D_cache_core[14]: Access = 126092, Miss = 105845, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141642
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776532
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2341215
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1060
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4180
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1776168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 132012
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1060
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377084
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4307
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267814
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55951
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 877735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28636183
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3627659
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267817
gpgpu_n_mem_read_global = 1155967
gpgpu_n_mem_write_global = 416169
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4180
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4180
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1429384	W0_Idle:23035719	W0_Scoreboard:97793678	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247736 {8:1155967,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5084864 {8:635608,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510544 {136:3754,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619624 {40:5363,72:20135,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157211512 {136:1155967,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 86442688 {136:635608,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142536 {8:267817,}
maxmrqlatency = 784 
maxdqlatency = 0 
maxmflatency = 1131 
averagemflatency = 279 
max_icnt2mem_latency = 815 
max_icnt2sh_latency = 4960003 
mrq_lat_table:994615 	28868 	22278 	85674 	408979 	203949 	81385 	12118 	462 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	591145 	1353437 	43161 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1694305 	522106 	243771 	89498 	50246 	26544 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399882 	569984 	299479 	37911 	269 	0 	0 	0 	0 	127 	942 	2154 	19820 	25737 	26801 	83692 	82227 	143065 	278418 	17249 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3565 	6118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        38        48        32        28        38        22        36        34        26        48        52        22        28        26        30 
dram[1]:        34        30        22        26        32        50        19        24        38        34        48        34        32        24        26        32 
dram[2]:        36        30        34        34        54        48        28        36        50        56        36        44        44        42        32        28 
dram[3]:        28        28        32        34        30        34        30        26        54        58        28        36        50        54        20        18 
dram[4]:        24        24        28        18        14        20        44        36        48        42        26        34        30        38        28        28 
dram[5]:        24        24        28        34        22        40        42        36        20        22        50        46        24        26        40        38 
maximum service time to same row:
dram[0]:     94950     61013     58594     57857    105622     63624     49611     61330     42698     44572     60606     76052     40197     62459     78824     81236 
dram[1]:     36625     34545     48547     36718     31884     44519     36491     49423     31909     44985     46272     40778     40032     34953     38630     44458 
dram[2]:     72081     63943     64904    132972     90684     61893     42079     78562     77796     51469     98111    100401    124325    124328     64513     59888 
dram[3]:     81610     54563     53849     89729     73698     71510    104071     40713     75293     73113     69193     60227    122560     62691     77700     60900 
dram[4]:     44329     36629     32728     45023     21891     33243     30550     23740     45018     25791     27115     33075     41939     38575     36163     39511 
dram[5]:     59569     65109     86597     71710     63618     71219     67828     56922     51453     47830     63794     91547     81918     69899     60958     90611 
average row accesses per activate:
dram[0]:  1.757155  1.748636  1.713006  1.705140  1.707307  1.714175  1.735606  1.724247  1.776654  1.765575  1.740328  1.744246  1.737274  1.758747  1.761325  1.746753 
dram[1]:  1.770740  1.756472  1.704044  1.710074  1.696523  1.700927  1.729423  1.743207  1.761315  1.747932  1.736309  1.739798  1.757084  1.758534  1.746823  1.745647 
dram[2]:  1.776557  1.751926  1.718223  1.740673  1.722692  1.726403  1.741446  1.744797  1.772950  1.776456  1.745700  1.749061  1.778362  1.771366  1.762458  1.774014 
dram[3]:  1.755915  1.762547  1.709468  1.717776  1.701704  1.720952  1.737653  1.732843  1.754988  1.752730  1.724051  1.751437  1.749544  1.751293  1.743328  1.742849 
dram[4]:  1.744521  1.765077  1.703871  1.708397  1.699592  1.711578  1.732706  1.736880  1.744201  1.751812  1.730620  1.731622  1.752058  1.765621  1.733378  1.738202 
dram[5]:  1.757992  1.762968  1.720693  1.729395  1.717144  1.728338  1.764415  1.743342  1.764797  1.776204  1.754091  1.747240  1.760040  1.772281  1.768854  1.760473 
average row locality = 1838332/1055267 = 1.742054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12612     12754     12929     12896     13607     13426     12569     12506     12964     13023     12764     12690     12849     12955     12491     12527 
dram[1]:     12769     12959     13095     13124     13631     13642     12780     12746     12924     13069     12809     12743     12975     13120     12628     12578 
dram[2]:     12881     12986     13193     13064     13539     13516     12701     12836     13096     13045     12731     12756     13018     13144     12742     12680 
dram[3]:     12878     12953     12954     12850     13507     13438     12620     12707     13034     12938     12828     12862     12960     13029     12623     12582 
dram[4]:     13017     12876     12905     12921     13520     13607     12674     12649     12945     12984     12824     12823     13059     13007     12501     12433 
dram[5]:     12876     12764     12911     12956     13469     13574     12633     12709     13025     12904     12792     12832     13010     13035     12629     12575 
total reads: 1241284
bank skew: 13642/12433 = 1.10
chip skew: 207928/205562 = 1.01
number of total write accesses:
dram[0]:      5745      5834      5998      6014      6488      6503      6573      6609      6366      6333      6310      6331      6195      6298      5744      5765 
dram[1]:      5822      5902      5992      6075      6522      6531      6740      6757      6417      6375      6405      6400      6309      6405      5794      5767 
dram[2]:      5883      5884      6070      6066      6427      6512      6690      6697      6410      6361      6250      6342      6247      6318      5755      5752 
dram[3]:      5898      5871      6004      5994      6471      6513      6661      6609      6406      6321      6290      6339      6222      6265      5797      5758 
dram[4]:      5850      5855      5979      6020      6474      6528      6663      6646      6379      6356      6308      6398      6310      6293      5800      5799 
dram[5]:      5822      5793      5965      6012      6443      6492      6615      6602      6326      6279      6289      6316      6229      6274      5783      5748 
total reads: 597048
bank skew: 6757/5744 = 1.18
chip skew: 100213/98988 = 1.01
average mf latency per bank:
dram[0]:        300       297       305       304       294       295       295       295       300       301       305       305       302       302       307       307
dram[1]:        298       300       304       305       294       297       294       297       300       302       304       308       302       303       304       309
dram[2]:        299       300       302       305       297       297       295       295       301       302       305       306       303       303       309       309
dram[3]:        298       300       303       306       296       298       295       297       299       304       306       309       304       306       309       310
dram[4]:        295       300       300       306       294       297       294       297       300       304       303       306       300       305       305       310
dram[5]:        298       299       305       304       296       294       297       294       305       303       308       307       305       304       308       308
maximum mf latency per bank:
dram[0]:        929       996       890       831       955       920       939       888       972       871      1020       879      1055      1040       968       945
dram[1]:       1039      1011       988       902       832       819       937      1005       862       995       994      1060       998       870       863       943
dram[2]:        862       858       909       943       950       904       838       960       914      1048       932       923       936       872      1072       863
dram[3]:        987       963       804       863       854       886       876       918       819       854       871       874       886       887       879       883
dram[4]:        946       852       956       874       891       918       938       965      1030      1051       881       849       843       966       961       968
dram[5]:       1062       842      1131      1033       996       914       959       931       877       961       971       924       956       927       958       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5609147 n_act=175185 n_pre=175169 n_req=304668 n_rd=411124 n_write=176579 bw_util=0.1795
n_activity=3611729 dram_eff=0.3254
bk0: 25224a 6015612i bk1: 25508a 5991182i bk2: 25858a 5981867i bk3: 25792a 5966097i bk4: 27214a 5955644i bk5: 26852a 5939732i bk6: 25138a 5966307i bk7: 25012a 5956518i bk8: 25928a 5978423i bk9: 26046a 5962168i bk10: 25528a 5973811i bk11: 25380a 5962046i bk12: 25698a 5981573i bk13: 25910a 5967365i bk14: 24982a 6006319i bk15: 25054a 5986692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5598932 n_act=177200 n_pre=177184 n_req=307805 n_rd=415184 n_write=178704 bw_util=0.1814
n_activity=3672396 dram_eff=0.3234
bk0: 25538a 6008329i bk1: 25918a 5986367i bk2: 26190a 5980290i bk3: 26248a 5961832i bk4: 27262a 5953390i bk5: 27284a 5933941i bk6: 25560a 5955621i bk7: 25492a 5940827i bk8: 25848a 5976405i bk9: 26138a 5959183i bk10: 25618a 5967908i bk11: 25486a 5955624i bk12: 25950a 5979684i bk13: 26240a 5957646i bk14: 25256a 5996576i bk15: 25156a 5985325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.932394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603027 n_act=175488 n_pre=175472 n_req=307592 n_rd=415856 n_write=177361 bw_util=0.1812
n_activity=3618149 dram_eff=0.3279
bk0: 25762a 6003306i bk1: 25972a 5985608i bk2: 26386a 5969533i bk3: 26128a 5959005i bk4: 27078a 5958008i bk5: 27032a 5942361i bk6: 25402a 5957198i bk7: 25672a 5940459i bk8: 26192a 5977778i bk9: 26090a 5962163i bk10: 25462a 5972404i bk11: 25512a 5956646i bk12: 26036a 5980352i bk13: 26288a 5961133i bk14: 25484a 5997834i bk15: 25360a 5987980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.933619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603986 n_act=176200 n_pre=176184 n_req=306182 n_rd=413526 n_write=177308 bw_util=0.1805
n_activity=3625624 dram_eff=0.3259
bk0: 25756a 6000096i bk1: 25906a 5983932i bk2: 25908a 5981149i bk3: 25700a 5970417i bk4: 27014a 5956792i bk5: 26876a 5944547i bk6: 25240a 5961526i bk7: 25414a 5946111i bk8: 26068a 5973176i bk9: 25876a 5962940i bk10: 25656a 5967769i bk11: 25724a 5954733i bk12: 25920a 5981640i bk13: 26058a 5964910i bk14: 25246a 5996050i bk15: 25164a 5982938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f90174354f0 :  mf: uid=40521662, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4960000), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0065200, atomic=0 1 entries : 0x7f9045c3ec80 :  mf: uid=40521659, sid03:w09, part=4, addr=0xc0065240, load , size=64, unknown  status = IN_PARTITION_DRAM (4960003), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5602794 n_act=176702 n_pre=176686 n_req=306403 n_rd=413489 n_write=177533 bw_util=0.1805
n_activity=3671681 dram_eff=0.3219
bk0: 26034a 6003059i bk1: 25751a 5992147i bk2: 25810a 5985918i bk3: 25842a 5969771i bk4: 27040a 5956520i bk5: 27214a 5935460i bk6: 25348a 5963837i bk7: 25298a 5952282i bk8: 25890a 5977466i bk9: 25968a 5962558i bk10: 25648a 5972345i bk11: 25646a 5955108i bk12: 26118a 5976844i bk13: 26014a 5970477i bk14: 25002a 6001870i bk15: 24866a 5988006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5608290 n_act=174545 n_pre=174529 n_req=305682 n_rd=413388 n_write=176452 bw_util=0.1802
n_activity=3607391 dram_eff=0.327
bk0: 25752a 6004044i bk1: 25528a 5995281i bk2: 25822a 5982260i bk3: 25912a 5967636i bk4: 26938a 5957323i bk5: 27148a 5939006i bk6: 25266a 5964965i bk7: 25418a 5949716i bk8: 26050a 5973571i bk9: 25808a 5963491i bk10: 25584a 5971360i bk11: 25664a 5958317i bk12: 26020a 5981284i bk13: 26070a 5963826i bk14: 25258a 5999496i bk15: 25150a 5990079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.931393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220492, Miss = 102785, Miss_rate = 0.466, Pending_hits = 2563, Reservation_fails = 844
L2_cache_bank[1]: Access = 210251, Miss = 102777, Miss_rate = 0.489, Pending_hits = 2750, Reservation_fails = 530
L2_cache_bank[2]: Access = 209340, Miss = 103611, Miss_rate = 0.495, Pending_hits = 2776, Reservation_fails = 889
L2_cache_bank[3]: Access = 232773, Miss = 103981, Miss_rate = 0.447, Pending_hits = 2853, Reservation_fails = 1197
L2_cache_bank[4]: Access = 215425, Miss = 103901, Miss_rate = 0.482, Pending_hits = 2582, Reservation_fails = 782
L2_cache_bank[5]: Access = 229902, Miss = 104027, Miss_rate = 0.452, Pending_hits = 2590, Reservation_fails = 1127
L2_cache_bank[6]: Access = 212251, Miss = 103404, Miss_rate = 0.487, Pending_hits = 2713, Reservation_fails = 893
L2_cache_bank[7]: Access = 215335, Miss = 103359, Miss_rate = 0.480, Pending_hits = 2713, Reservation_fails = 1372
L2_cache_bank[8]: Access = 216651, Miss = 103445, Miss_rate = 0.477, Pending_hits = 2698, Reservation_fails = 1054
L2_cache_bank[9]: Access = 226395, Miss = 103300, Miss_rate = 0.456, Pending_hits = 2760, Reservation_fails = 735
L2_cache_bank[10]: Access = 219406, Miss = 103345, Miss_rate = 0.471, Pending_hits = 2641, Reservation_fails = 554
L2_cache_bank[11]: Access = 218898, Miss = 103349, Miss_rate = 0.472, Pending_hits = 2781, Reservation_fails = 956
L2_total_cache_accesses = 2627119
L2_total_cache_misses = 1241284
L2_total_cache_miss_rate = 0.4725
L2_total_cache_pending_hits = 32420
L2_total_cache_reservation_fails = 10933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2563
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141255
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23929
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7296
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236592
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 717
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2298
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1456
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 632062
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3083
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2412
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10395777
icnt_total_pkts_simt_to_mem=4380712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4960004
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.6703
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542336
gpu_stall_icnt2sh    = 3855754
gpu_total_sim_rate=84507

========= Core RFC stats =========
	Total RFC Accesses     = 28094985
	Total RFC Misses       = 17233391
	Total RFC Read Misses  = 6191587
	Total RFC Write Misses = 11041804
	Total RFC Evictions    = 11958580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 877735
	L1I_total_cache_miss_rate = 0.1317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28636183
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108784, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 122098
	L1D_cache_core[1]: Access = 152832, Miss = 130235, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 199135
	L1D_cache_core[2]: Access = 154595, Miss = 132493, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 212158
	L1D_cache_core[3]: Access = 169362, Miss = 141059, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 187556
	L1D_cache_core[4]: Access = 143091, Miss = 119082, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 146111
	L1D_cache_core[5]: Access = 141063, Miss = 118132, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146113
	L1D_cache_core[6]: Access = 134966, Miss = 113263, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 148727
	L1D_cache_core[7]: Access = 154025, Miss = 126317, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 171473
	L1D_cache_core[8]: Access = 134697, Miss = 113764, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 130374
	L1D_cache_core[9]: Access = 146459, Miss = 120844, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 137077
	L1D_cache_core[10]: Access = 130601, Miss = 111217, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 149409
	L1D_cache_core[11]: Access = 135418, Miss = 115237, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 165020
	L1D_cache_core[12]: Access = 131596, Miss = 111460, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 159014
	L1D_cache_core[13]: Access = 130745, Miss = 108800, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 125308
	L1D_cache_core[14]: Access = 126092, Miss = 105845, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141642
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776532
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2341215
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1060
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4180
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1776168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 132012
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1060
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377084
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4307
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267814
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55951
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 877735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28636183
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3627659
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267817
gpgpu_n_mem_read_global = 1155967
gpgpu_n_mem_write_global = 416169
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4180
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4180
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1429384	W0_Idle:23035719	W0_Scoreboard:97793678	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247736 {8:1155967,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5084864 {8:635608,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510544 {136:3754,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619624 {40:5363,72:20135,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157211512 {136:1155967,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 86442688 {136:635608,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142536 {8:267817,}
maxmrqlatency = 784 
maxdqlatency = 0 
maxmflatency = 1131 
averagemflatency = 279 
max_icnt2mem_latency = 815 
max_icnt2sh_latency = 4960003 
mrq_lat_table:994615 	28868 	22278 	85674 	408979 	203949 	81385 	12118 	462 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	591145 	1353437 	43161 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1694305 	522106 	243771 	89498 	50246 	26544 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399882 	569984 	299479 	37911 	269 	0 	0 	0 	0 	127 	942 	2154 	19820 	25737 	26801 	83692 	82227 	143065 	278418 	17249 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3565 	6118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        38        48        32        28        38        22        36        34        26        48        52        22        28        26        30 
dram[1]:        34        30        22        26        32        50        19        24        38        34        48        34        32        24        26        32 
dram[2]:        36        30        34        34        54        48        28        36        50        56        36        44        44        42        32        28 
dram[3]:        28        28        32        34        30        34        30        26        54        58        28        36        50        54        20        18 
dram[4]:        24        24        28        18        14        20        44        36        48        42        26        34        30        38        28        28 
dram[5]:        24        24        28        34        22        40        42        36        20        22        50        46        24        26        40        38 
maximum service time to same row:
dram[0]:     94950     61013     58594     57857    105622     63624     49611     61330     42698     44572     60606     76052     40197     62459     78824     81236 
dram[1]:     36625     34545     48547     36718     31884     44519     36491     49423     31909     44985     46272     40778     40032     34953     38630     44458 
dram[2]:     72081     63943     64904    132972     90684     61893     42079     78562     77796     51469     98111    100401    124325    124328     64513     59888 
dram[3]:     81610     54563     53849     89729     73698     71510    104071     40713     75293     73113     69193     60227    122560     62691     77700     60900 
dram[4]:     44329     36629     32728     45023     21891     33243     30550     23740     45018     25791     27115     33075     41939     38575     36163     39511 
dram[5]:     59569     65109     86597     71710     63618     71219     67828     56922     51453     47830     63794     91547     81918     69899     60958     90611 
average row accesses per activate:
dram[0]:  1.757155  1.748636  1.713006  1.705140  1.707307  1.714175  1.735606  1.724247  1.776654  1.765575  1.740328  1.744246  1.737274  1.758747  1.761325  1.746753 
dram[1]:  1.770740  1.756472  1.704044  1.710074  1.696523  1.700927  1.729423  1.743207  1.761315  1.747932  1.736309  1.739798  1.757084  1.758534  1.746823  1.745647 
dram[2]:  1.776557  1.751926  1.718223  1.740673  1.722692  1.726403  1.741446  1.744797  1.772950  1.776456  1.745700  1.749061  1.778362  1.771366  1.762458  1.774014 
dram[3]:  1.755915  1.762547  1.709468  1.717776  1.701704  1.720952  1.737653  1.732843  1.754988  1.752730  1.724051  1.751437  1.749544  1.751293  1.743328  1.742849 
dram[4]:  1.744521  1.765077  1.703871  1.708397  1.699592  1.711578  1.732706  1.736880  1.744201  1.751812  1.730620  1.731622  1.752058  1.765621  1.733378  1.738202 
dram[5]:  1.757992  1.762968  1.720693  1.729395  1.717144  1.728338  1.764415  1.743342  1.764797  1.776204  1.754091  1.747240  1.760040  1.772281  1.768854  1.760473 
average row locality = 1838332/1055267 = 1.742054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12612     12754     12929     12896     13607     13426     12569     12506     12964     13023     12764     12690     12849     12955     12491     12527 
dram[1]:     12769     12959     13095     13124     13631     13642     12780     12746     12924     13069     12809     12743     12975     13120     12628     12578 
dram[2]:     12881     12986     13193     13064     13539     13516     12701     12836     13096     13045     12731     12756     13018     13144     12742     12680 
dram[3]:     12878     12953     12954     12850     13507     13438     12620     12707     13034     12938     12828     12862     12960     13029     12623     12582 
dram[4]:     13017     12876     12905     12921     13520     13607     12674     12649     12945     12984     12824     12823     13059     13007     12501     12433 
dram[5]:     12876     12764     12911     12956     13469     13574     12633     12709     13025     12904     12792     12832     13010     13035     12629     12575 
total reads: 1241284
bank skew: 13642/12433 = 1.10
chip skew: 207928/205562 = 1.01
number of total write accesses:
dram[0]:      5745      5834      5998      6014      6488      6503      6573      6609      6366      6333      6310      6331      6195      6298      5744      5765 
dram[1]:      5822      5902      5992      6075      6522      6531      6740      6757      6417      6375      6405      6400      6309      6405      5794      5767 
dram[2]:      5883      5884      6070      6066      6427      6512      6690      6697      6410      6361      6250      6342      6247      6318      5755      5752 
dram[3]:      5898      5871      6004      5994      6471      6513      6661      6609      6406      6321      6290      6339      6222      6265      5797      5758 
dram[4]:      5850      5855      5979      6020      6474      6528      6663      6646      6379      6356      6308      6398      6310      6293      5800      5799 
dram[5]:      5822      5793      5965      6012      6443      6492      6615      6602      6326      6279      6289      6316      6229      6274      5783      5748 
total reads: 597048
bank skew: 6757/5744 = 1.18
chip skew: 100213/98988 = 1.01
average mf latency per bank:
dram[0]:        300       297       305       304       294       295       295       295       300       301       305       305       302       302       307       307
dram[1]:        298       300       304       305       294       297       294       297       300       302       304       308       302       303       304       309
dram[2]:        299       300       302       305       297       297       295       295       301       302       305       306       303       303       309       309
dram[3]:        298       300       303       306       296       298       295       297       299       304       306       309       304       306       309       310
dram[4]:        295       300       300       306       294       297       294       297       300       304       303       306       300       305       305       310
dram[5]:        298       299       305       304       296       294       297       294       305       303       308       307       305       304       308       308
maximum mf latency per bank:
dram[0]:        929       996       890       831       955       920       939       888       972       871      1020       879      1055      1040       968       945
dram[1]:       1039      1011       988       902       832       819       937      1005       862       995       994      1060       998       870       863       943
dram[2]:        862       858       909       943       950       904       838       960       914      1048       932       923       936       872      1072       863
dram[3]:        987       963       804       863       854       886       876       918       819       854       871       874       886       887       879       883
dram[4]:        946       852       956       874       891       918       938       965      1030      1051       881       849       843       966       961       968
dram[5]:       1062       842      1131      1033       996       914       959       931       877       961       971       924       956       927       958       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5609147 n_act=175185 n_pre=175169 n_req=304668 n_rd=411124 n_write=176579 bw_util=0.1795
n_activity=3611729 dram_eff=0.3254
bk0: 25224a 6015612i bk1: 25508a 5991182i bk2: 25858a 5981867i bk3: 25792a 5966097i bk4: 27214a 5955644i bk5: 26852a 5939732i bk6: 25138a 5966307i bk7: 25012a 5956518i bk8: 25928a 5978423i bk9: 26046a 5962168i bk10: 25528a 5973811i bk11: 25380a 5962046i bk12: 25698a 5981573i bk13: 25910a 5967365i bk14: 24982a 6006319i bk15: 25054a 5986692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5598932 n_act=177200 n_pre=177184 n_req=307805 n_rd=415184 n_write=178704 bw_util=0.1814
n_activity=3672396 dram_eff=0.3234
bk0: 25538a 6008329i bk1: 25918a 5986367i bk2: 26190a 5980290i bk3: 26248a 5961832i bk4: 27262a 5953390i bk5: 27284a 5933941i bk6: 25560a 5955621i bk7: 25492a 5940827i bk8: 25848a 5976405i bk9: 26138a 5959183i bk10: 25618a 5967908i bk11: 25486a 5955624i bk12: 25950a 5979684i bk13: 26240a 5957646i bk14: 25256a 5996576i bk15: 25156a 5985325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.932394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603027 n_act=175488 n_pre=175472 n_req=307592 n_rd=415856 n_write=177361 bw_util=0.1812
n_activity=3618149 dram_eff=0.3279
bk0: 25762a 6003306i bk1: 25972a 5985608i bk2: 26386a 5969533i bk3: 26128a 5959005i bk4: 27078a 5958008i bk5: 27032a 5942361i bk6: 25402a 5957198i bk7: 25672a 5940459i bk8: 26192a 5977778i bk9: 26090a 5962163i bk10: 25462a 5972404i bk11: 25512a 5956646i bk12: 26036a 5980352i bk13: 26288a 5961133i bk14: 25484a 5997834i bk15: 25360a 5987980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.933619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603986 n_act=176200 n_pre=176184 n_req=306182 n_rd=413526 n_write=177308 bw_util=0.1805
n_activity=3625624 dram_eff=0.3259
bk0: 25756a 6000096i bk1: 25906a 5983932i bk2: 25908a 5981149i bk3: 25700a 5970417i bk4: 27014a 5956792i bk5: 26876a 5944547i bk6: 25240a 5961526i bk7: 25414a 5946111i bk8: 26068a 5973176i bk9: 25876a 5962940i bk10: 25656a 5967769i bk11: 25724a 5954733i bk12: 25920a 5981640i bk13: 26058a 5964910i bk14: 25246a 5996050i bk15: 25164a 5982938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f90174354f0 :  mf: uid=40521662, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4960000), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0065200, atomic=0 1 entries : 0x7f9045c3ec80 :  mf: uid=40521659, sid03:w09, part=4, addr=0xc0065240, load , size=64, unknown  status = IN_PARTITION_DRAM (4960003), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5602794 n_act=176702 n_pre=176686 n_req=306403 n_rd=413489 n_write=177533 bw_util=0.1805
n_activity=3671681 dram_eff=0.3219
bk0: 26034a 6003059i bk1: 25751a 5992147i bk2: 25810a 5985918i bk3: 25842a 5969771i bk4: 27040a 5956520i bk5: 27214a 5935460i bk6: 25348a 5963837i bk7: 25298a 5952282i bk8: 25890a 5977466i bk9: 25968a 5962558i bk10: 25648a 5972345i bk11: 25646a 5955108i bk12: 26118a 5976844i bk13: 26014a 5970477i bk14: 25002a 6001870i bk15: 24866a 5988006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5608290 n_act=174545 n_pre=174529 n_req=305682 n_rd=413388 n_write=176452 bw_util=0.1802
n_activity=3607391 dram_eff=0.327
bk0: 25752a 6004044i bk1: 25528a 5995281i bk2: 25822a 5982260i bk3: 25912a 5967636i bk4: 26938a 5957323i bk5: 27148a 5939006i bk6: 25266a 5964965i bk7: 25418a 5949716i bk8: 26050a 5973571i bk9: 25808a 5963491i bk10: 25584a 5971360i bk11: 25664a 5958317i bk12: 26020a 5981284i bk13: 26070a 5963826i bk14: 25258a 5999496i bk15: 25150a 5990079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.931393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220492, Miss = 102785, Miss_rate = 0.466, Pending_hits = 2563, Reservation_fails = 844
L2_cache_bank[1]: Access = 210251, Miss = 102777, Miss_rate = 0.489, Pending_hits = 2750, Reservation_fails = 530
L2_cache_bank[2]: Access = 209340, Miss = 103611, Miss_rate = 0.495, Pending_hits = 2776, Reservation_fails = 889
L2_cache_bank[3]: Access = 232773, Miss = 103981, Miss_rate = 0.447, Pending_hits = 2853, Reservation_fails = 1197
L2_cache_bank[4]: Access = 215425, Miss = 103901, Miss_rate = 0.482, Pending_hits = 2582, Reservation_fails = 782
L2_cache_bank[5]: Access = 229902, Miss = 104027, Miss_rate = 0.452, Pending_hits = 2590, Reservation_fails = 1127
L2_cache_bank[6]: Access = 212251, Miss = 103404, Miss_rate = 0.487, Pending_hits = 2713, Reservation_fails = 893
L2_cache_bank[7]: Access = 215335, Miss = 103359, Miss_rate = 0.480, Pending_hits = 2713, Reservation_fails = 1372
L2_cache_bank[8]: Access = 216651, Miss = 103445, Miss_rate = 0.477, Pending_hits = 2698, Reservation_fails = 1054
L2_cache_bank[9]: Access = 226395, Miss = 103300, Miss_rate = 0.456, Pending_hits = 2760, Reservation_fails = 735
L2_cache_bank[10]: Access = 219406, Miss = 103345, Miss_rate = 0.471, Pending_hits = 2641, Reservation_fails = 554
L2_cache_bank[11]: Access = 218898, Miss = 103349, Miss_rate = 0.472, Pending_hits = 2781, Reservation_fails = 956
L2_total_cache_accesses = 2627119
L2_total_cache_misses = 1241284
L2_total_cache_miss_rate = 0.4725
L2_total_cache_pending_hits = 32420
L2_total_cache_reservation_fails = 10933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2563
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141255
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23929
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7296
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236592
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 717
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2298
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1456
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 632062
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3083
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2412
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10395777
icnt_total_pkts_simt_to_mem=4380712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4960004
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.6703
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542336
gpu_stall_icnt2sh    = 3855754
gpu_total_sim_rate=84507

========= Core RFC stats =========
	Total RFC Accesses     = 28094985
	Total RFC Misses       = 17233391
	Total RFC Read Misses  = 6191587
	Total RFC Write Misses = 11041804
	Total RFC Evictions    = 11958580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 877735
	L1I_total_cache_miss_rate = 0.1317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28636183
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108784, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 122098
	L1D_cache_core[1]: Access = 152832, Miss = 130235, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 199135
	L1D_cache_core[2]: Access = 154595, Miss = 132493, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 212158
	L1D_cache_core[3]: Access = 169362, Miss = 141059, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 187556
	L1D_cache_core[4]: Access = 143091, Miss = 119082, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 146111
	L1D_cache_core[5]: Access = 141063, Miss = 118132, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146113
	L1D_cache_core[6]: Access = 134966, Miss = 113263, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 148727
	L1D_cache_core[7]: Access = 154025, Miss = 126317, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 171473
	L1D_cache_core[8]: Access = 134697, Miss = 113764, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 130374
	L1D_cache_core[9]: Access = 146459, Miss = 120844, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 137077
	L1D_cache_core[10]: Access = 130601, Miss = 111217, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 149409
	L1D_cache_core[11]: Access = 135418, Miss = 115237, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 165020
	L1D_cache_core[12]: Access = 131596, Miss = 111460, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 159014
	L1D_cache_core[13]: Access = 130745, Miss = 108800, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 125308
	L1D_cache_core[14]: Access = 126092, Miss = 105845, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141642
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776532
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2341215
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1060
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4180
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1776168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 132012
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1060
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377084
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4307
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267814
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55951
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 877735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28636183
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3627659
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267817
gpgpu_n_mem_read_global = 1155967
gpgpu_n_mem_write_global = 416169
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4180
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4180
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1429384	W0_Idle:23035719	W0_Scoreboard:97793678	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247736 {8:1155967,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5084864 {8:635608,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510544 {136:3754,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619624 {40:5363,72:20135,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157211512 {136:1155967,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 86442688 {136:635608,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142536 {8:267817,}
maxmrqlatency = 784 
maxdqlatency = 0 
maxmflatency = 1131 
averagemflatency = 279 
max_icnt2mem_latency = 815 
max_icnt2sh_latency = 4960003 
mrq_lat_table:994615 	28868 	22278 	85674 	408979 	203949 	81385 	12118 	462 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	591145 	1353437 	43161 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1694305 	522106 	243771 	89498 	50246 	26544 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399882 	569984 	299479 	37911 	269 	0 	0 	0 	0 	127 	942 	2154 	19820 	25737 	26801 	83692 	82227 	143065 	278418 	17249 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3565 	6118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        38        48        32        28        38        22        36        34        26        48        52        22        28        26        30 
dram[1]:        34        30        22        26        32        50        19        24        38        34        48        34        32        24        26        32 
dram[2]:        36        30        34        34        54        48        28        36        50        56        36        44        44        42        32        28 
dram[3]:        28        28        32        34        30        34        30        26        54        58        28        36        50        54        20        18 
dram[4]:        24        24        28        18        14        20        44        36        48        42        26        34        30        38        28        28 
dram[5]:        24        24        28        34        22        40        42        36        20        22        50        46        24        26        40        38 
maximum service time to same row:
dram[0]:     94950     61013     58594     57857    105622     63624     49611     61330     42698     44572     60606     76052     40197     62459     78824     81236 
dram[1]:     36625     34545     48547     36718     31884     44519     36491     49423     31909     44985     46272     40778     40032     34953     38630     44458 
dram[2]:     72081     63943     64904    132972     90684     61893     42079     78562     77796     51469     98111    100401    124325    124328     64513     59888 
dram[3]:     81610     54563     53849     89729     73698     71510    104071     40713     75293     73113     69193     60227    122560     62691     77700     60900 
dram[4]:     44329     36629     32728     45023     21891     33243     30550     23740     45018     25791     27115     33075     41939     38575     36163     39511 
dram[5]:     59569     65109     86597     71710     63618     71219     67828     56922     51453     47830     63794     91547     81918     69899     60958     90611 
average row accesses per activate:
dram[0]:  1.757155  1.748636  1.713006  1.705140  1.707307  1.714175  1.735606  1.724247  1.776654  1.765575  1.740328  1.744246  1.737274  1.758747  1.761325  1.746753 
dram[1]:  1.770740  1.756472  1.704044  1.710074  1.696523  1.700927  1.729423  1.743207  1.761315  1.747932  1.736309  1.739798  1.757084  1.758534  1.746823  1.745647 
dram[2]:  1.776557  1.751926  1.718223  1.740673  1.722692  1.726403  1.741446  1.744797  1.772950  1.776456  1.745700  1.749061  1.778362  1.771366  1.762458  1.774014 
dram[3]:  1.755915  1.762547  1.709468  1.717776  1.701704  1.720952  1.737653  1.732843  1.754988  1.752730  1.724051  1.751437  1.749544  1.751293  1.743328  1.742849 
dram[4]:  1.744521  1.765077  1.703871  1.708397  1.699592  1.711578  1.732706  1.736880  1.744201  1.751812  1.730620  1.731622  1.752058  1.765621  1.733378  1.738202 
dram[5]:  1.757992  1.762968  1.720693  1.729395  1.717144  1.728338  1.764415  1.743342  1.764797  1.776204  1.754091  1.747240  1.760040  1.772281  1.768854  1.760473 
average row locality = 1838332/1055267 = 1.742054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12612     12754     12929     12896     13607     13426     12569     12506     12964     13023     12764     12690     12849     12955     12491     12527 
dram[1]:     12769     12959     13095     13124     13631     13642     12780     12746     12924     13069     12809     12743     12975     13120     12628     12578 
dram[2]:     12881     12986     13193     13064     13539     13516     12701     12836     13096     13045     12731     12756     13018     13144     12742     12680 
dram[3]:     12878     12953     12954     12850     13507     13438     12620     12707     13034     12938     12828     12862     12960     13029     12623     12582 
dram[4]:     13017     12876     12905     12921     13520     13607     12674     12649     12945     12984     12824     12823     13059     13007     12501     12433 
dram[5]:     12876     12764     12911     12956     13469     13574     12633     12709     13025     12904     12792     12832     13010     13035     12629     12575 
total reads: 1241284
bank skew: 13642/12433 = 1.10
chip skew: 207928/205562 = 1.01
number of total write accesses:
dram[0]:      5745      5834      5998      6014      6488      6503      6573      6609      6366      6333      6310      6331      6195      6298      5744      5765 
dram[1]:      5822      5902      5992      6075      6522      6531      6740      6757      6417      6375      6405      6400      6309      6405      5794      5767 
dram[2]:      5883      5884      6070      6066      6427      6512      6690      6697      6410      6361      6250      6342      6247      6318      5755      5752 
dram[3]:      5898      5871      6004      5994      6471      6513      6661      6609      6406      6321      6290      6339      6222      6265      5797      5758 
dram[4]:      5850      5855      5979      6020      6474      6528      6663      6646      6379      6356      6308      6398      6310      6293      5800      5799 
dram[5]:      5822      5793      5965      6012      6443      6492      6615      6602      6326      6279      6289      6316      6229      6274      5783      5748 
total reads: 597048
bank skew: 6757/5744 = 1.18
chip skew: 100213/98988 = 1.01
average mf latency per bank:
dram[0]:        300       297       305       304       294       295       295       295       300       301       305       305       302       302       307       307
dram[1]:        298       300       304       305       294       297       294       297       300       302       304       308       302       303       304       309
dram[2]:        299       300       302       305       297       297       295       295       301       302       305       306       303       303       309       309
dram[3]:        298       300       303       306       296       298       295       297       299       304       306       309       304       306       309       310
dram[4]:        295       300       300       306       294       297       294       297       300       304       303       306       300       305       305       310
dram[5]:        298       299       305       304       296       294       297       294       305       303       308       307       305       304       308       308
maximum mf latency per bank:
dram[0]:        929       996       890       831       955       920       939       888       972       871      1020       879      1055      1040       968       945
dram[1]:       1039      1011       988       902       832       819       937      1005       862       995       994      1060       998       870       863       943
dram[2]:        862       858       909       943       950       904       838       960       914      1048       932       923       936       872      1072       863
dram[3]:        987       963       804       863       854       886       876       918       819       854       871       874       886       887       879       883
dram[4]:        946       852       956       874       891       918       938       965      1030      1051       881       849       843       966       961       968
dram[5]:       1062       842      1131      1033       996       914       959       931       877       961       971       924       956       927       958       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5609147 n_act=175185 n_pre=175169 n_req=304668 n_rd=411124 n_write=176579 bw_util=0.1795
n_activity=3611729 dram_eff=0.3254
bk0: 25224a 6015612i bk1: 25508a 5991182i bk2: 25858a 5981867i bk3: 25792a 5966097i bk4: 27214a 5955644i bk5: 26852a 5939732i bk6: 25138a 5966307i bk7: 25012a 5956518i bk8: 25928a 5978423i bk9: 26046a 5962168i bk10: 25528a 5973811i bk11: 25380a 5962046i bk12: 25698a 5981573i bk13: 25910a 5967365i bk14: 24982a 6006319i bk15: 25054a 5986692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5598932 n_act=177200 n_pre=177184 n_req=307805 n_rd=415184 n_write=178704 bw_util=0.1814
n_activity=3672396 dram_eff=0.3234
bk0: 25538a 6008329i bk1: 25918a 5986367i bk2: 26190a 5980290i bk3: 26248a 5961832i bk4: 27262a 5953390i bk5: 27284a 5933941i bk6: 25560a 5955621i bk7: 25492a 5940827i bk8: 25848a 5976405i bk9: 26138a 5959183i bk10: 25618a 5967908i bk11: 25486a 5955624i bk12: 25950a 5979684i bk13: 26240a 5957646i bk14: 25256a 5996576i bk15: 25156a 5985325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.932394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603027 n_act=175488 n_pre=175472 n_req=307592 n_rd=415856 n_write=177361 bw_util=0.1812
n_activity=3618149 dram_eff=0.3279
bk0: 25762a 6003306i bk1: 25972a 5985608i bk2: 26386a 5969533i bk3: 26128a 5959005i bk4: 27078a 5958008i bk5: 27032a 5942361i bk6: 25402a 5957198i bk7: 25672a 5940459i bk8: 26192a 5977778i bk9: 26090a 5962163i bk10: 25462a 5972404i bk11: 25512a 5956646i bk12: 26036a 5980352i bk13: 26288a 5961133i bk14: 25484a 5997834i bk15: 25360a 5987980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.933619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603986 n_act=176200 n_pre=176184 n_req=306182 n_rd=413526 n_write=177308 bw_util=0.1805
n_activity=3625624 dram_eff=0.3259
bk0: 25756a 6000096i bk1: 25906a 5983932i bk2: 25908a 5981149i bk3: 25700a 5970417i bk4: 27014a 5956792i bk5: 26876a 5944547i bk6: 25240a 5961526i bk7: 25414a 5946111i bk8: 26068a 5973176i bk9: 25876a 5962940i bk10: 25656a 5967769i bk11: 25724a 5954733i bk12: 25920a 5981640i bk13: 26058a 5964910i bk14: 25246a 5996050i bk15: 25164a 5982938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f90174354f0 :  mf: uid=40521662, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4960000), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0065200, atomic=0 1 entries : 0x7f9045c3ec80 :  mf: uid=40521659, sid03:w09, part=4, addr=0xc0065240, load , size=64, unknown  status = IN_PARTITION_DRAM (4960003), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5602794 n_act=176702 n_pre=176686 n_req=306403 n_rd=413489 n_write=177533 bw_util=0.1805
n_activity=3671681 dram_eff=0.3219
bk0: 26034a 6003059i bk1: 25751a 5992147i bk2: 25810a 5985918i bk3: 25842a 5969771i bk4: 27040a 5956520i bk5: 27214a 5935460i bk6: 25348a 5963837i bk7: 25298a 5952282i bk8: 25890a 5977466i bk9: 25968a 5962558i bk10: 25648a 5972345i bk11: 25646a 5955108i bk12: 26118a 5976844i bk13: 26014a 5970477i bk14: 25002a 6001870i bk15: 24866a 5988006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5608290 n_act=174545 n_pre=174529 n_req=305682 n_rd=413388 n_write=176452 bw_util=0.1802
n_activity=3607391 dram_eff=0.327
bk0: 25752a 6004044i bk1: 25528a 5995281i bk2: 25822a 5982260i bk3: 25912a 5967636i bk4: 26938a 5957323i bk5: 27148a 5939006i bk6: 25266a 5964965i bk7: 25418a 5949716i bk8: 26050a 5973571i bk9: 25808a 5963491i bk10: 25584a 5971360i bk11: 25664a 5958317i bk12: 26020a 5981284i bk13: 26070a 5963826i bk14: 25258a 5999496i bk15: 25150a 5990079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.931393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220492, Miss = 102785, Miss_rate = 0.466, Pending_hits = 2563, Reservation_fails = 844
L2_cache_bank[1]: Access = 210251, Miss = 102777, Miss_rate = 0.489, Pending_hits = 2750, Reservation_fails = 530
L2_cache_bank[2]: Access = 209340, Miss = 103611, Miss_rate = 0.495, Pending_hits = 2776, Reservation_fails = 889
L2_cache_bank[3]: Access = 232773, Miss = 103981, Miss_rate = 0.447, Pending_hits = 2853, Reservation_fails = 1197
L2_cache_bank[4]: Access = 215425, Miss = 103901, Miss_rate = 0.482, Pending_hits = 2582, Reservation_fails = 782
L2_cache_bank[5]: Access = 229902, Miss = 104027, Miss_rate = 0.452, Pending_hits = 2590, Reservation_fails = 1127
L2_cache_bank[6]: Access = 212251, Miss = 103404, Miss_rate = 0.487, Pending_hits = 2713, Reservation_fails = 893
L2_cache_bank[7]: Access = 215335, Miss = 103359, Miss_rate = 0.480, Pending_hits = 2713, Reservation_fails = 1372
L2_cache_bank[8]: Access = 216651, Miss = 103445, Miss_rate = 0.477, Pending_hits = 2698, Reservation_fails = 1054
L2_cache_bank[9]: Access = 226395, Miss = 103300, Miss_rate = 0.456, Pending_hits = 2760, Reservation_fails = 735
L2_cache_bank[10]: Access = 219406, Miss = 103345, Miss_rate = 0.471, Pending_hits = 2641, Reservation_fails = 554
L2_cache_bank[11]: Access = 218898, Miss = 103349, Miss_rate = 0.472, Pending_hits = 2781, Reservation_fails = 956
L2_total_cache_accesses = 2627119
L2_total_cache_misses = 1241284
L2_total_cache_miss_rate = 0.4725
L2_total_cache_pending_hits = 32420
L2_total_cache_reservation_fails = 10933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2563
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141255
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23929
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7296
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236592
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 717
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2298
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1456
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 632062
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3083
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2412
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10395777
icnt_total_pkts_simt_to_mem=4380712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4960004
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.6703
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542336
gpu_stall_icnt2sh    = 3855754
gpu_total_sim_rate=84507

========= Core RFC stats =========
	Total RFC Accesses     = 28094985
	Total RFC Misses       = 17233391
	Total RFC Read Misses  = 6191587
	Total RFC Write Misses = 11041804
	Total RFC Evictions    = 11958580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 877735
	L1I_total_cache_miss_rate = 0.1317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28636183
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108784, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 122098
	L1D_cache_core[1]: Access = 152832, Miss = 130235, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 199135
	L1D_cache_core[2]: Access = 154595, Miss = 132493, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 212158
	L1D_cache_core[3]: Access = 169362, Miss = 141059, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 187556
	L1D_cache_core[4]: Access = 143091, Miss = 119082, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 146111
	L1D_cache_core[5]: Access = 141063, Miss = 118132, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146113
	L1D_cache_core[6]: Access = 134966, Miss = 113263, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 148727
	L1D_cache_core[7]: Access = 154025, Miss = 126317, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 171473
	L1D_cache_core[8]: Access = 134697, Miss = 113764, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 130374
	L1D_cache_core[9]: Access = 146459, Miss = 120844, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 137077
	L1D_cache_core[10]: Access = 130601, Miss = 111217, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 149409
	L1D_cache_core[11]: Access = 135418, Miss = 115237, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 165020
	L1D_cache_core[12]: Access = 131596, Miss = 111460, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 159014
	L1D_cache_core[13]: Access = 130745, Miss = 108800, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 125308
	L1D_cache_core[14]: Access = 126092, Miss = 105845, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141642
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776532
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2341215
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1060
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4180
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1776168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 132012
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1060
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377084
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4307
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267814
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55951
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 877735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28636183
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3627659
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267817
gpgpu_n_mem_read_global = 1155967
gpgpu_n_mem_write_global = 416169
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4180
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4180
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1429384	W0_Idle:23035719	W0_Scoreboard:97793678	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247736 {8:1155967,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5084864 {8:635608,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510544 {136:3754,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619624 {40:5363,72:20135,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157211512 {136:1155967,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 86442688 {136:635608,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142536 {8:267817,}
maxmrqlatency = 784 
maxdqlatency = 0 
maxmflatency = 1131 
averagemflatency = 279 
max_icnt2mem_latency = 815 
max_icnt2sh_latency = 4960003 
mrq_lat_table:994615 	28868 	22278 	85674 	408979 	203949 	81385 	12118 	462 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	591145 	1353437 	43161 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1694305 	522106 	243771 	89498 	50246 	26544 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399882 	569984 	299479 	37911 	269 	0 	0 	0 	0 	127 	942 	2154 	19820 	25737 	26801 	83692 	82227 	143065 	278418 	17249 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3565 	6118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        38        48        32        28        38        22        36        34        26        48        52        22        28        26        30 
dram[1]:        34        30        22        26        32        50        19        24        38        34        48        34        32        24        26        32 
dram[2]:        36        30        34        34        54        48        28        36        50        56        36        44        44        42        32        28 
dram[3]:        28        28        32        34        30        34        30        26        54        58        28        36        50        54        20        18 
dram[4]:        24        24        28        18        14        20        44        36        48        42        26        34        30        38        28        28 
dram[5]:        24        24        28        34        22        40        42        36        20        22        50        46        24        26        40        38 
maximum service time to same row:
dram[0]:     94950     61013     58594     57857    105622     63624     49611     61330     42698     44572     60606     76052     40197     62459     78824     81236 
dram[1]:     36625     34545     48547     36718     31884     44519     36491     49423     31909     44985     46272     40778     40032     34953     38630     44458 
dram[2]:     72081     63943     64904    132972     90684     61893     42079     78562     77796     51469     98111    100401    124325    124328     64513     59888 
dram[3]:     81610     54563     53849     89729     73698     71510    104071     40713     75293     73113     69193     60227    122560     62691     77700     60900 
dram[4]:     44329     36629     32728     45023     21891     33243     30550     23740     45018     25791     27115     33075     41939     38575     36163     39511 
dram[5]:     59569     65109     86597     71710     63618     71219     67828     56922     51453     47830     63794     91547     81918     69899     60958     90611 
average row accesses per activate:
dram[0]:  1.757155  1.748636  1.713006  1.705140  1.707307  1.714175  1.735606  1.724247  1.776654  1.765575  1.740328  1.744246  1.737274  1.758747  1.761325  1.746753 
dram[1]:  1.770740  1.756472  1.704044  1.710074  1.696523  1.700927  1.729423  1.743207  1.761315  1.747932  1.736309  1.739798  1.757084  1.758534  1.746823  1.745647 
dram[2]:  1.776557  1.751926  1.718223  1.740673  1.722692  1.726403  1.741446  1.744797  1.772950  1.776456  1.745700  1.749061  1.778362  1.771366  1.762458  1.774014 
dram[3]:  1.755915  1.762547  1.709468  1.717776  1.701704  1.720952  1.737653  1.732843  1.754988  1.752730  1.724051  1.751437  1.749544  1.751293  1.743328  1.742849 
dram[4]:  1.744521  1.765077  1.703871  1.708397  1.699592  1.711578  1.732706  1.736880  1.744201  1.751812  1.730620  1.731622  1.752058  1.765621  1.733378  1.738202 
dram[5]:  1.757992  1.762968  1.720693  1.729395  1.717144  1.728338  1.764415  1.743342  1.764797  1.776204  1.754091  1.747240  1.760040  1.772281  1.768854  1.760473 
average row locality = 1838332/1055267 = 1.742054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12612     12754     12929     12896     13607     13426     12569     12506     12964     13023     12764     12690     12849     12955     12491     12527 
dram[1]:     12769     12959     13095     13124     13631     13642     12780     12746     12924     13069     12809     12743     12975     13120     12628     12578 
dram[2]:     12881     12986     13193     13064     13539     13516     12701     12836     13096     13045     12731     12756     13018     13144     12742     12680 
dram[3]:     12878     12953     12954     12850     13507     13438     12620     12707     13034     12938     12828     12862     12960     13029     12623     12582 
dram[4]:     13017     12876     12905     12921     13520     13607     12674     12649     12945     12984     12824     12823     13059     13007     12501     12433 
dram[5]:     12876     12764     12911     12956     13469     13574     12633     12709     13025     12904     12792     12832     13010     13035     12629     12575 
total reads: 1241284
bank skew: 13642/12433 = 1.10
chip skew: 207928/205562 = 1.01
number of total write accesses:
dram[0]:      5745      5834      5998      6014      6488      6503      6573      6609      6366      6333      6310      6331      6195      6298      5744      5765 
dram[1]:      5822      5902      5992      6075      6522      6531      6740      6757      6417      6375      6405      6400      6309      6405      5794      5767 
dram[2]:      5883      5884      6070      6066      6427      6512      6690      6697      6410      6361      6250      6342      6247      6318      5755      5752 
dram[3]:      5898      5871      6004      5994      6471      6513      6661      6609      6406      6321      6290      6339      6222      6265      5797      5758 
dram[4]:      5850      5855      5979      6020      6474      6528      6663      6646      6379      6356      6308      6398      6310      6293      5800      5799 
dram[5]:      5822      5793      5965      6012      6443      6492      6615      6602      6326      6279      6289      6316      6229      6274      5783      5748 
total reads: 597048
bank skew: 6757/5744 = 1.18
chip skew: 100213/98988 = 1.01
average mf latency per bank:
dram[0]:        300       297       305       304       294       295       295       295       300       301       305       305       302       302       307       307
dram[1]:        298       300       304       305       294       297       294       297       300       302       304       308       302       303       304       309
dram[2]:        299       300       302       305       297       297       295       295       301       302       305       306       303       303       309       309
dram[3]:        298       300       303       306       296       298       295       297       299       304       306       309       304       306       309       310
dram[4]:        295       300       300       306       294       297       294       297       300       304       303       306       300       305       305       310
dram[5]:        298       299       305       304       296       294       297       294       305       303       308       307       305       304       308       308
maximum mf latency per bank:
dram[0]:        929       996       890       831       955       920       939       888       972       871      1020       879      1055      1040       968       945
dram[1]:       1039      1011       988       902       832       819       937      1005       862       995       994      1060       998       870       863       943
dram[2]:        862       858       909       943       950       904       838       960       914      1048       932       923       936       872      1072       863
dram[3]:        987       963       804       863       854       886       876       918       819       854       871       874       886       887       879       883
dram[4]:        946       852       956       874       891       918       938       965      1030      1051       881       849       843       966       961       968
dram[5]:       1062       842      1131      1033       996       914       959       931       877       961       971       924       956       927       958       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5609147 n_act=175185 n_pre=175169 n_req=304668 n_rd=411124 n_write=176579 bw_util=0.1795
n_activity=3611729 dram_eff=0.3254
bk0: 25224a 6015612i bk1: 25508a 5991182i bk2: 25858a 5981867i bk3: 25792a 5966097i bk4: 27214a 5955644i bk5: 26852a 5939732i bk6: 25138a 5966307i bk7: 25012a 5956518i bk8: 25928a 5978423i bk9: 26046a 5962168i bk10: 25528a 5973811i bk11: 25380a 5962046i bk12: 25698a 5981573i bk13: 25910a 5967365i bk14: 24982a 6006319i bk15: 25054a 5986692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5598932 n_act=177200 n_pre=177184 n_req=307805 n_rd=415184 n_write=178704 bw_util=0.1814
n_activity=3672396 dram_eff=0.3234
bk0: 25538a 6008329i bk1: 25918a 5986367i bk2: 26190a 5980290i bk3: 26248a 5961832i bk4: 27262a 5953390i bk5: 27284a 5933941i bk6: 25560a 5955621i bk7: 25492a 5940827i bk8: 25848a 5976405i bk9: 26138a 5959183i bk10: 25618a 5967908i bk11: 25486a 5955624i bk12: 25950a 5979684i bk13: 26240a 5957646i bk14: 25256a 5996576i bk15: 25156a 5985325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.932394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603027 n_act=175488 n_pre=175472 n_req=307592 n_rd=415856 n_write=177361 bw_util=0.1812
n_activity=3618149 dram_eff=0.3279
bk0: 25762a 6003306i bk1: 25972a 5985608i bk2: 26386a 5969533i bk3: 26128a 5959005i bk4: 27078a 5958008i bk5: 27032a 5942361i bk6: 25402a 5957198i bk7: 25672a 5940459i bk8: 26192a 5977778i bk9: 26090a 5962163i bk10: 25462a 5972404i bk11: 25512a 5956646i bk12: 26036a 5980352i bk13: 26288a 5961133i bk14: 25484a 5997834i bk15: 25360a 5987980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.933619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603986 n_act=176200 n_pre=176184 n_req=306182 n_rd=413526 n_write=177308 bw_util=0.1805
n_activity=3625624 dram_eff=0.3259
bk0: 25756a 6000096i bk1: 25906a 5983932i bk2: 25908a 5981149i bk3: 25700a 5970417i bk4: 27014a 5956792i bk5: 26876a 5944547i bk6: 25240a 5961526i bk7: 25414a 5946111i bk8: 26068a 5973176i bk9: 25876a 5962940i bk10: 25656a 5967769i bk11: 25724a 5954733i bk12: 25920a 5981640i bk13: 26058a 5964910i bk14: 25246a 5996050i bk15: 25164a 5982938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f90174354f0 :  mf: uid=40521662, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4960000), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0065200, atomic=0 1 entries : 0x7f9045c3ec80 :  mf: uid=40521659, sid03:w09, part=4, addr=0xc0065240, load , size=64, unknown  status = IN_PARTITION_DRAM (4960003), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5602794 n_act=176702 n_pre=176686 n_req=306403 n_rd=413489 n_write=177533 bw_util=0.1805
n_activity=3671681 dram_eff=0.3219
bk0: 26034a 6003059i bk1: 25751a 5992147i bk2: 25810a 5985918i bk3: 25842a 5969771i bk4: 27040a 5956520i bk5: 27214a 5935460i bk6: 25348a 5963837i bk7: 25298a 5952282i bk8: 25890a 5977466i bk9: 25968a 5962558i bk10: 25648a 5972345i bk11: 25646a 5955108i bk12: 26118a 5976844i bk13: 26014a 5970477i bk14: 25002a 6001870i bk15: 24866a 5988006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5608290 n_act=174545 n_pre=174529 n_req=305682 n_rd=413388 n_write=176452 bw_util=0.1802
n_activity=3607391 dram_eff=0.327
bk0: 25752a 6004044i bk1: 25528a 5995281i bk2: 25822a 5982260i bk3: 25912a 5967636i bk4: 26938a 5957323i bk5: 27148a 5939006i bk6: 25266a 5964965i bk7: 25418a 5949716i bk8: 26050a 5973571i bk9: 25808a 5963491i bk10: 25584a 5971360i bk11: 25664a 5958317i bk12: 26020a 5981284i bk13: 26070a 5963826i bk14: 25258a 5999496i bk15: 25150a 5990079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.931393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220492, Miss = 102785, Miss_rate = 0.466, Pending_hits = 2563, Reservation_fails = 844
L2_cache_bank[1]: Access = 210251, Miss = 102777, Miss_rate = 0.489, Pending_hits = 2750, Reservation_fails = 530
L2_cache_bank[2]: Access = 209340, Miss = 103611, Miss_rate = 0.495, Pending_hits = 2776, Reservation_fails = 889
L2_cache_bank[3]: Access = 232773, Miss = 103981, Miss_rate = 0.447, Pending_hits = 2853, Reservation_fails = 1197
L2_cache_bank[4]: Access = 215425, Miss = 103901, Miss_rate = 0.482, Pending_hits = 2582, Reservation_fails = 782
L2_cache_bank[5]: Access = 229902, Miss = 104027, Miss_rate = 0.452, Pending_hits = 2590, Reservation_fails = 1127
L2_cache_bank[6]: Access = 212251, Miss = 103404, Miss_rate = 0.487, Pending_hits = 2713, Reservation_fails = 893
L2_cache_bank[7]: Access = 215335, Miss = 103359, Miss_rate = 0.480, Pending_hits = 2713, Reservation_fails = 1372
L2_cache_bank[8]: Access = 216651, Miss = 103445, Miss_rate = 0.477, Pending_hits = 2698, Reservation_fails = 1054
L2_cache_bank[9]: Access = 226395, Miss = 103300, Miss_rate = 0.456, Pending_hits = 2760, Reservation_fails = 735
L2_cache_bank[10]: Access = 219406, Miss = 103345, Miss_rate = 0.471, Pending_hits = 2641, Reservation_fails = 554
L2_cache_bank[11]: Access = 218898, Miss = 103349, Miss_rate = 0.472, Pending_hits = 2781, Reservation_fails = 956
L2_total_cache_accesses = 2627119
L2_total_cache_misses = 1241284
L2_total_cache_miss_rate = 0.4725
L2_total_cache_pending_hits = 32420
L2_total_cache_reservation_fails = 10933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2563
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141255
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23929
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7296
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236592
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 717
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2298
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1456
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 632062
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3083
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2412
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10395777
icnt_total_pkts_simt_to_mem=4380712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4960004
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.6703
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542336
gpu_stall_icnt2sh    = 3855754
gpu_total_sim_rate=84507

========= Core RFC stats =========
	Total RFC Accesses     = 28094985
	Total RFC Misses       = 17233391
	Total RFC Read Misses  = 6191587
	Total RFC Write Misses = 11041804
	Total RFC Evictions    = 11958580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 877735
	L1I_total_cache_miss_rate = 0.1317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28636183
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108784, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 122098
	L1D_cache_core[1]: Access = 152832, Miss = 130235, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 199135
	L1D_cache_core[2]: Access = 154595, Miss = 132493, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 212158
	L1D_cache_core[3]: Access = 169362, Miss = 141059, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 187556
	L1D_cache_core[4]: Access = 143091, Miss = 119082, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 146111
	L1D_cache_core[5]: Access = 141063, Miss = 118132, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146113
	L1D_cache_core[6]: Access = 134966, Miss = 113263, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 148727
	L1D_cache_core[7]: Access = 154025, Miss = 126317, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 171473
	L1D_cache_core[8]: Access = 134697, Miss = 113764, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 130374
	L1D_cache_core[9]: Access = 146459, Miss = 120844, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 137077
	L1D_cache_core[10]: Access = 130601, Miss = 111217, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 149409
	L1D_cache_core[11]: Access = 135418, Miss = 115237, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 165020
	L1D_cache_core[12]: Access = 131596, Miss = 111460, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 159014
	L1D_cache_core[13]: Access = 130745, Miss = 108800, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 125308
	L1D_cache_core[14]: Access = 126092, Miss = 105845, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141642
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776532
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2341215
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1060
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4180
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1776168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 132012
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1060
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377084
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4307
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267814
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55951
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 877735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28636183
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3627659
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267817
gpgpu_n_mem_read_global = 1155967
gpgpu_n_mem_write_global = 416169
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4180
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4180
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1429384	W0_Idle:23035719	W0_Scoreboard:97793678	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247736 {8:1155967,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5084864 {8:635608,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510544 {136:3754,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619624 {40:5363,72:20135,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157211512 {136:1155967,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 86442688 {136:635608,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142536 {8:267817,}
maxmrqlatency = 784 
maxdqlatency = 0 
maxmflatency = 1131 
averagemflatency = 279 
max_icnt2mem_latency = 815 
max_icnt2sh_latency = 4960003 
mrq_lat_table:994615 	28868 	22278 	85674 	408979 	203949 	81385 	12118 	462 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	591145 	1353437 	43161 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1694305 	522106 	243771 	89498 	50246 	26544 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399882 	569984 	299479 	37911 	269 	0 	0 	0 	0 	127 	942 	2154 	19820 	25737 	26801 	83692 	82227 	143065 	278418 	17249 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3565 	6118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        38        48        32        28        38        22        36        34        26        48        52        22        28        26        30 
dram[1]:        34        30        22        26        32        50        19        24        38        34        48        34        32        24        26        32 
dram[2]:        36        30        34        34        54        48        28        36        50        56        36        44        44        42        32        28 
dram[3]:        28        28        32        34        30        34        30        26        54        58        28        36        50        54        20        18 
dram[4]:        24        24        28        18        14        20        44        36        48        42        26        34        30        38        28        28 
dram[5]:        24        24        28        34        22        40        42        36        20        22        50        46        24        26        40        38 
maximum service time to same row:
dram[0]:     94950     61013     58594     57857    105622     63624     49611     61330     42698     44572     60606     76052     40197     62459     78824     81236 
dram[1]:     36625     34545     48547     36718     31884     44519     36491     49423     31909     44985     46272     40778     40032     34953     38630     44458 
dram[2]:     72081     63943     64904    132972     90684     61893     42079     78562     77796     51469     98111    100401    124325    124328     64513     59888 
dram[3]:     81610     54563     53849     89729     73698     71510    104071     40713     75293     73113     69193     60227    122560     62691     77700     60900 
dram[4]:     44329     36629     32728     45023     21891     33243     30550     23740     45018     25791     27115     33075     41939     38575     36163     39511 
dram[5]:     59569     65109     86597     71710     63618     71219     67828     56922     51453     47830     63794     91547     81918     69899     60958     90611 
average row accesses per activate:
dram[0]:  1.757155  1.748636  1.713006  1.705140  1.707307  1.714175  1.735606  1.724247  1.776654  1.765575  1.740328  1.744246  1.737274  1.758747  1.761325  1.746753 
dram[1]:  1.770740  1.756472  1.704044  1.710074  1.696523  1.700927  1.729423  1.743207  1.761315  1.747932  1.736309  1.739798  1.757084  1.758534  1.746823  1.745647 
dram[2]:  1.776557  1.751926  1.718223  1.740673  1.722692  1.726403  1.741446  1.744797  1.772950  1.776456  1.745700  1.749061  1.778362  1.771366  1.762458  1.774014 
dram[3]:  1.755915  1.762547  1.709468  1.717776  1.701704  1.720952  1.737653  1.732843  1.754988  1.752730  1.724051  1.751437  1.749544  1.751293  1.743328  1.742849 
dram[4]:  1.744521  1.765077  1.703871  1.708397  1.699592  1.711578  1.732706  1.736880  1.744201  1.751812  1.730620  1.731622  1.752058  1.765621  1.733378  1.738202 
dram[5]:  1.757992  1.762968  1.720693  1.729395  1.717144  1.728338  1.764415  1.743342  1.764797  1.776204  1.754091  1.747240  1.760040  1.772281  1.768854  1.760473 
average row locality = 1838332/1055267 = 1.742054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12612     12754     12929     12896     13607     13426     12569     12506     12964     13023     12764     12690     12849     12955     12491     12527 
dram[1]:     12769     12959     13095     13124     13631     13642     12780     12746     12924     13069     12809     12743     12975     13120     12628     12578 
dram[2]:     12881     12986     13193     13064     13539     13516     12701     12836     13096     13045     12731     12756     13018     13144     12742     12680 
dram[3]:     12878     12953     12954     12850     13507     13438     12620     12707     13034     12938     12828     12862     12960     13029     12623     12582 
dram[4]:     13017     12876     12905     12921     13520     13607     12674     12649     12945     12984     12824     12823     13059     13007     12501     12433 
dram[5]:     12876     12764     12911     12956     13469     13574     12633     12709     13025     12904     12792     12832     13010     13035     12629     12575 
total reads: 1241284
bank skew: 13642/12433 = 1.10
chip skew: 207928/205562 = 1.01
number of total write accesses:
dram[0]:      5745      5834      5998      6014      6488      6503      6573      6609      6366      6333      6310      6331      6195      6298      5744      5765 
dram[1]:      5822      5902      5992      6075      6522      6531      6740      6757      6417      6375      6405      6400      6309      6405      5794      5767 
dram[2]:      5883      5884      6070      6066      6427      6512      6690      6697      6410      6361      6250      6342      6247      6318      5755      5752 
dram[3]:      5898      5871      6004      5994      6471      6513      6661      6609      6406      6321      6290      6339      6222      6265      5797      5758 
dram[4]:      5850      5855      5979      6020      6474      6528      6663      6646      6379      6356      6308      6398      6310      6293      5800      5799 
dram[5]:      5822      5793      5965      6012      6443      6492      6615      6602      6326      6279      6289      6316      6229      6274      5783      5748 
total reads: 597048
bank skew: 6757/5744 = 1.18
chip skew: 100213/98988 = 1.01
average mf latency per bank:
dram[0]:        300       297       305       304       294       295       295       295       300       301       305       305       302       302       307       307
dram[1]:        298       300       304       305       294       297       294       297       300       302       304       308       302       303       304       309
dram[2]:        299       300       302       305       297       297       295       295       301       302       305       306       303       303       309       309
dram[3]:        298       300       303       306       296       298       295       297       299       304       306       309       304       306       309       310
dram[4]:        295       300       300       306       294       297       294       297       300       304       303       306       300       305       305       310
dram[5]:        298       299       305       304       296       294       297       294       305       303       308       307       305       304       308       308
maximum mf latency per bank:
dram[0]:        929       996       890       831       955       920       939       888       972       871      1020       879      1055      1040       968       945
dram[1]:       1039      1011       988       902       832       819       937      1005       862       995       994      1060       998       870       863       943
dram[2]:        862       858       909       943       950       904       838       960       914      1048       932       923       936       872      1072       863
dram[3]:        987       963       804       863       854       886       876       918       819       854       871       874       886       887       879       883
dram[4]:        946       852       956       874       891       918       938       965      1030      1051       881       849       843       966       961       968
dram[5]:       1062       842      1131      1033       996       914       959       931       877       961       971       924       956       927       958       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5609147 n_act=175185 n_pre=175169 n_req=304668 n_rd=411124 n_write=176579 bw_util=0.1795
n_activity=3611729 dram_eff=0.3254
bk0: 25224a 6015612i bk1: 25508a 5991182i bk2: 25858a 5981867i bk3: 25792a 5966097i bk4: 27214a 5955644i bk5: 26852a 5939732i bk6: 25138a 5966307i bk7: 25012a 5956518i bk8: 25928a 5978423i bk9: 26046a 5962168i bk10: 25528a 5973811i bk11: 25380a 5962046i bk12: 25698a 5981573i bk13: 25910a 5967365i bk14: 24982a 6006319i bk15: 25054a 5986692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5598932 n_act=177200 n_pre=177184 n_req=307805 n_rd=415184 n_write=178704 bw_util=0.1814
n_activity=3672396 dram_eff=0.3234
bk0: 25538a 6008329i bk1: 25918a 5986367i bk2: 26190a 5980290i bk3: 26248a 5961832i bk4: 27262a 5953390i bk5: 27284a 5933941i bk6: 25560a 5955621i bk7: 25492a 5940827i bk8: 25848a 5976405i bk9: 26138a 5959183i bk10: 25618a 5967908i bk11: 25486a 5955624i bk12: 25950a 5979684i bk13: 26240a 5957646i bk14: 25256a 5996576i bk15: 25156a 5985325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.932394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603027 n_act=175488 n_pre=175472 n_req=307592 n_rd=415856 n_write=177361 bw_util=0.1812
n_activity=3618149 dram_eff=0.3279
bk0: 25762a 6003306i bk1: 25972a 5985608i bk2: 26386a 5969533i bk3: 26128a 5959005i bk4: 27078a 5958008i bk5: 27032a 5942361i bk6: 25402a 5957198i bk7: 25672a 5940459i bk8: 26192a 5977778i bk9: 26090a 5962163i bk10: 25462a 5972404i bk11: 25512a 5956646i bk12: 26036a 5980352i bk13: 26288a 5961133i bk14: 25484a 5997834i bk15: 25360a 5987980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.933619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603986 n_act=176200 n_pre=176184 n_req=306182 n_rd=413526 n_write=177308 bw_util=0.1805
n_activity=3625624 dram_eff=0.3259
bk0: 25756a 6000096i bk1: 25906a 5983932i bk2: 25908a 5981149i bk3: 25700a 5970417i bk4: 27014a 5956792i bk5: 26876a 5944547i bk6: 25240a 5961526i bk7: 25414a 5946111i bk8: 26068a 5973176i bk9: 25876a 5962940i bk10: 25656a 5967769i bk11: 25724a 5954733i bk12: 25920a 5981640i bk13: 26058a 5964910i bk14: 25246a 5996050i bk15: 25164a 5982938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f90174354f0 :  mf: uid=40521662, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4960000), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0065200, atomic=0 1 entries : 0x7f9045c3ec80 :  mf: uid=40521659, sid03:w09, part=4, addr=0xc0065240, load , size=64, unknown  status = IN_PARTITION_DRAM (4960003), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5602794 n_act=176702 n_pre=176686 n_req=306403 n_rd=413489 n_write=177533 bw_util=0.1805
n_activity=3671681 dram_eff=0.3219
bk0: 26034a 6003059i bk1: 25751a 5992147i bk2: 25810a 5985918i bk3: 25842a 5969771i bk4: 27040a 5956520i bk5: 27214a 5935460i bk6: 25348a 5963837i bk7: 25298a 5952282i bk8: 25890a 5977466i bk9: 25968a 5962558i bk10: 25648a 5972345i bk11: 25646a 5955108i bk12: 26118a 5976844i bk13: 26014a 5970477i bk14: 25002a 6001870i bk15: 24866a 5988006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5608290 n_act=174545 n_pre=174529 n_req=305682 n_rd=413388 n_write=176452 bw_util=0.1802
n_activity=3607391 dram_eff=0.327
bk0: 25752a 6004044i bk1: 25528a 5995281i bk2: 25822a 5982260i bk3: 25912a 5967636i bk4: 26938a 5957323i bk5: 27148a 5939006i bk6: 25266a 5964965i bk7: 25418a 5949716i bk8: 26050a 5973571i bk9: 25808a 5963491i bk10: 25584a 5971360i bk11: 25664a 5958317i bk12: 26020a 5981284i bk13: 26070a 5963826i bk14: 25258a 5999496i bk15: 25150a 5990079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.931393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220492, Miss = 102785, Miss_rate = 0.466, Pending_hits = 2563, Reservation_fails = 844
L2_cache_bank[1]: Access = 210251, Miss = 102777, Miss_rate = 0.489, Pending_hits = 2750, Reservation_fails = 530
L2_cache_bank[2]: Access = 209340, Miss = 103611, Miss_rate = 0.495, Pending_hits = 2776, Reservation_fails = 889
L2_cache_bank[3]: Access = 232773, Miss = 103981, Miss_rate = 0.447, Pending_hits = 2853, Reservation_fails = 1197
L2_cache_bank[4]: Access = 215425, Miss = 103901, Miss_rate = 0.482, Pending_hits = 2582, Reservation_fails = 782
L2_cache_bank[5]: Access = 229902, Miss = 104027, Miss_rate = 0.452, Pending_hits = 2590, Reservation_fails = 1127
L2_cache_bank[6]: Access = 212251, Miss = 103404, Miss_rate = 0.487, Pending_hits = 2713, Reservation_fails = 893
L2_cache_bank[7]: Access = 215335, Miss = 103359, Miss_rate = 0.480, Pending_hits = 2713, Reservation_fails = 1372
L2_cache_bank[8]: Access = 216651, Miss = 103445, Miss_rate = 0.477, Pending_hits = 2698, Reservation_fails = 1054
L2_cache_bank[9]: Access = 226395, Miss = 103300, Miss_rate = 0.456, Pending_hits = 2760, Reservation_fails = 735
L2_cache_bank[10]: Access = 219406, Miss = 103345, Miss_rate = 0.471, Pending_hits = 2641, Reservation_fails = 554
L2_cache_bank[11]: Access = 218898, Miss = 103349, Miss_rate = 0.472, Pending_hits = 2781, Reservation_fails = 956
L2_total_cache_accesses = 2627119
L2_total_cache_misses = 1241284
L2_total_cache_miss_rate = 0.4725
L2_total_cache_pending_hits = 32420
L2_total_cache_reservation_fails = 10933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2563
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141255
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23929
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7296
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236592
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 717
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2298
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1456
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 632062
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3083
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2412
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10395777
icnt_total_pkts_simt_to_mem=4380712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4960004
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.6703
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542336
gpu_stall_icnt2sh    = 3855754
gpu_total_sim_rate=84507

========= Core RFC stats =========
	Total RFC Accesses     = 28094985
	Total RFC Misses       = 17233391
	Total RFC Read Misses  = 6191587
	Total RFC Write Misses = 11041804
	Total RFC Evictions    = 11958580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 877735
	L1I_total_cache_miss_rate = 0.1317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28636183
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108784, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 122098
	L1D_cache_core[1]: Access = 152832, Miss = 130235, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 199135
	L1D_cache_core[2]: Access = 154595, Miss = 132493, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 212158
	L1D_cache_core[3]: Access = 169362, Miss = 141059, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 187556
	L1D_cache_core[4]: Access = 143091, Miss = 119082, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 146111
	L1D_cache_core[5]: Access = 141063, Miss = 118132, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146113
	L1D_cache_core[6]: Access = 134966, Miss = 113263, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 148727
	L1D_cache_core[7]: Access = 154025, Miss = 126317, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 171473
	L1D_cache_core[8]: Access = 134697, Miss = 113764, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 130374
	L1D_cache_core[9]: Access = 146459, Miss = 120844, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 137077
	L1D_cache_core[10]: Access = 130601, Miss = 111217, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 149409
	L1D_cache_core[11]: Access = 135418, Miss = 115237, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 165020
	L1D_cache_core[12]: Access = 131596, Miss = 111460, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 159014
	L1D_cache_core[13]: Access = 130745, Miss = 108800, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 125308
	L1D_cache_core[14]: Access = 126092, Miss = 105845, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141642
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776532
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2341215
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1060
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4180
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1776168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 132012
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1060
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377084
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4307
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267814
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55951
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 877735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28636183
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3627659
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267817
gpgpu_n_mem_read_global = 1155967
gpgpu_n_mem_write_global = 416169
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4180
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4180
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1429384	W0_Idle:23035719	W0_Scoreboard:97793678	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247736 {8:1155967,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5084864 {8:635608,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510544 {136:3754,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619624 {40:5363,72:20135,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157211512 {136:1155967,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 86442688 {136:635608,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142536 {8:267817,}
maxmrqlatency = 784 
maxdqlatency = 0 
maxmflatency = 1131 
averagemflatency = 279 
max_icnt2mem_latency = 815 
max_icnt2sh_latency = 4960003 
mrq_lat_table:994615 	28868 	22278 	85674 	408979 	203949 	81385 	12118 	462 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	591145 	1353437 	43161 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1694305 	522106 	243771 	89498 	50246 	26544 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399882 	569984 	299479 	37911 	269 	0 	0 	0 	0 	127 	942 	2154 	19820 	25737 	26801 	83692 	82227 	143065 	278418 	17249 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3565 	6118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        38        48        32        28        38        22        36        34        26        48        52        22        28        26        30 
dram[1]:        34        30        22        26        32        50        19        24        38        34        48        34        32        24        26        32 
dram[2]:        36        30        34        34        54        48        28        36        50        56        36        44        44        42        32        28 
dram[3]:        28        28        32        34        30        34        30        26        54        58        28        36        50        54        20        18 
dram[4]:        24        24        28        18        14        20        44        36        48        42        26        34        30        38        28        28 
dram[5]:        24        24        28        34        22        40        42        36        20        22        50        46        24        26        40        38 
maximum service time to same row:
dram[0]:     94950     61013     58594     57857    105622     63624     49611     61330     42698     44572     60606     76052     40197     62459     78824     81236 
dram[1]:     36625     34545     48547     36718     31884     44519     36491     49423     31909     44985     46272     40778     40032     34953     38630     44458 
dram[2]:     72081     63943     64904    132972     90684     61893     42079     78562     77796     51469     98111    100401    124325    124328     64513     59888 
dram[3]:     81610     54563     53849     89729     73698     71510    104071     40713     75293     73113     69193     60227    122560     62691     77700     60900 
dram[4]:     44329     36629     32728     45023     21891     33243     30550     23740     45018     25791     27115     33075     41939     38575     36163     39511 
dram[5]:     59569     65109     86597     71710     63618     71219     67828     56922     51453     47830     63794     91547     81918     69899     60958     90611 
average row accesses per activate:
dram[0]:  1.757155  1.748636  1.713006  1.705140  1.707307  1.714175  1.735606  1.724247  1.776654  1.765575  1.740328  1.744246  1.737274  1.758747  1.761325  1.746753 
dram[1]:  1.770740  1.756472  1.704044  1.710074  1.696523  1.700927  1.729423  1.743207  1.761315  1.747932  1.736309  1.739798  1.757084  1.758534  1.746823  1.745647 
dram[2]:  1.776557  1.751926  1.718223  1.740673  1.722692  1.726403  1.741446  1.744797  1.772950  1.776456  1.745700  1.749061  1.778362  1.771366  1.762458  1.774014 
dram[3]:  1.755915  1.762547  1.709468  1.717776  1.701704  1.720952  1.737653  1.732843  1.754988  1.752730  1.724051  1.751437  1.749544  1.751293  1.743328  1.742849 
dram[4]:  1.744521  1.765077  1.703871  1.708397  1.699592  1.711578  1.732706  1.736880  1.744201  1.751812  1.730620  1.731622  1.752058  1.765621  1.733378  1.738202 
dram[5]:  1.757992  1.762968  1.720693  1.729395  1.717144  1.728338  1.764415  1.743342  1.764797  1.776204  1.754091  1.747240  1.760040  1.772281  1.768854  1.760473 
average row locality = 1838332/1055267 = 1.742054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12612     12754     12929     12896     13607     13426     12569     12506     12964     13023     12764     12690     12849     12955     12491     12527 
dram[1]:     12769     12959     13095     13124     13631     13642     12780     12746     12924     13069     12809     12743     12975     13120     12628     12578 
dram[2]:     12881     12986     13193     13064     13539     13516     12701     12836     13096     13045     12731     12756     13018     13144     12742     12680 
dram[3]:     12878     12953     12954     12850     13507     13438     12620     12707     13034     12938     12828     12862     12960     13029     12623     12582 
dram[4]:     13017     12876     12905     12921     13520     13607     12674     12649     12945     12984     12824     12823     13059     13007     12501     12433 
dram[5]:     12876     12764     12911     12956     13469     13574     12633     12709     13025     12904     12792     12832     13010     13035     12629     12575 
total reads: 1241284
bank skew: 13642/12433 = 1.10
chip skew: 207928/205562 = 1.01
number of total write accesses:
dram[0]:      5745      5834      5998      6014      6488      6503      6573      6609      6366      6333      6310      6331      6195      6298      5744      5765 
dram[1]:      5822      5902      5992      6075      6522      6531      6740      6757      6417      6375      6405      6400      6309      6405      5794      5767 
dram[2]:      5883      5884      6070      6066      6427      6512      6690      6697      6410      6361      6250      6342      6247      6318      5755      5752 
dram[3]:      5898      5871      6004      5994      6471      6513      6661      6609      6406      6321      6290      6339      6222      6265      5797      5758 
dram[4]:      5850      5855      5979      6020      6474      6528      6663      6646      6379      6356      6308      6398      6310      6293      5800      5799 
dram[5]:      5822      5793      5965      6012      6443      6492      6615      6602      6326      6279      6289      6316      6229      6274      5783      5748 
total reads: 597048
bank skew: 6757/5744 = 1.18
chip skew: 100213/98988 = 1.01
average mf latency per bank:
dram[0]:        300       297       305       304       294       295       295       295       300       301       305       305       302       302       307       307
dram[1]:        298       300       304       305       294       297       294       297       300       302       304       308       302       303       304       309
dram[2]:        299       300       302       305       297       297       295       295       301       302       305       306       303       303       309       309
dram[3]:        298       300       303       306       296       298       295       297       299       304       306       309       304       306       309       310
dram[4]:        295       300       300       306       294       297       294       297       300       304       303       306       300       305       305       310
dram[5]:        298       299       305       304       296       294       297       294       305       303       308       307       305       304       308       308
maximum mf latency per bank:
dram[0]:        929       996       890       831       955       920       939       888       972       871      1020       879      1055      1040       968       945
dram[1]:       1039      1011       988       902       832       819       937      1005       862       995       994      1060       998       870       863       943
dram[2]:        862       858       909       943       950       904       838       960       914      1048       932       923       936       872      1072       863
dram[3]:        987       963       804       863       854       886       876       918       819       854       871       874       886       887       879       883
dram[4]:        946       852       956       874       891       918       938       965      1030      1051       881       849       843       966       961       968
dram[5]:       1062       842      1131      1033       996       914       959       931       877       961       971       924       956       927       958       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5609147 n_act=175185 n_pre=175169 n_req=304668 n_rd=411124 n_write=176579 bw_util=0.1795
n_activity=3611729 dram_eff=0.3254
bk0: 25224a 6015612i bk1: 25508a 5991182i bk2: 25858a 5981867i bk3: 25792a 5966097i bk4: 27214a 5955644i bk5: 26852a 5939732i bk6: 25138a 5966307i bk7: 25012a 5956518i bk8: 25928a 5978423i bk9: 26046a 5962168i bk10: 25528a 5973811i bk11: 25380a 5962046i bk12: 25698a 5981573i bk13: 25910a 5967365i bk14: 24982a 6006319i bk15: 25054a 5986692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5598932 n_act=177200 n_pre=177184 n_req=307805 n_rd=415184 n_write=178704 bw_util=0.1814
n_activity=3672396 dram_eff=0.3234
bk0: 25538a 6008329i bk1: 25918a 5986367i bk2: 26190a 5980290i bk3: 26248a 5961832i bk4: 27262a 5953390i bk5: 27284a 5933941i bk6: 25560a 5955621i bk7: 25492a 5940827i bk8: 25848a 5976405i bk9: 26138a 5959183i bk10: 25618a 5967908i bk11: 25486a 5955624i bk12: 25950a 5979684i bk13: 26240a 5957646i bk14: 25256a 5996576i bk15: 25156a 5985325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.932394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603027 n_act=175488 n_pre=175472 n_req=307592 n_rd=415856 n_write=177361 bw_util=0.1812
n_activity=3618149 dram_eff=0.3279
bk0: 25762a 6003306i bk1: 25972a 5985608i bk2: 26386a 5969533i bk3: 26128a 5959005i bk4: 27078a 5958008i bk5: 27032a 5942361i bk6: 25402a 5957198i bk7: 25672a 5940459i bk8: 26192a 5977778i bk9: 26090a 5962163i bk10: 25462a 5972404i bk11: 25512a 5956646i bk12: 26036a 5980352i bk13: 26288a 5961133i bk14: 25484a 5997834i bk15: 25360a 5987980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.933619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603986 n_act=176200 n_pre=176184 n_req=306182 n_rd=413526 n_write=177308 bw_util=0.1805
n_activity=3625624 dram_eff=0.3259
bk0: 25756a 6000096i bk1: 25906a 5983932i bk2: 25908a 5981149i bk3: 25700a 5970417i bk4: 27014a 5956792i bk5: 26876a 5944547i bk6: 25240a 5961526i bk7: 25414a 5946111i bk8: 26068a 5973176i bk9: 25876a 5962940i bk10: 25656a 5967769i bk11: 25724a 5954733i bk12: 25920a 5981640i bk13: 26058a 5964910i bk14: 25246a 5996050i bk15: 25164a 5982938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f90174354f0 :  mf: uid=40521662, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4960000), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0065200, atomic=0 1 entries : 0x7f9045c3ec80 :  mf: uid=40521659, sid03:w09, part=4, addr=0xc0065240, load , size=64, unknown  status = IN_PARTITION_DRAM (4960003), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5602794 n_act=176702 n_pre=176686 n_req=306403 n_rd=413489 n_write=177533 bw_util=0.1805
n_activity=3671681 dram_eff=0.3219
bk0: 26034a 6003059i bk1: 25751a 5992147i bk2: 25810a 5985918i bk3: 25842a 5969771i bk4: 27040a 5956520i bk5: 27214a 5935460i bk6: 25348a 5963837i bk7: 25298a 5952282i bk8: 25890a 5977466i bk9: 25968a 5962558i bk10: 25648a 5972345i bk11: 25646a 5955108i bk12: 26118a 5976844i bk13: 26014a 5970477i bk14: 25002a 6001870i bk15: 24866a 5988006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5608290 n_act=174545 n_pre=174529 n_req=305682 n_rd=413388 n_write=176452 bw_util=0.1802
n_activity=3607391 dram_eff=0.327
bk0: 25752a 6004044i bk1: 25528a 5995281i bk2: 25822a 5982260i bk3: 25912a 5967636i bk4: 26938a 5957323i bk5: 27148a 5939006i bk6: 25266a 5964965i bk7: 25418a 5949716i bk8: 26050a 5973571i bk9: 25808a 5963491i bk10: 25584a 5971360i bk11: 25664a 5958317i bk12: 26020a 5981284i bk13: 26070a 5963826i bk14: 25258a 5999496i bk15: 25150a 5990079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.931393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220492, Miss = 102785, Miss_rate = 0.466, Pending_hits = 2563, Reservation_fails = 844
L2_cache_bank[1]: Access = 210251, Miss = 102777, Miss_rate = 0.489, Pending_hits = 2750, Reservation_fails = 530
L2_cache_bank[2]: Access = 209340, Miss = 103611, Miss_rate = 0.495, Pending_hits = 2776, Reservation_fails = 889
L2_cache_bank[3]: Access = 232773, Miss = 103981, Miss_rate = 0.447, Pending_hits = 2853, Reservation_fails = 1197
L2_cache_bank[4]: Access = 215425, Miss = 103901, Miss_rate = 0.482, Pending_hits = 2582, Reservation_fails = 782
L2_cache_bank[5]: Access = 229902, Miss = 104027, Miss_rate = 0.452, Pending_hits = 2590, Reservation_fails = 1127
L2_cache_bank[6]: Access = 212251, Miss = 103404, Miss_rate = 0.487, Pending_hits = 2713, Reservation_fails = 893
L2_cache_bank[7]: Access = 215335, Miss = 103359, Miss_rate = 0.480, Pending_hits = 2713, Reservation_fails = 1372
L2_cache_bank[8]: Access = 216651, Miss = 103445, Miss_rate = 0.477, Pending_hits = 2698, Reservation_fails = 1054
L2_cache_bank[9]: Access = 226395, Miss = 103300, Miss_rate = 0.456, Pending_hits = 2760, Reservation_fails = 735
L2_cache_bank[10]: Access = 219406, Miss = 103345, Miss_rate = 0.471, Pending_hits = 2641, Reservation_fails = 554
L2_cache_bank[11]: Access = 218898, Miss = 103349, Miss_rate = 0.472, Pending_hits = 2781, Reservation_fails = 956
L2_total_cache_accesses = 2627119
L2_total_cache_misses = 1241284
L2_total_cache_miss_rate = 0.4725
L2_total_cache_pending_hits = 32420
L2_total_cache_reservation_fails = 10933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2563
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141255
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23929
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7296
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236592
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 717
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2298
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1456
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 632062
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3083
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2412
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10395777
icnt_total_pkts_simt_to_mem=4380712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4960004
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.6703
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542336
gpu_stall_icnt2sh    = 3855754
gpu_total_sim_rate=84507

========= Core RFC stats =========
	Total RFC Accesses     = 28094985
	Total RFC Misses       = 17233391
	Total RFC Read Misses  = 6191587
	Total RFC Write Misses = 11041804
	Total RFC Evictions    = 11958580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 877735
	L1I_total_cache_miss_rate = 0.1317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28636183
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108784, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 122098
	L1D_cache_core[1]: Access = 152832, Miss = 130235, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 199135
	L1D_cache_core[2]: Access = 154595, Miss = 132493, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 212158
	L1D_cache_core[3]: Access = 169362, Miss = 141059, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 187556
	L1D_cache_core[4]: Access = 143091, Miss = 119082, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 146111
	L1D_cache_core[5]: Access = 141063, Miss = 118132, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146113
	L1D_cache_core[6]: Access = 134966, Miss = 113263, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 148727
	L1D_cache_core[7]: Access = 154025, Miss = 126317, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 171473
	L1D_cache_core[8]: Access = 134697, Miss = 113764, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 130374
	L1D_cache_core[9]: Access = 146459, Miss = 120844, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 137077
	L1D_cache_core[10]: Access = 130601, Miss = 111217, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 149409
	L1D_cache_core[11]: Access = 135418, Miss = 115237, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 165020
	L1D_cache_core[12]: Access = 131596, Miss = 111460, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 159014
	L1D_cache_core[13]: Access = 130745, Miss = 108800, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 125308
	L1D_cache_core[14]: Access = 126092, Miss = 105845, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141642
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776532
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2341215
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1060
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4180
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1776168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 132012
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1060
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377084
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4307
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267814
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55951
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 877735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28636183
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3627659
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267817
gpgpu_n_mem_read_global = 1155967
gpgpu_n_mem_write_global = 416169
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4180
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4180
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1429384	W0_Idle:23035719	W0_Scoreboard:97793678	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247736 {8:1155967,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5084864 {8:635608,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510544 {136:3754,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619624 {40:5363,72:20135,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157211512 {136:1155967,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 86442688 {136:635608,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142536 {8:267817,}
maxmrqlatency = 784 
maxdqlatency = 0 
maxmflatency = 1131 
averagemflatency = 279 
max_icnt2mem_latency = 815 
max_icnt2sh_latency = 4960003 
mrq_lat_table:994615 	28868 	22278 	85674 	408979 	203949 	81385 	12118 	462 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	591145 	1353437 	43161 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1694305 	522106 	243771 	89498 	50246 	26544 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399882 	569984 	299479 	37911 	269 	0 	0 	0 	0 	127 	942 	2154 	19820 	25737 	26801 	83692 	82227 	143065 	278418 	17249 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3565 	6118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        38        48        32        28        38        22        36        34        26        48        52        22        28        26        30 
dram[1]:        34        30        22        26        32        50        19        24        38        34        48        34        32        24        26        32 
dram[2]:        36        30        34        34        54        48        28        36        50        56        36        44        44        42        32        28 
dram[3]:        28        28        32        34        30        34        30        26        54        58        28        36        50        54        20        18 
dram[4]:        24        24        28        18        14        20        44        36        48        42        26        34        30        38        28        28 
dram[5]:        24        24        28        34        22        40        42        36        20        22        50        46        24        26        40        38 
maximum service time to same row:
dram[0]:     94950     61013     58594     57857    105622     63624     49611     61330     42698     44572     60606     76052     40197     62459     78824     81236 
dram[1]:     36625     34545     48547     36718     31884     44519     36491     49423     31909     44985     46272     40778     40032     34953     38630     44458 
dram[2]:     72081     63943     64904    132972     90684     61893     42079     78562     77796     51469     98111    100401    124325    124328     64513     59888 
dram[3]:     81610     54563     53849     89729     73698     71510    104071     40713     75293     73113     69193     60227    122560     62691     77700     60900 
dram[4]:     44329     36629     32728     45023     21891     33243     30550     23740     45018     25791     27115     33075     41939     38575     36163     39511 
dram[5]:     59569     65109     86597     71710     63618     71219     67828     56922     51453     47830     63794     91547     81918     69899     60958     90611 
average row accesses per activate:
dram[0]:  1.757155  1.748636  1.713006  1.705140  1.707307  1.714175  1.735606  1.724247  1.776654  1.765575  1.740328  1.744246  1.737274  1.758747  1.761325  1.746753 
dram[1]:  1.770740  1.756472  1.704044  1.710074  1.696523  1.700927  1.729423  1.743207  1.761315  1.747932  1.736309  1.739798  1.757084  1.758534  1.746823  1.745647 
dram[2]:  1.776557  1.751926  1.718223  1.740673  1.722692  1.726403  1.741446  1.744797  1.772950  1.776456  1.745700  1.749061  1.778362  1.771366  1.762458  1.774014 
dram[3]:  1.755915  1.762547  1.709468  1.717776  1.701704  1.720952  1.737653  1.732843  1.754988  1.752730  1.724051  1.751437  1.749544  1.751293  1.743328  1.742849 
dram[4]:  1.744521  1.765077  1.703871  1.708397  1.699592  1.711578  1.732706  1.736880  1.744201  1.751812  1.730620  1.731622  1.752058  1.765621  1.733378  1.738202 
dram[5]:  1.757992  1.762968  1.720693  1.729395  1.717144  1.728338  1.764415  1.743342  1.764797  1.776204  1.754091  1.747240  1.760040  1.772281  1.768854  1.760473 
average row locality = 1838332/1055267 = 1.742054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12612     12754     12929     12896     13607     13426     12569     12506     12964     13023     12764     12690     12849     12955     12491     12527 
dram[1]:     12769     12959     13095     13124     13631     13642     12780     12746     12924     13069     12809     12743     12975     13120     12628     12578 
dram[2]:     12881     12986     13193     13064     13539     13516     12701     12836     13096     13045     12731     12756     13018     13144     12742     12680 
dram[3]:     12878     12953     12954     12850     13507     13438     12620     12707     13034     12938     12828     12862     12960     13029     12623     12582 
dram[4]:     13017     12876     12905     12921     13520     13607     12674     12649     12945     12984     12824     12823     13059     13007     12501     12433 
dram[5]:     12876     12764     12911     12956     13469     13574     12633     12709     13025     12904     12792     12832     13010     13035     12629     12575 
total reads: 1241284
bank skew: 13642/12433 = 1.10
chip skew: 207928/205562 = 1.01
number of total write accesses:
dram[0]:      5745      5834      5998      6014      6488      6503      6573      6609      6366      6333      6310      6331      6195      6298      5744      5765 
dram[1]:      5822      5902      5992      6075      6522      6531      6740      6757      6417      6375      6405      6400      6309      6405      5794      5767 
dram[2]:      5883      5884      6070      6066      6427      6512      6690      6697      6410      6361      6250      6342      6247      6318      5755      5752 
dram[3]:      5898      5871      6004      5994      6471      6513      6661      6609      6406      6321      6290      6339      6222      6265      5797      5758 
dram[4]:      5850      5855      5979      6020      6474      6528      6663      6646      6379      6356      6308      6398      6310      6293      5800      5799 
dram[5]:      5822      5793      5965      6012      6443      6492      6615      6602      6326      6279      6289      6316      6229      6274      5783      5748 
total reads: 597048
bank skew: 6757/5744 = 1.18
chip skew: 100213/98988 = 1.01
average mf latency per bank:
dram[0]:        300       297       305       304       294       295       295       295       300       301       305       305       302       302       307       307
dram[1]:        298       300       304       305       294       297       294       297       300       302       304       308       302       303       304       309
dram[2]:        299       300       302       305       297       297       295       295       301       302       305       306       303       303       309       309
dram[3]:        298       300       303       306       296       298       295       297       299       304       306       309       304       306       309       310
dram[4]:        295       300       300       306       294       297       294       297       300       304       303       306       300       305       305       310
dram[5]:        298       299       305       304       296       294       297       294       305       303       308       307       305       304       308       308
maximum mf latency per bank:
dram[0]:        929       996       890       831       955       920       939       888       972       871      1020       879      1055      1040       968       945
dram[1]:       1039      1011       988       902       832       819       937      1005       862       995       994      1060       998       870       863       943
dram[2]:        862       858       909       943       950       904       838       960       914      1048       932       923       936       872      1072       863
dram[3]:        987       963       804       863       854       886       876       918       819       854       871       874       886       887       879       883
dram[4]:        946       852       956       874       891       918       938       965      1030      1051       881       849       843       966       961       968
dram[5]:       1062       842      1131      1033       996       914       959       931       877       961       971       924       956       927       958       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5609147 n_act=175185 n_pre=175169 n_req=304668 n_rd=411124 n_write=176579 bw_util=0.1795
n_activity=3611729 dram_eff=0.3254
bk0: 25224a 6015612i bk1: 25508a 5991182i bk2: 25858a 5981867i bk3: 25792a 5966097i bk4: 27214a 5955644i bk5: 26852a 5939732i bk6: 25138a 5966307i bk7: 25012a 5956518i bk8: 25928a 5978423i bk9: 26046a 5962168i bk10: 25528a 5973811i bk11: 25380a 5962046i bk12: 25698a 5981573i bk13: 25910a 5967365i bk14: 24982a 6006319i bk15: 25054a 5986692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5598932 n_act=177200 n_pre=177184 n_req=307805 n_rd=415184 n_write=178704 bw_util=0.1814
n_activity=3672396 dram_eff=0.3234
bk0: 25538a 6008329i bk1: 25918a 5986367i bk2: 26190a 5980290i bk3: 26248a 5961832i bk4: 27262a 5953390i bk5: 27284a 5933941i bk6: 25560a 5955621i bk7: 25492a 5940827i bk8: 25848a 5976405i bk9: 26138a 5959183i bk10: 25618a 5967908i bk11: 25486a 5955624i bk12: 25950a 5979684i bk13: 26240a 5957646i bk14: 25256a 5996576i bk15: 25156a 5985325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.932394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603027 n_act=175488 n_pre=175472 n_req=307592 n_rd=415856 n_write=177361 bw_util=0.1812
n_activity=3618149 dram_eff=0.3279
bk0: 25762a 6003306i bk1: 25972a 5985608i bk2: 26386a 5969533i bk3: 26128a 5959005i bk4: 27078a 5958008i bk5: 27032a 5942361i bk6: 25402a 5957198i bk7: 25672a 5940459i bk8: 26192a 5977778i bk9: 26090a 5962163i bk10: 25462a 5972404i bk11: 25512a 5956646i bk12: 26036a 5980352i bk13: 26288a 5961133i bk14: 25484a 5997834i bk15: 25360a 5987980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.933619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603986 n_act=176200 n_pre=176184 n_req=306182 n_rd=413526 n_write=177308 bw_util=0.1805
n_activity=3625624 dram_eff=0.3259
bk0: 25756a 6000096i bk1: 25906a 5983932i bk2: 25908a 5981149i bk3: 25700a 5970417i bk4: 27014a 5956792i bk5: 26876a 5944547i bk6: 25240a 5961526i bk7: 25414a 5946111i bk8: 26068a 5973176i bk9: 25876a 5962940i bk10: 25656a 5967769i bk11: 25724a 5954733i bk12: 25920a 5981640i bk13: 26058a 5964910i bk14: 25246a 5996050i bk15: 25164a 5982938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f90174354f0 :  mf: uid=40521662, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4960000), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0065200, atomic=0 1 entries : 0x7f9045c3ec80 :  mf: uid=40521659, sid03:w09, part=4, addr=0xc0065240, load , size=64, unknown  status = IN_PARTITION_DRAM (4960003), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5602794 n_act=176702 n_pre=176686 n_req=306403 n_rd=413489 n_write=177533 bw_util=0.1805
n_activity=3671681 dram_eff=0.3219
bk0: 26034a 6003059i bk1: 25751a 5992147i bk2: 25810a 5985918i bk3: 25842a 5969771i bk4: 27040a 5956520i bk5: 27214a 5935460i bk6: 25348a 5963837i bk7: 25298a 5952282i bk8: 25890a 5977466i bk9: 25968a 5962558i bk10: 25648a 5972345i bk11: 25646a 5955108i bk12: 26118a 5976844i bk13: 26014a 5970477i bk14: 25002a 6001870i bk15: 24866a 5988006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5608290 n_act=174545 n_pre=174529 n_req=305682 n_rd=413388 n_write=176452 bw_util=0.1802
n_activity=3607391 dram_eff=0.327
bk0: 25752a 6004044i bk1: 25528a 5995281i bk2: 25822a 5982260i bk3: 25912a 5967636i bk4: 26938a 5957323i bk5: 27148a 5939006i bk6: 25266a 5964965i bk7: 25418a 5949716i bk8: 26050a 5973571i bk9: 25808a 5963491i bk10: 25584a 5971360i bk11: 25664a 5958317i bk12: 26020a 5981284i bk13: 26070a 5963826i bk14: 25258a 5999496i bk15: 25150a 5990079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.931393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220492, Miss = 102785, Miss_rate = 0.466, Pending_hits = 2563, Reservation_fails = 844
L2_cache_bank[1]: Access = 210251, Miss = 102777, Miss_rate = 0.489, Pending_hits = 2750, Reservation_fails = 530
L2_cache_bank[2]: Access = 209340, Miss = 103611, Miss_rate = 0.495, Pending_hits = 2776, Reservation_fails = 889
L2_cache_bank[3]: Access = 232773, Miss = 103981, Miss_rate = 0.447, Pending_hits = 2853, Reservation_fails = 1197
L2_cache_bank[4]: Access = 215425, Miss = 103901, Miss_rate = 0.482, Pending_hits = 2582, Reservation_fails = 782
L2_cache_bank[5]: Access = 229902, Miss = 104027, Miss_rate = 0.452, Pending_hits = 2590, Reservation_fails = 1127
L2_cache_bank[6]: Access = 212251, Miss = 103404, Miss_rate = 0.487, Pending_hits = 2713, Reservation_fails = 893
L2_cache_bank[7]: Access = 215335, Miss = 103359, Miss_rate = 0.480, Pending_hits = 2713, Reservation_fails = 1372
L2_cache_bank[8]: Access = 216651, Miss = 103445, Miss_rate = 0.477, Pending_hits = 2698, Reservation_fails = 1054
L2_cache_bank[9]: Access = 226395, Miss = 103300, Miss_rate = 0.456, Pending_hits = 2760, Reservation_fails = 735
L2_cache_bank[10]: Access = 219406, Miss = 103345, Miss_rate = 0.471, Pending_hits = 2641, Reservation_fails = 554
L2_cache_bank[11]: Access = 218898, Miss = 103349, Miss_rate = 0.472, Pending_hits = 2781, Reservation_fails = 956
L2_total_cache_accesses = 2627119
L2_total_cache_misses = 1241284
L2_total_cache_miss_rate = 0.4725
L2_total_cache_pending_hits = 32420
L2_total_cache_reservation_fails = 10933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2563
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141255
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23929
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7296
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236592
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 717
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2298
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1456
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 632062
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3083
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2412
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10395777
icnt_total_pkts_simt_to_mem=4380712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4960004
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.6703
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542336
gpu_stall_icnt2sh    = 3855754
gpu_total_sim_rate=84507

========= Core RFC stats =========
	Total RFC Accesses     = 28094985
	Total RFC Misses       = 17233391
	Total RFC Read Misses  = 6191587
	Total RFC Write Misses = 11041804
	Total RFC Evictions    = 11958580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 877735
	L1I_total_cache_miss_rate = 0.1317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28636183
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108784, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 122098
	L1D_cache_core[1]: Access = 152832, Miss = 130235, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 199135
	L1D_cache_core[2]: Access = 154595, Miss = 132493, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 212158
	L1D_cache_core[3]: Access = 169362, Miss = 141059, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 187556
	L1D_cache_core[4]: Access = 143091, Miss = 119082, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 146111
	L1D_cache_core[5]: Access = 141063, Miss = 118132, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146113
	L1D_cache_core[6]: Access = 134966, Miss = 113263, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 148727
	L1D_cache_core[7]: Access = 154025, Miss = 126317, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 171473
	L1D_cache_core[8]: Access = 134697, Miss = 113764, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 130374
	L1D_cache_core[9]: Access = 146459, Miss = 120844, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 137077
	L1D_cache_core[10]: Access = 130601, Miss = 111217, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 149409
	L1D_cache_core[11]: Access = 135418, Miss = 115237, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 165020
	L1D_cache_core[12]: Access = 131596, Miss = 111460, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 159014
	L1D_cache_core[13]: Access = 130745, Miss = 108800, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 125308
	L1D_cache_core[14]: Access = 126092, Miss = 105845, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141642
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776532
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2341215
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1060
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4180
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1776168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 132012
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1060
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377084
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4307
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267814
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55951
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 877735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28636183
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3627659
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267817
gpgpu_n_mem_read_global = 1155967
gpgpu_n_mem_write_global = 416169
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4180
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4180
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1429384	W0_Idle:23035719	W0_Scoreboard:97793678	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247736 {8:1155967,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5084864 {8:635608,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510544 {136:3754,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619624 {40:5363,72:20135,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157211512 {136:1155967,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 86442688 {136:635608,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142536 {8:267817,}
maxmrqlatency = 784 
maxdqlatency = 0 
maxmflatency = 1131 
averagemflatency = 279 
max_icnt2mem_latency = 815 
max_icnt2sh_latency = 4960003 
mrq_lat_table:994615 	28868 	22278 	85674 	408979 	203949 	81385 	12118 	462 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	591145 	1353437 	43161 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1694305 	522106 	243771 	89498 	50246 	26544 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399882 	569984 	299479 	37911 	269 	0 	0 	0 	0 	127 	942 	2154 	19820 	25737 	26801 	83692 	82227 	143065 	278418 	17249 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3565 	6118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        38        48        32        28        38        22        36        34        26        48        52        22        28        26        30 
dram[1]:        34        30        22        26        32        50        19        24        38        34        48        34        32        24        26        32 
dram[2]:        36        30        34        34        54        48        28        36        50        56        36        44        44        42        32        28 
dram[3]:        28        28        32        34        30        34        30        26        54        58        28        36        50        54        20        18 
dram[4]:        24        24        28        18        14        20        44        36        48        42        26        34        30        38        28        28 
dram[5]:        24        24        28        34        22        40        42        36        20        22        50        46        24        26        40        38 
maximum service time to same row:
dram[0]:     94950     61013     58594     57857    105622     63624     49611     61330     42698     44572     60606     76052     40197     62459     78824     81236 
dram[1]:     36625     34545     48547     36718     31884     44519     36491     49423     31909     44985     46272     40778     40032     34953     38630     44458 
dram[2]:     72081     63943     64904    132972     90684     61893     42079     78562     77796     51469     98111    100401    124325    124328     64513     59888 
dram[3]:     81610     54563     53849     89729     73698     71510    104071     40713     75293     73113     69193     60227    122560     62691     77700     60900 
dram[4]:     44329     36629     32728     45023     21891     33243     30550     23740     45018     25791     27115     33075     41939     38575     36163     39511 
dram[5]:     59569     65109     86597     71710     63618     71219     67828     56922     51453     47830     63794     91547     81918     69899     60958     90611 
average row accesses per activate:
dram[0]:  1.757155  1.748636  1.713006  1.705140  1.707307  1.714175  1.735606  1.724247  1.776654  1.765575  1.740328  1.744246  1.737274  1.758747  1.761325  1.746753 
dram[1]:  1.770740  1.756472  1.704044  1.710074  1.696523  1.700927  1.729423  1.743207  1.761315  1.747932  1.736309  1.739798  1.757084  1.758534  1.746823  1.745647 
dram[2]:  1.776557  1.751926  1.718223  1.740673  1.722692  1.726403  1.741446  1.744797  1.772950  1.776456  1.745700  1.749061  1.778362  1.771366  1.762458  1.774014 
dram[3]:  1.755915  1.762547  1.709468  1.717776  1.701704  1.720952  1.737653  1.732843  1.754988  1.752730  1.724051  1.751437  1.749544  1.751293  1.743328  1.742849 
dram[4]:  1.744521  1.765077  1.703871  1.708397  1.699592  1.711578  1.732706  1.736880  1.744201  1.751812  1.730620  1.731622  1.752058  1.765621  1.733378  1.738202 
dram[5]:  1.757992  1.762968  1.720693  1.729395  1.717144  1.728338  1.764415  1.743342  1.764797  1.776204  1.754091  1.747240  1.760040  1.772281  1.768854  1.760473 
average row locality = 1838332/1055267 = 1.742054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12612     12754     12929     12896     13607     13426     12569     12506     12964     13023     12764     12690     12849     12955     12491     12527 
dram[1]:     12769     12959     13095     13124     13631     13642     12780     12746     12924     13069     12809     12743     12975     13120     12628     12578 
dram[2]:     12881     12986     13193     13064     13539     13516     12701     12836     13096     13045     12731     12756     13018     13144     12742     12680 
dram[3]:     12878     12953     12954     12850     13507     13438     12620     12707     13034     12938     12828     12862     12960     13029     12623     12582 
dram[4]:     13017     12876     12905     12921     13520     13607     12674     12649     12945     12984     12824     12823     13059     13007     12501     12433 
dram[5]:     12876     12764     12911     12956     13469     13574     12633     12709     13025     12904     12792     12832     13010     13035     12629     12575 
total reads: 1241284
bank skew: 13642/12433 = 1.10
chip skew: 207928/205562 = 1.01
number of total write accesses:
dram[0]:      5745      5834      5998      6014      6488      6503      6573      6609      6366      6333      6310      6331      6195      6298      5744      5765 
dram[1]:      5822      5902      5992      6075      6522      6531      6740      6757      6417      6375      6405      6400      6309      6405      5794      5767 
dram[2]:      5883      5884      6070      6066      6427      6512      6690      6697      6410      6361      6250      6342      6247      6318      5755      5752 
dram[3]:      5898      5871      6004      5994      6471      6513      6661      6609      6406      6321      6290      6339      6222      6265      5797      5758 
dram[4]:      5850      5855      5979      6020      6474      6528      6663      6646      6379      6356      6308      6398      6310      6293      5800      5799 
dram[5]:      5822      5793      5965      6012      6443      6492      6615      6602      6326      6279      6289      6316      6229      6274      5783      5748 
total reads: 597048
bank skew: 6757/5744 = 1.18
chip skew: 100213/98988 = 1.01
average mf latency per bank:
dram[0]:        300       297       305       304       294       295       295       295       300       301       305       305       302       302       307       307
dram[1]:        298       300       304       305       294       297       294       297       300       302       304       308       302       303       304       309
dram[2]:        299       300       302       305       297       297       295       295       301       302       305       306       303       303       309       309
dram[3]:        298       300       303       306       296       298       295       297       299       304       306       309       304       306       309       310
dram[4]:        295       300       300       306       294       297       294       297       300       304       303       306       300       305       305       310
dram[5]:        298       299       305       304       296       294       297       294       305       303       308       307       305       304       308       308
maximum mf latency per bank:
dram[0]:        929       996       890       831       955       920       939       888       972       871      1020       879      1055      1040       968       945
dram[1]:       1039      1011       988       902       832       819       937      1005       862       995       994      1060       998       870       863       943
dram[2]:        862       858       909       943       950       904       838       960       914      1048       932       923       936       872      1072       863
dram[3]:        987       963       804       863       854       886       876       918       819       854       871       874       886       887       879       883
dram[4]:        946       852       956       874       891       918       938       965      1030      1051       881       849       843       966       961       968
dram[5]:       1062       842      1131      1033       996       914       959       931       877       961       971       924       956       927       958       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5609147 n_act=175185 n_pre=175169 n_req=304668 n_rd=411124 n_write=176579 bw_util=0.1795
n_activity=3611729 dram_eff=0.3254
bk0: 25224a 6015612i bk1: 25508a 5991182i bk2: 25858a 5981867i bk3: 25792a 5966097i bk4: 27214a 5955644i bk5: 26852a 5939732i bk6: 25138a 5966307i bk7: 25012a 5956518i bk8: 25928a 5978423i bk9: 26046a 5962168i bk10: 25528a 5973811i bk11: 25380a 5962046i bk12: 25698a 5981573i bk13: 25910a 5967365i bk14: 24982a 6006319i bk15: 25054a 5986692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5598932 n_act=177200 n_pre=177184 n_req=307805 n_rd=415184 n_write=178704 bw_util=0.1814
n_activity=3672396 dram_eff=0.3234
bk0: 25538a 6008329i bk1: 25918a 5986367i bk2: 26190a 5980290i bk3: 26248a 5961832i bk4: 27262a 5953390i bk5: 27284a 5933941i bk6: 25560a 5955621i bk7: 25492a 5940827i bk8: 25848a 5976405i bk9: 26138a 5959183i bk10: 25618a 5967908i bk11: 25486a 5955624i bk12: 25950a 5979684i bk13: 26240a 5957646i bk14: 25256a 5996576i bk15: 25156a 5985325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.932394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603027 n_act=175488 n_pre=175472 n_req=307592 n_rd=415856 n_write=177361 bw_util=0.1812
n_activity=3618149 dram_eff=0.3279
bk0: 25762a 6003306i bk1: 25972a 5985608i bk2: 26386a 5969533i bk3: 26128a 5959005i bk4: 27078a 5958008i bk5: 27032a 5942361i bk6: 25402a 5957198i bk7: 25672a 5940459i bk8: 26192a 5977778i bk9: 26090a 5962163i bk10: 25462a 5972404i bk11: 25512a 5956646i bk12: 26036a 5980352i bk13: 26288a 5961133i bk14: 25484a 5997834i bk15: 25360a 5987980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.933619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603986 n_act=176200 n_pre=176184 n_req=306182 n_rd=413526 n_write=177308 bw_util=0.1805
n_activity=3625624 dram_eff=0.3259
bk0: 25756a 6000096i bk1: 25906a 5983932i bk2: 25908a 5981149i bk3: 25700a 5970417i bk4: 27014a 5956792i bk5: 26876a 5944547i bk6: 25240a 5961526i bk7: 25414a 5946111i bk8: 26068a 5973176i bk9: 25876a 5962940i bk10: 25656a 5967769i bk11: 25724a 5954733i bk12: 25920a 5981640i bk13: 26058a 5964910i bk14: 25246a 5996050i bk15: 25164a 5982938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f90174354f0 :  mf: uid=40521662, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4960000), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0065200, atomic=0 1 entries : 0x7f9045c3ec80 :  mf: uid=40521659, sid03:w09, part=4, addr=0xc0065240, load , size=64, unknown  status = IN_PARTITION_DRAM (4960003), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5602794 n_act=176702 n_pre=176686 n_req=306403 n_rd=413489 n_write=177533 bw_util=0.1805
n_activity=3671681 dram_eff=0.3219
bk0: 26034a 6003059i bk1: 25751a 5992147i bk2: 25810a 5985918i bk3: 25842a 5969771i bk4: 27040a 5956520i bk5: 27214a 5935460i bk6: 25348a 5963837i bk7: 25298a 5952282i bk8: 25890a 5977466i bk9: 25968a 5962558i bk10: 25648a 5972345i bk11: 25646a 5955108i bk12: 26118a 5976844i bk13: 26014a 5970477i bk14: 25002a 6001870i bk15: 24866a 5988006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5608290 n_act=174545 n_pre=174529 n_req=305682 n_rd=413388 n_write=176452 bw_util=0.1802
n_activity=3607391 dram_eff=0.327
bk0: 25752a 6004044i bk1: 25528a 5995281i bk2: 25822a 5982260i bk3: 25912a 5967636i bk4: 26938a 5957323i bk5: 27148a 5939006i bk6: 25266a 5964965i bk7: 25418a 5949716i bk8: 26050a 5973571i bk9: 25808a 5963491i bk10: 25584a 5971360i bk11: 25664a 5958317i bk12: 26020a 5981284i bk13: 26070a 5963826i bk14: 25258a 5999496i bk15: 25150a 5990079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.931393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220492, Miss = 102785, Miss_rate = 0.466, Pending_hits = 2563, Reservation_fails = 844
L2_cache_bank[1]: Access = 210251, Miss = 102777, Miss_rate = 0.489, Pending_hits = 2750, Reservation_fails = 530
L2_cache_bank[2]: Access = 209340, Miss = 103611, Miss_rate = 0.495, Pending_hits = 2776, Reservation_fails = 889
L2_cache_bank[3]: Access = 232773, Miss = 103981, Miss_rate = 0.447, Pending_hits = 2853, Reservation_fails = 1197
L2_cache_bank[4]: Access = 215425, Miss = 103901, Miss_rate = 0.482, Pending_hits = 2582, Reservation_fails = 782
L2_cache_bank[5]: Access = 229902, Miss = 104027, Miss_rate = 0.452, Pending_hits = 2590, Reservation_fails = 1127
L2_cache_bank[6]: Access = 212251, Miss = 103404, Miss_rate = 0.487, Pending_hits = 2713, Reservation_fails = 893
L2_cache_bank[7]: Access = 215335, Miss = 103359, Miss_rate = 0.480, Pending_hits = 2713, Reservation_fails = 1372
L2_cache_bank[8]: Access = 216651, Miss = 103445, Miss_rate = 0.477, Pending_hits = 2698, Reservation_fails = 1054
L2_cache_bank[9]: Access = 226395, Miss = 103300, Miss_rate = 0.456, Pending_hits = 2760, Reservation_fails = 735
L2_cache_bank[10]: Access = 219406, Miss = 103345, Miss_rate = 0.471, Pending_hits = 2641, Reservation_fails = 554
L2_cache_bank[11]: Access = 218898, Miss = 103349, Miss_rate = 0.472, Pending_hits = 2781, Reservation_fails = 956
L2_total_cache_accesses = 2627119
L2_total_cache_misses = 1241284
L2_total_cache_miss_rate = 0.4725
L2_total_cache_pending_hits = 32420
L2_total_cache_reservation_fails = 10933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2563
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141255
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23929
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7296
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236592
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 717
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2298
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1456
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 632062
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3083
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2412
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10395777
icnt_total_pkts_simt_to_mem=4380712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4960004
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.6703
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542336
gpu_stall_icnt2sh    = 3855754
gpu_total_sim_rate=84507

========= Core RFC stats =========
	Total RFC Accesses     = 28094985
	Total RFC Misses       = 17233391
	Total RFC Read Misses  = 6191587
	Total RFC Write Misses = 11041804
	Total RFC Evictions    = 11958580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 877735
	L1I_total_cache_miss_rate = 0.1317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28636183
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108784, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 122098
	L1D_cache_core[1]: Access = 152832, Miss = 130235, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 199135
	L1D_cache_core[2]: Access = 154595, Miss = 132493, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 212158
	L1D_cache_core[3]: Access = 169362, Miss = 141059, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 187556
	L1D_cache_core[4]: Access = 143091, Miss = 119082, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 146111
	L1D_cache_core[5]: Access = 141063, Miss = 118132, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146113
	L1D_cache_core[6]: Access = 134966, Miss = 113263, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 148727
	L1D_cache_core[7]: Access = 154025, Miss = 126317, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 171473
	L1D_cache_core[8]: Access = 134697, Miss = 113764, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 130374
	L1D_cache_core[9]: Access = 146459, Miss = 120844, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 137077
	L1D_cache_core[10]: Access = 130601, Miss = 111217, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 149409
	L1D_cache_core[11]: Access = 135418, Miss = 115237, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 165020
	L1D_cache_core[12]: Access = 131596, Miss = 111460, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 159014
	L1D_cache_core[13]: Access = 130745, Miss = 108800, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 125308
	L1D_cache_core[14]: Access = 126092, Miss = 105845, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141642
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776532
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2341215
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1060
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4180
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1776168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 132012
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1060
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377084
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4307
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267814
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55951
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 877735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28636183
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3627659
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267817
gpgpu_n_mem_read_global = 1155967
gpgpu_n_mem_write_global = 416169
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4180
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4180
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1429384	W0_Idle:23035719	W0_Scoreboard:97793678	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247736 {8:1155967,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5084864 {8:635608,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510544 {136:3754,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619624 {40:5363,72:20135,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157211512 {136:1155967,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 86442688 {136:635608,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142536 {8:267817,}
maxmrqlatency = 784 
maxdqlatency = 0 
maxmflatency = 1131 
averagemflatency = 279 
max_icnt2mem_latency = 815 
max_icnt2sh_latency = 4960003 
mrq_lat_table:994615 	28868 	22278 	85674 	408979 	203949 	81385 	12118 	462 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	591145 	1353437 	43161 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1694305 	522106 	243771 	89498 	50246 	26544 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399882 	569984 	299479 	37911 	269 	0 	0 	0 	0 	127 	942 	2154 	19820 	25737 	26801 	83692 	82227 	143065 	278418 	17249 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3565 	6118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        38        48        32        28        38        22        36        34        26        48        52        22        28        26        30 
dram[1]:        34        30        22        26        32        50        19        24        38        34        48        34        32        24        26        32 
dram[2]:        36        30        34        34        54        48        28        36        50        56        36        44        44        42        32        28 
dram[3]:        28        28        32        34        30        34        30        26        54        58        28        36        50        54        20        18 
dram[4]:        24        24        28        18        14        20        44        36        48        42        26        34        30        38        28        28 
dram[5]:        24        24        28        34        22        40        42        36        20        22        50        46        24        26        40        38 
maximum service time to same row:
dram[0]:     94950     61013     58594     57857    105622     63624     49611     61330     42698     44572     60606     76052     40197     62459     78824     81236 
dram[1]:     36625     34545     48547     36718     31884     44519     36491     49423     31909     44985     46272     40778     40032     34953     38630     44458 
dram[2]:     72081     63943     64904    132972     90684     61893     42079     78562     77796     51469     98111    100401    124325    124328     64513     59888 
dram[3]:     81610     54563     53849     89729     73698     71510    104071     40713     75293     73113     69193     60227    122560     62691     77700     60900 
dram[4]:     44329     36629     32728     45023     21891     33243     30550     23740     45018     25791     27115     33075     41939     38575     36163     39511 
dram[5]:     59569     65109     86597     71710     63618     71219     67828     56922     51453     47830     63794     91547     81918     69899     60958     90611 
average row accesses per activate:
dram[0]:  1.757155  1.748636  1.713006  1.705140  1.707307  1.714175  1.735606  1.724247  1.776654  1.765575  1.740328  1.744246  1.737274  1.758747  1.761325  1.746753 
dram[1]:  1.770740  1.756472  1.704044  1.710074  1.696523  1.700927  1.729423  1.743207  1.761315  1.747932  1.736309  1.739798  1.757084  1.758534  1.746823  1.745647 
dram[2]:  1.776557  1.751926  1.718223  1.740673  1.722692  1.726403  1.741446  1.744797  1.772950  1.776456  1.745700  1.749061  1.778362  1.771366  1.762458  1.774014 
dram[3]:  1.755915  1.762547  1.709468  1.717776  1.701704  1.720952  1.737653  1.732843  1.754988  1.752730  1.724051  1.751437  1.749544  1.751293  1.743328  1.742849 
dram[4]:  1.744521  1.765077  1.703871  1.708397  1.699592  1.711578  1.732706  1.736880  1.744201  1.751812  1.730620  1.731622  1.752058  1.765621  1.733378  1.738202 
dram[5]:  1.757992  1.762968  1.720693  1.729395  1.717144  1.728338  1.764415  1.743342  1.764797  1.776204  1.754091  1.747240  1.760040  1.772281  1.768854  1.760473 
average row locality = 1838332/1055267 = 1.742054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12612     12754     12929     12896     13607     13426     12569     12506     12964     13023     12764     12690     12849     12955     12491     12527 
dram[1]:     12769     12959     13095     13124     13631     13642     12780     12746     12924     13069     12809     12743     12975     13120     12628     12578 
dram[2]:     12881     12986     13193     13064     13539     13516     12701     12836     13096     13045     12731     12756     13018     13144     12742     12680 
dram[3]:     12878     12953     12954     12850     13507     13438     12620     12707     13034     12938     12828     12862     12960     13029     12623     12582 
dram[4]:     13017     12876     12905     12921     13520     13607     12674     12649     12945     12984     12824     12823     13059     13007     12501     12433 
dram[5]:     12876     12764     12911     12956     13469     13574     12633     12709     13025     12904     12792     12832     13010     13035     12629     12575 
total reads: 1241284
bank skew: 13642/12433 = 1.10
chip skew: 207928/205562 = 1.01
number of total write accesses:
dram[0]:      5745      5834      5998      6014      6488      6503      6573      6609      6366      6333      6310      6331      6195      6298      5744      5765 
dram[1]:      5822      5902      5992      6075      6522      6531      6740      6757      6417      6375      6405      6400      6309      6405      5794      5767 
dram[2]:      5883      5884      6070      6066      6427      6512      6690      6697      6410      6361      6250      6342      6247      6318      5755      5752 
dram[3]:      5898      5871      6004      5994      6471      6513      6661      6609      6406      6321      6290      6339      6222      6265      5797      5758 
dram[4]:      5850      5855      5979      6020      6474      6528      6663      6646      6379      6356      6308      6398      6310      6293      5800      5799 
dram[5]:      5822      5793      5965      6012      6443      6492      6615      6602      6326      6279      6289      6316      6229      6274      5783      5748 
total reads: 597048
bank skew: 6757/5744 = 1.18
chip skew: 100213/98988 = 1.01
average mf latency per bank:
dram[0]:        300       297       305       304       294       295       295       295       300       301       305       305       302       302       307       307
dram[1]:        298       300       304       305       294       297       294       297       300       302       304       308       302       303       304       309
dram[2]:        299       300       302       305       297       297       295       295       301       302       305       306       303       303       309       309
dram[3]:        298       300       303       306       296       298       295       297       299       304       306       309       304       306       309       310
dram[4]:        295       300       300       306       294       297       294       297       300       304       303       306       300       305       305       310
dram[5]:        298       299       305       304       296       294       297       294       305       303       308       307       305       304       308       308
maximum mf latency per bank:
dram[0]:        929       996       890       831       955       920       939       888       972       871      1020       879      1055      1040       968       945
dram[1]:       1039      1011       988       902       832       819       937      1005       862       995       994      1060       998       870       863       943
dram[2]:        862       858       909       943       950       904       838       960       914      1048       932       923       936       872      1072       863
dram[3]:        987       963       804       863       854       886       876       918       819       854       871       874       886       887       879       883
dram[4]:        946       852       956       874       891       918       938       965      1030      1051       881       849       843       966       961       968
dram[5]:       1062       842      1131      1033       996       914       959       931       877       961       971       924       956       927       958       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5609147 n_act=175185 n_pre=175169 n_req=304668 n_rd=411124 n_write=176579 bw_util=0.1795
n_activity=3611729 dram_eff=0.3254
bk0: 25224a 6015612i bk1: 25508a 5991182i bk2: 25858a 5981867i bk3: 25792a 5966097i bk4: 27214a 5955644i bk5: 26852a 5939732i bk6: 25138a 5966307i bk7: 25012a 5956518i bk8: 25928a 5978423i bk9: 26046a 5962168i bk10: 25528a 5973811i bk11: 25380a 5962046i bk12: 25698a 5981573i bk13: 25910a 5967365i bk14: 24982a 6006319i bk15: 25054a 5986692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5598932 n_act=177200 n_pre=177184 n_req=307805 n_rd=415184 n_write=178704 bw_util=0.1814
n_activity=3672396 dram_eff=0.3234
bk0: 25538a 6008329i bk1: 25918a 5986367i bk2: 26190a 5980290i bk3: 26248a 5961832i bk4: 27262a 5953390i bk5: 27284a 5933941i bk6: 25560a 5955621i bk7: 25492a 5940827i bk8: 25848a 5976405i bk9: 26138a 5959183i bk10: 25618a 5967908i bk11: 25486a 5955624i bk12: 25950a 5979684i bk13: 26240a 5957646i bk14: 25256a 5996576i bk15: 25156a 5985325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.932394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603027 n_act=175488 n_pre=175472 n_req=307592 n_rd=415856 n_write=177361 bw_util=0.1812
n_activity=3618149 dram_eff=0.3279
bk0: 25762a 6003306i bk1: 25972a 5985608i bk2: 26386a 5969533i bk3: 26128a 5959005i bk4: 27078a 5958008i bk5: 27032a 5942361i bk6: 25402a 5957198i bk7: 25672a 5940459i bk8: 26192a 5977778i bk9: 26090a 5962163i bk10: 25462a 5972404i bk11: 25512a 5956646i bk12: 26036a 5980352i bk13: 26288a 5961133i bk14: 25484a 5997834i bk15: 25360a 5987980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.933619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603986 n_act=176200 n_pre=176184 n_req=306182 n_rd=413526 n_write=177308 bw_util=0.1805
n_activity=3625624 dram_eff=0.3259
bk0: 25756a 6000096i bk1: 25906a 5983932i bk2: 25908a 5981149i bk3: 25700a 5970417i bk4: 27014a 5956792i bk5: 26876a 5944547i bk6: 25240a 5961526i bk7: 25414a 5946111i bk8: 26068a 5973176i bk9: 25876a 5962940i bk10: 25656a 5967769i bk11: 25724a 5954733i bk12: 25920a 5981640i bk13: 26058a 5964910i bk14: 25246a 5996050i bk15: 25164a 5982938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f90174354f0 :  mf: uid=40521662, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4960000), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0065200, atomic=0 1 entries : 0x7f9045c3ec80 :  mf: uid=40521659, sid03:w09, part=4, addr=0xc0065240, load , size=64, unknown  status = IN_PARTITION_DRAM (4960003), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5602794 n_act=176702 n_pre=176686 n_req=306403 n_rd=413489 n_write=177533 bw_util=0.1805
n_activity=3671681 dram_eff=0.3219
bk0: 26034a 6003059i bk1: 25751a 5992147i bk2: 25810a 5985918i bk3: 25842a 5969771i bk4: 27040a 5956520i bk5: 27214a 5935460i bk6: 25348a 5963837i bk7: 25298a 5952282i bk8: 25890a 5977466i bk9: 25968a 5962558i bk10: 25648a 5972345i bk11: 25646a 5955108i bk12: 26118a 5976844i bk13: 26014a 5970477i bk14: 25002a 6001870i bk15: 24866a 5988006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5608290 n_act=174545 n_pre=174529 n_req=305682 n_rd=413388 n_write=176452 bw_util=0.1802
n_activity=3607391 dram_eff=0.327
bk0: 25752a 6004044i bk1: 25528a 5995281i bk2: 25822a 5982260i bk3: 25912a 5967636i bk4: 26938a 5957323i bk5: 27148a 5939006i bk6: 25266a 5964965i bk7: 25418a 5949716i bk8: 26050a 5973571i bk9: 25808a 5963491i bk10: 25584a 5971360i bk11: 25664a 5958317i bk12: 26020a 5981284i bk13: 26070a 5963826i bk14: 25258a 5999496i bk15: 25150a 5990079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.931393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220492, Miss = 102785, Miss_rate = 0.466, Pending_hits = 2563, Reservation_fails = 844
L2_cache_bank[1]: Access = 210251, Miss = 102777, Miss_rate = 0.489, Pending_hits = 2750, Reservation_fails = 530
L2_cache_bank[2]: Access = 209340, Miss = 103611, Miss_rate = 0.495, Pending_hits = 2776, Reservation_fails = 889
L2_cache_bank[3]: Access = 232773, Miss = 103981, Miss_rate = 0.447, Pending_hits = 2853, Reservation_fails = 1197
L2_cache_bank[4]: Access = 215425, Miss = 103901, Miss_rate = 0.482, Pending_hits = 2582, Reservation_fails = 782
L2_cache_bank[5]: Access = 229902, Miss = 104027, Miss_rate = 0.452, Pending_hits = 2590, Reservation_fails = 1127
L2_cache_bank[6]: Access = 212251, Miss = 103404, Miss_rate = 0.487, Pending_hits = 2713, Reservation_fails = 893
L2_cache_bank[7]: Access = 215335, Miss = 103359, Miss_rate = 0.480, Pending_hits = 2713, Reservation_fails = 1372
L2_cache_bank[8]: Access = 216651, Miss = 103445, Miss_rate = 0.477, Pending_hits = 2698, Reservation_fails = 1054
L2_cache_bank[9]: Access = 226395, Miss = 103300, Miss_rate = 0.456, Pending_hits = 2760, Reservation_fails = 735
L2_cache_bank[10]: Access = 219406, Miss = 103345, Miss_rate = 0.471, Pending_hits = 2641, Reservation_fails = 554
L2_cache_bank[11]: Access = 218898, Miss = 103349, Miss_rate = 0.472, Pending_hits = 2781, Reservation_fails = 956
L2_total_cache_accesses = 2627119
L2_total_cache_misses = 1241284
L2_total_cache_miss_rate = 0.4725
L2_total_cache_pending_hits = 32420
L2_total_cache_reservation_fails = 10933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2563
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141255
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23929
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7296
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236592
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 717
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2298
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1456
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 632062
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3083
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2412
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10395777
icnt_total_pkts_simt_to_mem=4380712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4960004
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.6703
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542336
gpu_stall_icnt2sh    = 3855754
gpu_total_sim_rate=84507

========= Core RFC stats =========
	Total RFC Accesses     = 28094985
	Total RFC Misses       = 17233391
	Total RFC Read Misses  = 6191587
	Total RFC Write Misses = 11041804
	Total RFC Evictions    = 11958580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 877735
	L1I_total_cache_miss_rate = 0.1317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28636183
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108784, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 122098
	L1D_cache_core[1]: Access = 152832, Miss = 130235, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 199135
	L1D_cache_core[2]: Access = 154595, Miss = 132493, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 212158
	L1D_cache_core[3]: Access = 169362, Miss = 141059, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 187556
	L1D_cache_core[4]: Access = 143091, Miss = 119082, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 146111
	L1D_cache_core[5]: Access = 141063, Miss = 118132, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146113
	L1D_cache_core[6]: Access = 134966, Miss = 113263, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 148727
	L1D_cache_core[7]: Access = 154025, Miss = 126317, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 171473
	L1D_cache_core[8]: Access = 134697, Miss = 113764, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 130374
	L1D_cache_core[9]: Access = 146459, Miss = 120844, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 137077
	L1D_cache_core[10]: Access = 130601, Miss = 111217, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 149409
	L1D_cache_core[11]: Access = 135418, Miss = 115237, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 165020
	L1D_cache_core[12]: Access = 131596, Miss = 111460, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 159014
	L1D_cache_core[13]: Access = 130745, Miss = 108800, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 125308
	L1D_cache_core[14]: Access = 126092, Miss = 105845, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141642
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776532
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2341215
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1060
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4180
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1776168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 132012
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1060
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377084
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4307
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267814
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55951
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 877735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28636183
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3627659
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267817
gpgpu_n_mem_read_global = 1155967
gpgpu_n_mem_write_global = 416169
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4180
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4180
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1429384	W0_Idle:23035719	W0_Scoreboard:97793678	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247736 {8:1155967,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5084864 {8:635608,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510544 {136:3754,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619624 {40:5363,72:20135,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157211512 {136:1155967,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 86442688 {136:635608,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142536 {8:267817,}
maxmrqlatency = 784 
maxdqlatency = 0 
maxmflatency = 1131 
averagemflatency = 279 
max_icnt2mem_latency = 815 
max_icnt2sh_latency = 4960003 
mrq_lat_table:994615 	28868 	22278 	85674 	408979 	203949 	81385 	12118 	462 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	591145 	1353437 	43161 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1694305 	522106 	243771 	89498 	50246 	26544 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399882 	569984 	299479 	37911 	269 	0 	0 	0 	0 	127 	942 	2154 	19820 	25737 	26801 	83692 	82227 	143065 	278418 	17249 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3565 	6118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        38        48        32        28        38        22        36        34        26        48        52        22        28        26        30 
dram[1]:        34        30        22        26        32        50        19        24        38        34        48        34        32        24        26        32 
dram[2]:        36        30        34        34        54        48        28        36        50        56        36        44        44        42        32        28 
dram[3]:        28        28        32        34        30        34        30        26        54        58        28        36        50        54        20        18 
dram[4]:        24        24        28        18        14        20        44        36        48        42        26        34        30        38        28        28 
dram[5]:        24        24        28        34        22        40        42        36        20        22        50        46        24        26        40        38 
maximum service time to same row:
dram[0]:     94950     61013     58594     57857    105622     63624     49611     61330     42698     44572     60606     76052     40197     62459     78824     81236 
dram[1]:     36625     34545     48547     36718     31884     44519     36491     49423     31909     44985     46272     40778     40032     34953     38630     44458 
dram[2]:     72081     63943     64904    132972     90684     61893     42079     78562     77796     51469     98111    100401    124325    124328     64513     59888 
dram[3]:     81610     54563     53849     89729     73698     71510    104071     40713     75293     73113     69193     60227    122560     62691     77700     60900 
dram[4]:     44329     36629     32728     45023     21891     33243     30550     23740     45018     25791     27115     33075     41939     38575     36163     39511 
dram[5]:     59569     65109     86597     71710     63618     71219     67828     56922     51453     47830     63794     91547     81918     69899     60958     90611 
average row accesses per activate:
dram[0]:  1.757155  1.748636  1.713006  1.705140  1.707307  1.714175  1.735606  1.724247  1.776654  1.765575  1.740328  1.744246  1.737274  1.758747  1.761325  1.746753 
dram[1]:  1.770740  1.756472  1.704044  1.710074  1.696523  1.700927  1.729423  1.743207  1.761315  1.747932  1.736309  1.739798  1.757084  1.758534  1.746823  1.745647 
dram[2]:  1.776557  1.751926  1.718223  1.740673  1.722692  1.726403  1.741446  1.744797  1.772950  1.776456  1.745700  1.749061  1.778362  1.771366  1.762458  1.774014 
dram[3]:  1.755915  1.762547  1.709468  1.717776  1.701704  1.720952  1.737653  1.732843  1.754988  1.752730  1.724051  1.751437  1.749544  1.751293  1.743328  1.742849 
dram[4]:  1.744521  1.765077  1.703871  1.708397  1.699592  1.711578  1.732706  1.736880  1.744201  1.751812  1.730620  1.731622  1.752058  1.765621  1.733378  1.738202 
dram[5]:  1.757992  1.762968  1.720693  1.729395  1.717144  1.728338  1.764415  1.743342  1.764797  1.776204  1.754091  1.747240  1.760040  1.772281  1.768854  1.760473 
average row locality = 1838332/1055267 = 1.742054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12612     12754     12929     12896     13607     13426     12569     12506     12964     13023     12764     12690     12849     12955     12491     12527 
dram[1]:     12769     12959     13095     13124     13631     13642     12780     12746     12924     13069     12809     12743     12975     13120     12628     12578 
dram[2]:     12881     12986     13193     13064     13539     13516     12701     12836     13096     13045     12731     12756     13018     13144     12742     12680 
dram[3]:     12878     12953     12954     12850     13507     13438     12620     12707     13034     12938     12828     12862     12960     13029     12623     12582 
dram[4]:     13017     12876     12905     12921     13520     13607     12674     12649     12945     12984     12824     12823     13059     13007     12501     12433 
dram[5]:     12876     12764     12911     12956     13469     13574     12633     12709     13025     12904     12792     12832     13010     13035     12629     12575 
total reads: 1241284
bank skew: 13642/12433 = 1.10
chip skew: 207928/205562 = 1.01
number of total write accesses:
dram[0]:      5745      5834      5998      6014      6488      6503      6573      6609      6366      6333      6310      6331      6195      6298      5744      5765 
dram[1]:      5822      5902      5992      6075      6522      6531      6740      6757      6417      6375      6405      6400      6309      6405      5794      5767 
dram[2]:      5883      5884      6070      6066      6427      6512      6690      6697      6410      6361      6250      6342      6247      6318      5755      5752 
dram[3]:      5898      5871      6004      5994      6471      6513      6661      6609      6406      6321      6290      6339      6222      6265      5797      5758 
dram[4]:      5850      5855      5979      6020      6474      6528      6663      6646      6379      6356      6308      6398      6310      6293      5800      5799 
dram[5]:      5822      5793      5965      6012      6443      6492      6615      6602      6326      6279      6289      6316      6229      6274      5783      5748 
total reads: 597048
bank skew: 6757/5744 = 1.18
chip skew: 100213/98988 = 1.01
average mf latency per bank:
dram[0]:        300       297       305       304       294       295       295       295       300       301       305       305       302       302       307       307
dram[1]:        298       300       304       305       294       297       294       297       300       302       304       308       302       303       304       309
dram[2]:        299       300       302       305       297       297       295       295       301       302       305       306       303       303       309       309
dram[3]:        298       300       303       306       296       298       295       297       299       304       306       309       304       306       309       310
dram[4]:        295       300       300       306       294       297       294       297       300       304       303       306       300       305       305       310
dram[5]:        298       299       305       304       296       294       297       294       305       303       308       307       305       304       308       308
maximum mf latency per bank:
dram[0]:        929       996       890       831       955       920       939       888       972       871      1020       879      1055      1040       968       945
dram[1]:       1039      1011       988       902       832       819       937      1005       862       995       994      1060       998       870       863       943
dram[2]:        862       858       909       943       950       904       838       960       914      1048       932       923       936       872      1072       863
dram[3]:        987       963       804       863       854       886       876       918       819       854       871       874       886       887       879       883
dram[4]:        946       852       956       874       891       918       938       965      1030      1051       881       849       843       966       961       968
dram[5]:       1062       842      1131      1033       996       914       959       931       877       961       971       924       956       927       958       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5609147 n_act=175185 n_pre=175169 n_req=304668 n_rd=411124 n_write=176579 bw_util=0.1795
n_activity=3611729 dram_eff=0.3254
bk0: 25224a 6015612i bk1: 25508a 5991182i bk2: 25858a 5981867i bk3: 25792a 5966097i bk4: 27214a 5955644i bk5: 26852a 5939732i bk6: 25138a 5966307i bk7: 25012a 5956518i bk8: 25928a 5978423i bk9: 26046a 5962168i bk10: 25528a 5973811i bk11: 25380a 5962046i bk12: 25698a 5981573i bk13: 25910a 5967365i bk14: 24982a 6006319i bk15: 25054a 5986692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5598932 n_act=177200 n_pre=177184 n_req=307805 n_rd=415184 n_write=178704 bw_util=0.1814
n_activity=3672396 dram_eff=0.3234
bk0: 25538a 6008329i bk1: 25918a 5986367i bk2: 26190a 5980290i bk3: 26248a 5961832i bk4: 27262a 5953390i bk5: 27284a 5933941i bk6: 25560a 5955621i bk7: 25492a 5940827i bk8: 25848a 5976405i bk9: 26138a 5959183i bk10: 25618a 5967908i bk11: 25486a 5955624i bk12: 25950a 5979684i bk13: 26240a 5957646i bk14: 25256a 5996576i bk15: 25156a 5985325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.932394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603027 n_act=175488 n_pre=175472 n_req=307592 n_rd=415856 n_write=177361 bw_util=0.1812
n_activity=3618149 dram_eff=0.3279
bk0: 25762a 6003306i bk1: 25972a 5985608i bk2: 26386a 5969533i bk3: 26128a 5959005i bk4: 27078a 5958008i bk5: 27032a 5942361i bk6: 25402a 5957198i bk7: 25672a 5940459i bk8: 26192a 5977778i bk9: 26090a 5962163i bk10: 25462a 5972404i bk11: 25512a 5956646i bk12: 26036a 5980352i bk13: 26288a 5961133i bk14: 25484a 5997834i bk15: 25360a 5987980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.933619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603986 n_act=176200 n_pre=176184 n_req=306182 n_rd=413526 n_write=177308 bw_util=0.1805
n_activity=3625624 dram_eff=0.3259
bk0: 25756a 6000096i bk1: 25906a 5983932i bk2: 25908a 5981149i bk3: 25700a 5970417i bk4: 27014a 5956792i bk5: 26876a 5944547i bk6: 25240a 5961526i bk7: 25414a 5946111i bk8: 26068a 5973176i bk9: 25876a 5962940i bk10: 25656a 5967769i bk11: 25724a 5954733i bk12: 25920a 5981640i bk13: 26058a 5964910i bk14: 25246a 5996050i bk15: 25164a 5982938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f90174354f0 :  mf: uid=40521662, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4960000), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0065200, atomic=0 1 entries : 0x7f9045c3ec80 :  mf: uid=40521659, sid03:w09, part=4, addr=0xc0065240, load , size=64, unknown  status = IN_PARTITION_DRAM (4960003), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5602794 n_act=176702 n_pre=176686 n_req=306403 n_rd=413489 n_write=177533 bw_util=0.1805
n_activity=3671681 dram_eff=0.3219
bk0: 26034a 6003059i bk1: 25751a 5992147i bk2: 25810a 5985918i bk3: 25842a 5969771i bk4: 27040a 5956520i bk5: 27214a 5935460i bk6: 25348a 5963837i bk7: 25298a 5952282i bk8: 25890a 5977466i bk9: 25968a 5962558i bk10: 25648a 5972345i bk11: 25646a 5955108i bk12: 26118a 5976844i bk13: 26014a 5970477i bk14: 25002a 6001870i bk15: 24866a 5988006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5608290 n_act=174545 n_pre=174529 n_req=305682 n_rd=413388 n_write=176452 bw_util=0.1802
n_activity=3607391 dram_eff=0.327
bk0: 25752a 6004044i bk1: 25528a 5995281i bk2: 25822a 5982260i bk3: 25912a 5967636i bk4: 26938a 5957323i bk5: 27148a 5939006i bk6: 25266a 5964965i bk7: 25418a 5949716i bk8: 26050a 5973571i bk9: 25808a 5963491i bk10: 25584a 5971360i bk11: 25664a 5958317i bk12: 26020a 5981284i bk13: 26070a 5963826i bk14: 25258a 5999496i bk15: 25150a 5990079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.931393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220492, Miss = 102785, Miss_rate = 0.466, Pending_hits = 2563, Reservation_fails = 844
L2_cache_bank[1]: Access = 210251, Miss = 102777, Miss_rate = 0.489, Pending_hits = 2750, Reservation_fails = 530
L2_cache_bank[2]: Access = 209340, Miss = 103611, Miss_rate = 0.495, Pending_hits = 2776, Reservation_fails = 889
L2_cache_bank[3]: Access = 232773, Miss = 103981, Miss_rate = 0.447, Pending_hits = 2853, Reservation_fails = 1197
L2_cache_bank[4]: Access = 215425, Miss = 103901, Miss_rate = 0.482, Pending_hits = 2582, Reservation_fails = 782
L2_cache_bank[5]: Access = 229902, Miss = 104027, Miss_rate = 0.452, Pending_hits = 2590, Reservation_fails = 1127
L2_cache_bank[6]: Access = 212251, Miss = 103404, Miss_rate = 0.487, Pending_hits = 2713, Reservation_fails = 893
L2_cache_bank[7]: Access = 215335, Miss = 103359, Miss_rate = 0.480, Pending_hits = 2713, Reservation_fails = 1372
L2_cache_bank[8]: Access = 216651, Miss = 103445, Miss_rate = 0.477, Pending_hits = 2698, Reservation_fails = 1054
L2_cache_bank[9]: Access = 226395, Miss = 103300, Miss_rate = 0.456, Pending_hits = 2760, Reservation_fails = 735
L2_cache_bank[10]: Access = 219406, Miss = 103345, Miss_rate = 0.471, Pending_hits = 2641, Reservation_fails = 554
L2_cache_bank[11]: Access = 218898, Miss = 103349, Miss_rate = 0.472, Pending_hits = 2781, Reservation_fails = 956
L2_total_cache_accesses = 2627119
L2_total_cache_misses = 1241284
L2_total_cache_miss_rate = 0.4725
L2_total_cache_pending_hits = 32420
L2_total_cache_reservation_fails = 10933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2563
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141255
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23929
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7296
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236592
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 717
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2298
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1456
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 632062
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3083
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2412
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10395777
icnt_total_pkts_simt_to_mem=4380712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4960004
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.6703
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542336
gpu_stall_icnt2sh    = 3855754
gpu_total_sim_rate=84507

========= Core RFC stats =========
	Total RFC Accesses     = 28094985
	Total RFC Misses       = 17233391
	Total RFC Read Misses  = 6191587
	Total RFC Write Misses = 11041804
	Total RFC Evictions    = 11958580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 877735
	L1I_total_cache_miss_rate = 0.1317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28636183
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108784, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 122098
	L1D_cache_core[1]: Access = 152832, Miss = 130235, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 199135
	L1D_cache_core[2]: Access = 154595, Miss = 132493, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 212158
	L1D_cache_core[3]: Access = 169362, Miss = 141059, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 187556
	L1D_cache_core[4]: Access = 143091, Miss = 119082, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 146111
	L1D_cache_core[5]: Access = 141063, Miss = 118132, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146113
	L1D_cache_core[6]: Access = 134966, Miss = 113263, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 148727
	L1D_cache_core[7]: Access = 154025, Miss = 126317, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 171473
	L1D_cache_core[8]: Access = 134697, Miss = 113764, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 130374
	L1D_cache_core[9]: Access = 146459, Miss = 120844, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 137077
	L1D_cache_core[10]: Access = 130601, Miss = 111217, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 149409
	L1D_cache_core[11]: Access = 135418, Miss = 115237, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 165020
	L1D_cache_core[12]: Access = 131596, Miss = 111460, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 159014
	L1D_cache_core[13]: Access = 130745, Miss = 108800, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 125308
	L1D_cache_core[14]: Access = 126092, Miss = 105845, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141642
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776532
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2341215
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1060
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4180
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1776168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 132012
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1060
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377084
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4307
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267814
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55951
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 877735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28636183
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3627659
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267817
gpgpu_n_mem_read_global = 1155967
gpgpu_n_mem_write_global = 416169
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4180
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4180
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1429384	W0_Idle:23035719	W0_Scoreboard:97793678	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247736 {8:1155967,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5084864 {8:635608,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510544 {136:3754,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619624 {40:5363,72:20135,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157211512 {136:1155967,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 86442688 {136:635608,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142536 {8:267817,}
maxmrqlatency = 784 
maxdqlatency = 0 
maxmflatency = 1131 
averagemflatency = 279 
max_icnt2mem_latency = 815 
max_icnt2sh_latency = 4960003 
mrq_lat_table:994615 	28868 	22278 	85674 	408979 	203949 	81385 	12118 	462 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	591145 	1353437 	43161 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1694305 	522106 	243771 	89498 	50246 	26544 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399882 	569984 	299479 	37911 	269 	0 	0 	0 	0 	127 	942 	2154 	19820 	25737 	26801 	83692 	82227 	143065 	278418 	17249 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3565 	6118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        38        48        32        28        38        22        36        34        26        48        52        22        28        26        30 
dram[1]:        34        30        22        26        32        50        19        24        38        34        48        34        32        24        26        32 
dram[2]:        36        30        34        34        54        48        28        36        50        56        36        44        44        42        32        28 
dram[3]:        28        28        32        34        30        34        30        26        54        58        28        36        50        54        20        18 
dram[4]:        24        24        28        18        14        20        44        36        48        42        26        34        30        38        28        28 
dram[5]:        24        24        28        34        22        40        42        36        20        22        50        46        24        26        40        38 
maximum service time to same row:
dram[0]:     94950     61013     58594     57857    105622     63624     49611     61330     42698     44572     60606     76052     40197     62459     78824     81236 
dram[1]:     36625     34545     48547     36718     31884     44519     36491     49423     31909     44985     46272     40778     40032     34953     38630     44458 
dram[2]:     72081     63943     64904    132972     90684     61893     42079     78562     77796     51469     98111    100401    124325    124328     64513     59888 
dram[3]:     81610     54563     53849     89729     73698     71510    104071     40713     75293     73113     69193     60227    122560     62691     77700     60900 
dram[4]:     44329     36629     32728     45023     21891     33243     30550     23740     45018     25791     27115     33075     41939     38575     36163     39511 
dram[5]:     59569     65109     86597     71710     63618     71219     67828     56922     51453     47830     63794     91547     81918     69899     60958     90611 
average row accesses per activate:
dram[0]:  1.757155  1.748636  1.713006  1.705140  1.707307  1.714175  1.735606  1.724247  1.776654  1.765575  1.740328  1.744246  1.737274  1.758747  1.761325  1.746753 
dram[1]:  1.770740  1.756472  1.704044  1.710074  1.696523  1.700927  1.729423  1.743207  1.761315  1.747932  1.736309  1.739798  1.757084  1.758534  1.746823  1.745647 
dram[2]:  1.776557  1.751926  1.718223  1.740673  1.722692  1.726403  1.741446  1.744797  1.772950  1.776456  1.745700  1.749061  1.778362  1.771366  1.762458  1.774014 
dram[3]:  1.755915  1.762547  1.709468  1.717776  1.701704  1.720952  1.737653  1.732843  1.754988  1.752730  1.724051  1.751437  1.749544  1.751293  1.743328  1.742849 
dram[4]:  1.744521  1.765077  1.703871  1.708397  1.699592  1.711578  1.732706  1.736880  1.744201  1.751812  1.730620  1.731622  1.752058  1.765621  1.733378  1.738202 
dram[5]:  1.757992  1.762968  1.720693  1.729395  1.717144  1.728338  1.764415  1.743342  1.764797  1.776204  1.754091  1.747240  1.760040  1.772281  1.768854  1.760473 
average row locality = 1838332/1055267 = 1.742054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12612     12754     12929     12896     13607     13426     12569     12506     12964     13023     12764     12690     12849     12955     12491     12527 
dram[1]:     12769     12959     13095     13124     13631     13642     12780     12746     12924     13069     12809     12743     12975     13120     12628     12578 
dram[2]:     12881     12986     13193     13064     13539     13516     12701     12836     13096     13045     12731     12756     13018     13144     12742     12680 
dram[3]:     12878     12953     12954     12850     13507     13438     12620     12707     13034     12938     12828     12862     12960     13029     12623     12582 
dram[4]:     13017     12876     12905     12921     13520     13607     12674     12649     12945     12984     12824     12823     13059     13007     12501     12433 
dram[5]:     12876     12764     12911     12956     13469     13574     12633     12709     13025     12904     12792     12832     13010     13035     12629     12575 
total reads: 1241284
bank skew: 13642/12433 = 1.10
chip skew: 207928/205562 = 1.01
number of total write accesses:
dram[0]:      5745      5834      5998      6014      6488      6503      6573      6609      6366      6333      6310      6331      6195      6298      5744      5765 
dram[1]:      5822      5902      5992      6075      6522      6531      6740      6757      6417      6375      6405      6400      6309      6405      5794      5767 
dram[2]:      5883      5884      6070      6066      6427      6512      6690      6697      6410      6361      6250      6342      6247      6318      5755      5752 
dram[3]:      5898      5871      6004      5994      6471      6513      6661      6609      6406      6321      6290      6339      6222      6265      5797      5758 
dram[4]:      5850      5855      5979      6020      6474      6528      6663      6646      6379      6356      6308      6398      6310      6293      5800      5799 
dram[5]:      5822      5793      5965      6012      6443      6492      6615      6602      6326      6279      6289      6316      6229      6274      5783      5748 
total reads: 597048
bank skew: 6757/5744 = 1.18
chip skew: 100213/98988 = 1.01
average mf latency per bank:
dram[0]:        300       297       305       304       294       295       295       295       300       301       305       305       302       302       307       307
dram[1]:        298       300       304       305       294       297       294       297       300       302       304       308       302       303       304       309
dram[2]:        299       300       302       305       297       297       295       295       301       302       305       306       303       303       309       309
dram[3]:        298       300       303       306       296       298       295       297       299       304       306       309       304       306       309       310
dram[4]:        295       300       300       306       294       297       294       297       300       304       303       306       300       305       305       310
dram[5]:        298       299       305       304       296       294       297       294       305       303       308       307       305       304       308       308
maximum mf latency per bank:
dram[0]:        929       996       890       831       955       920       939       888       972       871      1020       879      1055      1040       968       945
dram[1]:       1039      1011       988       902       832       819       937      1005       862       995       994      1060       998       870       863       943
dram[2]:        862       858       909       943       950       904       838       960       914      1048       932       923       936       872      1072       863
dram[3]:        987       963       804       863       854       886       876       918       819       854       871       874       886       887       879       883
dram[4]:        946       852       956       874       891       918       938       965      1030      1051       881       849       843       966       961       968
dram[5]:       1062       842      1131      1033       996       914       959       931       877       961       971       924       956       927       958       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5609147 n_act=175185 n_pre=175169 n_req=304668 n_rd=411124 n_write=176579 bw_util=0.1795
n_activity=3611729 dram_eff=0.3254
bk0: 25224a 6015612i bk1: 25508a 5991182i bk2: 25858a 5981867i bk3: 25792a 5966097i bk4: 27214a 5955644i bk5: 26852a 5939732i bk6: 25138a 5966307i bk7: 25012a 5956518i bk8: 25928a 5978423i bk9: 26046a 5962168i bk10: 25528a 5973811i bk11: 25380a 5962046i bk12: 25698a 5981573i bk13: 25910a 5967365i bk14: 24982a 6006319i bk15: 25054a 5986692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5598932 n_act=177200 n_pre=177184 n_req=307805 n_rd=415184 n_write=178704 bw_util=0.1814
n_activity=3672396 dram_eff=0.3234
bk0: 25538a 6008329i bk1: 25918a 5986367i bk2: 26190a 5980290i bk3: 26248a 5961832i bk4: 27262a 5953390i bk5: 27284a 5933941i bk6: 25560a 5955621i bk7: 25492a 5940827i bk8: 25848a 5976405i bk9: 26138a 5959183i bk10: 25618a 5967908i bk11: 25486a 5955624i bk12: 25950a 5979684i bk13: 26240a 5957646i bk14: 25256a 5996576i bk15: 25156a 5985325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.932394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603027 n_act=175488 n_pre=175472 n_req=307592 n_rd=415856 n_write=177361 bw_util=0.1812
n_activity=3618149 dram_eff=0.3279
bk0: 25762a 6003306i bk1: 25972a 5985608i bk2: 26386a 5969533i bk3: 26128a 5959005i bk4: 27078a 5958008i bk5: 27032a 5942361i bk6: 25402a 5957198i bk7: 25672a 5940459i bk8: 26192a 5977778i bk9: 26090a 5962163i bk10: 25462a 5972404i bk11: 25512a 5956646i bk12: 26036a 5980352i bk13: 26288a 5961133i bk14: 25484a 5997834i bk15: 25360a 5987980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.933619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603986 n_act=176200 n_pre=176184 n_req=306182 n_rd=413526 n_write=177308 bw_util=0.1805
n_activity=3625624 dram_eff=0.3259
bk0: 25756a 6000096i bk1: 25906a 5983932i bk2: 25908a 5981149i bk3: 25700a 5970417i bk4: 27014a 5956792i bk5: 26876a 5944547i bk6: 25240a 5961526i bk7: 25414a 5946111i bk8: 26068a 5973176i bk9: 25876a 5962940i bk10: 25656a 5967769i bk11: 25724a 5954733i bk12: 25920a 5981640i bk13: 26058a 5964910i bk14: 25246a 5996050i bk15: 25164a 5982938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f90174354f0 :  mf: uid=40521662, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4960000), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0065200, atomic=0 1 entries : 0x7f9045c3ec80 :  mf: uid=40521659, sid03:w09, part=4, addr=0xc0065240, load , size=64, unknown  status = IN_PARTITION_DRAM (4960003), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5602794 n_act=176702 n_pre=176686 n_req=306403 n_rd=413489 n_write=177533 bw_util=0.1805
n_activity=3671681 dram_eff=0.3219
bk0: 26034a 6003059i bk1: 25751a 5992147i bk2: 25810a 5985918i bk3: 25842a 5969771i bk4: 27040a 5956520i bk5: 27214a 5935460i bk6: 25348a 5963837i bk7: 25298a 5952282i bk8: 25890a 5977466i bk9: 25968a 5962558i bk10: 25648a 5972345i bk11: 25646a 5955108i bk12: 26118a 5976844i bk13: 26014a 5970477i bk14: 25002a 6001870i bk15: 24866a 5988006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5608290 n_act=174545 n_pre=174529 n_req=305682 n_rd=413388 n_write=176452 bw_util=0.1802
n_activity=3607391 dram_eff=0.327
bk0: 25752a 6004044i bk1: 25528a 5995281i bk2: 25822a 5982260i bk3: 25912a 5967636i bk4: 26938a 5957323i bk5: 27148a 5939006i bk6: 25266a 5964965i bk7: 25418a 5949716i bk8: 26050a 5973571i bk9: 25808a 5963491i bk10: 25584a 5971360i bk11: 25664a 5958317i bk12: 26020a 5981284i bk13: 26070a 5963826i bk14: 25258a 5999496i bk15: 25150a 5990079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.931393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220492, Miss = 102785, Miss_rate = 0.466, Pending_hits = 2563, Reservation_fails = 844
L2_cache_bank[1]: Access = 210251, Miss = 102777, Miss_rate = 0.489, Pending_hits = 2750, Reservation_fails = 530
L2_cache_bank[2]: Access = 209340, Miss = 103611, Miss_rate = 0.495, Pending_hits = 2776, Reservation_fails = 889
L2_cache_bank[3]: Access = 232773, Miss = 103981, Miss_rate = 0.447, Pending_hits = 2853, Reservation_fails = 1197
L2_cache_bank[4]: Access = 215425, Miss = 103901, Miss_rate = 0.482, Pending_hits = 2582, Reservation_fails = 782
L2_cache_bank[5]: Access = 229902, Miss = 104027, Miss_rate = 0.452, Pending_hits = 2590, Reservation_fails = 1127
L2_cache_bank[6]: Access = 212251, Miss = 103404, Miss_rate = 0.487, Pending_hits = 2713, Reservation_fails = 893
L2_cache_bank[7]: Access = 215335, Miss = 103359, Miss_rate = 0.480, Pending_hits = 2713, Reservation_fails = 1372
L2_cache_bank[8]: Access = 216651, Miss = 103445, Miss_rate = 0.477, Pending_hits = 2698, Reservation_fails = 1054
L2_cache_bank[9]: Access = 226395, Miss = 103300, Miss_rate = 0.456, Pending_hits = 2760, Reservation_fails = 735
L2_cache_bank[10]: Access = 219406, Miss = 103345, Miss_rate = 0.471, Pending_hits = 2641, Reservation_fails = 554
L2_cache_bank[11]: Access = 218898, Miss = 103349, Miss_rate = 0.472, Pending_hits = 2781, Reservation_fails = 956
L2_total_cache_accesses = 2627119
L2_total_cache_misses = 1241284
L2_total_cache_miss_rate = 0.4725
L2_total_cache_pending_hits = 32420
L2_total_cache_reservation_fails = 10933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2563
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141255
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23929
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7296
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236592
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 717
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2298
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1456
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 632062
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3083
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2412
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10395777
icnt_total_pkts_simt_to_mem=4380712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4960004
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.6703
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542336
gpu_stall_icnt2sh    = 3855754
gpu_total_sim_rate=84507

========= Core RFC stats =========
	Total RFC Accesses     = 28094985
	Total RFC Misses       = 17233391
	Total RFC Read Misses  = 6191587
	Total RFC Write Misses = 11041804
	Total RFC Evictions    = 11958580

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 877735
	L1I_total_cache_miss_rate = 0.1317
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28636183
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108784, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 122098
	L1D_cache_core[1]: Access = 152832, Miss = 130235, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 199135
	L1D_cache_core[2]: Access = 154595, Miss = 132493, Miss_rate = 0.857, Pending_hits = 1, Reservation_fails = 212158
	L1D_cache_core[3]: Access = 169362, Miss = 141059, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 187556
	L1D_cache_core[4]: Access = 143091, Miss = 119082, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 146111
	L1D_cache_core[5]: Access = 141063, Miss = 118132, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 146113
	L1D_cache_core[6]: Access = 134966, Miss = 113263, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 148727
	L1D_cache_core[7]: Access = 154025, Miss = 126317, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 171473
	L1D_cache_core[8]: Access = 134697, Miss = 113764, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 130374
	L1D_cache_core[9]: Access = 146459, Miss = 120844, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 137077
	L1D_cache_core[10]: Access = 130601, Miss = 111217, Miss_rate = 0.852, Pending_hits = 1, Reservation_fails = 149409
	L1D_cache_core[11]: Access = 135418, Miss = 115237, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 165020
	L1D_cache_core[12]: Access = 131596, Miss = 111460, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 159014
	L1D_cache_core[13]: Access = 130745, Miss = 108800, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 125308
	L1D_cache_core[14]: Access = 126092, Miss = 105845, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 141642
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776532
	L1D_total_cache_miss_rate = 0.8394
	L1D_total_cache_pending_hits = 3
	L1D_total_cache_reservation_fails = 2341215
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1060
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4180
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1776168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5814
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151498
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 132012
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154936
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1060
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211162
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201253
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 377084
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4307
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 3
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267814
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 55951
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 877735
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28636183
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3627659
gpgpu_n_mem_read_local = 151498
gpgpu_n_mem_write_local = 267817
gpgpu_n_mem_read_global = 1155967
gpgpu_n_mem_write_global = 416169
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4180
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4180
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3623479
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1429384	W0_Idle:23035719	W0_Scoreboard:97793678	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247736 {8:1155967,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5084864 {8:635608,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 510544 {136:3754,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211984 {8:151498,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34619624 {40:5363,72:20135,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157211512 {136:1155967,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 86442688 {136:635608,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20603728 {136:151498,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142536 {8:267817,}
maxmrqlatency = 784 
maxdqlatency = 0 
maxmflatency = 1131 
averagemflatency = 279 
max_icnt2mem_latency = 815 
max_icnt2sh_latency = 4960003 
mrq_lat_table:994615 	28868 	22278 	85674 	408979 	203949 	81385 	12118 	462 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	591145 	1353437 	43161 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1694305 	522106 	243771 	89498 	50246 	26544 	649 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399882 	569984 	299479 	37911 	269 	0 	0 	0 	0 	127 	942 	2154 	19820 	25737 	26801 	83692 	82227 	143065 	278418 	17249 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3565 	6118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        38        48        32        28        38        22        36        34        26        48        52        22        28        26        30 
dram[1]:        34        30        22        26        32        50        19        24        38        34        48        34        32        24        26        32 
dram[2]:        36        30        34        34        54        48        28        36        50        56        36        44        44        42        32        28 
dram[3]:        28        28        32        34        30        34        30        26        54        58        28        36        50        54        20        18 
dram[4]:        24        24        28        18        14        20        44        36        48        42        26        34        30        38        28        28 
dram[5]:        24        24        28        34        22        40        42        36        20        22        50        46        24        26        40        38 
maximum service time to same row:
dram[0]:     94950     61013     58594     57857    105622     63624     49611     61330     42698     44572     60606     76052     40197     62459     78824     81236 
dram[1]:     36625     34545     48547     36718     31884     44519     36491     49423     31909     44985     46272     40778     40032     34953     38630     44458 
dram[2]:     72081     63943     64904    132972     90684     61893     42079     78562     77796     51469     98111    100401    124325    124328     64513     59888 
dram[3]:     81610     54563     53849     89729     73698     71510    104071     40713     75293     73113     69193     60227    122560     62691     77700     60900 
dram[4]:     44329     36629     32728     45023     21891     33243     30550     23740     45018     25791     27115     33075     41939     38575     36163     39511 
dram[5]:     59569     65109     86597     71710     63618     71219     67828     56922     51453     47830     63794     91547     81918     69899     60958     90611 
average row accesses per activate:
dram[0]:  1.757155  1.748636  1.713006  1.705140  1.707307  1.714175  1.735606  1.724247  1.776654  1.765575  1.740328  1.744246  1.737274  1.758747  1.761325  1.746753 
dram[1]:  1.770740  1.756472  1.704044  1.710074  1.696523  1.700927  1.729423  1.743207  1.761315  1.747932  1.736309  1.739798  1.757084  1.758534  1.746823  1.745647 
dram[2]:  1.776557  1.751926  1.718223  1.740673  1.722692  1.726403  1.741446  1.744797  1.772950  1.776456  1.745700  1.749061  1.778362  1.771366  1.762458  1.774014 
dram[3]:  1.755915  1.762547  1.709468  1.717776  1.701704  1.720952  1.737653  1.732843  1.754988  1.752730  1.724051  1.751437  1.749544  1.751293  1.743328  1.742849 
dram[4]:  1.744521  1.765077  1.703871  1.708397  1.699592  1.711578  1.732706  1.736880  1.744201  1.751812  1.730620  1.731622  1.752058  1.765621  1.733378  1.738202 
dram[5]:  1.757992  1.762968  1.720693  1.729395  1.717144  1.728338  1.764415  1.743342  1.764797  1.776204  1.754091  1.747240  1.760040  1.772281  1.768854  1.760473 
average row locality = 1838332/1055267 = 1.742054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12612     12754     12929     12896     13607     13426     12569     12506     12964     13023     12764     12690     12849     12955     12491     12527 
dram[1]:     12769     12959     13095     13124     13631     13642     12780     12746     12924     13069     12809     12743     12975     13120     12628     12578 
dram[2]:     12881     12986     13193     13064     13539     13516     12701     12836     13096     13045     12731     12756     13018     13144     12742     12680 
dram[3]:     12878     12953     12954     12850     13507     13438     12620     12707     13034     12938     12828     12862     12960     13029     12623     12582 
dram[4]:     13017     12876     12905     12921     13520     13607     12674     12649     12945     12984     12824     12823     13059     13007     12501     12433 
dram[5]:     12876     12764     12911     12956     13469     13574     12633     12709     13025     12904     12792     12832     13010     13035     12629     12575 
total reads: 1241284
bank skew: 13642/12433 = 1.10
chip skew: 207928/205562 = 1.01
number of total write accesses:
dram[0]:      5745      5834      5998      6014      6488      6503      6573      6609      6366      6333      6310      6331      6195      6298      5744      5765 
dram[1]:      5822      5902      5992      6075      6522      6531      6740      6757      6417      6375      6405      6400      6309      6405      5794      5767 
dram[2]:      5883      5884      6070      6066      6427      6512      6690      6697      6410      6361      6250      6342      6247      6318      5755      5752 
dram[3]:      5898      5871      6004      5994      6471      6513      6661      6609      6406      6321      6290      6339      6222      6265      5797      5758 
dram[4]:      5850      5855      5979      6020      6474      6528      6663      6646      6379      6356      6308      6398      6310      6293      5800      5799 
dram[5]:      5822      5793      5965      6012      6443      6492      6615      6602      6326      6279      6289      6316      6229      6274      5783      5748 
total reads: 597048
bank skew: 6757/5744 = 1.18
chip skew: 100213/98988 = 1.01
average mf latency per bank:
dram[0]:        300       297       305       304       294       295       295       295       300       301       305       305       302       302       307       307
dram[1]:        298       300       304       305       294       297       294       297       300       302       304       308       302       303       304       309
dram[2]:        299       300       302       305       297       297       295       295       301       302       305       306       303       303       309       309
dram[3]:        298       300       303       306       296       298       295       297       299       304       306       309       304       306       309       310
dram[4]:        295       300       300       306       294       297       294       297       300       304       303       306       300       305       305       310
dram[5]:        298       299       305       304       296       294       297       294       305       303       308       307       305       304       308       308
maximum mf latency per bank:
dram[0]:        929       996       890       831       955       920       939       888       972       871      1020       879      1055      1040       968       945
dram[1]:       1039      1011       988       902       832       819       937      1005       862       995       994      1060       998       870       863       943
dram[2]:        862       858       909       943       950       904       838       960       914      1048       932       923       936       872      1072       863
dram[3]:        987       963       804       863       854       886       876       918       819       854       871       874       886       887       879       883
dram[4]:        946       852       956       874       891       918       938       965      1030      1051       881       849       843       966       961       968
dram[5]:       1062       842      1131      1033       996       914       959       931       877       961       971       924       956       927       958       963

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5609147 n_act=175185 n_pre=175169 n_req=304668 n_rd=411124 n_write=176579 bw_util=0.1795
n_activity=3611729 dram_eff=0.3254
bk0: 25224a 6015612i bk1: 25508a 5991182i bk2: 25858a 5981867i bk3: 25792a 5966097i bk4: 27214a 5955644i bk5: 26852a 5939732i bk6: 25138a 5966307i bk7: 25012a 5956518i bk8: 25928a 5978423i bk9: 26046a 5962168i bk10: 25528a 5973811i bk11: 25380a 5962046i bk12: 25698a 5981573i bk13: 25910a 5967365i bk14: 24982a 6006319i bk15: 25054a 5986692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.911875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5598932 n_act=177200 n_pre=177184 n_req=307805 n_rd=415184 n_write=178704 bw_util=0.1814
n_activity=3672396 dram_eff=0.3234
bk0: 25538a 6008329i bk1: 25918a 5986367i bk2: 26190a 5980290i bk3: 26248a 5961832i bk4: 27262a 5953390i bk5: 27284a 5933941i bk6: 25560a 5955621i bk7: 25492a 5940827i bk8: 25848a 5976405i bk9: 26138a 5959183i bk10: 25618a 5967908i bk11: 25486a 5955624i bk12: 25950a 5979684i bk13: 26240a 5957646i bk14: 25256a 5996576i bk15: 25156a 5985325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.932394
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603027 n_act=175488 n_pre=175472 n_req=307592 n_rd=415856 n_write=177361 bw_util=0.1812
n_activity=3618149 dram_eff=0.3279
bk0: 25762a 6003306i bk1: 25972a 5985608i bk2: 26386a 5969533i bk3: 26128a 5959005i bk4: 27078a 5958008i bk5: 27032a 5942361i bk6: 25402a 5957198i bk7: 25672a 5940459i bk8: 26192a 5977778i bk9: 26090a 5962163i bk10: 25462a 5972404i bk11: 25512a 5956646i bk12: 26036a 5980352i bk13: 26288a 5961133i bk14: 25484a 5997834i bk15: 25360a 5987980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.933619
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5603986 n_act=176200 n_pre=176184 n_req=306182 n_rd=413526 n_write=177308 bw_util=0.1805
n_activity=3625624 dram_eff=0.3259
bk0: 25756a 6000096i bk1: 25906a 5983932i bk2: 25908a 5981149i bk3: 25700a 5970417i bk4: 27014a 5956792i bk5: 26876a 5944547i bk6: 25240a 5961526i bk7: 25414a 5946111i bk8: 26068a 5973176i bk9: 25876a 5962940i bk10: 25656a 5967769i bk11: 25724a 5954733i bk12: 25920a 5981640i bk13: 26058a 5964910i bk14: 25246a 5996050i bk15: 25164a 5982938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.916438
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc0063400, atomic=0 1 entries : 0x7f90174354f0 :  mf: uid=40521662, sid03:w09, part=4, addr=0xc0063460, load , size=32, unknown  status = IN_PARTITION_DRAM (4960000), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc0065200, atomic=0 1 entries : 0x7f9045c3ec80 :  mf: uid=40521659, sid03:w09, part=4, addr=0xc0065240, load , size=64, unknown  status = IN_PARTITION_DRAM (4960003), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5602794 n_act=176702 n_pre=176686 n_req=306403 n_rd=413489 n_write=177533 bw_util=0.1805
n_activity=3671681 dram_eff=0.3219
bk0: 26034a 6003059i bk1: 25751a 5992147i bk2: 25810a 5985918i bk3: 25842a 5969771i bk4: 27040a 5956520i bk5: 27214a 5935460i bk6: 25348a 5963837i bk7: 25298a 5952282i bk8: 25890a 5977466i bk9: 25968a 5962558i bk10: 25648a 5972345i bk11: 25646a 5955108i bk12: 26118a 5976844i bk13: 26014a 5970477i bk14: 25002a 6001870i bk15: 24866a 5988006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.918083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6547204 n_nop=5608290 n_act=174545 n_pre=174529 n_req=305682 n_rd=413388 n_write=176452 bw_util=0.1802
n_activity=3607391 dram_eff=0.327
bk0: 25752a 6004044i bk1: 25528a 5995281i bk2: 25822a 5982260i bk3: 25912a 5967636i bk4: 26938a 5957323i bk5: 27148a 5939006i bk6: 25266a 5964965i bk7: 25418a 5949716i bk8: 26050a 5973571i bk9: 25808a 5963491i bk10: 25584a 5971360i bk11: 25664a 5958317i bk12: 26020a 5981284i bk13: 26070a 5963826i bk14: 25258a 5999496i bk15: 25150a 5990079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.931393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220492, Miss = 102785, Miss_rate = 0.466, Pending_hits = 2563, Reservation_fails = 844
L2_cache_bank[1]: Access = 210251, Miss = 102777, Miss_rate = 0.489, Pending_hits = 2750, Reservation_fails = 530
L2_cache_bank[2]: Access = 209340, Miss = 103611, Miss_rate = 0.495, Pending_hits = 2776, Reservation_fails = 889
L2_cache_bank[3]: Access = 232773, Miss = 103981, Miss_rate = 0.447, Pending_hits = 2853, Reservation_fails = 1197
L2_cache_bank[4]: Access = 215425, Miss = 103901, Miss_rate = 0.482, Pending_hits = 2582, Reservation_fails = 782
L2_cache_bank[5]: Access = 229902, Miss = 104027, Miss_rate = 0.452, Pending_hits = 2590, Reservation_fails = 1127
L2_cache_bank[6]: Access = 212251, Miss = 103404, Miss_rate = 0.487, Pending_hits = 2713, Reservation_fails = 893
L2_cache_bank[7]: Access = 215335, Miss = 103359, Miss_rate = 0.480, Pending_hits = 2713, Reservation_fails = 1372
L2_cache_bank[8]: Access = 216651, Miss = 103445, Miss_rate = 0.477, Pending_hits = 2698, Reservation_fails = 1054
L2_cache_bank[9]: Access = 226395, Miss = 103300, Miss_rate = 0.456, Pending_hits = 2760, Reservation_fails = 735
L2_cache_bank[10]: Access = 219406, Miss = 103345, Miss_rate = 0.471, Pending_hits = 2641, Reservation_fails = 554
L2_cache_bank[11]: Access = 218898, Miss = 103349, Miss_rate = 0.472, Pending_hits = 2781, Reservation_fails = 956
L2_total_cache_accesses = 2627119
L2_total_cache_misses = 1241284
L2_total_cache_miss_rate = 0.4725
L2_total_cache_pending_hits = 32420
L2_total_cache_reservation_fails = 10933
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 406127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 728052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7538
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2563
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141255
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 303
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 130843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 23929
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7296
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236592
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 717
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2298
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1456
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 632062
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 463
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3083
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2412
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=10395777
icnt_total_pkts_simt_to_mem=4380712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Network latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Flit latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Fragmentation average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Injected packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected packet size average = -nan (31 samples)
Accepted packet size average = -nan (31 samples)
Hops average = -nan (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
 Step number? Path to File? 
 opening ./data/wsm5_in_010
