Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/Codigo01/Control_tb_isim_beh.exe -prj C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/Codigo01/Control_tb_beh.prj work.Control_tb work.glbl 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/Codigo01/Control.v" into library work
Analyzing Verilog file "C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/Codigo01/Control_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/Codigo01/Control_tb.v" Line 52: Size mismatch in connection of port <seg>. Formal port size is 7-bit while actual signal size is 2-bit.
Completed static elaboration
Compiling module Control
Compiling module Control_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/Wac/Desktop/1_2014/Memoria/Codigos FPGA/Codigo01/Control_tb_isim_beh.exe
Fuse Memory Usage: 27048 KB
Fuse CPU Usage: 405 ms
