{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570130110503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570130110509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 21:15:10 2019 " "Processing started: Thu Oct 03 21:15:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570130110509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570130110509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASSIGNMENT -c ASSIGNMENT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASSIGNMENT -c ASSIGNMENT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570130110509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570130110920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570130110920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "command.bdf 1 1 " "Found 1 design units, including 1 entities, in source file command.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COMMAND " "Found entity 1: COMMAND" {  } { { "COMMAND.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/COMMAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570130120689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570130120689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selectreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SelectREG " "Found entity 1: SelectREG" {  } { { "SelectREG.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/SelectREG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570130120690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570130120690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assignment.bdf 1 1 " "Found 1 design units, including 1 entities, in source file assignment.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ASSIGNMENT " "Found entity 1: ASSIGNMENT" {  } { { "ASSIGNMENT.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570130120691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570130120691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SELECTOR " "Found entity 1: SELECTOR" {  } { { "SELECTOR.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/SELECTOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570130120692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570130120692 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ASSIGNMENT " "Elaborating entity \"ASSIGNMENT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570130120736 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "ASSIGNMENT.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { { 312 -32 56 312 "" "" } { 312 56 56 336 "" "" } { 336 56 56 352 "" "" } { 320 56 184 337 "INPUT2\[1\]" "" } { 336 56 184 353 "INPUT1\[0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1570130120778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu4bit.bdf 1 1 " "Using design file alu4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU4bit " "Found entity 1: ALU4bit" {  } { { "alu4bit.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/alu4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570130120787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570130120787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU4bit ALU4bit:ALU4B " "Elaborating entity \"ALU4bit\" for hierarchy \"ALU4bit:ALU4B\"" {  } { { "ASSIGNMENT.bdf" "ALU4B" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { { -48 680 808 80 "ALU4B" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570130120788 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu1bit.bdf 1 1 " "Using design file alu1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU1bit " "Found entity 1: ALU1bit" {  } { { "alu1bit.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/alu1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570130120797 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570130120797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1bit ALU4bit:ALU4B\|ALU1bit:inst2 " "Elaborating entity \"ALU1bit\" for hierarchy \"ALU4bit:ALU4B\|ALU1bit:inst2\"" {  } { { "alu4bit.bdf" "inst2" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/alu4bit.bdf" { { 64 568 664 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570130120797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 ALU4bit:ALU4B\|ALU1bit:inst2\|MUX41:inst " "Elaborating entity \"MUX41\" for hierarchy \"ALU4bit:ALU4B\|ALU1bit:inst2\|MUX41:inst\"" {  } { { "alu1bit.bdf" "inst" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/alu1bit.bdf" { { 128 616 720 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570130120812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU4bit:ALU4B\|ALU1bit:inst2\|MUX41:inst " "Elaborated megafunction instantiation \"ALU4bit:ALU4B\|ALU1bit:inst2\|MUX41:inst\"" {  } { { "alu1bit.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/alu1bit.bdf" { { 128 616 720 272 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570130120813 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder1bit.bdf 1 1 " "Using design file fulladder1bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder1bit " "Found entity 1: FullAdder1bit" {  } { { "fulladder1bit.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/fulladder1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570130120829 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570130120829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder1bit ALU4bit:ALU4B\|ALU1bit:inst2\|FullAdder1bit:inst10 " "Elaborating entity \"FullAdder1bit\" for hierarchy \"ALU4bit:ALU4B\|ALU1bit:inst2\|FullAdder1bit:inst10\"" {  } { { "alu1bit.bdf" "inst10" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/alu1bit.bdf" { { -16 368 464 80 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570130120830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECTOR SELECTOR:inst " "Elaborating entity \"SELECTOR\" for hierarchy \"SELECTOR:inst\"" {  } { { "ASSIGNMENT.bdf" "inst" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { { 32 248 400 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570130120850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_SHIFTREG LPM_SHIFTREG:A " "Elaborating entity \"LPM_SHIFTREG\" for hierarchy \"LPM_SHIFTREG:A\"" {  } { { "ASSIGNMENT.bdf" "A" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { { 520 280 416 664 "A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570130120885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_SHIFTREG:A " "Elaborated megafunction instantiation \"LPM_SHIFTREG:A\"" {  } { { "ASSIGNMENT.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { { 520 280 416 664 "A" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570130120886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_SHIFTREG:A " "Instantiated megafunction \"LPM_SHIFTREG:A\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION RIGHT " "Parameter \"LPM_DIRECTION\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570130120886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1570130120886 ""}  } { { "ASSIGNMENT.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { { 520 280 416 664 "A" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1570130120886 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "ASSIGNMENT.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { { 688 8 176 704 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570130122172 "|ASSIGNMENT|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "INPUT2\[0\] " "No output dependent on input pin \"INPUT2\[0\]\"" {  } { { "ASSIGNMENT.bdf" "" { Schematic "X:/CMP/22/2nd/1st_term/MicroProc/Assig/ASSIGNMENT.bdf" { { 304 -200 -32 320 "INPUT2\[1..0\]" "" } { 320 56 184 337 "INPUT2\[1\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570130122172 "|ASSIGNMENT|INPUT2[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570130122172 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570130122174 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570130122174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570130122174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570130122174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570130123210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 21:15:23 2019 " "Processing ended: Thu Oct 03 21:15:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570130123210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570130123210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570130123210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570130123210 ""}
