Timing Analyzer report for ANSITerm1
Tue Jun 22 17:31:58 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ANSITerm1                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.9%      ;
;     Processors 3-4         ;   2.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 98.21 MHz ; 98.21 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; i_clk ; -9.182 ; -701.227           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.434 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.201 ; -175.140                         ;
+-------+--------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.182 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 10.148     ;
; -9.100 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 10.072     ;
; -9.092 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 10.064     ;
; -9.025 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.015      ; 10.041     ;
; -8.925 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.015      ; 9.941      ;
; -8.894 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.043      ; 9.938      ;
; -8.825 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 9.791      ;
; -8.817 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 9.789      ;
; -8.807 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.015      ; 9.823      ;
; -8.792 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 9.758      ;
; -8.768 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 9.734      ;
; -8.759 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.055      ; 9.815      ;
; -8.739 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.748      ;
; -8.732 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 9.698      ;
; -8.710 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 9.687      ;
; -8.705 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.714      ;
; -8.694 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 9.666      ;
; -8.678 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.015      ; 9.694      ;
; -8.615 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 9.592      ;
; -8.614 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 9.586      ;
; -8.613 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 9.623      ;
; -8.611 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.055      ; 9.667      ;
; -8.594 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.055      ; 9.650      ;
; -8.574 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 9.585      ;
; -8.563 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.572      ;
; -8.557 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 9.529      ;
; -8.544 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.055      ; 9.600      ;
; -8.544 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 9.510      ;
; -8.485 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 9.457      ;
; -8.478 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 9.488      ;
; -8.448 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 9.459      ;
; -8.447 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.043      ; 9.491      ;
; -8.431 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 9.432      ;
; -8.425 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 9.397      ;
; -8.404 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.011      ; 9.416      ;
; -8.396 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 9.373      ;
; -8.374 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.055      ; 9.430      ;
; -8.366 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 9.338      ;
; -8.356 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.477     ; 8.880      ;
; -8.356 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.477     ; 8.880      ;
; -8.356 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.477     ; 8.880      ;
; -8.333 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 8.867      ;
; -8.327 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.016      ; 9.344      ;
; -8.315 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.055      ; 9.371      ;
; -8.311 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 9.283      ;
; -8.287 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 9.288      ;
; -8.278 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 9.279      ;
; -8.240 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 9.212      ;
; -8.237 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 9.193      ;
; -8.220 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.027     ; 9.194      ;
; -8.205 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.010      ; 9.216      ;
; -8.156 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.190      ;
; -8.140 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.035     ; 9.106      ;
; -8.140 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 9.112      ;
; -8.132 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 9.133      ;
; -8.125 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 9.097      ;
; -8.055 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 9.064      ;
; -8.035 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.069      ;
; -8.023 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 9.057      ;
; -8.009 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.468     ; 8.542      ;
; -8.006 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.002      ; 9.009      ;
; -8.006 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.002      ; 9.009      ;
; -7.996 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.043      ; 9.040      ;
; -7.988 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.008      ; 8.997      ;
; -7.985 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.000      ; 8.986      ;
; -7.950 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.009      ; 8.960      ;
; -7.946 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 8.480      ;
; -7.946 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.467     ; 8.480      ;
; -7.865 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.015      ; 8.881      ;
; -7.825 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.055      ; 8.881      ;
; -7.697 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.043      ; 8.741      ;
; -7.378 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.468     ; 7.911      ;
; -7.359 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.033      ; 8.393      ;
; -7.219 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                                                                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.473     ; 7.747      ;
; -6.550 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.473     ; 7.078      ;
; -6.546 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.473     ; 7.074      ;
; -6.546 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.473     ; 7.074      ;
; -6.314 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_we_reg       ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 7.273      ;
; -6.314 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 7.273      ;
; -6.313 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 7.279      ;
; -6.251 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.110     ; 7.142      ;
; -6.201 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.104     ; 7.098      ;
; -6.169 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.104     ; 7.066      ;
; -5.994 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.060     ; 6.935      ;
; -5.901 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.110     ; 6.792      ;
; -5.894 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.164     ; 6.778      ;
; -5.814 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 6.748      ;
; -5.787 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.060     ; 6.728      ;
; -5.779 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 6.681      ;
; -5.703 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.020     ; 6.684      ;
; -5.632 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.067     ; 6.566      ;
; -5.545 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~portb_address_reg0                ; IOP16:IOP16|w_PC_out[6]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.089      ; 6.635      ;
; -5.512 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.060     ; 6.453      ;
; -5.505 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 6.407      ;
; -5.473 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.110     ; 6.364      ;
; -5.443 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.020     ; 6.424      ;
; -5.435 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.104     ; 6.332      ;
; -5.320 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 6.222      ;
; -5.251 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.174     ; 6.078      ;
; -5.249 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.104     ; 6.146      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.434 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.100      ; 0.746      ;
; 0.453 ; o_UsrLed~reg0                                         ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.466 ; Debouncer:debounceReset|dig_counter[0]                ; Debouncer:debounceReset|dig_counter[0]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.758      ;
; 0.493 ; Debouncer:debounceReset|dig_counter[17]               ; Debouncer:debounceReset|pulse200ms                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.785      ;
; 0.497 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                ; i_clk        ; i_clk       ; 0.000        ; 0.462      ; 1.213      ;
; 0.504 ; Debouncer:debounceReset|dly4                          ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; Debouncer:debounceReset|dly1                          ; Debouncer:debounceReset|dly2                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; Debouncer:debounceReset|dly2                          ; Debouncer:debounceReset|dly3                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.796      ;
; 0.510 ; Debouncer:debounceReset|dly3                          ; Debouncer:debounceReset|dly4                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 0.801      ;
; 0.518 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.811      ;
; 0.542 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.835      ;
; 0.543 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.836      ;
; 0.543 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.836      ;
; 0.634 ; Debouncer:debounceReset|dig_counter[16]               ; Debouncer:debounceReset|pulse200ms                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.926      ;
; 0.743 ; Debouncer:debounceReset|dig_counter[6]                ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; Debouncer:debounceReset|dig_counter[4]                ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.036      ;
; 0.745 ; Debouncer:debounceReset|dig_counter[10]               ; Debouncer:debounceReset|dig_counter[10]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; Debouncer:debounceReset|dig_counter[14]               ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; Debouncer:debounceReset|dig_counter[9]                ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|dig_counter[7]                ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|dig_counter[5]                ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.747 ; Debouncer:debounceReset|dig_counter[2]                ; Debouncer:debounceReset|dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; Debouncer:debounceReset|dig_counter[16]               ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; Debouncer:debounceReset|dig_counter[15]               ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; Debouncer:debounceReset|dig_counter[11]               ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.040      ;
; 0.749 ; Debouncer:debounceReset|dig_counter[13]               ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.041      ;
; 0.753 ; Debouncer:debounceReset|dig_counter[17]               ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.045      ;
; 0.762 ; Debouncer:debounceReset|dig_counter[8]                ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; Debouncer:debounceReset|dig_counter[12]               ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.055      ;
; 0.766 ; Debouncer:debounceReset|dig_counter[3]                ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; Debouncer:debounceReset|dig_counter[0]                ; Debouncer:debounceReset|dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; Debouncer:debounceReset|dig_counter[1]                ; Debouncer:debounceReset|dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.059      ;
; 0.777 ; Debouncer:debounceReset|dly3                          ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.079      ; 1.068      ;
; 0.799 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                ; i_clk        ; i_clk       ; 0.000        ; 0.462      ; 1.515      ;
; 0.814 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.107      ;
; 0.831 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.124      ;
; 0.845 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.138      ;
; 0.897 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.190      ;
; 0.943 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]          ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.236      ;
; 0.962 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                ; i_clk        ; i_clk       ; 0.000        ; 0.002      ; 1.218      ;
; 1.050 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~portb_address_reg0                ; i_clk        ; i_clk       ; 0.000        ; -0.076     ; 1.228      ;
; 1.098 ; Debouncer:debounceReset|dig_counter[6]                ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.390      ;
; 1.099 ; Debouncer:debounceReset|dig_counter[4]                ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; Debouncer:debounceReset|dig_counter[10]               ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.391      ;
; 1.101 ; Debouncer:debounceReset|dig_counter[14]               ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.101 ; Debouncer:debounceReset|dig_counter[2]                ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.393      ;
; 1.102 ; Debouncer:debounceReset|dig_counter[16]               ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.394      ;
; 1.108 ; Debouncer:debounceReset|dig_counter[5]                ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; Debouncer:debounceReset|dig_counter[9]                ; Debouncer:debounceReset|dig_counter[10]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.108 ; Debouncer:debounceReset|dig_counter[7]                ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; Debouncer:debounceReset|dig_counter[0]                ; Debouncer:debounceReset|dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; Debouncer:debounceReset|dig_counter[15]               ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; Debouncer:debounceReset|dig_counter[11]               ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; Debouncer:debounceReset|dig_counter[13]               ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.402      ;
; 1.110 ; Debouncer:debounceReset|dig_counter[1]                ; Debouncer:debounceReset|dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.402      ;
; 1.117 ; Debouncer:debounceReset|dig_counter[5]                ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Debouncer:debounceReset|dig_counter[9]                ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; Debouncer:debounceReset|dig_counter[12]               ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; Debouncer:debounceReset|dig_counter[0]                ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; Debouncer:debounceReset|dig_counter[15]               ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; Debouncer:debounceReset|dig_counter[11]               ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; Debouncer:debounceReset|dig_counter[8]                ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 1.409      ;
; 1.119 ; Debouncer:debounceReset|dig_counter[13]               ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; Debouncer:debounceReset|dig_counter[1]                ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; Debouncer:debounceReset|dig_counter[7]                ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 1.409      ;
; 1.127 ; Debouncer:debounceReset|dig_counter[3]                ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.419      ;
; 1.136 ; Debouncer:debounceReset|dig_counter[3]                ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.428      ;
; 1.143 ; IOP16:IOP16|w_PC_out[7]                               ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.100      ; 1.455      ;
; 1.151 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.444      ;
; 1.180 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]          ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.473      ;
; 1.199 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]          ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.492      ;
; 1.214 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                ; i_clk        ; i_clk       ; 0.000        ; 0.462      ; 1.930      ;
; 1.218 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.602      ; 2.032      ;
; 1.221 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.602      ; 2.035      ;
; 1.222 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 1.515      ;
; 1.229 ; Debouncer:debounceReset|dig_counter[6]                ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.521      ;
; 1.230 ; Debouncer:debounceReset|dig_counter[4]                ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.522      ;
; 1.230 ; Debouncer:debounceReset|dig_counter[10]               ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.522      ;
; 1.232 ; Debouncer:debounceReset|dig_counter[14]               ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; Debouncer:debounceReset|dig_counter[2]                ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.524      ;
; 1.238 ; IOP16:IOP16|w_PC_out[0]                               ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.033     ; 1.459      ;
; 1.239 ; Debouncer:debounceReset|dig_counter[4]                ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.531      ;
; 1.239 ; Debouncer:debounceReset|dig_counter[10]               ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.531      ;
; 1.240 ; Debouncer:debounceReset|dig_counter[6]                ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.078      ; 1.530      ;
; 1.241 ; Debouncer:debounceReset|dig_counter[14]               ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.533      ;
; 1.241 ; Debouncer:debounceReset|dig_counter[2]                ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.533      ;
; 1.246 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[0]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.633      ; 2.091      ;
; 1.246 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[1]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.633      ; 2.091      ;
; 1.246 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[2]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.633      ; 2.091      ;
; 1.246 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.633      ; 2.091      ;
; 1.248 ; Debouncer:debounceReset|dig_counter[5]                ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; Debouncer:debounceReset|dig_counter[9]                ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.540      ;
; 1.249 ; Debouncer:debounceReset|dig_counter[12]               ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; Debouncer:debounceReset|dig_counter[0]                ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.541      ;
; 1.249 ; Debouncer:debounceReset|dig_counter[11]               ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 1.541      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 105.02 MHz ; 105.02 MHz      ; i_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -8.522 ; -644.572          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.384 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.201 ; -175.140                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.522 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 9.510      ;
; -8.434 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 9.428      ;
; -8.412 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 9.406      ;
; -8.402 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.040      ; 9.444      ;
; -8.278 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.065      ; 9.345      ;
; -8.266 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.040      ; 9.308      ;
; -8.200 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 9.188      ;
; -8.192 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 9.186      ;
; -8.179 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.040      ; 9.221      ;
; -8.158 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 9.146      ;
; -8.133 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 9.121      ;
; -8.121 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 9.155      ;
; -8.108 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.081      ; 9.191      ;
; -8.065 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 9.053      ;
; -8.056 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.003     ; 9.055      ;
; -8.053 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 9.087      ;
; -8.032 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.040      ; 9.074      ;
; -8.027 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 9.021      ;
; -7.995 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.003     ; 8.994      ;
; -7.987 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.081      ; 9.070      ;
; -7.957 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.081      ; 9.040      ;
; -7.954 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.003     ; 8.953      ;
; -7.953 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 8.989      ;
; -7.945 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.081      ; 9.028      ;
; -7.935 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 8.969      ;
; -7.911 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.039      ; 8.952      ;
; -7.910 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 8.904      ;
; -7.897 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 8.885      ;
; -7.844 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.003     ; 8.843      ;
; -7.837 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 8.873      ;
; -7.817 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 8.811      ;
; -7.812 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.065      ; 8.879      ;
; -7.804 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.039      ; 8.845      ;
; -7.798 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.038      ; 8.838      ;
; -7.765 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.081      ; 8.848      ;
; -7.753 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.003     ; 8.752      ;
; -7.728 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 8.728      ;
; -7.723 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 8.314      ;
; -7.713 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.081      ; 8.796      ;
; -7.694 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.008     ; 8.688      ;
; -7.687 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 8.719      ;
; -7.679 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.262      ;
; -7.679 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.262      ;
; -7.679 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.419     ; 8.262      ;
; -7.633 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.038      ; 8.673      ;
; -7.621 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.021     ; 8.602      ;
; -7.618 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.004     ; 8.616      ;
; -7.609 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.003     ; 8.608      ;
; -7.597 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 8.629      ;
; -7.571 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.039      ; 8.612      ;
; -7.563 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 8.595      ;
; -7.524 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 8.524      ;
; -7.516 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.014     ; 8.504      ;
; -7.487 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.002     ; 8.487      ;
; -7.471 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 8.503      ;
; -7.465 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.060      ; 8.527      ;
; -7.437 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 8.471      ;
; -7.424 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.060      ; 8.486      ;
; -7.397 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.032      ; 8.431      ;
; -7.381 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.412     ; 7.971      ;
; -7.361 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.034      ; 8.397      ;
; -7.352 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.065      ; 8.419      ;
; -7.349 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.060      ; 8.411      ;
; -7.346 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.024      ; 8.372      ;
; -7.346 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.024      ; 8.372      ;
; -7.345 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.030      ; 8.377      ;
; -7.327 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 7.918      ;
; -7.312 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.411     ; 7.903      ;
; -7.284 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.040      ; 8.326      ;
; -7.243 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.081      ; 8.326      ;
; -7.093 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; 0.065      ; 8.160      ;
; -6.820 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.060      ; 7.882      ;
; -6.797 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.412     ; 7.387      ;
; -6.654 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                                                                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.417     ; 7.239      ;
; -6.004 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.417     ; 6.589      ;
; -5.997 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.417     ; 6.582      ;
; -5.997 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.417     ; 6.582      ;
; -5.938 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 6.840      ;
; -5.861 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.094     ; 6.769      ;
; -5.850 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.094     ; 6.758      ;
; -5.756 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 1.000        ; -0.074     ; 6.721      ;
; -5.755 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_we_reg       ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 6.715      ;
; -5.755 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.079     ; 6.715      ;
; -5.682 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 6.638      ;
; -5.582 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 6.484      ;
; -5.502 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.054     ; 6.450      ;
; -5.481 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 6.437      ;
; -5.472 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 6.385      ;
; -5.406 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 6.403      ;
; -5.351 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.054     ; 6.299      ;
; -5.341 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.146     ; 6.234      ;
; -5.202 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 6.115      ;
; -5.192 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 6.148      ;
; -5.181 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.005     ; 6.178      ;
; -5.171 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 6.073      ;
; -5.144 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 6.058      ;
; -5.088 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~portb_address_reg0                ; IOP16:IOP16|w_PC_out[6]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; 0.113      ; 6.203      ;
; -5.008 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 5.921      ;
; -4.945 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 5.859      ;
; -4.944 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.160     ; 5.786      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 0.669      ;
; 0.402 ; o_UsrLed~reg0                                         ; o_UsrLed~reg0                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.418 ; Debouncer:debounceReset|dig_counter[0]                ; Debouncer:debounceReset|dig_counter[0]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.684      ;
; 0.458 ; Debouncer:debounceReset|dig_counter[17]               ; Debouncer:debounceReset|pulse200ms                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.724      ;
; 0.467 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.405      ; 1.102      ;
; 0.473 ; Debouncer:debounceReset|dly4                          ; Debouncer:debounceReset|o_PinOut                                                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; Debouncer:debounceReset|dly1                          ; Debouncer:debounceReset|dly2                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.738      ;
; 0.475 ; Debouncer:debounceReset|dly2                          ; Debouncer:debounceReset|dly3                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.740      ;
; 0.478 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.745      ;
; 0.480 ; Debouncer:debounceReset|dly3                          ; Debouncer:debounceReset|dly4                                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.745      ;
; 0.502 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.769      ;
; 0.503 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.770      ;
; 0.503 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.770      ;
; 0.589 ; Debouncer:debounceReset|dig_counter[16]               ; Debouncer:debounceReset|pulse200ms                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.855      ;
; 0.692 ; Debouncer:debounceReset|dig_counter[6]                ; Debouncer:debounceReset|dig_counter[6]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; Debouncer:debounceReset|dig_counter[14]               ; Debouncer:debounceReset|dig_counter[14]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; Debouncer:debounceReset|dig_counter[10]               ; Debouncer:debounceReset|dig_counter[10]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.960      ;
; 0.694 ; Debouncer:debounceReset|dig_counter[4]                ; Debouncer:debounceReset|dig_counter[4]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; Debouncer:debounceReset|dig_counter[2]                ; Debouncer:debounceReset|dig_counter[2]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; Debouncer:debounceReset|dig_counter[7]                ; Debouncer:debounceReset|dig_counter[7]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.962      ;
; 0.698 ; Debouncer:debounceReset|dig_counter[16]               ; Debouncer:debounceReset|dig_counter[16]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; Debouncer:debounceReset|dig_counter[15]               ; Debouncer:debounceReset|dig_counter[15]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; Debouncer:debounceReset|dig_counter[11]               ; Debouncer:debounceReset|dig_counter[11]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; Debouncer:debounceReset|dig_counter[9]                ; Debouncer:debounceReset|dig_counter[9]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; Debouncer:debounceReset|dig_counter[5]                ; Debouncer:debounceReset|dig_counter[5]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; Debouncer:debounceReset|dig_counter[13]               ; Debouncer:debounceReset|dig_counter[13]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.965      ;
; 0.702 ; Debouncer:debounceReset|dig_counter[17]               ; Debouncer:debounceReset|dig_counter[17]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.968      ;
; 0.706 ; Debouncer:debounceReset|dig_counter[8]                ; Debouncer:debounceReset|dig_counter[8]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.972      ;
; 0.707 ; Debouncer:debounceReset|dig_counter[12]               ; Debouncer:debounceReset|dig_counter[12]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.973      ;
; 0.713 ; Debouncer:debounceReset|dig_counter[3]                ; Debouncer:debounceReset|dig_counter[3]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.979      ;
; 0.719 ; Debouncer:debounceReset|dig_counter[1]                ; Debouncer:debounceReset|dig_counter[1]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.985      ;
; 0.720 ; Debouncer:debounceReset|dig_counter[0]                ; Debouncer:debounceReset|dig_counter[1]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.986      ;
; 0.728 ; Debouncer:debounceReset|dly3                          ; Debouncer:debounceReset|o_PinOut                                                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.070      ; 0.993      ;
; 0.739 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.405      ; 1.374      ;
; 0.760 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.027      ;
; 0.780 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.047      ;
; 0.783 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.050      ;
; 0.819 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.086      ;
; 0.884 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]          ; o_UsrLed~reg0                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.151      ;
; 0.905 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.026     ; 1.109      ;
; 0.995 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; -0.097     ; 1.128      ;
; 1.014 ; Debouncer:debounceReset|dig_counter[6]                ; Debouncer:debounceReset|dig_counter[7]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.280      ;
; 1.015 ; Debouncer:debounceReset|dig_counter[14]               ; Debouncer:debounceReset|dig_counter[15]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.281      ;
; 1.015 ; Debouncer:debounceReset|dig_counter[7]                ; Debouncer:debounceReset|dig_counter[8]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.281      ;
; 1.016 ; Debouncer:debounceReset|dig_counter[4]                ; Debouncer:debounceReset|dig_counter[5]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.016 ; Debouncer:debounceReset|dig_counter[0]                ; Debouncer:debounceReset|dig_counter[2]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; Debouncer:debounceReset|dig_counter[9]                ; Debouncer:debounceReset|dig_counter[10]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; Debouncer:debounceReset|dig_counter[5]                ; Debouncer:debounceReset|dig_counter[6]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; Debouncer:debounceReset|dig_counter[15]               ; Debouncer:debounceReset|dig_counter[16]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; Debouncer:debounceReset|dig_counter[11]               ; Debouncer:debounceReset|dig_counter[12]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.283      ;
; 1.018 ; Debouncer:debounceReset|dig_counter[10]               ; Debouncer:debounceReset|dig_counter[11]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; Debouncer:debounceReset|dig_counter[13]               ; Debouncer:debounceReset|dig_counter[14]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; Debouncer:debounceReset|dig_counter[2]                ; Debouncer:debounceReset|dig_counter[3]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
; 1.019 ; Debouncer:debounceReset|dig_counter[1]                ; Debouncer:debounceReset|dig_counter[2]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.285      ;
; 1.022 ; Debouncer:debounceReset|dig_counter[16]               ; Debouncer:debounceReset|dig_counter[17]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.288      ;
; 1.029 ; Debouncer:debounceReset|dig_counter[12]               ; Debouncer:debounceReset|dig_counter[13]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.295      ;
; 1.031 ; Debouncer:debounceReset|dig_counter[3]                ; Debouncer:debounceReset|dig_counter[4]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; Debouncer:debounceReset|dig_counter[8]                ; Debouncer:debounceReset|dig_counter[9]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.068      ; 1.294      ;
; 1.031 ; Debouncer:debounceReset|dig_counter[0]                ; Debouncer:debounceReset|dig_counter[3]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.297      ;
; 1.032 ; Debouncer:debounceReset|dig_counter[5]                ; Debouncer:debounceReset|dig_counter[7]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; Debouncer:debounceReset|dig_counter[9]                ; Debouncer:debounceReset|dig_counter[11]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; Debouncer:debounceReset|dig_counter[15]               ; Debouncer:debounceReset|dig_counter[17]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; Debouncer:debounceReset|dig_counter[11]               ; Debouncer:debounceReset|dig_counter[13]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; Debouncer:debounceReset|dig_counter[13]               ; Debouncer:debounceReset|dig_counter[15]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.299      ;
; 1.033 ; Debouncer:debounceReset|dig_counter[7]                ; Debouncer:debounceReset|dig_counter[9]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.068      ; 1.296      ;
; 1.034 ; Debouncer:debounceReset|dig_counter[1]                ; Debouncer:debounceReset|dig_counter[3]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.300      ;
; 1.047 ; Debouncer:debounceReset|dig_counter[3]                ; Debouncer:debounceReset|dig_counter[5]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.313      ;
; 1.054 ; IOP16:IOP16|w_PC_out[7]                               ; IOP16:IOP16|w_PC_out[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.090      ; 1.339      ;
; 1.073 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.340      ;
; 1.101 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]          ; o_UsrLed~reg0                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.368      ;
; 1.109 ; Debouncer:debounceReset|dig_counter[6]                ; Debouncer:debounceReset|dig_counter[8]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.375      ;
; 1.110 ; Debouncer:debounceReset|dig_counter[14]               ; Debouncer:debounceReset|dig_counter[16]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.376      ;
; 1.111 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.405      ; 1.746      ;
; 1.111 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]          ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.378      ;
; 1.112 ; Debouncer:debounceReset|dig_counter[4]                ; Debouncer:debounceReset|dig_counter[6]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.378      ;
; 1.114 ; Debouncer:debounceReset|dig_counter[10]               ; Debouncer:debounceReset|dig_counter[12]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.380      ;
; 1.116 ; Debouncer:debounceReset|dig_counter[2]                ; Debouncer:debounceReset|dig_counter[4]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.382      ;
; 1.118 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[0]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.593      ; 1.906      ;
; 1.118 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.593      ; 1.906      ;
; 1.118 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.593      ; 1.906      ;
; 1.118 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.593      ; 1.906      ;
; 1.119 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.555      ; 1.869      ;
; 1.120 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.555      ; 1.870      ;
; 1.121 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]          ; o_UsrLed~reg0                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.561      ; 1.878      ;
; 1.122 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.561      ; 1.878      ;
; 1.122 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.561      ; 1.878      ;
; 1.122 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.561      ; 1.878      ;
; 1.122 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.561      ; 1.878      ;
; 1.123 ; Debouncer:debounceReset|dig_counter[12]               ; Debouncer:debounceReset|dig_counter[14]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.389      ;
; 1.124 ; Debouncer:debounceReset|dig_counter[8]                ; Debouncer:debounceReset|dig_counter[10]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.068      ; 1.387      ;
; 1.137 ; Debouncer:debounceReset|dig_counter[14]               ; Debouncer:debounceReset|dig_counter[17]                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.403      ;
; 1.138 ; Debouncer:debounceReset|dig_counter[4]                ; Debouncer:debounceReset|dig_counter[7]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.404      ;
; 1.138 ; Debouncer:debounceReset|dig_counter[0]                ; Debouncer:debounceReset|dig_counter[4]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 1.404      ;
; 1.139 ; Debouncer:debounceReset|dig_counter[6]                ; Debouncer:debounceReset|dig_counter[9]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.068      ; 1.402      ;
+-------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -3.262 ; -230.170          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.171 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -146.982                        ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.262 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.208      ;
; -3.210 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 4.159      ;
; -3.196 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 4.145      ;
; -3.152 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 4.115      ;
; -3.127 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 4.099      ;
; -3.103 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 4.066      ;
; -3.082 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 4.045      ;
; -3.072 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.018      ;
; -3.068 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 4.045      ;
; -3.063 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.009      ;
; -3.061 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 4.010      ;
; -3.060 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.022      ;
; -3.053 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 4.015      ;
; -3.039 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 3.985      ;
; -3.026 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 3.972      ;
; -3.022 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.971      ;
; -3.013 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.976      ;
; -3.010 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 3.960      ;
; -3.000 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.963      ;
; -2.998 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 3.960      ;
; -2.995 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 3.945      ;
; -2.993 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 3.970      ;
; -2.990 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 3.967      ;
; -2.986 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 3.963      ;
; -2.972 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.921      ;
; -2.963 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.912      ;
; -2.956 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.919      ;
; -2.951 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.914      ;
; -2.941 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 3.913      ;
; -2.939 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.888      ;
; -2.932 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.895      ;
; -2.923 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 3.869      ;
; -2.922 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 3.887      ;
; -2.916 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.865      ;
; -2.897 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 3.874      ;
; -2.893 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[8]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 3.851      ;
; -2.890 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 3.867      ;
; -2.884 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.833      ;
; -2.882 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.037     ; 3.832      ;
; -2.877 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.022     ; 3.842      ;
; -2.872 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.820      ;
; -2.838 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.036     ; 3.789      ;
; -2.828 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[6]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 3.786      ;
; -2.822 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 3.763      ;
; -2.820 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 3.591      ;
; -2.812 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.219     ; 3.580      ;
; -2.812 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.219     ; 3.580      ;
; -2.812 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.219     ; 3.580      ;
; -2.807 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.038     ; 3.756      ;
; -2.797 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.760      ;
; -2.794 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 3.740      ;
; -2.784 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 3.746      ;
; -2.780 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.728      ;
; -2.760 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[7]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 3.718      ;
; -2.753 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[4]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; -0.020     ; 3.720      ;
; -2.748 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 3.720      ;
; -2.746 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.025     ; 3.708      ;
; -2.730 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.039     ; 3.678      ;
; -2.713 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 3.484      ;
; -2.706 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.216     ; 3.477      ;
; -2.691 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[5]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 3.649      ;
; -2.689 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.652      ;
; -2.686 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[2]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; -0.020     ; 3.653      ;
; -2.682 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 3.640      ;
; -2.682 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 3.640      ;
; -2.675 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.217     ; 3.445      ;
; -2.638 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.024     ; 3.601      ;
; -2.632 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[1]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; -0.020     ; 3.599      ;
; -2.624 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.010     ; 3.601      ;
; -2.622 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[3]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; -0.029     ; 3.580      ;
; -2.603 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.015     ; 3.575      ;
; -2.464 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|w_PC_out[0]                                                                                                       ; i_clk        ; i_clk       ; 1.000        ; -0.020     ; 3.431      ;
; -2.426 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.217     ; 3.196      ;
; -2.381 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; o_UsrLed~reg0                                                                                                                 ; i_clk        ; i_clk       ; 1.000        ; -0.218     ; 3.150      ;
; -2.147 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 3.086      ;
; -2.111 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.218     ; 2.880      ;
; -2.095 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 3.037      ;
; -2.094 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 3.036      ;
; -2.092 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.218     ; 2.861      ;
; -2.092 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                         ; i_clk        ; i_clk       ; 1.000        ; -0.218     ; 2.861      ;
; -2.000 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_we_reg       ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 2.961      ;
; -2.000 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 2.961      ;
; -1.998 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_datain_reg0  ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 2.962      ;
; -1.988 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 2.944      ;
; -1.970 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 2.909      ;
; -1.958 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 2.913      ;
; -1.898 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 2.854      ;
; -1.895 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 2.838      ;
; -1.888 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.017     ; 2.858      ;
; -1.883 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.032     ; 2.838      ;
; -1.836 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.031     ; 2.792      ;
; -1.782 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.017     ; 2.752      ;
; -1.780 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 2.719      ;
; -1.780 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 2.723      ;
; -1.757 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 2.698      ;
; -1.755 ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~portb_address_reg0 ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 2.684      ;
; -1.749 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 2.692      ;
; -1.711 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.068     ; 2.630      ;
; -1.699 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.054     ; 2.632      ;
; -1.692 ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                    ; i_clk        ; i_clk       ; 1.000        ; -0.030     ; 2.649      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.171 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                ; i_clk        ; i_clk       ; 0.000        ; 0.214      ; 0.489      ;
; 0.179 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; o_UsrLed~reg0                                         ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; Debouncer:debounceReset|dig_counter[0]                ; Debouncer:debounceReset|dig_counter[0]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Debouncer:debounceReset|dly4                          ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; Debouncer:debounceReset|dly1                          ; Debouncer:debounceReset|dly2                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; Debouncer:debounceReset|dly2                          ; Debouncer:debounceReset|dly3                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.316      ;
; 0.200 ; Debouncer:debounceReset|dly3                          ; Debouncer:debounceReset|dly4                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.319      ;
; 0.203 ; Debouncer:debounceReset|dig_counter[17]               ; Debouncer:debounceReset|pulse200ms                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.322      ;
; 0.211 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.331      ;
; 0.224 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.344      ;
; 0.224 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.344      ;
; 0.225 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.345      ;
; 0.257 ; Debouncer:debounceReset|dig_counter[16]               ; Debouncer:debounceReset|pulse200ms                                                                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.376      ;
; 0.297 ; Debouncer:debounceReset|dig_counter[6]                ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; Debouncer:debounceReset|dig_counter[7]                ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Debouncer:debounceReset|dig_counter[4]                ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; Debouncer:debounceReset|dig_counter[14]               ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; Debouncer:debounceReset|dig_counter[10]               ; Debouncer:debounceReset|dig_counter[10]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; Debouncer:debounceReset|dig_counter[2]                ; Debouncer:debounceReset|dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|dig_counter[9]                ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; Debouncer:debounceReset|dig_counter[5]                ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; Debouncer:debounceReset|dig_counter[17]               ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; Debouncer:debounceReset|dig_counter[16]               ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; Debouncer:debounceReset|dig_counter[15]               ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; Debouncer:debounceReset|dig_counter[11]               ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; Debouncer:debounceReset|dig_counter[13]               ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.421      ;
; 0.304 ; Debouncer:debounceReset|dig_counter[8]                ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; Debouncer:debounceReset|dig_counter[1]                ; Debouncer:debounceReset|dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; Debouncer:debounceReset|dig_counter[12]               ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; Debouncer:debounceReset|dig_counter[0]                ; Debouncer:debounceReset|dig_counter[1]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; Debouncer:debounceReset|dig_counter[3]                ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.427      ;
; 0.313 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                ; i_clk        ; i_clk       ; 0.000        ; 0.214      ; 0.631      ;
; 0.314 ; Debouncer:debounceReset|dly3                          ; Debouncer:debounceReset|o_PinOut                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.433      ;
; 0.335 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.455      ;
; 0.342 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.462      ;
; 0.345 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]          ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.465      ;
; 0.363 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[1] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.483      ;
; 0.365 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                ; i_clk        ; i_clk       ; 0.000        ; 0.030      ; 0.499      ;
; 0.378 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[1]          ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.498      ;
; 0.409 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[0] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~portb_address_reg0                ; i_clk        ; i_clk       ; 0.000        ; -0.011     ; 0.502      ;
; 0.446 ; Debouncer:debounceReset|dig_counter[6]                ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; Debouncer:debounceReset|dig_counter[4]                ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; Debouncer:debounceReset|dig_counter[14]               ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; Debouncer:debounceReset|dig_counter[10]               ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; Debouncer:debounceReset|dig_counter[2]                ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.568      ;
; 0.450 ; Debouncer:debounceReset|dig_counter[16]               ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.569      ;
; 0.453 ; IOP16:IOP16|w_PC_out[7]                               ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.581      ;
; 0.455 ; Debouncer:debounceReset|dig_counter[12]               ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; Debouncer:debounceReset|dig_counter[8]                ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.573      ;
; 0.456 ; Debouncer:debounceReset|dig_counter[7]                ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; Debouncer:debounceReset|dig_counter[5]                ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; Debouncer:debounceReset|dig_counter[9]                ; Debouncer:debounceReset|dig_counter[10]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; Debouncer:debounceReset|dig_counter[0]                ; Debouncer:debounceReset|dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; Debouncer:debounceReset|dig_counter[1]                ; Debouncer:debounceReset|dig_counter[2]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; Debouncer:debounceReset|dig_counter[15]               ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; Debouncer:debounceReset|dig_counter[11]               ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; Debouncer:debounceReset|dig_counter[13]               ; Debouncer:debounceReset|dig_counter[14]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; Debouncer:debounceReset|dig_counter[5]                ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Debouncer:debounceReset|dig_counter[9]                ; Debouncer:debounceReset|dig_counter[11]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.580      ;
; 0.461 ; Debouncer:debounceReset|dig_counter[0]                ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Debouncer:debounceReset|dig_counter[1]                ; Debouncer:debounceReset|dig_counter[3]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[3]                                                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; Debouncer:debounceReset|dig_counter[15]               ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; Debouncer:debounceReset|dig_counter[11]               ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; Debouncer:debounceReset|dig_counter[7]                ; Debouncer:debounceReset|dig_counter[9]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.033      ; 0.579      ;
; 0.463 ; Debouncer:debounceReset|dig_counter[13]               ; Debouncer:debounceReset|dig_counter[15]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.582      ;
; 0.465 ; Debouncer:debounceReset|dig_counter[3]                ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; Debouncer:debounceReset|dig_counter[3]                ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.588      ;
; 0.477 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[0]          ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.597      ;
; 0.478 ; IOP16:IOP16|w_PC_out[0]                               ; IOP16:IOP16|IOP_ROM:\GEN_512W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_7634:auto_generated|ram_block1a0~porta_address_reg0 ; i_clk        ; i_clk       ; 0.000        ; 0.020      ; 0.602      ;
; 0.489 ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|r_wr_index[2] ; IOP16:IOP16|lifo:\GEN_STACK_DEEPER:lifo|altsyncram:r_mem_rtl_0|altsyncram_2pd1:auto_generated|ram_block1a0~porta_address_reg0                ; i_clk        ; i_clk       ; 0.000        ; 0.214      ; 0.807      ;
; 0.491 ; IOP16:IOP16|GrayCounter:greyLow|Currstate[2]          ; o_UsrLed~reg0                                                                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.611      ;
; 0.502 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[0]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.260      ; 0.846      ;
; 0.502 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[1]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.260      ; 0.846      ;
; 0.502 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[2]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.260      ; 0.846      ;
; 0.502 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[4]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.260      ; 0.846      ;
; 0.502 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.250      ; 0.836      ;
; 0.503 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[3]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.250      ; 0.837      ;
; 0.503 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[5]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.250      ; 0.837      ;
; 0.503 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[6]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.250      ; 0.837      ;
; 0.503 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[7]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.250      ; 0.837      ;
; 0.503 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.250      ; 0.837      ;
; 0.504 ; Debouncer:debounceReset|o_PinOut                      ; IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.250      ; 0.838      ;
; 0.508 ; IOP16:IOP16|w_PC_out[8]                               ; IOP16:IOP16|w_PC_out[8]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.636      ;
; 0.509 ; Debouncer:debounceReset|dig_counter[6]                ; Debouncer:debounceReset|dig_counter[8]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; Debouncer:debounceReset|dig_counter[4]                ; Debouncer:debounceReset|dig_counter[6]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; IOP16:IOP16|w_PC_out[6]                               ; IOP16:IOP16|w_PC_out[6]                                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.044      ; 0.639      ;
; 0.511 ; Debouncer:debounceReset|dig_counter[14]               ; Debouncer:debounceReset|dig_counter[16]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.630      ;
; 0.511 ; Debouncer:debounceReset|dig_counter[10]               ; Debouncer:debounceReset|dig_counter[12]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.630      ;
; 0.511 ; Debouncer:debounceReset|dig_counter[2]                ; Debouncer:debounceReset|dig_counter[4]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.631      ;
; 0.513 ; Debouncer:debounceReset|dig_counter[4]                ; Debouncer:debounceReset|dig_counter[7]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; Debouncer:debounceReset|dig_counter[14]               ; Debouncer:debounceReset|dig_counter[17]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.633      ;
; 0.514 ; Debouncer:debounceReset|dig_counter[10]               ; Debouncer:debounceReset|dig_counter[13]                                                                                                      ; i_clk        ; i_clk       ; 0.000        ; 0.035      ; 0.633      ;
; 0.514 ; Debouncer:debounceReset|dig_counter[2]                ; Debouncer:debounceReset|dig_counter[5]                                                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.634      ;
+-------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 3 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.586 ns




+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.182   ; 0.171 ; N/A      ; N/A     ; -3.201              ;
;  i_clk           ; -9.182   ; 0.171 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -701.227 ; 0.0   ; 0.0      ; 0.0     ; -175.14             ;
;  i_clk           ; -701.227 ; 0.000 ; N/A      ; N/A     ; -175.140            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_key1                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_n_reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_UsrLed      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 6989     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 6989     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_key1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_n_reset  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_UsrLed    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Jun 22 17:31:55 2021
Info: Command: quartus_sta TestIOP16B -c ANSITerm1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ANSITerm1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.182            -701.227 i_clk 
Info (332146): Worst-case hold slack is 0.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.434               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -175.140 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.522
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.522            -644.572 i_clk 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -175.140 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.262            -230.170 i_clk 
Info (332146): Worst-case hold slack is 0.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.171               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -146.982 i_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.586 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4765 megabytes
    Info: Processing ended: Tue Jun 22 17:31:58 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


