module wideexpr_00062(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 2'b11;
  assign y1 = 3'b110;
  assign y2 = (5'sb00001)>>>(s7);
  assign y3 = (+($signed(u1)))^((3'sb000)^~((2'sb00)&(((ctrl[2]?(3'sb101)<<<((ctrl[5]?(2'sb00)<<(s5):(4'sb0011)-(4'sb1011))):(ctrl[2]?6'sb001100:(ctrl[5]?$signed(3'sb011):s4))))<<<(3'sb011))));
  assign y4 = s2;
  assign y5 = $signed(3'sb011);
  assign y6 = -((ctrl[6]?(s3)>(($signed(~|(3'sb111)))>=(-(((ctrl[2]?(ctrl[4]?-(1'sb1):s1):$signed((s0)>(3'sb010))))^(1'sb0)))):1'sb1));
  assign y7 = &((1'b0)&(3'sb100));
endmodule
