digraph "CFG for '_Z15MSELossBackpropPfS_S_S_i' function" {
	label="CFG for '_Z15MSELossBackpropPfS_S_S_i' function";

	Node0x6021680 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = icmp slt i32 %14, %4\l  br i1 %15, label %16, label %42\l|{<s0>T|<s1>F}}"];
	Node0x6021680:s0 -> Node0x6023540;
	Node0x6021680:s1 -> Node0x60235d0;
	Node0x6023540 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%16:\l16:                                               \l  %17 = sext i32 %14 to i64\l  %18 = getelementptr inbounds float, float addrspace(1)* %3, i64 %17\l  %19 = load float, float addrspace(1)* %18, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %20 = fcmp contract oeq float %19, -1.000000e+00\l  br i1 %20, label %21, label %30\l|{<s0>T|<s1>F}}"];
	Node0x6023540:s0 -> Node0x6024ba0;
	Node0x6023540:s1 -> Node0x6024c30;
	Node0x6024ba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%21:\l21:                                               \l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %17\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = getelementptr inbounds float, float addrspace(1)* %2, i64 %17\l  %25 = load float, float addrspace(1)* %24, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %26 = fsub contract float %23, %25\l  %27 = fpext float %26 to double\l  %28 = fmul contract double %27, 5.000000e-02\l  %29 = fptrunc double %28 to float\l  br label %39\l}"];
	Node0x6024ba0 -> Node0x6025820;
	Node0x6024c30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#efcebd70",label="{%30:\l30:                                               \l  %31 = fcmp contract oeq float %19, 1.000000e+00\l  br i1 %31, label %32, label %39\l|{<s0>T|<s1>F}}"];
	Node0x6024c30:s0 -> Node0x60259b0;
	Node0x6024c30:s1 -> Node0x6025820;
	Node0x60259b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dbdcde70",label="{%32:\l32:                                               \l  %33 = getelementptr inbounds float, float addrspace(1)* %1, i64 %17\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %35 = getelementptr inbounds float, float addrspace(1)* %2, i64 %17\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %37 = fsub contract float %34, %36\l  %38 = fmul contract float %37, 5.000000e+00\l  br label %39\l}"];
	Node0x60259b0 -> Node0x6025820;
	Node0x6025820 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8765c70",label="{%39:\l39:                                               \l  %40 = phi float [ %29, %21 ], [ %38, %32 ], [ 0.000000e+00, %30 ]\l  %41 = getelementptr inbounds float, float addrspace(1)* %0, i64 %17\l  store float %40, float addrspace(1)* %41, align 4, !tbaa !7\l  br label %42\l}"];
	Node0x6025820 -> Node0x60235d0;
	Node0x60235d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%42:\l42:                                               \l  ret void\l}"];
}
