
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005830                       # Number of seconds simulated
sim_ticks                                  5829611500                       # Number of ticks simulated
final_tick                                 5829611500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167624                       # Simulator instruction rate (inst/s)
host_op_rate                                   167732                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30525775                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656676                       # Number of bytes of host memory used
host_seconds                                   190.97                       # Real time elapsed on the host
sim_insts                                    32011790                       # Number of instructions simulated
sim_ops                                      32032382                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          33728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          80512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          66048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       266624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             448064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        33728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34880                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         4166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7001                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           5785634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          13810869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            197612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          11329743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      45736152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              76860010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      5785634                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       197612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5983246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          5785634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         13810869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           197612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         11329743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     45736152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             76860010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7001                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7001                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 448064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  448064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5829572500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7001                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.315708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.959494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.958517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          966     50.08%     50.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          635     32.92%     83.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21      1.09%     84.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      0.62%     84.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      0.62%     85.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.47%     85.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.31%     86.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.36%     86.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          261     13.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1929                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     84038178                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               215306928                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35005000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12003.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30753.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        76.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     76.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5062                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     832677.12                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7749000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4228125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29133000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            380402880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2658446370                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1162654500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             4242613875                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            728.423887                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1917828181                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     194480000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3713890819                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6781320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3700125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                25006800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            380402880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2656028430                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1164775500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             4236695055                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            727.407671                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1921957713                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     194480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3710029787                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                1118640                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1116423                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             9774                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1113388                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                1112636                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.932458                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    729                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  33                       # Number of system calls
system.cpu0.numCycles                        11659224                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             21233                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      16566238                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    1118640                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1113365                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     11586601                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  19615                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 404                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          621                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  4439783                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  360                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          11618775                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.427147                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.258386                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 3692652     31.78%     31.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 3355750     28.88%     60.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  485173      4.18%     64.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4085200     35.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            11618775                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.095945                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.420870                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                 1285816                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              4779585                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                  3558852                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1985043                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  9479                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 886                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  342                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              16309061                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                43097                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  9479                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 2436886                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                2109786                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6626                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  4168213                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              2887785                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              16262917                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                17185                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents              2154631                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   392                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 14563                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           21474587                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             80187259                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        27037832                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             21380405                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   94182                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               103                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           103                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  4848812                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             4256999                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              94940                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              246                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             117                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  16243183                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                239                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 16228327                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             5266                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          58329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       185173                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            51                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     11618775                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.396733                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.070409                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            2407673     20.72%     20.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            4629771     39.85%     60.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            2567395     22.10%     82.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1592306     13.70%     96.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             421302      3.63%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                328      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       11618775                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 427086     18.18%     18.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                237082     10.09%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     28.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1677089     71.40%     99.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7567      0.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              8703499     53.63%     53.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3178782     19.59%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             4251588     26.20%     99.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              94455      0.58%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              16228327                       # Type of FU issued
system.cpu0.iq.rate                          1.391887                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    2348824                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.144736                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          46429442                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         16301742                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     16201478                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 77                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              18577102                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             109                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        26579                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          913                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          220                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  9479                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2036                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  407                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           16243437                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              4256999                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               94940                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                99                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   84                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            20                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          8540                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          967                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                9507                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             16208951                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              4238362                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            19376                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                     4332641                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1093693                       # Number of branches executed
system.cpu0.iew.exec_stores                     94279                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.390226                       # Inst execution rate
system.cpu0.iew.wb_sent                      16201621                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     16201506                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 11119215                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 14813215                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.389587                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.750628                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          42672                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             9446                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     11608796                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.394209                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.005058                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      5358110     46.16%     46.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      2761803     23.79%     69.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1345205     11.59%     81.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       760214      6.55%     88.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        11994      0.10%     88.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       787910      6.79%     94.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        35118      0.30%     95.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       133532      1.15%     96.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       414910      3.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     11608796                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            16173138                       # Number of instructions committed
system.cpu0.commit.committedOps              16185093                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       4324447                       # Number of memory references committed
system.cpu0.commit.loads                      4230420                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                   1093122                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 15092466                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 286                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         8682121     53.64%     53.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        3178522     19.64%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4230420     26.14%     99.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         94027      0.58%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         16185093                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               414910                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    27421403                       # The number of ROB reads
system.cpu0.rob.rob_writes                   32465512                       # The number of ROB writes
system.cpu0.timesIdled                            428                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          40449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   16173138                       # Number of Instructions Simulated
system.cpu0.committedOps                     16185093                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.720901                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.720901                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.387154                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.387154                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                26947211                       # number of integer regfile reads
system.cpu0.int_regfile_writes               14970208                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 61319899                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 6426699                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                4335059                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements          1071095                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1017.908195                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2154008                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1072119                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.009113                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         52773500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1017.908195                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.994051                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994051                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          227                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          797                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          9736396                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         9736396                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      2104829                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2104829                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        49058                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         49058                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2153887                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2153887                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2153889                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2153889                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2133284                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2133284                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        44855                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        44855                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2178139                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2178139                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2178139                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2178139                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  19764482265                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  19764482265                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    567386389                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    567386389                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       169000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       169000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  20331868654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20331868654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  20331868654                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20331868654                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      4238113                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4238113                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        93913                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        93913                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      4332026                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4332026                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      4332028                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4332028                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.503357                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.503357                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.477623                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.477623                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.502799                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.502799                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.502799                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.502799                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data  9264.815311                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  9264.815311                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 12649.345424                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 12649.345424                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        42250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        42250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data  9334.513846                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  9334.513846                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data  9334.513846                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  9334.513846                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        18958                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2027                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     5.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     9.352738                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       539656                       # number of writebacks
system.cpu0.dcache.writebacks::total           539656                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data      1073608                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1073608                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        32406                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        32406                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      1106014                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1106014                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      1106014                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1106014                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      1059676                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1059676                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        12449                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        12449                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      1072125                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1072125                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      1072125                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1072125                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   8125868380                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8125868380                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    182135570                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    182135570                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       162000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       162000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   8308003950                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8308003950                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   8308003950                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8308003950                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.250035                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.250035                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.132559                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.132559                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.247488                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.247488                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.247488                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.247488                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data  7668.257449                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  7668.257449                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 14630.538196                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14630.538196                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        40500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        40500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data  7749.100105                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  7749.100105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data  7749.100105                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  7749.100105                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              257                       # number of replacements
system.cpu0.icache.tags.tagsinuse          355.422299                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4438998                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              639                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6946.788732                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   355.422299                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.694184                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.694184                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          313                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          8880195                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         8880195                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      4438998                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4438998                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      4438998                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4438998                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      4438998                       # number of overall hits
system.cpu0.icache.overall_hits::total        4438998                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          780                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          780                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          780                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           780                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          780                       # number of overall misses
system.cpu0.icache.overall_misses::total          780                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     45592730                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     45592730                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     45592730                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     45592730                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     45592730                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     45592730                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      4439778                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4439778                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      4439778                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4439778                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      4439778                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4439778                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000176                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000176                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000176                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000176                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000176                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 58452.217949                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58452.217949                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 58452.217949                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58452.217949                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 58452.217949                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58452.217949                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        16475                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              181                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    91.022099                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    31.500000                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          139                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          139                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          139                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          641                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          641                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          641                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          641                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          641                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          641                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     38591744                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38591744                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     38591744                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38591744                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     38591744                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38591744                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000144                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000144                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000144                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000144                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 60205.528861                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60205.528861                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 60205.528861                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60205.528861                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 60205.528861                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60205.528861                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                1081221                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          1080911                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             8416                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1079471                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                1079373                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.990921                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    109                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        11423750                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              7094                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      16210596                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    1081221                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1079482                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     11406592                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  16863                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          187                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  4331456                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   21                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          11422354                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.420032                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.259178                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 3661789     32.06%     32.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3303192     28.92%     60.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  455202      3.99%     64.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4002171     35.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            11422354                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.094647                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.419026                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 1278411                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              4749566                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                  3401675                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1984300                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  8402                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 123                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              15957625                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                38272                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  8402                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 2433449                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                2105228                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1051                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  4009852                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              2864372                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              15915703                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                15529                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents              2135548                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   609                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands           21165977                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             78526902                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        26492465                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             21081942                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   84024                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                16                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            16                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  4844176                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             4253946                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              25281                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              112                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              49                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  15897345                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 39                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 15885139                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             4865                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          50095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       167554                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     11422354                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.390706                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.065494                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            2370716     20.76%     20.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            4574626     40.05%     60.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2517121     22.04%     82.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1563688     13.69%     96.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             395808      3.47%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                395      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       11422354                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 425100     17.96%     17.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                238846     10.09%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1697152     71.70%     99.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5965      0.25%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              8465331     53.29%     53.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3145731     19.80%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4248890     26.75%     99.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              25187      0.16%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              15885139                       # Type of FU issued
system.cpu1.iq.rate                          1.390536                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    2367063                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.149011                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          45564557                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         15947480                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     15860550                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              18252202                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              65                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        25021                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          150                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  8402                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   1870                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                  171                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           15897387                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              4253946                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               25281                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                16                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          8269                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          120                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                8389                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             15867670                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              4236160                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            17466                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                     4261329                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1059509                       # Number of branches executed
system.cpu1.iew.exec_stores                     25169                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.389007                       # Inst execution rate
system.cpu1.iew.wb_sent                      15860572                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     15860550                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 10951759                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 14581407                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.388384                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.751077                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          36143                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             8387                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     11413890                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.388421                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.002758                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      5268675     46.16%     46.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2760620     24.19%     70.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1274966     11.17%     81.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       755735      6.62%     88.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        11182      0.10%     88.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       792680      6.94%     95.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         3491      0.03%     95.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       131870      1.16%     96.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       414671      3.63%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     11413890                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            15838652                       # Number of instructions committed
system.cpu1.commit.committedOps              15847289                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       4254056                       # Number of memory references committed
system.cpu1.commit.loads                      4228925                       # Number of loads committed
system.cpu1.commit.membars                         22                       # Number of memory barriers committed
system.cpu1.commit.branches                   1059460                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 14787907                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  50                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8447502     53.31%     53.31% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        3145731     19.85%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4228925     26.69%     99.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         25131      0.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         15847289                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               414671                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    26882482                       # The number of ROB reads
system.cpu1.rob.rob_writes                   31775340                       # The number of ROB writes
system.cpu1.timesIdled                             19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      235473                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   15838652                       # Number of Instructions Simulated
system.cpu1.committedOps                     15847289                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.721258                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.721258                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.386467                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.386467                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                26410890                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14764181                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 60290193                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 6331147                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                4275132                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements          1066125                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          996.071993                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2111787                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1067148                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.978907                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        202290000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   996.071993                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.972727                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972727                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          835                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          9589574                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         9589574                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2103057                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2103057                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         8722                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          8722                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2111779                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2111779                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2111780                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2111780                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      2133021                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2133021                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        16403                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16403                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      2149424                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2149424                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      2149425                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2149425                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  19741101547                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19741101547                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    304895008                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    304895008                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        22000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        22000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  20045996555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20045996555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  20045996555                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20045996555                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4236078                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4236078                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        25125                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        25125                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4261203                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4261203                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4261205                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4261205                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.503537                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.503537                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.652856                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.652856                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.504417                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.504417                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.504417                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.504417                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  9254.996339                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9254.996339                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 18587.758825                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 18587.758825                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  7333.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7333.333333                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  9326.217887                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  9326.217887                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  9326.213548                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9326.213548                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       549718                       # number of writebacks
system.cpu1.dcache.writebacks::total           549718                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data      1074071                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1074071                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         8203                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8203                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data      1082274                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1082274                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data      1082274                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1082274                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      1058950                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1058950                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         8200                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         8200                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data      1067150                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1067150                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data      1067151                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1067151                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   8112261514                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8112261514                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    138711496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    138711496                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        17500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        17500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   8250973010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8250973010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   8250980510                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8250980510                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.249984                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.249984                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.326368                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.326368                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.250434                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.250434                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.250434                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.250434                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  7660.665295                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  7660.665295                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 16916.036098                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16916.036098                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  5833.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5833.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  7731.783732                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7731.783732                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  7731.783515                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  7731.783515                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           42.131496                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4331399                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         80211.092593                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    42.131496                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.082288                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.082288                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8662966                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8662966                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      4331399                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4331399                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      4331399                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4331399                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      4331399                       # number of overall hits
system.cpu1.icache.overall_hits::total        4331399                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      1958240                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1958240                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      1958240                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1958240                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      1958240                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1958240                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      4331456                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4331456                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      4331456                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4331456                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      4331456                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4331456                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 34355.087719                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34355.087719                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 34355.087719                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34355.087719                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 34355.087719                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34355.087719                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          743                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.380952                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           54                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           54                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      1742004                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1742004                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      1742004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1742004                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      1742004                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1742004                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 32259.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32259.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 32259.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32259.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 32259.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32259.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued           517047                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1199074                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit               393175                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5898910                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5781.536659                       # Cycle average of tags in use
system.l2.tags.total_refs                     2157039                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6960                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    309.919397                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5136.226017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       482.565187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        97.902823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        13.717798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.065342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    50.059493                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.156745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.014727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.001528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.176438                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6903                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6487                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001740                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.210663                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17473637                       # Number of tag accesses
system.l2.tags.data_accesses                 17473637                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 108                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              527681                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              542227                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1070046                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1089374                       # number of Writeback hits
system.l2.Writeback_hits::total               1089374                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data             11286                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              7167                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18453                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  108                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               538967                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               549394                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1088499                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 108                       # number of overall hits
system.l2.overall_hits::cpu0.data              538967                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  30                       # number of overall hits
system.l2.overall_hits::cpu1.data              549394                       # number of overall hits
system.l2.overall_hits::total                 1088499                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               533                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               128                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   688                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1159                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2188                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                533                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1287                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1032                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2876                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               533                       # number of overall misses
system.l2.overall_misses::cpu0.data              1287                       # number of overall misses
system.l2.overall_misses::cpu1.inst                24                       # number of overall misses
system.l2.overall_misses::cpu1.data              1032                       # number of overall misses
system.l2.overall_misses::total                  2876                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     37564000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9493500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1517500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       238250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        48813250                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        69997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        69997                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     90382786                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     78586500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     168969286                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     37564000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     99876286                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1517500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     78824750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        217782536                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     37564000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     99876286                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1517500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     78824750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       217782536                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             641                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          527809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          542230                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1070734                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1089374                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1089374                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         12445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          8196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20641                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              641                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           540254                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           550426                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1091375                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             641                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          540254                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          550426                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1091375                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.831513                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.000243                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.444444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000006                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000643                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.093130                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.125549                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.106003                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.831513                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.002382                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.444444                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.001875                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002635                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.831513                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.002382                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.444444                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.001875                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002635                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 70476.547842                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 74167.968750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 63229.166667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 79416.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 70949.491279                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 17499.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17499.250000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 77983.421915                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 76371.720117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77225.450640                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 70476.547842                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 77603.951826                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 63229.166667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 76380.571705                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75724.108484                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 70476.547842                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 77603.951826                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 63229.166667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 76380.571705                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75724.108484                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 25                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu0.data           14                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               14                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  39                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 39                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          528                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              663                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher         4182                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           4182                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2174                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1032                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2837                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         4182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7019                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     32952000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7709750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1070500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       212250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41944500                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    236342909                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    236342909                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        55504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        55504                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     78639751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     69871500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    148511251                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     32952000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     86349501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1070500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     70083750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    190455751                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     32952000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     86349501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1070500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     70083750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    236342909                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    426798660                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.823713                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.000216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.333333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000006                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000619                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.092005                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.125549                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.105324                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.823713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.002330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.001875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.002599                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.823713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.002330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.001875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006431                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 62409.090909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 67629.385965                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 59472.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        70750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 63264.705882                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 56514.325442                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 56514.325442                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        13876                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13876                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 68681.005240                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 67902.332362                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68312.442962                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 62409.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 68585.783161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 59472.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 67910.610465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67132.799084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 62409.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 68585.783161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 59472.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 67910.610465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 56514.325442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60806.191765                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4828                       # Transaction distribution
system.membus.trans_dist::ReadResp               4827                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2173                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2173                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       448000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  448000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                4                       # Total snoops (count)
system.membus.snoop_fanout::samples              7010                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7010    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7010                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9757778                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36928588                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2119328                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2119326                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1089374                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             4697                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20643                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20643                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2152045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2167299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4320732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        40896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     69114240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     70409216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              139567808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1053297                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3234051                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            3.001452                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038082                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                3229354     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   4697      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3234051                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2704051499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             46.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1064995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1610479548                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            27.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             86493                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1602793990                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            27.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
