/* File autogenerated with svd2groov_multi */
#pragma once

#include <groov/groov.hpp>

#include <stm32/common/access.hpp>

namespace stm32::registers {

// ADAVANCETIM peripheral register templates
// Total unique registers: 19

// adavancetim_af1_v1: AF1 (version 1)
// Used by: TIM1.AF1@stm32wl5xcm0p, TIM1.AF1@stm32wl5xcm4, TIM1.AF1@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_af1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint16_t, 31, 18, access::ro>,
             groov::field<"resetrsel", std::uint8_t, 17, 14>,
             groov::field<"reserved1", std::uint8_t, 13, 12, access::ro>,
             groov::field<"bkcmp2p", bool, 11, 11>,
             groov::field<"bkcmp1p", bool, 10, 10>,
             groov::field<"bkinp", bool, 9, 9>,
             groov::field<"reserved0", std::uint8_t, 8, 3, access::ro>,
             groov::field<"bkcmp2e", bool, 2, 2>,
             groov::field<"bkcmp1e", bool, 1, 1>,
             groov::field<"bkine", bool, 0, 0>>;

// adavancetim_af2_v1: AF2 (version 1)
// Used by: TIM1.AF2@stm32wl5xcm0p, TIM1.AF2@stm32wl5xcm4, TIM1.AF2@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_af2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 12, access::ro>,
             groov::field<"bk2cmp2p", bool, 11, 11>,
             groov::field<"bk2cmp1p", bool, 10, 10>,
             groov::field<"bk2inp", bool, 9, 9>,
             groov::field<"reserved0", std::uint8_t, 8, 3, access::ro>,
             groov::field<"bk2cmp2e", bool, 2, 2>,
             groov::field<"bk2cmp1e", bool, 1, 1>,
             groov::field<"bk2ine", bool, 0, 0>>;

// adavancetim_bdtr_v1: BDTR (version 1)
// Used by: TIM1.BDTR@stm32wl5xcm0p, TIM1.BDTR@stm32wl5xcm4, TIM1.BDTR@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_bdtr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint8_t, 31, 30, access::ro>,
             groov::field<"bk2bid", bool, 29, 29>,
             groov::field<"bkbid", bool, 28, 28>,
             groov::field<"bk2dsrm", bool, 27, 27>,
             groov::field<"bkdsrm", bool, 26, 26>,
             groov::field<"bk2p", bool, 25, 25>,
             groov::field<"bk2e", bool, 24, 24>,
             groov::field<"bk2f", std::uint8_t, 23, 20>,
             groov::field<"bkf", std::uint8_t, 19, 16>,
             groov::field<"moe", bool, 15, 15>,
             groov::field<"aoe", bool, 14, 14>,
             groov::field<"bkp", bool, 13, 13>,
             groov::field<"bke", bool, 12, 12>,
             groov::field<"ossr", bool, 11, 11>,
             groov::field<"ossi", bool, 10, 10>,
             groov::field<"lock", std::uint8_t, 9, 8>,
             groov::field<"dt", std::uint8_t, 7, 0>>;

// adavancetim_ccer_v1: CCER (version 1)
// Used by: TIM1.CCER@stm32wl5xcm0p, TIM1.CCER@stm32wl5xcm4, TIM1.CCER@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_ccer_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint16_t, 31, 22, access::ro>,
             groov::field<"cc6p", bool, 21, 21>,
             groov::field<"cc6e", bool, 20, 20>,
             groov::field<"reserved1", std::uint8_t, 19, 18, access::ro>,
             groov::field<"cc5p", bool, 17, 17>,
             groov::field<"cc5e", bool, 16, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 14, access::ro>,
             groov::field<"cc4p", bool, 13, 13>,
             groov::field<"cc4e", bool, 12, 12>,
             groov::field<"cc3np", bool, 11, 11>,
             groov::field<"cc3ne", bool, 10, 10>,
             groov::field<"cc3p", bool, 9, 9>,
             groov::field<"cc3e", bool, 8, 8>,
             groov::field<"cc2np", bool, 7, 7>,
             groov::field<"cc2ne", bool, 6, 6>,
             groov::field<"cc2p", bool, 5, 5>,
             groov::field<"cc2e", bool, 4, 4>,
             groov::field<"cc1np", bool, 3, 3>,
             groov::field<"cc1ne", bool, 2, 2>,
             groov::field<"cc1p", bool, 1, 1>,
             groov::field<"cc1e", bool, 0, 0>>;

// adavancetim_ccmr3outputcomparemode_v1: CCMR3OUTPUTCOMPAREMODE (version 1)
// Used by: TIM1.CCMR3OutputComparemode@stm32wl5xcm0p, TIM1.CCMR3OutputComparemode@stm32wl5xcm4, TIM1.CCMR3OutputComparemode@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_ccmr3outputcomparemode_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved3", std::uint8_t, 31, 25, access::ro>,
             groov::field<"oc6m_3", bool, 24, 24>,
             groov::field<"reserved2", std::uint8_t, 23, 17, access::ro>,
             groov::field<"oc5m_3", bool, 16, 16>,
             groov::field<"oc6ce", bool, 15, 15>,
             groov::field<"oc6m", std::uint8_t, 14, 12>,
             groov::field<"oc6pe", bool, 11, 11>,
             groov::field<"oc6fe", bool, 10, 10>,
             groov::field<"reserved1", std::uint8_t, 9, 8, access::ro>,
             groov::field<"oc5ce", bool, 7, 7>,
             groov::field<"oc5m", std::uint8_t, 6, 4>,
             groov::field<"oc5pe", bool, 3, 3>,
             groov::field<"oc5fe", bool, 2, 2>,
             groov::field<"reserved0", std::uint8_t, 1, 0, access::ro>>;

// adavancetim_ccr2_v1: CCR2 (version 1)
// Used by: TIM1.CCR2@stm32wl5xcm0p, TIM1.CCR2@stm32wl5xcm4, TIM1.CCR2@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_ccr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"ccr2", std::uint16_t, 15, 0>>;

// adavancetim_ccr3_v1: CCR3 (version 1)
// Used by: TIM1.CCR3@stm32wl5xcm0p, TIM1.CCR3@stm32wl5xcm4, TIM1.CCR3@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_ccr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"ccr3", std::uint16_t, 15, 0>>;

// adavancetim_ccr4_v1: CCR4 (version 1)
// Used by: TIM1.CCR4@stm32wl5xcm0p, TIM1.CCR4@stm32wl5xcm4, TIM1.CCR4@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_ccr4_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"ccr4", std::uint16_t, 15, 0>>;

// adavancetim_ccr5_v1: CCR5 (version 1)
// Used by: TIM1.CCR5@stm32wl5xcm0p, TIM1.CCR5@stm32wl5xcm4, TIM1.CCR5@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_ccr5_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"gc5c3", bool, 31, 31>,
             groov::field<"gc5c2", bool, 30, 30>,
             groov::field<"gc5c1", bool, 29, 29>,
             groov::field<"reserved0", std::uint16_t, 28, 16, access::ro>,
             groov::field<"ccr5", std::uint16_t, 15, 0>>;

// adavancetim_ccr6_v1: CCR6 (version 1)
// Used by: TIM1.CCR6@stm32wl5xcm0p, TIM1.CCR6@stm32wl5xcm4, TIM1.CCR6@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_ccr6_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"ccr6", std::uint16_t, 15, 0>>;

// adavancetim_cnt_v1: CNT (version 1)
// Used by: TIM1.CNT@stm32wl5xcm0p, TIM1.CNT@stm32wl5xcm4, TIM1.CNT@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_cnt_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"uifcpy", bool, 31, 31, access::ro>,
             groov::field<"reserved0", std::uint16_t, 30, 16, access::ro>,
             groov::field<"cnt", std::uint16_t, 15, 0>>;

// adavancetim_cr2_v1: CR2 (version 1)
// Used by: TIM1.CR2@stm32wl5xcm0p, TIM1.CR2@stm32wl5xcm4, TIM1.CR2@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_cr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved4", std::uint8_t, 31, 24, access::ro>,
             groov::field<"mms2", std::uint8_t, 23, 20>,
             groov::field<"reserved3", bool, 19, 19, access::ro>,
             groov::field<"ois6", bool, 18, 18>,
             groov::field<"reserved2", bool, 17, 17, access::ro>,
             groov::field<"ois5", bool, 16, 16>,
             groov::field<"reserved1", bool, 15, 15, access::ro>,
             groov::field<"ois4", bool, 14, 14>,
             groov::field<"ois3n", bool, 13, 13>,
             groov::field<"ois3", bool, 12, 12>,
             groov::field<"ois2n", bool, 11, 11>,
             groov::field<"ois2", bool, 10, 10>,
             groov::field<"ois1n", bool, 9, 9>,
             groov::field<"ois1", bool, 8, 8>,
             groov::field<"ti1s", bool, 7, 7>,
             groov::field<"mms", std::uint8_t, 6, 4>,
             groov::field<"ccds", bool, 3, 3>,
             groov::field<"ccus", bool, 2, 2>,
             groov::field<"reserved0", bool, 1, 1, access::ro>,
             groov::field<"ccpc", bool, 0, 0>>;

// adavancetim_dier_v1: DIER (version 1)
// Used by: TIM1.DIER@stm32wl5xcm0p, TIM1.DIER@stm32wl5xcm4, TIM1.DIER@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_dier_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 15, access::ro>,
             groov::field<"tde", bool, 14, 14>,
             groov::field<"comde", bool, 13, 13>,
             groov::field<"cc4de", bool, 12, 12>,
             groov::field<"cc3de", bool, 11, 11>,
             groov::field<"cc2de", bool, 10, 10>,
             groov::field<"cc1de", bool, 9, 9>,
             groov::field<"ude", bool, 8, 8>,
             groov::field<"bie", bool, 7, 7>,
             groov::field<"tie", bool, 6, 6>,
             groov::field<"comie", bool, 5, 5>,
             groov::field<"cc4ie", bool, 4, 4>,
             groov::field<"cc3ie", bool, 3, 3>,
             groov::field<"cc2ie", bool, 2, 2>,
             groov::field<"cc1ie", bool, 1, 1>,
             groov::field<"uie", bool, 0, 0>>;

// adavancetim_egr_v1: EGR (version 1)
// Used by: TIM1.EGR@stm32wl5xcm0p, TIM1.EGR@stm32wl5xcm4, TIM1.EGR@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_egr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved0", std::uint32_t, 31, 9, access::ro>,
             groov::field<"b2g", bool, 8, 8>,
             groov::field<"bg", bool, 7, 7>,
             groov::field<"tg", bool, 6, 6>,
             groov::field<"com", bool, 5, 5>,
             groov::field<"cc4g", bool, 4, 4>,
             groov::field<"cc3g", bool, 3, 3>,
             groov::field<"cc2g", bool, 2, 2>,
             groov::field<"cc1g", bool, 1, 1>,
             groov::field<"ug", bool, 0, 0>>;

// adavancetim_or1_v1: OR1 (version 1)
// Used by: TIM1.OR1@stm32wl5xcm0p, TIM1.OR1@stm32wl5xcm4, TIM1.OR1@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_or1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 5, access::ro>,
             groov::field<"ti1_rmp", bool, 4, 4>,
             groov::field<"reserved0", std::uint8_t, 3, 2, access::ro>,
             groov::field<"tim1_etr_adc1_rmp", std::uint8_t, 1, 0>>;

// adavancetim_rcr_v1: RCR (version 1)
// Used by: TIM1.RCR@stm32wl5xcm0p, TIM1.RCR@stm32wl5xcm4, TIM1.RCR@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_rcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint16_t, 31, 16, access::ro>,
             groov::field<"rep", std::uint16_t, 15, 0>>;

// adavancetim_smcr_v1: SMCR (version 1)
// Used by: TIM1.SMCR@stm32wl5xcm0p, TIM1.SMCR@stm32wl5xcm4, TIM1.SMCR@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_smcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 22, access::ro>,
             groov::field<"ts3_4", std::uint8_t, 21, 20>,
             groov::field<"reserved0", std::uint8_t, 19, 17, access::ro>,
             groov::field<"sms_3", bool, 16, 16>,
             groov::field<"etp", bool, 15, 15>,
             groov::field<"ece", bool, 14, 14>,
             groov::field<"etps", std::uint8_t, 13, 12>,
             groov::field<"etf", std::uint8_t, 11, 8>,
             groov::field<"msm", bool, 7, 7>,
             groov::field<"ts", std::uint8_t, 6, 4>,
             groov::field<"occs", bool, 3, 3>,
             groov::field<"sms", std::uint8_t, 2, 0>>;

// adavancetim_sr_v1: SR (version 1)
// Used by: TIM1.SR@stm32wl5xcm0p, TIM1.SR@stm32wl5xcm4, TIM1.SR@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 18, access::ro>,
             groov::field<"cc6if", bool, 17, 17>,
             groov::field<"cc5if", bool, 16, 16>,
             groov::field<"reserved0", std::uint8_t, 15, 14, access::ro>,
             groov::field<"sbif", bool, 13, 13>,
             groov::field<"cc4of", bool, 12, 12>,
             groov::field<"cc3of", bool, 11, 11>,
             groov::field<"cc2of", bool, 10, 10>,
             groov::field<"cc1of", bool, 9, 9>,
             groov::field<"b2if", bool, 8, 8>,
             groov::field<"bif", bool, 7, 7>,
             groov::field<"tif", bool, 6, 6>,
             groov::field<"comif", bool, 5, 5>,
             groov::field<"cc4if", bool, 4, 4>,
             groov::field<"cc3if", bool, 3, 3>,
             groov::field<"cc2if", bool, 2, 2>,
             groov::field<"cc1if", bool, 1, 1>,
             groov::field<"uif", bool, 0, 0>>;

// adavancetim_tisel_v1: TISEL (version 1)
// Used by: TIM1.TISEL@stm32wl5xcm0p, TIM1.TISEL@stm32wl5xcm4, TIM1.TISEL@stm32wle5cm4
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using adavancetim_tisel_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved3", std::uint8_t, 31, 28, access::ro>,
             groov::field<"ti4sel", std::uint8_t, 27, 24>,
             groov::field<"reserved2", std::uint8_t, 23, 20, access::ro>,
             groov::field<"ti3sel", std::uint8_t, 19, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 12, access::ro>,
             groov::field<"ti2sel", std::uint8_t, 11, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 4, access::ro>,
             groov::field<"ti1sel", std::uint8_t, 3, 0>>;

} // namespace stm32::registers
