
DataLoggerGPS_Bluetooth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054b4  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000288  080056b4  080056b4  000156b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800593c  0800593c  0001593c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005944  08005944  00015944  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005948  08005948  00015948  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e0  20000000  0800594c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000284  200001e0  08005b2c  000201e0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000464  08005b2c  00020464  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013b80  00000000  00000000  0002020e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000027a6  00000000  00000000  00033d8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000008c8  00000000  00000000  00036538  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000007b0  00000000  00000000  00036e00  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  000277ad  00000000  00000000  000375b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000094f5  00000000  00000000  0005ed5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000e8fb4  00000000  00000000  00068252  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00151206  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000027f0  00000000  00000000  00151284  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e0 	.word	0x200001e0
 800021c:	00000000 	.word	0x00000000
 8000220:	0800569c 	.word	0x0800569c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e4 	.word	0x200001e4
 800023c:	0800569c 	.word	0x0800569c

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b97a 	b.w	800061c <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	468c      	mov	ip, r1
 8000346:	460d      	mov	r5, r1
 8000348:	4604      	mov	r4, r0
 800034a:	9e08      	ldr	r6, [sp, #32]
 800034c:	2b00      	cmp	r3, #0
 800034e:	d151      	bne.n	80003f4 <__udivmoddi4+0xb4>
 8000350:	428a      	cmp	r2, r1
 8000352:	4617      	mov	r7, r2
 8000354:	d96d      	bls.n	8000432 <__udivmoddi4+0xf2>
 8000356:	fab2 fe82 	clz	lr, r2
 800035a:	f1be 0f00 	cmp.w	lr, #0
 800035e:	d00b      	beq.n	8000378 <__udivmoddi4+0x38>
 8000360:	f1ce 0c20 	rsb	ip, lr, #32
 8000364:	fa01 f50e 	lsl.w	r5, r1, lr
 8000368:	fa20 fc0c 	lsr.w	ip, r0, ip
 800036c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000370:	ea4c 0c05 	orr.w	ip, ip, r5
 8000374:	fa00 f40e 	lsl.w	r4, r0, lr
 8000378:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800037c:	0c25      	lsrs	r5, r4, #16
 800037e:	fbbc f8fa 	udiv	r8, ip, sl
 8000382:	fa1f f987 	uxth.w	r9, r7
 8000386:	fb0a cc18 	mls	ip, sl, r8, ip
 800038a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800038e:	fb08 f309 	mul.w	r3, r8, r9
 8000392:	42ab      	cmp	r3, r5
 8000394:	d90a      	bls.n	80003ac <__udivmoddi4+0x6c>
 8000396:	19ed      	adds	r5, r5, r7
 8000398:	f108 32ff 	add.w	r2, r8, #4294967295
 800039c:	f080 8123 	bcs.w	80005e6 <__udivmoddi4+0x2a6>
 80003a0:	42ab      	cmp	r3, r5
 80003a2:	f240 8120 	bls.w	80005e6 <__udivmoddi4+0x2a6>
 80003a6:	f1a8 0802 	sub.w	r8, r8, #2
 80003aa:	443d      	add	r5, r7
 80003ac:	1aed      	subs	r5, r5, r3
 80003ae:	b2a4      	uxth	r4, r4
 80003b0:	fbb5 f0fa 	udiv	r0, r5, sl
 80003b4:	fb0a 5510 	mls	r5, sl, r0, r5
 80003b8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003bc:	fb00 f909 	mul.w	r9, r0, r9
 80003c0:	45a1      	cmp	r9, r4
 80003c2:	d909      	bls.n	80003d8 <__udivmoddi4+0x98>
 80003c4:	19e4      	adds	r4, r4, r7
 80003c6:	f100 33ff 	add.w	r3, r0, #4294967295
 80003ca:	f080 810a 	bcs.w	80005e2 <__udivmoddi4+0x2a2>
 80003ce:	45a1      	cmp	r9, r4
 80003d0:	f240 8107 	bls.w	80005e2 <__udivmoddi4+0x2a2>
 80003d4:	3802      	subs	r0, #2
 80003d6:	443c      	add	r4, r7
 80003d8:	eba4 0409 	sub.w	r4, r4, r9
 80003dc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e0:	2100      	movs	r1, #0
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d061      	beq.n	80004aa <__udivmoddi4+0x16a>
 80003e6:	fa24 f40e 	lsr.w	r4, r4, lr
 80003ea:	2300      	movs	r3, #0
 80003ec:	6034      	str	r4, [r6, #0]
 80003ee:	6073      	str	r3, [r6, #4]
 80003f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003f4:	428b      	cmp	r3, r1
 80003f6:	d907      	bls.n	8000408 <__udivmoddi4+0xc8>
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d054      	beq.n	80004a6 <__udivmoddi4+0x166>
 80003fc:	2100      	movs	r1, #0
 80003fe:	e886 0021 	stmia.w	r6, {r0, r5}
 8000402:	4608      	mov	r0, r1
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	fab3 f183 	clz	r1, r3
 800040c:	2900      	cmp	r1, #0
 800040e:	f040 808e 	bne.w	800052e <__udivmoddi4+0x1ee>
 8000412:	42ab      	cmp	r3, r5
 8000414:	d302      	bcc.n	800041c <__udivmoddi4+0xdc>
 8000416:	4282      	cmp	r2, r0
 8000418:	f200 80fa 	bhi.w	8000610 <__udivmoddi4+0x2d0>
 800041c:	1a84      	subs	r4, r0, r2
 800041e:	eb65 0503 	sbc.w	r5, r5, r3
 8000422:	2001      	movs	r0, #1
 8000424:	46ac      	mov	ip, r5
 8000426:	2e00      	cmp	r6, #0
 8000428:	d03f      	beq.n	80004aa <__udivmoddi4+0x16a>
 800042a:	e886 1010 	stmia.w	r6, {r4, ip}
 800042e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000432:	b912      	cbnz	r2, 800043a <__udivmoddi4+0xfa>
 8000434:	2701      	movs	r7, #1
 8000436:	fbb7 f7f2 	udiv	r7, r7, r2
 800043a:	fab7 fe87 	clz	lr, r7
 800043e:	f1be 0f00 	cmp.w	lr, #0
 8000442:	d134      	bne.n	80004ae <__udivmoddi4+0x16e>
 8000444:	1beb      	subs	r3, r5, r7
 8000446:	0c3a      	lsrs	r2, r7, #16
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	2101      	movs	r1, #1
 800044e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000452:	0c25      	lsrs	r5, r4, #16
 8000454:	fb02 3318 	mls	r3, r2, r8, r3
 8000458:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800045c:	fb0c f308 	mul.w	r3, ip, r8
 8000460:	42ab      	cmp	r3, r5
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x134>
 8000464:	19ed      	adds	r5, r5, r7
 8000466:	f108 30ff 	add.w	r0, r8, #4294967295
 800046a:	d202      	bcs.n	8000472 <__udivmoddi4+0x132>
 800046c:	42ab      	cmp	r3, r5
 800046e:	f200 80d1 	bhi.w	8000614 <__udivmoddi4+0x2d4>
 8000472:	4680      	mov	r8, r0
 8000474:	1aed      	subs	r5, r5, r3
 8000476:	b2a3      	uxth	r3, r4
 8000478:	fbb5 f0f2 	udiv	r0, r5, r2
 800047c:	fb02 5510 	mls	r5, r2, r0, r5
 8000480:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000484:	fb0c fc00 	mul.w	ip, ip, r0
 8000488:	45a4      	cmp	ip, r4
 800048a:	d907      	bls.n	800049c <__udivmoddi4+0x15c>
 800048c:	19e4      	adds	r4, r4, r7
 800048e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000492:	d202      	bcs.n	800049a <__udivmoddi4+0x15a>
 8000494:	45a4      	cmp	ip, r4
 8000496:	f200 80b8 	bhi.w	800060a <__udivmoddi4+0x2ca>
 800049a:	4618      	mov	r0, r3
 800049c:	eba4 040c 	sub.w	r4, r4, ip
 80004a0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a4:	e79d      	b.n	80003e2 <__udivmoddi4+0xa2>
 80004a6:	4631      	mov	r1, r6
 80004a8:	4630      	mov	r0, r6
 80004aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ae:	f1ce 0420 	rsb	r4, lr, #32
 80004b2:	fa05 f30e 	lsl.w	r3, r5, lr
 80004b6:	fa07 f70e 	lsl.w	r7, r7, lr
 80004ba:	fa20 f804 	lsr.w	r8, r0, r4
 80004be:	0c3a      	lsrs	r2, r7, #16
 80004c0:	fa25 f404 	lsr.w	r4, r5, r4
 80004c4:	ea48 0803 	orr.w	r8, r8, r3
 80004c8:	fbb4 f1f2 	udiv	r1, r4, r2
 80004cc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80004d0:	fb02 4411 	mls	r4, r2, r1, r4
 80004d4:	fa1f fc87 	uxth.w	ip, r7
 80004d8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80004dc:	fb01 f30c 	mul.w	r3, r1, ip
 80004e0:	42ab      	cmp	r3, r5
 80004e2:	fa00 f40e 	lsl.w	r4, r0, lr
 80004e6:	d909      	bls.n	80004fc <__udivmoddi4+0x1bc>
 80004e8:	19ed      	adds	r5, r5, r7
 80004ea:	f101 30ff 	add.w	r0, r1, #4294967295
 80004ee:	f080 808a 	bcs.w	8000606 <__udivmoddi4+0x2c6>
 80004f2:	42ab      	cmp	r3, r5
 80004f4:	f240 8087 	bls.w	8000606 <__udivmoddi4+0x2c6>
 80004f8:	3902      	subs	r1, #2
 80004fa:	443d      	add	r5, r7
 80004fc:	1aeb      	subs	r3, r5, r3
 80004fe:	fa1f f588 	uxth.w	r5, r8
 8000502:	fbb3 f0f2 	udiv	r0, r3, r2
 8000506:	fb02 3310 	mls	r3, r2, r0, r3
 800050a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800050e:	fb00 f30c 	mul.w	r3, r0, ip
 8000512:	42ab      	cmp	r3, r5
 8000514:	d907      	bls.n	8000526 <__udivmoddi4+0x1e6>
 8000516:	19ed      	adds	r5, r5, r7
 8000518:	f100 38ff 	add.w	r8, r0, #4294967295
 800051c:	d26f      	bcs.n	80005fe <__udivmoddi4+0x2be>
 800051e:	42ab      	cmp	r3, r5
 8000520:	d96d      	bls.n	80005fe <__udivmoddi4+0x2be>
 8000522:	3802      	subs	r0, #2
 8000524:	443d      	add	r5, r7
 8000526:	1aeb      	subs	r3, r5, r3
 8000528:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800052c:	e78f      	b.n	800044e <__udivmoddi4+0x10e>
 800052e:	f1c1 0720 	rsb	r7, r1, #32
 8000532:	fa22 f807 	lsr.w	r8, r2, r7
 8000536:	408b      	lsls	r3, r1
 8000538:	fa05 f401 	lsl.w	r4, r5, r1
 800053c:	ea48 0303 	orr.w	r3, r8, r3
 8000540:	fa20 fe07 	lsr.w	lr, r0, r7
 8000544:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000548:	40fd      	lsrs	r5, r7
 800054a:	ea4e 0e04 	orr.w	lr, lr, r4
 800054e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000552:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000556:	fb0c 5519 	mls	r5, ip, r9, r5
 800055a:	fa1f f883 	uxth.w	r8, r3
 800055e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000562:	fb09 f408 	mul.w	r4, r9, r8
 8000566:	42ac      	cmp	r4, r5
 8000568:	fa02 f201 	lsl.w	r2, r2, r1
 800056c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000570:	d908      	bls.n	8000584 <__udivmoddi4+0x244>
 8000572:	18ed      	adds	r5, r5, r3
 8000574:	f109 30ff 	add.w	r0, r9, #4294967295
 8000578:	d243      	bcs.n	8000602 <__udivmoddi4+0x2c2>
 800057a:	42ac      	cmp	r4, r5
 800057c:	d941      	bls.n	8000602 <__udivmoddi4+0x2c2>
 800057e:	f1a9 0902 	sub.w	r9, r9, #2
 8000582:	441d      	add	r5, r3
 8000584:	1b2d      	subs	r5, r5, r4
 8000586:	fa1f fe8e 	uxth.w	lr, lr
 800058a:	fbb5 f0fc 	udiv	r0, r5, ip
 800058e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000592:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000596:	fb00 f808 	mul.w	r8, r0, r8
 800059a:	45a0      	cmp	r8, r4
 800059c:	d907      	bls.n	80005ae <__udivmoddi4+0x26e>
 800059e:	18e4      	adds	r4, r4, r3
 80005a0:	f100 35ff 	add.w	r5, r0, #4294967295
 80005a4:	d229      	bcs.n	80005fa <__udivmoddi4+0x2ba>
 80005a6:	45a0      	cmp	r8, r4
 80005a8:	d927      	bls.n	80005fa <__udivmoddi4+0x2ba>
 80005aa:	3802      	subs	r0, #2
 80005ac:	441c      	add	r4, r3
 80005ae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80005b2:	eba4 0408 	sub.w	r4, r4, r8
 80005b6:	fba0 8902 	umull	r8, r9, r0, r2
 80005ba:	454c      	cmp	r4, r9
 80005bc:	46c6      	mov	lr, r8
 80005be:	464d      	mov	r5, r9
 80005c0:	d315      	bcc.n	80005ee <__udivmoddi4+0x2ae>
 80005c2:	d012      	beq.n	80005ea <__udivmoddi4+0x2aa>
 80005c4:	b156      	cbz	r6, 80005dc <__udivmoddi4+0x29c>
 80005c6:	ebba 030e 	subs.w	r3, sl, lr
 80005ca:	eb64 0405 	sbc.w	r4, r4, r5
 80005ce:	fa04 f707 	lsl.w	r7, r4, r7
 80005d2:	40cb      	lsrs	r3, r1
 80005d4:	431f      	orrs	r7, r3
 80005d6:	40cc      	lsrs	r4, r1
 80005d8:	6037      	str	r7, [r6, #0]
 80005da:	6074      	str	r4, [r6, #4]
 80005dc:	2100      	movs	r1, #0
 80005de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005e2:	4618      	mov	r0, r3
 80005e4:	e6f8      	b.n	80003d8 <__udivmoddi4+0x98>
 80005e6:	4690      	mov	r8, r2
 80005e8:	e6e0      	b.n	80003ac <__udivmoddi4+0x6c>
 80005ea:	45c2      	cmp	sl, r8
 80005ec:	d2ea      	bcs.n	80005c4 <__udivmoddi4+0x284>
 80005ee:	ebb8 0e02 	subs.w	lr, r8, r2
 80005f2:	eb69 0503 	sbc.w	r5, r9, r3
 80005f6:	3801      	subs	r0, #1
 80005f8:	e7e4      	b.n	80005c4 <__udivmoddi4+0x284>
 80005fa:	4628      	mov	r0, r5
 80005fc:	e7d7      	b.n	80005ae <__udivmoddi4+0x26e>
 80005fe:	4640      	mov	r0, r8
 8000600:	e791      	b.n	8000526 <__udivmoddi4+0x1e6>
 8000602:	4681      	mov	r9, r0
 8000604:	e7be      	b.n	8000584 <__udivmoddi4+0x244>
 8000606:	4601      	mov	r1, r0
 8000608:	e778      	b.n	80004fc <__udivmoddi4+0x1bc>
 800060a:	3802      	subs	r0, #2
 800060c:	443c      	add	r4, r7
 800060e:	e745      	b.n	800049c <__udivmoddi4+0x15c>
 8000610:	4608      	mov	r0, r1
 8000612:	e708      	b.n	8000426 <__udivmoddi4+0xe6>
 8000614:	f1a8 0802 	sub.w	r8, r8, #2
 8000618:	443d      	add	r5, r7
 800061a:	e72b      	b.n	8000474 <__udivmoddi4+0x134>

0800061c <__aeabi_idiv0>:
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop

08000620 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000624:	2003      	movs	r0, #3
 8000626:	f000 f95f 	bl	80008e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800062a:	2000      	movs	r0, #0
 800062c:	f000 f806 	bl	800063c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000630:	f003 fed0 	bl	80043d4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000634:	2300      	movs	r3, #0
}
 8000636:	4618      	mov	r0, r3
 8000638:	bd80      	pop	{r7, pc}
	...

0800063c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000644:	4b12      	ldr	r3, [pc, #72]	; (8000690 <HAL_InitTick+0x54>)
 8000646:	681a      	ldr	r2, [r3, #0]
 8000648:	4b12      	ldr	r3, [pc, #72]	; (8000694 <HAL_InitTick+0x58>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	4619      	mov	r1, r3
 800064e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000652:	fbb3 f3f1 	udiv	r3, r3, r1
 8000656:	fbb2 f3f3 	udiv	r3, r2, r3
 800065a:	4618      	mov	r0, r3
 800065c:	f000 f987 	bl	800096e <HAL_SYSTICK_Config>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000666:	2301      	movs	r3, #1
 8000668:	e00e      	b.n	8000688 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	2b0f      	cmp	r3, #15
 800066e:	d80a      	bhi.n	8000686 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000670:	2200      	movs	r2, #0
 8000672:	6879      	ldr	r1, [r7, #4]
 8000674:	f04f 30ff 	mov.w	r0, #4294967295
 8000678:	f000 f941 	bl	80008fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800067c:	4a06      	ldr	r2, [pc, #24]	; (8000698 <HAL_InitTick+0x5c>)
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000682:	2300      	movs	r3, #0
 8000684:	e000      	b.n	8000688 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000686:	2301      	movs	r3, #1
}
 8000688:	4618      	mov	r0, r3
 800068a:	3708      	adds	r7, #8
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	2000000c 	.word	0x2000000c
 8000694:	20000004 	.word	0x20000004
 8000698:	20000000 	.word	0x20000000

0800069c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006a0:	4b06      	ldr	r3, [pc, #24]	; (80006bc <HAL_IncTick+0x20>)
 80006a2:	781b      	ldrb	r3, [r3, #0]
 80006a4:	461a      	mov	r2, r3
 80006a6:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <HAL_IncTick+0x24>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4413      	add	r3, r2
 80006ac:	4a04      	ldr	r2, [pc, #16]	; (80006c0 <HAL_IncTick+0x24>)
 80006ae:	6013      	str	r3, [r2, #0]
}
 80006b0:	bf00      	nop
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop
 80006bc:	20000004 	.word	0x20000004
 80006c0:	20000208 	.word	0x20000208

080006c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  return uwTick;
 80006c8:	4b03      	ldr	r3, [pc, #12]	; (80006d8 <HAL_GetTick+0x14>)
 80006ca:	681b      	ldr	r3, [r3, #0]
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	20000208 	.word	0x20000208

080006dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b084      	sub	sp, #16
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006e4:	f7ff ffee 	bl	80006c4 <HAL_GetTick>
 80006e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006f4:	d005      	beq.n	8000702 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006f6:	4b09      	ldr	r3, [pc, #36]	; (800071c <HAL_Delay+0x40>)
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	461a      	mov	r2, r3
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	4413      	add	r3, r2
 8000700:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000702:	bf00      	nop
 8000704:	f7ff ffde 	bl	80006c4 <HAL_GetTick>
 8000708:	4602      	mov	r2, r0
 800070a:	68bb      	ldr	r3, [r7, #8]
 800070c:	1ad2      	subs	r2, r2, r3
 800070e:	68fb      	ldr	r3, [r7, #12]
 8000710:	429a      	cmp	r2, r3
 8000712:	d3f7      	bcc.n	8000704 <HAL_Delay+0x28>
  {
  }
}
 8000714:	bf00      	nop
 8000716:	3710      	adds	r7, #16
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	20000004 	.word	0x20000004

08000720 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	f003 0307 	and.w	r3, r3, #7
 800072e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000730:	4b0b      	ldr	r3, [pc, #44]	; (8000760 <NVIC_SetPriorityGrouping+0x40>)
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000736:	68ba      	ldr	r2, [r7, #8]
 8000738:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800073c:	4013      	ands	r3, r2
 800073e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000748:	4b06      	ldr	r3, [pc, #24]	; (8000764 <NVIC_SetPriorityGrouping+0x44>)
 800074a:	4313      	orrs	r3, r2
 800074c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800074e:	4a04      	ldr	r2, [pc, #16]	; (8000760 <NVIC_SetPriorityGrouping+0x40>)
 8000750:	68bb      	ldr	r3, [r7, #8]
 8000752:	60d3      	str	r3, [r2, #12]
}
 8000754:	bf00      	nop
 8000756:	3714      	adds	r7, #20
 8000758:	46bd      	mov	sp, r7
 800075a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075e:	4770      	bx	lr
 8000760:	e000ed00 	.word	0xe000ed00
 8000764:	05fa0000 	.word	0x05fa0000

08000768 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800076c:	4b04      	ldr	r3, [pc, #16]	; (8000780 <NVIC_GetPriorityGrouping+0x18>)
 800076e:	68db      	ldr	r3, [r3, #12]
 8000770:	0a1b      	lsrs	r3, r3, #8
 8000772:	f003 0307 	and.w	r3, r3, #7
}
 8000776:	4618      	mov	r0, r3
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr
 8000780:	e000ed00 	.word	0xe000ed00

08000784 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800078e:	4909      	ldr	r1, [pc, #36]	; (80007b4 <NVIC_EnableIRQ+0x30>)
 8000790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000794:	095b      	lsrs	r3, r3, #5
 8000796:	79fa      	ldrb	r2, [r7, #7]
 8000798:	f002 021f 	and.w	r2, r2, #31
 800079c:	2001      	movs	r0, #1
 800079e:	fa00 f202 	lsl.w	r2, r0, r2
 80007a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80007a6:	bf00      	nop
 80007a8:	370c      	adds	r7, #12
 80007aa:	46bd      	mov	sp, r7
 80007ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	e000e100 	.word	0xe000e100

080007b8 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	4603      	mov	r3, r0
 80007c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80007c2:	4909      	ldr	r1, [pc, #36]	; (80007e8 <NVIC_DisableIRQ+0x30>)
 80007c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c8:	095b      	lsrs	r3, r3, #5
 80007ca:	79fa      	ldrb	r2, [r7, #7]
 80007cc:	f002 021f 	and.w	r2, r2, #31
 80007d0:	2001      	movs	r0, #1
 80007d2:	fa00 f202 	lsl.w	r2, r0, r2
 80007d6:	3320      	adds	r3, #32
 80007d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80007dc:	bf00      	nop
 80007de:	370c      	adds	r7, #12
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr
 80007e8:	e000e100 	.word	0xe000e100

080007ec <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007ec:	b480      	push	{r7}
 80007ee:	b083      	sub	sp, #12
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	4603      	mov	r3, r0
 80007f4:	6039      	str	r1, [r7, #0]
 80007f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80007f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	da0b      	bge.n	8000818 <NVIC_SetPriority+0x2c>
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000800:	490d      	ldr	r1, [pc, #52]	; (8000838 <NVIC_SetPriority+0x4c>)
 8000802:	79fb      	ldrb	r3, [r7, #7]
 8000804:	f003 030f 	and.w	r3, r3, #15
 8000808:	3b04      	subs	r3, #4
 800080a:	683a      	ldr	r2, [r7, #0]
 800080c:	b2d2      	uxtb	r2, r2
 800080e:	0112      	lsls	r2, r2, #4
 8000810:	b2d2      	uxtb	r2, r2
 8000812:	440b      	add	r3, r1
 8000814:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000816:	e009      	b.n	800082c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000818:	4908      	ldr	r1, [pc, #32]	; (800083c <NVIC_SetPriority+0x50>)
 800081a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800081e:	683a      	ldr	r2, [r7, #0]
 8000820:	b2d2      	uxtb	r2, r2
 8000822:	0112      	lsls	r2, r2, #4
 8000824:	b2d2      	uxtb	r2, r2
 8000826:	440b      	add	r3, r1
 8000828:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800082c:	bf00      	nop
 800082e:	370c      	adds	r7, #12
 8000830:	46bd      	mov	sp, r7
 8000832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000836:	4770      	bx	lr
 8000838:	e000ed00 	.word	0xe000ed00
 800083c:	e000e100 	.word	0xe000e100

08000840 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000840:	b480      	push	{r7}
 8000842:	b089      	sub	sp, #36	; 0x24
 8000844:	af00      	add	r7, sp, #0
 8000846:	60f8      	str	r0, [r7, #12]
 8000848:	60b9      	str	r1, [r7, #8]
 800084a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	f003 0307 	and.w	r3, r3, #7
 8000852:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000854:	69fb      	ldr	r3, [r7, #28]
 8000856:	f1c3 0307 	rsb	r3, r3, #7
 800085a:	2b04      	cmp	r3, #4
 800085c:	bf28      	it	cs
 800085e:	2304      	movcs	r3, #4
 8000860:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000862:	69fb      	ldr	r3, [r7, #28]
 8000864:	3304      	adds	r3, #4
 8000866:	2b06      	cmp	r3, #6
 8000868:	d902      	bls.n	8000870 <NVIC_EncodePriority+0x30>
 800086a:	69fb      	ldr	r3, [r7, #28]
 800086c:	3b03      	subs	r3, #3
 800086e:	e000      	b.n	8000872 <NVIC_EncodePriority+0x32>
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000874:	2201      	movs	r2, #1
 8000876:	69bb      	ldr	r3, [r7, #24]
 8000878:	fa02 f303 	lsl.w	r3, r2, r3
 800087c:	1e5a      	subs	r2, r3, #1
 800087e:	68bb      	ldr	r3, [r7, #8]
 8000880:	401a      	ands	r2, r3
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000886:	2101      	movs	r1, #1
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	fa01 f303 	lsl.w	r3, r1, r3
 800088e:	1e59      	subs	r1, r3, #1
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000894:	4313      	orrs	r3, r2
         );
}
 8000896:	4618      	mov	r0, r3
 8000898:	3724      	adds	r7, #36	; 0x24
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr
	...

080008a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	3b01      	subs	r3, #1
 80008b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008b4:	d301      	bcc.n	80008ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008b6:	2301      	movs	r3, #1
 80008b8:	e00f      	b.n	80008da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ba:	4a0a      	ldr	r2, [pc, #40]	; (80008e4 <SysTick_Config+0x40>)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	3b01      	subs	r3, #1
 80008c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008c2:	210f      	movs	r1, #15
 80008c4:	f04f 30ff 	mov.w	r0, #4294967295
 80008c8:	f7ff ff90 	bl	80007ec <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008cc:	4b05      	ldr	r3, [pc, #20]	; (80008e4 <SysTick_Config+0x40>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008d2:	4b04      	ldr	r3, [pc, #16]	; (80008e4 <SysTick_Config+0x40>)
 80008d4:	2207      	movs	r2, #7
 80008d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008d8:	2300      	movs	r3, #0
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3708      	adds	r7, #8
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	e000e010 	.word	0xe000e010

080008e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008f0:	6878      	ldr	r0, [r7, #4]
 80008f2:	f7ff ff15 	bl	8000720 <NVIC_SetPriorityGrouping>
}
 80008f6:	bf00      	nop
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}

080008fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008fe:	b580      	push	{r7, lr}
 8000900:	b086      	sub	sp, #24
 8000902:	af00      	add	r7, sp, #0
 8000904:	4603      	mov	r3, r0
 8000906:	60b9      	str	r1, [r7, #8]
 8000908:	607a      	str	r2, [r7, #4]
 800090a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800090c:	2300      	movs	r3, #0
 800090e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000910:	f7ff ff2a 	bl	8000768 <NVIC_GetPriorityGrouping>
 8000914:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000916:	687a      	ldr	r2, [r7, #4]
 8000918:	68b9      	ldr	r1, [r7, #8]
 800091a:	6978      	ldr	r0, [r7, #20]
 800091c:	f7ff ff90 	bl	8000840 <NVIC_EncodePriority>
 8000920:	4602      	mov	r2, r0
 8000922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000926:	4611      	mov	r1, r2
 8000928:	4618      	mov	r0, r3
 800092a:	f7ff ff5f 	bl	80007ec <NVIC_SetPriority>
}
 800092e:	bf00      	nop
 8000930:	3718      	adds	r7, #24
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}

08000936 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000936:	b580      	push	{r7, lr}
 8000938:	b082      	sub	sp, #8
 800093a:	af00      	add	r7, sp, #0
 800093c:	4603      	mov	r3, r0
 800093e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000940:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000944:	4618      	mov	r0, r3
 8000946:	f7ff ff1d 	bl	8000784 <NVIC_EnableIRQ>
}
 800094a:	bf00      	nop
 800094c:	3708      	adds	r7, #8
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}

08000952 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000952:	b580      	push	{r7, lr}
 8000954:	b082      	sub	sp, #8
 8000956:	af00      	add	r7, sp, #0
 8000958:	4603      	mov	r3, r0
 800095a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800095c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000960:	4618      	mov	r0, r3
 8000962:	f7ff ff29 	bl	80007b8 <NVIC_DisableIRQ>
}
 8000966:	bf00      	nop
 8000968:	3708      	adds	r7, #8
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}

0800096e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800096e:	b580      	push	{r7, lr}
 8000970:	b082      	sub	sp, #8
 8000972:	af00      	add	r7, sp, #0
 8000974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000976:	6878      	ldr	r0, [r7, #4]
 8000978:	f7ff ff94 	bl	80008a4 <SysTick_Config>
 800097c:	4603      	mov	r3, r0
}
 800097e:	4618      	mov	r0, r3
 8000980:	3708      	adds	r7, #8
 8000982:	46bd      	mov	sp, r7
 8000984:	bd80      	pop	{r7, pc}
	...

08000988 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000988:	b480      	push	{r7}
 800098a:	b083      	sub	sp, #12
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	2b04      	cmp	r3, #4
 8000994:	d106      	bne.n	80009a4 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000996:	4a09      	ldr	r2, [pc, #36]	; (80009bc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000998:	4b08      	ldr	r3, [pc, #32]	; (80009bc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	f043 0304 	orr.w	r3, r3, #4
 80009a0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80009a2:	e005      	b.n	80009b0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80009a4:	4a05      	ldr	r2, [pc, #20]	; (80009bc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80009a6:	4b05      	ldr	r3, [pc, #20]	; (80009bc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f023 0304 	bic.w	r3, r3, #4
 80009ae:	6013      	str	r3, [r2, #0]
}
 80009b0:	bf00      	nop
 80009b2:	370c      	adds	r7, #12
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr
 80009bc:	e000e010 	.word	0xe000e010

080009c0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80009c4:	f000 f802 	bl	80009cc <HAL_SYSTICK_Callback>
}
 80009c8:	bf00      	nop
 80009ca:	bd80      	pop	{r7, pc}

080009cc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80009d0:	bf00      	nop
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr

080009da <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80009da:	b480      	push	{r7}
 80009dc:	b083      	sub	sp, #12
 80009de:	af00      	add	r7, sp, #0
 80009e0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	2b02      	cmp	r3, #2
 80009ec:	d004      	beq.n	80009f8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	2280      	movs	r2, #128	; 0x80
 80009f2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80009f4:	2301      	movs	r3, #1
 80009f6:	e00c      	b.n	8000a12 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2205      	movs	r2, #5
 80009fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	687a      	ldr	r2, [r7, #4]
 8000a06:	6812      	ldr	r2, [r2, #0]
 8000a08:	6812      	ldr	r2, [r2, #0]
 8000a0a:	f022 0201 	bic.w	r2, r2, #1
 8000a0e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000a10:	2300      	movs	r3, #0
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
	...

08000a20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a20:	b480      	push	{r7}
 8000a22:	b089      	sub	sp, #36	; 0x24
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
 8000a28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000a32:	2300      	movs	r3, #0
 8000a34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000a36:	2300      	movs	r3, #0
 8000a38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	61fb      	str	r3, [r7, #28]
 8000a3e:	e175      	b.n	8000d2c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000a40:	2201      	movs	r2, #1
 8000a42:	69fb      	ldr	r3, [r7, #28]
 8000a44:	fa02 f303 	lsl.w	r3, r2, r3
 8000a48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	697b      	ldr	r3, [r7, #20]
 8000a50:	4013      	ands	r3, r2
 8000a52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000a54:	693a      	ldr	r2, [r7, #16]
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	429a      	cmp	r2, r3
 8000a5a:	f040 8164 	bne.w	8000d26 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	685b      	ldr	r3, [r3, #4]
 8000a62:	2b02      	cmp	r3, #2
 8000a64:	d003      	beq.n	8000a6e <HAL_GPIO_Init+0x4e>
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	2b12      	cmp	r3, #18
 8000a6c:	d123      	bne.n	8000ab6 <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000a6e:	69fb      	ldr	r3, [r7, #28]
 8000a70:	08da      	lsrs	r2, r3, #3
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	3208      	adds	r2, #8
 8000a76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000a7c:	69fb      	ldr	r3, [r7, #28]
 8000a7e:	f003 0307 	and.w	r3, r3, #7
 8000a82:	009b      	lsls	r3, r3, #2
 8000a84:	220f      	movs	r2, #15
 8000a86:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8a:	43db      	mvns	r3, r3
 8000a8c:	69ba      	ldr	r2, [r7, #24]
 8000a8e:	4013      	ands	r3, r2
 8000a90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	691a      	ldr	r2, [r3, #16]
 8000a96:	69fb      	ldr	r3, [r7, #28]
 8000a98:	f003 0307 	and.w	r3, r3, #7
 8000a9c:	009b      	lsls	r3, r3, #2
 8000a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa2:	69ba      	ldr	r2, [r7, #24]
 8000aa4:	4313      	orrs	r3, r2
 8000aa6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8000aa8:	69fb      	ldr	r3, [r7, #28]
 8000aaa:	08da      	lsrs	r2, r3, #3
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	3208      	adds	r2, #8
 8000ab0:	69b9      	ldr	r1, [r7, #24]
 8000ab2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000abc:	69fb      	ldr	r3, [r7, #28]
 8000abe:	005b      	lsls	r3, r3, #1
 8000ac0:	2203      	movs	r2, #3
 8000ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac6:	43db      	mvns	r3, r3
 8000ac8:	69ba      	ldr	r2, [r7, #24]
 8000aca:	4013      	ands	r3, r2
 8000acc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000ace:	683b      	ldr	r3, [r7, #0]
 8000ad0:	685b      	ldr	r3, [r3, #4]
 8000ad2:	f003 0203 	and.w	r2, r3, #3
 8000ad6:	69fb      	ldr	r3, [r7, #28]
 8000ad8:	005b      	lsls	r3, r3, #1
 8000ada:	fa02 f303 	lsl.w	r3, r2, r3
 8000ade:	69ba      	ldr	r2, [r7, #24]
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	69ba      	ldr	r2, [r7, #24]
 8000ae8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d00b      	beq.n	8000b0a <HAL_GPIO_Init+0xea>
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	2b02      	cmp	r3, #2
 8000af8:	d007      	beq.n	8000b0a <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000afe:	2b11      	cmp	r3, #17
 8000b00:	d003      	beq.n	8000b0a <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	2b12      	cmp	r3, #18
 8000b08:	d130      	bne.n	8000b6c <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	689b      	ldr	r3, [r3, #8]
 8000b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000b10:	69fb      	ldr	r3, [r7, #28]
 8000b12:	005b      	lsls	r3, r3, #1
 8000b14:	2203      	movs	r2, #3
 8000b16:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1a:	43db      	mvns	r3, r3
 8000b1c:	69ba      	ldr	r2, [r7, #24]
 8000b1e:	4013      	ands	r3, r2
 8000b20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	68da      	ldr	r2, [r3, #12]
 8000b26:	69fb      	ldr	r3, [r7, #28]
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b2e:	69ba      	ldr	r2, [r7, #24]
 8000b30:	4313      	orrs	r3, r2
 8000b32:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	69ba      	ldr	r2, [r7, #24]
 8000b38:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b40:	2201      	movs	r2, #1
 8000b42:	69fb      	ldr	r3, [r7, #28]
 8000b44:	fa02 f303 	lsl.w	r3, r2, r3
 8000b48:	43db      	mvns	r3, r3
 8000b4a:	69ba      	ldr	r2, [r7, #24]
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	091b      	lsrs	r3, r3, #4
 8000b56:	f003 0201 	and.w	r2, r3, #1
 8000b5a:	69fb      	ldr	r3, [r7, #28]
 8000b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b60:	69ba      	ldr	r2, [r7, #24]
 8000b62:	4313      	orrs	r3, r2
 8000b64:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	69ba      	ldr	r2, [r7, #24]
 8000b6a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	68db      	ldr	r3, [r3, #12]
 8000b70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000b72:	69fb      	ldr	r3, [r7, #28]
 8000b74:	005b      	lsls	r3, r3, #1
 8000b76:	2203      	movs	r2, #3
 8000b78:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7c:	43db      	mvns	r3, r3
 8000b7e:	69ba      	ldr	r2, [r7, #24]
 8000b80:	4013      	ands	r3, r2
 8000b82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	689a      	ldr	r2, [r3, #8]
 8000b88:	69fb      	ldr	r3, [r7, #28]
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b90:	69ba      	ldr	r2, [r7, #24]
 8000b92:	4313      	orrs	r3, r2
 8000b94:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	69ba      	ldr	r2, [r7, #24]
 8000b9a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	f000 80be 	beq.w	8000d26 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000baa:	4a65      	ldr	r2, [pc, #404]	; (8000d40 <HAL_GPIO_Init+0x320>)
 8000bac:	4b64      	ldr	r3, [pc, #400]	; (8000d40 <HAL_GPIO_Init+0x320>)
 8000bae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000bb4:	6453      	str	r3, [r2, #68]	; 0x44
 8000bb6:	4b62      	ldr	r3, [pc, #392]	; (8000d40 <HAL_GPIO_Init+0x320>)
 8000bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000bc2:	4a60      	ldr	r2, [pc, #384]	; (8000d44 <HAL_GPIO_Init+0x324>)
 8000bc4:	69fb      	ldr	r3, [r7, #28]
 8000bc6:	089b      	lsrs	r3, r3, #2
 8000bc8:	3302      	adds	r3, #2
 8000bca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bce:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000bd0:	69fb      	ldr	r3, [r7, #28]
 8000bd2:	f003 0303 	and.w	r3, r3, #3
 8000bd6:	009b      	lsls	r3, r3, #2
 8000bd8:	220f      	movs	r2, #15
 8000bda:	fa02 f303 	lsl.w	r3, r2, r3
 8000bde:	43db      	mvns	r3, r3
 8000be0:	69ba      	ldr	r2, [r7, #24]
 8000be2:	4013      	ands	r3, r2
 8000be4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4a57      	ldr	r2, [pc, #348]	; (8000d48 <HAL_GPIO_Init+0x328>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d037      	beq.n	8000c5e <HAL_GPIO_Init+0x23e>
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4a56      	ldr	r2, [pc, #344]	; (8000d4c <HAL_GPIO_Init+0x32c>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d031      	beq.n	8000c5a <HAL_GPIO_Init+0x23a>
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	4a55      	ldr	r2, [pc, #340]	; (8000d50 <HAL_GPIO_Init+0x330>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d02b      	beq.n	8000c56 <HAL_GPIO_Init+0x236>
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	4a54      	ldr	r2, [pc, #336]	; (8000d54 <HAL_GPIO_Init+0x334>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d025      	beq.n	8000c52 <HAL_GPIO_Init+0x232>
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4a53      	ldr	r2, [pc, #332]	; (8000d58 <HAL_GPIO_Init+0x338>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d01f      	beq.n	8000c4e <HAL_GPIO_Init+0x22e>
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4a52      	ldr	r2, [pc, #328]	; (8000d5c <HAL_GPIO_Init+0x33c>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d019      	beq.n	8000c4a <HAL_GPIO_Init+0x22a>
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	4a51      	ldr	r2, [pc, #324]	; (8000d60 <HAL_GPIO_Init+0x340>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d013      	beq.n	8000c46 <HAL_GPIO_Init+0x226>
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4a50      	ldr	r2, [pc, #320]	; (8000d64 <HAL_GPIO_Init+0x344>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d00d      	beq.n	8000c42 <HAL_GPIO_Init+0x222>
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4a4f      	ldr	r2, [pc, #316]	; (8000d68 <HAL_GPIO_Init+0x348>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d007      	beq.n	8000c3e <HAL_GPIO_Init+0x21e>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4a4e      	ldr	r2, [pc, #312]	; (8000d6c <HAL_GPIO_Init+0x34c>)
 8000c32:	4293      	cmp	r3, r2
 8000c34:	d101      	bne.n	8000c3a <HAL_GPIO_Init+0x21a>
 8000c36:	2309      	movs	r3, #9
 8000c38:	e012      	b.n	8000c60 <HAL_GPIO_Init+0x240>
 8000c3a:	230a      	movs	r3, #10
 8000c3c:	e010      	b.n	8000c60 <HAL_GPIO_Init+0x240>
 8000c3e:	2308      	movs	r3, #8
 8000c40:	e00e      	b.n	8000c60 <HAL_GPIO_Init+0x240>
 8000c42:	2307      	movs	r3, #7
 8000c44:	e00c      	b.n	8000c60 <HAL_GPIO_Init+0x240>
 8000c46:	2306      	movs	r3, #6
 8000c48:	e00a      	b.n	8000c60 <HAL_GPIO_Init+0x240>
 8000c4a:	2305      	movs	r3, #5
 8000c4c:	e008      	b.n	8000c60 <HAL_GPIO_Init+0x240>
 8000c4e:	2304      	movs	r3, #4
 8000c50:	e006      	b.n	8000c60 <HAL_GPIO_Init+0x240>
 8000c52:	2303      	movs	r3, #3
 8000c54:	e004      	b.n	8000c60 <HAL_GPIO_Init+0x240>
 8000c56:	2302      	movs	r3, #2
 8000c58:	e002      	b.n	8000c60 <HAL_GPIO_Init+0x240>
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	e000      	b.n	8000c60 <HAL_GPIO_Init+0x240>
 8000c5e:	2300      	movs	r3, #0
 8000c60:	69fa      	ldr	r2, [r7, #28]
 8000c62:	f002 0203 	and.w	r2, r2, #3
 8000c66:	0092      	lsls	r2, r2, #2
 8000c68:	4093      	lsls	r3, r2
 8000c6a:	69ba      	ldr	r2, [r7, #24]
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000c70:	4934      	ldr	r1, [pc, #208]	; (8000d44 <HAL_GPIO_Init+0x324>)
 8000c72:	69fb      	ldr	r3, [r7, #28]
 8000c74:	089b      	lsrs	r3, r3, #2
 8000c76:	3302      	adds	r3, #2
 8000c78:	69ba      	ldr	r2, [r7, #24]
 8000c7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c7e:	4b3c      	ldr	r3, [pc, #240]	; (8000d70 <HAL_GPIO_Init+0x350>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c84:	693b      	ldr	r3, [r7, #16]
 8000c86:	43db      	mvns	r3, r3
 8000c88:	69ba      	ldr	r2, [r7, #24]
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d003      	beq.n	8000ca2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000c9a:	69ba      	ldr	r2, [r7, #24]
 8000c9c:	693b      	ldr	r3, [r7, #16]
 8000c9e:	4313      	orrs	r3, r2
 8000ca0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ca2:	4a33      	ldr	r2, [pc, #204]	; (8000d70 <HAL_GPIO_Init+0x350>)
 8000ca4:	69bb      	ldr	r3, [r7, #24]
 8000ca6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ca8:	4b31      	ldr	r3, [pc, #196]	; (8000d70 <HAL_GPIO_Init+0x350>)
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cae:	693b      	ldr	r3, [r7, #16]
 8000cb0:	43db      	mvns	r3, r3
 8000cb2:	69ba      	ldr	r2, [r7, #24]
 8000cb4:	4013      	ands	r3, r2
 8000cb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cb8:	683b      	ldr	r3, [r7, #0]
 8000cba:	685b      	ldr	r3, [r3, #4]
 8000cbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d003      	beq.n	8000ccc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000cc4:	69ba      	ldr	r2, [r7, #24]
 8000cc6:	693b      	ldr	r3, [r7, #16]
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000ccc:	4a28      	ldr	r2, [pc, #160]	; (8000d70 <HAL_GPIO_Init+0x350>)
 8000cce:	69bb      	ldr	r3, [r7, #24]
 8000cd0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000cd2:	4b27      	ldr	r3, [pc, #156]	; (8000d70 <HAL_GPIO_Init+0x350>)
 8000cd4:	689b      	ldr	r3, [r3, #8]
 8000cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cd8:	693b      	ldr	r3, [r7, #16]
 8000cda:	43db      	mvns	r3, r3
 8000cdc:	69ba      	ldr	r2, [r7, #24]
 8000cde:	4013      	ands	r3, r2
 8000ce0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d003      	beq.n	8000cf6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000cee:	69ba      	ldr	r2, [r7, #24]
 8000cf0:	693b      	ldr	r3, [r7, #16]
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000cf6:	4a1e      	ldr	r2, [pc, #120]	; (8000d70 <HAL_GPIO_Init+0x350>)
 8000cf8:	69bb      	ldr	r3, [r7, #24]
 8000cfa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000cfc:	4b1c      	ldr	r3, [pc, #112]	; (8000d70 <HAL_GPIO_Init+0x350>)
 8000cfe:	68db      	ldr	r3, [r3, #12]
 8000d00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	43db      	mvns	r3, r3
 8000d06:	69ba      	ldr	r2, [r7, #24]
 8000d08:	4013      	ands	r3, r2
 8000d0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d003      	beq.n	8000d20 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8000d18:	69ba      	ldr	r2, [r7, #24]
 8000d1a:	693b      	ldr	r3, [r7, #16]
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000d20:	4a13      	ldr	r2, [pc, #76]	; (8000d70 <HAL_GPIO_Init+0x350>)
 8000d22:	69bb      	ldr	r3, [r7, #24]
 8000d24:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000d26:	69fb      	ldr	r3, [r7, #28]
 8000d28:	3301      	adds	r3, #1
 8000d2a:	61fb      	str	r3, [r7, #28]
 8000d2c:	69fb      	ldr	r3, [r7, #28]
 8000d2e:	2b0f      	cmp	r3, #15
 8000d30:	f67f ae86 	bls.w	8000a40 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8000d34:	bf00      	nop
 8000d36:	3724      	adds	r7, #36	; 0x24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr
 8000d40:	40023800 	.word	0x40023800
 8000d44:	40013800 	.word	0x40013800
 8000d48:	40020000 	.word	0x40020000
 8000d4c:	40020400 	.word	0x40020400
 8000d50:	40020800 	.word	0x40020800
 8000d54:	40020c00 	.word	0x40020c00
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	40021400 	.word	0x40021400
 8000d60:	40021800 	.word	0x40021800
 8000d64:	40021c00 	.word	0x40021c00
 8000d68:	40022000 	.word	0x40022000
 8000d6c:	40022400 	.word	0x40022400
 8000d70:	40013c00 	.word	0x40013c00

08000d74 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b087      	sub	sp, #28
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8000d82:	2300      	movs	r3, #0
 8000d84:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8000d86:	2300      	movs	r3, #0
 8000d88:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
 8000d8e:	e0da      	b.n	8000f46 <HAL_GPIO_DeInit+0x1d2>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000d90:	2201      	movs	r2, #1
 8000d92:	697b      	ldr	r3, [r7, #20]
 8000d94:	fa02 f303 	lsl.w	r3, r2, r3
 8000d98:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8000d9a:	683a      	ldr	r2, [r7, #0]
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	4013      	ands	r3, r2
 8000da0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8000da2:	68fa      	ldr	r2, [r7, #12]
 8000da4:	693b      	ldr	r3, [r7, #16]
 8000da6:	429a      	cmp	r2, r3
 8000da8:	f040 80ca 	bne.w	8000f40 <HAL_GPIO_DeInit+0x1cc>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	2103      	movs	r1, #3
 8000db6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dba:	43db      	mvns	r3, r3
 8000dbc:	401a      	ands	r2, r3
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	08da      	lsrs	r2, r3, #3
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	08d9      	lsrs	r1, r3, #3
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	3108      	adds	r1, #8
 8000dce:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	f003 0307 	and.w	r3, r3, #7
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	200f      	movs	r0, #15
 8000ddc:	fa00 f303 	lsl.w	r3, r0, r3
 8000de0:	43db      	mvns	r3, r3
 8000de2:	4019      	ands	r1, r3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	3208      	adds	r2, #8
 8000de8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	689a      	ldr	r2, [r3, #8]
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	005b      	lsls	r3, r3, #1
 8000df4:	2103      	movs	r1, #3
 8000df6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfa:	43db      	mvns	r3, r3
 8000dfc:	401a      	ands	r2, r3
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	685a      	ldr	r2, [r3, #4]
 8000e06:	2101      	movs	r1, #1
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e0e:	43db      	mvns	r3, r3
 8000e10:	401a      	ands	r2, r3
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	68da      	ldr	r2, [r3, #12]
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	005b      	lsls	r3, r3, #1
 8000e1e:	2103      	movs	r1, #3
 8000e20:	fa01 f303 	lsl.w	r3, r1, r3
 8000e24:	43db      	mvns	r3, r3
 8000e26:	401a      	ands	r2, r3
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	60da      	str	r2, [r3, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8000e2c:	4a4b      	ldr	r2, [pc, #300]	; (8000f5c <HAL_GPIO_DeInit+0x1e8>)
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	089b      	lsrs	r3, r3, #2
 8000e32:	3302      	adds	r3, #2
 8000e34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e38:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	f003 0303 	and.w	r3, r3, #3
 8000e40:	009b      	lsls	r3, r3, #2
 8000e42:	220f      	movs	r2, #15
 8000e44:	fa02 f303 	lsl.w	r3, r2, r3
 8000e48:	68ba      	ldr	r2, [r7, #8]
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	4a43      	ldr	r2, [pc, #268]	; (8000f60 <HAL_GPIO_DeInit+0x1ec>)
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d037      	beq.n	8000ec6 <HAL_GPIO_DeInit+0x152>
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	4a42      	ldr	r2, [pc, #264]	; (8000f64 <HAL_GPIO_DeInit+0x1f0>)
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d031      	beq.n	8000ec2 <HAL_GPIO_DeInit+0x14e>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4a41      	ldr	r2, [pc, #260]	; (8000f68 <HAL_GPIO_DeInit+0x1f4>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d02b      	beq.n	8000ebe <HAL_GPIO_DeInit+0x14a>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	4a40      	ldr	r2, [pc, #256]	; (8000f6c <HAL_GPIO_DeInit+0x1f8>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d025      	beq.n	8000eba <HAL_GPIO_DeInit+0x146>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4a3f      	ldr	r2, [pc, #252]	; (8000f70 <HAL_GPIO_DeInit+0x1fc>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d01f      	beq.n	8000eb6 <HAL_GPIO_DeInit+0x142>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4a3e      	ldr	r2, [pc, #248]	; (8000f74 <HAL_GPIO_DeInit+0x200>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d019      	beq.n	8000eb2 <HAL_GPIO_DeInit+0x13e>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4a3d      	ldr	r2, [pc, #244]	; (8000f78 <HAL_GPIO_DeInit+0x204>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d013      	beq.n	8000eae <HAL_GPIO_DeInit+0x13a>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4a3c      	ldr	r2, [pc, #240]	; (8000f7c <HAL_GPIO_DeInit+0x208>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d00d      	beq.n	8000eaa <HAL_GPIO_DeInit+0x136>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4a3b      	ldr	r2, [pc, #236]	; (8000f80 <HAL_GPIO_DeInit+0x20c>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d007      	beq.n	8000ea6 <HAL_GPIO_DeInit+0x132>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4a3a      	ldr	r2, [pc, #232]	; (8000f84 <HAL_GPIO_DeInit+0x210>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d101      	bne.n	8000ea2 <HAL_GPIO_DeInit+0x12e>
 8000e9e:	2309      	movs	r3, #9
 8000ea0:	e012      	b.n	8000ec8 <HAL_GPIO_DeInit+0x154>
 8000ea2:	230a      	movs	r3, #10
 8000ea4:	e010      	b.n	8000ec8 <HAL_GPIO_DeInit+0x154>
 8000ea6:	2308      	movs	r3, #8
 8000ea8:	e00e      	b.n	8000ec8 <HAL_GPIO_DeInit+0x154>
 8000eaa:	2307      	movs	r3, #7
 8000eac:	e00c      	b.n	8000ec8 <HAL_GPIO_DeInit+0x154>
 8000eae:	2306      	movs	r3, #6
 8000eb0:	e00a      	b.n	8000ec8 <HAL_GPIO_DeInit+0x154>
 8000eb2:	2305      	movs	r3, #5
 8000eb4:	e008      	b.n	8000ec8 <HAL_GPIO_DeInit+0x154>
 8000eb6:	2304      	movs	r3, #4
 8000eb8:	e006      	b.n	8000ec8 <HAL_GPIO_DeInit+0x154>
 8000eba:	2303      	movs	r3, #3
 8000ebc:	e004      	b.n	8000ec8 <HAL_GPIO_DeInit+0x154>
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	e002      	b.n	8000ec8 <HAL_GPIO_DeInit+0x154>
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	e000      	b.n	8000ec8 <HAL_GPIO_DeInit+0x154>
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	697a      	ldr	r2, [r7, #20]
 8000eca:	f002 0203 	and.w	r2, r2, #3
 8000ece:	0092      	lsls	r2, r2, #2
 8000ed0:	fa03 f202 	lsl.w	r2, r3, r2
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d132      	bne.n	8000f40 <HAL_GPIO_DeInit+0x1cc>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	f003 0303 	and.w	r3, r3, #3
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	220f      	movs	r2, #15
 8000ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee8:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8000eea:	481c      	ldr	r0, [pc, #112]	; (8000f5c <HAL_GPIO_DeInit+0x1e8>)
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	089b      	lsrs	r3, r3, #2
 8000ef0:	491a      	ldr	r1, [pc, #104]	; (8000f5c <HAL_GPIO_DeInit+0x1e8>)
 8000ef2:	697a      	ldr	r2, [r7, #20]
 8000ef4:	0892      	lsrs	r2, r2, #2
 8000ef6:	3202      	adds	r2, #2
 8000ef8:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8000efc:	68ba      	ldr	r2, [r7, #8]
 8000efe:	43d2      	mvns	r2, r2
 8000f00:	400a      	ands	r2, r1
 8000f02:	3302      	adds	r3, #2
 8000f04:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8000f08:	491f      	ldr	r1, [pc, #124]	; (8000f88 <HAL_GPIO_DeInit+0x214>)
 8000f0a:	4b1f      	ldr	r3, [pc, #124]	; (8000f88 <HAL_GPIO_DeInit+0x214>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	43db      	mvns	r3, r3
 8000f12:	4013      	ands	r3, r2
 8000f14:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8000f16:	491c      	ldr	r1, [pc, #112]	; (8000f88 <HAL_GPIO_DeInit+0x214>)
 8000f18:	4b1b      	ldr	r3, [pc, #108]	; (8000f88 <HAL_GPIO_DeInit+0x214>)
 8000f1a:	685a      	ldr	r2, [r3, #4]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	43db      	mvns	r3, r3
 8000f20:	4013      	ands	r3, r2
 8000f22:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8000f24:	4918      	ldr	r1, [pc, #96]	; (8000f88 <HAL_GPIO_DeInit+0x214>)
 8000f26:	4b18      	ldr	r3, [pc, #96]	; (8000f88 <HAL_GPIO_DeInit+0x214>)
 8000f28:	689a      	ldr	r2, [r3, #8]
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	43db      	mvns	r3, r3
 8000f2e:	4013      	ands	r3, r2
 8000f30:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8000f32:	4915      	ldr	r1, [pc, #84]	; (8000f88 <HAL_GPIO_DeInit+0x214>)
 8000f34:	4b14      	ldr	r3, [pc, #80]	; (8000f88 <HAL_GPIO_DeInit+0x214>)
 8000f36:	68da      	ldr	r2, [r3, #12]
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	43db      	mvns	r3, r3
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	60cb      	str	r3, [r1, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	3301      	adds	r3, #1
 8000f44:	617b      	str	r3, [r7, #20]
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	2b0f      	cmp	r3, #15
 8000f4a:	f67f af21 	bls.w	8000d90 <HAL_GPIO_DeInit+0x1c>
	  }
    }
  }
}
 8000f4e:	bf00      	nop
 8000f50:	371c      	adds	r7, #28
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	40013800 	.word	0x40013800
 8000f60:	40020000 	.word	0x40020000
 8000f64:	40020400 	.word	0x40020400
 8000f68:	40020800 	.word	0x40020800
 8000f6c:	40020c00 	.word	0x40020c00
 8000f70:	40021000 	.word	0x40021000
 8000f74:	40021400 	.word	0x40021400
 8000f78:	40021800 	.word	0x40021800
 8000f7c:	40021c00 	.word	0x40021c00
 8000f80:	40022000 	.word	0x40022000
 8000f84:	40022400 	.word	0x40022400
 8000f88:	40013c00 	.word	0x40013c00

08000f8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	460b      	mov	r3, r1
 8000f96:	807b      	strh	r3, [r7, #2]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f9c:	787b      	ldrb	r3, [r7, #1]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d003      	beq.n	8000faa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fa2:	887a      	ldrh	r2, [r7, #2]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8000fa8:	e003      	b.n	8000fb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8000faa:	887b      	ldrh	r3, [r7, #2]
 8000fac:	041a      	lsls	r2, r3, #16
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	619a      	str	r2, [r3, #24]
}
 8000fb2:	bf00      	nop
 8000fb4:	370c      	adds	r7, #12
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
	...

08000fc0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000fca:	4a23      	ldr	r2, [pc, #140]	; (8001058 <HAL_PWREx_EnableOverDrive+0x98>)
 8000fcc:	4b22      	ldr	r3, [pc, #136]	; (8001058 <HAL_PWREx_EnableOverDrive+0x98>)
 8000fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fd4:	6413      	str	r3, [r2, #64]	; 0x40
 8000fd6:	4b20      	ldr	r3, [pc, #128]	; (8001058 <HAL_PWREx_EnableOverDrive+0x98>)
 8000fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fde:	603b      	str	r3, [r7, #0]
 8000fe0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000fe2:	4a1e      	ldr	r2, [pc, #120]	; (800105c <HAL_PWREx_EnableOverDrive+0x9c>)
 8000fe4:	4b1d      	ldr	r3, [pc, #116]	; (800105c <HAL_PWREx_EnableOverDrive+0x9c>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fec:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fee:	f7ff fb69 	bl	80006c4 <HAL_GetTick>
 8000ff2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000ff4:	e009      	b.n	800100a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000ff6:	f7ff fb65 	bl	80006c4 <HAL_GetTick>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001004:	d901      	bls.n	800100a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001006:	2303      	movs	r3, #3
 8001008:	e022      	b.n	8001050 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800100a:	4b14      	ldr	r3, [pc, #80]	; (800105c <HAL_PWREx_EnableOverDrive+0x9c>)
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001012:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001016:	d1ee      	bne.n	8000ff6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001018:	4a10      	ldr	r2, [pc, #64]	; (800105c <HAL_PWREx_EnableOverDrive+0x9c>)
 800101a:	4b10      	ldr	r3, [pc, #64]	; (800105c <HAL_PWREx_EnableOverDrive+0x9c>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001022:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001024:	f7ff fb4e 	bl	80006c4 <HAL_GetTick>
 8001028:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800102a:	e009      	b.n	8001040 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800102c:	f7ff fb4a 	bl	80006c4 <HAL_GetTick>
 8001030:	4602      	mov	r2, r0
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800103a:	d901      	bls.n	8001040 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800103c:	2303      	movs	r3, #3
 800103e:	e007      	b.n	8001050 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001040:	4b06      	ldr	r3, [pc, #24]	; (800105c <HAL_PWREx_EnableOverDrive+0x9c>)
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001048:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800104c:	d1ee      	bne.n	800102c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800104e:	2300      	movs	r3, #0
}
 8001050:	4618      	mov	r0, r3
 8001052:	3708      	adds	r7, #8
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40023800 	.word	0x40023800
 800105c:	40007000 	.word	0x40007000

08001060 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8001068:	2300      	movs	r3, #0
 800106a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d101      	bne.n	8001076 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
 8001074:	e25e      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	2b00      	cmp	r3, #0
 8001080:	f000 8087 	beq.w	8001192 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001084:	4b96      	ldr	r3, [pc, #600]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 8001086:	689b      	ldr	r3, [r3, #8]
 8001088:	f003 030c 	and.w	r3, r3, #12
 800108c:	2b04      	cmp	r3, #4
 800108e:	d00c      	beq.n	80010aa <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001090:	4b93      	ldr	r3, [pc, #588]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 8001092:	689b      	ldr	r3, [r3, #8]
 8001094:	f003 030c 	and.w	r3, r3, #12
 8001098:	2b08      	cmp	r3, #8
 800109a:	d112      	bne.n	80010c2 <HAL_RCC_OscConfig+0x62>
 800109c:	4b90      	ldr	r3, [pc, #576]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80010a8:	d10b      	bne.n	80010c2 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010aa:	4b8d      	ldr	r3, [pc, #564]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d06c      	beq.n	8001190 <HAL_RCC_OscConfig+0x130>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d168      	bne.n	8001190 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e238      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010ca:	d106      	bne.n	80010da <HAL_RCC_OscConfig+0x7a>
 80010cc:	4a84      	ldr	r2, [pc, #528]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80010ce:	4b84      	ldr	r3, [pc, #528]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010d6:	6013      	str	r3, [r2, #0]
 80010d8:	e02e      	b.n	8001138 <HAL_RCC_OscConfig+0xd8>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d10c      	bne.n	80010fc <HAL_RCC_OscConfig+0x9c>
 80010e2:	4a7f      	ldr	r2, [pc, #508]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80010e4:	4b7e      	ldr	r3, [pc, #504]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010ec:	6013      	str	r3, [r2, #0]
 80010ee:	4a7c      	ldr	r2, [pc, #496]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80010f0:	4b7b      	ldr	r3, [pc, #492]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010f8:	6013      	str	r3, [r2, #0]
 80010fa:	e01d      	b.n	8001138 <HAL_RCC_OscConfig+0xd8>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001104:	d10c      	bne.n	8001120 <HAL_RCC_OscConfig+0xc0>
 8001106:	4a76      	ldr	r2, [pc, #472]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 8001108:	4b75      	ldr	r3, [pc, #468]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001110:	6013      	str	r3, [r2, #0]
 8001112:	4a73      	ldr	r2, [pc, #460]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 8001114:	4b72      	ldr	r3, [pc, #456]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800111c:	6013      	str	r3, [r2, #0]
 800111e:	e00b      	b.n	8001138 <HAL_RCC_OscConfig+0xd8>
 8001120:	4a6f      	ldr	r2, [pc, #444]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 8001122:	4b6f      	ldr	r3, [pc, #444]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800112a:	6013      	str	r3, [r2, #0]
 800112c:	4a6c      	ldr	r2, [pc, #432]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 800112e:	4b6c      	ldr	r3, [pc, #432]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001136:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d013      	beq.n	8001168 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001140:	f7ff fac0 	bl	80006c4 <HAL_GetTick>
 8001144:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001146:	e008      	b.n	800115a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001148:	f7ff fabc 	bl	80006c4 <HAL_GetTick>
 800114c:	4602      	mov	r2, r0
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	2b64      	cmp	r3, #100	; 0x64
 8001154:	d901      	bls.n	800115a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001156:	2303      	movs	r3, #3
 8001158:	e1ec      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800115a:	4b61      	ldr	r3, [pc, #388]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001162:	2b00      	cmp	r3, #0
 8001164:	d0f0      	beq.n	8001148 <HAL_RCC_OscConfig+0xe8>
 8001166:	e014      	b.n	8001192 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001168:	f7ff faac 	bl	80006c4 <HAL_GetTick>
 800116c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800116e:	e008      	b.n	8001182 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001170:	f7ff faa8 	bl	80006c4 <HAL_GetTick>
 8001174:	4602      	mov	r2, r0
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	2b64      	cmp	r3, #100	; 0x64
 800117c:	d901      	bls.n	8001182 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800117e:	2303      	movs	r3, #3
 8001180:	e1d8      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001182:	4b57      	ldr	r3, [pc, #348]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800118a:	2b00      	cmp	r3, #0
 800118c:	d1f0      	bne.n	8001170 <HAL_RCC_OscConfig+0x110>
 800118e:	e000      	b.n	8001192 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001190:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f003 0302 	and.w	r3, r3, #2
 800119a:	2b00      	cmp	r3, #0
 800119c:	d069      	beq.n	8001272 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800119e:	4b50      	ldr	r3, [pc, #320]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	f003 030c 	and.w	r3, r3, #12
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d00b      	beq.n	80011c2 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011aa:	4b4d      	ldr	r3, [pc, #308]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	f003 030c 	and.w	r3, r3, #12
 80011b2:	2b08      	cmp	r3, #8
 80011b4:	d11c      	bne.n	80011f0 <HAL_RCC_OscConfig+0x190>
 80011b6:	4b4a      	ldr	r3, [pc, #296]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d116      	bne.n	80011f0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011c2:	4b47      	ldr	r3, [pc, #284]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 0302 	and.w	r3, r3, #2
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d005      	beq.n	80011da <HAL_RCC_OscConfig+0x17a>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	68db      	ldr	r3, [r3, #12]
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d001      	beq.n	80011da <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	e1ac      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011da:	4941      	ldr	r1, [pc, #260]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80011dc:	4b40      	ldr	r3, [pc, #256]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	691b      	ldr	r3, [r3, #16]
 80011e8:	00db      	lsls	r3, r3, #3
 80011ea:	4313      	orrs	r3, r2
 80011ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011ee:	e040      	b.n	8001272 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d023      	beq.n	8001240 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011f8:	4a39      	ldr	r2, [pc, #228]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80011fa:	4b39      	ldr	r3, [pc, #228]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f043 0301 	orr.w	r3, r3, #1
 8001202:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001204:	f7ff fa5e 	bl	80006c4 <HAL_GetTick>
 8001208:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800120a:	e008      	b.n	800121e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800120c:	f7ff fa5a 	bl	80006c4 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b02      	cmp	r3, #2
 8001218:	d901      	bls.n	800121e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e18a      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800121e:	4b30      	ldr	r3, [pc, #192]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0f0      	beq.n	800120c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800122a:	492d      	ldr	r1, [pc, #180]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 800122c:	4b2c      	ldr	r3, [pc, #176]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	691b      	ldr	r3, [r3, #16]
 8001238:	00db      	lsls	r3, r3, #3
 800123a:	4313      	orrs	r3, r2
 800123c:	600b      	str	r3, [r1, #0]
 800123e:	e018      	b.n	8001272 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001240:	4a27      	ldr	r2, [pc, #156]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 8001242:	4b27      	ldr	r3, [pc, #156]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f023 0301 	bic.w	r3, r3, #1
 800124a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800124c:	f7ff fa3a 	bl	80006c4 <HAL_GetTick>
 8001250:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001252:	e008      	b.n	8001266 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001254:	f7ff fa36 	bl	80006c4 <HAL_GetTick>
 8001258:	4602      	mov	r2, r0
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	1ad3      	subs	r3, r2, r3
 800125e:	2b02      	cmp	r3, #2
 8001260:	d901      	bls.n	8001266 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001262:	2303      	movs	r3, #3
 8001264:	e166      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001266:	4b1e      	ldr	r3, [pc, #120]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0302 	and.w	r3, r3, #2
 800126e:	2b00      	cmp	r3, #0
 8001270:	d1f0      	bne.n	8001254 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0308 	and.w	r3, r3, #8
 800127a:	2b00      	cmp	r3, #0
 800127c:	d038      	beq.n	80012f0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	695b      	ldr	r3, [r3, #20]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d019      	beq.n	80012ba <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001286:	4a16      	ldr	r2, [pc, #88]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 8001288:	4b15      	ldr	r3, [pc, #84]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 800128a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001292:	f7ff fa17 	bl	80006c4 <HAL_GetTick>
 8001296:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001298:	e008      	b.n	80012ac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800129a:	f7ff fa13 	bl	80006c4 <HAL_GetTick>
 800129e:	4602      	mov	r2, r0
 80012a0:	693b      	ldr	r3, [r7, #16]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	d901      	bls.n	80012ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80012a8:	2303      	movs	r3, #3
 80012aa:	e143      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012ac:	4b0c      	ldr	r3, [pc, #48]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80012ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012b0:	f003 0302 	and.w	r3, r3, #2
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d0f0      	beq.n	800129a <HAL_RCC_OscConfig+0x23a>
 80012b8:	e01a      	b.n	80012f0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012ba:	4a09      	ldr	r2, [pc, #36]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80012bc:	4b08      	ldr	r3, [pc, #32]	; (80012e0 <HAL_RCC_OscConfig+0x280>)
 80012be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012c0:	f023 0301 	bic.w	r3, r3, #1
 80012c4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012c6:	f7ff f9fd 	bl	80006c4 <HAL_GetTick>
 80012ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012cc:	e00a      	b.n	80012e4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012ce:	f7ff f9f9 	bl	80006c4 <HAL_GetTick>
 80012d2:	4602      	mov	r2, r0
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	1ad3      	subs	r3, r2, r3
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d903      	bls.n	80012e4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80012dc:	2303      	movs	r3, #3
 80012de:	e129      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>
 80012e0:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012e4:	4b95      	ldr	r3, [pc, #596]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 80012e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012e8:	f003 0302 	and.w	r3, r3, #2
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d1ee      	bne.n	80012ce <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0304 	and.w	r3, r3, #4
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	f000 80a4 	beq.w	8001446 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012fe:	4b8f      	ldr	r3, [pc, #572]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 8001300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001306:	2b00      	cmp	r3, #0
 8001308:	d10d      	bne.n	8001326 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800130a:	4a8c      	ldr	r2, [pc, #560]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 800130c:	4b8b      	ldr	r3, [pc, #556]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 800130e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001310:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001314:	6413      	str	r3, [r2, #64]	; 0x40
 8001316:	4b89      	ldr	r3, [pc, #548]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 8001318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001322:	2301      	movs	r3, #1
 8001324:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001326:	4b86      	ldr	r3, [pc, #536]	; (8001540 <HAL_RCC_OscConfig+0x4e0>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800132e:	2b00      	cmp	r3, #0
 8001330:	d118      	bne.n	8001364 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001332:	4a83      	ldr	r2, [pc, #524]	; (8001540 <HAL_RCC_OscConfig+0x4e0>)
 8001334:	4b82      	ldr	r3, [pc, #520]	; (8001540 <HAL_RCC_OscConfig+0x4e0>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800133c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800133e:	f7ff f9c1 	bl	80006c4 <HAL_GetTick>
 8001342:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001344:	e008      	b.n	8001358 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001346:	f7ff f9bd 	bl	80006c4 <HAL_GetTick>
 800134a:	4602      	mov	r2, r0
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	1ad3      	subs	r3, r2, r3
 8001350:	2b64      	cmp	r3, #100	; 0x64
 8001352:	d901      	bls.n	8001358 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001354:	2303      	movs	r3, #3
 8001356:	e0ed      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001358:	4b79      	ldr	r3, [pc, #484]	; (8001540 <HAL_RCC_OscConfig+0x4e0>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001360:	2b00      	cmp	r3, #0
 8001362:	d0f0      	beq.n	8001346 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	2b01      	cmp	r3, #1
 800136a:	d106      	bne.n	800137a <HAL_RCC_OscConfig+0x31a>
 800136c:	4a73      	ldr	r2, [pc, #460]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 800136e:	4b73      	ldr	r3, [pc, #460]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 8001370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001372:	f043 0301 	orr.w	r3, r3, #1
 8001376:	6713      	str	r3, [r2, #112]	; 0x70
 8001378:	e02d      	b.n	80013d6 <HAL_RCC_OscConfig+0x376>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d10c      	bne.n	800139c <HAL_RCC_OscConfig+0x33c>
 8001382:	4a6e      	ldr	r2, [pc, #440]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 8001384:	4b6d      	ldr	r3, [pc, #436]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 8001386:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001388:	f023 0301 	bic.w	r3, r3, #1
 800138c:	6713      	str	r3, [r2, #112]	; 0x70
 800138e:	4a6b      	ldr	r2, [pc, #428]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 8001390:	4b6a      	ldr	r3, [pc, #424]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 8001392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001394:	f023 0304 	bic.w	r3, r3, #4
 8001398:	6713      	str	r3, [r2, #112]	; 0x70
 800139a:	e01c      	b.n	80013d6 <HAL_RCC_OscConfig+0x376>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	2b05      	cmp	r3, #5
 80013a2:	d10c      	bne.n	80013be <HAL_RCC_OscConfig+0x35e>
 80013a4:	4a65      	ldr	r2, [pc, #404]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 80013a6:	4b65      	ldr	r3, [pc, #404]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 80013a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013aa:	f043 0304 	orr.w	r3, r3, #4
 80013ae:	6713      	str	r3, [r2, #112]	; 0x70
 80013b0:	4a62      	ldr	r2, [pc, #392]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 80013b2:	4b62      	ldr	r3, [pc, #392]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 80013b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013b6:	f043 0301 	orr.w	r3, r3, #1
 80013ba:	6713      	str	r3, [r2, #112]	; 0x70
 80013bc:	e00b      	b.n	80013d6 <HAL_RCC_OscConfig+0x376>
 80013be:	4a5f      	ldr	r2, [pc, #380]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 80013c0:	4b5e      	ldr	r3, [pc, #376]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 80013c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013c4:	f023 0301 	bic.w	r3, r3, #1
 80013c8:	6713      	str	r3, [r2, #112]	; 0x70
 80013ca:	4a5c      	ldr	r2, [pc, #368]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 80013cc:	4b5b      	ldr	r3, [pc, #364]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 80013ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013d0:	f023 0304 	bic.w	r3, r3, #4
 80013d4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d015      	beq.n	800140a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013de:	f7ff f971 	bl	80006c4 <HAL_GetTick>
 80013e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013e4:	e00a      	b.n	80013fc <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80013e6:	f7ff f96d 	bl	80006c4 <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d901      	bls.n	80013fc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80013f8:	2303      	movs	r3, #3
 80013fa:	e09b      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013fc:	4b4f      	ldr	r3, [pc, #316]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 80013fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001400:	f003 0302 	and.w	r3, r3, #2
 8001404:	2b00      	cmp	r3, #0
 8001406:	d0ee      	beq.n	80013e6 <HAL_RCC_OscConfig+0x386>
 8001408:	e014      	b.n	8001434 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800140a:	f7ff f95b 	bl	80006c4 <HAL_GetTick>
 800140e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001410:	e00a      	b.n	8001428 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001412:	f7ff f957 	bl	80006c4 <HAL_GetTick>
 8001416:	4602      	mov	r2, r0
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001420:	4293      	cmp	r3, r2
 8001422:	d901      	bls.n	8001428 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001424:	2303      	movs	r3, #3
 8001426:	e085      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001428:	4b44      	ldr	r3, [pc, #272]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 800142a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800142c:	f003 0302 	and.w	r3, r3, #2
 8001430:	2b00      	cmp	r3, #0
 8001432:	d1ee      	bne.n	8001412 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001434:	7dfb      	ldrb	r3, [r7, #23]
 8001436:	2b01      	cmp	r3, #1
 8001438:	d105      	bne.n	8001446 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800143a:	4a40      	ldr	r2, [pc, #256]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 800143c:	4b3f      	ldr	r3, [pc, #252]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 800143e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001440:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001444:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	699b      	ldr	r3, [r3, #24]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d071      	beq.n	8001532 <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800144e:	4b3b      	ldr	r3, [pc, #236]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 8001450:	689b      	ldr	r3, [r3, #8]
 8001452:	f003 030c 	and.w	r3, r3, #12
 8001456:	2b08      	cmp	r3, #8
 8001458:	d069      	beq.n	800152e <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	699b      	ldr	r3, [r3, #24]
 800145e:	2b02      	cmp	r3, #2
 8001460:	d14b      	bne.n	80014fa <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001462:	4a36      	ldr	r2, [pc, #216]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 8001464:	4b35      	ldr	r3, [pc, #212]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800146c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800146e:	f7ff f929 	bl	80006c4 <HAL_GetTick>
 8001472:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001474:	e008      	b.n	8001488 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001476:	f7ff f925 	bl	80006c4 <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b02      	cmp	r3, #2
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e055      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001488:	4b2c      	ldr	r3, [pc, #176]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001490:	2b00      	cmp	r3, #0
 8001492:	d1f0      	bne.n	8001476 <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001494:	4929      	ldr	r1, [pc, #164]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	69da      	ldr	r2, [r3, #28]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6a1b      	ldr	r3, [r3, #32]
 800149e:	431a      	orrs	r2, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a4:	019b      	lsls	r3, r3, #6
 80014a6:	431a      	orrs	r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ac:	085b      	lsrs	r3, r3, #1
 80014ae:	3b01      	subs	r3, #1
 80014b0:	041b      	lsls	r3, r3, #16
 80014b2:	431a      	orrs	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b8:	061b      	lsls	r3, r3, #24
 80014ba:	431a      	orrs	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c0:	071b      	lsls	r3, r3, #28
 80014c2:	4313      	orrs	r3, r2
 80014c4:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014c6:	4a1d      	ldr	r2, [pc, #116]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 80014c8:	4b1c      	ldr	r3, [pc, #112]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d2:	f7ff f8f7 	bl	80006c4 <HAL_GetTick>
 80014d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014d8:	e008      	b.n	80014ec <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014da:	f7ff f8f3 	bl	80006c4 <HAL_GetTick>
 80014de:	4602      	mov	r2, r0
 80014e0:	693b      	ldr	r3, [r7, #16]
 80014e2:	1ad3      	subs	r3, r2, r3
 80014e4:	2b02      	cmp	r3, #2
 80014e6:	d901      	bls.n	80014ec <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80014e8:	2303      	movs	r3, #3
 80014ea:	e023      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014ec:	4b13      	ldr	r3, [pc, #76]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d0f0      	beq.n	80014da <HAL_RCC_OscConfig+0x47a>
 80014f8:	e01b      	b.n	8001532 <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014fa:	4a10      	ldr	r2, [pc, #64]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 80014fc:	4b0f      	ldr	r3, [pc, #60]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001504:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001506:	f7ff f8dd 	bl	80006c4 <HAL_GetTick>
 800150a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800150c:	e008      	b.n	8001520 <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800150e:	f7ff f8d9 	bl	80006c4 <HAL_GetTick>
 8001512:	4602      	mov	r2, r0
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d901      	bls.n	8001520 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e009      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001520:	4b06      	ldr	r3, [pc, #24]	; (800153c <HAL_RCC_OscConfig+0x4dc>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001528:	2b00      	cmp	r3, #0
 800152a:	d1f0      	bne.n	800150e <HAL_RCC_OscConfig+0x4ae>
 800152c:	e001      	b.n	8001532 <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e000      	b.n	8001534 <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 8001532:	2300      	movs	r3, #0
}
 8001534:	4618      	mov	r0, r3
 8001536:	3718      	adds	r7, #24
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40023800 	.word	0x40023800
 8001540:	40007000 	.word	0x40007000

08001544 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b084      	sub	sp, #16
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d101      	bne.n	800155c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	e0ce      	b.n	80016fa <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800155c:	4b69      	ldr	r3, [pc, #420]	; (8001704 <HAL_RCC_ClockConfig+0x1c0>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 020f 	and.w	r2, r3, #15
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	429a      	cmp	r2, r3
 8001568:	d210      	bcs.n	800158c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800156a:	4966      	ldr	r1, [pc, #408]	; (8001704 <HAL_RCC_ClockConfig+0x1c0>)
 800156c:	4b65      	ldr	r3, [pc, #404]	; (8001704 <HAL_RCC_ClockConfig+0x1c0>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f023 020f 	bic.w	r2, r3, #15
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	4313      	orrs	r3, r2
 8001578:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800157a:	4b62      	ldr	r3, [pc, #392]	; (8001704 <HAL_RCC_ClockConfig+0x1c0>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 020f 	and.w	r2, r3, #15
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	429a      	cmp	r2, r3
 8001586:	d001      	beq.n	800158c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e0b6      	b.n	80016fa <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f003 0302 	and.w	r3, r3, #2
 8001594:	2b00      	cmp	r3, #0
 8001596:	d020      	beq.n	80015da <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f003 0304 	and.w	r3, r3, #4
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d005      	beq.n	80015b0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015a4:	4a58      	ldr	r2, [pc, #352]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 80015a6:	4b58      	ldr	r3, [pc, #352]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80015ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0308 	and.w	r3, r3, #8
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d005      	beq.n	80015c8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015bc:	4a52      	ldr	r2, [pc, #328]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 80015be:	4b52      	ldr	r3, [pc, #328]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80015c6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015c8:	494f      	ldr	r1, [pc, #316]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 80015ca:	4b4f      	ldr	r3, [pc, #316]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f003 0301 	and.w	r3, r3, #1
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d040      	beq.n	8001668 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d107      	bne.n	80015fe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015ee:	4b46      	ldr	r3, [pc, #280]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d115      	bne.n	8001626 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e07d      	b.n	80016fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	2b02      	cmp	r3, #2
 8001604:	d107      	bne.n	8001616 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001606:	4b40      	ldr	r3, [pc, #256]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800160e:	2b00      	cmp	r3, #0
 8001610:	d109      	bne.n	8001626 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e071      	b.n	80016fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001616:	4b3c      	ldr	r3, [pc, #240]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	2b00      	cmp	r3, #0
 8001620:	d101      	bne.n	8001626 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e069      	b.n	80016fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001626:	4938      	ldr	r1, [pc, #224]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 8001628:	4b37      	ldr	r3, [pc, #220]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	f023 0203 	bic.w	r2, r3, #3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	4313      	orrs	r3, r2
 8001636:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001638:	f7ff f844 	bl	80006c4 <HAL_GetTick>
 800163c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800163e:	e00a      	b.n	8001656 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001640:	f7ff f840 	bl	80006c4 <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	f241 3288 	movw	r2, #5000	; 0x1388
 800164e:	4293      	cmp	r3, r2
 8001650:	d901      	bls.n	8001656 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001652:	2303      	movs	r3, #3
 8001654:	e051      	b.n	80016fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001656:	4b2c      	ldr	r3, [pc, #176]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	f003 020c 	and.w	r2, r3, #12
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	429a      	cmp	r2, r3
 8001666:	d1eb      	bne.n	8001640 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001668:	4b26      	ldr	r3, [pc, #152]	; (8001704 <HAL_RCC_ClockConfig+0x1c0>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 020f 	and.w	r2, r3, #15
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	429a      	cmp	r2, r3
 8001674:	d910      	bls.n	8001698 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001676:	4923      	ldr	r1, [pc, #140]	; (8001704 <HAL_RCC_ClockConfig+0x1c0>)
 8001678:	4b22      	ldr	r3, [pc, #136]	; (8001704 <HAL_RCC_ClockConfig+0x1c0>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f023 020f 	bic.w	r2, r3, #15
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	4313      	orrs	r3, r2
 8001684:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001686:	4b1f      	ldr	r3, [pc, #124]	; (8001704 <HAL_RCC_ClockConfig+0x1c0>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 020f 	and.w	r2, r3, #15
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	429a      	cmp	r2, r3
 8001692:	d001      	beq.n	8001698 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e030      	b.n	80016fa <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 0304 	and.w	r3, r3, #4
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d008      	beq.n	80016b6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016a4:	4918      	ldr	r1, [pc, #96]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 80016a6:	4b18      	ldr	r3, [pc, #96]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	68db      	ldr	r3, [r3, #12]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0308 	and.w	r3, r3, #8
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d009      	beq.n	80016d6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80016c2:	4911      	ldr	r1, [pc, #68]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 80016c4:	4b10      	ldr	r3, [pc, #64]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	691b      	ldr	r3, [r3, #16]
 80016d0:	00db      	lsls	r3, r3, #3
 80016d2:	4313      	orrs	r3, r2
 80016d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80016d6:	f000 f81d 	bl	8001714 <HAL_RCC_GetSysClockFreq>
 80016da:	4601      	mov	r1, r0
 80016dc:	4b0a      	ldr	r3, [pc, #40]	; (8001708 <HAL_RCC_ClockConfig+0x1c4>)
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	091b      	lsrs	r3, r3, #4
 80016e2:	f003 030f 	and.w	r3, r3, #15
 80016e6:	4a09      	ldr	r2, [pc, #36]	; (800170c <HAL_RCC_ClockConfig+0x1c8>)
 80016e8:	5cd3      	ldrb	r3, [r2, r3]
 80016ea:	fa21 f303 	lsr.w	r3, r1, r3
 80016ee:	4a08      	ldr	r2, [pc, #32]	; (8001710 <HAL_RCC_ClockConfig+0x1cc>)
 80016f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80016f2:	2000      	movs	r0, #0
 80016f4:	f7fe ffa2 	bl	800063c <HAL_InitTick>

  return HAL_OK;
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	40023c00 	.word	0x40023c00
 8001708:	40023800 	.word	0x40023800
 800170c:	080057e4 	.word	0x080057e4
 8001710:	2000000c 	.word	0x2000000c

08001714 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001718:	b08f      	sub	sp, #60	; 0x3c
 800171a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800171c:	2300      	movs	r3, #0
 800171e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001720:	2300      	movs	r3, #0
 8001722:	637b      	str	r3, [r7, #52]	; 0x34
 8001724:	2300      	movs	r3, #0
 8001726:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0;
 8001728:	2300      	movs	r3, #0
 800172a:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800172c:	4b62      	ldr	r3, [pc, #392]	; (80018b8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	f003 030c 	and.w	r3, r3, #12
 8001734:	2b04      	cmp	r3, #4
 8001736:	d007      	beq.n	8001748 <HAL_RCC_GetSysClockFreq+0x34>
 8001738:	2b08      	cmp	r3, #8
 800173a:	d008      	beq.n	800174e <HAL_RCC_GetSysClockFreq+0x3a>
 800173c:	2b00      	cmp	r3, #0
 800173e:	f040 80b2 	bne.w	80018a6 <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001742:	4b5e      	ldr	r3, [pc, #376]	; (80018bc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001744:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8001746:	e0b1      	b.n	80018ac <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001748:	4b5d      	ldr	r3, [pc, #372]	; (80018c0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800174a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800174c:	e0ae      	b.n	80018ac <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800174e:	4b5a      	ldr	r3, [pc, #360]	; (80018b8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001756:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001758:	4b57      	ldr	r3, [pc, #348]	; (80018b8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001760:	2b00      	cmp	r3, #0
 8001762:	d04e      	beq.n	8001802 <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001764:	4b54      	ldr	r3, [pc, #336]	; (80018b8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	099b      	lsrs	r3, r3, #6
 800176a:	f04f 0400 	mov.w	r4, #0
 800176e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001772:	f04f 0200 	mov.w	r2, #0
 8001776:	ea01 0103 	and.w	r1, r1, r3
 800177a:	ea02 0204 	and.w	r2, r2, r4
 800177e:	460b      	mov	r3, r1
 8001780:	4614      	mov	r4, r2
 8001782:	0160      	lsls	r0, r4, #5
 8001784:	6278      	str	r0, [r7, #36]	; 0x24
 8001786:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001788:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 800178c:	6278      	str	r0, [r7, #36]	; 0x24
 800178e:	015b      	lsls	r3, r3, #5
 8001790:	623b      	str	r3, [r7, #32]
 8001792:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8001796:	1a5b      	subs	r3, r3, r1
 8001798:	eb64 0402 	sbc.w	r4, r4, r2
 800179c:	ea4f 1984 	mov.w	r9, r4, lsl #6
 80017a0:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 80017a4:	ea4f 1883 	mov.w	r8, r3, lsl #6
 80017a8:	ebb8 0803 	subs.w	r8, r8, r3
 80017ac:	eb69 0904 	sbc.w	r9, r9, r4
 80017b0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80017b4:	61fb      	str	r3, [r7, #28]
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80017bc:	61fb      	str	r3, [r7, #28]
 80017be:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80017c2:	61bb      	str	r3, [r7, #24]
 80017c4:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80017c8:	eb18 0801 	adds.w	r8, r8, r1
 80017cc:	eb49 0902 	adc.w	r9, r9, r2
 80017d0:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80017d4:	617b      	str	r3, [r7, #20]
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80017dc:	617b      	str	r3, [r7, #20]
 80017de:	ea4f 2348 	mov.w	r3, r8, lsl #9
 80017e2:	613b      	str	r3, [r7, #16]
 80017e4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80017e8:	4640      	mov	r0, r8
 80017ea:	4649      	mov	r1, r9
 80017ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017ee:	f04f 0400 	mov.w	r4, #0
 80017f2:	461a      	mov	r2, r3
 80017f4:	4623      	mov	r3, r4
 80017f6:	f7fe fd8b 	bl	8000310 <__aeabi_uldivmod>
 80017fa:	4603      	mov	r3, r0
 80017fc:	460c      	mov	r4, r1
 80017fe:	637b      	str	r3, [r7, #52]	; 0x34
 8001800:	e043      	b.n	800188a <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001802:	4b2d      	ldr	r3, [pc, #180]	; (80018b8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	099b      	lsrs	r3, r3, #6
 8001808:	f04f 0400 	mov.w	r4, #0
 800180c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001810:	f04f 0200 	mov.w	r2, #0
 8001814:	ea01 0103 	and.w	r1, r1, r3
 8001818:	ea02 0204 	and.w	r2, r2, r4
 800181c:	460b      	mov	r3, r1
 800181e:	4614      	mov	r4, r2
 8001820:	0160      	lsls	r0, r4, #5
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	68f8      	ldr	r0, [r7, #12]
 8001826:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 800182a:	60f8      	str	r0, [r7, #12]
 800182c:	015b      	lsls	r3, r3, #5
 800182e:	60bb      	str	r3, [r7, #8]
 8001830:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001834:	1a5b      	subs	r3, r3, r1
 8001836:	eb64 0402 	sbc.w	r4, r4, r2
 800183a:	01a6      	lsls	r6, r4, #6
 800183c:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8001840:	019d      	lsls	r5, r3, #6
 8001842:	1aed      	subs	r5, r5, r3
 8001844:	eb66 0604 	sbc.w	r6, r6, r4
 8001848:	00f3      	lsls	r3, r6, #3
 800184a:	607b      	str	r3, [r7, #4]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8001852:	607b      	str	r3, [r7, #4]
 8001854:	00eb      	lsls	r3, r5, #3
 8001856:	603b      	str	r3, [r7, #0]
 8001858:	e897 0060 	ldmia.w	r7, {r5, r6}
 800185c:	186d      	adds	r5, r5, r1
 800185e:	eb46 0602 	adc.w	r6, r6, r2
 8001862:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8001866:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 800186a:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 800186e:	4655      	mov	r5, sl
 8001870:	465e      	mov	r6, fp
 8001872:	4628      	mov	r0, r5
 8001874:	4631      	mov	r1, r6
 8001876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001878:	f04f 0400 	mov.w	r4, #0
 800187c:	461a      	mov	r2, r3
 800187e:	4623      	mov	r3, r4
 8001880:	f7fe fd46 	bl	8000310 <__aeabi_uldivmod>
 8001884:	4603      	mov	r3, r0
 8001886:	460c      	mov	r4, r1
 8001888:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 800188a:	4b0b      	ldr	r3, [pc, #44]	; (80018b8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	0c1b      	lsrs	r3, r3, #16
 8001890:	f003 0303 	and.w	r3, r3, #3
 8001894:	3301      	adds	r3, #1
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 800189a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800189c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800189e:	fbb2 f3f3 	udiv	r3, r2, r3
 80018a2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80018a4:	e002      	b.n	80018ac <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018a6:	4b05      	ldr	r3, [pc, #20]	; (80018bc <HAL_RCC_GetSysClockFreq+0x1a8>)
 80018a8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80018aa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	373c      	adds	r7, #60	; 0x3c
 80018b2:	46bd      	mov	sp, r7
 80018b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80018b8:	40023800 	.word	0x40023800
 80018bc:	00f42400 	.word	0x00f42400
 80018c0:	007a1200 	.word	0x007a1200

080018c4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018c8:	4b03      	ldr	r3, [pc, #12]	; (80018d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80018ca:	681b      	ldr	r3, [r3, #0]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	2000000c 	.word	0x2000000c

080018dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80018e0:	f7ff fff0 	bl	80018c4 <HAL_RCC_GetHCLKFreq>
 80018e4:	4601      	mov	r1, r0
 80018e6:	4b05      	ldr	r3, [pc, #20]	; (80018fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	0a9b      	lsrs	r3, r3, #10
 80018ec:	f003 0307 	and.w	r3, r3, #7
 80018f0:	4a03      	ldr	r2, [pc, #12]	; (8001900 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018f2:	5cd3      	ldrb	r3, [r2, r3]
 80018f4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	40023800 	.word	0x40023800
 8001900:	080057f4 	.word	0x080057f4

08001904 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001908:	f7ff ffdc 	bl	80018c4 <HAL_RCC_GetHCLKFreq>
 800190c:	4601      	mov	r1, r0
 800190e:	4b05      	ldr	r3, [pc, #20]	; (8001924 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	0b5b      	lsrs	r3, r3, #13
 8001914:	f003 0307 	and.w	r3, r3, #7
 8001918:	4a03      	ldr	r2, [pc, #12]	; (8001928 <HAL_RCC_GetPCLK2Freq+0x24>)
 800191a:	5cd3      	ldrb	r3, [r2, r3]
 800191c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001920:	4618      	mov	r0, r3
 8001922:	bd80      	pop	{r7, pc}
 8001924:	40023800 	.word	0x40023800
 8001928:	080057f4 	.word	0x080057f4

0800192c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b088      	sub	sp, #32
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001938:	2300      	movs	r3, #0
 800193a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800193c:	2300      	movs	r3, #0
 800193e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001940:	2300      	movs	r3, #0
 8001942:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001944:	2300      	movs	r3, #0
 8001946:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 0301 	and.w	r3, r3, #1
 8001950:	2b00      	cmp	r3, #0
 8001952:	d012      	beq.n	800197a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001954:	4a69      	ldr	r2, [pc, #420]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001956:	4b69      	ldr	r3, [pc, #420]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800195e:	6093      	str	r3, [r2, #8]
 8001960:	4966      	ldr	r1, [pc, #408]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001962:	4b66      	ldr	r3, [pc, #408]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001964:	689a      	ldr	r2, [r3, #8]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800196a:	4313      	orrs	r3, r2
 800196c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001972:	2b00      	cmp	r3, #0
 8001974:	d101      	bne.n	800197a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001976:	2301      	movs	r3, #1
 8001978:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d017      	beq.n	80019b6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001986:	495d      	ldr	r1, [pc, #372]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001988:	4b5c      	ldr	r3, [pc, #368]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800198a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800198e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001996:	4313      	orrs	r3, r2
 8001998:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80019a4:	d101      	bne.n	80019aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80019a6:	2301      	movs	r3, #1
 80019a8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d101      	bne.n	80019b6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80019b2:	2301      	movs	r3, #1
 80019b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d017      	beq.n	80019f2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80019c2:	494e      	ldr	r1, [pc, #312]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80019c4:	4b4d      	ldr	r3, [pc, #308]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80019c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80019ca:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d2:	4313      	orrs	r3, r2
 80019d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019e0:	d101      	bne.n	80019e6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80019e2:	2301      	movs	r3, #1
 80019e4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d101      	bne.n	80019f2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80019ee:	2301      	movs	r3, #1
 80019f0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80019fe:	2301      	movs	r3, #1
 8001a00:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0320 	and.w	r3, r3, #32
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	f000 808b 	beq.w	8001b26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a10:	4a3a      	ldr	r2, [pc, #232]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a12:	4b3a      	ldr	r3, [pc, #232]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a1a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a1c:	4b37      	ldr	r3, [pc, #220]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001a28:	4a35      	ldr	r2, [pc, #212]	; (8001b00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001a2a:	4b35      	ldr	r3, [pc, #212]	; (8001b00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001a34:	f7fe fe46 	bl	80006c4 <HAL_GetTick>
 8001a38:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001a3a:	e008      	b.n	8001a4e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a3c:	f7fe fe42 	bl	80006c4 <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	2b64      	cmp	r3, #100	; 0x64
 8001a48:	d901      	bls.n	8001a4e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e38d      	b.n	800216a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001a4e:	4b2c      	ldr	r3, [pc, #176]	; (8001b00 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d0f0      	beq.n	8001a3c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a5a:	4b28      	ldr	r3, [pc, #160]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a62:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d035      	beq.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d02e      	beq.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a78:	4b20      	ldr	r3, [pc, #128]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001a80:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a82:	4a1e      	ldr	r2, [pc, #120]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a84:	4b1d      	ldr	r3, [pc, #116]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a8c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a8e:	4a1b      	ldr	r2, [pc, #108]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a90:	4b1a      	ldr	r3, [pc, #104]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a98:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001a9a:	4a18      	ldr	r2, [pc, #96]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001aa0:	4b16      	ldr	r3, [pc, #88]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001aa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aa4:	f003 0301 	and.w	r3, r3, #1
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d014      	beq.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aac:	f7fe fe0a 	bl	80006c4 <HAL_GetTick>
 8001ab0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ab2:	e00a      	b.n	8001aca <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ab4:	f7fe fe06 	bl	80006c4 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e34f      	b.n	800216a <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aca:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d0ee      	beq.n	8001ab4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ada:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ade:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001ae2:	d111      	bne.n	8001b08 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8001ae4:	4805      	ldr	r0, [pc, #20]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ae6:	4b05      	ldr	r3, [pc, #20]	; (8001afc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001af2:	4b04      	ldr	r3, [pc, #16]	; (8001b04 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001af4:	400b      	ands	r3, r1
 8001af6:	4313      	orrs	r3, r2
 8001af8:	6083      	str	r3, [r0, #8]
 8001afa:	e00b      	b.n	8001b14 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001afc:	40023800 	.word	0x40023800
 8001b00:	40007000 	.word	0x40007000
 8001b04:	0ffffcff 	.word	0x0ffffcff
 8001b08:	4ab2      	ldr	r2, [pc, #712]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001b0a:	4bb2      	ldr	r3, [pc, #712]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001b12:	6093      	str	r3, [r2, #8]
 8001b14:	49af      	ldr	r1, [pc, #700]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001b16:	4baf      	ldr	r3, [pc, #700]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001b18:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b22:	4313      	orrs	r3, r2
 8001b24:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0310 	and.w	r3, r3, #16
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d010      	beq.n	8001b54 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001b32:	4aa8      	ldr	r2, [pc, #672]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001b34:	4ba7      	ldr	r3, [pc, #668]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001b36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b3e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8001b42:	49a4      	ldr	r1, [pc, #656]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001b44:	4ba3      	ldr	r3, [pc, #652]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001b46:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d00a      	beq.n	8001b76 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b60:	499c      	ldr	r1, [pc, #624]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001b62:	4b9c      	ldr	r3, [pc, #624]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001b70:	4313      	orrs	r3, r2
 8001b72:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d00a      	beq.n	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001b82:	4994      	ldr	r1, [pc, #592]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001b84:	4b93      	ldr	r3, [pc, #588]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b8a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001b92:	4313      	orrs	r3, r2
 8001b94:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d00a      	beq.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001ba4:	498b      	ldr	r1, [pc, #556]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001ba6:	4b8b      	ldr	r3, [pc, #556]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001ba8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d00a      	beq.n	8001bdc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001bc6:	4983      	ldr	r1, [pc, #524]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001bc8:	4b82      	ldr	r3, [pc, #520]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bd6:	4313      	orrs	r3, r2
 8001bd8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d00a      	beq.n	8001bfe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001be8:	497a      	ldr	r1, [pc, #488]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001bea:	4b7a      	ldr	r3, [pc, #488]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bf0:	f023 0203 	bic.w	r2, r3, #3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d00a      	beq.n	8001c20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001c0a:	4972      	ldr	r1, [pc, #456]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001c0c:	4b71      	ldr	r3, [pc, #452]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c12:	f023 020c 	bic.w	r2, r3, #12
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d00a      	beq.n	8001c42 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001c2c:	4969      	ldr	r1, [pc, #420]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001c2e:	4b69      	ldr	r3, [pc, #420]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c34:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d00a      	beq.n	8001c64 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001c4e:	4961      	ldr	r1, [pc, #388]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001c50:	4b60      	ldr	r3, [pc, #384]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c56:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c5e:	4313      	orrs	r3, r2
 8001c60:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d00a      	beq.n	8001c86 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001c70:	4958      	ldr	r1, [pc, #352]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001c72:	4b58      	ldr	r3, [pc, #352]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001c74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c78:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c80:	4313      	orrs	r3, r2
 8001c82:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d00a      	beq.n	8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8001c92:	4950      	ldr	r1, [pc, #320]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001c94:	4b4f      	ldr	r3, [pc, #316]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c9a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d00a      	beq.n	8001cca <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001cb4:	4947      	ldr	r1, [pc, #284]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001cb6:	4b47      	ldr	r3, [pc, #284]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001cb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cbc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d00a      	beq.n	8001cec <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001cd6:	493f      	ldr	r1, [pc, #252]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001cd8:	4b3e      	ldr	r3, [pc, #248]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001cde:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d00a      	beq.n	8001d0e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001cf8:	4936      	ldr	r1, [pc, #216]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001cfa:	4b36      	ldr	r3, [pc, #216]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d00:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d011      	beq.n	8001d3e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001d1a:	492e      	ldr	r1, [pc, #184]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001d1c:	4b2d      	ldr	r3, [pc, #180]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d22:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001d34:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001d38:	d101      	bne.n	8001d3e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0308 	and.w	r3, r3, #8
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d00a      	beq.n	8001d70 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001d5a:	491e      	ldr	r1, [pc, #120]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001d5c:	4b1d      	ldr	r3, [pc, #116]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001d5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d62:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d00b      	beq.n	8001d94 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001d7c:	4915      	ldr	r1, [pc, #84]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001d7e:	4b15      	ldr	r3, [pc, #84]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d84:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d00b      	beq.n	8001db8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8001da0:	490c      	ldr	r1, [pc, #48]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001da2:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001da8:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001db2:	4313      	orrs	r3, r2
 8001db4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d00e      	beq.n	8001de2 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001dc4:	4903      	ldr	r1, [pc, #12]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001dc6:	4b03      	ldr	r3, [pc, #12]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8001dc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001dcc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	e001      	b.n	8001dd8 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8001dd4:	40023800 	.word	0x40023800
 8001dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d00b      	beq.n	8001e06 <HAL_RCCEx_PeriphCLKConfig+0x4da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001dee:	4981      	ldr	r1, [pc, #516]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001df0:	4b80      	ldr	r3, [pc, #512]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001df2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001df6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e00:	4313      	orrs	r3, r2
 8001e02:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d005      	beq.n	8001e18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001e14:	f040 80d6 	bne.w	8001fc4 <HAL_RCCEx_PeriphCLKConfig+0x698>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001e18:	4a76      	ldr	r2, [pc, #472]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001e1a:	4b76      	ldr	r3, [pc, #472]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001e22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e24:	f7fe fc4e 	bl	80006c4 <HAL_GetTick>
 8001e28:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCCEx_PeriphCLKConfig+0x512>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001e2c:	f7fe fc4a 	bl	80006c4 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b64      	cmp	r3, #100	; 0x64
 8001e38:	d901      	bls.n	8001e3e <HAL_RCCEx_PeriphCLKConfig+0x512>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e195      	b.n	800216a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001e3e:	4b6d      	ldr	r3, [pc, #436]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d1f0      	bne.n	8001e2c <HAL_RCCEx_PeriphCLKConfig+0x500>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0301 	and.w	r3, r3, #1
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d021      	beq.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x56e>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d11d      	bne.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x56e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001e5e:	4b65      	ldr	r3, [pc, #404]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001e60:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001e64:	0c1b      	lsrs	r3, r3, #16
 8001e66:	f003 0303 	and.w	r3, r3, #3
 8001e6a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001e6c:	4b61      	ldr	r3, [pc, #388]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001e6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001e72:	0e1b      	lsrs	r3, r3, #24
 8001e74:	f003 030f 	and.w	r3, r3, #15
 8001e78:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8001e7a:	495e      	ldr	r1, [pc, #376]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	019a      	lsls	r2, r3, #6
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	041b      	lsls	r3, r3, #16
 8001e86:	431a      	orrs	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	061b      	lsls	r3, r3, #24
 8001e8c:	431a      	orrs	r2, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	071b      	lsls	r3, r3, #28
 8001e94:	4313      	orrs	r3, r2
 8001e96:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d004      	beq.n	8001eb0 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eaa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001eae:	d00a      	beq.n	8001ec6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d02e      	beq.n	8001f1a <HAL_RCCEx_PeriphCLKConfig+0x5ee>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ec4:	d129      	bne.n	8001f1a <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8001ec6:	4b4b      	ldr	r3, [pc, #300]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001ec8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ecc:	0c1b      	lsrs	r3, r3, #16
 8001ece:	f003 0303 	and.w	r3, r3, #3
 8001ed2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001ed4:	4b47      	ldr	r3, [pc, #284]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001ed6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001eda:	0f1b      	lsrs	r3, r3, #28
 8001edc:	f003 0307 	and.w	r3, r3, #7
 8001ee0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8001ee2:	4944      	ldr	r1, [pc, #272]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	019a      	lsls	r2, r3, #6
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	041b      	lsls	r3, r3, #16
 8001eee:	431a      	orrs	r2, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	061b      	lsls	r3, r3, #24
 8001ef6:	431a      	orrs	r2, r3
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	071b      	lsls	r3, r3, #28
 8001efc:	4313      	orrs	r3, r2
 8001efe:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8001f02:	493c      	ldr	r1, [pc, #240]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001f04:	4b3b      	ldr	r3, [pc, #236]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001f06:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001f0a:	f023 021f 	bic.w	r2, r3, #31
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f12:	3b01      	subs	r3, #1
 8001f14:	4313      	orrs	r3, r2
 8001f16:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d01d      	beq.n	8001f62 <HAL_RCCEx_PeriphCLKConfig+0x636>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001f26:	4b33      	ldr	r3, [pc, #204]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001f28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f2c:	0e1b      	lsrs	r3, r3, #24
 8001f2e:	f003 030f 	and.w	r3, r3, #15
 8001f32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001f34:	4b2f      	ldr	r3, [pc, #188]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001f36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f3a:	0f1b      	lsrs	r3, r3, #28
 8001f3c:	f003 0307 	and.w	r3, r3, #7
 8001f40:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8001f42:	492c      	ldr	r1, [pc, #176]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	019a      	lsls	r2, r3, #6
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	041b      	lsls	r3, r3, #16
 8001f50:	431a      	orrs	r2, r3
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	061b      	lsls	r3, r3, #24
 8001f56:	431a      	orrs	r2, r3
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	071b      	lsls	r3, r3, #28
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d011      	beq.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x666>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8001f6e:	4921      	ldr	r1, [pc, #132]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	019a      	lsls	r2, r3, #6
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	691b      	ldr	r3, [r3, #16]
 8001f7a:	041b      	lsls	r3, r3, #16
 8001f7c:	431a      	orrs	r2, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	68db      	ldr	r3, [r3, #12]
 8001f82:	061b      	lsls	r3, r3, #24
 8001f84:	431a      	orrs	r2, r3
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	071b      	lsls	r3, r3, #28
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001f92:	4a18      	ldr	r2, [pc, #96]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001f94:	4b17      	ldr	r3, [pc, #92]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001f9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f9e:	f7fe fb91 	bl	80006c4 <HAL_GetTick>
 8001fa2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001fa4:	e008      	b.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001fa6:	f7fe fb8d 	bl	80006c4 <HAL_GetTick>
 8001faa:	4602      	mov	r2, r0
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	1ad3      	subs	r3, r2, r3
 8001fb0:	2b64      	cmp	r3, #100	; 0x64
 8001fb2:	d901      	bls.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001fb4:	2303      	movs	r3, #3
 8001fb6:	e0d8      	b.n	800216a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001fb8:	4b0e      	ldr	r3, [pc, #56]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d0f0      	beq.n	8001fa6 <HAL_RCCEx_PeriphCLKConfig+0x67a>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8001fc4:	69bb      	ldr	r3, [r7, #24]
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	f040 80ce 	bne.w	8002168 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8001fcc:	4a09      	ldr	r2, [pc, #36]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001fce:	4b09      	ldr	r3, [pc, #36]	; (8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fd6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001fd8:	f7fe fb74 	bl	80006c4 <HAL_GetTick>
 8001fdc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001fde:	e00b      	b.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8001fe0:	f7fe fb70 	bl	80006c4 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	697b      	ldr	r3, [r7, #20]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b64      	cmp	r3, #100	; 0x64
 8001fec:	d904      	bls.n	8001ff8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e0bb      	b.n	800216a <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8001ff2:	bf00      	nop
 8001ff4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8001ff8:	4b5e      	ldr	r3, [pc, #376]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002000:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002004:	d0ec      	beq.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x6b4>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d003      	beq.n	800201a <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002016:	2b00      	cmp	r3, #0
 8002018:	d009      	beq.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002022:	2b00      	cmp	r3, #0
 8002024:	d02e      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202a:	2b00      	cmp	r3, #0
 800202c:	d12a      	bne.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800202e:	4b51      	ldr	r3, [pc, #324]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002034:	0c1b      	lsrs	r3, r3, #16
 8002036:	f003 0303 	and.w	r3, r3, #3
 800203a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800203c:	4b4d      	ldr	r3, [pc, #308]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800203e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002042:	0f1b      	lsrs	r3, r3, #28
 8002044:	f003 0307 	and.w	r3, r3, #7
 8002048:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800204a:	494a      	ldr	r1, [pc, #296]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	695b      	ldr	r3, [r3, #20]
 8002050:	019a      	lsls	r2, r3, #6
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	041b      	lsls	r3, r3, #16
 8002056:	431a      	orrs	r2, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	061b      	lsls	r3, r3, #24
 800205e:	431a      	orrs	r2, r3
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	071b      	lsls	r3, r3, #28
 8002064:	4313      	orrs	r3, r2
 8002066:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800206a:	4942      	ldr	r1, [pc, #264]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800206c:	4b41      	ldr	r3, [pc, #260]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800206e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002072:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207a:	3b01      	subs	r3, #1
 800207c:	021b      	lsls	r3, r3, #8
 800207e:	4313      	orrs	r3, r2
 8002080:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800208c:	2b00      	cmp	r3, #0
 800208e:	d022      	beq.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002094:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002098:	d11d      	bne.n	80020d6 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800209a:	4b36      	ldr	r3, [pc, #216]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800209c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020a0:	0e1b      	lsrs	r3, r3, #24
 80020a2:	f003 030f 	and.w	r3, r3, #15
 80020a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80020a8:	4b32      	ldr	r3, [pc, #200]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80020aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020ae:	0f1b      	lsrs	r3, r3, #28
 80020b0:	f003 0307 	and.w	r3, r3, #7
 80020b4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80020b6:	492f      	ldr	r1, [pc, #188]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	695b      	ldr	r3, [r3, #20]
 80020bc:	019a      	lsls	r2, r3, #6
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6a1b      	ldr	r3, [r3, #32]
 80020c2:	041b      	lsls	r3, r3, #16
 80020c4:	431a      	orrs	r2, r3
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	061b      	lsls	r3, r3, #24
 80020ca:	431a      	orrs	r2, r3
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	071b      	lsls	r3, r3, #28
 80020d0:	4313      	orrs	r3, r2
 80020d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0308 	and.w	r3, r3, #8
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d028      	beq.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80020e2:	4b24      	ldr	r3, [pc, #144]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80020e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020e8:	0e1b      	lsrs	r3, r3, #24
 80020ea:	f003 030f 	and.w	r3, r3, #15
 80020ee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80020f0:	4b20      	ldr	r3, [pc, #128]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80020f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020f6:	0c1b      	lsrs	r3, r3, #16
 80020f8:	f003 0303 	and.w	r3, r3, #3
 80020fc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80020fe:	491d      	ldr	r1, [pc, #116]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	695b      	ldr	r3, [r3, #20]
 8002104:	019a      	lsls	r2, r3, #6
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	041b      	lsls	r3, r3, #16
 800210a:	431a      	orrs	r2, r3
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	061b      	lsls	r3, r3, #24
 8002110:	431a      	orrs	r2, r3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	69db      	ldr	r3, [r3, #28]
 8002116:	071b      	lsls	r3, r3, #28
 8002118:	4313      	orrs	r3, r2
 800211a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800211e:	4915      	ldr	r1, [pc, #84]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002120:	4b14      	ldr	r3, [pc, #80]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002122:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002126:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800212e:	4313      	orrs	r3, r2
 8002130:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002134:	4a0f      	ldr	r2, [pc, #60]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002136:	4b0f      	ldr	r3, [pc, #60]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800213e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002140:	f7fe fac0 	bl	80006c4 <HAL_GetTick>
 8002144:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002146:	e008      	b.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002148:	f7fe fabc 	bl	80006c4 <HAL_GetTick>
 800214c:	4602      	mov	r2, r0
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	2b64      	cmp	r3, #100	; 0x64
 8002154:	d901      	bls.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	e007      	b.n	800216a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800215a:	4b06      	ldr	r3, [pc, #24]	; (8002174 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002162:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002166:	d1ef      	bne.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3720      	adds	r7, #32
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	40023800 	.word	0x40023800

08002178 <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and creates the associated handle .
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b082      	sub	sp, #8
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e043      	b.n	8002212 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b00      	cmp	r3, #0
 8002194:	d106      	bne.n	80021a4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2200      	movs	r2, #0
 800219a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800219e:	6878      	ldr	r0, [r7, #4]
 80021a0:	f002 fc18 	bl	80049d4 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2224      	movs	r2, #36	; 0x24
 80021a8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	687a      	ldr	r2, [r7, #4]
 80021b2:	6812      	ldr	r2, [r2, #0]
 80021b4:	6812      	ldr	r2, [r2, #0]
 80021b6:	f022 0201 	bic.w	r2, r2, #1
 80021ba:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f000 fba5 	bl	800290c <UART_SetConfig>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d101      	bne.n	80021cc <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e022      	b.n	8002212 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d002      	beq.n	80021da <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f000 fe07 	bl	8002de8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	6812      	ldr	r2, [r2, #0]
 80021e2:	6852      	ldr	r2, [r2, #4]
 80021e4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80021e8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	6812      	ldr	r2, [r2, #0]
 80021f2:	6892      	ldr	r2, [r2, #8]
 80021f4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80021f8:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	6812      	ldr	r2, [r2, #0]
 8002202:	6812      	ldr	r2, [r2, #0]
 8002204:	f042 0201 	orr.w	r2, r2, #1
 8002208:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f000 fe8e 	bl	8002f2c <UART_CheckIdleState>
 8002210:	4603      	mov	r3, r0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <HAL_UART_DeInit>:
  * @brief DeInitializes the UART peripheral
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 800221a:	b580      	push	{r7, lr}
 800221c:	b082      	sub	sp, #8
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d101      	bne.n	800222c <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e02a      	b.n	8002282 <HAL_UART_DeInit+0x68>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2224      	movs	r2, #36	; 0x24
 8002230:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	6812      	ldr	r2, [r2, #0]
 800223c:	6812      	ldr	r2, [r2, #0]
 800223e:	f022 0201 	bic.w	r2, r2, #1
 8002242:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2200      	movs	r2, #0
 8002252:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	2200      	movs	r2, #0
 800225a:	609a      	str	r2, [r3, #8]

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f002 fc01 	bl	8004a64 <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2200      	movs	r2, #0
 8002266:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->gState    = HAL_UART_STATE_RESET;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2200      	movs	r2, #0
 800226c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState   = HAL_UART_STATE_RESET;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8002280:	2300      	movs	r3, #0
}
 8002282:	4618      	mov	r0, r3
 8002284:	3708      	adds	r7, #8
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}

0800228a <HAL_UART_Transmit_IT>:
  * @param pData pointer to data buffer.
  * @param Size amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800228a:	b480      	push	{r7}
 800228c:	b085      	sub	sp, #20
 800228e:	af00      	add	r7, sp, #0
 8002290:	60f8      	str	r0, [r7, #12]
 8002292:	60b9      	str	r1, [r7, #8]
 8002294:	4613      	mov	r3, r2
 8002296:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	2b20      	cmp	r3, #32
 80022a2:	d132      	bne.n	800230a <HAL_UART_Transmit_IT+0x80>
  {
    if((pData == NULL ) || (Size == 0U))
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d002      	beq.n	80022b0 <HAL_UART_Transmit_IT+0x26>
 80022aa:	88fb      	ldrh	r3, [r7, #6]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e02b      	b.n	800230c <HAL_UART_Transmit_IT+0x82>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d101      	bne.n	80022c2 <HAL_UART_Transmit_IT+0x38>
 80022be:	2302      	movs	r3, #2
 80022c0:	e024      	b.n	800230c <HAL_UART_Transmit_IT+0x82>
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2201      	movs	r2, #1
 80022c6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pTxBuffPtr = pData;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	68ba      	ldr	r2, [r7, #8]
 80022ce:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize = Size;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	88fa      	ldrh	r2, [r7, #6]
 80022d4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	88fa      	ldrh	r2, [r7, #6]
 80022dc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2200      	movs	r2, #0
 80022e4:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2221      	movs	r2, #33	; 0x21
 80022ea:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2200      	movs	r2, #0
 80022f2:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the UART Transmit Data Register Empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68fa      	ldr	r2, [r7, #12]
 80022fc:	6812      	ldr	r2, [r2, #0]
 80022fe:	6812      	ldr	r2, [r2, #0]
 8002300:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002304:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002306:	2300      	movs	r3, #0
 8002308:	e000      	b.n	800230c <HAL_UART_Transmit_IT+0x82>
  }
  else
  {
    return HAL_BUSY;
 800230a:	2302      	movs	r3, #2
  }
}
 800230c:	4618      	mov	r0, r3
 800230e:	3714      	adds	r7, #20
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <HAL_UART_Receive_IT>:
  * @param pData pointer to data buffer.
  * @param Size amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002318:	b480      	push	{r7}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	4613      	mov	r3, r2
 8002324:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800232c:	b2db      	uxtb	r3, r3
 800232e:	2b20      	cmp	r3, #32
 8002330:	d172      	bne.n	8002418 <HAL_UART_Receive_IT+0x100>
  {
    if((pData == NULL ) || (Size == 0U))
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d002      	beq.n	800233e <HAL_UART_Receive_IT+0x26>
 8002338:	88fb      	ldrh	r3, [r7, #6]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d101      	bne.n	8002342 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e06b      	b.n	800241a <HAL_UART_Receive_IT+0x102>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8002348:	2b01      	cmp	r3, #1
 800234a:	d101      	bne.n	8002350 <HAL_UART_Receive_IT+0x38>
 800234c:	2302      	movs	r3, #2
 800234e:	e064      	b.n	800241a <HAL_UART_Receive_IT+0x102>
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2201      	movs	r2, #1
 8002354:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pRxBuffPtr = pData;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	68ba      	ldr	r2, [r7, #8]
 800235c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	88fa      	ldrh	r2, [r7, #6]
 8002362:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	88fa      	ldrh	r2, [r7, #6]
 800236a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002376:	d10e      	bne.n	8002396 <HAL_UART_Receive_IT+0x7e>
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	691b      	ldr	r3, [r3, #16]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d105      	bne.n	800238c <HAL_UART_Receive_IT+0x74>
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002386:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800238a:	e028      	b.n	80023de <HAL_UART_Receive_IT+0xc6>
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	22ff      	movs	r2, #255	; 0xff
 8002390:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8002394:	e023      	b.n	80023de <HAL_UART_Receive_IT+0xc6>
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d10d      	bne.n	80023ba <HAL_UART_Receive_IT+0xa2>
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d104      	bne.n	80023b0 <HAL_UART_Receive_IT+0x98>
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	22ff      	movs	r2, #255	; 0xff
 80023aa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80023ae:	e016      	b.n	80023de <HAL_UART_Receive_IT+0xc6>
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	227f      	movs	r2, #127	; 0x7f
 80023b4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80023b8:	e011      	b.n	80023de <HAL_UART_Receive_IT+0xc6>
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80023c2:	d10c      	bne.n	80023de <HAL_UART_Receive_IT+0xc6>
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	691b      	ldr	r3, [r3, #16]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d104      	bne.n	80023d6 <HAL_UART_Receive_IT+0xbe>
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	227f      	movs	r2, #127	; 0x7f
 80023d0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80023d4:	e003      	b.n	80023de <HAL_UART_Receive_IT+0xc6>
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	223f      	movs	r2, #63	; 0x3f
 80023da:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	2200      	movs	r2, #0
 80023e2:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	2222      	movs	r2, #34	; 0x22
 80023e8:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	2200      	movs	r2, #0
 80023f0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	68fa      	ldr	r2, [r7, #12]
 80023fa:	6812      	ldr	r2, [r2, #0]
 80023fc:	6892      	ldr	r2, [r2, #8]
 80023fe:	f042 0201 	orr.w	r2, r2, #1
 8002402:	609a      	str	r2, [r3, #8]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	68fa      	ldr	r2, [r7, #12]
 800240a:	6812      	ldr	r2, [r2, #0]
 800240c:	6812      	ldr	r2, [r2, #0]
 800240e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8002412:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002414:	2300      	movs	r3, #0
 8002416:	e000      	b.n	800241a <HAL_UART_Receive_IT+0x102>
  }
  else
  {
    return HAL_BUSY;
 8002418:	2302      	movs	r3, #2
  }
}
 800241a:	4618      	mov	r0, r3
 800241c:	3714      	adds	r7, #20
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
	...

08002428 <HAL_UART_IRQHandler>:
  * @brief This function handles UART interrupt request.
  * @param huart uart handle
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b086      	sub	sp, #24
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	613b      	str	r3, [r7, #16]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	60fb      	str	r3, [r7, #12]
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	f003 030f 	and.w	r3, r3, #15
 800244e:	60bb      	str	r3, [r7, #8]
  if (errorflags == RESET)
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d10d      	bne.n	8002472 <HAL_UART_IRQHandler+0x4a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	f003 0320 	and.w	r3, r3, #32
 800245c:	2b00      	cmp	r3, #0
 800245e:	d008      	beq.n	8002472 <HAL_UART_IRQHandler+0x4a>
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	f003 0320 	and.w	r3, r3, #32
 8002466:	2b00      	cmp	r3, #0
 8002468:	d003      	beq.n	8002472 <HAL_UART_IRQHandler+0x4a>
    {
      UART_Receive_IT(huart);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f000 f9c4 	bl	80027f8 <UART_Receive_IT>
      return;
 8002470:	e0da      	b.n	8002628 <HAL_UART_IRQHandler+0x200>
    }
  }

  /* If some errors occur */
  if(   (errorflags != RESET)
 8002472:	68bb      	ldr	r3, [r7, #8]
 8002474:	2b00      	cmp	r3, #0
 8002476:	f000 80b9 	beq.w	80025ec <HAL_UART_IRQHandler+0x1c4>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	f003 0301 	and.w	r3, r3, #1
 8002480:	2b00      	cmp	r3, #0
 8002482:	d105      	bne.n	8002490 <HAL_UART_IRQHandler+0x68>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800248a:	2b00      	cmp	r3, #0
 800248c:	f000 80ae 	beq.w	80025ec <HAL_UART_IRQHandler+0x1c4>
  {

    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	2b00      	cmp	r3, #0
 8002498:	d00e      	beq.n	80024b8 <HAL_UART_IRQHandler+0x90>
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d009      	beq.n	80024b8 <HAL_UART_IRQHandler+0x90>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2201      	movs	r2, #1
 80024aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80024b0:	f043 0201 	orr.w	r2, r3, #1
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d00e      	beq.n	80024e0 <HAL_UART_IRQHandler+0xb8>
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f003 0301 	and.w	r3, r3, #1
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d009      	beq.n	80024e0 <HAL_UART_IRQHandler+0xb8>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2202      	movs	r2, #2
 80024d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80024d8:	f043 0204 	orr.w	r2, r3, #4
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	f003 0304 	and.w	r3, r3, #4
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d00e      	beq.n	8002508 <HAL_UART_IRQHandler+0xe0>
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d009      	beq.n	8002508 <HAL_UART_IRQHandler+0xe0>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	2204      	movs	r2, #4
 80024fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002500:	f043 0202 	orr.w	r2, r3, #2
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	f003 0308 	and.w	r3, r3, #8
 800250e:	2b00      	cmp	r3, #0
 8002510:	d013      	beq.n	800253a <HAL_UART_IRQHandler+0x112>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	f003 0320 	and.w	r3, r3, #32
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8002518:	2b00      	cmp	r3, #0
 800251a:	d104      	bne.n	8002526 <HAL_UART_IRQHandler+0xfe>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b00      	cmp	r3, #0
 8002524:	d009      	beq.n	800253a <HAL_UART_IRQHandler+0x112>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	2208      	movs	r2, #8
 800252c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002532:	f043 0208 	orr.w	r2, r3, #8
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800253e:	2b00      	cmp	r3, #0
 8002540:	d071      	beq.n	8002626 <HAL_UART_IRQHandler+0x1fe>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	f003 0320 	and.w	r3, r3, #32
 8002548:	2b00      	cmp	r3, #0
 800254a:	d007      	beq.n	800255c <HAL_UART_IRQHandler+0x134>
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	f003 0320 	and.w	r3, r3, #32
 8002552:	2b00      	cmp	r3, #0
 8002554:	d002      	beq.n	800255c <HAL_UART_IRQHandler+0x134>
      {
        UART_Receive_IT(huart);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f000 f94e 	bl	80027f8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002560:	f003 0308 	and.w	r3, r3, #8
 8002564:	2b00      	cmp	r3, #0
 8002566:	d106      	bne.n	8002576 <HAL_UART_IRQHandler+0x14e>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	689b      	ldr	r3, [r3, #8]
 800256e:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002572:	2b00      	cmp	r3, #0
 8002574:	d031      	beq.n	80025da <HAL_UART_IRQHandler+0x1b2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f000 f9a9 	bl	80028ce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002586:	2b00      	cmp	r3, #0
 8002588:	d023      	beq.n	80025d2 <HAL_UART_IRQHandler+0x1aa>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	6812      	ldr	r2, [r2, #0]
 8002592:	6892      	ldr	r2, [r2, #8]
 8002594:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002598:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d013      	beq.n	80025ca <HAL_UART_IRQHandler+0x1a2>
          {
            /* Set the UART DMA Abort callback :
            will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025a6:	4a22      	ldr	r2, [pc, #136]	; (8002630 <HAL_UART_IRQHandler+0x208>)
 80025a8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025ae:	4618      	mov	r0, r3
 80025b0:	f7fe fa13 	bl	80009da <HAL_DMA_Abort_IT>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d016      	beq.n	80025e8 <HAL_UART_IRQHandler+0x1c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	6e52      	ldr	r2, [r2, #100]	; 0x64
 80025c4:	4610      	mov	r0, r2
 80025c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025c8:	e00e      	b.n	80025e8 <HAL_UART_IRQHandler+0x1c0>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f000 f89c 	bl	8002708 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025d0:	e00a      	b.n	80025e8 <HAL_UART_IRQHandler+0x1c0>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f000 f898 	bl	8002708 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025d8:	e006      	b.n	80025e8 <HAL_UART_IRQHandler+0x1c0>
      }
      else
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80025da:	6878      	ldr	r0, [r7, #4]
 80025dc:	f000 f894 	bl	8002708 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	66da      	str	r2, [r3, #108]	; 0x6c
      }
    }
    return;
 80025e6:	e01e      	b.n	8002626 <HAL_UART_IRQHandler+0x1fe>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025e8:	bf00      	nop
    return;
 80025ea:	e01c      	b.n	8002626 <HAL_UART_IRQHandler+0x1fe>

  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d008      	beq.n	8002608 <HAL_UART_IRQHandler+0x1e0>
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d003      	beq.n	8002608 <HAL_UART_IRQHandler+0x1e0>
  {
    UART_Transmit_IT(huart);
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f000 f88b 	bl	800271c <UART_Transmit_IT>
    return;
 8002606:	e00f      	b.n	8002628 <HAL_UART_IRQHandler+0x200>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800260e:	2b00      	cmp	r3, #0
 8002610:	d00a      	beq.n	8002628 <HAL_UART_IRQHandler+0x200>
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002618:	2b00      	cmp	r3, #0
 800261a:	d005      	beq.n	8002628 <HAL_UART_IRQHandler+0x200>
  {
    UART_EndTransmit_IT(huart);
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f000 f8d3 	bl	80027c8 <UART_EndTransmit_IT>
    return;
 8002622:	bf00      	nop
 8002624:	e000      	b.n	8002628 <HAL_UART_IRQHandler+0x200>
    return;
 8002626:	bf00      	nop
  }

}
 8002628:	3718      	adds	r7, #24
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	080026c9 	.word	0x080026c9

08002634 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	603b      	str	r3, [r7, #0]
 8002640:	4613      	mov	r3, r2
 8002642:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002644:	e02c      	b.n	80026a0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002646:	69bb      	ldr	r3, [r7, #24]
 8002648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800264c:	d028      	beq.n	80026a0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d007      	beq.n	8002664 <UART_WaitOnFlagUntilTimeout+0x30>
 8002654:	f7fe f836 	bl	80006c4 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	1ad2      	subs	r2, r2, r3
 800265e:	69bb      	ldr	r3, [r7, #24]
 8002660:	429a      	cmp	r2, r3
 8002662:	d31d      	bcc.n	80026a0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	68fa      	ldr	r2, [r7, #12]
 800266a:	6812      	ldr	r2, [r2, #0]
 800266c:	6812      	ldr	r2, [r2, #0]
 800266e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002672:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	68fa      	ldr	r2, [r7, #12]
 800267a:	6812      	ldr	r2, [r2, #0]
 800267c:	6892      	ldr	r2, [r2, #8]
 800267e:	f022 0201 	bic.w	r2, r2, #1
 8002682:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2220      	movs	r2, #32
 8002688:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2220      	movs	r2, #32
 8002690:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2200      	movs	r2, #0
 8002698:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 800269c:	2303      	movs	r3, #3
 800269e:	e00f      	b.n	80026c0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	69da      	ldr	r2, [r3, #28]
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	401a      	ands	r2, r3
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	bf0c      	ite	eq
 80026b0:	2301      	moveq	r3, #1
 80026b2:	2300      	movne	r3, #0
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	461a      	mov	r2, r3
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d0c3      	beq.n	8002646 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80026be:	2300      	movs	r3, #0
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3710      	adds	r7, #16
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}

080026c8 <UART_DMAAbortOnError>:
  *        (To be called at end of DMA Abort procedure following error occurrence).
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026d4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2200      	movs	r2, #0
 80026da:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f000 f80e 	bl	8002708 <HAL_UART_ErrorCallback>
}
 80026ec:	bf00      	nop
 80026ee:	3710      	adds	r7, #16
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param huart uart handle
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file
   */
}
 80026fc:	bf00      	nop
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <HAL_UART_ErrorCallback>:
  * @brief UART error callbacks
  * @param huart uart handle
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002708:	b480      	push	{r7}
 800270a:	b083      	sub	sp, #12
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file
   */
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT()
  * @param  huart UART handle
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2b21      	cmp	r3, #33	; 0x21
 800272e:	d144      	bne.n	80027ba <UART_Transmit_IT+0x9e>
  {

    if(huart->TxXferCount == 0U)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002736:	b29b      	uxth	r3, r3
 8002738:	2b00      	cmp	r3, #0
 800273a:	d111      	bne.n	8002760 <UART_Transmit_IT+0x44>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	6812      	ldr	r2, [r2, #0]
 8002744:	6812      	ldr	r2, [r2, #0]
 8002746:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800274a:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	6812      	ldr	r2, [r2, #0]
 8002754:	6812      	ldr	r2, [r2, #0]
 8002756:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800275a:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 800275c:	2300      	movs	r3, #0
 800275e:	e02d      	b.n	80027bc <UART_Transmit_IT+0xa0>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002768:	d113      	bne.n	8002792 <UART_Transmit_IT+0x76>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d10f      	bne.n	8002792 <UART_Transmit_IT+0x76>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002776:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	8812      	ldrh	r2, [r2, #0]
 8002780:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002784:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800278a:	1c9a      	adds	r2, r3, #2
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	64da      	str	r2, [r3, #76]	; 0x4c
 8002790:	e008      	b.n	80027a4 <UART_Transmit_IT+0x88>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800279a:	1c58      	adds	r0, r3, #1
 800279c:	6879      	ldr	r1, [r7, #4]
 800279e:	64c8      	str	r0, [r1, #76]	; 0x4c
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	6293      	str	r3, [r2, #40]	; 0x28
      }

      huart->TxXferCount--;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	3b01      	subs	r3, #1
 80027ae:	b29a      	uxth	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      return HAL_OK;
 80027b6:	2300      	movs	r3, #0
 80027b8:	e000      	b.n	80027bc <UART_Transmit_IT+0xa0>
    }
  }
  else
  {
    return HAL_BUSY;
 80027ba:	2302      	movs	r3, #2
  }
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3714      	adds	r7, #20
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr

080027c8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	6812      	ldr	r2, [r2, #0]
 80027d8:	6812      	ldr	r2, [r2, #0]
 80027da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027de:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2220      	movs	r2, #32
 80027e4:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f7ff ff83 	bl	80026f4 <HAL_UART_TxCpltCallback>

  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3708      	adds	r7, #8
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t uhMask = huart->Mask;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8002806:	81fb      	strh	r3, [r7, #14]

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800280e:	b2db      	uxtb	r3, r3
 8002810:	2b22      	cmp	r3, #34	; 0x22
 8002812:	d14f      	bne.n	80028b4 <UART_Receive_IT+0xbc>
  {

    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800281c:	d115      	bne.n	800284a <UART_Receive_IT+0x52>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	691b      	ldr	r3, [r3, #16]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d111      	bne.n	800284a <UART_Receive_IT+0x52>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800282a:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002832:	b29a      	uxth	r2, r3
 8002834:	89fb      	ldrh	r3, [r7, #14]
 8002836:	4013      	ands	r3, r2
 8002838:	b29a      	uxth	r2, r3
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002842:	1c9a      	adds	r2, r3, #2
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	655a      	str	r2, [r3, #84]	; 0x54
 8002848:	e00d      	b.n	8002866 <UART_Receive_IT+0x6e>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800284e:	1c59      	adds	r1, r3, #1
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	6551      	str	r1, [r2, #84]	; 0x54
 8002854:	687a      	ldr	r2, [r7, #4]
 8002856:	6812      	ldr	r2, [r2, #0]
 8002858:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800285a:	b2d1      	uxtb	r1, r2
 800285c:	89fa      	ldrh	r2, [r7, #14]
 800285e:	b2d2      	uxtb	r2, r2
 8002860:	400a      	ands	r2, r1
 8002862:	b2d2      	uxtb	r2, r2
 8002864:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800286c:	b29b      	uxth	r3, r3
 800286e:	3b01      	subs	r3, #1
 8002870:	b29b      	uxth	r3, r3
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	4619      	mov	r1, r3
 8002876:	f8a2 105a 	strh.w	r1, [r2, #90]	; 0x5a
 800287a:	2b00      	cmp	r3, #0
 800287c:	d118      	bne.n	80028b0 <UART_Receive_IT+0xb8>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	6812      	ldr	r2, [r2, #0]
 8002886:	6812      	ldr	r2, [r2, #0]
 8002888:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800288c:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6812      	ldr	r2, [r2, #0]
 8002896:	6892      	ldr	r2, [r2, #8]
 8002898:	f022 0201 	bic.w	r2, r2, #1
 800289c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2220      	movs	r2, #32
 80028a2:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f001 fc6a 	bl	8004180 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80028ac:	2300      	movs	r3, #0
 80028ae:	e00a      	b.n	80028c6 <UART_Receive_IT+0xce>
    }

    return HAL_OK;
 80028b0:	2300      	movs	r3, #0
 80028b2:	e008      	b.n	80028c6 <UART_Receive_IT+0xce>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	6812      	ldr	r2, [r2, #0]
 80028bc:	6992      	ldr	r2, [r2, #24]
 80028be:	f042 0208 	orr.w	r2, r2, #8
 80028c2:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 80028c4:	2302      	movs	r3, #2
  }
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80028ce:	b480      	push	{r7}
 80028d0:	b083      	sub	sp, #12
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	6812      	ldr	r2, [r2, #0]
 80028de:	6812      	ldr	r2, [r2, #0]
 80028e0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80028e4:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	6812      	ldr	r2, [r2, #0]
 80028ee:	6892      	ldr	r2, [r2, #8]
 80028f0:	f022 0201 	bic.w	r2, r2, #1
 80028f4:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2220      	movs	r2, #32
 80028fa:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
}
 80028fe:	bf00      	nop
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr
	...

0800290c <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800290c:	b590      	push	{r4, r7, lr}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8002914:	2300      	movs	r3, #0
 8002916:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002918:	2310      	movs	r3, #16
 800291a:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 800291c:	2300      	movs	r3, #0
 800291e:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8002920:	2300      	movs	r3, #0
 8002922:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002924:	2300      	movs	r3, #0
 8002926:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	689a      	ldr	r2, [r3, #8]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	691b      	ldr	r3, [r3, #16]
 8002930:	431a      	orrs	r2, r3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	695b      	ldr	r3, [r3, #20]
 8002936:	431a      	orrs	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	69db      	ldr	r3, [r3, #28]
 800293c:	4313      	orrs	r3, r2
 800293e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6819      	ldr	r1, [r3, #0]
 800294a:	4baa      	ldr	r3, [pc, #680]	; (8002bf4 <UART_SetConfig+0x2e8>)
 800294c:	400b      	ands	r3, r1
 800294e:	68f9      	ldr	r1, [r7, #12]
 8002950:	430b      	orrs	r3, r1
 8002952:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	687a      	ldr	r2, [r7, #4]
 800295a:	6812      	ldr	r2, [r2, #0]
 800295c:	6852      	ldr	r2, [r2, #4]
 800295e:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	68d2      	ldr	r2, [r2, #12]
 8002966:	430a      	orrs	r2, r1
 8002968:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	699a      	ldr	r2, [r3, #24]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6a1b      	ldr	r3, [r3, #32]
 8002972:	4313      	orrs	r3, r2
 8002974:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	6812      	ldr	r2, [r2, #0]
 800297e:	6892      	ldr	r2, [r2, #8]
 8002980:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8002984:	68fa      	ldr	r2, [r7, #12]
 8002986:	430a      	orrs	r2, r1
 8002988:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a9a      	ldr	r2, [pc, #616]	; (8002bf8 <UART_SetConfig+0x2ec>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d11f      	bne.n	80029d4 <UART_SetConfig+0xc8>
 8002994:	4b99      	ldr	r3, [pc, #612]	; (8002bfc <UART_SetConfig+0x2f0>)
 8002996:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800299a:	f003 0303 	and.w	r3, r3, #3
 800299e:	2b03      	cmp	r3, #3
 80029a0:	f200 813e 	bhi.w	8002c20 <UART_SetConfig+0x314>
 80029a4:	a201      	add	r2, pc, #4	; (adr r2, 80029ac <UART_SetConfig+0xa0>)
 80029a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029aa:	bf00      	nop
 80029ac:	080029bd 	.word	0x080029bd
 80029b0:	080029c9 	.word	0x080029c9
 80029b4:	080029c3 	.word	0x080029c3
 80029b8:	080029cf 	.word	0x080029cf
 80029bc:	2301      	movs	r3, #1
 80029be:	75fb      	strb	r3, [r7, #23]
 80029c0:	e12e      	b.n	8002c20 <UART_SetConfig+0x314>
 80029c2:	2302      	movs	r3, #2
 80029c4:	75fb      	strb	r3, [r7, #23]
 80029c6:	e12b      	b.n	8002c20 <UART_SetConfig+0x314>
 80029c8:	2304      	movs	r3, #4
 80029ca:	75fb      	strb	r3, [r7, #23]
 80029cc:	e128      	b.n	8002c20 <UART_SetConfig+0x314>
 80029ce:	2308      	movs	r3, #8
 80029d0:	75fb      	strb	r3, [r7, #23]
 80029d2:	e125      	b.n	8002c20 <UART_SetConfig+0x314>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a89      	ldr	r2, [pc, #548]	; (8002c00 <UART_SetConfig+0x2f4>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d130      	bne.n	8002a40 <UART_SetConfig+0x134>
 80029de:	4b87      	ldr	r3, [pc, #540]	; (8002bfc <UART_SetConfig+0x2f0>)
 80029e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029e4:	f003 030c 	and.w	r3, r3, #12
 80029e8:	2b0c      	cmp	r3, #12
 80029ea:	f200 8119 	bhi.w	8002c20 <UART_SetConfig+0x314>
 80029ee:	a201      	add	r2, pc, #4	; (adr r2, 80029f4 <UART_SetConfig+0xe8>)
 80029f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029f4:	08002a29 	.word	0x08002a29
 80029f8:	08002c21 	.word	0x08002c21
 80029fc:	08002c21 	.word	0x08002c21
 8002a00:	08002c21 	.word	0x08002c21
 8002a04:	08002a35 	.word	0x08002a35
 8002a08:	08002c21 	.word	0x08002c21
 8002a0c:	08002c21 	.word	0x08002c21
 8002a10:	08002c21 	.word	0x08002c21
 8002a14:	08002a2f 	.word	0x08002a2f
 8002a18:	08002c21 	.word	0x08002c21
 8002a1c:	08002c21 	.word	0x08002c21
 8002a20:	08002c21 	.word	0x08002c21
 8002a24:	08002a3b 	.word	0x08002a3b
 8002a28:	2300      	movs	r3, #0
 8002a2a:	75fb      	strb	r3, [r7, #23]
 8002a2c:	e0f8      	b.n	8002c20 <UART_SetConfig+0x314>
 8002a2e:	2302      	movs	r3, #2
 8002a30:	75fb      	strb	r3, [r7, #23]
 8002a32:	e0f5      	b.n	8002c20 <UART_SetConfig+0x314>
 8002a34:	2304      	movs	r3, #4
 8002a36:	75fb      	strb	r3, [r7, #23]
 8002a38:	e0f2      	b.n	8002c20 <UART_SetConfig+0x314>
 8002a3a:	2308      	movs	r3, #8
 8002a3c:	75fb      	strb	r3, [r7, #23]
 8002a3e:	e0ef      	b.n	8002c20 <UART_SetConfig+0x314>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a6f      	ldr	r2, [pc, #444]	; (8002c04 <UART_SetConfig+0x2f8>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d11c      	bne.n	8002a84 <UART_SetConfig+0x178>
 8002a4a:	4b6c      	ldr	r3, [pc, #432]	; (8002bfc <UART_SetConfig+0x2f0>)
 8002a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a50:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002a54:	2b10      	cmp	r3, #16
 8002a56:	d00f      	beq.n	8002a78 <UART_SetConfig+0x16c>
 8002a58:	2b10      	cmp	r3, #16
 8002a5a:	d802      	bhi.n	8002a62 <UART_SetConfig+0x156>
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d005      	beq.n	8002a6c <UART_SetConfig+0x160>
 8002a60:	e0de      	b.n	8002c20 <UART_SetConfig+0x314>
 8002a62:	2b20      	cmp	r3, #32
 8002a64:	d005      	beq.n	8002a72 <UART_SetConfig+0x166>
 8002a66:	2b30      	cmp	r3, #48	; 0x30
 8002a68:	d009      	beq.n	8002a7e <UART_SetConfig+0x172>
 8002a6a:	e0d9      	b.n	8002c20 <UART_SetConfig+0x314>
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	75fb      	strb	r3, [r7, #23]
 8002a70:	e0d6      	b.n	8002c20 <UART_SetConfig+0x314>
 8002a72:	2302      	movs	r3, #2
 8002a74:	75fb      	strb	r3, [r7, #23]
 8002a76:	e0d3      	b.n	8002c20 <UART_SetConfig+0x314>
 8002a78:	2304      	movs	r3, #4
 8002a7a:	75fb      	strb	r3, [r7, #23]
 8002a7c:	e0d0      	b.n	8002c20 <UART_SetConfig+0x314>
 8002a7e:	2308      	movs	r3, #8
 8002a80:	75fb      	strb	r3, [r7, #23]
 8002a82:	e0cd      	b.n	8002c20 <UART_SetConfig+0x314>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a5f      	ldr	r2, [pc, #380]	; (8002c08 <UART_SetConfig+0x2fc>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d11c      	bne.n	8002ac8 <UART_SetConfig+0x1bc>
 8002a8e:	4b5b      	ldr	r3, [pc, #364]	; (8002bfc <UART_SetConfig+0x2f0>)
 8002a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a94:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002a98:	2b40      	cmp	r3, #64	; 0x40
 8002a9a:	d00f      	beq.n	8002abc <UART_SetConfig+0x1b0>
 8002a9c:	2b40      	cmp	r3, #64	; 0x40
 8002a9e:	d802      	bhi.n	8002aa6 <UART_SetConfig+0x19a>
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d005      	beq.n	8002ab0 <UART_SetConfig+0x1a4>
 8002aa4:	e0bc      	b.n	8002c20 <UART_SetConfig+0x314>
 8002aa6:	2b80      	cmp	r3, #128	; 0x80
 8002aa8:	d005      	beq.n	8002ab6 <UART_SetConfig+0x1aa>
 8002aaa:	2bc0      	cmp	r3, #192	; 0xc0
 8002aac:	d009      	beq.n	8002ac2 <UART_SetConfig+0x1b6>
 8002aae:	e0b7      	b.n	8002c20 <UART_SetConfig+0x314>
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	75fb      	strb	r3, [r7, #23]
 8002ab4:	e0b4      	b.n	8002c20 <UART_SetConfig+0x314>
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	75fb      	strb	r3, [r7, #23]
 8002aba:	e0b1      	b.n	8002c20 <UART_SetConfig+0x314>
 8002abc:	2304      	movs	r3, #4
 8002abe:	75fb      	strb	r3, [r7, #23]
 8002ac0:	e0ae      	b.n	8002c20 <UART_SetConfig+0x314>
 8002ac2:	2308      	movs	r3, #8
 8002ac4:	75fb      	strb	r3, [r7, #23]
 8002ac6:	e0ab      	b.n	8002c20 <UART_SetConfig+0x314>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a4f      	ldr	r2, [pc, #316]	; (8002c0c <UART_SetConfig+0x300>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d120      	bne.n	8002b14 <UART_SetConfig+0x208>
 8002ad2:	4b4a      	ldr	r3, [pc, #296]	; (8002bfc <UART_SetConfig+0x2f0>)
 8002ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ad8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002adc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ae0:	d012      	beq.n	8002b08 <UART_SetConfig+0x1fc>
 8002ae2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ae6:	d802      	bhi.n	8002aee <UART_SetConfig+0x1e2>
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d007      	beq.n	8002afc <UART_SetConfig+0x1f0>
 8002aec:	e098      	b.n	8002c20 <UART_SetConfig+0x314>
 8002aee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002af2:	d006      	beq.n	8002b02 <UART_SetConfig+0x1f6>
 8002af4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002af8:	d009      	beq.n	8002b0e <UART_SetConfig+0x202>
 8002afa:	e091      	b.n	8002c20 <UART_SetConfig+0x314>
 8002afc:	2300      	movs	r3, #0
 8002afe:	75fb      	strb	r3, [r7, #23]
 8002b00:	e08e      	b.n	8002c20 <UART_SetConfig+0x314>
 8002b02:	2302      	movs	r3, #2
 8002b04:	75fb      	strb	r3, [r7, #23]
 8002b06:	e08b      	b.n	8002c20 <UART_SetConfig+0x314>
 8002b08:	2304      	movs	r3, #4
 8002b0a:	75fb      	strb	r3, [r7, #23]
 8002b0c:	e088      	b.n	8002c20 <UART_SetConfig+0x314>
 8002b0e:	2308      	movs	r3, #8
 8002b10:	75fb      	strb	r3, [r7, #23]
 8002b12:	e085      	b.n	8002c20 <UART_SetConfig+0x314>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a3d      	ldr	r2, [pc, #244]	; (8002c10 <UART_SetConfig+0x304>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d120      	bne.n	8002b60 <UART_SetConfig+0x254>
 8002b1e:	4b37      	ldr	r3, [pc, #220]	; (8002bfc <UART_SetConfig+0x2f0>)
 8002b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b24:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002b28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b2c:	d012      	beq.n	8002b54 <UART_SetConfig+0x248>
 8002b2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b32:	d802      	bhi.n	8002b3a <UART_SetConfig+0x22e>
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d007      	beq.n	8002b48 <UART_SetConfig+0x23c>
 8002b38:	e072      	b.n	8002c20 <UART_SetConfig+0x314>
 8002b3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b3e:	d006      	beq.n	8002b4e <UART_SetConfig+0x242>
 8002b40:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002b44:	d009      	beq.n	8002b5a <UART_SetConfig+0x24e>
 8002b46:	e06b      	b.n	8002c20 <UART_SetConfig+0x314>
 8002b48:	2301      	movs	r3, #1
 8002b4a:	75fb      	strb	r3, [r7, #23]
 8002b4c:	e068      	b.n	8002c20 <UART_SetConfig+0x314>
 8002b4e:	2302      	movs	r3, #2
 8002b50:	75fb      	strb	r3, [r7, #23]
 8002b52:	e065      	b.n	8002c20 <UART_SetConfig+0x314>
 8002b54:	2304      	movs	r3, #4
 8002b56:	75fb      	strb	r3, [r7, #23]
 8002b58:	e062      	b.n	8002c20 <UART_SetConfig+0x314>
 8002b5a:	2308      	movs	r3, #8
 8002b5c:	75fb      	strb	r3, [r7, #23]
 8002b5e:	e05f      	b.n	8002c20 <UART_SetConfig+0x314>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a2b      	ldr	r2, [pc, #172]	; (8002c14 <UART_SetConfig+0x308>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d120      	bne.n	8002bac <UART_SetConfig+0x2a0>
 8002b6a:	4b24      	ldr	r3, [pc, #144]	; (8002bfc <UART_SetConfig+0x2f0>)
 8002b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b70:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002b74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b78:	d012      	beq.n	8002ba0 <UART_SetConfig+0x294>
 8002b7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b7e:	d802      	bhi.n	8002b86 <UART_SetConfig+0x27a>
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d007      	beq.n	8002b94 <UART_SetConfig+0x288>
 8002b84:	e04c      	b.n	8002c20 <UART_SetConfig+0x314>
 8002b86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b8a:	d006      	beq.n	8002b9a <UART_SetConfig+0x28e>
 8002b8c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002b90:	d009      	beq.n	8002ba6 <UART_SetConfig+0x29a>
 8002b92:	e045      	b.n	8002c20 <UART_SetConfig+0x314>
 8002b94:	2300      	movs	r3, #0
 8002b96:	75fb      	strb	r3, [r7, #23]
 8002b98:	e042      	b.n	8002c20 <UART_SetConfig+0x314>
 8002b9a:	2302      	movs	r3, #2
 8002b9c:	75fb      	strb	r3, [r7, #23]
 8002b9e:	e03f      	b.n	8002c20 <UART_SetConfig+0x314>
 8002ba0:	2304      	movs	r3, #4
 8002ba2:	75fb      	strb	r3, [r7, #23]
 8002ba4:	e03c      	b.n	8002c20 <UART_SetConfig+0x314>
 8002ba6:	2308      	movs	r3, #8
 8002ba8:	75fb      	strb	r3, [r7, #23]
 8002baa:	e039      	b.n	8002c20 <UART_SetConfig+0x314>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a19      	ldr	r2, [pc, #100]	; (8002c18 <UART_SetConfig+0x30c>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d135      	bne.n	8002c22 <UART_SetConfig+0x316>
 8002bb6:	4b11      	ldr	r3, [pc, #68]	; (8002bfc <UART_SetConfig+0x2f0>)
 8002bb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bbc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002bc0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002bc4:	d012      	beq.n	8002bec <UART_SetConfig+0x2e0>
 8002bc6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002bca:	d802      	bhi.n	8002bd2 <UART_SetConfig+0x2c6>
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d007      	beq.n	8002be0 <UART_SetConfig+0x2d4>
 8002bd0:	e026      	b.n	8002c20 <UART_SetConfig+0x314>
 8002bd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002bd6:	d006      	beq.n	8002be6 <UART_SetConfig+0x2da>
 8002bd8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002bdc:	d01e      	beq.n	8002c1c <UART_SetConfig+0x310>
 8002bde:	e01f      	b.n	8002c20 <UART_SetConfig+0x314>
 8002be0:	2300      	movs	r3, #0
 8002be2:	75fb      	strb	r3, [r7, #23]
 8002be4:	e01c      	b.n	8002c20 <UART_SetConfig+0x314>
 8002be6:	2302      	movs	r3, #2
 8002be8:	75fb      	strb	r3, [r7, #23]
 8002bea:	e019      	b.n	8002c20 <UART_SetConfig+0x314>
 8002bec:	2304      	movs	r3, #4
 8002bee:	75fb      	strb	r3, [r7, #23]
 8002bf0:	e016      	b.n	8002c20 <UART_SetConfig+0x314>
 8002bf2:	bf00      	nop
 8002bf4:	efff69f3 	.word	0xefff69f3
 8002bf8:	40011000 	.word	0x40011000
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	40004400 	.word	0x40004400
 8002c04:	40004800 	.word	0x40004800
 8002c08:	40004c00 	.word	0x40004c00
 8002c0c:	40005000 	.word	0x40005000
 8002c10:	40011400 	.word	0x40011400
 8002c14:	40007800 	.word	0x40007800
 8002c18:	40007c00 	.word	0x40007c00
 8002c1c:	2308      	movs	r3, #8
 8002c1e:	75fb      	strb	r3, [r7, #23]
 8002c20:	bf00      	nop

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	69db      	ldr	r3, [r3, #28]
 8002c26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c2a:	d16c      	bne.n	8002d06 <UART_SetConfig+0x3fa>
  {
    switch (clocksource)
 8002c2c:	7dfb      	ldrb	r3, [r7, #23]
 8002c2e:	2b08      	cmp	r3, #8
 8002c30:	d854      	bhi.n	8002cdc <UART_SetConfig+0x3d0>
 8002c32:	a201      	add	r2, pc, #4	; (adr r2, 8002c38 <UART_SetConfig+0x32c>)
 8002c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c38:	08002c5d 	.word	0x08002c5d
 8002c3c:	08002c79 	.word	0x08002c79
 8002c40:	08002c95 	.word	0x08002c95
 8002c44:	08002cdd 	.word	0x08002cdd
 8002c48:	08002cab 	.word	0x08002cab
 8002c4c:	08002cdd 	.word	0x08002cdd
 8002c50:	08002cdd 	.word	0x08002cdd
 8002c54:	08002cdd 	.word	0x08002cdd
 8002c58:	08002cc7 	.word	0x08002cc7
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002c5c:	f7fe fe3e 	bl	80018dc <HAL_RCC_GetPCLK1Freq>
 8002c60:	4603      	mov	r3, r0
 8002c62:	005a      	lsls	r2, r3, #1
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	085b      	lsrs	r3, r3, #1
 8002c6a:	441a      	add	r2, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c74:	82bb      	strh	r3, [r7, #20]
      break;
 8002c76:	e034      	b.n	8002ce2 <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002c78:	f7fe fe44 	bl	8001904 <HAL_RCC_GetPCLK2Freq>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	005a      	lsls	r2, r3, #1
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	085b      	lsrs	r3, r3, #1
 8002c86:	441a      	add	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c90:	82bb      	strh	r3, [r7, #20]
      break;
 8002c92:	e026      	b.n	8002ce2 <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	085a      	lsrs	r2, r3, #1
 8002c9a:	4b51      	ldr	r3, [pc, #324]	; (8002de0 <UART_SetConfig+0x4d4>)
 8002c9c:	4413      	add	r3, r2
 8002c9e:	687a      	ldr	r2, [r7, #4]
 8002ca0:	6852      	ldr	r2, [r2, #4]
 8002ca2:	fbb3 f3f2 	udiv	r3, r3, r2
 8002ca6:	82bb      	strh	r3, [r7, #20]
      break;
 8002ca8:	e01b      	b.n	8002ce2 <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002caa:	f7fe fd33 	bl	8001714 <HAL_RCC_GetSysClockFreq>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	005a      	lsls	r2, r3, #1
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	085b      	lsrs	r3, r3, #1
 8002cb8:	441a      	add	r2, r3
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc2:	82bb      	strh	r3, [r7, #20]
      break;
 8002cc4:	e00d      	b.n	8002ce2 <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	085b      	lsrs	r3, r3, #1
 8002ccc:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cd8:	82bb      	strh	r3, [r7, #20]
      break;
 8002cda:	e002      	b.n	8002ce2 <UART_SetConfig+0x3d6>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	74fb      	strb	r3, [r7, #19]
      break;
 8002ce0:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 8002ce2:	8abb      	ldrh	r3, [r7, #20]
 8002ce4:	f023 030f 	bic.w	r3, r3, #15
 8002ce8:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002cea:	8abb      	ldrh	r3, [r7, #20]
 8002cec:	105b      	asrs	r3, r3, #1
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	f003 0307 	and.w	r3, r3, #7
 8002cf4:	b29a      	uxth	r2, r3
 8002cf6:	897b      	ldrh	r3, [r7, #10]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	897a      	ldrh	r2, [r7, #10]
 8002d02:	60da      	str	r2, [r3, #12]
 8002d04:	e067      	b.n	8002dd6 <UART_SetConfig+0x4ca>
  }
  else
  {
    switch (clocksource)
 8002d06:	7dfb      	ldrb	r3, [r7, #23]
 8002d08:	2b08      	cmp	r3, #8
 8002d0a:	d861      	bhi.n	8002dd0 <UART_SetConfig+0x4c4>
 8002d0c:	a201      	add	r2, pc, #4	; (adr r2, 8002d14 <UART_SetConfig+0x408>)
 8002d0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d12:	bf00      	nop
 8002d14:	08002d39 	.word	0x08002d39
 8002d18:	08002d59 	.word	0x08002d59
 8002d1c:	08002d79 	.word	0x08002d79
 8002d20:	08002dd1 	.word	0x08002dd1
 8002d24:	08002d95 	.word	0x08002d95
 8002d28:	08002dd1 	.word	0x08002dd1
 8002d2c:	08002dd1 	.word	0x08002dd1
 8002d30:	08002dd1 	.word	0x08002dd1
 8002d34:	08002db5 	.word	0x08002db5
    {
    case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681c      	ldr	r4, [r3, #0]
 8002d3c:	f7fe fdce 	bl	80018dc <HAL_RCC_GetPCLK1Freq>
 8002d40:	4602      	mov	r2, r0
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	085b      	lsrs	r3, r3, #1
 8002d48:	441a      	add	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	60e3      	str	r3, [r4, #12]
      break;
 8002d56:	e03e      	b.n	8002dd6 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681c      	ldr	r4, [r3, #0]
 8002d5c:	f7fe fdd2 	bl	8001904 <HAL_RCC_GetPCLK2Freq>
 8002d60:	4602      	mov	r2, r0
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	085b      	lsrs	r3, r3, #1
 8002d68:	441a      	add	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	60e3      	str	r3, [r4, #12]
      break;
 8002d76:	e02e      	b.n	8002dd6 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	0859      	lsrs	r1, r3, #1
 8002d82:	4b18      	ldr	r3, [pc, #96]	; (8002de4 <UART_SetConfig+0x4d8>)
 8002d84:	440b      	add	r3, r1
 8002d86:	6879      	ldr	r1, [r7, #4]
 8002d88:	6849      	ldr	r1, [r1, #4]
 8002d8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d8e:	b29b      	uxth	r3, r3
 8002d90:	60d3      	str	r3, [r2, #12]
      break;
 8002d92:	e020      	b.n	8002dd6 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681c      	ldr	r4, [r3, #0]
 8002d98:	f7fe fcbc 	bl	8001714 <HAL_RCC_GetSysClockFreq>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	085b      	lsrs	r3, r3, #1
 8002da4:	441a      	add	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	60e3      	str	r3, [r4, #12]
      break;
 8002db2:	e010      	b.n	8002dd6 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	687a      	ldr	r2, [r7, #4]
 8002dba:	6852      	ldr	r2, [r2, #4]
 8002dbc:	0852      	lsrs	r2, r2, #1
 8002dbe:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	6852      	ldr	r2, [r2, #4]
 8002dc6:	fbb1 f2f2 	udiv	r2, r1, r2
 8002dca:	b292      	uxth	r2, r2
 8002dcc:	60da      	str	r2, [r3, #12]
      break;
 8002dce:	e002      	b.n	8002dd6 <UART_SetConfig+0x4ca>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	74fb      	strb	r3, [r7, #19]
      break;
 8002dd4:	bf00      	nop
    }
  }

  return ret;
 8002dd6:	7cfb      	ldrb	r3, [r7, #19]

}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	371c      	adds	r7, #28
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd90      	pop	{r4, r7, pc}
 8002de0:	01e84800 	.word	0x01e84800
 8002de4:	00f42400 	.word	0x00f42400

08002de8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features
  * @param huart uart handle
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df4:	f003 0301 	and.w	r3, r3, #1
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d00a      	beq.n	8002e12 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	6812      	ldr	r2, [r2, #0]
 8002e04:	6852      	ldr	r2, [r2, #4]
 8002e06:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d00a      	beq.n	8002e34 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	6812      	ldr	r2, [r2, #0]
 8002e26:	6852      	ldr	r2, [r2, #4]
 8002e28:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002e30:	430a      	orrs	r2, r1
 8002e32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e38:	f003 0304 	and.w	r3, r3, #4
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d00a      	beq.n	8002e56 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	687a      	ldr	r2, [r7, #4]
 8002e46:	6812      	ldr	r2, [r2, #0]
 8002e48:	6852      	ldr	r2, [r2, #4]
 8002e4a:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e52:	430a      	orrs	r2, r1
 8002e54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5a:	f003 0308 	and.w	r3, r3, #8
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d00a      	beq.n	8002e78 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	6812      	ldr	r2, [r2, #0]
 8002e6a:	6852      	ldr	r2, [r2, #4]
 8002e6c:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e74:	430a      	orrs	r2, r1
 8002e76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7c:	f003 0310 	and.w	r3, r3, #16
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d00a      	beq.n	8002e9a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	6812      	ldr	r2, [r2, #0]
 8002e8c:	6892      	ldr	r2, [r2, #8]
 8002e8e:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e96:	430a      	orrs	r2, r1
 8002e98:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9e:	f003 0320 	and.w	r3, r3, #32
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00a      	beq.n	8002ebc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	6812      	ldr	r2, [r2, #0]
 8002eae:	6892      	ldr	r2, [r2, #8]
 8002eb0:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d01a      	beq.n	8002efe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	6812      	ldr	r2, [r2, #0]
 8002ed0:	6852      	ldr	r2, [r2, #4]
 8002ed2:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002eda:	430a      	orrs	r2, r1
 8002edc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ee6:	d10a      	bne.n	8002efe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	6812      	ldr	r2, [r2, #0]
 8002ef0:	6852      	ldr	r2, [r2, #4]
 8002ef2:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002efa:	430a      	orrs	r2, r1
 8002efc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00a      	beq.n	8002f20 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	6812      	ldr	r2, [r2, #0]
 8002f12:	6852      	ldr	r2, [r2, #4]
 8002f14:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	605a      	str	r2, [r3, #4]
  }
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b086      	sub	sp, #24
 8002f30:	af02      	add	r7, sp, #8
 8002f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f34:	2300      	movs	r3, #0
 8002f36:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002f3e:	f7fd fbc1 	bl	80006c4 <HAL_GetTick>
 8002f42:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0308 	and.w	r3, r3, #8
 8002f4e:	2b08      	cmp	r3, #8
 8002f50:	d10e      	bne.n	8002f70 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f52:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002f56:	9300      	str	r3, [sp, #0]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002f60:	6878      	ldr	r0, [r7, #4]
 8002f62:	f7ff fb67 	bl	8002634 <UART_WaitOnFlagUntilTimeout>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d001      	beq.n	8002f70 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occurred */
      return HAL_TIMEOUT;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	e00c      	b.n	8002f8a <UART_CheckIdleState+0x5e>
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2220      	movs	r2, #32
 8002f74:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2220      	movs	r2, #32
 8002f7c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8002f88:	2300      	movs	r3, #0
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}

08002f92 <DigitalOutDriver_init>:
 *      Author: Kowalik
 */

#include "digital_out_driver.h"

DigitalOutDriver_Status_TypeDef DigitalOutDriver_init(DigitalOutDriver_TypeDef* pSelf, DigitalOutDriver_Port_TypeDef* port, DigitalOutDriver_Pin_TypeDef* pin){
 8002f92:	b580      	push	{r7, lr}
 8002f94:	b084      	sub	sp, #16
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	60f8      	str	r0, [r7, #12]
 8002f9a:	60b9      	str	r1, [r7, #8]
 8002f9c:	607a      	str	r2, [r7, #4]
	if (pSelf->state != DigitalOutDriver_State_UnInitialized){
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d001      	beq.n	8002faa <DigitalOutDriver_init+0x18>
		return DigitalOutDriver_Status_Errror;
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	e01b      	b.n	8002fe2 <DigitalOutDriver_init+0x50>
	}

	pSelf->port				= port;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	68ba      	ldr	r2, [r7, #8]
 8002fae:	605a      	str	r2, [r3, #4]
	pSelf->pin				= pin;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	609a      	str	r2, [r3, #8]
	pSelf->onTimeMs			= 0;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	60da      	str	r2, [r3, #12]
	pSelf->offTimeMs		= 0;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	611a      	str	r2, [r3, #16]
	pSelf->onOffTimeCounter	= 0;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	615a      	str	r2, [r3, #20]

	HAL_GPIO_WritePin(pSelf->port, *(pSelf->pin), GPIO_PIN_SET);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	6858      	ldr	r0, [r3, #4]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	881b      	ldrh	r3, [r3, #0]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	f7fd ffd9 	bl	8000f8c <HAL_GPIO_WritePin>

	pSelf->state = DigitalOutDriver_State_Off;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2201      	movs	r2, #1
 8002fde:	701a      	strb	r2, [r3, #0]

	return DigitalOutDriver_Status_OK;
 8002fe0:	2300      	movs	r3, #0

}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3710      	adds	r7, #16
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}

08002fea <DigitalOutDriver_On>:

DigitalOutDriver_Status_TypeDef DigitalOutDriver_getState(DigitalOutDriver_TypeDef* pSelf, DigitalOutDriver_State_TypeDef* pRetState){
	*pRetState = pSelf->state;
}

DigitalOutDriver_Status_TypeDef DigitalOutDriver_On(DigitalOutDriver_TypeDef* pSelf){
 8002fea:	b580      	push	{r7, lr}
 8002fec:	b082      	sub	sp, #8
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]
	if (pSelf->state == DigitalOutDriver_State_UnInitialized){
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	781b      	ldrb	r3, [r3, #0]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d101      	bne.n	8002ffe <DigitalOutDriver_On+0x14>
		return DigitalOutDriver_Status_UnInitializedErrror;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e00c      	b.n	8003018 <DigitalOutDriver_On+0x2e>
	}

	HAL_GPIO_WritePin(pSelf->port, *(pSelf->pin), GPIO_PIN_SET);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6858      	ldr	r0, [r3, #4]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	881b      	ldrh	r3, [r3, #0]
 8003008:	2201      	movs	r2, #1
 800300a:	4619      	mov	r1, r3
 800300c:	f7fd ffbe 	bl	8000f8c <HAL_GPIO_WritePin>

	pSelf->state = DigitalOutDriver_State_OnStady;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	2203      	movs	r2, #3
 8003014:	701a      	strb	r2, [r3, #0]

	return DigitalOutDriver_Status_OK;
 8003016:	2300      	movs	r3, #0

}
 8003018:	4618      	mov	r0, r3
 800301a:	3708      	adds	r7, #8
 800301c:	46bd      	mov	sp, r7
 800301e:	bd80      	pop	{r7, pc}

08003020 <DigitalOutDriver_Off>:

DigitalOutDriver_Status_TypeDef DigitalOutDriver_Off(DigitalOutDriver_TypeDef* pSelf){
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
	if (pSelf->state == DigitalOutDriver_State_UnInitialized){
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d101      	bne.n	8003034 <DigitalOutDriver_Off+0x14>
		return DigitalOutDriver_Status_UnInitializedErrror;
 8003030:	2301      	movs	r3, #1
 8003032:	e00c      	b.n	800304e <DigitalOutDriver_Off+0x2e>
	}

	HAL_GPIO_WritePin(pSelf->port, *(pSelf->pin), GPIO_PIN_RESET);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6858      	ldr	r0, [r3, #4]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	881b      	ldrh	r3, [r3, #0]
 800303e:	2200      	movs	r2, #0
 8003040:	4619      	mov	r1, r3
 8003042:	f7fd ffa3 	bl	8000f8c <HAL_GPIO_WritePin>

	pSelf->state = DigitalOutDriver_State_Off;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2201      	movs	r2, #1
 800304a:	701a      	strb	r2, [r3, #0]

	return DigitalOutDriver_Status_OK;
 800304c:	2300      	movs	r3, #0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3708      	adds	r7, #8
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
	...

08003058 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b08c      	sub	sp, #48	; 0x30
 800305c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800305e:	4a81      	ldr	r2, [pc, #516]	; (8003264 <MX_GPIO_Init+0x20c>)
 8003060:	4b80      	ldr	r3, [pc, #512]	; (8003264 <MX_GPIO_Init+0x20c>)
 8003062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003064:	f043 0304 	orr.w	r3, r3, #4
 8003068:	6313      	str	r3, [r2, #48]	; 0x30
 800306a:	4b7e      	ldr	r3, [pc, #504]	; (8003264 <MX_GPIO_Init+0x20c>)
 800306c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800306e:	f003 0304 	and.w	r3, r3, #4
 8003072:	61bb      	str	r3, [r7, #24]
 8003074:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003076:	4a7b      	ldr	r2, [pc, #492]	; (8003264 <MX_GPIO_Init+0x20c>)
 8003078:	4b7a      	ldr	r3, [pc, #488]	; (8003264 <MX_GPIO_Init+0x20c>)
 800307a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800307c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003080:	6313      	str	r3, [r2, #48]	; 0x30
 8003082:	4b78      	ldr	r3, [pc, #480]	; (8003264 <MX_GPIO_Init+0x20c>)
 8003084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003086:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800308a:	617b      	str	r3, [r7, #20]
 800308c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800308e:	4a75      	ldr	r2, [pc, #468]	; (8003264 <MX_GPIO_Init+0x20c>)
 8003090:	4b74      	ldr	r3, [pc, #464]	; (8003264 <MX_GPIO_Init+0x20c>)
 8003092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003094:	f043 0301 	orr.w	r3, r3, #1
 8003098:	6313      	str	r3, [r2, #48]	; 0x30
 800309a:	4b72      	ldr	r3, [pc, #456]	; (8003264 <MX_GPIO_Init+0x20c>)
 800309c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	613b      	str	r3, [r7, #16]
 80030a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030a6:	4a6f      	ldr	r2, [pc, #444]	; (8003264 <MX_GPIO_Init+0x20c>)
 80030a8:	4b6e      	ldr	r3, [pc, #440]	; (8003264 <MX_GPIO_Init+0x20c>)
 80030aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ac:	f043 0302 	orr.w	r3, r3, #2
 80030b0:	6313      	str	r3, [r2, #48]	; 0x30
 80030b2:	4b6c      	ldr	r3, [pc, #432]	; (8003264 <MX_GPIO_Init+0x20c>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	60fb      	str	r3, [r7, #12]
 80030bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80030be:	4a69      	ldr	r2, [pc, #420]	; (8003264 <MX_GPIO_Init+0x20c>)
 80030c0:	4b68      	ldr	r3, [pc, #416]	; (8003264 <MX_GPIO_Init+0x20c>)
 80030c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c4:	f043 0308 	orr.w	r3, r3, #8
 80030c8:	6313      	str	r3, [r2, #48]	; 0x30
 80030ca:	4b66      	ldr	r3, [pc, #408]	; (8003264 <MX_GPIO_Init+0x20c>)
 80030cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ce:	f003 0308 	and.w	r3, r3, #8
 80030d2:	60bb      	str	r3, [r7, #8]
 80030d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80030d6:	4a63      	ldr	r2, [pc, #396]	; (8003264 <MX_GPIO_Init+0x20c>)
 80030d8:	4b62      	ldr	r3, [pc, #392]	; (8003264 <MX_GPIO_Init+0x20c>)
 80030da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030e0:	6313      	str	r3, [r2, #48]	; 0x30
 80030e2:	4b60      	ldr	r3, [pc, #384]	; (8003264 <MX_GPIO_Init+0x20c>)
 80030e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ea:	607b      	str	r3, [r7, #4]
 80030ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HC05_KEY_GPIO_Port, HC05_KEY_Pin, GPIO_PIN_SET);
 80030ee:	2201      	movs	r2, #1
 80030f0:	2102      	movs	r1, #2
 80030f2:	485d      	ldr	r0, [pc, #372]	; (8003268 <MX_GPIO_Init+0x210>)
 80030f4:	f7fd ff4a 	bl	8000f8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80030f8:	2200      	movs	r2, #0
 80030fa:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80030fe:	485a      	ldr	r0, [pc, #360]	; (8003268 <MX_GPIO_Init+0x210>)
 8003100:	f7fd ff44 	bl	8000f8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8003104:	2200      	movs	r2, #0
 8003106:	2140      	movs	r1, #64	; 0x40
 8003108:	4858      	ldr	r0, [pc, #352]	; (800326c <MX_GPIO_Init+0x214>)
 800310a:	f7fd ff3f 	bl	8000f8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800310e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003112:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003114:	4b56      	ldr	r3, [pc, #344]	; (8003270 <MX_GPIO_Init+0x218>)
 8003116:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003118:	2300      	movs	r3, #0
 800311a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800311c:	f107 031c 	add.w	r3, r7, #28
 8003120:	4619      	mov	r1, r3
 8003122:	4854      	ldr	r0, [pc, #336]	; (8003274 <MX_GPIO_Init+0x21c>)
 8003124:	f7fd fc7c 	bl	8000a20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8003128:	2332      	movs	r3, #50	; 0x32
 800312a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800312c:	2302      	movs	r3, #2
 800312e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003130:	2300      	movs	r3, #0
 8003132:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003134:	2303      	movs	r3, #3
 8003136:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003138:	230b      	movs	r3, #11
 800313a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800313c:	f107 031c 	add.w	r3, r7, #28
 8003140:	4619      	mov	r1, r3
 8003142:	484c      	ldr	r0, [pc, #304]	; (8003274 <MX_GPIO_Init+0x21c>)
 8003144:	f7fd fc6c 	bl	8000a20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8003148:	2386      	movs	r3, #134	; 0x86
 800314a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800314c:	2302      	movs	r3, #2
 800314e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003150:	2300      	movs	r3, #0
 8003152:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003154:	2303      	movs	r3, #3
 8003156:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003158:	230b      	movs	r3, #11
 800315a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800315c:	f107 031c 	add.w	r3, r7, #28
 8003160:	4619      	mov	r1, r3
 8003162:	4845      	ldr	r0, [pc, #276]	; (8003278 <MX_GPIO_Init+0x220>)
 8003164:	f7fd fc5c 	bl	8000a20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = HC05_KEY_Pin|LD3_Pin|LD2_Pin;
 8003168:	f244 0382 	movw	r3, #16514	; 0x4082
 800316c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800316e:	2301      	movs	r3, #1
 8003170:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003172:	2300      	movs	r3, #0
 8003174:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003176:	2300      	movs	r3, #0
 8003178:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800317a:	f107 031c 	add.w	r3, r7, #28
 800317e:	4619      	mov	r1, r3
 8003180:	4839      	ldr	r0, [pc, #228]	; (8003268 <MX_GPIO_Init+0x210>)
 8003182:	f7fd fc4d 	bl	8000a20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8003186:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800318a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800318c:	2302      	movs	r3, #2
 800318e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003190:	2300      	movs	r3, #0
 8003192:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003194:	2303      	movs	r3, #3
 8003196:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003198:	230b      	movs	r3, #11
 800319a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800319c:	f107 031c 	add.w	r3, r7, #28
 80031a0:	4619      	mov	r1, r3
 80031a2:	4831      	ldr	r0, [pc, #196]	; (8003268 <MX_GPIO_Init+0x210>)
 80031a4:	f7fd fc3c 	bl	8000a20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80031a8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80031ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ae:	2302      	movs	r3, #2
 80031b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031b2:	2300      	movs	r3, #0
 80031b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031b6:	2303      	movs	r3, #3
 80031b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80031ba:	2307      	movs	r3, #7
 80031bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031be:	f107 031c 	add.w	r3, r7, #28
 80031c2:	4619      	mov	r1, r3
 80031c4:	482d      	ldr	r0, [pc, #180]	; (800327c <MX_GPIO_Init+0x224>)
 80031c6:	f7fd fc2b 	bl	8000a20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80031ca:	2340      	movs	r3, #64	; 0x40
 80031cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ce:	2301      	movs	r3, #1
 80031d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d2:	2300      	movs	r3, #0
 80031d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d6:	2300      	movs	r3, #0
 80031d8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80031da:	f107 031c 	add.w	r3, r7, #28
 80031de:	4619      	mov	r1, r3
 80031e0:	4822      	ldr	r0, [pc, #136]	; (800326c <MX_GPIO_Init+0x214>)
 80031e2:	f7fd fc1d 	bl	8000a20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80031e6:	2380      	movs	r3, #128	; 0x80
 80031e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031ea:	2300      	movs	r3, #0
 80031ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ee:	2300      	movs	r3, #0
 80031f0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80031f2:	f107 031c 	add.w	r3, r7, #28
 80031f6:	4619      	mov	r1, r3
 80031f8:	481c      	ldr	r0, [pc, #112]	; (800326c <MX_GPIO_Init+0x214>)
 80031fa:	f7fd fc11 	bl	8000a20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80031fe:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8003202:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003204:	2302      	movs	r3, #2
 8003206:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003208:	2300      	movs	r3, #0
 800320a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800320c:	2303      	movs	r3, #3
 800320e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003210:	230a      	movs	r3, #10
 8003212:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003214:	f107 031c 	add.w	r3, r7, #28
 8003218:	4619      	mov	r1, r3
 800321a:	4817      	ldr	r0, [pc, #92]	; (8003278 <MX_GPIO_Init+0x220>)
 800321c:	f7fd fc00 	bl	8000a20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003220:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003224:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003226:	2300      	movs	r3, #0
 8003228:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800322a:	2300      	movs	r3, #0
 800322c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800322e:	f107 031c 	add.w	r3, r7, #28
 8003232:	4619      	mov	r1, r3
 8003234:	4810      	ldr	r0, [pc, #64]	; (8003278 <MX_GPIO_Init+0x220>)
 8003236:	f7fd fbf3 	bl	8000a20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800323a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800323e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003240:	2302      	movs	r3, #2
 8003242:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003244:	2300      	movs	r3, #0
 8003246:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003248:	2303      	movs	r3, #3
 800324a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800324c:	230b      	movs	r3, #11
 800324e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003250:	f107 031c 	add.w	r3, r7, #28
 8003254:	4619      	mov	r1, r3
 8003256:	4805      	ldr	r0, [pc, #20]	; (800326c <MX_GPIO_Init+0x214>)
 8003258:	f7fd fbe2 	bl	8000a20 <HAL_GPIO_Init>

}
 800325c:	bf00      	nop
 800325e:	3730      	adds	r7, #48	; 0x30
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40023800 	.word	0x40023800
 8003268:	40020400 	.word	0x40020400
 800326c:	40021800 	.word	0x40021800
 8003270:	10110000 	.word	0x10110000
 8003274:	40020800 	.word	0x40020800
 8003278:	40020000 	.word	0x40020000
 800327c:	40020c00 	.word	0x40020c00

08003280 <HC05Driver_init>:
static HC05Driver_Status_TypeDef HC05Driver_setDataMode(HC05Driver_TypeDef* pSelf);

HC05Driver_State_TypeDef HC05Driver_init(HC05Driver_TypeDef* pSelf, HC05Driver_Role_TypeDef role, \
		UartDriver_TypeDef* pUartDriver, DigitalOutDriver_TypeDef* pKeyPinDriver, uint32_t baudRate,
		char* name, uint16_t password)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af00      	add	r7, sp, #0
 8003286:	60f8      	str	r0, [r7, #12]
 8003288:	607a      	str	r2, [r7, #4]
 800328a:	603b      	str	r3, [r7, #0]
 800328c:	460b      	mov	r3, r1
 800328e:	72fb      	strb	r3, [r7, #11]

	if (pSelf->state != HC05Driver_State_UnInitialized){
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	7a1b      	ldrb	r3, [r3, #8]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d001      	beq.n	800329c <HC05Driver_init+0x1c>
		return HC05Driver_Status_Error;
 8003298:	2305      	movs	r3, #5
 800329a:	e08f      	b.n	80033bc <HC05Driver_init+0x13c>
	}

	if (role != HC05Driver_Role_Slave){
 800329c:	7afb      	ldrb	r3, [r7, #11]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <HC05Driver_init+0x26>
		return HC05Driver_Status_UnsuportedError;
 80032a2:	2304      	movs	r3, #4
 80032a4:	e08a      	b.n	80033bc <HC05Driver_init+0x13c>
	}

	HC05Driver_Status_TypeDef ret = HC05Driver_Status_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	75fb      	strb	r3, [r7, #23]

	pSelf->state = HC05Driver_State_HardAT;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2201      	movs	r2, #1
 80032ae:	721a      	strb	r2, [r3, #8]
	pSelf->pUartDriver = pUartDriver;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	687a      	ldr	r2, [r7, #4]
 80032b4:	601a      	str	r2, [r3, #0]
	pSelf->pKeyPinDriver = pKeyPinDriver;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	683a      	ldr	r2, [r7, #0]
 80032ba:	605a      	str	r2, [r3, #4]
	pSelf->dataBaudRate = baudRate;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6a3a      	ldr	r2, [r7, #32]
 80032c0:	60da      	str	r2, [r3, #12]

	memset(pSelf->buffer, 0, HC05_BUFFER_SIZE);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	3310      	adds	r3, #16
 80032c6:	2280      	movs	r2, #128	; 0x80
 80032c8:	2100      	movs	r1, #0
 80032ca:	4618      	mov	r0, r3
 80032cc:	f001 fc3e 	bl	8004b4c <memset>

	uint32_t	tmpUartBaudRate;
	if (UartDriver_getBaudRate(pSelf->pUartDriver, &tmpUartBaudRate) != UartDriver_Status_OK){
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f107 0210 	add.w	r2, r7, #16
 80032d8:	4611      	mov	r1, r2
 80032da:	4618      	mov	r0, r3
 80032dc:	f001 f99d 	bl	800461a <UartDriver_getBaudRate>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <HC05Driver_init+0x6a>
		return HC05Driver_Status_Error;
 80032e6:	2305      	movs	r3, #5
 80032e8:	e068      	b.n	80033bc <HC05Driver_init+0x13c>
	}

	if (tmpUartBaudRate != HC05_HARD_AT_BAUDRATE){
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
 80032f0:	d00b      	beq.n	800330a <HC05Driver_init+0x8a>
		if (UartDriver_setBaudRate(pSelf->pUartDriver, HC05_HARD_AT_BAUDRATE) != UartDriver_Status_OK){
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f44f 4116 	mov.w	r1, #38400	; 0x9600
 80032fa:	4618      	mov	r0, r3
 80032fc:	f001 f9a3 	bl	8004646 <UartDriver_setBaudRate>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d001      	beq.n	800330a <HC05Driver_init+0x8a>
			return HC05Driver_Status_Error;
 8003306:	2305      	movs	r3, #5
 8003308:	e058      	b.n	80033bc <HC05Driver_init+0x13c>
		}
	}

	if ((ret = HC05Driver_sendTestATCommand(pSelf)) != HC05Driver_Status_OK){
 800330a:	68f8      	ldr	r0, [r7, #12]
 800330c:	f000 f85a 	bl	80033c4 <HC05Driver_sendTestATCommand>
 8003310:	4603      	mov	r3, r0
 8003312:	75fb      	strb	r3, [r7, #23]
 8003314:	7dfb      	ldrb	r3, [r7, #23]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d001      	beq.n	800331e <HC05Driver_init+0x9e>
		return ret;
 800331a:	7dfb      	ldrb	r3, [r7, #23]
 800331c:	e04e      	b.n	80033bc <HC05Driver_init+0x13c>
	}

	if ((ret = HC05Driver_setDeviceName(pSelf, name)) != HC05Driver_Status_OK){
 800331e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f000 fb8f 	bl	8003a44 <HC05Driver_setDeviceName>
 8003326:	4603      	mov	r3, r0
 8003328:	75fb      	strb	r3, [r7, #23]
 800332a:	7dfb      	ldrb	r3, [r7, #23]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d001      	beq.n	8003334 <HC05Driver_init+0xb4>
		return ret;
 8003330:	7dfb      	ldrb	r3, [r7, #23]
 8003332:	e043      	b.n	80033bc <HC05Driver_init+0x13c>
	}

	if ((ret = HC05Driver_setBaudRate(pSelf, pSelf->dataBaudRate)) != HC05Driver_Status_OK){
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	4619      	mov	r1, r3
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f000 f938 	bl	80035b0 <HC05Driver_setBaudRate>
 8003340:	4603      	mov	r3, r0
 8003342:	75fb      	strb	r3, [r7, #23]
 8003344:	7dfb      	ldrb	r3, [r7, #23]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d001      	beq.n	800334e <HC05Driver_init+0xce>
		return ret;
 800334a:	7dfb      	ldrb	r3, [r7, #23]
 800334c:	e036      	b.n	80033bc <HC05Driver_init+0x13c>
	}

	if ((ret = HC05Driver_setPassword(pSelf, password)) != HC05Driver_Status_OK){
 800334e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003350:	4619      	mov	r1, r3
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f000 fa62 	bl	800381c <HC05Driver_setPassword>
 8003358:	4603      	mov	r3, r0
 800335a:	75fb      	strb	r3, [r7, #23]
 800335c:	7dfb      	ldrb	r3, [r7, #23]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <HC05Driver_init+0xe6>
		return ret;
 8003362:	7dfb      	ldrb	r3, [r7, #23]
 8003364:	e02a      	b.n	80033bc <HC05Driver_init+0x13c>
	}

	if ((ret = HC05Driver_setDeviceRole(pSelf, role)) != HC05Driver_Status_OK){
 8003366:	7afb      	ldrb	r3, [r7, #11]
 8003368:	4619      	mov	r1, r3
 800336a:	68f8      	ldr	r0, [r7, #12]
 800336c:	f000 fc80 	bl	8003c70 <HC05Driver_setDeviceRole>
 8003370:	4603      	mov	r3, r0
 8003372:	75fb      	strb	r3, [r7, #23]
 8003374:	7dfb      	ldrb	r3, [r7, #23]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <HC05Driver_init+0xfe>
		return ret;
 800337a:	7dfb      	ldrb	r3, [r7, #23]
 800337c:	e01e      	b.n	80033bc <HC05Driver_init+0x13c>
	}

	if ((ret = HC05Driver_resetNormalMode(pSelf)) != HC05Driver_Status_OK){
 800337e:	68f8      	ldr	r0, [r7, #12]
 8003380:	f000 fe16 	bl	8003fb0 <HC05Driver_resetNormalMode>
 8003384:	4603      	mov	r3, r0
 8003386:	75fb      	strb	r3, [r7, #23]
 8003388:	7dfb      	ldrb	r3, [r7, #23]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <HC05Driver_init+0x112>
		return ret;
 800338e:	7dfb      	ldrb	r3, [r7, #23]
 8003390:	e014      	b.n	80033bc <HC05Driver_init+0x13c>
	}

	if ((ret = HC05Driver_sendTestATCommand(pSelf)) != HC05Driver_Status_OK){
 8003392:	68f8      	ldr	r0, [r7, #12]
 8003394:	f000 f816 	bl	80033c4 <HC05Driver_sendTestATCommand>
 8003398:	4603      	mov	r3, r0
 800339a:	75fb      	strb	r3, [r7, #23]
 800339c:	7dfb      	ldrb	r3, [r7, #23]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <HC05Driver_init+0x126>
		return ret;
 80033a2:	7dfb      	ldrb	r3, [r7, #23]
 80033a4:	e00a      	b.n	80033bc <HC05Driver_init+0x13c>
	}

	if ((ret = HC05Driver_setDataMode(pSelf)) != HC05Driver_Status_OK){
 80033a6:	68f8      	ldr	r0, [r7, #12]
 80033a8:	f000 fecd 	bl	8004146 <HC05Driver_setDataMode>
 80033ac:	4603      	mov	r3, r0
 80033ae:	75fb      	strb	r3, [r7, #23]
 80033b0:	7dfb      	ldrb	r3, [r7, #23]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <HC05Driver_init+0x13a>
		return ret;
 80033b6:	7dfb      	ldrb	r3, [r7, #23]
 80033b8:	e000      	b.n	80033bc <HC05Driver_init+0x13c>
	}

	return HC05Driver_Status_OK;
 80033ba:	2300      	movs	r3, #0

}
 80033bc:	4618      	mov	r0, r3
 80033be:	3718      	adds	r7, #24
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}

080033c4 <HC05Driver_sendTestATCommand>:

HC05Driver_Status_TypeDef HC05Driver_sendTestATCommand(HC05Driver_TypeDef* pSelf){
 80033c4:	b5b0      	push	{r4, r5, r7, lr}
 80033c6:	b086      	sub	sp, #24
 80033c8:	af02      	add	r7, sp, #8
 80033ca:	6078      	str	r0, [r7, #4]

	if (pSelf->state == HC05Driver_State_UnInitialized){
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	7a1b      	ldrb	r3, [r3, #8]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d101      	bne.n	80033d8 <HC05Driver_sendTestATCommand+0x14>
		return HC05Driver_Status_UnInitializedError;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e047      	b.n	8003468 <HC05Driver_sendTestATCommand+0xa4>
	}

	HC05Driver_Status_TypeDef ret;

	if ((ret = HC05Driver_setATMode(pSelf)) != HC05Driver_Status_OK) {
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f000 fe9d 	bl	8004118 <HC05Driver_setATMode>
 80033de:	4603      	mov	r3, r0
 80033e0:	73fb      	strb	r3, [r7, #15]
 80033e2:	7bfb      	ldrb	r3, [r7, #15]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d001      	beq.n	80033ec <HC05Driver_sendTestATCommand+0x28>
		return ret;
 80033e8:	7bfb      	ldrb	r3, [r7, #15]
 80033ea:	e03d      	b.n	8003468 <HC05Driver_sendTestATCommand+0xa4>
	}

	strlcpy((char*)pSelf->buffer, HC05_AT_PREFIX_COMMAND, HC05_BUFFER_SIZE);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	3310      	adds	r3, #16
 80033f0:	2280      	movs	r2, #128	; 0x80
 80033f2:	491f      	ldr	r1, [pc, #124]	; (8003470 <HC05Driver_sendTestATCommand+0xac>)
 80033f4:	4618      	mov	r0, r3
 80033f6:	f001 fbf9 	bl	8004bec <strlcpy>
	strlcat((char*)pSelf->buffer, HC05_COMMAND_TERMINATION, HC05_BUFFER_SIZE);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	3310      	adds	r3, #16
 80033fe:	2280      	movs	r2, #128	; 0x80
 8003400:	491c      	ldr	r1, [pc, #112]	; (8003474 <HC05Driver_sendTestATCommand+0xb0>)
 8003402:	4618      	mov	r0, r3
 8003404:	f001 fbce 	bl	8004ba4 <strlcat>

	if (UartDriver_sendAndReceive(pSelf->pUartDriver, pSelf->buffer, strlen((char*)pSelf->buffer), pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681c      	ldr	r4, [r3, #0]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	f103 0510 	add.w	r5, r3, #16
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	3310      	adds	r3, #16
 8003416:	4618      	mov	r0, r3
 8003418:	f7fc ff1c 	bl	8000254 <strlen>
 800341c:	4603      	mov	r3, r0
 800341e:	b29a      	uxth	r2, r3
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f103 0110 	add.w	r1, r3, #16
 8003426:	230a      	movs	r3, #10
 8003428:	9301      	str	r3, [sp, #4]
 800342a:	2380      	movs	r3, #128	; 0x80
 800342c:	9300      	str	r3, [sp, #0]
 800342e:	460b      	mov	r3, r1
 8003430:	4629      	mov	r1, r5
 8003432:	4620      	mov	r0, r4
 8003434:	f001 f9af 	bl	8004796 <UartDriver_sendAndReceive>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <HC05Driver_sendTestATCommand+0x7e>
		return HC05Driver_Status_Error;
 800343e:	2305      	movs	r3, #5
 8003440:	e012      	b.n	8003468 <HC05Driver_sendTestATCommand+0xa4>
	}

	strtok ((char*)pSelf->buffer, "\r\n");
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	3310      	adds	r3, #16
 8003446:	490b      	ldr	r1, [pc, #44]	; (8003474 <HC05Driver_sendTestATCommand+0xb0>)
 8003448:	4618      	mov	r0, r3
 800344a:	f001 fc0b 	bl	8004c64 <strtok>

	if (strncmp((char*)pSelf->buffer, HC05_SET_OK_COMMAND_RESPONSE, strlen(HC05_SET_OK_COMMAND_RESPONSE)) != 0){
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	3310      	adds	r3, #16
 8003452:	2202      	movs	r2, #2
 8003454:	4908      	ldr	r1, [pc, #32]	; (8003478 <HC05Driver_sendTestATCommand+0xb4>)
 8003456:	4618      	mov	r0, r3
 8003458:	f001 fbdd 	bl	8004c16 <strncmp>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d001      	beq.n	8003466 <HC05Driver_sendTestATCommand+0xa2>
		return HC05Driver_Status_Error;
 8003462:	2305      	movs	r3, #5
 8003464:	e000      	b.n	8003468 <HC05Driver_sendTestATCommand+0xa4>
	}

	return HC05Driver_Status_OK;
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bdb0      	pop	{r4, r5, r7, pc}
 8003470:	080056b4 	.word	0x080056b4
 8003474:	080056b8 	.word	0x080056b8
 8003478:	080056bc 	.word	0x080056bc

0800347c <HC05Driver_getBaudRate>:
	}

	return HC05Driver_Status_OK;
}

HC05Driver_Status_TypeDef HC05Driver_getBaudRate(HC05Driver_TypeDef* pSelf, uint32_t* pRetBaudRate){
 800347c:	b5b0      	push	{r4, r5, r7, lr}
 800347e:	b086      	sub	sp, #24
 8003480:	af02      	add	r7, sp, #8
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	6039      	str	r1, [r7, #0]

	if (pSelf->state == HC05Driver_State_UnInitialized){
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	7a1b      	ldrb	r3, [r3, #8]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <HC05Driver_getBaudRate+0x16>
		return HC05Driver_Status_UnInitializedError;
 800348e:	2301      	movs	r3, #1
 8003490:	e07e      	b.n	8003590 <HC05Driver_getBaudRate+0x114>
	}

	HC05Driver_Status_TypeDef ret;

	if ((ret = HC05Driver_setATMode(pSelf)) != HC05Driver_Status_OK) {
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 fe40 	bl	8004118 <HC05Driver_setATMode>
 8003498:	4603      	mov	r3, r0
 800349a:	73fb      	strb	r3, [r7, #15]
 800349c:	7bfb      	ldrb	r3, [r7, #15]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d001      	beq.n	80034a6 <HC05Driver_getBaudRate+0x2a>
		return ret;
 80034a2:	7bfb      	ldrb	r3, [r7, #15]
 80034a4:	e074      	b.n	8003590 <HC05Driver_getBaudRate+0x114>
	}

	strlcpy((char*)pSelf->buffer, HC05_AT_PREFIX_COMMAND, HC05_BUFFER_SIZE);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	3310      	adds	r3, #16
 80034aa:	2280      	movs	r2, #128	; 0x80
 80034ac:	493a      	ldr	r1, [pc, #232]	; (8003598 <HC05Driver_getBaudRate+0x11c>)
 80034ae:	4618      	mov	r0, r3
 80034b0:	f001 fb9c 	bl	8004bec <strlcpy>
	strlcat((char*)pSelf->buffer, HC05_GET_UART_AT_COMMNAND, HC05_BUFFER_SIZE);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	3310      	adds	r3, #16
 80034b8:	2280      	movs	r2, #128	; 0x80
 80034ba:	4938      	ldr	r1, [pc, #224]	; (800359c <HC05Driver_getBaudRate+0x120>)
 80034bc:	4618      	mov	r0, r3
 80034be:	f001 fb71 	bl	8004ba4 <strlcat>
	strlcat((char*)pSelf->buffer, HC05_COMMAND_TERMINATION, HC05_BUFFER_SIZE);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	3310      	adds	r3, #16
 80034c6:	2280      	movs	r2, #128	; 0x80
 80034c8:	4935      	ldr	r1, [pc, #212]	; (80035a0 <HC05Driver_getBaudRate+0x124>)
 80034ca:	4618      	mov	r0, r3
 80034cc:	f001 fb6a 	bl	8004ba4 <strlcat>

	if (UartDriver_sendAndReceive(pSelf->pUartDriver, pSelf->buffer, strlen((char*)pSelf->buffer), pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681c      	ldr	r4, [r3, #0]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f103 0510 	add.w	r5, r3, #16
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	3310      	adds	r3, #16
 80034de:	4618      	mov	r0, r3
 80034e0:	f7fc feb8 	bl	8000254 <strlen>
 80034e4:	4603      	mov	r3, r0
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	f103 0110 	add.w	r1, r3, #16
 80034ee:	230a      	movs	r3, #10
 80034f0:	9301      	str	r3, [sp, #4]
 80034f2:	2380      	movs	r3, #128	; 0x80
 80034f4:	9300      	str	r3, [sp, #0]
 80034f6:	460b      	mov	r3, r1
 80034f8:	4629      	mov	r1, r5
 80034fa:	4620      	mov	r0, r4
 80034fc:	f001 f94b 	bl	8004796 <UartDriver_sendAndReceive>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <HC05Driver_getBaudRate+0x8e>
		return HC05Driver_Status_Error;
 8003506:	2305      	movs	r3, #5
 8003508:	e042      	b.n	8003590 <HC05Driver_getBaudRate+0x114>
	}

	strtok ((char*)pSelf->buffer, "\r\n");
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	3310      	adds	r3, #16
 800350e:	4924      	ldr	r1, [pc, #144]	; (80035a0 <HC05Driver_getBaudRate+0x124>)
 8003510:	4618      	mov	r0, r3
 8003512:	f001 fba7 	bl	8004c64 <strtok>

	if (strncmp((char*)pSelf->buffer, HC05_GET_UART_AT_COMMNAND_RESPONSE, strlen(HC05_GET_UART_AT_COMMNAND_RESPONSE)) != 0){
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	3310      	adds	r3, #16
 800351a:	2206      	movs	r2, #6
 800351c:	4921      	ldr	r1, [pc, #132]	; (80035a4 <HC05Driver_getBaudRate+0x128>)
 800351e:	4618      	mov	r0, r3
 8003520:	f001 fb79 	bl	8004c16 <strncmp>
 8003524:	4603      	mov	r3, r0
 8003526:	2b00      	cmp	r3, #0
 8003528:	d001      	beq.n	800352e <HC05Driver_getBaudRate+0xb2>
		return HC05Driver_Status_Error;
 800352a:	2305      	movs	r3, #5
 800352c:	e030      	b.n	8003590 <HC05Driver_getBaudRate+0x114>
	}

	strtok ((char*)pSelf->buffer, ",");
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	3310      	adds	r3, #16
 8003532:	491d      	ldr	r1, [pc, #116]	; (80035a8 <HC05Driver_getBaudRate+0x12c>)
 8003534:	4618      	mov	r0, r3
 8003536:	f001 fb95 	bl	8004c64 <strtok>
	*pRetBaudRate = atoi((char*)(pSelf->buffer + strlen(HC05_GET_UART_AT_COMMNAND_RESPONSE)));
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	3310      	adds	r3, #16
 800353e:	3306      	adds	r3, #6
 8003540:	4618      	mov	r0, r3
 8003542:	f001 fada 	bl	8004afa <atoi>
 8003546:	4603      	mov	r3, r0
 8003548:	461a      	mov	r2, r3
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	601a      	str	r2, [r3, #0]
	//TODO tutaj sprawdzic parity i bity stopu

	if (UartDriver_receiveBytes(pSelf->pUartDriver, pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6818      	ldr	r0, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f103 0110 	add.w	r1, r3, #16
 8003558:	230a      	movs	r3, #10
 800355a:	2280      	movs	r2, #128	; 0x80
 800355c:	f001 f8c3 	bl	80046e6 <UartDriver_receiveBytes>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d001      	beq.n	800356a <HC05Driver_getBaudRate+0xee>
		return HC05Driver_Status_Error;
 8003566:	2305      	movs	r3, #5
 8003568:	e012      	b.n	8003590 <HC05Driver_getBaudRate+0x114>
	}

	strtok ((char*)pSelf->buffer, "\r\n");
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	3310      	adds	r3, #16
 800356e:	490c      	ldr	r1, [pc, #48]	; (80035a0 <HC05Driver_getBaudRate+0x124>)
 8003570:	4618      	mov	r0, r3
 8003572:	f001 fb77 	bl	8004c64 <strtok>

	if (strncmp((char*)pSelf->buffer, HC05_SET_OK_COMMAND_RESPONSE, strlen(HC05_SET_OK_COMMAND_RESPONSE)) != 0){
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	3310      	adds	r3, #16
 800357a:	2202      	movs	r2, #2
 800357c:	490b      	ldr	r1, [pc, #44]	; (80035ac <HC05Driver_getBaudRate+0x130>)
 800357e:	4618      	mov	r0, r3
 8003580:	f001 fb49 	bl	8004c16 <strncmp>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d001      	beq.n	800358e <HC05Driver_getBaudRate+0x112>
		return HC05Driver_Status_Error;
 800358a:	2305      	movs	r3, #5
 800358c:	e000      	b.n	8003590 <HC05Driver_getBaudRate+0x114>
	}

	return HC05Driver_Status_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3710      	adds	r7, #16
 8003594:	46bd      	mov	sp, r7
 8003596:	bdb0      	pop	{r4, r5, r7, pc}
 8003598:	080056b4 	.word	0x080056b4
 800359c:	080056c8 	.word	0x080056c8
 80035a0:	080056b8 	.word	0x080056b8
 80035a4:	080056d0 	.word	0x080056d0
 80035a8:	080056d8 	.word	0x080056d8
 80035ac:	080056bc 	.word	0x080056bc

080035b0 <HC05Driver_setBaudRate>:

HC05Driver_Status_TypeDef HC05Driver_setBaudRate(HC05Driver_TypeDef* pSelf, uint32_t baudRate){
 80035b0:	b5b0      	push	{r4, r5, r7, lr}
 80035b2:	b086      	sub	sp, #24
 80035b4:	af02      	add	r7, sp, #8
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]

	if (pSelf->state == HC05Driver_State_UnInitialized){
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	7a1b      	ldrb	r3, [r3, #8]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d101      	bne.n	80035c6 <HC05Driver_setBaudRate+0x16>
		return HC05Driver_Status_UnInitializedError;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e088      	b.n	80036d8 <HC05Driver_setBaudRate+0x128>
	}

	HC05Driver_Status_TypeDef ret;

	if ((ret = HC05Driver_setATMode(pSelf)) != HC05Driver_Status_OK) {
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f000 fda6 	bl	8004118 <HC05Driver_setATMode>
 80035cc:	4603      	mov	r3, r0
 80035ce:	73fb      	strb	r3, [r7, #15]
 80035d0:	7bfb      	ldrb	r3, [r7, #15]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d001      	beq.n	80035da <HC05Driver_setBaudRate+0x2a>
		return ret;
 80035d6:	7bfb      	ldrb	r3, [r7, #15]
 80035d8:	e07e      	b.n	80036d8 <HC05Driver_setBaudRate+0x128>
	}

	uint32_t	currentBaudRate;
	if ((ret = HC05Driver_getBaudRate(pSelf, &currentBaudRate)) != HC05Driver_Status_OK){
 80035da:	f107 0308 	add.w	r3, r7, #8
 80035de:	4619      	mov	r1, r3
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f7ff ff4b 	bl	800347c <HC05Driver_getBaudRate>
 80035e6:	4603      	mov	r3, r0
 80035e8:	73fb      	strb	r3, [r7, #15]
 80035ea:	7bfb      	ldrb	r3, [r7, #15]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d001      	beq.n	80035f4 <HC05Driver_setBaudRate+0x44>
		return ret;
 80035f0:	7bfb      	ldrb	r3, [r7, #15]
 80035f2:	e071      	b.n	80036d8 <HC05Driver_setBaudRate+0x128>
	}

	if (baudRate != currentBaudRate){
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	683a      	ldr	r2, [r7, #0]
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d06c      	beq.n	80036d6 <HC05Driver_setBaudRate+0x126>

							strlcpy((char*)pSelf->buffer, HC05_AT_PREFIX_COMMAND, HC05_BUFFER_SIZE);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	3310      	adds	r3, #16
 8003600:	2280      	movs	r2, #128	; 0x80
 8003602:	4937      	ldr	r1, [pc, #220]	; (80036e0 <HC05Driver_setBaudRate+0x130>)
 8003604:	4618      	mov	r0, r3
 8003606:	f001 faf1 	bl	8004bec <strlcpy>
		uint16_t length = 	strlcat((char*)pSelf->buffer, HC05_SET_UART_AT_COMMNAND, HC05_BUFFER_SIZE);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	3310      	adds	r3, #16
 800360e:	2280      	movs	r2, #128	; 0x80
 8003610:	4934      	ldr	r1, [pc, #208]	; (80036e4 <HC05Driver_setBaudRate+0x134>)
 8003612:	4618      	mov	r0, r3
 8003614:	f001 fac6 	bl	8004ba4 <strlcat>
 8003618:	4603      	mov	r3, r0
 800361a:	81bb      	strh	r3, [r7, #12]
		length += 			sprintf ((char*)pSelf->buffer + length, "%lu", baudRate);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	f103 0210 	add.w	r2, r3, #16
 8003622:	89bb      	ldrh	r3, [r7, #12]
 8003624:	4413      	add	r3, r2
 8003626:	683a      	ldr	r2, [r7, #0]
 8003628:	492f      	ldr	r1, [pc, #188]	; (80036e8 <HC05Driver_setBaudRate+0x138>)
 800362a:	4618      	mov	r0, r3
 800362c:	f001 fa96 	bl	8004b5c <siprintf>
 8003630:	4603      	mov	r3, r0
 8003632:	b29a      	uxth	r2, r3
 8003634:	89bb      	ldrh	r3, [r7, #12]
 8003636:	4413      	add	r3, r2
 8003638:	81bb      	strh	r3, [r7, #12]
		length += 			sprintf ((char*)pSelf->buffer + length, ",%lu", HC05_STOP_BIT_SETUP);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f103 0210 	add.w	r2, r3, #16
 8003640:	89bb      	ldrh	r3, [r7, #12]
 8003642:	4413      	add	r3, r2
 8003644:	2200      	movs	r2, #0
 8003646:	4929      	ldr	r1, [pc, #164]	; (80036ec <HC05Driver_setBaudRate+0x13c>)
 8003648:	4618      	mov	r0, r3
 800364a:	f001 fa87 	bl	8004b5c <siprintf>
 800364e:	4603      	mov	r3, r0
 8003650:	b29a      	uxth	r2, r3
 8003652:	89bb      	ldrh	r3, [r7, #12]
 8003654:	4413      	add	r3, r2
 8003656:	81bb      	strh	r3, [r7, #12]
		length += 			sprintf ((char*)pSelf->buffer + length, ",%lu", HC05_PARITY_SETUP);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f103 0210 	add.w	r2, r3, #16
 800365e:	89bb      	ldrh	r3, [r7, #12]
 8003660:	4413      	add	r3, r2
 8003662:	2200      	movs	r2, #0
 8003664:	4921      	ldr	r1, [pc, #132]	; (80036ec <HC05Driver_setBaudRate+0x13c>)
 8003666:	4618      	mov	r0, r3
 8003668:	f001 fa78 	bl	8004b5c <siprintf>
 800366c:	4603      	mov	r3, r0
 800366e:	b29a      	uxth	r2, r3
 8003670:	89bb      	ldrh	r3, [r7, #12]
 8003672:	4413      	add	r3, r2
 8003674:	81bb      	strh	r3, [r7, #12]
							strlcat((char*)pSelf->buffer, HC05_COMMAND_TERMINATION, HC05_BUFFER_SIZE);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	3310      	adds	r3, #16
 800367a:	2280      	movs	r2, #128	; 0x80
 800367c:	491c      	ldr	r1, [pc, #112]	; (80036f0 <HC05Driver_setBaudRate+0x140>)
 800367e:	4618      	mov	r0, r3
 8003680:	f001 fa90 	bl	8004ba4 <strlcat>

		if (UartDriver_sendAndReceive(pSelf->pUartDriver, pSelf->buffer, strlen((char*)pSelf->buffer), pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681c      	ldr	r4, [r3, #0]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f103 0510 	add.w	r5, r3, #16
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	3310      	adds	r3, #16
 8003692:	4618      	mov	r0, r3
 8003694:	f7fc fdde 	bl	8000254 <strlen>
 8003698:	4603      	mov	r3, r0
 800369a:	b29a      	uxth	r2, r3
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f103 0110 	add.w	r1, r3, #16
 80036a2:	230a      	movs	r3, #10
 80036a4:	9301      	str	r3, [sp, #4]
 80036a6:	2380      	movs	r3, #128	; 0x80
 80036a8:	9300      	str	r3, [sp, #0]
 80036aa:	460b      	mov	r3, r1
 80036ac:	4629      	mov	r1, r5
 80036ae:	4620      	mov	r0, r4
 80036b0:	f001 f871 	bl	8004796 <UartDriver_sendAndReceive>
 80036b4:	4603      	mov	r3, r0
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d001      	beq.n	80036be <HC05Driver_setBaudRate+0x10e>
			return HC05Driver_Status_Error;
 80036ba:	2305      	movs	r3, #5
 80036bc:	e00c      	b.n	80036d8 <HC05Driver_setBaudRate+0x128>
		}
		if (strncmp((char*)pSelf->buffer, HC05_SET_OK_COMMAND_RESPONSE, strlen(HC05_SET_OK_COMMAND_RESPONSE)) != 0){
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	3310      	adds	r3, #16
 80036c2:	2202      	movs	r2, #2
 80036c4:	490b      	ldr	r1, [pc, #44]	; (80036f4 <HC05Driver_setBaudRate+0x144>)
 80036c6:	4618      	mov	r0, r3
 80036c8:	f001 faa5 	bl	8004c16 <strncmp>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d001      	beq.n	80036d6 <HC05Driver_setBaudRate+0x126>
			return HC05Driver_Status_Error;
 80036d2:	2305      	movs	r3, #5
 80036d4:	e000      	b.n	80036d8 <HC05Driver_setBaudRate+0x128>
		}
	}

	return HC05Driver_Status_OK;
 80036d6:	2300      	movs	r3, #0

}
 80036d8:	4618      	mov	r0, r3
 80036da:	3710      	adds	r7, #16
 80036dc:	46bd      	mov	sp, r7
 80036de:	bdb0      	pop	{r4, r5, r7, pc}
 80036e0:	080056b4 	.word	0x080056b4
 80036e4:	080056dc 	.word	0x080056dc
 80036e8:	080056e4 	.word	0x080056e4
 80036ec:	080056e8 	.word	0x080056e8
 80036f0:	080056b8 	.word	0x080056b8
 80036f4:	080056bc 	.word	0x080056bc

080036f8 <HC05Driver_getPassword>:

HC05Driver_Status_TypeDef HC05Driver_getPassword(HC05Driver_TypeDef* pSelf, uint32_t* pRetPassword){
 80036f8:	b5b0      	push	{r4, r5, r7, lr}
 80036fa:	b086      	sub	sp, #24
 80036fc:	af02      	add	r7, sp, #8
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]

	if (pSelf->state == HC05Driver_State_UnInitialized){
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	7a1b      	ldrb	r3, [r3, #8]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d101      	bne.n	800370e <HC05Driver_getPassword+0x16>
		return HC05Driver_Status_UnInitializedError;
 800370a:	2301      	movs	r3, #1
 800370c:	e078      	b.n	8003800 <HC05Driver_getPassword+0x108>
	}

	HC05Driver_Status_TypeDef ret;

	if ((ret = HC05Driver_setATMode(pSelf)) != HC05Driver_Status_OK) {
 800370e:	6878      	ldr	r0, [r7, #4]
 8003710:	f000 fd02 	bl	8004118 <HC05Driver_setATMode>
 8003714:	4603      	mov	r3, r0
 8003716:	73fb      	strb	r3, [r7, #15]
 8003718:	7bfb      	ldrb	r3, [r7, #15]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d001      	beq.n	8003722 <HC05Driver_getPassword+0x2a>
		return ret;
 800371e:	7bfb      	ldrb	r3, [r7, #15]
 8003720:	e06e      	b.n	8003800 <HC05Driver_getPassword+0x108>
	}

	strlcpy((char*)pSelf->buffer, HC05_AT_PREFIX_COMMAND, HC05_BUFFER_SIZE);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	3310      	adds	r3, #16
 8003726:	2280      	movs	r2, #128	; 0x80
 8003728:	4937      	ldr	r1, [pc, #220]	; (8003808 <HC05Driver_getPassword+0x110>)
 800372a:	4618      	mov	r0, r3
 800372c:	f001 fa5e 	bl	8004bec <strlcpy>
	strlcat((char*)pSelf->buffer, HC05_GET_PSWD_AT_COMMNAND, HC05_BUFFER_SIZE);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	3310      	adds	r3, #16
 8003734:	2280      	movs	r2, #128	; 0x80
 8003736:	4935      	ldr	r1, [pc, #212]	; (800380c <HC05Driver_getPassword+0x114>)
 8003738:	4618      	mov	r0, r3
 800373a:	f001 fa33 	bl	8004ba4 <strlcat>
	strlcat((char*)pSelf->buffer, HC05_COMMAND_TERMINATION, HC05_BUFFER_SIZE);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	3310      	adds	r3, #16
 8003742:	2280      	movs	r2, #128	; 0x80
 8003744:	4932      	ldr	r1, [pc, #200]	; (8003810 <HC05Driver_getPassword+0x118>)
 8003746:	4618      	mov	r0, r3
 8003748:	f001 fa2c 	bl	8004ba4 <strlcat>

	if (UartDriver_sendAndReceive(pSelf->pUartDriver, pSelf->buffer, strlen((char*)pSelf->buffer), pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681c      	ldr	r4, [r3, #0]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f103 0510 	add.w	r5, r3, #16
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	3310      	adds	r3, #16
 800375a:	4618      	mov	r0, r3
 800375c:	f7fc fd7a 	bl	8000254 <strlen>
 8003760:	4603      	mov	r3, r0
 8003762:	b29a      	uxth	r2, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f103 0110 	add.w	r1, r3, #16
 800376a:	230a      	movs	r3, #10
 800376c:	9301      	str	r3, [sp, #4]
 800376e:	2380      	movs	r3, #128	; 0x80
 8003770:	9300      	str	r3, [sp, #0]
 8003772:	460b      	mov	r3, r1
 8003774:	4629      	mov	r1, r5
 8003776:	4620      	mov	r0, r4
 8003778:	f001 f80d 	bl	8004796 <UartDriver_sendAndReceive>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d001      	beq.n	8003786 <HC05Driver_getPassword+0x8e>
		return HC05Driver_Status_Error;
 8003782:	2305      	movs	r3, #5
 8003784:	e03c      	b.n	8003800 <HC05Driver_getPassword+0x108>
	}

	strtok ((char*)pSelf->buffer, "\r\n");
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	3310      	adds	r3, #16
 800378a:	4921      	ldr	r1, [pc, #132]	; (8003810 <HC05Driver_getPassword+0x118>)
 800378c:	4618      	mov	r0, r3
 800378e:	f001 fa69 	bl	8004c64 <strtok>

	if (strncmp((char*)pSelf->buffer, HC05_GET_PSWD_AT_COMMNAND_RESPONSE, strlen(HC05_GET_PSWD_AT_COMMNAND_RESPONSE)) != 0){
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	3310      	adds	r3, #16
 8003796:	2206      	movs	r2, #6
 8003798:	491e      	ldr	r1, [pc, #120]	; (8003814 <HC05Driver_getPassword+0x11c>)
 800379a:	4618      	mov	r0, r3
 800379c:	f001 fa3b 	bl	8004c16 <strncmp>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d001      	beq.n	80037aa <HC05Driver_getPassword+0xb2>
		return HC05Driver_Status_Error;
 80037a6:	2305      	movs	r3, #5
 80037a8:	e02a      	b.n	8003800 <HC05Driver_getPassword+0x108>
	}

	*pRetPassword = atoi((char*)(pSelf->buffer + strlen(HC05_GET_PSWD_AT_COMMNAND_RESPONSE)));
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	3310      	adds	r3, #16
 80037ae:	3306      	adds	r3, #6
 80037b0:	4618      	mov	r0, r3
 80037b2:	f001 f9a2 	bl	8004afa <atoi>
 80037b6:	4603      	mov	r3, r0
 80037b8:	461a      	mov	r2, r3
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	601a      	str	r2, [r3, #0]

	if (UartDriver_receiveBytes(pSelf->pUartDriver, pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6818      	ldr	r0, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f103 0110 	add.w	r1, r3, #16
 80037c8:	230a      	movs	r3, #10
 80037ca:	2280      	movs	r2, #128	; 0x80
 80037cc:	f000 ff8b 	bl	80046e6 <UartDriver_receiveBytes>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d001      	beq.n	80037da <HC05Driver_getPassword+0xe2>
		return HC05Driver_Status_Error;
 80037d6:	2305      	movs	r3, #5
 80037d8:	e012      	b.n	8003800 <HC05Driver_getPassword+0x108>
	}

	strtok ((char*)pSelf->buffer, "\r\n");
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	3310      	adds	r3, #16
 80037de:	490c      	ldr	r1, [pc, #48]	; (8003810 <HC05Driver_getPassword+0x118>)
 80037e0:	4618      	mov	r0, r3
 80037e2:	f001 fa3f 	bl	8004c64 <strtok>

	if (strncmp((char*)pSelf->buffer, HC05_SET_OK_COMMAND_RESPONSE, strlen(HC05_SET_OK_COMMAND_RESPONSE)) != 0){
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	3310      	adds	r3, #16
 80037ea:	2202      	movs	r2, #2
 80037ec:	490a      	ldr	r1, [pc, #40]	; (8003818 <HC05Driver_getPassword+0x120>)
 80037ee:	4618      	mov	r0, r3
 80037f0:	f001 fa11 	bl	8004c16 <strncmp>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <HC05Driver_getPassword+0x106>
		return HC05Driver_Status_Error;
 80037fa:	2305      	movs	r3, #5
 80037fc:	e000      	b.n	8003800 <HC05Driver_getPassword+0x108>
	}

	return HC05Driver_Status_OK;
 80037fe:	2300      	movs	r3, #0

}
 8003800:	4618      	mov	r0, r3
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bdb0      	pop	{r4, r5, r7, pc}
 8003808:	080056b4 	.word	0x080056b4
 800380c:	080056f0 	.word	0x080056f0
 8003810:	080056b8 	.word	0x080056b8
 8003814:	080056f8 	.word	0x080056f8
 8003818:	080056bc 	.word	0x080056bc

0800381c <HC05Driver_setPassword>:

HC05Driver_Status_TypeDef HC05Driver_setPassword(HC05Driver_TypeDef* pSelf, uint32_t password){
 800381c:	b5b0      	push	{r4, r5, r7, lr}
 800381e:	b086      	sub	sp, #24
 8003820:	af02      	add	r7, sp, #8
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	6039      	str	r1, [r7, #0]

	if (pSelf->state == HC05Driver_State_UnInitialized){
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	7a1b      	ldrb	r3, [r3, #8]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d101      	bne.n	8003832 <HC05Driver_setPassword+0x16>
		return HC05Driver_Status_UnInitializedError;
 800382e:	2301      	movs	r3, #1
 8003830:	e06a      	b.n	8003908 <HC05Driver_setPassword+0xec>
	}

	HC05Driver_Status_TypeDef ret;

	if ((ret = HC05Driver_setATMode(pSelf)) != HC05Driver_Status_OK) {
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f000 fc70 	bl	8004118 <HC05Driver_setATMode>
 8003838:	4603      	mov	r3, r0
 800383a:	73fb      	strb	r3, [r7, #15]
 800383c:	7bfb      	ldrb	r3, [r7, #15]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <HC05Driver_setPassword+0x2a>
		return ret;
 8003842:	7bfb      	ldrb	r3, [r7, #15]
 8003844:	e060      	b.n	8003908 <HC05Driver_setPassword+0xec>
	}

	uint32_t	currentPassword;
	if ((ret = HC05Driver_getPassword(pSelf, &currentPassword)) != HC05Driver_Status_OK){
 8003846:	f107 0308 	add.w	r3, r7, #8
 800384a:	4619      	mov	r1, r3
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f7ff ff53 	bl	80036f8 <HC05Driver_getPassword>
 8003852:	4603      	mov	r3, r0
 8003854:	73fb      	strb	r3, [r7, #15]
 8003856:	7bfb      	ldrb	r3, [r7, #15]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d001      	beq.n	8003860 <HC05Driver_setPassword+0x44>
		return ret;
 800385c:	7bfb      	ldrb	r3, [r7, #15]
 800385e:	e053      	b.n	8003908 <HC05Driver_setPassword+0xec>
	}

	if (password != currentPassword){
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	683a      	ldr	r2, [r7, #0]
 8003864:	429a      	cmp	r2, r3
 8003866:	d04e      	beq.n	8003906 <HC05Driver_setPassword+0xea>

							strlcpy((char*)pSelf->buffer, HC05_AT_PREFIX_COMMAND, HC05_BUFFER_SIZE);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	3310      	adds	r3, #16
 800386c:	2280      	movs	r2, #128	; 0x80
 800386e:	4928      	ldr	r1, [pc, #160]	; (8003910 <HC05Driver_setPassword+0xf4>)
 8003870:	4618      	mov	r0, r3
 8003872:	f001 f9bb 	bl	8004bec <strlcpy>
		uint16_t length = 	strlcat((char*)pSelf->buffer, HC05_SET_PSWD_AT_COMMNAND, HC05_BUFFER_SIZE);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	3310      	adds	r3, #16
 800387a:	2280      	movs	r2, #128	; 0x80
 800387c:	4925      	ldr	r1, [pc, #148]	; (8003914 <HC05Driver_setPassword+0xf8>)
 800387e:	4618      	mov	r0, r3
 8003880:	f001 f990 	bl	8004ba4 <strlcat>
 8003884:	4603      	mov	r3, r0
 8003886:	81bb      	strh	r3, [r7, #12]
		length += 			sprintf ((char*)pSelf->buffer + length, "%lu", password);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f103 0210 	add.w	r2, r3, #16
 800388e:	89bb      	ldrh	r3, [r7, #12]
 8003890:	4413      	add	r3, r2
 8003892:	683a      	ldr	r2, [r7, #0]
 8003894:	4920      	ldr	r1, [pc, #128]	; (8003918 <HC05Driver_setPassword+0xfc>)
 8003896:	4618      	mov	r0, r3
 8003898:	f001 f960 	bl	8004b5c <siprintf>
 800389c:	4603      	mov	r3, r0
 800389e:	b29a      	uxth	r2, r3
 80038a0:	89bb      	ldrh	r3, [r7, #12]
 80038a2:	4413      	add	r3, r2
 80038a4:	81bb      	strh	r3, [r7, #12]
							strlcat((char*)pSelf->buffer, HC05_COMMAND_TERMINATION, HC05_BUFFER_SIZE);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	3310      	adds	r3, #16
 80038aa:	2280      	movs	r2, #128	; 0x80
 80038ac:	491b      	ldr	r1, [pc, #108]	; (800391c <HC05Driver_setPassword+0x100>)
 80038ae:	4618      	mov	r0, r3
 80038b0:	f001 f978 	bl	8004ba4 <strlcat>

		if (UartDriver_sendAndReceive(pSelf->pUartDriver, pSelf->buffer, strlen((char*)pSelf->buffer), pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681c      	ldr	r4, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	f103 0510 	add.w	r5, r3, #16
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	3310      	adds	r3, #16
 80038c2:	4618      	mov	r0, r3
 80038c4:	f7fc fcc6 	bl	8000254 <strlen>
 80038c8:	4603      	mov	r3, r0
 80038ca:	b29a      	uxth	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f103 0110 	add.w	r1, r3, #16
 80038d2:	230a      	movs	r3, #10
 80038d4:	9301      	str	r3, [sp, #4]
 80038d6:	2380      	movs	r3, #128	; 0x80
 80038d8:	9300      	str	r3, [sp, #0]
 80038da:	460b      	mov	r3, r1
 80038dc:	4629      	mov	r1, r5
 80038de:	4620      	mov	r0, r4
 80038e0:	f000 ff59 	bl	8004796 <UartDriver_sendAndReceive>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d001      	beq.n	80038ee <HC05Driver_setPassword+0xd2>
			return HC05Driver_Status_Error;
 80038ea:	2305      	movs	r3, #5
 80038ec:	e00c      	b.n	8003908 <HC05Driver_setPassword+0xec>
		}
		if (strncmp((char*)pSelf->buffer, HC05_SET_OK_COMMAND_RESPONSE, strlen(HC05_SET_OK_COMMAND_RESPONSE)) != 0){
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	3310      	adds	r3, #16
 80038f2:	2202      	movs	r2, #2
 80038f4:	490a      	ldr	r1, [pc, #40]	; (8003920 <HC05Driver_setPassword+0x104>)
 80038f6:	4618      	mov	r0, r3
 80038f8:	f001 f98d 	bl	8004c16 <strncmp>
 80038fc:	4603      	mov	r3, r0
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d001      	beq.n	8003906 <HC05Driver_setPassword+0xea>
			return HC05Driver_Status_Error;
 8003902:	2305      	movs	r3, #5
 8003904:	e000      	b.n	8003908 <HC05Driver_setPassword+0xec>
		}
	}

	return HC05Driver_Status_OK;
 8003906:	2300      	movs	r3, #0

}
 8003908:	4618      	mov	r0, r3
 800390a:	3710      	adds	r7, #16
 800390c:	46bd      	mov	sp, r7
 800390e:	bdb0      	pop	{r4, r5, r7, pc}
 8003910:	080056b4 	.word	0x080056b4
 8003914:	08005700 	.word	0x08005700
 8003918:	080056e4 	.word	0x080056e4
 800391c:	080056b8 	.word	0x080056b8
 8003920:	080056bc 	.word	0x080056bc

08003924 <HC05Driver_getDeviceName>:

HC05Driver_Status_TypeDef HC05Driver_getDeviceName(HC05Driver_TypeDef* pSelf, char* pRetDeviceName){
 8003924:	b5b0      	push	{r4, r5, r7, lr}
 8003926:	b086      	sub	sp, #24
 8003928:	af02      	add	r7, sp, #8
 800392a:	6078      	str	r0, [r7, #4]
 800392c:	6039      	str	r1, [r7, #0]

	if (pSelf->state == HC05Driver_State_UnInitialized){
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	7a1b      	ldrb	r3, [r3, #8]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d101      	bne.n	800393a <HC05Driver_getDeviceName+0x16>
		return HC05Driver_Status_UnInitializedError;
 8003936:	2301      	movs	r3, #1
 8003938:	e076      	b.n	8003a28 <HC05Driver_getDeviceName+0x104>
	}

	HC05Driver_Status_TypeDef ret;

	if ((ret = HC05Driver_setATMode(pSelf)) != HC05Driver_Status_OK) {
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 fbec 	bl	8004118 <HC05Driver_setATMode>
 8003940:	4603      	mov	r3, r0
 8003942:	73fb      	strb	r3, [r7, #15]
 8003944:	7bfb      	ldrb	r3, [r7, #15]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d001      	beq.n	800394e <HC05Driver_getDeviceName+0x2a>
		return ret;
 800394a:	7bfb      	ldrb	r3, [r7, #15]
 800394c:	e06c      	b.n	8003a28 <HC05Driver_getDeviceName+0x104>
	}

	strlcpy((char*)pSelf->buffer, HC05_AT_PREFIX_COMMAND, HC05_BUFFER_SIZE);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	3310      	adds	r3, #16
 8003952:	2280      	movs	r2, #128	; 0x80
 8003954:	4936      	ldr	r1, [pc, #216]	; (8003a30 <HC05Driver_getDeviceName+0x10c>)
 8003956:	4618      	mov	r0, r3
 8003958:	f001 f948 	bl	8004bec <strlcpy>
	strlcat((char*)pSelf->buffer, HC05_GET_NAME_AT_COMMNAND, HC05_BUFFER_SIZE);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	3310      	adds	r3, #16
 8003960:	2280      	movs	r2, #128	; 0x80
 8003962:	4934      	ldr	r1, [pc, #208]	; (8003a34 <HC05Driver_getDeviceName+0x110>)
 8003964:	4618      	mov	r0, r3
 8003966:	f001 f91d 	bl	8004ba4 <strlcat>
	strlcat((char*)pSelf->buffer, HC05_COMMAND_TERMINATION, HC05_BUFFER_SIZE);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	3310      	adds	r3, #16
 800396e:	2280      	movs	r2, #128	; 0x80
 8003970:	4931      	ldr	r1, [pc, #196]	; (8003a38 <HC05Driver_getDeviceName+0x114>)
 8003972:	4618      	mov	r0, r3
 8003974:	f001 f916 	bl	8004ba4 <strlcat>

	if (UartDriver_sendAndReceive(pSelf->pUartDriver, pSelf->buffer, strlen((char*)pSelf->buffer), pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681c      	ldr	r4, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f103 0510 	add.w	r5, r3, #16
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	3310      	adds	r3, #16
 8003986:	4618      	mov	r0, r3
 8003988:	f7fc fc64 	bl	8000254 <strlen>
 800398c:	4603      	mov	r3, r0
 800398e:	b29a      	uxth	r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f103 0110 	add.w	r1, r3, #16
 8003996:	230a      	movs	r3, #10
 8003998:	9301      	str	r3, [sp, #4]
 800399a:	2380      	movs	r3, #128	; 0x80
 800399c:	9300      	str	r3, [sp, #0]
 800399e:	460b      	mov	r3, r1
 80039a0:	4629      	mov	r1, r5
 80039a2:	4620      	mov	r0, r4
 80039a4:	f000 fef7 	bl	8004796 <UartDriver_sendAndReceive>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d001      	beq.n	80039b2 <HC05Driver_getDeviceName+0x8e>
		return HC05Driver_Status_Error;
 80039ae:	2305      	movs	r3, #5
 80039b0:	e03a      	b.n	8003a28 <HC05Driver_getDeviceName+0x104>
	}

	strtok ((char*)pSelf->buffer, "\r\n");
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	3310      	adds	r3, #16
 80039b6:	4920      	ldr	r1, [pc, #128]	; (8003a38 <HC05Driver_getDeviceName+0x114>)
 80039b8:	4618      	mov	r0, r3
 80039ba:	f001 f953 	bl	8004c64 <strtok>

	if (strncmp((char*)pSelf->buffer, HC05_GET_NAME_AT_COMMNAND_RESPONSE, strlen(HC05_GET_NAME_AT_COMMNAND_RESPONSE)) != 0){
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	3310      	adds	r3, #16
 80039c2:	2206      	movs	r2, #6
 80039c4:	491d      	ldr	r1, [pc, #116]	; (8003a3c <HC05Driver_getDeviceName+0x118>)
 80039c6:	4618      	mov	r0, r3
 80039c8:	f001 f925 	bl	8004c16 <strncmp>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <HC05Driver_getDeviceName+0xb2>
		return HC05Driver_Status_Error;
 80039d2:	2305      	movs	r3, #5
 80039d4:	e028      	b.n	8003a28 <HC05Driver_getDeviceName+0x104>
	}

	strncpy(pRetDeviceName, (char*)(pSelf->buffer+strlen(HC05_GET_NAME_AT_COMMNAND_RESPONSE)), HC05_MAX_NAME_LENGTH);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	3310      	adds	r3, #16
 80039da:	3306      	adds	r3, #6
 80039dc:	2220      	movs	r2, #32
 80039de:	4619      	mov	r1, r3
 80039e0:	6838      	ldr	r0, [r7, #0]
 80039e2:	f001 f92a 	bl	8004c3a <strncpy>

	if (UartDriver_receiveBytes(pSelf->pUartDriver, pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6818      	ldr	r0, [r3, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f103 0110 	add.w	r1, r3, #16
 80039f0:	230a      	movs	r3, #10
 80039f2:	2280      	movs	r2, #128	; 0x80
 80039f4:	f000 fe77 	bl	80046e6 <UartDriver_receiveBytes>
 80039f8:	4603      	mov	r3, r0
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d001      	beq.n	8003a02 <HC05Driver_getDeviceName+0xde>
		return HC05Driver_Status_Error;
 80039fe:	2305      	movs	r3, #5
 8003a00:	e012      	b.n	8003a28 <HC05Driver_getDeviceName+0x104>
	}

	strtok ((char*)pSelf->buffer, "\r\n");
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	3310      	adds	r3, #16
 8003a06:	490c      	ldr	r1, [pc, #48]	; (8003a38 <HC05Driver_getDeviceName+0x114>)
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f001 f92b 	bl	8004c64 <strtok>

	if (strncmp((char*)pSelf->buffer, HC05_SET_OK_COMMAND_RESPONSE, strlen(HC05_SET_OK_COMMAND_RESPONSE)) != 0){
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	3310      	adds	r3, #16
 8003a12:	2202      	movs	r2, #2
 8003a14:	490a      	ldr	r1, [pc, #40]	; (8003a40 <HC05Driver_getDeviceName+0x11c>)
 8003a16:	4618      	mov	r0, r3
 8003a18:	f001 f8fd 	bl	8004c16 <strncmp>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d001      	beq.n	8003a26 <HC05Driver_getDeviceName+0x102>
		return HC05Driver_Status_Error;
 8003a22:	2305      	movs	r3, #5
 8003a24:	e000      	b.n	8003a28 <HC05Driver_getDeviceName+0x104>
	}

	return HC05Driver_Status_OK;
 8003a26:	2300      	movs	r3, #0
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3710      	adds	r7, #16
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bdb0      	pop	{r4, r5, r7, pc}
 8003a30:	080056b4 	.word	0x080056b4
 8003a34:	08005708 	.word	0x08005708
 8003a38:	080056b8 	.word	0x080056b8
 8003a3c:	08005710 	.word	0x08005710
 8003a40:	080056bc 	.word	0x080056bc

08003a44 <HC05Driver_setDeviceName>:

HC05Driver_Status_TypeDef HC05Driver_setDeviceName(HC05Driver_TypeDef* pSelf, char* deviceName){
 8003a44:	b5b0      	push	{r4, r5, r7, lr}
 8003a46:	b08e      	sub	sp, #56	; 0x38
 8003a48:	af02      	add	r7, sp, #8
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]

	if (pSelf->state == HC05Driver_State_UnInitialized){
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	7a1b      	ldrb	r3, [r3, #8]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d101      	bne.n	8003a5a <HC05Driver_setDeviceName+0x16>
		return HC05Driver_Status_UnInitializedError;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e06b      	b.n	8003b32 <HC05Driver_setDeviceName+0xee>
	}

	HC05Driver_Status_TypeDef ret;

	if ((ret = HC05Driver_setATMode(pSelf)) != HC05Driver_Status_OK) {
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 fb5c 	bl	8004118 <HC05Driver_setATMode>
 8003a60:	4603      	mov	r3, r0
 8003a62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8003a66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d002      	beq.n	8003a74 <HC05Driver_setDeviceName+0x30>
		return ret;
 8003a6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003a72:	e05e      	b.n	8003b32 <HC05Driver_setDeviceName+0xee>
	}

	char currentName[HC05_MAX_NAME_LENGTH];
	if ((ret = HC05Driver_getDeviceName(pSelf, currentName)) != HC05Driver_Status_OK){
 8003a74:	f107 030c 	add.w	r3, r7, #12
 8003a78:	4619      	mov	r1, r3
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f7ff ff52 	bl	8003924 <HC05Driver_getDeviceName>
 8003a80:	4603      	mov	r3, r0
 8003a82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8003a86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d002      	beq.n	8003a94 <HC05Driver_setDeviceName+0x50>
		return ret;
 8003a8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003a92:	e04e      	b.n	8003b32 <HC05Driver_setDeviceName+0xee>
	}

	if (strcmp(currentName, deviceName) != 0){
 8003a94:	f107 030c 	add.w	r3, r7, #12
 8003a98:	6839      	ldr	r1, [r7, #0]
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7fc fbd0 	bl	8000240 <strcmp>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d044      	beq.n	8003b30 <HC05Driver_setDeviceName+0xec>

		strlcpy((char*)pSelf->buffer, HC05_AT_PREFIX_COMMAND, HC05_BUFFER_SIZE);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	3310      	adds	r3, #16
 8003aaa:	2280      	movs	r2, #128	; 0x80
 8003aac:	4923      	ldr	r1, [pc, #140]	; (8003b3c <HC05Driver_setDeviceName+0xf8>)
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f001 f89c 	bl	8004bec <strlcpy>
		strlcat((char*)pSelf->buffer, HC05_SET_NAME_AT_COMMNAND, HC05_BUFFER_SIZE);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	3310      	adds	r3, #16
 8003ab8:	2280      	movs	r2, #128	; 0x80
 8003aba:	4921      	ldr	r1, [pc, #132]	; (8003b40 <HC05Driver_setDeviceName+0xfc>)
 8003abc:	4618      	mov	r0, r3
 8003abe:	f001 f871 	bl	8004ba4 <strlcat>
		strlcat((char*)pSelf->buffer, deviceName,  HC05_BUFFER_SIZE);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	3310      	adds	r3, #16
 8003ac6:	2280      	movs	r2, #128	; 0x80
 8003ac8:	6839      	ldr	r1, [r7, #0]
 8003aca:	4618      	mov	r0, r3
 8003acc:	f001 f86a 	bl	8004ba4 <strlcat>
		strlcat((char*)pSelf->buffer, HC05_COMMAND_TERMINATION, HC05_BUFFER_SIZE);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	3310      	adds	r3, #16
 8003ad4:	2280      	movs	r2, #128	; 0x80
 8003ad6:	491b      	ldr	r1, [pc, #108]	; (8003b44 <HC05Driver_setDeviceName+0x100>)
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f001 f863 	bl	8004ba4 <strlcat>

		if (UartDriver_sendAndReceive(pSelf->pUartDriver, pSelf->buffer, strlen((char*)pSelf->buffer), pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681c      	ldr	r4, [r3, #0]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f103 0510 	add.w	r5, r3, #16
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	3310      	adds	r3, #16
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7fc fbb1 	bl	8000254 <strlen>
 8003af2:	4603      	mov	r3, r0
 8003af4:	b29a      	uxth	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f103 0110 	add.w	r1, r3, #16
 8003afc:	230a      	movs	r3, #10
 8003afe:	9301      	str	r3, [sp, #4]
 8003b00:	2380      	movs	r3, #128	; 0x80
 8003b02:	9300      	str	r3, [sp, #0]
 8003b04:	460b      	mov	r3, r1
 8003b06:	4629      	mov	r1, r5
 8003b08:	4620      	mov	r0, r4
 8003b0a:	f000 fe44 	bl	8004796 <UartDriver_sendAndReceive>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d001      	beq.n	8003b18 <HC05Driver_setDeviceName+0xd4>
			return HC05Driver_Status_Error;
 8003b14:	2305      	movs	r3, #5
 8003b16:	e00c      	b.n	8003b32 <HC05Driver_setDeviceName+0xee>
		}
		if (strncmp((char*)pSelf->buffer, HC05_SET_OK_COMMAND_RESPONSE, strlen(HC05_SET_OK_COMMAND_RESPONSE)) != 0){
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	3310      	adds	r3, #16
 8003b1c:	2202      	movs	r2, #2
 8003b1e:	490a      	ldr	r1, [pc, #40]	; (8003b48 <HC05Driver_setDeviceName+0x104>)
 8003b20:	4618      	mov	r0, r3
 8003b22:	f001 f878 	bl	8004c16 <strncmp>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d001      	beq.n	8003b30 <HC05Driver_setDeviceName+0xec>
			return HC05Driver_Status_Error;
 8003b2c:	2305      	movs	r3, #5
 8003b2e:	e000      	b.n	8003b32 <HC05Driver_setDeviceName+0xee>
		}
	}

	return HC05Driver_Status_OK;
 8003b30:	2300      	movs	r3, #0
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3730      	adds	r7, #48	; 0x30
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bdb0      	pop	{r4, r5, r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	080056b4 	.word	0x080056b4
 8003b40:	08005718 	.word	0x08005718
 8003b44:	080056b8 	.word	0x080056b8
 8003b48:	080056bc 	.word	0x080056bc

08003b4c <HC05Driver_getDeviceRole>:

HC05Driver_Status_TypeDef HC05Driver_getDeviceRole(HC05Driver_TypeDef* pSelf, HC05Driver_Role_TypeDef* pRetRole){
 8003b4c:	b5b0      	push	{r4, r5, r7, lr}
 8003b4e:	b086      	sub	sp, #24
 8003b50:	af02      	add	r7, sp, #8
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]

	if (pSelf->state == HC05Driver_State_UnInitialized){
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	7a1b      	ldrb	r3, [r3, #8]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <HC05Driver_getDeviceRole+0x16>
		return HC05Driver_Status_UnInitializedError;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e078      	b.n	8003c54 <HC05Driver_getDeviceRole+0x108>
	}

	HC05Driver_Status_TypeDef ret;

	if ((ret = HC05Driver_setATMode(pSelf)) != HC05Driver_Status_OK) {
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 fad8 	bl	8004118 <HC05Driver_setATMode>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	73fb      	strb	r3, [r7, #15]
 8003b6c:	7bfb      	ldrb	r3, [r7, #15]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <HC05Driver_getDeviceRole+0x2a>
		return ret;
 8003b72:	7bfb      	ldrb	r3, [r7, #15]
 8003b74:	e06e      	b.n	8003c54 <HC05Driver_getDeviceRole+0x108>
	}

	strlcpy((char*)pSelf->buffer, HC05_AT_PREFIX_COMMAND, HC05_BUFFER_SIZE);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	3310      	adds	r3, #16
 8003b7a:	2280      	movs	r2, #128	; 0x80
 8003b7c:	4937      	ldr	r1, [pc, #220]	; (8003c5c <HC05Driver_getDeviceRole+0x110>)
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f001 f834 	bl	8004bec <strlcpy>
	strlcat((char*)pSelf->buffer, HC05_GET_ROLE_AT_COMMAND, HC05_BUFFER_SIZE);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	3310      	adds	r3, #16
 8003b88:	2280      	movs	r2, #128	; 0x80
 8003b8a:	4935      	ldr	r1, [pc, #212]	; (8003c60 <HC05Driver_getDeviceRole+0x114>)
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f001 f809 	bl	8004ba4 <strlcat>
	strlcat((char*)pSelf->buffer, HC05_COMMAND_TERMINATION, HC05_BUFFER_SIZE);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	3310      	adds	r3, #16
 8003b96:	2280      	movs	r2, #128	; 0x80
 8003b98:	4932      	ldr	r1, [pc, #200]	; (8003c64 <HC05Driver_getDeviceRole+0x118>)
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f001 f802 	bl	8004ba4 <strlcat>

	if (UartDriver_sendAndReceive(pSelf->pUartDriver, pSelf->buffer, strlen((char*)pSelf->buffer), pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681c      	ldr	r4, [r3, #0]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f103 0510 	add.w	r5, r3, #16
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	3310      	adds	r3, #16
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7fc fb50 	bl	8000254 <strlen>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	b29a      	uxth	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f103 0110 	add.w	r1, r3, #16
 8003bbe:	230a      	movs	r3, #10
 8003bc0:	9301      	str	r3, [sp, #4]
 8003bc2:	2380      	movs	r3, #128	; 0x80
 8003bc4:	9300      	str	r3, [sp, #0]
 8003bc6:	460b      	mov	r3, r1
 8003bc8:	4629      	mov	r1, r5
 8003bca:	4620      	mov	r0, r4
 8003bcc:	f000 fde3 	bl	8004796 <UartDriver_sendAndReceive>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d001      	beq.n	8003bda <HC05Driver_getDeviceRole+0x8e>
		return HC05Driver_Status_Error;
 8003bd6:	2305      	movs	r3, #5
 8003bd8:	e03c      	b.n	8003c54 <HC05Driver_getDeviceRole+0x108>
	}

	strtok ((char*)pSelf->buffer, "\r\n");
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	3310      	adds	r3, #16
 8003bde:	4921      	ldr	r1, [pc, #132]	; (8003c64 <HC05Driver_getDeviceRole+0x118>)
 8003be0:	4618      	mov	r0, r3
 8003be2:	f001 f83f 	bl	8004c64 <strtok>

	if (strncmp((char*)pSelf->buffer, HC05_GET_ROLE_AT_COMMNAND_RESPONSE, strlen(HC05_GET_ROLE_AT_COMMNAND_RESPONSE)) != 0){
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	3310      	adds	r3, #16
 8003bea:	2206      	movs	r2, #6
 8003bec:	491e      	ldr	r1, [pc, #120]	; (8003c68 <HC05Driver_getDeviceRole+0x11c>)
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f001 f811 	bl	8004c16 <strncmp>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d001      	beq.n	8003bfe <HC05Driver_getDeviceRole+0xb2>
		return HC05Driver_Status_Error;
 8003bfa:	2305      	movs	r3, #5
 8003bfc:	e02a      	b.n	8003c54 <HC05Driver_getDeviceRole+0x108>
	}

	*pRetRole = atoi((char*)(pSelf->buffer + strlen(HC05_GET_ROLE_AT_COMMNAND_RESPONSE)));
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	3310      	adds	r3, #16
 8003c02:	3306      	adds	r3, #6
 8003c04:	4618      	mov	r0, r3
 8003c06:	f000 ff78 	bl	8004afa <atoi>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	b2da      	uxtb	r2, r3
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	701a      	strb	r2, [r3, #0]

	if (UartDriver_receiveBytes(pSelf->pUartDriver, pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6818      	ldr	r0, [r3, #0]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f103 0110 	add.w	r1, r3, #16
 8003c1c:	230a      	movs	r3, #10
 8003c1e:	2280      	movs	r2, #128	; 0x80
 8003c20:	f000 fd61 	bl	80046e6 <UartDriver_receiveBytes>
 8003c24:	4603      	mov	r3, r0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d001      	beq.n	8003c2e <HC05Driver_getDeviceRole+0xe2>
		return HC05Driver_Status_Error;
 8003c2a:	2305      	movs	r3, #5
 8003c2c:	e012      	b.n	8003c54 <HC05Driver_getDeviceRole+0x108>
	}

	strtok ((char*)pSelf->buffer, "\r\n");
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	3310      	adds	r3, #16
 8003c32:	490c      	ldr	r1, [pc, #48]	; (8003c64 <HC05Driver_getDeviceRole+0x118>)
 8003c34:	4618      	mov	r0, r3
 8003c36:	f001 f815 	bl	8004c64 <strtok>

	if (strncmp((char*)pSelf->buffer, HC05_SET_OK_COMMAND_RESPONSE, strlen(HC05_SET_OK_COMMAND_RESPONSE)) != 0){
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	3310      	adds	r3, #16
 8003c3e:	2202      	movs	r2, #2
 8003c40:	490a      	ldr	r1, [pc, #40]	; (8003c6c <HC05Driver_getDeviceRole+0x120>)
 8003c42:	4618      	mov	r0, r3
 8003c44:	f000 ffe7 	bl	8004c16 <strncmp>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <HC05Driver_getDeviceRole+0x106>
		return HC05Driver_Status_Error;
 8003c4e:	2305      	movs	r3, #5
 8003c50:	e000      	b.n	8003c54 <HC05Driver_getDeviceRole+0x108>
	}

	return HC05Driver_Status_OK;
 8003c52:	2300      	movs	r3, #0

}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3710      	adds	r7, #16
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bdb0      	pop	{r4, r5, r7, pc}
 8003c5c:	080056b4 	.word	0x080056b4
 8003c60:	08005720 	.word	0x08005720
 8003c64:	080056b8 	.word	0x080056b8
 8003c68:	08005728 	.word	0x08005728
 8003c6c:	080056bc 	.word	0x080056bc

08003c70 <HC05Driver_setDeviceRole>:

HC05Driver_Status_TypeDef HC05Driver_setDeviceRole(HC05Driver_TypeDef* pSelf, HC05Driver_Role_TypeDef role){
 8003c70:	b5b0      	push	{r4, r5, r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af02      	add	r7, sp, #8
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	460b      	mov	r3, r1
 8003c7a:	70fb      	strb	r3, [r7, #3]

	if (pSelf->state == HC05Driver_State_UnInitialized){
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	7a1b      	ldrb	r3, [r3, #8]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d101      	bne.n	8003c88 <HC05Driver_setDeviceRole+0x18>
		return HC05Driver_Status_UnInitializedError;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e06a      	b.n	8003d5e <HC05Driver_setDeviceRole+0xee>
	}

	HC05Driver_Status_TypeDef ret;

	if ((ret = HC05Driver_setATMode(pSelf)) != HC05Driver_Status_OK) {
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f000 fa45 	bl	8004118 <HC05Driver_setATMode>
 8003c8e:	4603      	mov	r3, r0
 8003c90:	73fb      	strb	r3, [r7, #15]
 8003c92:	7bfb      	ldrb	r3, [r7, #15]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d001      	beq.n	8003c9c <HC05Driver_setDeviceRole+0x2c>
		return ret;
 8003c98:	7bfb      	ldrb	r3, [r7, #15]
 8003c9a:	e060      	b.n	8003d5e <HC05Driver_setDeviceRole+0xee>
	}

	HC05Driver_Role_TypeDef	currentRole;
	if ((ret = HC05Driver_getDeviceRole(pSelf, &currentRole)) != HC05Driver_Status_OK){
 8003c9c:	f107 030b 	add.w	r3, r7, #11
 8003ca0:	4619      	mov	r1, r3
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7ff ff52 	bl	8003b4c <HC05Driver_getDeviceRole>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	73fb      	strb	r3, [r7, #15]
 8003cac:	7bfb      	ldrb	r3, [r7, #15]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d001      	beq.n	8003cb6 <HC05Driver_setDeviceRole+0x46>
		return ret;
 8003cb2:	7bfb      	ldrb	r3, [r7, #15]
 8003cb4:	e053      	b.n	8003d5e <HC05Driver_setDeviceRole+0xee>
	}

	if (role != currentRole){
 8003cb6:	7afb      	ldrb	r3, [r7, #11]
 8003cb8:	78fa      	ldrb	r2, [r7, #3]
 8003cba:	429a      	cmp	r2, r3
 8003cbc:	d04e      	beq.n	8003d5c <HC05Driver_setDeviceRole+0xec>

							strlcpy((char*)pSelf->buffer, HC05_AT_PREFIX_COMMAND, HC05_BUFFER_SIZE);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	3310      	adds	r3, #16
 8003cc2:	2280      	movs	r2, #128	; 0x80
 8003cc4:	4928      	ldr	r1, [pc, #160]	; (8003d68 <HC05Driver_setDeviceRole+0xf8>)
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f000 ff90 	bl	8004bec <strlcpy>
		uint16_t length = 	strlcat((char*)pSelf->buffer, HC05_SET_PSWD_AT_COMMNAND, HC05_BUFFER_SIZE);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	3310      	adds	r3, #16
 8003cd0:	2280      	movs	r2, #128	; 0x80
 8003cd2:	4926      	ldr	r1, [pc, #152]	; (8003d6c <HC05Driver_setDeviceRole+0xfc>)
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f000 ff65 	bl	8004ba4 <strlcat>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	81bb      	strh	r3, [r7, #12]
		length += 			sprintf ((char*)pSelf->buffer + length, "%du", role);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f103 0210 	add.w	r2, r3, #16
 8003ce4:	89bb      	ldrh	r3, [r7, #12]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	78fa      	ldrb	r2, [r7, #3]
 8003cea:	4921      	ldr	r1, [pc, #132]	; (8003d70 <HC05Driver_setDeviceRole+0x100>)
 8003cec:	4618      	mov	r0, r3
 8003cee:	f000 ff35 	bl	8004b5c <siprintf>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	b29a      	uxth	r2, r3
 8003cf6:	89bb      	ldrh	r3, [r7, #12]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	81bb      	strh	r3, [r7, #12]
							strlcat((char*)pSelf->buffer, HC05_COMMAND_TERMINATION, HC05_BUFFER_SIZE);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	3310      	adds	r3, #16
 8003d00:	2280      	movs	r2, #128	; 0x80
 8003d02:	491c      	ldr	r1, [pc, #112]	; (8003d74 <HC05Driver_setDeviceRole+0x104>)
 8003d04:	4618      	mov	r0, r3
 8003d06:	f000 ff4d 	bl	8004ba4 <strlcat>

		if (UartDriver_sendAndReceive(pSelf->pUartDriver, pSelf->buffer, strlen((char*)pSelf->buffer), pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681c      	ldr	r4, [r3, #0]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f103 0510 	add.w	r5, r3, #16
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	3310      	adds	r3, #16
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f7fc fa9b 	bl	8000254 <strlen>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f103 0110 	add.w	r1, r3, #16
 8003d28:	230a      	movs	r3, #10
 8003d2a:	9301      	str	r3, [sp, #4]
 8003d2c:	2380      	movs	r3, #128	; 0x80
 8003d2e:	9300      	str	r3, [sp, #0]
 8003d30:	460b      	mov	r3, r1
 8003d32:	4629      	mov	r1, r5
 8003d34:	4620      	mov	r0, r4
 8003d36:	f000 fd2e 	bl	8004796 <UartDriver_sendAndReceive>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d001      	beq.n	8003d44 <HC05Driver_setDeviceRole+0xd4>
			return HC05Driver_Status_Error;
 8003d40:	2305      	movs	r3, #5
 8003d42:	e00c      	b.n	8003d5e <HC05Driver_setDeviceRole+0xee>
		}
		if (strncmp((char*)pSelf->buffer, HC05_SET_OK_COMMAND_RESPONSE, strlen(HC05_SET_OK_COMMAND_RESPONSE)) != 0){
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	3310      	adds	r3, #16
 8003d48:	2202      	movs	r2, #2
 8003d4a:	490b      	ldr	r1, [pc, #44]	; (8003d78 <HC05Driver_setDeviceRole+0x108>)
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f000 ff62 	bl	8004c16 <strncmp>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d001      	beq.n	8003d5c <HC05Driver_setDeviceRole+0xec>
			return HC05Driver_Status_Error;
 8003d58:	2305      	movs	r3, #5
 8003d5a:	e000      	b.n	8003d5e <HC05Driver_setDeviceRole+0xee>
		}
	}

	return HC05Driver_Status_OK;
 8003d5c:	2300      	movs	r3, #0

}
 8003d5e:	4618      	mov	r0, r3
 8003d60:	3710      	adds	r7, #16
 8003d62:	46bd      	mov	sp, r7
 8003d64:	bdb0      	pop	{r4, r5, r7, pc}
 8003d66:	bf00      	nop
 8003d68:	080056b4 	.word	0x080056b4
 8003d6c:	08005700 	.word	0x08005700
 8003d70:	08005730 	.word	0x08005730
 8003d74:	080056b8 	.word	0x080056b8
 8003d78:	080056bc 	.word	0x080056bc

08003d7c <HC05Driver_getState>:

HC05Driver_Status_TypeDef HC05Driver_getState(HC05Driver_TypeDef* pSelf, HC05Driver_State_TypeDef* pRetState){
 8003d7c:	b5b0      	push	{r4, r5, r7, lr}
 8003d7e:	b086      	sub	sp, #24
 8003d80:	af02      	add	r7, sp, #8
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]

	if (pSelf->state == HC05Driver_State_UnInitialized || pSelf->state == HC05Driver_State_HardAT){
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	7a1b      	ldrb	r3, [r3, #8]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d003      	beq.n	8003d96 <HC05Driver_getState+0x1a>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	7a1b      	ldrb	r3, [r3, #8]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d105      	bne.n	8003da2 <HC05Driver_getState+0x26>
		*pRetState = pSelf->state;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	7a1a      	ldrb	r2, [r3, #8]
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	701a      	strb	r2, [r3, #0]
		return HC05Driver_Status_OK;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	e0e8      	b.n	8003f74 <HC05Driver_getState+0x1f8>
	}

	HC05Driver_Status_TypeDef ret;

	if ((ret = HC05Driver_setATMode(pSelf)) != HC05Driver_Status_OK) {
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f000 f9b8 	bl	8004118 <HC05Driver_setATMode>
 8003da8:	4603      	mov	r3, r0
 8003daa:	73fb      	strb	r3, [r7, #15]
 8003dac:	7bfb      	ldrb	r3, [r7, #15]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d001      	beq.n	8003db6 <HC05Driver_getState+0x3a>
		return ret;
 8003db2:	7bfb      	ldrb	r3, [r7, #15]
 8003db4:	e0de      	b.n	8003f74 <HC05Driver_getState+0x1f8>
	}

	strlcpy((char*)pSelf->buffer, HC05_AT_PREFIX_COMMAND, HC05_BUFFER_SIZE);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	3310      	adds	r3, #16
 8003dba:	2280      	movs	r2, #128	; 0x80
 8003dbc:	496f      	ldr	r1, [pc, #444]	; (8003f7c <HC05Driver_getState+0x200>)
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f000 ff14 	bl	8004bec <strlcpy>
	strlcat((char*)pSelf->buffer, HC05_GET_STATE_AT_COMMNAND, HC05_BUFFER_SIZE);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	3310      	adds	r3, #16
 8003dc8:	2280      	movs	r2, #128	; 0x80
 8003dca:	496d      	ldr	r1, [pc, #436]	; (8003f80 <HC05Driver_getState+0x204>)
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f000 fee9 	bl	8004ba4 <strlcat>
	strlcat((char*)pSelf->buffer, HC05_COMMAND_TERMINATION, HC05_BUFFER_SIZE);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	3310      	adds	r3, #16
 8003dd6:	2280      	movs	r2, #128	; 0x80
 8003dd8:	496a      	ldr	r1, [pc, #424]	; (8003f84 <HC05Driver_getState+0x208>)
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f000 fee2 	bl	8004ba4 <strlcat>

	if (UartDriver_sendAndReceive(pSelf->pUartDriver, pSelf->buffer, strlen((char*)pSelf->buffer), pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681c      	ldr	r4, [r3, #0]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	f103 0510 	add.w	r5, r3, #16
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	3310      	adds	r3, #16
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7fc fa30 	bl	8000254 <strlen>
 8003df4:	4603      	mov	r3, r0
 8003df6:	b29a      	uxth	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f103 0110 	add.w	r1, r3, #16
 8003dfe:	230a      	movs	r3, #10
 8003e00:	9301      	str	r3, [sp, #4]
 8003e02:	2380      	movs	r3, #128	; 0x80
 8003e04:	9300      	str	r3, [sp, #0]
 8003e06:	460b      	mov	r3, r1
 8003e08:	4629      	mov	r1, r5
 8003e0a:	4620      	mov	r0, r4
 8003e0c:	f000 fcc3 	bl	8004796 <UartDriver_sendAndReceive>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d001      	beq.n	8003e1a <HC05Driver_getState+0x9e>
		return HC05Driver_Status_Error;
 8003e16:	2305      	movs	r3, #5
 8003e18:	e0ac      	b.n	8003f74 <HC05Driver_getState+0x1f8>
	}

	strtok ((char*)pSelf->buffer, "\r\n");
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	3310      	adds	r3, #16
 8003e1e:	4959      	ldr	r1, [pc, #356]	; (8003f84 <HC05Driver_getState+0x208>)
 8003e20:	4618      	mov	r0, r3
 8003e22:	f000 ff1f 	bl	8004c64 <strtok>

	if (strncmp((char*)pSelf->buffer, HC05_GET_STATE_AT_COMMNAND_RESPONSE, strlen(HC05_GET_STATE_AT_COMMNAND_RESPONSE)) != 0){
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	3310      	adds	r3, #16
 8003e2a:	2207      	movs	r2, #7
 8003e2c:	4956      	ldr	r1, [pc, #344]	; (8003f88 <HC05Driver_getState+0x20c>)
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f000 fef1 	bl	8004c16 <strncmp>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <HC05Driver_getState+0xc2>
		return HC05Driver_Status_Error;
 8003e3a:	2305      	movs	r3, #5
 8003e3c:	e09a      	b.n	8003f74 <HC05Driver_getState+0x1f8>
	}

	if (strncmp((char*)(pSelf->buffer+strlen(HC05_GET_NAME_AT_COMMNAND_RESPONSE)), HC05_INITIALIZED_RESPONSE, strlen(HC05_INITIALIZED_RESPONSE)) == 0){
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	3310      	adds	r3, #16
 8003e42:	3306      	adds	r3, #6
 8003e44:	220b      	movs	r2, #11
 8003e46:	4951      	ldr	r1, [pc, #324]	; (8003f8c <HC05Driver_getState+0x210>)
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f000 fee4 	bl	8004c16 <strncmp>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d103      	bne.n	8003e5c <HC05Driver_getState+0xe0>
		*pRetState = HC05Driver_State_Initialized;
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	2203      	movs	r2, #3
 8003e58:	701a      	strb	r2, [r3, #0]
 8003e5a:	e06a      	b.n	8003f32 <HC05Driver_getState+0x1b6>
	} else if (strncmp((char*)(pSelf->buffer+strlen(HC05_GET_NAME_AT_COMMNAND_RESPONSE)), HC05_READY_RESPONSE, strlen(HC05_READY_RESPONSE)) == 0){
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	3310      	adds	r3, #16
 8003e60:	3306      	adds	r3, #6
 8003e62:	2205      	movs	r2, #5
 8003e64:	494a      	ldr	r1, [pc, #296]	; (8003f90 <HC05Driver_getState+0x214>)
 8003e66:	4618      	mov	r0, r3
 8003e68:	f000 fed5 	bl	8004c16 <strncmp>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d103      	bne.n	8003e7a <HC05Driver_getState+0xfe>
		*pRetState = HC05Driver_State_Ready;
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	2204      	movs	r2, #4
 8003e76:	701a      	strb	r2, [r3, #0]
 8003e78:	e05b      	b.n	8003f32 <HC05Driver_getState+0x1b6>
	} else if (strncmp((char*)(pSelf->buffer+strlen(HC05_GET_NAME_AT_COMMNAND_RESPONSE)), HC05_PAIRABLE_RESPONSE, strlen(HC05_PAIRABLE_RESPONSE)) == 0){
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	3310      	adds	r3, #16
 8003e7e:	3306      	adds	r3, #6
 8003e80:	2208      	movs	r2, #8
 8003e82:	4944      	ldr	r1, [pc, #272]	; (8003f94 <HC05Driver_getState+0x218>)
 8003e84:	4618      	mov	r0, r3
 8003e86:	f000 fec6 	bl	8004c16 <strncmp>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d103      	bne.n	8003e98 <HC05Driver_getState+0x11c>
		*pRetState = HC05Driver_State_Pairable;
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	2205      	movs	r2, #5
 8003e94:	701a      	strb	r2, [r3, #0]
 8003e96:	e04c      	b.n	8003f32 <HC05Driver_getState+0x1b6>
	} else if (strncmp((char*)(pSelf->buffer+strlen(HC05_GET_NAME_AT_COMMNAND_RESPONSE)), HC05_PAIRED_RESPONSE, strlen(HC05_PAIRED_RESPONSE)) == 0){
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	3310      	adds	r3, #16
 8003e9c:	3306      	adds	r3, #6
 8003e9e:	2206      	movs	r2, #6
 8003ea0:	493d      	ldr	r1, [pc, #244]	; (8003f98 <HC05Driver_getState+0x21c>)
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f000 feb7 	bl	8004c16 <strncmp>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d103      	bne.n	8003eb6 <HC05Driver_getState+0x13a>
		*pRetState = HC05Driver_State_Paired;
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	2206      	movs	r2, #6
 8003eb2:	701a      	strb	r2, [r3, #0]
 8003eb4:	e03d      	b.n	8003f32 <HC05Driver_getState+0x1b6>
	} else if (strncmp((char*)(pSelf->buffer+strlen(HC05_GET_NAME_AT_COMMNAND_RESPONSE)), HC05_INQUIRING_RESPONSE, strlen(HC05_PAIRED_RESPONSE)) == 0){
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	3310      	adds	r3, #16
 8003eba:	3306      	adds	r3, #6
 8003ebc:	2206      	movs	r2, #6
 8003ebe:	4937      	ldr	r1, [pc, #220]	; (8003f9c <HC05Driver_getState+0x220>)
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f000 fea8 	bl	8004c16 <strncmp>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d103      	bne.n	8003ed4 <HC05Driver_getState+0x158>
		*pRetState = HC05Driver_State_Inquiring;
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	2207      	movs	r2, #7
 8003ed0:	701a      	strb	r2, [r3, #0]
 8003ed2:	e02e      	b.n	8003f32 <HC05Driver_getState+0x1b6>
	} else if (strncmp((char*)(pSelf->buffer+strlen(HC05_GET_NAME_AT_COMMNAND_RESPONSE)), HC05_CONNECTING_RESPONSE, strlen(HC05_CONNECTING_RESPONSE)) == 0){
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	3310      	adds	r3, #16
 8003ed8:	3306      	adds	r3, #6
 8003eda:	220a      	movs	r2, #10
 8003edc:	4930      	ldr	r1, [pc, #192]	; (8003fa0 <HC05Driver_getState+0x224>)
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f000 fe99 	bl	8004c16 <strncmp>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d103      	bne.n	8003ef2 <HC05Driver_getState+0x176>
		*pRetState = HC05Driver_State_Connecting;
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	2208      	movs	r2, #8
 8003eee:	701a      	strb	r2, [r3, #0]
 8003ef0:	e01f      	b.n	8003f32 <HC05Driver_getState+0x1b6>
	} else if (strncmp((char*)(pSelf->buffer+strlen(HC05_GET_NAME_AT_COMMNAND_RESPONSE)), HC05_CONNECTED_RESPONSE, strlen(HC05_CONNECTED_RESPONSE)) == 0){
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	3310      	adds	r3, #16
 8003ef6:	3306      	adds	r3, #6
 8003ef8:	2209      	movs	r2, #9
 8003efa:	492a      	ldr	r1, [pc, #168]	; (8003fa4 <HC05Driver_getState+0x228>)
 8003efc:	4618      	mov	r0, r3
 8003efe:	f000 fe8a 	bl	8004c16 <strncmp>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d103      	bne.n	8003f10 <HC05Driver_getState+0x194>
		*pRetState = HC05Driver_State_Connected;
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	2209      	movs	r2, #9
 8003f0c:	701a      	strb	r2, [r3, #0]
 8003f0e:	e010      	b.n	8003f32 <HC05Driver_getState+0x1b6>
	} else if (strncmp((char*)(pSelf->buffer+strlen(HC05_GET_NAME_AT_COMMNAND_RESPONSE)), HC05_DISCONNECTED_RESPONSE, strlen(HC05_DISCONNECTED_RESPONSE)) == 0){
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	3310      	adds	r3, #16
 8003f14:	3306      	adds	r3, #6
 8003f16:	220c      	movs	r2, #12
 8003f18:	4923      	ldr	r1, [pc, #140]	; (8003fa8 <HC05Driver_getState+0x22c>)
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f000 fe7b 	bl	8004c16 <strncmp>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d103      	bne.n	8003f2e <HC05Driver_getState+0x1b2>
		*pRetState = HC05Driver_State_Disconnected;
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	220a      	movs	r2, #10
 8003f2a:	701a      	strb	r2, [r3, #0]
 8003f2c:	e001      	b.n	8003f32 <HC05Driver_getState+0x1b6>
	} else {
		return HC05Driver_Status_Error;
 8003f2e:	2305      	movs	r3, #5
 8003f30:	e020      	b.n	8003f74 <HC05Driver_getState+0x1f8>
	}

	if (UartDriver_receiveBytes(pSelf->pUartDriver, pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6818      	ldr	r0, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f103 0110 	add.w	r1, r3, #16
 8003f3c:	230a      	movs	r3, #10
 8003f3e:	2280      	movs	r2, #128	; 0x80
 8003f40:	f000 fbd1 	bl	80046e6 <UartDriver_receiveBytes>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d001      	beq.n	8003f4e <HC05Driver_getState+0x1d2>
		return HC05Driver_Status_Error;
 8003f4a:	2305      	movs	r3, #5
 8003f4c:	e012      	b.n	8003f74 <HC05Driver_getState+0x1f8>
	}

	strtok ((char*)pSelf->buffer, "\r\n");
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	3310      	adds	r3, #16
 8003f52:	490c      	ldr	r1, [pc, #48]	; (8003f84 <HC05Driver_getState+0x208>)
 8003f54:	4618      	mov	r0, r3
 8003f56:	f000 fe85 	bl	8004c64 <strtok>

	if (strncmp((char*)pSelf->buffer, HC05_SET_OK_COMMAND_RESPONSE, strlen(HC05_SET_OK_COMMAND_RESPONSE)) != 0){
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	3310      	adds	r3, #16
 8003f5e:	2202      	movs	r2, #2
 8003f60:	4912      	ldr	r1, [pc, #72]	; (8003fac <HC05Driver_getState+0x230>)
 8003f62:	4618      	mov	r0, r3
 8003f64:	f000 fe57 	bl	8004c16 <strncmp>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d001      	beq.n	8003f72 <HC05Driver_getState+0x1f6>
		return HC05Driver_Status_Error;
 8003f6e:	2305      	movs	r3, #5
 8003f70:	e000      	b.n	8003f74 <HC05Driver_getState+0x1f8>
	}

	return HC05Driver_Status_OK;
 8003f72:	2300      	movs	r3, #0
}
 8003f74:	4618      	mov	r0, r3
 8003f76:	3710      	adds	r7, #16
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bdb0      	pop	{r4, r5, r7, pc}
 8003f7c:	080056b4 	.word	0x080056b4
 8003f80:	08005734 	.word	0x08005734
 8003f84:	080056b8 	.word	0x080056b8
 8003f88:	0800573c 	.word	0x0800573c
 8003f8c:	08005744 	.word	0x08005744
 8003f90:	08005750 	.word	0x08005750
 8003f94:	08005758 	.word	0x08005758
 8003f98:	08005764 	.word	0x08005764
 8003f9c:	0800576c 	.word	0x0800576c
 8003fa0:	08005778 	.word	0x08005778
 8003fa4:	08005784 	.word	0x08005784
 8003fa8:	08005790 	.word	0x08005790
 8003fac:	080056bc 	.word	0x080056bc

08003fb0 <HC05Driver_resetNormalMode>:
HC05Driver_Status_TypeDef HC05Driver_sendAndReceiveDataNBytes(HC05Driver_TypeDef* pSelf, uint8_t* pSendData, uint16_t bytesToSend, \
		uint8_t* pReceiveBuffer, uint16_t bytesToReceive){

}

static HC05Driver_Status_TypeDef HC05Driver_resetNormalMode(HC05Driver_TypeDef* pSelf){
 8003fb0:	b5b0      	push	{r4, r5, r7, lr}
 8003fb2:	b086      	sub	sp, #24
 8003fb4:	af02      	add	r7, sp, #8
 8003fb6:	6078      	str	r0, [r7, #4]

	// assume module initialized
	HC05Driver_State_TypeDef state;
	HC05Driver_Status_TypeDef ret;

	if ((ret = HC05Driver_getState(pSelf, &state)) != HC05Driver_Status_OK){
 8003fb8:	f107 030e 	add.w	r3, r7, #14
 8003fbc:	4619      	mov	r1, r3
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f7ff fedc 	bl	8003d7c <HC05Driver_getState>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	73fb      	strb	r3, [r7, #15]
 8003fc8:	7bfb      	ldrb	r3, [r7, #15]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d001      	beq.n	8003fd2 <HC05Driver_resetNormalMode+0x22>
		return ret;
 8003fce:	7bfb      	ldrb	r3, [r7, #15]
 8003fd0:	e095      	b.n	80040fe <HC05Driver_resetNormalMode+0x14e>
	}

	if (state != HC05Driver_State_HardAT){
 8003fd2:	7bbb      	ldrb	r3, [r7, #14]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d001      	beq.n	8003fdc <HC05Driver_resetNormalMode+0x2c>
		return HC05Driver_Status_OK;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	e090      	b.n	80040fe <HC05Driver_resetNormalMode+0x14e>
	}

	if (DigitalOutDriver_Off(pSelf->pKeyPinDriver) != DigitalOutDriver_Status_OK){
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7ff f81d 	bl	8003020 <DigitalOutDriver_Off>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d001      	beq.n	8003ff0 <HC05Driver_resetNormalMode+0x40>
		return HC05Driver_Status_Error;
 8003fec:	2305      	movs	r3, #5
 8003fee:	e086      	b.n	80040fe <HC05Driver_resetNormalMode+0x14e>
	}

	strlcpy((char*)pSelf->buffer, HC05_AT_PREFIX_COMMAND, HC05_BUFFER_SIZE);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	3310      	adds	r3, #16
 8003ff4:	2280      	movs	r2, #128	; 0x80
 8003ff6:	4944      	ldr	r1, [pc, #272]	; (8004108 <HC05Driver_resetNormalMode+0x158>)
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f000 fdf7 	bl	8004bec <strlcpy>
	strlcat((char*)pSelf->buffer, HC05_AT_RESET_COMMAND, HC05_BUFFER_SIZE);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	3310      	adds	r3, #16
 8004002:	2280      	movs	r2, #128	; 0x80
 8004004:	4941      	ldr	r1, [pc, #260]	; (800410c <HC05Driver_resetNormalMode+0x15c>)
 8004006:	4618      	mov	r0, r3
 8004008:	f000 fdcc 	bl	8004ba4 <strlcat>
	strlcat((char*)pSelf->buffer, HC05_COMMAND_TERMINATION, HC05_BUFFER_SIZE);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	3310      	adds	r3, #16
 8004010:	2280      	movs	r2, #128	; 0x80
 8004012:	493f      	ldr	r1, [pc, #252]	; (8004110 <HC05Driver_resetNormalMode+0x160>)
 8004014:	4618      	mov	r0, r3
 8004016:	f000 fdc5 	bl	8004ba4 <strlcat>

	if (UartDriver_sendAndReceive(pSelf->pUartDriver, pSelf->buffer, strlen((char*)pSelf->buffer), pSelf->buffer, HC05_BUFFER_SIZE, HC05_COMMAND_TRIM_SIGN) != UartDriver_Status_OK){
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681c      	ldr	r4, [r3, #0]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f103 0510 	add.w	r5, r3, #16
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	3310      	adds	r3, #16
 8004028:	4618      	mov	r0, r3
 800402a:	f7fc f913 	bl	8000254 <strlen>
 800402e:	4603      	mov	r3, r0
 8004030:	b29a      	uxth	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f103 0110 	add.w	r1, r3, #16
 8004038:	230a      	movs	r3, #10
 800403a:	9301      	str	r3, [sp, #4]
 800403c:	2380      	movs	r3, #128	; 0x80
 800403e:	9300      	str	r3, [sp, #0]
 8004040:	460b      	mov	r3, r1
 8004042:	4629      	mov	r1, r5
 8004044:	4620      	mov	r0, r4
 8004046:	f000 fba6 	bl	8004796 <UartDriver_sendAndReceive>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d001      	beq.n	8004054 <HC05Driver_resetNormalMode+0xa4>
		return HC05Driver_Status_Error;
 8004050:	2305      	movs	r3, #5
 8004052:	e054      	b.n	80040fe <HC05Driver_resetNormalMode+0x14e>
	}

	strtok ((char*)pSelf->buffer, "\r\n");
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	3310      	adds	r3, #16
 8004058:	492d      	ldr	r1, [pc, #180]	; (8004110 <HC05Driver_resetNormalMode+0x160>)
 800405a:	4618      	mov	r0, r3
 800405c:	f000 fe02 	bl	8004c64 <strtok>

	if (strncmp((char*)pSelf->buffer, HC05_SET_OK_COMMAND_RESPONSE, strlen(HC05_SET_OK_COMMAND_RESPONSE)) != 0){
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	3310      	adds	r3, #16
 8004064:	2202      	movs	r2, #2
 8004066:	492b      	ldr	r1, [pc, #172]	; (8004114 <HC05Driver_resetNormalMode+0x164>)
 8004068:	4618      	mov	r0, r3
 800406a:	f000 fdd4 	bl	8004c16 <strncmp>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d001      	beq.n	8004078 <HC05Driver_resetNormalMode+0xc8>
		return HC05Driver_Status_Error;
 8004074:	2305      	movs	r3, #5
 8004076:	e042      	b.n	80040fe <HC05Driver_resetNormalMode+0x14e>
	}

	pSelf->state = HC05Driver_State_Data;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2202      	movs	r2, #2
 800407c:	721a      	strb	r2, [r3, #8]

	uint32_t	tmpUartBaudRate;
	if (UartDriver_getBaudRate(pSelf->pUartDriver, &tmpUartBaudRate) != UartDriver_Status_OK){
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f107 0208 	add.w	r2, r7, #8
 8004086:	4611      	mov	r1, r2
 8004088:	4618      	mov	r0, r3
 800408a:	f000 fac6 	bl	800461a <UartDriver_getBaudRate>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d001      	beq.n	8004098 <HC05Driver_resetNormalMode+0xe8>
		return HC05Driver_Status_Error;
 8004094:	2305      	movs	r3, #5
 8004096:	e032      	b.n	80040fe <HC05Driver_resetNormalMode+0x14e>
	}

	if (tmpUartBaudRate != pSelf->dataBaudRate){
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	68da      	ldr	r2, [r3, #12]
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	429a      	cmp	r2, r3
 80040a0:	d00c      	beq.n	80040bc <HC05Driver_resetNormalMode+0x10c>
		if (UartDriver_setBaudRate(pSelf->pUartDriver, pSelf->dataBaudRate) != UartDriver_Status_OK){
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	4619      	mov	r1, r3
 80040ac:	4610      	mov	r0, r2
 80040ae:	f000 faca 	bl	8004646 <UartDriver_setBaudRate>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d001      	beq.n	80040bc <HC05Driver_resetNormalMode+0x10c>
			return ret;
 80040b8:	7bfb      	ldrb	r3, [r7, #15]
 80040ba:	e020      	b.n	80040fe <HC05Driver_resetNormalMode+0x14e>
		}
	}

	HAL_Delay(HC05_START_UP_DELAY_MS);
 80040bc:	f240 20ee 	movw	r0, #750	; 0x2ee
 80040c0:	f7fc fb0c 	bl	80006dc <HAL_Delay>

	if ((ret = HC05Driver_sendTestATCommand(pSelf)) != HC05Driver_Status_OK){
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f7ff f97d 	bl	80033c4 <HC05Driver_sendTestATCommand>
 80040ca:	4603      	mov	r3, r0
 80040cc:	73fb      	strb	r3, [r7, #15]
 80040ce:	7bfb      	ldrb	r3, [r7, #15]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d001      	beq.n	80040d8 <HC05Driver_resetNormalMode+0x128>
		return ret;
 80040d4:	7bfb      	ldrb	r3, [r7, #15]
 80040d6:	e012      	b.n	80040fe <HC05Driver_resetNormalMode+0x14e>
	}

	if ((ret = HC05Driver_getState(pSelf, &state)) != HC05Driver_Status_OK){
 80040d8:	f107 030e 	add.w	r3, r7, #14
 80040dc:	4619      	mov	r1, r3
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f7ff fe4c 	bl	8003d7c <HC05Driver_getState>
 80040e4:	4603      	mov	r3, r0
 80040e6:	73fb      	strb	r3, [r7, #15]
 80040e8:	7bfb      	ldrb	r3, [r7, #15]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d001      	beq.n	80040f2 <HC05Driver_resetNormalMode+0x142>
		return ret;
 80040ee:	7bfb      	ldrb	r3, [r7, #15]
 80040f0:	e005      	b.n	80040fe <HC05Driver_resetNormalMode+0x14e>
	}

	if (state == HC05Driver_State_HardAT){
 80040f2:	7bbb      	ldrb	r3, [r7, #14]
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d101      	bne.n	80040fc <HC05Driver_resetNormalMode+0x14c>
		return HC05Driver_Status_Error;
 80040f8:	2305      	movs	r3, #5
 80040fa:	e000      	b.n	80040fe <HC05Driver_resetNormalMode+0x14e>
	}

	return HC05Driver_Status_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bdb0      	pop	{r4, r5, r7, pc}
 8004106:	bf00      	nop
 8004108:	080056b4 	.word	0x080056b4
 800410c:	080057a0 	.word	0x080057a0
 8004110:	080056b8 	.word	0x080056b8
 8004114:	080056bc 	.word	0x080056bc

08004118 <HC05Driver_setATMode>:

static HC05Driver_Status_TypeDef HC05Driver_setATMode(HC05Driver_TypeDef* pSelf){
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]

	if (pSelf->state != HC05Driver_State_HardAT){
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	7a1b      	ldrb	r3, [r3, #8]
 8004124:	2b01      	cmp	r3, #1
 8004126:	d009      	beq.n	800413c <HC05Driver_setATMode+0x24>
		if (DigitalOutDriver_On(pSelf->pKeyPinDriver) != DigitalOutDriver_Status_OK){
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	4618      	mov	r0, r3
 800412e:	f7fe ff5c 	bl	8002fea <DigitalOutDriver_On>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d001      	beq.n	800413c <HC05Driver_setATMode+0x24>
			return HC05Driver_Status_Error;
 8004138:	2305      	movs	r3, #5
 800413a:	e000      	b.n	800413e <HC05Driver_setATMode+0x26>
		}
	}

	return HC05Driver_Status_OK;
 800413c:	2300      	movs	r3, #0
}
 800413e:	4618      	mov	r0, r3
 8004140:	3708      	adds	r7, #8
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}

08004146 <HC05Driver_setDataMode>:

static HC05Driver_Status_TypeDef HC05Driver_setDataMode(HC05Driver_TypeDef* pSelf){
 8004146:	b580      	push	{r7, lr}
 8004148:	b082      	sub	sp, #8
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]

	if (pSelf->state == HC05Driver_State_HardAT){
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	7a1b      	ldrb	r3, [r3, #8]
 8004152:	2b01      	cmp	r3, #1
 8004154:	d104      	bne.n	8004160 <HC05Driver_setDataMode+0x1a>
		return HC05Driver_resetNormalMode(pSelf);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f7ff ff2a 	bl	8003fb0 <HC05Driver_resetNormalMode>
 800415c:	4603      	mov	r3, r0
 800415e:	e00a      	b.n	8004176 <HC05Driver_setDataMode+0x30>
	}

	if (DigitalOutDriver_Off(pSelf->pKeyPinDriver) != DigitalOutDriver_Status_OK){
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	4618      	mov	r0, r3
 8004166:	f7fe ff5b 	bl	8003020 <DigitalOutDriver_Off>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d001      	beq.n	8004174 <HC05Driver_setDataMode+0x2e>
		return HC05Driver_Status_Error;
 8004170:	2305      	movs	r3, #5
 8004172:	e000      	b.n	8004176 <HC05Driver_setDataMode+0x30>
	}

	return HC05Driver_Status_OK;
 8004174:	2300      	movs	r3, #0
}
 8004176:	4618      	mov	r0, r3
 8004178:	3708      	adds	r7, #8
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
	...

08004180 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 0 */

extern UART_HandleTypeDef huart1;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b082      	sub	sp, #8
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
	if (huart == (&huart1)){
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	4a08      	ldr	r2, [pc, #32]	; (80041ac <HAL_UART_RxCpltCallback+0x2c>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d109      	bne.n	80041a4 <HAL_UART_RxCpltCallback+0x24>
		if (UartDriver_receivedBytesCallback(&uart1Driver) != UartDriver_Status_OK){
 8004190:	4807      	ldr	r0, [pc, #28]	; (80041b0 <HAL_UART_RxCpltCallback+0x30>)
 8004192:	f000 fb2f 	bl	80047f4 <UartDriver_receivedBytesCallback>
 8004196:	4603      	mov	r3, r0
 8004198:	2b00      	cmp	r3, #0
 800419a:	d003      	beq.n	80041a4 <HAL_UART_RxCpltCallback+0x24>
			Error_Handler();
 800419c:	215e      	movs	r1, #94	; 0x5e
 800419e:	4805      	ldr	r0, [pc, #20]	; (80041b4 <HAL_UART_RxCpltCallback+0x34>)
 80041a0:	f000 f912 	bl	80043c8 <_Error_Handler>
		}
	}
}
 80041a4:	bf00      	nop
 80041a6:	3708      	adds	r7, #8
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	200003f0 	.word	0x200003f0
 80041b0:	200002fc 	.word	0x200002fc
 80041b4:	080057a8 	.word	0x080057a8

080041b8 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b08c      	sub	sp, #48	; 0x30
 80041bc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80041be:	f7fc fa2f 	bl	8000620 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80041c2:	f000 f869 	bl	8004298 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80041c6:	f7fe ff47 	bl	8003058 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80041ca:	f000 fbcf 	bl	800496c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

//  DigitalOutDriver_init(&led1Driver, (DigitalOutDriver_Port_TypeDef*)LD1_GPIO_Port, &ledDebug1Pin);
  DigitalOutDriver_init(&led2Driver, (DigitalOutDriver_Port_TypeDef*)LD2_GPIO_Port, &ledDebug2Pin);
 80041ce:	4a26      	ldr	r2, [pc, #152]	; (8004268 <main+0xb0>)
 80041d0:	4926      	ldr	r1, [pc, #152]	; (800426c <main+0xb4>)
 80041d2:	4827      	ldr	r0, [pc, #156]	; (8004270 <main+0xb8>)
 80041d4:	f7fe fedd 	bl	8002f92 <DigitalOutDriver_init>
  DigitalOutDriver_init(&led3Driver, (DigitalOutDriver_Port_TypeDef*)LD3_GPIO_Port, &ledDebug3Pin);
 80041d8:	4a26      	ldr	r2, [pc, #152]	; (8004274 <main+0xbc>)
 80041da:	4924      	ldr	r1, [pc, #144]	; (800426c <main+0xb4>)
 80041dc:	4826      	ldr	r0, [pc, #152]	; (8004278 <main+0xc0>)
 80041de:	f7fe fed8 	bl	8002f92 <DigitalOutDriver_init>

  DigitalOutDriver_init(&hc05KeyDriver, (DigitalOutDriver_Port_TypeDef*)HC05_KEY_GPIO_Port, &hc05KeyPin);
 80041e2:	4a26      	ldr	r2, [pc, #152]	; (800427c <main+0xc4>)
 80041e4:	4921      	ldr	r1, [pc, #132]	; (800426c <main+0xb4>)
 80041e6:	4826      	ldr	r0, [pc, #152]	; (8004280 <main+0xc8>)
 80041e8:	f7fe fed3 	bl	8002f92 <DigitalOutDriver_init>

  UartDriver_init(&uart1Driver, &huart1, 38400);
 80041ec:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80041f0:	4924      	ldr	r1, [pc, #144]	; (8004284 <main+0xcc>)
 80041f2:	4825      	ldr	r0, [pc, #148]	; (8004288 <main+0xd0>)
 80041f4:	f000 f9bc 	bl	8004570 <UartDriver_init>

  char tmp[] = "AT\r\n";
 80041f8:	4a24      	ldr	r2, [pc, #144]	; (800428c <main+0xd4>)
 80041fa:	f107 0318 	add.w	r3, r7, #24
 80041fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004202:	6018      	str	r0, [r3, #0]
 8004204:	3304      	adds	r3, #4
 8004206:	7019      	strb	r1, [r3, #0]

  char retBuffer[20];
  memset(retBuffer, 0, 20);
 8004208:	1d3b      	adds	r3, r7, #4
 800420a:	2214      	movs	r2, #20
 800420c:	2100      	movs	r1, #0
 800420e:	4618      	mov	r0, r3
 8004210:	f000 fc9c 	bl	8004b4c <memset>

  UartDriver_Status_TypeDef tmp2 = UartDriver_sendAndReceive(&uart1Driver, (uint8_t*)tmp, 4u, (uint8_t*)retBuffer, 20u, (uint8_t)'\n');
 8004214:	1d3a      	adds	r2, r7, #4
 8004216:	f107 0118 	add.w	r1, r7, #24
 800421a:	230a      	movs	r3, #10
 800421c:	9301      	str	r3, [sp, #4]
 800421e:	2314      	movs	r3, #20
 8004220:	9300      	str	r3, [sp, #0]
 8004222:	4613      	mov	r3, r2
 8004224:	2204      	movs	r2, #4
 8004226:	4818      	ldr	r0, [pc, #96]	; (8004288 <main+0xd0>)
 8004228:	f000 fab5 	bl	8004796 <UartDriver_sendAndReceive>
 800422c:	4603      	mov	r3, r0
 800422e:	77fb      	strb	r3, [r7, #31]
//  UartDriver_sendAndReceive(&uart1Driver, "AT+NAME=TAST\r\n", strlen("AT+NAME=TEST\r\n"), retBuffer, 20, '\n');

  HC05Driver_init(&hc05Driver, HC05Driver_Role_Slave, &uart1Driver, &hc05KeyDriver, HC05_DATA_BAUDRATE, HC05_DEVICE_NAME, HC05_PASSWORD);
 8004230:	f44f 6328 	mov.w	r3, #2688	; 0xa80
 8004234:	9302      	str	r3, [sp, #8]
 8004236:	4b16      	ldr	r3, [pc, #88]	; (8004290 <main+0xd8>)
 8004238:	9301      	str	r3, [sp, #4]
 800423a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800423e:	9300      	str	r3, [sp, #0]
 8004240:	4b0f      	ldr	r3, [pc, #60]	; (8004280 <main+0xc8>)
 8004242:	4a11      	ldr	r2, [pc, #68]	; (8004288 <main+0xd0>)
 8004244:	2100      	movs	r1, #0
 8004246:	4813      	ldr	r0, [pc, #76]	; (8004294 <main+0xdc>)
 8004248:	f7ff f81a 	bl	8003280 <HC05Driver_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  DigitalOutDriver_On(&led2Driver);
 800424c:	4808      	ldr	r0, [pc, #32]	; (8004270 <main+0xb8>)
 800424e:	f7fe fecc 	bl	8002fea <DigitalOutDriver_On>
	  HAL_Delay(500);
 8004252:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004256:	f7fc fa41 	bl	80006dc <HAL_Delay>
	  DigitalOutDriver_Off(&led2Driver);
 800425a:	4805      	ldr	r0, [pc, #20]	; (8004270 <main+0xb8>)
 800425c:	f7fe fee0 	bl	8003020 <DigitalOutDriver_Off>
	  HAL_Delay(100);
 8004260:	2064      	movs	r0, #100	; 0x64
 8004262:	f7fc fa3b 	bl	80006dc <HAL_Delay>
	  DigitalOutDriver_On(&led2Driver);
 8004266:	e7f1      	b.n	800424c <main+0x94>
 8004268:	20000008 	.word	0x20000008
 800426c:	40020400 	.word	0x40020400
 8004270:	2000020c 	.word	0x2000020c
 8004274:	2000000a 	.word	0x2000000a
 8004278:	2000023c 	.word	0x2000023c
 800427c:	20000006 	.word	0x20000006
 8004280:	200002e4 	.word	0x200002e4
 8004284:	200003f0 	.word	0x200003f0
 8004288:	200002fc 	.word	0x200002fc
 800428c:	080057cc 	.word	0x080057cc
 8004290:	080057b8 	.word	0x080057b8
 8004294:	20000254 	.word	0x20000254

08004298 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b0b8      	sub	sp, #224	; 0xe0
 800429c:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 800429e:	4a46      	ldr	r2, [pc, #280]	; (80043b8 <SystemClock_Config+0x120>)
 80042a0:	4b45      	ldr	r3, [pc, #276]	; (80043b8 <SystemClock_Config+0x120>)
 80042a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042a8:	6413      	str	r3, [r2, #64]	; 0x40
 80042aa:	4b43      	ldr	r3, [pc, #268]	; (80043b8 <SystemClock_Config+0x120>)
 80042ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042b2:	607b      	str	r3, [r7, #4]
 80042b4:	687b      	ldr	r3, [r7, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80042b6:	4a41      	ldr	r2, [pc, #260]	; (80043bc <SystemClock_Config+0x124>)
 80042b8:	4b40      	ldr	r3, [pc, #256]	; (80043bc <SystemClock_Config+0x124>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80042c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042c4:	6013      	str	r3, [r2, #0]
 80042c6:	4b3d      	ldr	r3, [pc, #244]	; (80043bc <SystemClock_Config+0x124>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80042ce:	603b      	str	r3, [r7, #0]
 80042d0:	683b      	ldr	r3, [r7, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80042d2:	2301      	movs	r3, #1
 80042d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80042d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80042e0:	2302      	movs	r3, #2
 80042e2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80042e6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80042ea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 80042ee:	2304      	movs	r3, #4
 80042f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 96;
 80042f4:	2360      	movs	r3, #96	; 0x60
 80042f6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80042fa:	2302      	movs	r3, #2
 80042fc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004300:	2304      	movs	r3, #4
 8004302:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004306:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800430a:	4618      	mov	r0, r3
 800430c:	f7fc fea8 	bl	8001060 <HAL_RCC_OscConfig>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d003      	beq.n	800431e <SystemClock_Config+0x86>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004316:	21ce      	movs	r1, #206	; 0xce
 8004318:	4829      	ldr	r0, [pc, #164]	; (80043c0 <SystemClock_Config+0x128>)
 800431a:	f000 f855 	bl	80043c8 <_Error_Handler>
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800431e:	f7fc fe4f 	bl	8000fc0 <HAL_PWREx_EnableOverDrive>
 8004322:	4603      	mov	r3, r0
 8004324:	2b00      	cmp	r3, #0
 8004326:	d003      	beq.n	8004330 <SystemClock_Config+0x98>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004328:	21d5      	movs	r1, #213	; 0xd5
 800432a:	4825      	ldr	r0, [pc, #148]	; (80043c0 <SystemClock_Config+0x128>)
 800432c:	f000 f84c 	bl	80043c8 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004330:	230f      	movs	r3, #15
 8004332:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004336:	2302      	movs	r3, #2
 8004338:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800433c:	2300      	movs	r3, #0
 800433e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004342:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004346:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800434a:	2300      	movs	r3, #0
 800434c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8004350:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8004354:	2103      	movs	r1, #3
 8004356:	4618      	mov	r0, r3
 8004358:	f7fd f8f4 	bl	8001544 <HAL_RCC_ClockConfig>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d003      	beq.n	800436a <SystemClock_Config+0xd2>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004362:	21e3      	movs	r1, #227	; 0xe3
 8004364:	4816      	ldr	r0, [pc, #88]	; (80043c0 <SystemClock_Config+0x128>)
 8004366:	f000 f82f 	bl	80043c8 <_Error_Handler>
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800436a:	2340      	movs	r3, #64	; 0x40
 800436c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800436e:	2300      	movs	r3, #0
 8004370:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004372:	f107 0308 	add.w	r3, r7, #8
 8004376:	4618      	mov	r0, r3
 8004378:	f7fd fad8 	bl	800192c <HAL_RCCEx_PeriphCLKConfig>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d003      	beq.n	800438a <SystemClock_Config+0xf2>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004382:	21ea      	movs	r1, #234	; 0xea
 8004384:	480e      	ldr	r0, [pc, #56]	; (80043c0 <SystemClock_Config+0x128>)
 8004386:	f000 f81f 	bl	80043c8 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800438a:	f7fd fa9b 	bl	80018c4 <HAL_RCC_GetHCLKFreq>
 800438e:	4602      	mov	r2, r0
 8004390:	4b0c      	ldr	r3, [pc, #48]	; (80043c4 <SystemClock_Config+0x12c>)
 8004392:	fba3 2302 	umull	r2, r3, r3, r2
 8004396:	099b      	lsrs	r3, r3, #6
 8004398:	4618      	mov	r0, r3
 800439a:	f7fc fae8 	bl	800096e <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800439e:	2004      	movs	r0, #4
 80043a0:	f7fc faf2 	bl	8000988 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80043a4:	2200      	movs	r2, #0
 80043a6:	2100      	movs	r1, #0
 80043a8:	f04f 30ff 	mov.w	r0, #4294967295
 80043ac:	f7fc faa7 	bl	80008fe <HAL_NVIC_SetPriority>
}
 80043b0:	bf00      	nop
 80043b2:	37e0      	adds	r7, #224	; 0xe0
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	40023800 	.word	0x40023800
 80043bc:	40007000 	.word	0x40007000
 80043c0:	080057a8 	.word	0x080057a8
 80043c4:	10624dd3 	.word	0x10624dd3

080043c8 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 80043d2:	e7fe      	b.n	80043d2 <_Error_Handler+0xa>

080043d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b082      	sub	sp, #8
 80043d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80043da:	4a28      	ldr	r2, [pc, #160]	; (800447c <HAL_MspInit+0xa8>)
 80043dc:	4b27      	ldr	r3, [pc, #156]	; (800447c <HAL_MspInit+0xa8>)
 80043de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043e4:	6413      	str	r3, [r2, #64]	; 0x40
 80043e6:	4b25      	ldr	r3, [pc, #148]	; (800447c <HAL_MspInit+0xa8>)
 80043e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ee:	607b      	str	r3, [r7, #4]
 80043f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043f2:	4a22      	ldr	r2, [pc, #136]	; (800447c <HAL_MspInit+0xa8>)
 80043f4:	4b21      	ldr	r3, [pc, #132]	; (800447c <HAL_MspInit+0xa8>)
 80043f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043fc:	6453      	str	r3, [r2, #68]	; 0x44
 80043fe:	4b1f      	ldr	r3, [pc, #124]	; (800447c <HAL_MspInit+0xa8>)
 8004400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004402:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004406:	603b      	str	r3, [r7, #0]
 8004408:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800440a:	2003      	movs	r0, #3
 800440c:	f7fc fa6c 	bl	80008e8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8004410:	2200      	movs	r2, #0
 8004412:	2100      	movs	r1, #0
 8004414:	f06f 000b 	mvn.w	r0, #11
 8004418:	f7fc fa71 	bl	80008fe <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800441c:	2200      	movs	r2, #0
 800441e:	2100      	movs	r1, #0
 8004420:	f06f 000a 	mvn.w	r0, #10
 8004424:	f7fc fa6b 	bl	80008fe <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8004428:	2200      	movs	r2, #0
 800442a:	2100      	movs	r1, #0
 800442c:	f06f 0009 	mvn.w	r0, #9
 8004430:	f7fc fa65 	bl	80008fe <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8004434:	2200      	movs	r2, #0
 8004436:	2100      	movs	r1, #0
 8004438:	f06f 0004 	mvn.w	r0, #4
 800443c:	f7fc fa5f 	bl	80008fe <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8004440:	2200      	movs	r2, #0
 8004442:	2100      	movs	r1, #0
 8004444:	f06f 0003 	mvn.w	r0, #3
 8004448:	f7fc fa59 	bl	80008fe <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800444c:	2200      	movs	r2, #0
 800444e:	2100      	movs	r1, #0
 8004450:	f06f 0001 	mvn.w	r0, #1
 8004454:	f7fc fa53 	bl	80008fe <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004458:	2200      	movs	r2, #0
 800445a:	2100      	movs	r1, #0
 800445c:	f04f 30ff 	mov.w	r0, #4294967295
 8004460:	f7fc fa4d 	bl	80008fe <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8004464:	2200      	movs	r2, #0
 8004466:	2100      	movs	r1, #0
 8004468:	2005      	movs	r0, #5
 800446a:	f7fc fa48 	bl	80008fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800446e:	2005      	movs	r0, #5
 8004470:	f7fc fa61 	bl	8000936 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004474:	bf00      	nop
 8004476:	3708      	adds	r7, #8
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}
 800447c:	40023800 	.word	0x40023800

08004480 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8004480:	b480      	push	{r7}
 8004482:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004484:	bf00      	nop
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800448e:	b480      	push	{r7}
 8004490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004492:	e7fe      	b.n	8004492 <HardFault_Handler+0x4>

08004494 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8004494:	b480      	push	{r7}
 8004496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004498:	e7fe      	b.n	8004498 <MemManage_Handler+0x4>

0800449a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800449a:	b480      	push	{r7}
 800449c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800449e:	e7fe      	b.n	800449e <BusFault_Handler+0x4>

080044a0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80044a0:	b480      	push	{r7}
 80044a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044a4:	e7fe      	b.n	80044a4 <UsageFault_Handler+0x4>

080044a6 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 80044a6:	b480      	push	{r7}
 80044a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80044aa:	bf00      	nop
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80044b4:	b480      	push	{r7}
 80044b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80044b8:	bf00      	nop
 80044ba:	46bd      	mov	sp, r7
 80044bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c0:	4770      	bx	lr

080044c2 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80044c2:	b480      	push	{r7}
 80044c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80044c6:	bf00      	nop
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr

080044d0 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80044d4:	f7fc f8e2 	bl	800069c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80044d8:	f7fc fa72 	bl	80009c0 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80044dc:	bf00      	nop
 80044de:	bd80      	pop	{r7, pc}

080044e0 <RCC_IRQHandler>:

/**
* @brief This function handles RCC global interrupt.
*/
void RCC_IRQHandler(void)
{
 80044e0:	b480      	push	{r7}
 80044e2:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80044e4:	bf00      	nop
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr
	...

080044f0 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80044f4:	4802      	ldr	r0, [pc, #8]	; (8004500 <USART1_IRQHandler+0x10>)
 80044f6:	f7fd ff97 	bl	8002428 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80044fa:	bf00      	nop
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	bf00      	nop
 8004500:	200003f0 	.word	0x200003f0

08004504 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004504:	b480      	push	{r7}
 8004506:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004508:	4a15      	ldr	r2, [pc, #84]	; (8004560 <SystemInit+0x5c>)
 800450a:	4b15      	ldr	r3, [pc, #84]	; (8004560 <SystemInit+0x5c>)
 800450c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004510:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004514:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004518:	4a12      	ldr	r2, [pc, #72]	; (8004564 <SystemInit+0x60>)
 800451a:	4b12      	ldr	r3, [pc, #72]	; (8004564 <SystemInit+0x60>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f043 0301 	orr.w	r3, r3, #1
 8004522:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004524:	4b0f      	ldr	r3, [pc, #60]	; (8004564 <SystemInit+0x60>)
 8004526:	2200      	movs	r2, #0
 8004528:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800452a:	490e      	ldr	r1, [pc, #56]	; (8004564 <SystemInit+0x60>)
 800452c:	4b0d      	ldr	r3, [pc, #52]	; (8004564 <SystemInit+0x60>)
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	4b0d      	ldr	r3, [pc, #52]	; (8004568 <SystemInit+0x64>)
 8004532:	4013      	ands	r3, r2
 8004534:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004536:	4b0b      	ldr	r3, [pc, #44]	; (8004564 <SystemInit+0x60>)
 8004538:	4a0c      	ldr	r2, [pc, #48]	; (800456c <SystemInit+0x68>)
 800453a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800453c:	4a09      	ldr	r2, [pc, #36]	; (8004564 <SystemInit+0x60>)
 800453e:	4b09      	ldr	r3, [pc, #36]	; (8004564 <SystemInit+0x60>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004546:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004548:	4b06      	ldr	r3, [pc, #24]	; (8004564 <SystemInit+0x60>)
 800454a:	2200      	movs	r2, #0
 800454c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800454e:	4b04      	ldr	r3, [pc, #16]	; (8004560 <SystemInit+0x5c>)
 8004550:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004554:	609a      	str	r2, [r3, #8]
#endif
}
 8004556:	bf00      	nop
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr
 8004560:	e000ed00 	.word	0xe000ed00
 8004564:	40023800 	.word	0x40023800
 8004568:	fef6ffff 	.word	0xfef6ffff
 800456c:	24003010 	.word	0x24003010

08004570 <UartDriver_init>:

static UartDriver_Status_TypeDef UartDriver_TransmitBytes(UartDriver_TypeDef* pSelf, uint8_t* pBuffer, uint16_t bytes);
static UartDriver_Status_TypeDef UartDriver_startReceiver(UartDriver_TypeDef* pSelf);
static UartDriver_Status_TypeDef UartDriver_stopReceiver(UartDriver_TypeDef* pSelf);

UartDriver_Status_TypeDef UartDriver_init(UartDriver_TypeDef* pSelf, UART_HandleTypeDef* pUartHandler, uint32_t baudRate){
 8004570:	b580      	push	{r7, lr}
 8004572:	b086      	sub	sp, #24
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	607a      	str	r2, [r7, #4]

	if (pSelf->state != UartDriver_State_UnInitialized){
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d001      	beq.n	8004588 <UartDriver_init+0x18>
		return UartDriver_Status_Error;
 8004584:	2307      	movs	r3, #7
 8004586:	e044      	b.n	8004612 <UartDriver_init+0xa2>
	}

	pSelf->pUartHandler = pUartHandler;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	68ba      	ldr	r2, [r7, #8]
 800458c:	605a      	str	r2, [r3, #4]
	pSelf->writeIterator = 0;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	819a      	strh	r2, [r3, #12]
	memset((char*)pSelf->receiveBuffer, 0, UART_DRIVER_BUFFER_SIZE);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	330e      	adds	r3, #14
 8004598:	2280      	movs	r2, #128	; 0x80
 800459a:	2100      	movs	r1, #0
 800459c:	4618      	mov	r0, r3
 800459e:	f000 fad5 	bl	8004b4c <memset>

	for (uint16_t i=0; i<UART_DRIVER_MAX_CALLBACK_NUMBER; i++){
 80045a2:	2300      	movs	r3, #0
 80045a4:	82fb      	strh	r3, [r7, #22]
 80045a6:	e014      	b.n	80045d2 <UartDriver_init+0x62>
		pSelf->callbacks[i] = NULL;
 80045a8:	8afa      	ldrh	r2, [r7, #22]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	3224      	adds	r2, #36	; 0x24
 80045ae:	2100      	movs	r1, #0
 80045b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pSelf->callbackArgs[i] = NULL;
 80045b4:	8afa      	ldrh	r2, [r7, #22]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	322e      	adds	r2, #46	; 0x2e
 80045ba:	2100      	movs	r1, #0
 80045bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pSelf->readIterators[i] = 0;
 80045c0:	8afa      	ldrh	r2, [r7, #22]
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	3270      	adds	r2, #112	; 0x70
 80045c6:	2100      	movs	r1, #0
 80045c8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (uint16_t i=0; i<UART_DRIVER_MAX_CALLBACK_NUMBER; i++){
 80045cc:	8afb      	ldrh	r3, [r7, #22]
 80045ce:	3301      	adds	r3, #1
 80045d0:	82fb      	strh	r3, [r7, #22]
 80045d2:	8afb      	ldrh	r3, [r7, #22]
 80045d4:	2b09      	cmp	r3, #9
 80045d6:	d9e7      	bls.n	80045a8 <UartDriver_init+0x38>
	}

	if (pSelf->pUartHandler->gState == HAL_UART_STATE_RESET){
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d101      	bne.n	80045ea <UartDriver_init+0x7a>
		return UartDriver_Status_Error;
 80045e6:	2307      	movs	r3, #7
 80045e8:	e013      	b.n	8004612 <UartDriver_init+0xa2>
	}

	pSelf->state = UartDriver_State_Ready; //Because UartDriver_setBaudRate() needs state to be UartDriver_State_Initialized.
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2201      	movs	r2, #1
 80045ee:	701a      	strb	r2, [r3, #0]

	if (pSelf->pUartHandler->Init.BaudRate != baudRate){
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	685a      	ldr	r2, [r3, #4]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d003      	beq.n	8004604 <UartDriver_init+0x94>
		UartDriver_setBaudRate(pSelf, baudRate);
 80045fc:	6879      	ldr	r1, [r7, #4]
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	f000 f821 	bl	8004646 <UartDriver_setBaudRate>
	}

	pSelf->baudRate = baudRate;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	609a      	str	r2, [r3, #8]

	return UartDriver_startReceiver(pSelf);
 800460a:	68f8      	ldr	r0, [r7, #12]
 800460c:	f000 f975 	bl	80048fa <UartDriver_startReceiver>
 8004610:	4603      	mov	r3, r0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3718      	adds	r7, #24
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}

0800461a <UartDriver_getBaudRate>:

UartDriver_Status_TypeDef UartDriver_getBaudRate(UartDriver_TypeDef* pSelf, uint32_t* pRetBaudRate){
 800461a:	b480      	push	{r7}
 800461c:	b083      	sub	sp, #12
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
 8004622:	6039      	str	r1, [r7, #0]

	if (pSelf->state == UartDriver_State_UnInitialized){
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d101      	bne.n	8004630 <UartDriver_getBaudRate+0x16>
		return UartDriver_Status_UnInitializedErrror;
 800462c:	2301      	movs	r3, #1
 800462e:	e004      	b.n	800463a <UartDriver_getBaudRate+0x20>
	}

	*pRetBaudRate = pSelf->baudRate;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689a      	ldr	r2, [r3, #8]
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	601a      	str	r2, [r3, #0]

	return UartDriver_Status_OK;
 8004638:	2300      	movs	r3, #0

}
 800463a:	4618      	mov	r0, r3
 800463c:	370c      	adds	r7, #12
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr

08004646 <UartDriver_setBaudRate>:

UartDriver_Status_TypeDef UartDriver_setBaudRate(UartDriver_TypeDef* pSelf, uint32_t baudRate){
 8004646:	b580      	push	{r7, lr}
 8004648:	b084      	sub	sp, #16
 800464a:	af00      	add	r7, sp, #0
 800464c:	6078      	str	r0, [r7, #4]
 800464e:	6039      	str	r1, [r7, #0]

	if (pSelf->state == UartDriver_State_UnInitialized){
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d101      	bne.n	800465c <UartDriver_setBaudRate+0x16>
		return UartDriver_Status_UnInitializedErrror;
 8004658:	2301      	movs	r3, #1
 800465a:	e040      	b.n	80046de <UartDriver_setBaudRate+0x98>
	}

	UartDriver_Status_TypeDef ret;
	UartDriver_State_TypeDef prevState = pSelf->state;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	781b      	ldrb	r3, [r3, #0]
 8004660:	73fb      	strb	r3, [r7, #15]

	if (pSelf->state == UartDriver_State_Receiving){
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	2b03      	cmp	r3, #3
 8004668:	d109      	bne.n	800467e <UartDriver_setBaudRate+0x38>
		if ((ret = UartDriver_stopReceiver(pSelf)) != UartDriver_Status_OK){
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 f967 	bl	800493e <UartDriver_stopReceiver>
 8004670:	4603      	mov	r3, r0
 8004672:	73bb      	strb	r3, [r7, #14]
 8004674:	7bbb      	ldrb	r3, [r7, #14]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d001      	beq.n	800467e <UartDriver_setBaudRate+0x38>
			return ret;
 800467a:	7bbb      	ldrb	r3, [r7, #14]
 800467c:	e02f      	b.n	80046de <UartDriver_setBaudRate+0x98>
		}
	}

	if (pSelf->state != UartDriver_State_Ready){
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	781b      	ldrb	r3, [r3, #0]
 8004682:	2b01      	cmp	r3, #1
 8004684:	d001      	beq.n	800468a <UartDriver_setBaudRate+0x44>
		return UartDriver_Status_Error;
 8004686:	2307      	movs	r3, #7
 8004688:	e029      	b.n	80046de <UartDriver_setBaudRate+0x98>
	}

	pSelf->state = UartDriver_State_ChangingSettings;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2202      	movs	r2, #2
 800468e:	701a      	strb	r2, [r3, #0]

	if (HAL_UART_DeInit(pSelf->pUartHandler) != HAL_OK){
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	4618      	mov	r0, r3
 8004696:	f7fd fdc0 	bl	800221a <HAL_UART_DeInit>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d001      	beq.n	80046a4 <UartDriver_setBaudRate+0x5e>
		return UartDriver_Status_Error;
 80046a0:	2307      	movs	r3, #7
 80046a2:	e01c      	b.n	80046de <UartDriver_setBaudRate+0x98>
	}

	pSelf->pUartHandler->Init.BaudRate = baudRate;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	683a      	ldr	r2, [r7, #0]
 80046aa:	605a      	str	r2, [r3, #4]

	if (HAL_UART_Init(pSelf->pUartHandler) != HAL_OK){
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	4618      	mov	r0, r3
 80046b2:	f7fd fd61 	bl	8002178 <HAL_UART_Init>
 80046b6:	4603      	mov	r3, r0
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d001      	beq.n	80046c0 <UartDriver_setBaudRate+0x7a>
		return UartDriver_Status_Error;
 80046bc:	2307      	movs	r3, #7
 80046be:	e00e      	b.n	80046de <UartDriver_setBaudRate+0x98>
	}

	pSelf->baudRate = baudRate;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	683a      	ldr	r2, [r7, #0]
 80046c4:	609a      	str	r2, [r3, #8]
	pSelf->state = UartDriver_State_Ready;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	701a      	strb	r2, [r3, #0]

	if (prevState == UartDriver_State_Receiving){
 80046cc:	7bfb      	ldrb	r3, [r7, #15]
 80046ce:	2b03      	cmp	r3, #3
 80046d0:	d104      	bne.n	80046dc <UartDriver_setBaudRate+0x96>
		return UartDriver_startReceiver(pSelf);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 f911 	bl	80048fa <UartDriver_startReceiver>
 80046d8:	4603      	mov	r3, r0
 80046da:	e000      	b.n	80046de <UartDriver_setBaudRate+0x98>
	}

	return UartDriver_Status_OK;
 80046dc:	2300      	movs	r3, #0
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3710      	adds	r7, #16
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}

080046e6 <UartDriver_receiveBytes>:
	}

	return UartDriver_Status_OK;
}

UartDriver_Status_TypeDef UartDriver_receiveBytes(UartDriver_TypeDef* pSelf, uint8_t* pReceiveBuffer, uint16_t bufferSize, uint8_t terminationSign){
 80046e6:	b480      	push	{r7}
 80046e8:	b087      	sub	sp, #28
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	60f8      	str	r0, [r7, #12]
 80046ee:	60b9      	str	r1, [r7, #8]
 80046f0:	4611      	mov	r1, r2
 80046f2:	461a      	mov	r2, r3
 80046f4:	460b      	mov	r3, r1
 80046f6:	80fb      	strh	r3, [r7, #6]
 80046f8:	4613      	mov	r3, r2
 80046fa:	717b      	strb	r3, [r7, #5]

	if (pSelf->state == UartDriver_State_UnInitialized){
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d101      	bne.n	8004708 <UartDriver_receiveBytes+0x22>
		return UartDriver_Status_UnInitializedErrror;
 8004704:	2301      	movs	r3, #1
 8004706:	e040      	b.n	800478a <UartDriver_receiveBytes+0xa4>
	}

	if (pSelf->state != UartDriver_State_Receiving){
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	781b      	ldrb	r3, [r3, #0]
 800470c:	2b03      	cmp	r3, #3
 800470e:	d001      	beq.n	8004714 <UartDriver_receiveBytes+0x2e>
		return UartDriver_Status_Error;
 8004710:	2307      	movs	r3, #7
 8004712:	e03a      	b.n	800478a <UartDriver_receiveBytes+0xa4>
	}

	uint16_t receiveIterator = pSelf->writeIterator;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	899b      	ldrh	r3, [r3, #12]
 8004718:	82fb      	strh	r3, [r7, #22]
	uint16_t charCounter = 0;
 800471a:	2300      	movs	r3, #0
 800471c:	82bb      	strh	r3, [r7, #20]

	while (charCounter < bufferSize){
 800471e:	e020      	b.n	8004762 <UartDriver_receiveBytes+0x7c>
		if (pSelf->writeIterator != receiveIterator){
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	899b      	ldrh	r3, [r3, #12]
 8004724:	8afa      	ldrh	r2, [r7, #22]
 8004726:	429a      	cmp	r2, r3
 8004728:	d01b      	beq.n	8004762 <UartDriver_receiveBytes+0x7c>
			pReceiveBuffer[charCounter] = pSelf->receiveBuffer[receiveIterator];
 800472a:	8abb      	ldrh	r3, [r7, #20]
 800472c:	68ba      	ldr	r2, [r7, #8]
 800472e:	4413      	add	r3, r2
 8004730:	8afa      	ldrh	r2, [r7, #22]
 8004732:	68f9      	ldr	r1, [r7, #12]
 8004734:	440a      	add	r2, r1
 8004736:	7b92      	ldrb	r2, [r2, #14]
 8004738:	701a      	strb	r2, [r3, #0]
			if (pReceiveBuffer[charCounter++] == terminationSign){
 800473a:	8abb      	ldrh	r3, [r7, #20]
 800473c:	1c5a      	adds	r2, r3, #1
 800473e:	82ba      	strh	r2, [r7, #20]
 8004740:	461a      	mov	r2, r3
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	4413      	add	r3, r2
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	797a      	ldrb	r2, [r7, #5]
 800474a:	429a      	cmp	r2, r3
 800474c:	d00e      	beq.n	800476c <UartDriver_receiveBytes+0x86>
				break;
			} else {
				receiveIterator = (receiveIterator+1) % UART_DRIVER_BUFFER_SIZE;
 800474e:	8afb      	ldrh	r3, [r7, #22]
 8004750:	3301      	adds	r3, #1
 8004752:	425a      	negs	r2, r3
 8004754:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004758:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800475c:	bf58      	it	pl
 800475e:	4253      	negpl	r3, r2
 8004760:	82fb      	strh	r3, [r7, #22]
	while (charCounter < bufferSize){
 8004762:	8aba      	ldrh	r2, [r7, #20]
 8004764:	88fb      	ldrh	r3, [r7, #6]
 8004766:	429a      	cmp	r2, r3
 8004768:	d3da      	bcc.n	8004720 <UartDriver_receiveBytes+0x3a>
 800476a:	e000      	b.n	800476e <UartDriver_receiveBytes+0x88>
				break;
 800476c:	bf00      	nop
			}
		}
	}

	if (charCounter == UART_DRIVER_BUFFER_SIZE && pReceiveBuffer[charCounter-1] != terminationSign){
 800476e:	8abb      	ldrh	r3, [r7, #20]
 8004770:	2b80      	cmp	r3, #128	; 0x80
 8004772:	d109      	bne.n	8004788 <UartDriver_receiveBytes+0xa2>
 8004774:	8abb      	ldrh	r3, [r7, #20]
 8004776:	3b01      	subs	r3, #1
 8004778:	68ba      	ldr	r2, [r7, #8]
 800477a:	4413      	add	r3, r2
 800477c:	781b      	ldrb	r3, [r3, #0]
 800477e:	797a      	ldrb	r2, [r7, #5]
 8004780:	429a      	cmp	r2, r3
 8004782:	d001      	beq.n	8004788 <UartDriver_receiveBytes+0xa2>
		return UartDriver_Status_BufferOverflowError;
 8004784:	2304      	movs	r3, #4
 8004786:	e000      	b.n	800478a <UartDriver_receiveBytes+0xa4>
	}

	return UartDriver_Status_OK;
 8004788:	2300      	movs	r3, #0
}
 800478a:	4618      	mov	r0, r3
 800478c:	371c      	adds	r7, #28
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr

08004796 <UartDriver_sendAndReceive>:

UartDriver_Status_TypeDef UartDriver_sendAndReceive(UartDriver_TypeDef* pSelf, uint8_t* pSendBuffer, uint16_t bytesToSend, \
		uint8_t* pReceiveBuffer, uint16_t bufferSize, uint8_t terminationSign){
 8004796:	b580      	push	{r7, lr}
 8004798:	b086      	sub	sp, #24
 800479a:	af00      	add	r7, sp, #0
 800479c:	60f8      	str	r0, [r7, #12]
 800479e:	60b9      	str	r1, [r7, #8]
 80047a0:	603b      	str	r3, [r7, #0]
 80047a2:	4613      	mov	r3, r2
 80047a4:	80fb      	strh	r3, [r7, #6]

	if (pSelf->state == UartDriver_State_UnInitialized){
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <UartDriver_sendAndReceive+0x1c>
		return UartDriver_Status_UnInitializedErrror;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e01c      	b.n	80047ec <UartDriver_sendAndReceive+0x56>
	}

	if (pSelf->state != UartDriver_State_Receiving){
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	781b      	ldrb	r3, [r3, #0]
 80047b6:	2b03      	cmp	r3, #3
 80047b8:	d001      	beq.n	80047be <UartDriver_sendAndReceive+0x28>
		return UartDriver_Status_Error;
 80047ba:	2307      	movs	r3, #7
 80047bc:	e016      	b.n	80047ec <UartDriver_sendAndReceive+0x56>
	}

	UartDriver_Status_TypeDef ret = UartDriver_Status_OK;
 80047be:	2300      	movs	r3, #0
 80047c0:	75fb      	strb	r3, [r7, #23]
	if ((ret = UartDriver_TransmitBytes(pSelf, pSendBuffer, bytesToSend)) != UartDriver_Status_OK){
 80047c2:	88fb      	ldrh	r3, [r7, #6]
 80047c4:	461a      	mov	r2, r3
 80047c6:	68b9      	ldr	r1, [r7, #8]
 80047c8:	68f8      	ldr	r0, [r7, #12]
 80047ca:	f000 f87e 	bl	80048ca <UartDriver_TransmitBytes>
 80047ce:	4603      	mov	r3, r0
 80047d0:	75fb      	strb	r3, [r7, #23]
 80047d2:	7dfb      	ldrb	r3, [r7, #23]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d001      	beq.n	80047dc <UartDriver_sendAndReceive+0x46>
		return ret;
 80047d8:	7dfb      	ldrb	r3, [r7, #23]
 80047da:	e007      	b.n	80047ec <UartDriver_sendAndReceive+0x56>
	}

	return UartDriver_receiveBytes(pSelf, pReceiveBuffer, bufferSize, terminationSign);
 80047dc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80047e0:	8c3a      	ldrh	r2, [r7, #32]
 80047e2:	6839      	ldr	r1, [r7, #0]
 80047e4:	68f8      	ldr	r0, [r7, #12]
 80047e6:	f7ff ff7e 	bl	80046e6 <UartDriver_receiveBytes>
 80047ea:	4603      	mov	r3, r0
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3718      	adds	r7, #24
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <UartDriver_receivedBytesCallback>:
	pSelf->readIterators[callbackIterator] = 0;

	return UartDriver_Status_OK;
}

UartDriver_Status_TypeDef UartDriver_receivedBytesCallback(UartDriver_TypeDef* pSelf){
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]

	if (pSelf->state == UartDriver_State_UnInitialized){
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d101      	bne.n	8004808 <UartDriver_receivedBytesCallback+0x14>
		return UartDriver_Status_UnInitializedErrror;
 8004804:	2301      	movs	r3, #1
 8004806:	e05c      	b.n	80048c2 <UartDriver_receivedBytesCallback+0xce>
	}

	if (pSelf->state != UartDriver_State_Receiving){
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	2b03      	cmp	r3, #3
 800480e:	d001      	beq.n	8004814 <UartDriver_receivedBytesCallback+0x20>
		return UartDriver_Status_NotReceivingErrror;
 8004810:	2305      	movs	r3, #5
 8004812:	e056      	b.n	80048c2 <UartDriver_receivedBytesCallback+0xce>
	}

	for (uint16_t fooIt=0; fooIt<UART_DRIVER_MAX_CALLBACK_NUMBER; fooIt++){
 8004814:	2300      	movs	r3, #0
 8004816:	81fb      	strh	r3, [r7, #14]
 8004818:	e032      	b.n	8004880 <UartDriver_receivedBytesCallback+0x8c>
		if (pSelf->callbacks[fooIt] != NULL){
 800481a:	89fa      	ldrh	r2, [r7, #14]
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	3224      	adds	r2, #36	; 0x24
 8004820:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d028      	beq.n	800487a <UartDriver_receivedBytesCallback+0x86>
			uint16_t rdIt = pSelf->readIterators[fooIt];
 8004828:	89fa      	ldrh	r2, [r7, #14]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	3270      	adds	r2, #112	; 0x70
 800482e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8004832:	81bb      	strh	r3, [r7, #12]
			pSelf->readIterators[fooIt] = (pSelf->readIterators[fooIt] + 1) % UART_DRIVER_BUFFER_SIZE;
 8004834:	89fa      	ldrh	r2, [r7, #14]
 8004836:	89f9      	ldrh	r1, [r7, #14]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	3170      	adds	r1, #112	; 0x70
 800483c:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8004840:	3301      	adds	r3, #1
 8004842:	4259      	negs	r1, r3
 8004844:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004848:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800484c:	bf58      	it	pl
 800484e:	424b      	negpl	r3, r1
 8004850:	b299      	uxth	r1, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	3270      	adds	r2, #112	; 0x70
 8004856:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			pSelf->callbacks[fooIt](pSelf->receiveBuffer[rdIt], pSelf->callbackArgs[fooIt]);
 800485a:	89fa      	ldrh	r2, [r7, #14]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	3224      	adds	r2, #36	; 0x24
 8004860:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004864:	89ba      	ldrh	r2, [r7, #12]
 8004866:	6879      	ldr	r1, [r7, #4]
 8004868:	440a      	add	r2, r1
 800486a:	7b90      	ldrb	r0, [r2, #14]
 800486c:	89f9      	ldrh	r1, [r7, #14]
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	312e      	adds	r1, #46	; 0x2e
 8004872:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8004876:	4611      	mov	r1, r2
 8004878:	4798      	blx	r3
	for (uint16_t fooIt=0; fooIt<UART_DRIVER_MAX_CALLBACK_NUMBER; fooIt++){
 800487a:	89fb      	ldrh	r3, [r7, #14]
 800487c:	3301      	adds	r3, #1
 800487e:	81fb      	strh	r3, [r7, #14]
 8004880:	89fb      	ldrh	r3, [r7, #14]
 8004882:	2b09      	cmp	r3, #9
 8004884:	d9c9      	bls.n	800481a <UartDriver_receivedBytesCallback+0x26>
		}
	}

	pSelf->writeIterator = (pSelf->writeIterator + 1) % UART_DRIVER_BUFFER_SIZE;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	899b      	ldrh	r3, [r3, #12]
 800488a:	3301      	adds	r3, #1
 800488c:	425a      	negs	r2, r3
 800488e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004892:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004896:	bf58      	it	pl
 8004898:	4253      	negpl	r3, r2
 800489a:	b29a      	uxth	r2, r3
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	819a      	strh	r2, [r3, #12]

	if (HAL_UART_Receive_IT(pSelf->pUartHandler, pSelf->receiveBuffer+pSelf->writeIterator, 1) != HAL_OK){
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6858      	ldr	r0, [r3, #4]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	330e      	adds	r3, #14
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	8992      	ldrh	r2, [r2, #12]
 80048ac:	4413      	add	r3, r2
 80048ae:	2201      	movs	r2, #1
 80048b0:	4619      	mov	r1, r3
 80048b2:	f7fd fd31 	bl	8002318 <HAL_UART_Receive_IT>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d001      	beq.n	80048c0 <UartDriver_receivedBytesCallback+0xcc>
		return UartDriver_Status_Error;
 80048bc:	2307      	movs	r3, #7
 80048be:	e000      	b.n	80048c2 <UartDriver_receivedBytesCallback+0xce>
	}

	return UartDriver_Status_OK;
 80048c0:	2300      	movs	r3, #0
}
 80048c2:	4618      	mov	r0, r3
 80048c4:	3710      	adds	r7, #16
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}

080048ca <UartDriver_TransmitBytes>:

static UartDriver_Status_TypeDef UartDriver_TransmitBytes(UartDriver_TypeDef* pSelf, uint8_t* pBuffer, uint16_t bytes){
 80048ca:	b580      	push	{r7, lr}
 80048cc:	b084      	sub	sp, #16
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	60f8      	str	r0, [r7, #12]
 80048d2:	60b9      	str	r1, [r7, #8]
 80048d4:	4613      	mov	r3, r2
 80048d6:	80fb      	strh	r3, [r7, #6]

	if (HAL_UART_Transmit_IT(pSelf->pUartHandler, pBuffer, bytes) != HAL_OK){
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	88fa      	ldrh	r2, [r7, #6]
 80048de:	68b9      	ldr	r1, [r7, #8]
 80048e0:	4618      	mov	r0, r3
 80048e2:	f7fd fcd2 	bl	800228a <HAL_UART_Transmit_IT>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d001      	beq.n	80048f0 <UartDriver_TransmitBytes+0x26>
		return UartDriver_Status_Error;
 80048ec:	2307      	movs	r3, #7
 80048ee:	e000      	b.n	80048f2 <UartDriver_TransmitBytes+0x28>
	}

	return UartDriver_Status_OK;
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	3710      	adds	r7, #16
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}

080048fa <UartDriver_startReceiver>:

static UartDriver_Status_TypeDef UartDriver_startReceiver(UartDriver_TypeDef* pSelf){
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b082      	sub	sp, #8
 80048fe:	af00      	add	r7, sp, #0
 8004900:	6078      	str	r0, [r7, #4]

	if (pSelf->state != UartDriver_State_Ready){
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	781b      	ldrb	r3, [r3, #0]
 8004906:	2b01      	cmp	r3, #1
 8004908:	d001      	beq.n	800490e <UartDriver_startReceiver+0x14>
		return UartDriver_Status_Error;
 800490a:	2307      	movs	r3, #7
 800490c:	e013      	b.n	8004936 <UartDriver_startReceiver+0x3c>
	}

	if (HAL_UART_Receive_IT(pSelf->pUartHandler, pSelf->receiveBuffer+pSelf->writeIterator, 1) != HAL_OK){
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6858      	ldr	r0, [r3, #4]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	330e      	adds	r3, #14
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	8992      	ldrh	r2, [r2, #12]
 800491a:	4413      	add	r3, r2
 800491c:	2201      	movs	r2, #1
 800491e:	4619      	mov	r1, r3
 8004920:	f7fd fcfa 	bl	8002318 <HAL_UART_Receive_IT>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d001      	beq.n	800492e <UartDriver_startReceiver+0x34>
		return UartDriver_Status_Error;
 800492a:	2307      	movs	r3, #7
 800492c:	e003      	b.n	8004936 <UartDriver_startReceiver+0x3c>
	}

	pSelf->state = UartDriver_State_Receiving;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2203      	movs	r2, #3
 8004932:	701a      	strb	r2, [r3, #0]

	return UartDriver_Status_OK;
 8004934:	2300      	movs	r3, #0
}
 8004936:	4618      	mov	r0, r3
 8004938:	3708      	adds	r7, #8
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}

0800493e <UartDriver_stopReceiver>:

static UartDriver_Status_TypeDef UartDriver_stopReceiver(UartDriver_TypeDef* pSelf){
 800493e:	b580      	push	{r7, lr}
 8004940:	b082      	sub	sp, #8
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]

	if (pSelf->state != UartDriver_State_Receiving){
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	2b03      	cmp	r3, #3
 800494c:	d001      	beq.n	8004952 <UartDriver_stopReceiver+0x14>
		return UartDriver_Status_NotReceivingErrror;
 800494e:	2305      	movs	r3, #5
 8004950:	e008      	b.n	8004964 <UartDriver_stopReceiver+0x26>
	}

	HAL_UART_IRQHandler(pSelf->pUartHandler);	//TODO do sprawdzenia
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	4618      	mov	r0, r3
 8004958:	f7fd fd66 	bl	8002428 <HAL_UART_IRQHandler>

	pSelf->state = UartDriver_State_Ready;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	701a      	strb	r2, [r3, #0]

	return UartDriver_Status_OK;
 8004962:	2300      	movs	r3, #0
}
 8004964:	4618      	mov	r0, r3
 8004966:	3708      	adds	r7, #8
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}

0800496c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8004970:	4b15      	ldr	r3, [pc, #84]	; (80049c8 <MX_USART1_UART_Init+0x5c>)
 8004972:	4a16      	ldr	r2, [pc, #88]	; (80049cc <MX_USART1_UART_Init+0x60>)
 8004974:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8004976:	4b14      	ldr	r3, [pc, #80]	; (80049c8 <MX_USART1_UART_Init+0x5c>)
 8004978:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800497c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800497e:	4b12      	ldr	r3, [pc, #72]	; (80049c8 <MX_USART1_UART_Init+0x5c>)
 8004980:	2200      	movs	r2, #0
 8004982:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004984:	4b10      	ldr	r3, [pc, #64]	; (80049c8 <MX_USART1_UART_Init+0x5c>)
 8004986:	2200      	movs	r2, #0
 8004988:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800498a:	4b0f      	ldr	r3, [pc, #60]	; (80049c8 <MX_USART1_UART_Init+0x5c>)
 800498c:	2200      	movs	r2, #0
 800498e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004990:	4b0d      	ldr	r3, [pc, #52]	; (80049c8 <MX_USART1_UART_Init+0x5c>)
 8004992:	220c      	movs	r2, #12
 8004994:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004996:	4b0c      	ldr	r3, [pc, #48]	; (80049c8 <MX_USART1_UART_Init+0x5c>)
 8004998:	2200      	movs	r2, #0
 800499a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800499c:	4b0a      	ldr	r3, [pc, #40]	; (80049c8 <MX_USART1_UART_Init+0x5c>)
 800499e:	2200      	movs	r2, #0
 80049a0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80049a2:	4b09      	ldr	r3, [pc, #36]	; (80049c8 <MX_USART1_UART_Init+0x5c>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80049a8:	4b07      	ldr	r3, [pc, #28]	; (80049c8 <MX_USART1_UART_Init+0x5c>)
 80049aa:	2200      	movs	r2, #0
 80049ac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80049ae:	4806      	ldr	r0, [pc, #24]	; (80049c8 <MX_USART1_UART_Init+0x5c>)
 80049b0:	f7fd fbe2 	bl	8002178 <HAL_UART_Init>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d003      	beq.n	80049c2 <MX_USART1_UART_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 80049ba:	2144      	movs	r1, #68	; 0x44
 80049bc:	4804      	ldr	r0, [pc, #16]	; (80049d0 <MX_USART1_UART_Init+0x64>)
 80049be:	f7ff fd03 	bl	80043c8 <_Error_Handler>
  }

}
 80049c2:	bf00      	nop
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	200003f0 	.word	0x200003f0
 80049cc:	40011000 	.word	0x40011000
 80049d0:	080057d4 	.word	0x080057d4

080049d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b088      	sub	sp, #32
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a1d      	ldr	r2, [pc, #116]	; (8004a58 <HAL_UART_MspInit+0x84>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d134      	bne.n	8004a50 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80049e6:	4a1d      	ldr	r2, [pc, #116]	; (8004a5c <HAL_UART_MspInit+0x88>)
 80049e8:	4b1c      	ldr	r3, [pc, #112]	; (8004a5c <HAL_UART_MspInit+0x88>)
 80049ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049ec:	f043 0310 	orr.w	r3, r3, #16
 80049f0:	6453      	str	r3, [r2, #68]	; 0x44
 80049f2:	4b1a      	ldr	r3, [pc, #104]	; (8004a5c <HAL_UART_MspInit+0x88>)
 80049f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049f6:	f003 0310 	and.w	r3, r3, #16
 80049fa:	60bb      	str	r3, [r7, #8]
 80049fc:	68bb      	ldr	r3, [r7, #8]
  
    /**USART1 GPIO Configuration    
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80049fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a02:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a04:	2302      	movs	r3, #2
 8004a06:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a0c:	2303      	movs	r3, #3
 8004a0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004a10:	2304      	movs	r3, #4
 8004a12:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a14:	f107 030c 	add.w	r3, r7, #12
 8004a18:	4619      	mov	r1, r3
 8004a1a:	4811      	ldr	r0, [pc, #68]	; (8004a60 <HAL_UART_MspInit+0x8c>)
 8004a1c:	f7fc f800 	bl	8000a20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004a20:	2340      	movs	r3, #64	; 0x40
 8004a22:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a24:	2302      	movs	r3, #2
 8004a26:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a2c:	2303      	movs	r3, #3
 8004a2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004a30:	2307      	movs	r3, #7
 8004a32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a34:	f107 030c 	add.w	r3, r7, #12
 8004a38:	4619      	mov	r1, r3
 8004a3a:	4809      	ldr	r0, [pc, #36]	; (8004a60 <HAL_UART_MspInit+0x8c>)
 8004a3c:	f7fb fff0 	bl	8000a20 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004a40:	2200      	movs	r2, #0
 8004a42:	2100      	movs	r1, #0
 8004a44:	2025      	movs	r0, #37	; 0x25
 8004a46:	f7fb ff5a 	bl	80008fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004a4a:	2025      	movs	r0, #37	; 0x25
 8004a4c:	f7fb ff73 	bl	8000936 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004a50:	bf00      	nop
 8004a52:	3720      	adds	r7, #32
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	40011000 	.word	0x40011000
 8004a5c:	40023800 	.word	0x40023800
 8004a60:	40020400 	.word	0x40020400

08004a64 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a0a      	ldr	r2, [pc, #40]	; (8004a9c <HAL_UART_MspDeInit+0x38>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d10d      	bne.n	8004a92 <HAL_UART_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8004a76:	4a0a      	ldr	r2, [pc, #40]	; (8004aa0 <HAL_UART_MspDeInit+0x3c>)
 8004a78:	4b09      	ldr	r3, [pc, #36]	; (8004aa0 <HAL_UART_MspDeInit+0x3c>)
 8004a7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a7c:	f023 0310 	bic.w	r3, r3, #16
 8004a80:	6453      	str	r3, [r2, #68]	; 0x44
  
    /**USART1 GPIO Configuration    
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX 
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_15|GPIO_PIN_6);
 8004a82:	f248 0140 	movw	r1, #32832	; 0x8040
 8004a86:	4807      	ldr	r0, [pc, #28]	; (8004aa4 <HAL_UART_MspDeInit+0x40>)
 8004a88:	f7fc f974 	bl	8000d74 <HAL_GPIO_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8004a8c:	2025      	movs	r0, #37	; 0x25
 8004a8e:	f7fb ff60 	bl	8000952 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
} 
 8004a92:	bf00      	nop
 8004a94:	3708      	adds	r7, #8
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop
 8004a9c:	40011000 	.word	0x40011000
 8004aa0:	40023800 	.word	0x40023800
 8004aa4:	40020400 	.word	0x40020400

08004aa8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004aa8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004ae0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004aac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004aae:	e003      	b.n	8004ab8 <LoopCopyDataInit>

08004ab0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004ab0:	4b0c      	ldr	r3, [pc, #48]	; (8004ae4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004ab2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004ab4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004ab6:	3104      	adds	r1, #4

08004ab8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004ab8:	480b      	ldr	r0, [pc, #44]	; (8004ae8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004aba:	4b0c      	ldr	r3, [pc, #48]	; (8004aec <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004abc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004abe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004ac0:	d3f6      	bcc.n	8004ab0 <CopyDataInit>
  ldr  r2, =_sbss
 8004ac2:	4a0b      	ldr	r2, [pc, #44]	; (8004af0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004ac4:	e002      	b.n	8004acc <LoopFillZerobss>

08004ac6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004ac6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004ac8:	f842 3b04 	str.w	r3, [r2], #4

08004acc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004acc:	4b09      	ldr	r3, [pc, #36]	; (8004af4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004ace:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004ad0:	d3f9      	bcc.n	8004ac6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004ad2:	f7ff fd17 	bl	8004504 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004ad6:	f000 f815 	bl	8004b04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004ada:	f7ff fb6d 	bl	80041b8 <main>
  bx  lr    
 8004ade:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004ae0:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8004ae4:	0800594c 	.word	0x0800594c
  ldr  r0, =_sdata
 8004ae8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004aec:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8004af0:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8004af4:	20000464 	.word	0x20000464

08004af8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004af8:	e7fe      	b.n	8004af8 <ADC_IRQHandler>

08004afa <atoi>:
 8004afa:	220a      	movs	r2, #10
 8004afc:	2100      	movs	r1, #0
 8004afe:	f000 b985 	b.w	8004e0c <strtol>
	...

08004b04 <__libc_init_array>:
 8004b04:	b570      	push	{r4, r5, r6, lr}
 8004b06:	4e0d      	ldr	r6, [pc, #52]	; (8004b3c <__libc_init_array+0x38>)
 8004b08:	4c0d      	ldr	r4, [pc, #52]	; (8004b40 <__libc_init_array+0x3c>)
 8004b0a:	1ba4      	subs	r4, r4, r6
 8004b0c:	10a4      	asrs	r4, r4, #2
 8004b0e:	2500      	movs	r5, #0
 8004b10:	42a5      	cmp	r5, r4
 8004b12:	d109      	bne.n	8004b28 <__libc_init_array+0x24>
 8004b14:	4e0b      	ldr	r6, [pc, #44]	; (8004b44 <__libc_init_array+0x40>)
 8004b16:	4c0c      	ldr	r4, [pc, #48]	; (8004b48 <__libc_init_array+0x44>)
 8004b18:	f000 fdc0 	bl	800569c <_init>
 8004b1c:	1ba4      	subs	r4, r4, r6
 8004b1e:	10a4      	asrs	r4, r4, #2
 8004b20:	2500      	movs	r5, #0
 8004b22:	42a5      	cmp	r5, r4
 8004b24:	d105      	bne.n	8004b32 <__libc_init_array+0x2e>
 8004b26:	bd70      	pop	{r4, r5, r6, pc}
 8004b28:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b2c:	4798      	blx	r3
 8004b2e:	3501      	adds	r5, #1
 8004b30:	e7ee      	b.n	8004b10 <__libc_init_array+0xc>
 8004b32:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004b36:	4798      	blx	r3
 8004b38:	3501      	adds	r5, #1
 8004b3a:	e7f2      	b.n	8004b22 <__libc_init_array+0x1e>
 8004b3c:	08005944 	.word	0x08005944
 8004b40:	08005944 	.word	0x08005944
 8004b44:	08005944 	.word	0x08005944
 8004b48:	08005948 	.word	0x08005948

08004b4c <memset>:
 8004b4c:	4402      	add	r2, r0
 8004b4e:	4603      	mov	r3, r0
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d100      	bne.n	8004b56 <memset+0xa>
 8004b54:	4770      	bx	lr
 8004b56:	f803 1b01 	strb.w	r1, [r3], #1
 8004b5a:	e7f9      	b.n	8004b50 <memset+0x4>

08004b5c <siprintf>:
 8004b5c:	b40e      	push	{r1, r2, r3}
 8004b5e:	b500      	push	{lr}
 8004b60:	b09c      	sub	sp, #112	; 0x70
 8004b62:	f44f 7102 	mov.w	r1, #520	; 0x208
 8004b66:	ab1d      	add	r3, sp, #116	; 0x74
 8004b68:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004b6c:	9002      	str	r0, [sp, #8]
 8004b6e:	9006      	str	r0, [sp, #24]
 8004b70:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004b74:	480a      	ldr	r0, [pc, #40]	; (8004ba0 <siprintf+0x44>)
 8004b76:	9104      	str	r1, [sp, #16]
 8004b78:	9107      	str	r1, [sp, #28]
 8004b7a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004b7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b82:	f8ad 1016 	strh.w	r1, [sp, #22]
 8004b86:	6800      	ldr	r0, [r0, #0]
 8004b88:	9301      	str	r3, [sp, #4]
 8004b8a:	a902      	add	r1, sp, #8
 8004b8c:	f000 fa7a 	bl	8005084 <_svfiprintf_r>
 8004b90:	9b02      	ldr	r3, [sp, #8]
 8004b92:	2200      	movs	r2, #0
 8004b94:	701a      	strb	r2, [r3, #0]
 8004b96:	b01c      	add	sp, #112	; 0x70
 8004b98:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b9c:	b003      	add	sp, #12
 8004b9e:	4770      	bx	lr
 8004ba0:	20000010 	.word	0x20000010

08004ba4 <strlcat>:
 8004ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	1887      	adds	r7, r0, r2
 8004baa:	429f      	cmp	r7, r3
 8004bac:	461d      	mov	r5, r3
 8004bae:	d107      	bne.n	8004bc0 <strlcat+0x1c>
 8004bb0:	1a1c      	subs	r4, r3, r0
 8004bb2:	1b12      	subs	r2, r2, r4
 8004bb4:	d10a      	bne.n	8004bcc <strlcat+0x28>
 8004bb6:	4608      	mov	r0, r1
 8004bb8:	f7fb fb4c 	bl	8000254 <strlen>
 8004bbc:	4420      	add	r0, r4
 8004bbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bc0:	781c      	ldrb	r4, [r3, #0]
 8004bc2:	1c5e      	adds	r6, r3, #1
 8004bc4:	2c00      	cmp	r4, #0
 8004bc6:	d0f3      	beq.n	8004bb0 <strlcat+0xc>
 8004bc8:	4633      	mov	r3, r6
 8004bca:	e7ee      	b.n	8004baa <strlcat+0x6>
 8004bcc:	460b      	mov	r3, r1
 8004bce:	461e      	mov	r6, r3
 8004bd0:	f816 0b01 	ldrb.w	r0, [r6], #1
 8004bd4:	b910      	cbnz	r0, 8004bdc <strlcat+0x38>
 8004bd6:	7028      	strb	r0, [r5, #0]
 8004bd8:	1a58      	subs	r0, r3, r1
 8004bda:	e7ef      	b.n	8004bbc <strlcat+0x18>
 8004bdc:	2a01      	cmp	r2, #1
 8004bde:	bf1e      	ittt	ne
 8004be0:	7028      	strbne	r0, [r5, #0]
 8004be2:	f102 32ff 	addne.w	r2, r2, #4294967295
 8004be6:	3501      	addne	r5, #1
 8004be8:	4633      	mov	r3, r6
 8004bea:	e7f0      	b.n	8004bce <strlcat+0x2a>

08004bec <strlcpy>:
 8004bec:	b510      	push	{r4, lr}
 8004bee:	460b      	mov	r3, r1
 8004bf0:	b162      	cbz	r2, 8004c0c <strlcpy+0x20>
 8004bf2:	3a01      	subs	r2, #1
 8004bf4:	d008      	beq.n	8004c08 <strlcpy+0x1c>
 8004bf6:	f813 4b01 	ldrb.w	r4, [r3], #1
 8004bfa:	f800 4b01 	strb.w	r4, [r0], #1
 8004bfe:	2c00      	cmp	r4, #0
 8004c00:	d1f7      	bne.n	8004bf2 <strlcpy+0x6>
 8004c02:	1a58      	subs	r0, r3, r1
 8004c04:	3801      	subs	r0, #1
 8004c06:	bd10      	pop	{r4, pc}
 8004c08:	2200      	movs	r2, #0
 8004c0a:	7002      	strb	r2, [r0, #0]
 8004c0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c10:	2a00      	cmp	r2, #0
 8004c12:	d1fb      	bne.n	8004c0c <strlcpy+0x20>
 8004c14:	e7f5      	b.n	8004c02 <strlcpy+0x16>

08004c16 <strncmp>:
 8004c16:	b510      	push	{r4, lr}
 8004c18:	b16a      	cbz	r2, 8004c36 <strncmp+0x20>
 8004c1a:	3901      	subs	r1, #1
 8004c1c:	1884      	adds	r4, r0, r2
 8004c1e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8004c22:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d103      	bne.n	8004c32 <strncmp+0x1c>
 8004c2a:	42a0      	cmp	r0, r4
 8004c2c:	d001      	beq.n	8004c32 <strncmp+0x1c>
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1f5      	bne.n	8004c1e <strncmp+0x8>
 8004c32:	1a98      	subs	r0, r3, r2
 8004c34:	bd10      	pop	{r4, pc}
 8004c36:	4610      	mov	r0, r2
 8004c38:	bd10      	pop	{r4, pc}

08004c3a <strncpy>:
 8004c3a:	b570      	push	{r4, r5, r6, lr}
 8004c3c:	4604      	mov	r4, r0
 8004c3e:	b902      	cbnz	r2, 8004c42 <strncpy+0x8>
 8004c40:	bd70      	pop	{r4, r5, r6, pc}
 8004c42:	4623      	mov	r3, r4
 8004c44:	f811 5b01 	ldrb.w	r5, [r1], #1
 8004c48:	f803 5b01 	strb.w	r5, [r3], #1
 8004c4c:	1e56      	subs	r6, r2, #1
 8004c4e:	b91d      	cbnz	r5, 8004c58 <strncpy+0x1e>
 8004c50:	4414      	add	r4, r2
 8004c52:	42a3      	cmp	r3, r4
 8004c54:	d103      	bne.n	8004c5e <strncpy+0x24>
 8004c56:	bd70      	pop	{r4, r5, r6, pc}
 8004c58:	461c      	mov	r4, r3
 8004c5a:	4632      	mov	r2, r6
 8004c5c:	e7ef      	b.n	8004c3e <strncpy+0x4>
 8004c5e:	f803 5b01 	strb.w	r5, [r3], #1
 8004c62:	e7f6      	b.n	8004c52 <strncpy+0x18>

08004c64 <strtok>:
 8004c64:	4b13      	ldr	r3, [pc, #76]	; (8004cb4 <strtok+0x50>)
 8004c66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c6a:	681d      	ldr	r5, [r3, #0]
 8004c6c:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8004c6e:	4606      	mov	r6, r0
 8004c70:	460f      	mov	r7, r1
 8004c72:	b9b4      	cbnz	r4, 8004ca2 <strtok+0x3e>
 8004c74:	2050      	movs	r0, #80	; 0x50
 8004c76:	f000 f8e3 	bl	8004e40 <malloc>
 8004c7a:	65a8      	str	r0, [r5, #88]	; 0x58
 8004c7c:	6004      	str	r4, [r0, #0]
 8004c7e:	6044      	str	r4, [r0, #4]
 8004c80:	6084      	str	r4, [r0, #8]
 8004c82:	60c4      	str	r4, [r0, #12]
 8004c84:	6104      	str	r4, [r0, #16]
 8004c86:	6144      	str	r4, [r0, #20]
 8004c88:	6184      	str	r4, [r0, #24]
 8004c8a:	6284      	str	r4, [r0, #40]	; 0x28
 8004c8c:	62c4      	str	r4, [r0, #44]	; 0x2c
 8004c8e:	6304      	str	r4, [r0, #48]	; 0x30
 8004c90:	6344      	str	r4, [r0, #52]	; 0x34
 8004c92:	6384      	str	r4, [r0, #56]	; 0x38
 8004c94:	63c4      	str	r4, [r0, #60]	; 0x3c
 8004c96:	6404      	str	r4, [r0, #64]	; 0x40
 8004c98:	6444      	str	r4, [r0, #68]	; 0x44
 8004c9a:	6484      	str	r4, [r0, #72]	; 0x48
 8004c9c:	64c4      	str	r4, [r0, #76]	; 0x4c
 8004c9e:	7704      	strb	r4, [r0, #28]
 8004ca0:	6244      	str	r4, [r0, #36]	; 0x24
 8004ca2:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8004ca4:	4639      	mov	r1, r7
 8004ca6:	4630      	mov	r0, r6
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004cae:	f000 b803 	b.w	8004cb8 <__strtok_r>
 8004cb2:	bf00      	nop
 8004cb4:	20000010 	.word	0x20000010

08004cb8 <__strtok_r>:
 8004cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cba:	b918      	cbnz	r0, 8004cc4 <__strtok_r+0xc>
 8004cbc:	6810      	ldr	r0, [r2, #0]
 8004cbe:	b908      	cbnz	r0, 8004cc4 <__strtok_r+0xc>
 8004cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cc2:	4620      	mov	r0, r4
 8004cc4:	4604      	mov	r4, r0
 8004cc6:	460f      	mov	r7, r1
 8004cc8:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004ccc:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004cd0:	b91e      	cbnz	r6, 8004cda <__strtok_r+0x22>
 8004cd2:	b965      	cbnz	r5, 8004cee <__strtok_r+0x36>
 8004cd4:	6015      	str	r5, [r2, #0]
 8004cd6:	4628      	mov	r0, r5
 8004cd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cda:	42b5      	cmp	r5, r6
 8004cdc:	d1f6      	bne.n	8004ccc <__strtok_r+0x14>
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d1ef      	bne.n	8004cc2 <__strtok_r+0xa>
 8004ce2:	6014      	str	r4, [r2, #0]
 8004ce4:	7003      	strb	r3, [r0, #0]
 8004ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ce8:	461c      	mov	r4, r3
 8004cea:	e00c      	b.n	8004d06 <__strtok_r+0x4e>
 8004cec:	b915      	cbnz	r5, 8004cf4 <__strtok_r+0x3c>
 8004cee:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004cf2:	460e      	mov	r6, r1
 8004cf4:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004cf8:	42ab      	cmp	r3, r5
 8004cfa:	d1f7      	bne.n	8004cec <__strtok_r+0x34>
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d0f3      	beq.n	8004ce8 <__strtok_r+0x30>
 8004d00:	2300      	movs	r3, #0
 8004d02:	f804 3c01 	strb.w	r3, [r4, #-1]
 8004d06:	6014      	str	r4, [r2, #0]
 8004d08:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004d0a <_strtol_l.isra.0>:
 8004d0a:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d0e:	4680      	mov	r8, r0
 8004d10:	4689      	mov	r9, r1
 8004d12:	4692      	mov	sl, r2
 8004d14:	461f      	mov	r7, r3
 8004d16:	468b      	mov	fp, r1
 8004d18:	465d      	mov	r5, fp
 8004d1a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004d1c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004d20:	f000 f88a 	bl	8004e38 <__locale_ctype_ptr_l>
 8004d24:	4420      	add	r0, r4
 8004d26:	7846      	ldrb	r6, [r0, #1]
 8004d28:	f016 0608 	ands.w	r6, r6, #8
 8004d2c:	d10b      	bne.n	8004d46 <_strtol_l.isra.0+0x3c>
 8004d2e:	2c2d      	cmp	r4, #45	; 0x2d
 8004d30:	d10b      	bne.n	8004d4a <_strtol_l.isra.0+0x40>
 8004d32:	782c      	ldrb	r4, [r5, #0]
 8004d34:	2601      	movs	r6, #1
 8004d36:	f10b 0502 	add.w	r5, fp, #2
 8004d3a:	b167      	cbz	r7, 8004d56 <_strtol_l.isra.0+0x4c>
 8004d3c:	2f10      	cmp	r7, #16
 8004d3e:	d114      	bne.n	8004d6a <_strtol_l.isra.0+0x60>
 8004d40:	2c30      	cmp	r4, #48	; 0x30
 8004d42:	d00a      	beq.n	8004d5a <_strtol_l.isra.0+0x50>
 8004d44:	e011      	b.n	8004d6a <_strtol_l.isra.0+0x60>
 8004d46:	46ab      	mov	fp, r5
 8004d48:	e7e6      	b.n	8004d18 <_strtol_l.isra.0+0xe>
 8004d4a:	2c2b      	cmp	r4, #43	; 0x2b
 8004d4c:	bf04      	itt	eq
 8004d4e:	782c      	ldrbeq	r4, [r5, #0]
 8004d50:	f10b 0502 	addeq.w	r5, fp, #2
 8004d54:	e7f1      	b.n	8004d3a <_strtol_l.isra.0+0x30>
 8004d56:	2c30      	cmp	r4, #48	; 0x30
 8004d58:	d127      	bne.n	8004daa <_strtol_l.isra.0+0xa0>
 8004d5a:	782b      	ldrb	r3, [r5, #0]
 8004d5c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004d60:	2b58      	cmp	r3, #88	; 0x58
 8004d62:	d14b      	bne.n	8004dfc <_strtol_l.isra.0+0xf2>
 8004d64:	786c      	ldrb	r4, [r5, #1]
 8004d66:	2710      	movs	r7, #16
 8004d68:	3502      	adds	r5, #2
 8004d6a:	2e00      	cmp	r6, #0
 8004d6c:	bf0c      	ite	eq
 8004d6e:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8004d72:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8004d76:	2200      	movs	r2, #0
 8004d78:	fbb1 fef7 	udiv	lr, r1, r7
 8004d7c:	4610      	mov	r0, r2
 8004d7e:	fb07 1c1e 	mls	ip, r7, lr, r1
 8004d82:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8004d86:	2b09      	cmp	r3, #9
 8004d88:	d811      	bhi.n	8004dae <_strtol_l.isra.0+0xa4>
 8004d8a:	461c      	mov	r4, r3
 8004d8c:	42a7      	cmp	r7, r4
 8004d8e:	dd1d      	ble.n	8004dcc <_strtol_l.isra.0+0xc2>
 8004d90:	1c53      	adds	r3, r2, #1
 8004d92:	d007      	beq.n	8004da4 <_strtol_l.isra.0+0x9a>
 8004d94:	4586      	cmp	lr, r0
 8004d96:	d316      	bcc.n	8004dc6 <_strtol_l.isra.0+0xbc>
 8004d98:	d101      	bne.n	8004d9e <_strtol_l.isra.0+0x94>
 8004d9a:	45a4      	cmp	ip, r4
 8004d9c:	db13      	blt.n	8004dc6 <_strtol_l.isra.0+0xbc>
 8004d9e:	fb00 4007 	mla	r0, r0, r7, r4
 8004da2:	2201      	movs	r2, #1
 8004da4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004da8:	e7eb      	b.n	8004d82 <_strtol_l.isra.0+0x78>
 8004daa:	270a      	movs	r7, #10
 8004dac:	e7dd      	b.n	8004d6a <_strtol_l.isra.0+0x60>
 8004dae:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8004db2:	2b19      	cmp	r3, #25
 8004db4:	d801      	bhi.n	8004dba <_strtol_l.isra.0+0xb0>
 8004db6:	3c37      	subs	r4, #55	; 0x37
 8004db8:	e7e8      	b.n	8004d8c <_strtol_l.isra.0+0x82>
 8004dba:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8004dbe:	2b19      	cmp	r3, #25
 8004dc0:	d804      	bhi.n	8004dcc <_strtol_l.isra.0+0xc2>
 8004dc2:	3c57      	subs	r4, #87	; 0x57
 8004dc4:	e7e2      	b.n	8004d8c <_strtol_l.isra.0+0x82>
 8004dc6:	f04f 32ff 	mov.w	r2, #4294967295
 8004dca:	e7eb      	b.n	8004da4 <_strtol_l.isra.0+0x9a>
 8004dcc:	1c53      	adds	r3, r2, #1
 8004dce:	d108      	bne.n	8004de2 <_strtol_l.isra.0+0xd8>
 8004dd0:	2322      	movs	r3, #34	; 0x22
 8004dd2:	f8c8 3000 	str.w	r3, [r8]
 8004dd6:	4608      	mov	r0, r1
 8004dd8:	f1ba 0f00 	cmp.w	sl, #0
 8004ddc:	d107      	bne.n	8004dee <_strtol_l.isra.0+0xe4>
 8004dde:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004de2:	b106      	cbz	r6, 8004de6 <_strtol_l.isra.0+0xdc>
 8004de4:	4240      	negs	r0, r0
 8004de6:	f1ba 0f00 	cmp.w	sl, #0
 8004dea:	d00c      	beq.n	8004e06 <_strtol_l.isra.0+0xfc>
 8004dec:	b122      	cbz	r2, 8004df8 <_strtol_l.isra.0+0xee>
 8004dee:	3d01      	subs	r5, #1
 8004df0:	f8ca 5000 	str.w	r5, [sl]
 8004df4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004df8:	464d      	mov	r5, r9
 8004dfa:	e7f9      	b.n	8004df0 <_strtol_l.isra.0+0xe6>
 8004dfc:	2430      	movs	r4, #48	; 0x30
 8004dfe:	2f00      	cmp	r7, #0
 8004e00:	d1b3      	bne.n	8004d6a <_strtol_l.isra.0+0x60>
 8004e02:	2708      	movs	r7, #8
 8004e04:	e7b1      	b.n	8004d6a <_strtol_l.isra.0+0x60>
 8004e06:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004e0c <strtol>:
 8004e0c:	4b08      	ldr	r3, [pc, #32]	; (8004e30 <strtol+0x24>)
 8004e0e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e10:	681c      	ldr	r4, [r3, #0]
 8004e12:	4d08      	ldr	r5, [pc, #32]	; (8004e34 <strtol+0x28>)
 8004e14:	6a23      	ldr	r3, [r4, #32]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	bf08      	it	eq
 8004e1a:	462b      	moveq	r3, r5
 8004e1c:	9300      	str	r3, [sp, #0]
 8004e1e:	4613      	mov	r3, r2
 8004e20:	460a      	mov	r2, r1
 8004e22:	4601      	mov	r1, r0
 8004e24:	4620      	mov	r0, r4
 8004e26:	f7ff ff70 	bl	8004d0a <_strtol_l.isra.0>
 8004e2a:	b003      	add	sp, #12
 8004e2c:	bd30      	pop	{r4, r5, pc}
 8004e2e:	bf00      	nop
 8004e30:	20000010 	.word	0x20000010
 8004e34:	20000074 	.word	0x20000074

08004e38 <__locale_ctype_ptr_l>:
 8004e38:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8004e3c:	4770      	bx	lr
	...

08004e40 <malloc>:
 8004e40:	4b02      	ldr	r3, [pc, #8]	; (8004e4c <malloc+0xc>)
 8004e42:	4601      	mov	r1, r0
 8004e44:	6818      	ldr	r0, [r3, #0]
 8004e46:	f000 b863 	b.w	8004f10 <_malloc_r>
 8004e4a:	bf00      	nop
 8004e4c:	20000010 	.word	0x20000010

08004e50 <__ascii_mbtowc>:
 8004e50:	b082      	sub	sp, #8
 8004e52:	b901      	cbnz	r1, 8004e56 <__ascii_mbtowc+0x6>
 8004e54:	a901      	add	r1, sp, #4
 8004e56:	b142      	cbz	r2, 8004e6a <__ascii_mbtowc+0x1a>
 8004e58:	b14b      	cbz	r3, 8004e6e <__ascii_mbtowc+0x1e>
 8004e5a:	7813      	ldrb	r3, [r2, #0]
 8004e5c:	600b      	str	r3, [r1, #0]
 8004e5e:	7812      	ldrb	r2, [r2, #0]
 8004e60:	1c10      	adds	r0, r2, #0
 8004e62:	bf18      	it	ne
 8004e64:	2001      	movne	r0, #1
 8004e66:	b002      	add	sp, #8
 8004e68:	4770      	bx	lr
 8004e6a:	4610      	mov	r0, r2
 8004e6c:	e7fb      	b.n	8004e66 <__ascii_mbtowc+0x16>
 8004e6e:	f06f 0001 	mvn.w	r0, #1
 8004e72:	e7f8      	b.n	8004e66 <__ascii_mbtowc+0x16>

08004e74 <_free_r>:
 8004e74:	b538      	push	{r3, r4, r5, lr}
 8004e76:	4605      	mov	r5, r0
 8004e78:	2900      	cmp	r1, #0
 8004e7a:	d045      	beq.n	8004f08 <_free_r+0x94>
 8004e7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e80:	1f0c      	subs	r4, r1, #4
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	bfb8      	it	lt
 8004e86:	18e4      	addlt	r4, r4, r3
 8004e88:	f000 fbc8 	bl	800561c <__malloc_lock>
 8004e8c:	4a1f      	ldr	r2, [pc, #124]	; (8004f0c <_free_r+0x98>)
 8004e8e:	6813      	ldr	r3, [r2, #0]
 8004e90:	4610      	mov	r0, r2
 8004e92:	b933      	cbnz	r3, 8004ea2 <_free_r+0x2e>
 8004e94:	6063      	str	r3, [r4, #4]
 8004e96:	6014      	str	r4, [r2, #0]
 8004e98:	4628      	mov	r0, r5
 8004e9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e9e:	f000 bbbe 	b.w	800561e <__malloc_unlock>
 8004ea2:	42a3      	cmp	r3, r4
 8004ea4:	d90c      	bls.n	8004ec0 <_free_r+0x4c>
 8004ea6:	6821      	ldr	r1, [r4, #0]
 8004ea8:	1862      	adds	r2, r4, r1
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	bf04      	itt	eq
 8004eae:	681a      	ldreq	r2, [r3, #0]
 8004eb0:	685b      	ldreq	r3, [r3, #4]
 8004eb2:	6063      	str	r3, [r4, #4]
 8004eb4:	bf04      	itt	eq
 8004eb6:	1852      	addeq	r2, r2, r1
 8004eb8:	6022      	streq	r2, [r4, #0]
 8004eba:	6004      	str	r4, [r0, #0]
 8004ebc:	e7ec      	b.n	8004e98 <_free_r+0x24>
 8004ebe:	4613      	mov	r3, r2
 8004ec0:	685a      	ldr	r2, [r3, #4]
 8004ec2:	b10a      	cbz	r2, 8004ec8 <_free_r+0x54>
 8004ec4:	42a2      	cmp	r2, r4
 8004ec6:	d9fa      	bls.n	8004ebe <_free_r+0x4a>
 8004ec8:	6819      	ldr	r1, [r3, #0]
 8004eca:	1858      	adds	r0, r3, r1
 8004ecc:	42a0      	cmp	r0, r4
 8004ece:	d10b      	bne.n	8004ee8 <_free_r+0x74>
 8004ed0:	6820      	ldr	r0, [r4, #0]
 8004ed2:	4401      	add	r1, r0
 8004ed4:	1858      	adds	r0, r3, r1
 8004ed6:	4282      	cmp	r2, r0
 8004ed8:	6019      	str	r1, [r3, #0]
 8004eda:	d1dd      	bne.n	8004e98 <_free_r+0x24>
 8004edc:	6810      	ldr	r0, [r2, #0]
 8004ede:	6852      	ldr	r2, [r2, #4]
 8004ee0:	605a      	str	r2, [r3, #4]
 8004ee2:	4401      	add	r1, r0
 8004ee4:	6019      	str	r1, [r3, #0]
 8004ee6:	e7d7      	b.n	8004e98 <_free_r+0x24>
 8004ee8:	d902      	bls.n	8004ef0 <_free_r+0x7c>
 8004eea:	230c      	movs	r3, #12
 8004eec:	602b      	str	r3, [r5, #0]
 8004eee:	e7d3      	b.n	8004e98 <_free_r+0x24>
 8004ef0:	6820      	ldr	r0, [r4, #0]
 8004ef2:	1821      	adds	r1, r4, r0
 8004ef4:	428a      	cmp	r2, r1
 8004ef6:	bf04      	itt	eq
 8004ef8:	6811      	ldreq	r1, [r2, #0]
 8004efa:	6852      	ldreq	r2, [r2, #4]
 8004efc:	6062      	str	r2, [r4, #4]
 8004efe:	bf04      	itt	eq
 8004f00:	1809      	addeq	r1, r1, r0
 8004f02:	6021      	streq	r1, [r4, #0]
 8004f04:	605c      	str	r4, [r3, #4]
 8004f06:	e7c7      	b.n	8004e98 <_free_r+0x24>
 8004f08:	bd38      	pop	{r3, r4, r5, pc}
 8004f0a:	bf00      	nop
 8004f0c:	200001fc 	.word	0x200001fc

08004f10 <_malloc_r>:
 8004f10:	b570      	push	{r4, r5, r6, lr}
 8004f12:	1ccd      	adds	r5, r1, #3
 8004f14:	f025 0503 	bic.w	r5, r5, #3
 8004f18:	3508      	adds	r5, #8
 8004f1a:	2d0c      	cmp	r5, #12
 8004f1c:	bf38      	it	cc
 8004f1e:	250c      	movcc	r5, #12
 8004f20:	2d00      	cmp	r5, #0
 8004f22:	4606      	mov	r6, r0
 8004f24:	db01      	blt.n	8004f2a <_malloc_r+0x1a>
 8004f26:	42a9      	cmp	r1, r5
 8004f28:	d903      	bls.n	8004f32 <_malloc_r+0x22>
 8004f2a:	230c      	movs	r3, #12
 8004f2c:	6033      	str	r3, [r6, #0]
 8004f2e:	2000      	movs	r0, #0
 8004f30:	bd70      	pop	{r4, r5, r6, pc}
 8004f32:	f000 fb73 	bl	800561c <__malloc_lock>
 8004f36:	4a23      	ldr	r2, [pc, #140]	; (8004fc4 <_malloc_r+0xb4>)
 8004f38:	6814      	ldr	r4, [r2, #0]
 8004f3a:	4621      	mov	r1, r4
 8004f3c:	b991      	cbnz	r1, 8004f64 <_malloc_r+0x54>
 8004f3e:	4c22      	ldr	r4, [pc, #136]	; (8004fc8 <_malloc_r+0xb8>)
 8004f40:	6823      	ldr	r3, [r4, #0]
 8004f42:	b91b      	cbnz	r3, 8004f4c <_malloc_r+0x3c>
 8004f44:	4630      	mov	r0, r6
 8004f46:	f000 fb27 	bl	8005598 <_sbrk_r>
 8004f4a:	6020      	str	r0, [r4, #0]
 8004f4c:	4629      	mov	r1, r5
 8004f4e:	4630      	mov	r0, r6
 8004f50:	f000 fb22 	bl	8005598 <_sbrk_r>
 8004f54:	1c43      	adds	r3, r0, #1
 8004f56:	d126      	bne.n	8004fa6 <_malloc_r+0x96>
 8004f58:	230c      	movs	r3, #12
 8004f5a:	6033      	str	r3, [r6, #0]
 8004f5c:	4630      	mov	r0, r6
 8004f5e:	f000 fb5e 	bl	800561e <__malloc_unlock>
 8004f62:	e7e4      	b.n	8004f2e <_malloc_r+0x1e>
 8004f64:	680b      	ldr	r3, [r1, #0]
 8004f66:	1b5b      	subs	r3, r3, r5
 8004f68:	d41a      	bmi.n	8004fa0 <_malloc_r+0x90>
 8004f6a:	2b0b      	cmp	r3, #11
 8004f6c:	d90f      	bls.n	8004f8e <_malloc_r+0x7e>
 8004f6e:	600b      	str	r3, [r1, #0]
 8004f70:	50cd      	str	r5, [r1, r3]
 8004f72:	18cc      	adds	r4, r1, r3
 8004f74:	4630      	mov	r0, r6
 8004f76:	f000 fb52 	bl	800561e <__malloc_unlock>
 8004f7a:	f104 000b 	add.w	r0, r4, #11
 8004f7e:	1d23      	adds	r3, r4, #4
 8004f80:	f020 0007 	bic.w	r0, r0, #7
 8004f84:	1ac3      	subs	r3, r0, r3
 8004f86:	d01b      	beq.n	8004fc0 <_malloc_r+0xb0>
 8004f88:	425a      	negs	r2, r3
 8004f8a:	50e2      	str	r2, [r4, r3]
 8004f8c:	bd70      	pop	{r4, r5, r6, pc}
 8004f8e:	428c      	cmp	r4, r1
 8004f90:	bf0d      	iteet	eq
 8004f92:	6863      	ldreq	r3, [r4, #4]
 8004f94:	684b      	ldrne	r3, [r1, #4]
 8004f96:	6063      	strne	r3, [r4, #4]
 8004f98:	6013      	streq	r3, [r2, #0]
 8004f9a:	bf18      	it	ne
 8004f9c:	460c      	movne	r4, r1
 8004f9e:	e7e9      	b.n	8004f74 <_malloc_r+0x64>
 8004fa0:	460c      	mov	r4, r1
 8004fa2:	6849      	ldr	r1, [r1, #4]
 8004fa4:	e7ca      	b.n	8004f3c <_malloc_r+0x2c>
 8004fa6:	1cc4      	adds	r4, r0, #3
 8004fa8:	f024 0403 	bic.w	r4, r4, #3
 8004fac:	42a0      	cmp	r0, r4
 8004fae:	d005      	beq.n	8004fbc <_malloc_r+0xac>
 8004fb0:	1a21      	subs	r1, r4, r0
 8004fb2:	4630      	mov	r0, r6
 8004fb4:	f000 faf0 	bl	8005598 <_sbrk_r>
 8004fb8:	3001      	adds	r0, #1
 8004fba:	d0cd      	beq.n	8004f58 <_malloc_r+0x48>
 8004fbc:	6025      	str	r5, [r4, #0]
 8004fbe:	e7d9      	b.n	8004f74 <_malloc_r+0x64>
 8004fc0:	bd70      	pop	{r4, r5, r6, pc}
 8004fc2:	bf00      	nop
 8004fc4:	200001fc 	.word	0x200001fc
 8004fc8:	20000200 	.word	0x20000200

08004fcc <__ssputs_r>:
 8004fcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fd0:	688e      	ldr	r6, [r1, #8]
 8004fd2:	429e      	cmp	r6, r3
 8004fd4:	4682      	mov	sl, r0
 8004fd6:	460c      	mov	r4, r1
 8004fd8:	4691      	mov	r9, r2
 8004fda:	4698      	mov	r8, r3
 8004fdc:	d835      	bhi.n	800504a <__ssputs_r+0x7e>
 8004fde:	898a      	ldrh	r2, [r1, #12]
 8004fe0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004fe4:	d031      	beq.n	800504a <__ssputs_r+0x7e>
 8004fe6:	6825      	ldr	r5, [r4, #0]
 8004fe8:	6909      	ldr	r1, [r1, #16]
 8004fea:	1a6f      	subs	r7, r5, r1
 8004fec:	6965      	ldr	r5, [r4, #20]
 8004fee:	2302      	movs	r3, #2
 8004ff0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ff4:	fb95 f5f3 	sdiv	r5, r5, r3
 8004ff8:	f108 0301 	add.w	r3, r8, #1
 8004ffc:	443b      	add	r3, r7
 8004ffe:	429d      	cmp	r5, r3
 8005000:	bf38      	it	cc
 8005002:	461d      	movcc	r5, r3
 8005004:	0553      	lsls	r3, r2, #21
 8005006:	d531      	bpl.n	800506c <__ssputs_r+0xa0>
 8005008:	4629      	mov	r1, r5
 800500a:	f7ff ff81 	bl	8004f10 <_malloc_r>
 800500e:	4606      	mov	r6, r0
 8005010:	b950      	cbnz	r0, 8005028 <__ssputs_r+0x5c>
 8005012:	230c      	movs	r3, #12
 8005014:	f8ca 3000 	str.w	r3, [sl]
 8005018:	89a3      	ldrh	r3, [r4, #12]
 800501a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800501e:	81a3      	strh	r3, [r4, #12]
 8005020:	f04f 30ff 	mov.w	r0, #4294967295
 8005024:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005028:	463a      	mov	r2, r7
 800502a:	6921      	ldr	r1, [r4, #16]
 800502c:	f000 fad1 	bl	80055d2 <memcpy>
 8005030:	89a3      	ldrh	r3, [r4, #12]
 8005032:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005036:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800503a:	81a3      	strh	r3, [r4, #12]
 800503c:	6126      	str	r6, [r4, #16]
 800503e:	6165      	str	r5, [r4, #20]
 8005040:	443e      	add	r6, r7
 8005042:	1bed      	subs	r5, r5, r7
 8005044:	6026      	str	r6, [r4, #0]
 8005046:	60a5      	str	r5, [r4, #8]
 8005048:	4646      	mov	r6, r8
 800504a:	4546      	cmp	r6, r8
 800504c:	bf28      	it	cs
 800504e:	4646      	movcs	r6, r8
 8005050:	4632      	mov	r2, r6
 8005052:	4649      	mov	r1, r9
 8005054:	6820      	ldr	r0, [r4, #0]
 8005056:	f000 fac7 	bl	80055e8 <memmove>
 800505a:	68a3      	ldr	r3, [r4, #8]
 800505c:	1b9b      	subs	r3, r3, r6
 800505e:	60a3      	str	r3, [r4, #8]
 8005060:	6823      	ldr	r3, [r4, #0]
 8005062:	441e      	add	r6, r3
 8005064:	6026      	str	r6, [r4, #0]
 8005066:	2000      	movs	r0, #0
 8005068:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800506c:	462a      	mov	r2, r5
 800506e:	f000 fad7 	bl	8005620 <_realloc_r>
 8005072:	4606      	mov	r6, r0
 8005074:	2800      	cmp	r0, #0
 8005076:	d1e1      	bne.n	800503c <__ssputs_r+0x70>
 8005078:	6921      	ldr	r1, [r4, #16]
 800507a:	4650      	mov	r0, sl
 800507c:	f7ff fefa 	bl	8004e74 <_free_r>
 8005080:	e7c7      	b.n	8005012 <__ssputs_r+0x46>
	...

08005084 <_svfiprintf_r>:
 8005084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005088:	b09d      	sub	sp, #116	; 0x74
 800508a:	4680      	mov	r8, r0
 800508c:	9303      	str	r3, [sp, #12]
 800508e:	898b      	ldrh	r3, [r1, #12]
 8005090:	061c      	lsls	r4, r3, #24
 8005092:	460d      	mov	r5, r1
 8005094:	4616      	mov	r6, r2
 8005096:	d50f      	bpl.n	80050b8 <_svfiprintf_r+0x34>
 8005098:	690b      	ldr	r3, [r1, #16]
 800509a:	b96b      	cbnz	r3, 80050b8 <_svfiprintf_r+0x34>
 800509c:	2140      	movs	r1, #64	; 0x40
 800509e:	f7ff ff37 	bl	8004f10 <_malloc_r>
 80050a2:	6028      	str	r0, [r5, #0]
 80050a4:	6128      	str	r0, [r5, #16]
 80050a6:	b928      	cbnz	r0, 80050b4 <_svfiprintf_r+0x30>
 80050a8:	230c      	movs	r3, #12
 80050aa:	f8c8 3000 	str.w	r3, [r8]
 80050ae:	f04f 30ff 	mov.w	r0, #4294967295
 80050b2:	e0c5      	b.n	8005240 <_svfiprintf_r+0x1bc>
 80050b4:	2340      	movs	r3, #64	; 0x40
 80050b6:	616b      	str	r3, [r5, #20]
 80050b8:	2300      	movs	r3, #0
 80050ba:	9309      	str	r3, [sp, #36]	; 0x24
 80050bc:	2320      	movs	r3, #32
 80050be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80050c2:	2330      	movs	r3, #48	; 0x30
 80050c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80050c8:	f04f 0b01 	mov.w	fp, #1
 80050cc:	4637      	mov	r7, r6
 80050ce:	463c      	mov	r4, r7
 80050d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d13c      	bne.n	8005152 <_svfiprintf_r+0xce>
 80050d8:	ebb7 0a06 	subs.w	sl, r7, r6
 80050dc:	d00b      	beq.n	80050f6 <_svfiprintf_r+0x72>
 80050de:	4653      	mov	r3, sl
 80050e0:	4632      	mov	r2, r6
 80050e2:	4629      	mov	r1, r5
 80050e4:	4640      	mov	r0, r8
 80050e6:	f7ff ff71 	bl	8004fcc <__ssputs_r>
 80050ea:	3001      	adds	r0, #1
 80050ec:	f000 80a3 	beq.w	8005236 <_svfiprintf_r+0x1b2>
 80050f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050f2:	4453      	add	r3, sl
 80050f4:	9309      	str	r3, [sp, #36]	; 0x24
 80050f6:	783b      	ldrb	r3, [r7, #0]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	f000 809c 	beq.w	8005236 <_svfiprintf_r+0x1b2>
 80050fe:	2300      	movs	r3, #0
 8005100:	f04f 32ff 	mov.w	r2, #4294967295
 8005104:	9304      	str	r3, [sp, #16]
 8005106:	9307      	str	r3, [sp, #28]
 8005108:	9205      	str	r2, [sp, #20]
 800510a:	9306      	str	r3, [sp, #24]
 800510c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005110:	931a      	str	r3, [sp, #104]	; 0x68
 8005112:	2205      	movs	r2, #5
 8005114:	7821      	ldrb	r1, [r4, #0]
 8005116:	4850      	ldr	r0, [pc, #320]	; (8005258 <_svfiprintf_r+0x1d4>)
 8005118:	f7fb f8aa 	bl	8000270 <memchr>
 800511c:	1c67      	adds	r7, r4, #1
 800511e:	9b04      	ldr	r3, [sp, #16]
 8005120:	b9d8      	cbnz	r0, 800515a <_svfiprintf_r+0xd6>
 8005122:	06d9      	lsls	r1, r3, #27
 8005124:	bf44      	itt	mi
 8005126:	2220      	movmi	r2, #32
 8005128:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800512c:	071a      	lsls	r2, r3, #28
 800512e:	bf44      	itt	mi
 8005130:	222b      	movmi	r2, #43	; 0x2b
 8005132:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005136:	7822      	ldrb	r2, [r4, #0]
 8005138:	2a2a      	cmp	r2, #42	; 0x2a
 800513a:	d016      	beq.n	800516a <_svfiprintf_r+0xe6>
 800513c:	9a07      	ldr	r2, [sp, #28]
 800513e:	2100      	movs	r1, #0
 8005140:	200a      	movs	r0, #10
 8005142:	4627      	mov	r7, r4
 8005144:	3401      	adds	r4, #1
 8005146:	783b      	ldrb	r3, [r7, #0]
 8005148:	3b30      	subs	r3, #48	; 0x30
 800514a:	2b09      	cmp	r3, #9
 800514c:	d951      	bls.n	80051f2 <_svfiprintf_r+0x16e>
 800514e:	b1c9      	cbz	r1, 8005184 <_svfiprintf_r+0x100>
 8005150:	e011      	b.n	8005176 <_svfiprintf_r+0xf2>
 8005152:	2b25      	cmp	r3, #37	; 0x25
 8005154:	d0c0      	beq.n	80050d8 <_svfiprintf_r+0x54>
 8005156:	4627      	mov	r7, r4
 8005158:	e7b9      	b.n	80050ce <_svfiprintf_r+0x4a>
 800515a:	4a3f      	ldr	r2, [pc, #252]	; (8005258 <_svfiprintf_r+0x1d4>)
 800515c:	1a80      	subs	r0, r0, r2
 800515e:	fa0b f000 	lsl.w	r0, fp, r0
 8005162:	4318      	orrs	r0, r3
 8005164:	9004      	str	r0, [sp, #16]
 8005166:	463c      	mov	r4, r7
 8005168:	e7d3      	b.n	8005112 <_svfiprintf_r+0x8e>
 800516a:	9a03      	ldr	r2, [sp, #12]
 800516c:	1d11      	adds	r1, r2, #4
 800516e:	6812      	ldr	r2, [r2, #0]
 8005170:	9103      	str	r1, [sp, #12]
 8005172:	2a00      	cmp	r2, #0
 8005174:	db01      	blt.n	800517a <_svfiprintf_r+0xf6>
 8005176:	9207      	str	r2, [sp, #28]
 8005178:	e004      	b.n	8005184 <_svfiprintf_r+0x100>
 800517a:	4252      	negs	r2, r2
 800517c:	f043 0302 	orr.w	r3, r3, #2
 8005180:	9207      	str	r2, [sp, #28]
 8005182:	9304      	str	r3, [sp, #16]
 8005184:	783b      	ldrb	r3, [r7, #0]
 8005186:	2b2e      	cmp	r3, #46	; 0x2e
 8005188:	d10e      	bne.n	80051a8 <_svfiprintf_r+0x124>
 800518a:	787b      	ldrb	r3, [r7, #1]
 800518c:	2b2a      	cmp	r3, #42	; 0x2a
 800518e:	f107 0101 	add.w	r1, r7, #1
 8005192:	d132      	bne.n	80051fa <_svfiprintf_r+0x176>
 8005194:	9b03      	ldr	r3, [sp, #12]
 8005196:	1d1a      	adds	r2, r3, #4
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	9203      	str	r2, [sp, #12]
 800519c:	2b00      	cmp	r3, #0
 800519e:	bfb8      	it	lt
 80051a0:	f04f 33ff 	movlt.w	r3, #4294967295
 80051a4:	3702      	adds	r7, #2
 80051a6:	9305      	str	r3, [sp, #20]
 80051a8:	4c2c      	ldr	r4, [pc, #176]	; (800525c <_svfiprintf_r+0x1d8>)
 80051aa:	7839      	ldrb	r1, [r7, #0]
 80051ac:	2203      	movs	r2, #3
 80051ae:	4620      	mov	r0, r4
 80051b0:	f7fb f85e 	bl	8000270 <memchr>
 80051b4:	b138      	cbz	r0, 80051c6 <_svfiprintf_r+0x142>
 80051b6:	2340      	movs	r3, #64	; 0x40
 80051b8:	1b00      	subs	r0, r0, r4
 80051ba:	fa03 f000 	lsl.w	r0, r3, r0
 80051be:	9b04      	ldr	r3, [sp, #16]
 80051c0:	4303      	orrs	r3, r0
 80051c2:	9304      	str	r3, [sp, #16]
 80051c4:	3701      	adds	r7, #1
 80051c6:	7839      	ldrb	r1, [r7, #0]
 80051c8:	4825      	ldr	r0, [pc, #148]	; (8005260 <_svfiprintf_r+0x1dc>)
 80051ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80051ce:	2206      	movs	r2, #6
 80051d0:	1c7e      	adds	r6, r7, #1
 80051d2:	f7fb f84d 	bl	8000270 <memchr>
 80051d6:	2800      	cmp	r0, #0
 80051d8:	d035      	beq.n	8005246 <_svfiprintf_r+0x1c2>
 80051da:	4b22      	ldr	r3, [pc, #136]	; (8005264 <_svfiprintf_r+0x1e0>)
 80051dc:	b9fb      	cbnz	r3, 800521e <_svfiprintf_r+0x19a>
 80051de:	9b03      	ldr	r3, [sp, #12]
 80051e0:	3307      	adds	r3, #7
 80051e2:	f023 0307 	bic.w	r3, r3, #7
 80051e6:	3308      	adds	r3, #8
 80051e8:	9303      	str	r3, [sp, #12]
 80051ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051ec:	444b      	add	r3, r9
 80051ee:	9309      	str	r3, [sp, #36]	; 0x24
 80051f0:	e76c      	b.n	80050cc <_svfiprintf_r+0x48>
 80051f2:	fb00 3202 	mla	r2, r0, r2, r3
 80051f6:	2101      	movs	r1, #1
 80051f8:	e7a3      	b.n	8005142 <_svfiprintf_r+0xbe>
 80051fa:	2300      	movs	r3, #0
 80051fc:	9305      	str	r3, [sp, #20]
 80051fe:	4618      	mov	r0, r3
 8005200:	240a      	movs	r4, #10
 8005202:	460f      	mov	r7, r1
 8005204:	3101      	adds	r1, #1
 8005206:	783a      	ldrb	r2, [r7, #0]
 8005208:	3a30      	subs	r2, #48	; 0x30
 800520a:	2a09      	cmp	r2, #9
 800520c:	d903      	bls.n	8005216 <_svfiprintf_r+0x192>
 800520e:	2b00      	cmp	r3, #0
 8005210:	d0ca      	beq.n	80051a8 <_svfiprintf_r+0x124>
 8005212:	9005      	str	r0, [sp, #20]
 8005214:	e7c8      	b.n	80051a8 <_svfiprintf_r+0x124>
 8005216:	fb04 2000 	mla	r0, r4, r0, r2
 800521a:	2301      	movs	r3, #1
 800521c:	e7f1      	b.n	8005202 <_svfiprintf_r+0x17e>
 800521e:	ab03      	add	r3, sp, #12
 8005220:	9300      	str	r3, [sp, #0]
 8005222:	462a      	mov	r2, r5
 8005224:	4b10      	ldr	r3, [pc, #64]	; (8005268 <_svfiprintf_r+0x1e4>)
 8005226:	a904      	add	r1, sp, #16
 8005228:	4640      	mov	r0, r8
 800522a:	f3af 8000 	nop.w
 800522e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005232:	4681      	mov	r9, r0
 8005234:	d1d9      	bne.n	80051ea <_svfiprintf_r+0x166>
 8005236:	89ab      	ldrh	r3, [r5, #12]
 8005238:	065b      	lsls	r3, r3, #25
 800523a:	f53f af38 	bmi.w	80050ae <_svfiprintf_r+0x2a>
 800523e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005240:	b01d      	add	sp, #116	; 0x74
 8005242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005246:	ab03      	add	r3, sp, #12
 8005248:	9300      	str	r3, [sp, #0]
 800524a:	462a      	mov	r2, r5
 800524c:	4b06      	ldr	r3, [pc, #24]	; (8005268 <_svfiprintf_r+0x1e4>)
 800524e:	a904      	add	r1, sp, #16
 8005250:	4640      	mov	r0, r8
 8005252:	f000 f881 	bl	8005358 <_printf_i>
 8005256:	e7ea      	b.n	800522e <_svfiprintf_r+0x1aa>
 8005258:	08005806 	.word	0x08005806
 800525c:	0800580c 	.word	0x0800580c
 8005260:	08005810 	.word	0x08005810
 8005264:	00000000 	.word	0x00000000
 8005268:	08004fcd 	.word	0x08004fcd

0800526c <_printf_common>:
 800526c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005270:	4691      	mov	r9, r2
 8005272:	461f      	mov	r7, r3
 8005274:	688a      	ldr	r2, [r1, #8]
 8005276:	690b      	ldr	r3, [r1, #16]
 8005278:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800527c:	4293      	cmp	r3, r2
 800527e:	bfb8      	it	lt
 8005280:	4613      	movlt	r3, r2
 8005282:	f8c9 3000 	str.w	r3, [r9]
 8005286:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800528a:	4606      	mov	r6, r0
 800528c:	460c      	mov	r4, r1
 800528e:	b112      	cbz	r2, 8005296 <_printf_common+0x2a>
 8005290:	3301      	adds	r3, #1
 8005292:	f8c9 3000 	str.w	r3, [r9]
 8005296:	6823      	ldr	r3, [r4, #0]
 8005298:	0699      	lsls	r1, r3, #26
 800529a:	bf42      	ittt	mi
 800529c:	f8d9 3000 	ldrmi.w	r3, [r9]
 80052a0:	3302      	addmi	r3, #2
 80052a2:	f8c9 3000 	strmi.w	r3, [r9]
 80052a6:	6825      	ldr	r5, [r4, #0]
 80052a8:	f015 0506 	ands.w	r5, r5, #6
 80052ac:	d107      	bne.n	80052be <_printf_common+0x52>
 80052ae:	f104 0a19 	add.w	sl, r4, #25
 80052b2:	68e3      	ldr	r3, [r4, #12]
 80052b4:	f8d9 2000 	ldr.w	r2, [r9]
 80052b8:	1a9b      	subs	r3, r3, r2
 80052ba:	429d      	cmp	r5, r3
 80052bc:	db29      	blt.n	8005312 <_printf_common+0xa6>
 80052be:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80052c2:	6822      	ldr	r2, [r4, #0]
 80052c4:	3300      	adds	r3, #0
 80052c6:	bf18      	it	ne
 80052c8:	2301      	movne	r3, #1
 80052ca:	0692      	lsls	r2, r2, #26
 80052cc:	d42e      	bmi.n	800532c <_printf_common+0xc0>
 80052ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80052d2:	4639      	mov	r1, r7
 80052d4:	4630      	mov	r0, r6
 80052d6:	47c0      	blx	r8
 80052d8:	3001      	adds	r0, #1
 80052da:	d021      	beq.n	8005320 <_printf_common+0xb4>
 80052dc:	6823      	ldr	r3, [r4, #0]
 80052de:	68e5      	ldr	r5, [r4, #12]
 80052e0:	f8d9 2000 	ldr.w	r2, [r9]
 80052e4:	f003 0306 	and.w	r3, r3, #6
 80052e8:	2b04      	cmp	r3, #4
 80052ea:	bf08      	it	eq
 80052ec:	1aad      	subeq	r5, r5, r2
 80052ee:	68a3      	ldr	r3, [r4, #8]
 80052f0:	6922      	ldr	r2, [r4, #16]
 80052f2:	bf0c      	ite	eq
 80052f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052f8:	2500      	movne	r5, #0
 80052fa:	4293      	cmp	r3, r2
 80052fc:	bfc4      	itt	gt
 80052fe:	1a9b      	subgt	r3, r3, r2
 8005300:	18ed      	addgt	r5, r5, r3
 8005302:	f04f 0900 	mov.w	r9, #0
 8005306:	341a      	adds	r4, #26
 8005308:	454d      	cmp	r5, r9
 800530a:	d11b      	bne.n	8005344 <_printf_common+0xd8>
 800530c:	2000      	movs	r0, #0
 800530e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005312:	2301      	movs	r3, #1
 8005314:	4652      	mov	r2, sl
 8005316:	4639      	mov	r1, r7
 8005318:	4630      	mov	r0, r6
 800531a:	47c0      	blx	r8
 800531c:	3001      	adds	r0, #1
 800531e:	d103      	bne.n	8005328 <_printf_common+0xbc>
 8005320:	f04f 30ff 	mov.w	r0, #4294967295
 8005324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005328:	3501      	adds	r5, #1
 800532a:	e7c2      	b.n	80052b2 <_printf_common+0x46>
 800532c:	18e1      	adds	r1, r4, r3
 800532e:	1c5a      	adds	r2, r3, #1
 8005330:	2030      	movs	r0, #48	; 0x30
 8005332:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005336:	4422      	add	r2, r4
 8005338:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800533c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005340:	3302      	adds	r3, #2
 8005342:	e7c4      	b.n	80052ce <_printf_common+0x62>
 8005344:	2301      	movs	r3, #1
 8005346:	4622      	mov	r2, r4
 8005348:	4639      	mov	r1, r7
 800534a:	4630      	mov	r0, r6
 800534c:	47c0      	blx	r8
 800534e:	3001      	adds	r0, #1
 8005350:	d0e6      	beq.n	8005320 <_printf_common+0xb4>
 8005352:	f109 0901 	add.w	r9, r9, #1
 8005356:	e7d7      	b.n	8005308 <_printf_common+0x9c>

08005358 <_printf_i>:
 8005358:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800535c:	4617      	mov	r7, r2
 800535e:	7e0a      	ldrb	r2, [r1, #24]
 8005360:	b085      	sub	sp, #20
 8005362:	2a6e      	cmp	r2, #110	; 0x6e
 8005364:	4698      	mov	r8, r3
 8005366:	4606      	mov	r6, r0
 8005368:	460c      	mov	r4, r1
 800536a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800536c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8005370:	f000 80bc 	beq.w	80054ec <_printf_i+0x194>
 8005374:	d81a      	bhi.n	80053ac <_printf_i+0x54>
 8005376:	2a63      	cmp	r2, #99	; 0x63
 8005378:	d02e      	beq.n	80053d8 <_printf_i+0x80>
 800537a:	d80a      	bhi.n	8005392 <_printf_i+0x3a>
 800537c:	2a00      	cmp	r2, #0
 800537e:	f000 80c8 	beq.w	8005512 <_printf_i+0x1ba>
 8005382:	2a58      	cmp	r2, #88	; 0x58
 8005384:	f000 808a 	beq.w	800549c <_printf_i+0x144>
 8005388:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800538c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8005390:	e02a      	b.n	80053e8 <_printf_i+0x90>
 8005392:	2a64      	cmp	r2, #100	; 0x64
 8005394:	d001      	beq.n	800539a <_printf_i+0x42>
 8005396:	2a69      	cmp	r2, #105	; 0x69
 8005398:	d1f6      	bne.n	8005388 <_printf_i+0x30>
 800539a:	6821      	ldr	r1, [r4, #0]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	f011 0f80 	tst.w	r1, #128	; 0x80
 80053a2:	d023      	beq.n	80053ec <_printf_i+0x94>
 80053a4:	1d11      	adds	r1, r2, #4
 80053a6:	6019      	str	r1, [r3, #0]
 80053a8:	6813      	ldr	r3, [r2, #0]
 80053aa:	e027      	b.n	80053fc <_printf_i+0xa4>
 80053ac:	2a73      	cmp	r2, #115	; 0x73
 80053ae:	f000 80b4 	beq.w	800551a <_printf_i+0x1c2>
 80053b2:	d808      	bhi.n	80053c6 <_printf_i+0x6e>
 80053b4:	2a6f      	cmp	r2, #111	; 0x6f
 80053b6:	d02a      	beq.n	800540e <_printf_i+0xb6>
 80053b8:	2a70      	cmp	r2, #112	; 0x70
 80053ba:	d1e5      	bne.n	8005388 <_printf_i+0x30>
 80053bc:	680a      	ldr	r2, [r1, #0]
 80053be:	f042 0220 	orr.w	r2, r2, #32
 80053c2:	600a      	str	r2, [r1, #0]
 80053c4:	e003      	b.n	80053ce <_printf_i+0x76>
 80053c6:	2a75      	cmp	r2, #117	; 0x75
 80053c8:	d021      	beq.n	800540e <_printf_i+0xb6>
 80053ca:	2a78      	cmp	r2, #120	; 0x78
 80053cc:	d1dc      	bne.n	8005388 <_printf_i+0x30>
 80053ce:	2278      	movs	r2, #120	; 0x78
 80053d0:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80053d4:	496e      	ldr	r1, [pc, #440]	; (8005590 <_printf_i+0x238>)
 80053d6:	e064      	b.n	80054a2 <_printf_i+0x14a>
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80053de:	1d11      	adds	r1, r2, #4
 80053e0:	6019      	str	r1, [r3, #0]
 80053e2:	6813      	ldr	r3, [r2, #0]
 80053e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053e8:	2301      	movs	r3, #1
 80053ea:	e0a3      	b.n	8005534 <_printf_i+0x1dc>
 80053ec:	f011 0f40 	tst.w	r1, #64	; 0x40
 80053f0:	f102 0104 	add.w	r1, r2, #4
 80053f4:	6019      	str	r1, [r3, #0]
 80053f6:	d0d7      	beq.n	80053a8 <_printf_i+0x50>
 80053f8:	f9b2 3000 	ldrsh.w	r3, [r2]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	da03      	bge.n	8005408 <_printf_i+0xb0>
 8005400:	222d      	movs	r2, #45	; 0x2d
 8005402:	425b      	negs	r3, r3
 8005404:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005408:	4962      	ldr	r1, [pc, #392]	; (8005594 <_printf_i+0x23c>)
 800540a:	220a      	movs	r2, #10
 800540c:	e017      	b.n	800543e <_printf_i+0xe6>
 800540e:	6820      	ldr	r0, [r4, #0]
 8005410:	6819      	ldr	r1, [r3, #0]
 8005412:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005416:	d003      	beq.n	8005420 <_printf_i+0xc8>
 8005418:	1d08      	adds	r0, r1, #4
 800541a:	6018      	str	r0, [r3, #0]
 800541c:	680b      	ldr	r3, [r1, #0]
 800541e:	e006      	b.n	800542e <_printf_i+0xd6>
 8005420:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005424:	f101 0004 	add.w	r0, r1, #4
 8005428:	6018      	str	r0, [r3, #0]
 800542a:	d0f7      	beq.n	800541c <_printf_i+0xc4>
 800542c:	880b      	ldrh	r3, [r1, #0]
 800542e:	4959      	ldr	r1, [pc, #356]	; (8005594 <_printf_i+0x23c>)
 8005430:	2a6f      	cmp	r2, #111	; 0x6f
 8005432:	bf14      	ite	ne
 8005434:	220a      	movne	r2, #10
 8005436:	2208      	moveq	r2, #8
 8005438:	2000      	movs	r0, #0
 800543a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800543e:	6865      	ldr	r5, [r4, #4]
 8005440:	60a5      	str	r5, [r4, #8]
 8005442:	2d00      	cmp	r5, #0
 8005444:	f2c0 809c 	blt.w	8005580 <_printf_i+0x228>
 8005448:	6820      	ldr	r0, [r4, #0]
 800544a:	f020 0004 	bic.w	r0, r0, #4
 800544e:	6020      	str	r0, [r4, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d13f      	bne.n	80054d4 <_printf_i+0x17c>
 8005454:	2d00      	cmp	r5, #0
 8005456:	f040 8095 	bne.w	8005584 <_printf_i+0x22c>
 800545a:	4675      	mov	r5, lr
 800545c:	2a08      	cmp	r2, #8
 800545e:	d10b      	bne.n	8005478 <_printf_i+0x120>
 8005460:	6823      	ldr	r3, [r4, #0]
 8005462:	07da      	lsls	r2, r3, #31
 8005464:	d508      	bpl.n	8005478 <_printf_i+0x120>
 8005466:	6923      	ldr	r3, [r4, #16]
 8005468:	6862      	ldr	r2, [r4, #4]
 800546a:	429a      	cmp	r2, r3
 800546c:	bfde      	ittt	le
 800546e:	2330      	movle	r3, #48	; 0x30
 8005470:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005474:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005478:	ebae 0305 	sub.w	r3, lr, r5
 800547c:	6123      	str	r3, [r4, #16]
 800547e:	f8cd 8000 	str.w	r8, [sp]
 8005482:	463b      	mov	r3, r7
 8005484:	aa03      	add	r2, sp, #12
 8005486:	4621      	mov	r1, r4
 8005488:	4630      	mov	r0, r6
 800548a:	f7ff feef 	bl	800526c <_printf_common>
 800548e:	3001      	adds	r0, #1
 8005490:	d155      	bne.n	800553e <_printf_i+0x1e6>
 8005492:	f04f 30ff 	mov.w	r0, #4294967295
 8005496:	b005      	add	sp, #20
 8005498:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800549c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80054a0:	493c      	ldr	r1, [pc, #240]	; (8005594 <_printf_i+0x23c>)
 80054a2:	6822      	ldr	r2, [r4, #0]
 80054a4:	6818      	ldr	r0, [r3, #0]
 80054a6:	f012 0f80 	tst.w	r2, #128	; 0x80
 80054aa:	f100 0504 	add.w	r5, r0, #4
 80054ae:	601d      	str	r5, [r3, #0]
 80054b0:	d001      	beq.n	80054b6 <_printf_i+0x15e>
 80054b2:	6803      	ldr	r3, [r0, #0]
 80054b4:	e002      	b.n	80054bc <_printf_i+0x164>
 80054b6:	0655      	lsls	r5, r2, #25
 80054b8:	d5fb      	bpl.n	80054b2 <_printf_i+0x15a>
 80054ba:	8803      	ldrh	r3, [r0, #0]
 80054bc:	07d0      	lsls	r0, r2, #31
 80054be:	bf44      	itt	mi
 80054c0:	f042 0220 	orrmi.w	r2, r2, #32
 80054c4:	6022      	strmi	r2, [r4, #0]
 80054c6:	b91b      	cbnz	r3, 80054d0 <_printf_i+0x178>
 80054c8:	6822      	ldr	r2, [r4, #0]
 80054ca:	f022 0220 	bic.w	r2, r2, #32
 80054ce:	6022      	str	r2, [r4, #0]
 80054d0:	2210      	movs	r2, #16
 80054d2:	e7b1      	b.n	8005438 <_printf_i+0xe0>
 80054d4:	4675      	mov	r5, lr
 80054d6:	fbb3 f0f2 	udiv	r0, r3, r2
 80054da:	fb02 3310 	mls	r3, r2, r0, r3
 80054de:	5ccb      	ldrb	r3, [r1, r3]
 80054e0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80054e4:	4603      	mov	r3, r0
 80054e6:	2800      	cmp	r0, #0
 80054e8:	d1f5      	bne.n	80054d6 <_printf_i+0x17e>
 80054ea:	e7b7      	b.n	800545c <_printf_i+0x104>
 80054ec:	6808      	ldr	r0, [r1, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	6949      	ldr	r1, [r1, #20]
 80054f2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80054f6:	d004      	beq.n	8005502 <_printf_i+0x1aa>
 80054f8:	1d10      	adds	r0, r2, #4
 80054fa:	6018      	str	r0, [r3, #0]
 80054fc:	6813      	ldr	r3, [r2, #0]
 80054fe:	6019      	str	r1, [r3, #0]
 8005500:	e007      	b.n	8005512 <_printf_i+0x1ba>
 8005502:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005506:	f102 0004 	add.w	r0, r2, #4
 800550a:	6018      	str	r0, [r3, #0]
 800550c:	6813      	ldr	r3, [r2, #0]
 800550e:	d0f6      	beq.n	80054fe <_printf_i+0x1a6>
 8005510:	8019      	strh	r1, [r3, #0]
 8005512:	2300      	movs	r3, #0
 8005514:	6123      	str	r3, [r4, #16]
 8005516:	4675      	mov	r5, lr
 8005518:	e7b1      	b.n	800547e <_printf_i+0x126>
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	1d11      	adds	r1, r2, #4
 800551e:	6019      	str	r1, [r3, #0]
 8005520:	6815      	ldr	r5, [r2, #0]
 8005522:	6862      	ldr	r2, [r4, #4]
 8005524:	2100      	movs	r1, #0
 8005526:	4628      	mov	r0, r5
 8005528:	f7fa fea2 	bl	8000270 <memchr>
 800552c:	b108      	cbz	r0, 8005532 <_printf_i+0x1da>
 800552e:	1b40      	subs	r0, r0, r5
 8005530:	6060      	str	r0, [r4, #4]
 8005532:	6863      	ldr	r3, [r4, #4]
 8005534:	6123      	str	r3, [r4, #16]
 8005536:	2300      	movs	r3, #0
 8005538:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800553c:	e79f      	b.n	800547e <_printf_i+0x126>
 800553e:	6923      	ldr	r3, [r4, #16]
 8005540:	462a      	mov	r2, r5
 8005542:	4639      	mov	r1, r7
 8005544:	4630      	mov	r0, r6
 8005546:	47c0      	blx	r8
 8005548:	3001      	adds	r0, #1
 800554a:	d0a2      	beq.n	8005492 <_printf_i+0x13a>
 800554c:	6823      	ldr	r3, [r4, #0]
 800554e:	079b      	lsls	r3, r3, #30
 8005550:	d507      	bpl.n	8005562 <_printf_i+0x20a>
 8005552:	2500      	movs	r5, #0
 8005554:	f104 0919 	add.w	r9, r4, #25
 8005558:	68e3      	ldr	r3, [r4, #12]
 800555a:	9a03      	ldr	r2, [sp, #12]
 800555c:	1a9b      	subs	r3, r3, r2
 800555e:	429d      	cmp	r5, r3
 8005560:	db05      	blt.n	800556e <_printf_i+0x216>
 8005562:	68e0      	ldr	r0, [r4, #12]
 8005564:	9b03      	ldr	r3, [sp, #12]
 8005566:	4298      	cmp	r0, r3
 8005568:	bfb8      	it	lt
 800556a:	4618      	movlt	r0, r3
 800556c:	e793      	b.n	8005496 <_printf_i+0x13e>
 800556e:	2301      	movs	r3, #1
 8005570:	464a      	mov	r2, r9
 8005572:	4639      	mov	r1, r7
 8005574:	4630      	mov	r0, r6
 8005576:	47c0      	blx	r8
 8005578:	3001      	adds	r0, #1
 800557a:	d08a      	beq.n	8005492 <_printf_i+0x13a>
 800557c:	3501      	adds	r5, #1
 800557e:	e7eb      	b.n	8005558 <_printf_i+0x200>
 8005580:	2b00      	cmp	r3, #0
 8005582:	d1a7      	bne.n	80054d4 <_printf_i+0x17c>
 8005584:	780b      	ldrb	r3, [r1, #0]
 8005586:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800558a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800558e:	e765      	b.n	800545c <_printf_i+0x104>
 8005590:	08005828 	.word	0x08005828
 8005594:	08005817 	.word	0x08005817

08005598 <_sbrk_r>:
 8005598:	b538      	push	{r3, r4, r5, lr}
 800559a:	4c06      	ldr	r4, [pc, #24]	; (80055b4 <_sbrk_r+0x1c>)
 800559c:	2300      	movs	r3, #0
 800559e:	4605      	mov	r5, r0
 80055a0:	4608      	mov	r0, r1
 80055a2:	6023      	str	r3, [r4, #0]
 80055a4:	f000 f86c 	bl	8005680 <_sbrk>
 80055a8:	1c43      	adds	r3, r0, #1
 80055aa:	d102      	bne.n	80055b2 <_sbrk_r+0x1a>
 80055ac:	6823      	ldr	r3, [r4, #0]
 80055ae:	b103      	cbz	r3, 80055b2 <_sbrk_r+0x1a>
 80055b0:	602b      	str	r3, [r5, #0]
 80055b2:	bd38      	pop	{r3, r4, r5, pc}
 80055b4:	20000460 	.word	0x20000460

080055b8 <__ascii_wctomb>:
 80055b8:	b149      	cbz	r1, 80055ce <__ascii_wctomb+0x16>
 80055ba:	2aff      	cmp	r2, #255	; 0xff
 80055bc:	bf85      	ittet	hi
 80055be:	238a      	movhi	r3, #138	; 0x8a
 80055c0:	6003      	strhi	r3, [r0, #0]
 80055c2:	700a      	strbls	r2, [r1, #0]
 80055c4:	f04f 30ff 	movhi.w	r0, #4294967295
 80055c8:	bf98      	it	ls
 80055ca:	2001      	movls	r0, #1
 80055cc:	4770      	bx	lr
 80055ce:	4608      	mov	r0, r1
 80055d0:	4770      	bx	lr

080055d2 <memcpy>:
 80055d2:	b510      	push	{r4, lr}
 80055d4:	1e43      	subs	r3, r0, #1
 80055d6:	440a      	add	r2, r1
 80055d8:	4291      	cmp	r1, r2
 80055da:	d100      	bne.n	80055de <memcpy+0xc>
 80055dc:	bd10      	pop	{r4, pc}
 80055de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055e6:	e7f7      	b.n	80055d8 <memcpy+0x6>

080055e8 <memmove>:
 80055e8:	4288      	cmp	r0, r1
 80055ea:	b510      	push	{r4, lr}
 80055ec:	eb01 0302 	add.w	r3, r1, r2
 80055f0:	d803      	bhi.n	80055fa <memmove+0x12>
 80055f2:	1e42      	subs	r2, r0, #1
 80055f4:	4299      	cmp	r1, r3
 80055f6:	d10c      	bne.n	8005612 <memmove+0x2a>
 80055f8:	bd10      	pop	{r4, pc}
 80055fa:	4298      	cmp	r0, r3
 80055fc:	d2f9      	bcs.n	80055f2 <memmove+0xa>
 80055fe:	1881      	adds	r1, r0, r2
 8005600:	1ad2      	subs	r2, r2, r3
 8005602:	42d3      	cmn	r3, r2
 8005604:	d100      	bne.n	8005608 <memmove+0x20>
 8005606:	bd10      	pop	{r4, pc}
 8005608:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800560c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005610:	e7f7      	b.n	8005602 <memmove+0x1a>
 8005612:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005616:	f802 4f01 	strb.w	r4, [r2, #1]!
 800561a:	e7eb      	b.n	80055f4 <memmove+0xc>

0800561c <__malloc_lock>:
 800561c:	4770      	bx	lr

0800561e <__malloc_unlock>:
 800561e:	4770      	bx	lr

08005620 <_realloc_r>:
 8005620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005622:	4607      	mov	r7, r0
 8005624:	4614      	mov	r4, r2
 8005626:	460e      	mov	r6, r1
 8005628:	b921      	cbnz	r1, 8005634 <_realloc_r+0x14>
 800562a:	4611      	mov	r1, r2
 800562c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005630:	f7ff bc6e 	b.w	8004f10 <_malloc_r>
 8005634:	b922      	cbnz	r2, 8005640 <_realloc_r+0x20>
 8005636:	f7ff fc1d 	bl	8004e74 <_free_r>
 800563a:	4625      	mov	r5, r4
 800563c:	4628      	mov	r0, r5
 800563e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005640:	f000 f814 	bl	800566c <_malloc_usable_size_r>
 8005644:	4284      	cmp	r4, r0
 8005646:	d90f      	bls.n	8005668 <_realloc_r+0x48>
 8005648:	4621      	mov	r1, r4
 800564a:	4638      	mov	r0, r7
 800564c:	f7ff fc60 	bl	8004f10 <_malloc_r>
 8005650:	4605      	mov	r5, r0
 8005652:	2800      	cmp	r0, #0
 8005654:	d0f2      	beq.n	800563c <_realloc_r+0x1c>
 8005656:	4631      	mov	r1, r6
 8005658:	4622      	mov	r2, r4
 800565a:	f7ff ffba 	bl	80055d2 <memcpy>
 800565e:	4631      	mov	r1, r6
 8005660:	4638      	mov	r0, r7
 8005662:	f7ff fc07 	bl	8004e74 <_free_r>
 8005666:	e7e9      	b.n	800563c <_realloc_r+0x1c>
 8005668:	4635      	mov	r5, r6
 800566a:	e7e7      	b.n	800563c <_realloc_r+0x1c>

0800566c <_malloc_usable_size_r>:
 800566c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8005670:	2800      	cmp	r0, #0
 8005672:	f1a0 0004 	sub.w	r0, r0, #4
 8005676:	bfbc      	itt	lt
 8005678:	580b      	ldrlt	r3, [r1, r0]
 800567a:	18c0      	addlt	r0, r0, r3
 800567c:	4770      	bx	lr
	...

08005680 <_sbrk>:
 8005680:	4b04      	ldr	r3, [pc, #16]	; (8005694 <_sbrk+0x14>)
 8005682:	6819      	ldr	r1, [r3, #0]
 8005684:	4602      	mov	r2, r0
 8005686:	b909      	cbnz	r1, 800568c <_sbrk+0xc>
 8005688:	4903      	ldr	r1, [pc, #12]	; (8005698 <_sbrk+0x18>)
 800568a:	6019      	str	r1, [r3, #0]
 800568c:	6818      	ldr	r0, [r3, #0]
 800568e:	4402      	add	r2, r0
 8005690:	601a      	str	r2, [r3, #0]
 8005692:	4770      	bx	lr
 8005694:	20000204 	.word	0x20000204
 8005698:	20000464 	.word	0x20000464

0800569c <_init>:
 800569c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800569e:	bf00      	nop
 80056a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056a2:	bc08      	pop	{r3}
 80056a4:	469e      	mov	lr, r3
 80056a6:	4770      	bx	lr

080056a8 <_fini>:
 80056a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056aa:	bf00      	nop
 80056ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056ae:	bc08      	pop	{r3}
 80056b0:	469e      	mov	lr, r3
 80056b2:	4770      	bx	lr
