`default_nettype none
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out,
    output out_n   ); 
    wire or1;
    wire or2;
    wire andg1;
    wire andg2;
    assign andg1 = (a &b);
    assign andg2 = (c&d);
    
    assign out = (andg1 || andg2);
    assign out_n = ~(andg1 || andg2);

endmodule
