0.4
2016.2
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/ALUController.sv,1519977649,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/Controller.sv,1521707840,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/Datapath.sv,1521878294,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/ForwardingUnit.sv,1521838537,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/HazardDetectUnit.sv,1521840973,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/IDEXEReg.sv,1521875176,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/IFReg.sv,1521008531,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/MemReg.sv,1521709248,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/RISC_V.sv,1521705272,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/RegFile.sv,1521850973,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/WBregFile.sv,1521711961,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/adder.sv,1519977649,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/alu.sv,1519977649,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/datamemory.sv,1519977649,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/flopr.sv,1521873615,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/imm_Gen.sv,1519977649,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/instructionmemory.sv,1521711943,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/mux2.sv,1519977649,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/mux3t1.sv,1521267645,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/design/project_1/project_1.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
F:/UCI/2018Winter/CSE132L/Project/pipeline processor/verif/tb_top.sv,1521873548,verilog,,,,,,,,,,,
