
Slot-Machine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009084  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  08009214  08009214  0000a214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009358  08009358  0000b06c  2**0
                  CONTENTS
  4 .ARM          00000008  08009358  08009358  0000a358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009360  08009360  0000b06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009360  08009360  0000a360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009364  08009364  0000a364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08009368  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b06c  2**0
                  CONTENTS
 10 .bss          00004f9c  2000006c  2000006c  0000b06c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005008  20005008  0000b06c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b06c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bae5  00000000  00000000  0000b09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000443a  00000000  00000000  00026b81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001858  00000000  00000000  0002afc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012ac  00000000  00000000  0002c818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00005e90  00000000  00000000  0002dac4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cb25  00000000  00000000  00033954  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6db0  00000000  00000000  00050479  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00127229  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007024  00000000  00000000  0012726c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  0012e290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080091fc 	.word	0x080091fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	080091fc 	.word	0x080091fc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000566:	f000 ff35 	bl	80013d4 <HAL_Init>

  /* USER CODE BEGIN Init */
  srand((unsigned int) xTaskGetTickCount());
 800056a:	f006 f9d7 	bl	800691c <xTaskGetTickCount>
 800056e:	4603      	mov	r3, r0
 8000570:	4618      	mov	r0, r3
 8000572:	f007 fedf 	bl	8008334 <srand>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000576:	f000 f857 	bl	8000628 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057a:	f000 f953 	bl	8000824 <MX_GPIO_Init>
  MX_I2C1_Init();
 800057e:	f000 f8bd 	bl	80006fc <MX_I2C1_Init>
  MX_I2S3_Init();
 8000582:	f000 f8e9 	bl	8000758 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000586:	f000 f917 	bl	80007b8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800058a:	f005 f835 	bl	80055f8 <osKernelInitialize>
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */

  xEventQueue = xQueueCreate(10, sizeof(SystemEvent_t));
 800058e:	2200      	movs	r2, #0
 8000590:	2108      	movs	r1, #8
 8000592:	200a      	movs	r0, #10
 8000594:	f005 fa83 	bl	8005a9e <xQueueGenericCreate>
 8000598:	4603      	mov	r3, r0
 800059a:	4a1b      	ldr	r2, [pc, #108]	@ (8000608 <main+0xa8>)
 800059c:	6013      	str	r3, [r2, #0]
  xAnimationQueue = xQueueCreate(5, sizeof(Animation_t));
 800059e:	2200      	movs	r2, #0
 80005a0:	2108      	movs	r1, #8
 80005a2:	2005      	movs	r0, #5
 80005a4:	f005 fa7b 	bl	8005a9e <xQueueGenericCreate>
 80005a8:	4603      	mov	r3, r0
 80005aa:	4a18      	ldr	r2, [pc, #96]	@ (800060c <main+0xac>)
 80005ac:	6013      	str	r3, [r2, #0]
  if(xEventQueue == NULL || xAnimationQueue == NULL) {
 80005ae:	4b16      	ldr	r3, [pc, #88]	@ (8000608 <main+0xa8>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d003      	beq.n	80005be <main+0x5e>
 80005b6:	4b15      	ldr	r3, [pc, #84]	@ (800060c <main+0xac>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d101      	bne.n	80005c2 <main+0x62>
	  Error_Handler();
 80005be:	f000 fc79 	bl	8000eb4 <Error_Handler>
  /* creation of defaultTask */
//  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  xTaskCreate(AnimateTask, "Animator", configMINIMAL_STACK_SIZE, 128, tskIDLE_PRIORITY +1, NULL);
 80005c2:	2300      	movs	r3, #0
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2301      	movs	r3, #1
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	2380      	movs	r3, #128	@ 0x80
 80005cc:	2280      	movs	r2, #128	@ 0x80
 80005ce:	4910      	ldr	r1, [pc, #64]	@ (8000610 <main+0xb0>)
 80005d0:	4810      	ldr	r0, [pc, #64]	@ (8000614 <main+0xb4>)
 80005d2:	f005 ff13 	bl	80063fc <xTaskCreate>
  xTaskCreate(PollButtonTask, "PollButton", configMINIMAL_STACK_SIZE, 128, tskIDLE_PRIORITY +1, NULL);
 80005d6:	2300      	movs	r3, #0
 80005d8:	9301      	str	r3, [sp, #4]
 80005da:	2301      	movs	r3, #1
 80005dc:	9300      	str	r3, [sp, #0]
 80005de:	2380      	movs	r3, #128	@ 0x80
 80005e0:	2280      	movs	r2, #128	@ 0x80
 80005e2:	490d      	ldr	r1, [pc, #52]	@ (8000618 <main+0xb8>)
 80005e4:	480d      	ldr	r0, [pc, #52]	@ (800061c <main+0xbc>)
 80005e6:	f005 ff09 	bl	80063fc <xTaskCreate>
  xTaskCreate(StateMachineTask, "HandleStateLogic", configMINIMAL_STACK_SIZE, 128, tskIDLE_PRIORITY +2, NULL);
 80005ea:	2300      	movs	r3, #0
 80005ec:	9301      	str	r3, [sp, #4]
 80005ee:	2302      	movs	r3, #2
 80005f0:	9300      	str	r3, [sp, #0]
 80005f2:	2380      	movs	r3, #128	@ 0x80
 80005f4:	2280      	movs	r2, #128	@ 0x80
 80005f6:	490a      	ldr	r1, [pc, #40]	@ (8000620 <main+0xc0>)
 80005f8:	480a      	ldr	r0, [pc, #40]	@ (8000624 <main+0xc4>)
 80005fa:	f005 feff 	bl	80063fc <xTaskCreate>
  vTaskStartScheduler();
 80005fe:	f006 f879 	bl	80066f4 <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000602:	bf00      	nop
 8000604:	e7fd      	b.n	8000602 <main+0xa2>
 8000606:	bf00      	nop
 8000608:	2000017c 	.word	0x2000017c
 800060c:	20000180 	.word	0x20000180
 8000610:	08009214 	.word	0x08009214
 8000614:	08000c59 	.word	0x08000c59
 8000618:	08009220 	.word	0x08009220
 800061c:	08000ca9 	.word	0x08000ca9
 8000620:	0800922c 	.word	0x0800922c
 8000624:	08000dc9 	.word	0x08000dc9

08000628 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	b094      	sub	sp, #80	@ 0x50
 800062c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062e:	f107 0320 	add.w	r3, r7, #32
 8000632:	2230      	movs	r2, #48	@ 0x30
 8000634:	2100      	movs	r1, #0
 8000636:	4618      	mov	r0, r3
 8000638:	f007 ffed 	bl	8008616 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800063c:	f107 030c 	add.w	r3, r7, #12
 8000640:	2200      	movs	r2, #0
 8000642:	601a      	str	r2, [r3, #0]
 8000644:	605a      	str	r2, [r3, #4]
 8000646:	609a      	str	r2, [r3, #8]
 8000648:	60da      	str	r2, [r3, #12]
 800064a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800064c:	2300      	movs	r3, #0
 800064e:	60bb      	str	r3, [r7, #8]
 8000650:	4b28      	ldr	r3, [pc, #160]	@ (80006f4 <SystemClock_Config+0xcc>)
 8000652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000654:	4a27      	ldr	r2, [pc, #156]	@ (80006f4 <SystemClock_Config+0xcc>)
 8000656:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800065a:	6413      	str	r3, [r2, #64]	@ 0x40
 800065c:	4b25      	ldr	r3, [pc, #148]	@ (80006f4 <SystemClock_Config+0xcc>)
 800065e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000660:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000664:	60bb      	str	r3, [r7, #8]
 8000666:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000668:	2300      	movs	r3, #0
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	4b22      	ldr	r3, [pc, #136]	@ (80006f8 <SystemClock_Config+0xd0>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	4a21      	ldr	r2, [pc, #132]	@ (80006f8 <SystemClock_Config+0xd0>)
 8000672:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000676:	6013      	str	r3, [r2, #0]
 8000678:	4b1f      	ldr	r3, [pc, #124]	@ (80006f8 <SystemClock_Config+0xd0>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000680:	607b      	str	r3, [r7, #4]
 8000682:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000684:	2301      	movs	r3, #1
 8000686:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000688:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800068c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800068e:	2302      	movs	r3, #2
 8000690:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000692:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000696:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000698:	2308      	movs	r3, #8
 800069a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800069c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006a0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006a2:	2302      	movs	r3, #2
 80006a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006a6:	2307      	movs	r3, #7
 80006a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006aa:	f107 0320 	add.w	r3, r7, #32
 80006ae:	4618      	mov	r0, r3
 80006b0:	f003 fd5a 	bl	8004168 <HAL_RCC_OscConfig>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006ba:	f000 fbfb 	bl	8000eb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006be:	230f      	movs	r3, #15
 80006c0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c2:	2302      	movs	r3, #2
 80006c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c6:	2300      	movs	r3, #0
 80006c8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006ca:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006ce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006d4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006d6:	f107 030c 	add.w	r3, r7, #12
 80006da:	2105      	movs	r1, #5
 80006dc:	4618      	mov	r0, r3
 80006de:	f003 ffbb 	bl	8004658 <HAL_RCC_ClockConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80006e8:	f000 fbe4 	bl	8000eb4 <Error_Handler>
  }
}
 80006ec:	bf00      	nop
 80006ee:	3750      	adds	r7, #80	@ 0x50
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	40023800 	.word	0x40023800
 80006f8:	40007000 	.word	0x40007000

080006fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000700:	4b12      	ldr	r3, [pc, #72]	@ (800074c <MX_I2C1_Init+0x50>)
 8000702:	4a13      	ldr	r2, [pc, #76]	@ (8000750 <MX_I2C1_Init+0x54>)
 8000704:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000706:	4b11      	ldr	r3, [pc, #68]	@ (800074c <MX_I2C1_Init+0x50>)
 8000708:	4a12      	ldr	r2, [pc, #72]	@ (8000754 <MX_I2C1_Init+0x58>)
 800070a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800070c:	4b0f      	ldr	r3, [pc, #60]	@ (800074c <MX_I2C1_Init+0x50>)
 800070e:	2200      	movs	r2, #0
 8000710:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000712:	4b0e      	ldr	r3, [pc, #56]	@ (800074c <MX_I2C1_Init+0x50>)
 8000714:	2200      	movs	r2, #0
 8000716:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000718:	4b0c      	ldr	r3, [pc, #48]	@ (800074c <MX_I2C1_Init+0x50>)
 800071a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800071e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000720:	4b0a      	ldr	r3, [pc, #40]	@ (800074c <MX_I2C1_Init+0x50>)
 8000722:	2200      	movs	r2, #0
 8000724:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000726:	4b09      	ldr	r3, [pc, #36]	@ (800074c <MX_I2C1_Init+0x50>)
 8000728:	2200      	movs	r2, #0
 800072a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800072c:	4b07      	ldr	r3, [pc, #28]	@ (800074c <MX_I2C1_Init+0x50>)
 800072e:	2200      	movs	r2, #0
 8000730:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000732:	4b06      	ldr	r3, [pc, #24]	@ (800074c <MX_I2C1_Init+0x50>)
 8000734:	2200      	movs	r2, #0
 8000736:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000738:	4804      	ldr	r0, [pc, #16]	@ (800074c <MX_I2C1_Init+0x50>)
 800073a:	f002 ff31 	bl	80035a0 <HAL_I2C_Init>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000744:	f000 fbb6 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000748:	bf00      	nop
 800074a:	bd80      	pop	{r7, pc}
 800074c:	20000088 	.word	0x20000088
 8000750:	40005400 	.word	0x40005400
 8000754:	000186a0 	.word	0x000186a0

08000758 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800075c:	4b13      	ldr	r3, [pc, #76]	@ (80007ac <MX_I2S3_Init+0x54>)
 800075e:	4a14      	ldr	r2, [pc, #80]	@ (80007b0 <MX_I2S3_Init+0x58>)
 8000760:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000762:	4b12      	ldr	r3, [pc, #72]	@ (80007ac <MX_I2S3_Init+0x54>)
 8000764:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000768:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800076a:	4b10      	ldr	r3, [pc, #64]	@ (80007ac <MX_I2S3_Init+0x54>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000770:	4b0e      	ldr	r3, [pc, #56]	@ (80007ac <MX_I2S3_Init+0x54>)
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000776:	4b0d      	ldr	r3, [pc, #52]	@ (80007ac <MX_I2S3_Init+0x54>)
 8000778:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800077c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800077e:	4b0b      	ldr	r3, [pc, #44]	@ (80007ac <MX_I2S3_Init+0x54>)
 8000780:	4a0c      	ldr	r2, [pc, #48]	@ (80007b4 <MX_I2S3_Init+0x5c>)
 8000782:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000784:	4b09      	ldr	r3, [pc, #36]	@ (80007ac <MX_I2S3_Init+0x54>)
 8000786:	2200      	movs	r2, #0
 8000788:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800078a:	4b08      	ldr	r3, [pc, #32]	@ (80007ac <MX_I2S3_Init+0x54>)
 800078c:	2200      	movs	r2, #0
 800078e:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000790:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <MX_I2S3_Init+0x54>)
 8000792:	2200      	movs	r2, #0
 8000794:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000796:	4805      	ldr	r0, [pc, #20]	@ (80007ac <MX_I2S3_Init+0x54>)
 8000798:	f003 f846 	bl	8003828 <HAL_I2S_Init>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80007a2:	f000 fb87 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80007a6:	bf00      	nop
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	200000dc 	.word	0x200000dc
 80007b0:	40003c00 	.word	0x40003c00
 80007b4:	00017700 	.word	0x00017700

080007b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007bc:	4b17      	ldr	r3, [pc, #92]	@ (800081c <MX_SPI1_Init+0x64>)
 80007be:	4a18      	ldr	r2, [pc, #96]	@ (8000820 <MX_SPI1_Init+0x68>)
 80007c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007c2:	4b16      	ldr	r3, [pc, #88]	@ (800081c <MX_SPI1_Init+0x64>)
 80007c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80007c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007ca:	4b14      	ldr	r3, [pc, #80]	@ (800081c <MX_SPI1_Init+0x64>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007d0:	4b12      	ldr	r3, [pc, #72]	@ (800081c <MX_SPI1_Init+0x64>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007d6:	4b11      	ldr	r3, [pc, #68]	@ (800081c <MX_SPI1_Init+0x64>)
 80007d8:	2200      	movs	r2, #0
 80007da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007dc:	4b0f      	ldr	r3, [pc, #60]	@ (800081c <MX_SPI1_Init+0x64>)
 80007de:	2200      	movs	r2, #0
 80007e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007e2:	4b0e      	ldr	r3, [pc, #56]	@ (800081c <MX_SPI1_Init+0x64>)
 80007e4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007ea:	4b0c      	ldr	r3, [pc, #48]	@ (800081c <MX_SPI1_Init+0x64>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007f0:	4b0a      	ldr	r3, [pc, #40]	@ (800081c <MX_SPI1_Init+0x64>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007f6:	4b09      	ldr	r3, [pc, #36]	@ (800081c <MX_SPI1_Init+0x64>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007fc:	4b07      	ldr	r3, [pc, #28]	@ (800081c <MX_SPI1_Init+0x64>)
 80007fe:	2200      	movs	r2, #0
 8000800:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000802:	4b06      	ldr	r3, [pc, #24]	@ (800081c <MX_SPI1_Init+0x64>)
 8000804:	220a      	movs	r2, #10
 8000806:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000808:	4804      	ldr	r0, [pc, #16]	@ (800081c <MX_SPI1_Init+0x64>)
 800080a:	f004 fa73 	bl	8004cf4 <HAL_SPI_Init>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000814:	f000 fb4e 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000818:	bf00      	nop
 800081a:	bd80      	pop	{r7, pc}
 800081c:	20000124 	.word	0x20000124
 8000820:	40013000 	.word	0x40013000

08000824 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b08c      	sub	sp, #48	@ 0x30
 8000828:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082a:	f107 031c 	add.w	r3, r7, #28
 800082e:	2200      	movs	r2, #0
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	605a      	str	r2, [r3, #4]
 8000834:	609a      	str	r2, [r3, #8]
 8000836:	60da      	str	r2, [r3, #12]
 8000838:	611a      	str	r2, [r3, #16]
//    GPIO_InitStruct.Pull = GPIO_NOPULL;
//    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	61bb      	str	r3, [r7, #24]
 800083e:	4b71      	ldr	r3, [pc, #452]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	4a70      	ldr	r2, [pc, #448]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 8000844:	f043 0310 	orr.w	r3, r3, #16
 8000848:	6313      	str	r3, [r2, #48]	@ 0x30
 800084a:	4b6e      	ldr	r3, [pc, #440]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	f003 0310 	and.w	r3, r3, #16
 8000852:	61bb      	str	r3, [r7, #24]
 8000854:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	617b      	str	r3, [r7, #20]
 800085a:	4b6a      	ldr	r3, [pc, #424]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	4a69      	ldr	r2, [pc, #420]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 8000860:	f043 0304 	orr.w	r3, r3, #4
 8000864:	6313      	str	r3, [r2, #48]	@ 0x30
 8000866:	4b67      	ldr	r3, [pc, #412]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	f003 0304 	and.w	r3, r3, #4
 800086e:	617b      	str	r3, [r7, #20]
 8000870:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	613b      	str	r3, [r7, #16]
 8000876:	4b63      	ldr	r3, [pc, #396]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	4a62      	ldr	r2, [pc, #392]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 800087c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000880:	6313      	str	r3, [r2, #48]	@ 0x30
 8000882:	4b60      	ldr	r3, [pc, #384]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800088a:	613b      	str	r3, [r7, #16]
 800088c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	60fb      	str	r3, [r7, #12]
 8000892:	4b5c      	ldr	r3, [pc, #368]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	4a5b      	ldr	r2, [pc, #364]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 8000898:	f043 0301 	orr.w	r3, r3, #1
 800089c:	6313      	str	r3, [r2, #48]	@ 0x30
 800089e:	4b59      	ldr	r3, [pc, #356]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	60bb      	str	r3, [r7, #8]
 80008ae:	4b55      	ldr	r3, [pc, #340]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	4a54      	ldr	r2, [pc, #336]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 80008b4:	f043 0302 	orr.w	r3, r3, #2
 80008b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ba:	4b52      	ldr	r3, [pc, #328]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008be:	f003 0302 	and.w	r3, r3, #2
 80008c2:	60bb      	str	r3, [r7, #8]
 80008c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008c6:	2300      	movs	r3, #0
 80008c8:	607b      	str	r3, [r7, #4]
 80008ca:	4b4e      	ldr	r3, [pc, #312]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	4a4d      	ldr	r2, [pc, #308]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 80008d0:	f043 0308 	orr.w	r3, r3, #8
 80008d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008d6:	4b4b      	ldr	r3, [pc, #300]	@ (8000a04 <MX_GPIO_Init+0x1e0>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	f003 0308 	and.w	r3, r3, #8
 80008de:	607b      	str	r3, [r7, #4]
 80008e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80008e2:	2200      	movs	r2, #0
 80008e4:	2108      	movs	r1, #8
 80008e6:	4848      	ldr	r0, [pc, #288]	@ (8000a08 <MX_GPIO_Init+0x1e4>)
 80008e8:	f001 f880 	bl	80019ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008ec:	2201      	movs	r2, #1
 80008ee:	2101      	movs	r1, #1
 80008f0:	4846      	ldr	r0, [pc, #280]	@ (8000a0c <MX_GPIO_Init+0x1e8>)
 80008f2:	f001 f87b 	bl	80019ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008f6:	2200      	movs	r2, #0
 80008f8:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80008fc:	4844      	ldr	r0, [pc, #272]	@ (8000a10 <MX_GPIO_Init+0x1ec>)
 80008fe:	f001 f875 	bl	80019ec <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000902:	2308      	movs	r3, #8
 8000904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000906:	2301      	movs	r3, #1
 8000908:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090a:	2300      	movs	r3, #0
 800090c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090e:	2300      	movs	r3, #0
 8000910:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	4619      	mov	r1, r3
 8000918:	483b      	ldr	r0, [pc, #236]	@ (8000a08 <MX_GPIO_Init+0x1e4>)
 800091a:	f000 feb3 	bl	8001684 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800091e:	2301      	movs	r3, #1
 8000920:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000922:	2301      	movs	r3, #1
 8000924:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000926:	2300      	movs	r3, #0
 8000928:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092a:	2300      	movs	r3, #0
 800092c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800092e:	f107 031c 	add.w	r3, r7, #28
 8000932:	4619      	mov	r1, r3
 8000934:	4835      	ldr	r0, [pc, #212]	@ (8000a0c <MX_GPIO_Init+0x1e8>)
 8000936:	f000 fea5 	bl	8001684 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800093a:	2308      	movs	r3, #8
 800093c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093e:	2302      	movs	r3, #2
 8000940:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000946:	2300      	movs	r3, #0
 8000948:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800094a:	2305      	movs	r3, #5
 800094c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800094e:	f107 031c 	add.w	r3, r7, #28
 8000952:	4619      	mov	r1, r3
 8000954:	482d      	ldr	r0, [pc, #180]	@ (8000a0c <MX_GPIO_Init+0x1e8>)
 8000956:	f000 fe95 	bl	8001684 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800095a:	2301      	movs	r3, #1
 800095c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800095e:	2300      	movs	r3, #0
 8000960:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000966:	f107 031c 	add.w	r3, r7, #28
 800096a:	4619      	mov	r1, r3
 800096c:	4829      	ldr	r0, [pc, #164]	@ (8000a14 <MX_GPIO_Init+0x1f0>)
 800096e:	f000 fe89 	bl	8001684 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000972:	2304      	movs	r3, #4
 8000974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000976:	2300      	movs	r3, #0
 8000978:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800097e:	f107 031c 	add.w	r3, r7, #28
 8000982:	4619      	mov	r1, r3
 8000984:	4824      	ldr	r0, [pc, #144]	@ (8000a18 <MX_GPIO_Init+0x1f4>)
 8000986:	f000 fe7d 	bl	8001684 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800098a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800098e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000990:	2302      	movs	r3, #2
 8000992:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	2300      	movs	r3, #0
 8000996:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000998:	2300      	movs	r3, #0
 800099a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800099c:	2305      	movs	r3, #5
 800099e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80009a0:	f107 031c 	add.w	r3, r7, #28
 80009a4:	4619      	mov	r1, r3
 80009a6:	481c      	ldr	r0, [pc, #112]	@ (8000a18 <MX_GPIO_Init+0x1f4>)
 80009a8:	f000 fe6c 	bl	8001684 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80009ac:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80009b0:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b2:	2301      	movs	r3, #1
 80009b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ba:	2300      	movs	r3, #0
 80009bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009be:	f107 031c 	add.w	r3, r7, #28
 80009c2:	4619      	mov	r1, r3
 80009c4:	4812      	ldr	r0, [pc, #72]	@ (8000a10 <MX_GPIO_Init+0x1ec>)
 80009c6:	f000 fe5d 	bl	8001684 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009ca:	2320      	movs	r3, #32
 80009cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ce:	2300      	movs	r3, #0
 80009d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d2:	2300      	movs	r3, #0
 80009d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009d6:	f107 031c 	add.w	r3, r7, #28
 80009da:	4619      	mov	r1, r3
 80009dc:	480c      	ldr	r0, [pc, #48]	@ (8000a10 <MX_GPIO_Init+0x1ec>)
 80009de:	f000 fe51 	bl	8001684 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80009e2:	2302      	movs	r3, #2
 80009e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80009e6:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ec:	2300      	movs	r3, #0
 80009ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009f0:	f107 031c 	add.w	r3, r7, #28
 80009f4:	4619      	mov	r1, r3
 80009f6:	4804      	ldr	r0, [pc, #16]	@ (8000a08 <MX_GPIO_Init+0x1e4>)
 80009f8:	f000 fe44 	bl	8001684 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009fc:	bf00      	nop
 80009fe:	3730      	adds	r7, #48	@ 0x30
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	40023800 	.word	0x40023800
 8000a08:	40021000 	.word	0x40021000
 8000a0c:	40020800 	.word	0x40020800
 8000a10:	40020c00 	.word	0x40020c00
 8000a14:	40020000 	.word	0x40020000
 8000a18:	40020400 	.word	0x40020400

08000a1c <writeAllLeds>:

/* USER CODE BEGIN 4 */

// green, orange, red, blue

static void writeAllLeds(GPIO_PinState state) {
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b084      	sub	sp, #16
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	4603      	mov	r3, r0
 8000a24:	71fb      	strb	r3, [r7, #7]
	for(int i = 0; i < 4; ++i) {
 8000a26:	2300      	movs	r3, #0
 8000a28:	60fb      	str	r3, [r7, #12]
 8000a2a:	e00b      	b.n	8000a44 <writeAllLeds+0x28>
		HAL_GPIO_WritePin(LED_PORT, LEDS[i], state);
 8000a2c:	4a09      	ldr	r2, [pc, #36]	@ (8000a54 <writeAllLeds+0x38>)
 8000a2e:	68fb      	ldr	r3, [r7, #12]
 8000a30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a34:	79fa      	ldrb	r2, [r7, #7]
 8000a36:	4619      	mov	r1, r3
 8000a38:	4807      	ldr	r0, [pc, #28]	@ (8000a58 <writeAllLeds+0x3c>)
 8000a3a:	f000 ffd7 	bl	80019ec <HAL_GPIO_WritePin>
	for(int i = 0; i < 4; ++i) {
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	3301      	adds	r3, #1
 8000a42:	60fb      	str	r3, [r7, #12]
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	2b03      	cmp	r3, #3
 8000a48:	ddf0      	ble.n	8000a2c <writeAllLeds+0x10>
	}
}
 8000a4a:	bf00      	nop
 8000a4c:	bf00      	nop
 8000a4e:	3710      	adds	r7, #16
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	08009258 	.word	0x08009258
 8000a58:	40020c00 	.word	0x40020c00

08000a5c <wheelAnimation>:
	static int toggle = 0;
	writeAllLeds(toggle ? GPIO_PIN_SET : GPIO_PIN_RESET);
	toggle = !toggle;
}

static void wheelAnimation(void* arg) {
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b08a      	sub	sp, #40	@ 0x28
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
	int* finalIndex = (int*)arg;
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	61bb      	str	r3, [r7, #24]
	const int spins = 5;
 8000a68:	2305      	movs	r3, #5
 8000a6a:	617b      	str	r3, [r7, #20]
	const int totalSpins = (spins*4) + *finalIndex + 1;
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	009a      	lsls	r2, r3, #2
 8000a70:	69bb      	ldr	r3, [r7, #24]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4413      	add	r3, r2
 8000a76:	3301      	adds	r3, #1
 8000a78:	613b      	str	r3, [r7, #16]

	const TickType_t delayMs_inc = 20;
 8000a7a:	2314      	movs	r3, #20
 8000a7c:	60fb      	str	r3, [r7, #12]
	TickType_t delayMs = 50;
 8000a7e:	2332      	movs	r3, #50	@ 0x32
 8000a80:	627b      	str	r3, [r7, #36]	@ 0x24
	int current_i = 0;
 8000a82:	2300      	movs	r3, #0
 8000a84:	623b      	str	r3, [r7, #32]
	for(int i = 0; i < totalSpins; ++i) {
 8000a86:	2300      	movs	r3, #0
 8000a88:	61fb      	str	r3, [r7, #28]
 8000a8a:	e028      	b.n	8000ade <wheelAnimation+0x82>
		writeAllLeds(GPIO_PIN_RESET);
 8000a8c:	2000      	movs	r0, #0
 8000a8e:	f7ff ffc5 	bl	8000a1c <writeAllLeds>

		HAL_GPIO_WritePin(LED_PORT, LEDS[current_i], GPIO_PIN_SET);
 8000a92:	4a1d      	ldr	r2, [pc, #116]	@ (8000b08 <wheelAnimation+0xac>)
 8000a94:	6a3b      	ldr	r3, [r7, #32]
 8000a96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a9a:	2201      	movs	r2, #1
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	481b      	ldr	r0, [pc, #108]	@ (8000b0c <wheelAnimation+0xb0>)
 8000aa0:	f000 ffa4 	bl	80019ec <HAL_GPIO_WritePin>
		vTaskDelay(pdMS_TO_TICKS(delayMs));
 8000aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000aa6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000aaa:	fb02 f303 	mul.w	r3, r2, r3
 8000aae:	4a18      	ldr	r2, [pc, #96]	@ (8000b10 <wheelAnimation+0xb4>)
 8000ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ab4:	099b      	lsrs	r3, r3, #6
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f005 fde6 	bl	8006688 <vTaskDelay>
		delayMs += delayMs_inc;
 8000abc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	627b      	str	r3, [r7, #36]	@ 0x24
		current_i = (current_i + 1) % 4;
 8000ac4:	6a3b      	ldr	r3, [r7, #32]
 8000ac6:	3301      	adds	r3, #1
 8000ac8:	425a      	negs	r2, r3
 8000aca:	f003 0303 	and.w	r3, r3, #3
 8000ace:	f002 0203 	and.w	r2, r2, #3
 8000ad2:	bf58      	it	pl
 8000ad4:	4253      	negpl	r3, r2
 8000ad6:	623b      	str	r3, [r7, #32]
	for(int i = 0; i < totalSpins; ++i) {
 8000ad8:	69fb      	ldr	r3, [r7, #28]
 8000ada:	3301      	adds	r3, #1
 8000adc:	61fb      	str	r3, [r7, #28]
 8000ade:	69fa      	ldr	r2, [r7, #28]
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	dbd2      	blt.n	8000a8c <wheelAnimation+0x30>
	}
	writeAllLeds(GPIO_PIN_RESET);
 8000ae6:	2000      	movs	r0, #0
 8000ae8:	f7ff ff98 	bl	8000a1c <writeAllLeds>
	HAL_GPIO_WritePin(LED_PORT, LEDS[*finalIndex], GPIO_PIN_SET);
 8000aec:	69bb      	ldr	r3, [r7, #24]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a05      	ldr	r2, [pc, #20]	@ (8000b08 <wheelAnimation+0xac>)
 8000af2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000af6:	2201      	movs	r2, #1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4804      	ldr	r0, [pc, #16]	@ (8000b0c <wheelAnimation+0xb0>)
 8000afc:	f000 ff76 	bl	80019ec <HAL_GPIO_WritePin>
}
 8000b00:	bf00      	nop
 8000b02:	3728      	adds	r7, #40	@ 0x28
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	08009258 	.word	0x08009258
 8000b0c:	40020c00 	.word	0x40020c00
 8000b10:	10624dd3 	.word	0x10624dd3

08000b14 <collectedAnimation>:


static void collectedAnimation(void* args) {
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b086      	sub	sp, #24
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
	int* collectedMask = (int*)args;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	60fb      	str	r3, [r7, #12]
	for(int j = 0; j < 4; ++j) {
 8000b20:	2300      	movs	r3, #0
 8000b22:	617b      	str	r3, [r7, #20]
 8000b24:	e026      	b.n	8000b74 <collectedAnimation+0x60>
		for(int i = 0; i < 4; ++i) {
 8000b26:	2300      	movs	r3, #0
 8000b28:	613b      	str	r3, [r7, #16]
 8000b2a:	e014      	b.n	8000b56 <collectedAnimation+0x42>
			if(*collectedMask & (1 << i)) {
 8000b2c:	68fb      	ldr	r3, [r7, #12]
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	fa42 f303 	asr.w	r3, r2, r3
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d008      	beq.n	8000b50 <collectedAnimation+0x3c>
				HAL_GPIO_WritePin(LED_PORT, LEDS[i], GPIO_PIN_SET);
 8000b3e:	4a11      	ldr	r2, [pc, #68]	@ (8000b84 <collectedAnimation+0x70>)
 8000b40:	693b      	ldr	r3, [r7, #16]
 8000b42:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b46:	2201      	movs	r2, #1
 8000b48:	4619      	mov	r1, r3
 8000b4a:	480f      	ldr	r0, [pc, #60]	@ (8000b88 <collectedAnimation+0x74>)
 8000b4c:	f000 ff4e 	bl	80019ec <HAL_GPIO_WritePin>
		for(int i = 0; i < 4; ++i) {
 8000b50:	693b      	ldr	r3, [r7, #16]
 8000b52:	3301      	adds	r3, #1
 8000b54:	613b      	str	r3, [r7, #16]
 8000b56:	693b      	ldr	r3, [r7, #16]
 8000b58:	2b03      	cmp	r3, #3
 8000b5a:	dde7      	ble.n	8000b2c <collectedAnimation+0x18>
			}
		}
		vTaskDelay(pdMS_TO_TICKS(200));
 8000b5c:	20c8      	movs	r0, #200	@ 0xc8
 8000b5e:	f005 fd93 	bl	8006688 <vTaskDelay>
		writeAllLeds(GPIO_PIN_RESET);
 8000b62:	2000      	movs	r0, #0
 8000b64:	f7ff ff5a 	bl	8000a1c <writeAllLeds>
		vTaskDelay(pdMS_TO_TICKS(200));
 8000b68:	20c8      	movs	r0, #200	@ 0xc8
 8000b6a:	f005 fd8d 	bl	8006688 <vTaskDelay>
	for(int j = 0; j < 4; ++j) {
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	3301      	adds	r3, #1
 8000b72:	617b      	str	r3, [r7, #20]
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	2b03      	cmp	r3, #3
 8000b78:	ddd5      	ble.n	8000b26 <collectedAnimation+0x12>
	}
}
 8000b7a:	bf00      	nop
 8000b7c:	bf00      	nop
 8000b7e:	3718      	adds	r7, #24
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	08009258 	.word	0x08009258
 8000b88:	40020c00 	.word	0x40020c00

08000b8c <loseAnimation>:

static void loseAnimation(void* args) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b084      	sub	sp, #16
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 3; i++) {
 8000b94:	2300      	movs	r3, #0
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	e014      	b.n	8000bc4 <loseAnimation+0x38>
		HAL_GPIO_WritePin(LED_PORT, RED_LED_PIN, GPIO_PIN_SET);
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ba0:	4810      	ldr	r0, [pc, #64]	@ (8000be4 <loseAnimation+0x58>)
 8000ba2:	f000 ff23 	bl	80019ec <HAL_GPIO_WritePin>
		vTaskDelay(pdMS_TO_TICKS(250));
 8000ba6:	20fa      	movs	r0, #250	@ 0xfa
 8000ba8:	f005 fd6e 	bl	8006688 <vTaskDelay>
		HAL_GPIO_WritePin(LED_PORT, RED_LED_PIN, GPIO_PIN_RESET);
 8000bac:	2200      	movs	r2, #0
 8000bae:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bb2:	480c      	ldr	r0, [pc, #48]	@ (8000be4 <loseAnimation+0x58>)
 8000bb4:	f000 ff1a 	bl	80019ec <HAL_GPIO_WritePin>
		vTaskDelay(pdMS_TO_TICKS(250));
 8000bb8:	20fa      	movs	r0, #250	@ 0xfa
 8000bba:	f005 fd65 	bl	8006688 <vTaskDelay>
	for (int i = 0; i < 3; i++) {
 8000bbe:	68fb      	ldr	r3, [r7, #12]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	2b02      	cmp	r3, #2
 8000bc8:	dde7      	ble.n	8000b9a <loseAnimation+0xe>
	}

	writeAllLeds(GPIO_PIN_SET);
 8000bca:	2001      	movs	r0, #1
 8000bcc:	f7ff ff26 	bl	8000a1c <writeAllLeds>
	vTaskDelay(pdMS_TO_TICKS(200));
 8000bd0:	20c8      	movs	r0, #200	@ 0xc8
 8000bd2:	f005 fd59 	bl	8006688 <vTaskDelay>
	writeAllLeds(GPIO_PIN_RESET);
 8000bd6:	2000      	movs	r0, #0
 8000bd8:	f7ff ff20 	bl	8000a1c <writeAllLeds>
}
 8000bdc:	bf00      	nop
 8000bde:	3710      	adds	r7, #16
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40020c00 	.word	0x40020c00

08000be8 <winningAnimation>:

static void winningAnimation(void* args) {
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
    for (int cycle = 0; cycle < 3; cycle++) {
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	60fb      	str	r3, [r7, #12]
 8000bf4:	e01a      	b.n	8000c2c <winningAnimation+0x44>
        for (int i = 0; i < 4; i++) {
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60bb      	str	r3, [r7, #8]
 8000bfa:	e011      	b.n	8000c20 <winningAnimation+0x38>
            writeAllLeds(GPIO_PIN_RESET);
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	f7ff ff0d 	bl	8000a1c <writeAllLeds>
            HAL_GPIO_WritePin(LED_PORT, LEDS[i], GPIO_PIN_SET);
 8000c02:	4a13      	ldr	r2, [pc, #76]	@ (8000c50 <winningAnimation+0x68>)
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	4811      	ldr	r0, [pc, #68]	@ (8000c54 <winningAnimation+0x6c>)
 8000c10:	f000 feec 	bl	80019ec <HAL_GPIO_WritePin>
            vTaskDelay(pdMS_TO_TICKS(150));
 8000c14:	2096      	movs	r0, #150	@ 0x96
 8000c16:	f005 fd37 	bl	8006688 <vTaskDelay>
        for (int i = 0; i < 4; i++) {
 8000c1a:	68bb      	ldr	r3, [r7, #8]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	60bb      	str	r3, [r7, #8]
 8000c20:	68bb      	ldr	r3, [r7, #8]
 8000c22:	2b03      	cmp	r3, #3
 8000c24:	ddea      	ble.n	8000bfc <winningAnimation+0x14>
    for (int cycle = 0; cycle < 3; cycle++) {
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	2b02      	cmp	r3, #2
 8000c30:	dde1      	ble.n	8000bf6 <winningAnimation+0xe>
        }
    }

    writeAllLeds(GPIO_PIN_SET);
 8000c32:	2001      	movs	r0, #1
 8000c34:	f7ff fef2 	bl	8000a1c <writeAllLeds>
    vTaskDelay(pdMS_TO_TICKS(500));
 8000c38:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000c3c:	f005 fd24 	bl	8006688 <vTaskDelay>
    writeAllLeds(GPIO_PIN_RESET);
 8000c40:	2000      	movs	r0, #0
 8000c42:	f7ff feeb 	bl	8000a1c <writeAllLeds>
}
 8000c46:	bf00      	nop
 8000c48:	3710      	adds	r7, #16
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	08009258 	.word	0x08009258
 8000c54:	40020c00 	.word	0x40020c00

08000c58 <AnimateTask>:

void AnimateTask(void *args) {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
	Animation_t next;
	SystemEvent_t evt;
	for(;;) {
		if(xQueueReceive(xAnimationQueue, &next, portMAX_DELAY) == pdTRUE) {
 8000c60:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca0 <AnimateTask+0x48>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f107 0110 	add.w	r1, r7, #16
 8000c68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f005 f915 	bl	8005e9c <xQueueReceive>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b01      	cmp	r3, #1
 8000c76:	d10f      	bne.n	8000c98 <AnimateTask+0x40>
			next.animation(next.args);
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	693a      	ldr	r2, [r7, #16]
 8000c7c:	4610      	mov	r0, r2
 8000c7e:	4798      	blx	r3

			evt.type = EVT_ANIM_COMPLETE;
 8000c80:	2302      	movs	r3, #2
 8000c82:	723b      	strb	r3, [r7, #8]
			evt.args = NULL;
 8000c84:	2300      	movs	r3, #0
 8000c86:	60fb      	str	r3, [r7, #12]
			xQueueSend(xEventQueue, &evt, 0);
 8000c88:	4b06      	ldr	r3, [pc, #24]	@ (8000ca4 <AnimateTask+0x4c>)
 8000c8a:	6818      	ldr	r0, [r3, #0]
 8000c8c:	f107 0108 	add.w	r1, r7, #8
 8000c90:	2300      	movs	r3, #0
 8000c92:	2200      	movs	r2, #0
 8000c94:	f004 ff62 	bl	8005b5c <xQueueGenericSend>
		}

		vTaskDelay(pdMS_TO_TICKS(50));
 8000c98:	2032      	movs	r0, #50	@ 0x32
 8000c9a:	f005 fcf5 	bl	8006688 <vTaskDelay>
		if(xQueueReceive(xAnimationQueue, &next, portMAX_DELAY) == pdTRUE) {
 8000c9e:	e7df      	b.n	8000c60 <AnimateTask+0x8>
 8000ca0:	20000180 	.word	0x20000180
 8000ca4:	2000017c 	.word	0x2000017c

08000ca8 <PollButtonTask>:
	}
}

void PollButtonTask(void *args) {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
	SystemEvent_t evt;
	for(;;) {
		if(HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN) == GPIO_PIN_SET) {
 8000cb0:	2101      	movs	r1, #1
 8000cb2:	480c      	ldr	r0, [pc, #48]	@ (8000ce4 <PollButtonTask+0x3c>)
 8000cb4:	f000 fe82 	bl	80019bc <HAL_GPIO_ReadPin>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b01      	cmp	r3, #1
 8000cbc:	d10e      	bne.n	8000cdc <PollButtonTask+0x34>
			evt.type = EVT_BUTTON_PRESS;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	723b      	strb	r3, [r7, #8]
			evt.args = NULL;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	60fb      	str	r3, [r7, #12]

			xQueueSend(xEventQueue, &evt, 0);
 8000cc6:	4b08      	ldr	r3, [pc, #32]	@ (8000ce8 <PollButtonTask+0x40>)
 8000cc8:	6818      	ldr	r0, [r3, #0]
 8000cca:	f107 0108 	add.w	r1, r7, #8
 8000cce:	2300      	movs	r3, #0
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	f004 ff43 	bl	8005b5c <xQueueGenericSend>
			vTaskDelay(pdMS_TO_TICKS(200)); // Debounce
 8000cd6:	20c8      	movs	r0, #200	@ 0xc8
 8000cd8:	f005 fcd6 	bl	8006688 <vTaskDelay>
		}
		vTaskDelay(pdMS_TO_TICKS(50));
 8000cdc:	2032      	movs	r0, #50	@ 0x32
 8000cde:	f005 fcd3 	bl	8006688 <vTaskDelay>
		if(HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN) == GPIO_PIN_SET) {
 8000ce2:	e7e5      	b.n	8000cb0 <PollButtonTask+0x8>
 8000ce4:	40020000 	.word	0x40020000
 8000ce8:	2000017c 	.word	0x2000017c

08000cec <spin>:
	}
}

void spin(Animation_t* anim, int* colorBit, int* winningNum) {
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	60f8      	str	r0, [r7, #12]
 8000cf4:	60b9      	str	r1, [r7, #8]
 8000cf6:	607a      	str	r2, [r7, #4]
	*winningNum = rand() % 4;
 8000cf8:	f007 fb4a 	bl	8008390 <rand>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	425a      	negs	r2, r3
 8000d00:	f003 0303 	and.w	r3, r3, #3
 8000d04:	f002 0203 	and.w	r2, r2, #3
 8000d08:	bf58      	it	pl
 8000d0a:	4253      	negpl	r3, r2
 8000d0c:	687a      	ldr	r2, [r7, #4]
 8000d0e:	6013      	str	r3, [r2, #0]
	*colorBit = (1 << *winningNum);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	2201      	movs	r2, #1
 8000d16:	409a      	lsls	r2, r3
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	601a      	str	r2, [r3, #0]
	anim->animation = wheelAnimation;
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	4a04      	ldr	r2, [pc, #16]	@ (8000d30 <spin+0x44>)
 8000d20:	605a      	str	r2, [r3, #4]
	anim->args = winningNum;
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	687a      	ldr	r2, [r7, #4]
 8000d26:	601a      	str	r2, [r3, #0]
}
 8000d28:	bf00      	nop
 8000d2a:	3710      	adds	r7, #16
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	08000a5d 	.word	0x08000a5d

08000d34 <setNextAnimation>:

void setNextAnimation(Animation_t* nextAnim, State_t* state, int* collectedMask, int* colorBit)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b085      	sub	sp, #20
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	607a      	str	r2, [r7, #4]
 8000d40:	603b      	str	r3, [r7, #0]
    switch (*state) {
 8000d42:	68bb      	ldr	r3, [r7, #8]
 8000d44:	781b      	ldrb	r3, [r3, #0]
 8000d46:	2b01      	cmp	r3, #1
 8000d48:	d002      	beq.n	8000d50 <setNextAnimation+0x1c>
 8000d4a:	2b02      	cmp	r3, #2
 8000d4c:	d02c      	beq.n	8000da8 <setNextAnimation+0x74>
            break;
        case RESET_TO_IDLE:
        	*state = IDLE;
            break;
    }
}
 8000d4e:	e02f      	b.n	8000db0 <setNextAnimation+0x7c>
        	*state = RESET_TO_IDLE;
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	2202      	movs	r2, #2
 8000d54:	701a      	strb	r2, [r3, #0]
            if ((*collectedMask) & *colorBit) {
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	4013      	ands	r3, r2
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d006      	beq.n	8000d72 <setNextAnimation+0x3e>
            	(*collectedMask) = 0;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2200      	movs	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
            	nextAnim->animation = loseAnimation;
 8000d6a:	68fb      	ldr	r3, [r7, #12]
 8000d6c:	4a13      	ldr	r2, [pc, #76]	@ (8000dbc <setNextAnimation+0x88>)
 8000d6e:	605a      	str	r2, [r3, #4]
            break;
 8000d70:	e01e      	b.n	8000db0 <setNextAnimation+0x7c>
                (*collectedMask) |= *colorBit;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	431a      	orrs	r2, r3
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	601a      	str	r2, [r3, #0]
                if (((*collectedMask) & 0xF) == 0xF) {
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f003 030f 	and.w	r3, r3, #15
 8000d88:	2b0f      	cmp	r3, #15
 8000d8a:	d106      	bne.n	8000d9a <setNextAnimation+0x66>
                    (*collectedMask) = 0;
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	2200      	movs	r2, #0
 8000d90:	601a      	str	r2, [r3, #0]
                    nextAnim->animation = winningAnimation;
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	4a0a      	ldr	r2, [pc, #40]	@ (8000dc0 <setNextAnimation+0x8c>)
 8000d96:	605a      	str	r2, [r3, #4]
            break;
 8000d98:	e00a      	b.n	8000db0 <setNextAnimation+0x7c>
                    nextAnim->animation = collectedAnimation;
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	4a09      	ldr	r2, [pc, #36]	@ (8000dc4 <setNextAnimation+0x90>)
 8000d9e:	605a      	str	r2, [r3, #4]
                    nextAnim->args = collectedMask;
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	687a      	ldr	r2, [r7, #4]
 8000da4:	601a      	str	r2, [r3, #0]
            break;
 8000da6:	e003      	b.n	8000db0 <setNextAnimation+0x7c>
        	*state = IDLE;
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	2200      	movs	r2, #0
 8000dac:	701a      	strb	r2, [r3, #0]
            break;
 8000dae:	bf00      	nop
}
 8000db0:	bf00      	nop
 8000db2:	3714      	adds	r7, #20
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	08000b8d 	.word	0x08000b8d
 8000dc0:	08000be9 	.word	0x08000be9
 8000dc4:	08000b15 	.word	0x08000b15

08000dc8 <StateMachineTask>:

void StateMachineTask(void *args) {
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b08c      	sub	sp, #48	@ 0x30
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
	SystemEvent_t evt;
	EventType_t next = EVT_ANY;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	State_t state = IDLE;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	Animation_t nextAnim;

	int next_number = 0;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	617b      	str	r3, [r7, #20]
	nextAnim.animation = wheelAnimation;
 8000de0:	4b31      	ldr	r3, [pc, #196]	@ (8000ea8 <StateMachineTask+0xe0>)
 8000de2:	61fb      	str	r3, [r7, #28]
	nextAnim.args = &next_number;
 8000de4:	f107 0314 	add.w	r3, r7, #20
 8000de8:	61bb      	str	r3, [r7, #24]
	int collectedMask = 0;
 8000dea:	2300      	movs	r3, #0
 8000dec:	613b      	str	r3, [r7, #16]
	int colorBit = 0;
 8000dee:	2300      	movs	r3, #0
 8000df0:	60fb      	str	r3, [r7, #12]

	for(;;) {
		if(xQueueReceive(xEventQueue, &evt, portMAX_DELAY) == pdTRUE) {
 8000df2:	4b2e      	ldr	r3, [pc, #184]	@ (8000eac <StateMachineTask+0xe4>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8000dfa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f005 f84c 	bl	8005e9c <xQueueReceive>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d1f3      	bne.n	8000df2 <StateMachineTask+0x2a>
			if(next != EVT_ANY && next != evt.type) {
 8000e0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d005      	beq.n	8000e1e <StateMachineTask+0x56>
 8000e12:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000e16:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d13f      	bne.n	8000e9e <StateMachineTask+0xd6>
				continue; // Do not process
			}

			switch (evt.type) {
 8000e1e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	d002      	beq.n	8000e2c <StateMachineTask+0x64>
 8000e26:	2b02      	cmp	r3, #2
 8000e28:	d019      	beq.n	8000e5e <StateMachineTask+0x96>
				}
				else if (state == IDLE) {
					next = EVT_ANY;
				}
			default:
				break;
 8000e2a:	e03a      	b.n	8000ea2 <StateMachineTask+0xda>
				state = SPINNING;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
				next = EVT_ANIM_COMPLETE;
 8000e32:	2302      	movs	r3, #2
 8000e34:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				spin(&nextAnim, &colorBit, &next_number);
 8000e38:	f107 0214 	add.w	r2, r7, #20
 8000e3c:	f107 010c 	add.w	r1, r7, #12
 8000e40:	f107 0318 	add.w	r3, r7, #24
 8000e44:	4618      	mov	r0, r3
 8000e46:	f7ff ff51 	bl	8000cec <spin>
				xQueueSend(xAnimationQueue, &nextAnim, portMAX_DELAY);
 8000e4a:	4b19      	ldr	r3, [pc, #100]	@ (8000eb0 <StateMachineTask+0xe8>)
 8000e4c:	6818      	ldr	r0, [r3, #0]
 8000e4e:	f107 0118 	add.w	r1, r7, #24
 8000e52:	2300      	movs	r3, #0
 8000e54:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e58:	f004 fe80 	bl	8005b5c <xQueueGenericSend>
				break;
 8000e5c:	e022      	b.n	8000ea4 <StateMachineTask+0xdc>
				setNextAnimation(&nextAnim, &state, &collectedMask, &colorBit);
 8000e5e:	f107 030c 	add.w	r3, r7, #12
 8000e62:	f107 0210 	add.w	r2, r7, #16
 8000e66:	f107 0123 	add.w	r1, r7, #35	@ 0x23
 8000e6a:	f107 0018 	add.w	r0, r7, #24
 8000e6e:	f7ff ff61 	bl	8000d34 <setNextAnimation>
				if (state == RESET_TO_IDLE) {
 8000e72:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000e76:	2b02      	cmp	r3, #2
 8000e78:	d109      	bne.n	8000e8e <StateMachineTask+0xc6>
					xQueueSend(xAnimationQueue, &nextAnim, portMAX_DELAY);
 8000e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000eb0 <StateMachineTask+0xe8>)
 8000e7c:	6818      	ldr	r0, [r3, #0]
 8000e7e:	f107 0118 	add.w	r1, r7, #24
 8000e82:	2300      	movs	r3, #0
 8000e84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e88:	f004 fe68 	bl	8005b5c <xQueueGenericSend>
				break;
 8000e8c:	e009      	b.n	8000ea2 <StateMachineTask+0xda>
				else if (state == IDLE) {
 8000e8e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d105      	bne.n	8000ea2 <StateMachineTask+0xda>
					next = EVT_ANY;
 8000e96:	2300      	movs	r3, #0
 8000e98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8000e9c:	e001      	b.n	8000ea2 <StateMachineTask+0xda>
				continue; // Do not process
 8000e9e:	bf00      	nop
 8000ea0:	e7a7      	b.n	8000df2 <StateMachineTask+0x2a>
				break;
 8000ea2:	bf00      	nop
		if(xQueueReceive(xEventQueue, &evt, portMAX_DELAY) == pdTRUE) {
 8000ea4:	e7a5      	b.n	8000df2 <StateMachineTask+0x2a>
 8000ea6:	bf00      	nop
 8000ea8:	08000a5d 	.word	0x08000a5d
 8000eac:	2000017c 	.word	0x2000017c
 8000eb0:	20000180 	.word	0x20000180

08000eb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eb8:	b672      	cpsid	i
}
 8000eba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(LED_PORT, RED_LED_PIN);
 8000ebc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ec0:	480b      	ldr	r0, [pc, #44]	@ (8000ef0 <Error_Handler+0x3c>)
 8000ec2:	f000 fdac 	bl	8001a1e <HAL_GPIO_TogglePin>
	  HAL_GPIO_WritePin(LED_PORT, BLUE_LED_PIN, GPIO_PIN_RESET);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ecc:	4808      	ldr	r0, [pc, #32]	@ (8000ef0 <Error_Handler+0x3c>)
 8000ece:	f000 fd8d 	bl	80019ec <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_PORT, GREEN_LED_PIN, GPIO_PIN_RESET);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ed8:	4805      	ldr	r0, [pc, #20]	@ (8000ef0 <Error_Handler+0x3c>)
 8000eda:	f000 fd87 	bl	80019ec <HAL_GPIO_WritePin>
   	  HAL_GPIO_WritePin(LED_PORT, ORANGE_LED_PIN, GPIO_PIN_RESET);
 8000ede:	2200      	movs	r2, #0
 8000ee0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ee4:	4802      	ldr	r0, [pc, #8]	@ (8000ef0 <Error_Handler+0x3c>)
 8000ee6:	f000 fd81 	bl	80019ec <HAL_GPIO_WritePin>
	  HAL_GPIO_TogglePin(LED_PORT, RED_LED_PIN);
 8000eea:	bf00      	nop
 8000eec:	e7e6      	b.n	8000ebc <Error_Handler+0x8>
 8000eee:	bf00      	nop
 8000ef0:	40020c00 	.word	0x40020c00

08000ef4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	607b      	str	r3, [r7, #4]
 8000efe:	4b12      	ldr	r3, [pc, #72]	@ (8000f48 <HAL_MspInit+0x54>)
 8000f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f02:	4a11      	ldr	r2, [pc, #68]	@ (8000f48 <HAL_MspInit+0x54>)
 8000f04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f48 <HAL_MspInit+0x54>)
 8000f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f12:	607b      	str	r3, [r7, #4]
 8000f14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	603b      	str	r3, [r7, #0]
 8000f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f48 <HAL_MspInit+0x54>)
 8000f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f48 <HAL_MspInit+0x54>)
 8000f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f26:	4b08      	ldr	r3, [pc, #32]	@ (8000f48 <HAL_MspInit+0x54>)
 8000f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f2e:	603b      	str	r3, [r7, #0]
 8000f30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f32:	2200      	movs	r2, #0
 8000f34:	210f      	movs	r1, #15
 8000f36:	f06f 0001 	mvn.w	r0, #1
 8000f3a:	f000 fb7a 	bl	8001632 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40023800 	.word	0x40023800

08000f4c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08a      	sub	sp, #40	@ 0x28
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f54:	f107 0314 	add.w	r3, r7, #20
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
 8000f60:	60da      	str	r2, [r3, #12]
 8000f62:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a19      	ldr	r2, [pc, #100]	@ (8000fd0 <HAL_I2C_MspInit+0x84>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d12c      	bne.n	8000fc8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	613b      	str	r3, [r7, #16]
 8000f72:	4b18      	ldr	r3, [pc, #96]	@ (8000fd4 <HAL_I2C_MspInit+0x88>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	4a17      	ldr	r2, [pc, #92]	@ (8000fd4 <HAL_I2C_MspInit+0x88>)
 8000f78:	f043 0302 	orr.w	r3, r3, #2
 8000f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7e:	4b15      	ldr	r3, [pc, #84]	@ (8000fd4 <HAL_I2C_MspInit+0x88>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	f003 0302 	and.w	r3, r3, #2
 8000f86:	613b      	str	r3, [r7, #16]
 8000f88:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000f8a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000f8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f90:	2312      	movs	r3, #18
 8000f92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f94:	2301      	movs	r3, #1
 8000f96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f9c:	2304      	movs	r3, #4
 8000f9e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa0:	f107 0314 	add.w	r3, r7, #20
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	480c      	ldr	r0, [pc, #48]	@ (8000fd8 <HAL_I2C_MspInit+0x8c>)
 8000fa8:	f000 fb6c 	bl	8001684 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fac:	2300      	movs	r3, #0
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	4b08      	ldr	r3, [pc, #32]	@ (8000fd4 <HAL_I2C_MspInit+0x88>)
 8000fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb4:	4a07      	ldr	r2, [pc, #28]	@ (8000fd4 <HAL_I2C_MspInit+0x88>)
 8000fb6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fba:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fbc:	4b05      	ldr	r3, [pc, #20]	@ (8000fd4 <HAL_I2C_MspInit+0x88>)
 8000fbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fc4:	60fb      	str	r3, [r7, #12]
 8000fc6:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000fc8:	bf00      	nop
 8000fca:	3728      	adds	r7, #40	@ 0x28
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	40005400 	.word	0x40005400
 8000fd4:	40023800 	.word	0x40023800
 8000fd8:	40020400 	.word	0x40020400

08000fdc <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b08e      	sub	sp, #56	@ 0x38
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	605a      	str	r2, [r3, #4]
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	60da      	str	r2, [r3, #12]
 8000ff2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a31      	ldr	r2, [pc, #196]	@ (80010cc <HAL_I2S_MspInit+0xf0>)
 8001008:	4293      	cmp	r3, r2
 800100a:	d15a      	bne.n	80010c2 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800100c:	2301      	movs	r3, #1
 800100e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001010:	23c0      	movs	r3, #192	@ 0xc0
 8001012:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001014:	2302      	movs	r3, #2
 8001016:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	4618      	mov	r0, r3
 800101e:	f003 fd27 	bl	8004a70 <HAL_RCCEx_PeriphCLKConfig>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001028:	f7ff ff44 	bl	8000eb4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800102c:	2300      	movs	r3, #0
 800102e:	613b      	str	r3, [r7, #16]
 8001030:	4b27      	ldr	r3, [pc, #156]	@ (80010d0 <HAL_I2S_MspInit+0xf4>)
 8001032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001034:	4a26      	ldr	r2, [pc, #152]	@ (80010d0 <HAL_I2S_MspInit+0xf4>)
 8001036:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800103a:	6413      	str	r3, [r2, #64]	@ 0x40
 800103c:	4b24      	ldr	r3, [pc, #144]	@ (80010d0 <HAL_I2S_MspInit+0xf4>)
 800103e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001040:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001044:	613b      	str	r3, [r7, #16]
 8001046:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001048:	2300      	movs	r3, #0
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	4b20      	ldr	r3, [pc, #128]	@ (80010d0 <HAL_I2S_MspInit+0xf4>)
 800104e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001050:	4a1f      	ldr	r2, [pc, #124]	@ (80010d0 <HAL_I2S_MspInit+0xf4>)
 8001052:	f043 0301 	orr.w	r3, r3, #1
 8001056:	6313      	str	r3, [r2, #48]	@ 0x30
 8001058:	4b1d      	ldr	r3, [pc, #116]	@ (80010d0 <HAL_I2S_MspInit+0xf4>)
 800105a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105c:	f003 0301 	and.w	r3, r3, #1
 8001060:	60fb      	str	r3, [r7, #12]
 8001062:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001064:	2300      	movs	r3, #0
 8001066:	60bb      	str	r3, [r7, #8]
 8001068:	4b19      	ldr	r3, [pc, #100]	@ (80010d0 <HAL_I2S_MspInit+0xf4>)
 800106a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800106c:	4a18      	ldr	r2, [pc, #96]	@ (80010d0 <HAL_I2S_MspInit+0xf4>)
 800106e:	f043 0304 	orr.w	r3, r3, #4
 8001072:	6313      	str	r3, [r2, #48]	@ 0x30
 8001074:	4b16      	ldr	r3, [pc, #88]	@ (80010d0 <HAL_I2S_MspInit+0xf4>)
 8001076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001078:	f003 0304 	and.w	r3, r3, #4
 800107c:	60bb      	str	r3, [r7, #8]
 800107e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001080:	2310      	movs	r3, #16
 8001082:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001084:	2302      	movs	r3, #2
 8001086:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001088:	2300      	movs	r3, #0
 800108a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108c:	2300      	movs	r3, #0
 800108e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001090:	2306      	movs	r3, #6
 8001092:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001094:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001098:	4619      	mov	r1, r3
 800109a:	480e      	ldr	r0, [pc, #56]	@ (80010d4 <HAL_I2S_MspInit+0xf8>)
 800109c:	f000 faf2 	bl	8001684 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80010a0:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80010a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a6:	2302      	movs	r3, #2
 80010a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010aa:	2300      	movs	r3, #0
 80010ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ae:	2300      	movs	r3, #0
 80010b0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80010b2:	2306      	movs	r3, #6
 80010b4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ba:	4619      	mov	r1, r3
 80010bc:	4806      	ldr	r0, [pc, #24]	@ (80010d8 <HAL_I2S_MspInit+0xfc>)
 80010be:	f000 fae1 	bl	8001684 <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 80010c2:	bf00      	nop
 80010c4:	3738      	adds	r7, #56	@ 0x38
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40003c00 	.word	0x40003c00
 80010d0:	40023800 	.word	0x40023800
 80010d4:	40020000 	.word	0x40020000
 80010d8:	40020800 	.word	0x40020800

080010dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08a      	sub	sp, #40	@ 0x28
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e4:	f107 0314 	add.w	r3, r7, #20
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4a19      	ldr	r2, [pc, #100]	@ (8001160 <HAL_SPI_MspInit+0x84>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d12b      	bne.n	8001156 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	613b      	str	r3, [r7, #16]
 8001102:	4b18      	ldr	r3, [pc, #96]	@ (8001164 <HAL_SPI_MspInit+0x88>)
 8001104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001106:	4a17      	ldr	r2, [pc, #92]	@ (8001164 <HAL_SPI_MspInit+0x88>)
 8001108:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800110c:	6453      	str	r3, [r2, #68]	@ 0x44
 800110e:	4b15      	ldr	r3, [pc, #84]	@ (8001164 <HAL_SPI_MspInit+0x88>)
 8001110:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001112:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001116:	613b      	str	r3, [r7, #16]
 8001118:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	60fb      	str	r3, [r7, #12]
 800111e:	4b11      	ldr	r3, [pc, #68]	@ (8001164 <HAL_SPI_MspInit+0x88>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001122:	4a10      	ldr	r2, [pc, #64]	@ (8001164 <HAL_SPI_MspInit+0x88>)
 8001124:	f043 0301 	orr.w	r3, r3, #1
 8001128:	6313      	str	r3, [r2, #48]	@ 0x30
 800112a:	4b0e      	ldr	r3, [pc, #56]	@ (8001164 <HAL_SPI_MspInit+0x88>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	f003 0301 	and.w	r3, r3, #1
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001136:	23e0      	movs	r3, #224	@ 0xe0
 8001138:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113a:	2302      	movs	r3, #2
 800113c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001142:	2300      	movs	r3, #0
 8001144:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001146:	2305      	movs	r3, #5
 8001148:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	4805      	ldr	r0, [pc, #20]	@ (8001168 <HAL_SPI_MspInit+0x8c>)
 8001152:	f000 fa97 	bl	8001684 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001156:	bf00      	nop
 8001158:	3728      	adds	r7, #40	@ 0x28
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	40013000 	.word	0x40013000
 8001164:	40023800 	.word	0x40023800
 8001168:	40020000 	.word	0x40020000

0800116c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001170:	bf00      	nop
 8001172:	e7fd      	b.n	8001170 <NMI_Handler+0x4>

08001174 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001178:	bf00      	nop
 800117a:	e7fd      	b.n	8001178 <HardFault_Handler+0x4>

0800117c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001180:	bf00      	nop
 8001182:	e7fd      	b.n	8001180 <MemManage_Handler+0x4>

08001184 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001188:	bf00      	nop
 800118a:	e7fd      	b.n	8001188 <BusFault_Handler+0x4>

0800118c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001190:	bf00      	nop
 8001192:	e7fd      	b.n	8001190 <UsageFault_Handler+0x4>

08001194 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr

080011a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011a6:	f000 f967 	bl	8001478 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80011aa:	f005 fef1 	bl	8006f90 <xTaskGetSchedulerState>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d001      	beq.n	80011b8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80011b4:	f006 fce8 	bl	8007b88 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}

080011bc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80011c0:	4802      	ldr	r0, [pc, #8]	@ (80011cc <OTG_FS_IRQHandler+0x10>)
 80011c2:	f000 fc46 	bl	8001a52 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20004adc 	.word	0x20004adc

080011d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  return 1;
 80011d4:	2301      	movs	r3, #1
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <_kill>:

int _kill(int pid, int sig)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80011ea:	f007 fa73 	bl	80086d4 <__errno>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2216      	movs	r2, #22
 80011f2:	601a      	str	r2, [r3, #0]
  return -1;
 80011f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <_exit>:

void _exit (int status)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001208:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f7ff ffe7 	bl	80011e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001212:	bf00      	nop
 8001214:	e7fd      	b.n	8001212 <_exit+0x12>

08001216 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b086      	sub	sp, #24
 800121a:	af00      	add	r7, sp, #0
 800121c:	60f8      	str	r0, [r7, #12]
 800121e:	60b9      	str	r1, [r7, #8]
 8001220:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001222:	2300      	movs	r3, #0
 8001224:	617b      	str	r3, [r7, #20]
 8001226:	e00a      	b.n	800123e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001228:	f3af 8000 	nop.w
 800122c:	4601      	mov	r1, r0
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	1c5a      	adds	r2, r3, #1
 8001232:	60ba      	str	r2, [r7, #8]
 8001234:	b2ca      	uxtb	r2, r1
 8001236:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	3301      	adds	r3, #1
 800123c:	617b      	str	r3, [r7, #20]
 800123e:	697a      	ldr	r2, [r7, #20]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	429a      	cmp	r2, r3
 8001244:	dbf0      	blt.n	8001228 <_read+0x12>
  }

  return len;
 8001246:	687b      	ldr	r3, [r7, #4]
}
 8001248:	4618      	mov	r0, r3
 800124a:	3718      	adds	r7, #24
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
 8001260:	e009      	b.n	8001276 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	1c5a      	adds	r2, r3, #1
 8001266:	60ba      	str	r2, [r7, #8]
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	4618      	mov	r0, r3
 800126c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	3301      	adds	r3, #1
 8001274:	617b      	str	r3, [r7, #20]
 8001276:	697a      	ldr	r2, [r7, #20]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	429a      	cmp	r2, r3
 800127c:	dbf1      	blt.n	8001262 <_write+0x12>
  }
  return len;
 800127e:	687b      	ldr	r3, [r7, #4]
}
 8001280:	4618      	mov	r0, r3
 8001282:	3718      	adds	r7, #24
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}

08001288 <_close>:

int _close(int file)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001290:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001294:	4618      	mov	r0, r3
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012b0:	605a      	str	r2, [r3, #4]
  return 0;
 80012b2:	2300      	movs	r3, #0
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <_isatty>:

int _isatty(int file)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012c8:	2301      	movs	r3, #1
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012d6:	b480      	push	{r7}
 80012d8:	b085      	sub	sp, #20
 80012da:	af00      	add	r7, sp, #0
 80012dc:	60f8      	str	r0, [r7, #12]
 80012de:	60b9      	str	r1, [r7, #8]
 80012e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012e2:	2300      	movs	r3, #0
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3714      	adds	r7, #20
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012f8:	4a14      	ldr	r2, [pc, #80]	@ (800134c <_sbrk+0x5c>)
 80012fa:	4b15      	ldr	r3, [pc, #84]	@ (8001350 <_sbrk+0x60>)
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001304:	4b13      	ldr	r3, [pc, #76]	@ (8001354 <_sbrk+0x64>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d102      	bne.n	8001312 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800130c:	4b11      	ldr	r3, [pc, #68]	@ (8001354 <_sbrk+0x64>)
 800130e:	4a12      	ldr	r2, [pc, #72]	@ (8001358 <_sbrk+0x68>)
 8001310:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001312:	4b10      	ldr	r3, [pc, #64]	@ (8001354 <_sbrk+0x64>)
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4413      	add	r3, r2
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	429a      	cmp	r2, r3
 800131e:	d207      	bcs.n	8001330 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001320:	f007 f9d8 	bl	80086d4 <__errno>
 8001324:	4603      	mov	r3, r0
 8001326:	220c      	movs	r2, #12
 8001328:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800132a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800132e:	e009      	b.n	8001344 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001330:	4b08      	ldr	r3, [pc, #32]	@ (8001354 <_sbrk+0x64>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001336:	4b07      	ldr	r3, [pc, #28]	@ (8001354 <_sbrk+0x64>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4413      	add	r3, r2
 800133e:	4a05      	ldr	r2, [pc, #20]	@ (8001354 <_sbrk+0x64>)
 8001340:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001342:	68fb      	ldr	r3, [r7, #12]
}
 8001344:	4618      	mov	r0, r3
 8001346:	3718      	adds	r7, #24
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20020000 	.word	0x20020000
 8001350:	00000400 	.word	0x00000400
 8001354:	20000184 	.word	0x20000184
 8001358:	20005008 	.word	0x20005008

0800135c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001360:	4b06      	ldr	r3, [pc, #24]	@ (800137c <SystemInit+0x20>)
 8001362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001366:	4a05      	ldr	r2, [pc, #20]	@ (800137c <SystemInit+0x20>)
 8001368:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800136c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	e000ed00 	.word	0xe000ed00

08001380 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001380:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013b8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001384:	f7ff ffea 	bl	800135c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001388:	480c      	ldr	r0, [pc, #48]	@ (80013bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800138a:	490d      	ldr	r1, [pc, #52]	@ (80013c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800138c:	4a0d      	ldr	r2, [pc, #52]	@ (80013c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800138e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001390:	e002      	b.n	8001398 <LoopCopyDataInit>

08001392 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001392:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001394:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001396:	3304      	adds	r3, #4

08001398 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001398:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800139a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800139c:	d3f9      	bcc.n	8001392 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800139e:	4a0a      	ldr	r2, [pc, #40]	@ (80013c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013a0:	4c0a      	ldr	r4, [pc, #40]	@ (80013cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80013a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013a4:	e001      	b.n	80013aa <LoopFillZerobss>

080013a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013a8:	3204      	adds	r2, #4

080013aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013ac:	d3fb      	bcc.n	80013a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013ae:	f007 f997 	bl	80086e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013b2:	f7ff f8d5 	bl	8000560 <main>
  bx  lr    
 80013b6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80013b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013c0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80013c4:	08009368 	.word	0x08009368
  ldr r2, =_sbss
 80013c8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80013cc:	20005008 	.word	0x20005008

080013d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013d0:	e7fe      	b.n	80013d0 <ADC_IRQHandler>
	...

080013d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <HAL_Init+0x40>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001414 <HAL_Init+0x40>)
 80013de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001414 <HAL_Init+0x40>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001414 <HAL_Init+0x40>)
 80013ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013f0:	4b08      	ldr	r3, [pc, #32]	@ (8001414 <HAL_Init+0x40>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a07      	ldr	r2, [pc, #28]	@ (8001414 <HAL_Init+0x40>)
 80013f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013fc:	2003      	movs	r0, #3
 80013fe:	f000 f90d 	bl	800161c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001402:	200f      	movs	r0, #15
 8001404:	f000 f808 	bl	8001418 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001408:	f7ff fd74 	bl	8000ef4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800140c:	2300      	movs	r3, #0
}
 800140e:	4618      	mov	r0, r3
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	40023c00 	.word	0x40023c00

08001418 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001420:	4b12      	ldr	r3, [pc, #72]	@ (800146c <HAL_InitTick+0x54>)
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	4b12      	ldr	r3, [pc, #72]	@ (8001470 <HAL_InitTick+0x58>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	4619      	mov	r1, r3
 800142a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800142e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001432:	fbb2 f3f3 	udiv	r3, r2, r3
 8001436:	4618      	mov	r0, r3
 8001438:	f000 f917 	bl	800166a <HAL_SYSTICK_Config>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e00e      	b.n	8001464 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2b0f      	cmp	r3, #15
 800144a:	d80a      	bhi.n	8001462 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800144c:	2200      	movs	r2, #0
 800144e:	6879      	ldr	r1, [r7, #4]
 8001450:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001454:	f000 f8ed 	bl	8001632 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001458:	4a06      	ldr	r2, [pc, #24]	@ (8001474 <HAL_InitTick+0x5c>)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800145e:	2300      	movs	r3, #0
 8001460:	e000      	b.n	8001464 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
}
 8001464:	4618      	mov	r0, r3
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	20000000 	.word	0x20000000
 8001470:	20000008 	.word	0x20000008
 8001474:	20000004 	.word	0x20000004

08001478 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800147c:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <HAL_IncTick+0x20>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	461a      	mov	r2, r3
 8001482:	4b06      	ldr	r3, [pc, #24]	@ (800149c <HAL_IncTick+0x24>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4413      	add	r3, r2
 8001488:	4a04      	ldr	r2, [pc, #16]	@ (800149c <HAL_IncTick+0x24>)
 800148a:	6013      	str	r3, [r2, #0]
}
 800148c:	bf00      	nop
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	20000008 	.word	0x20000008
 800149c:	20000188 	.word	0x20000188

080014a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  return uwTick;
 80014a4:	4b03      	ldr	r3, [pc, #12]	@ (80014b4 <HAL_GetTick+0x14>)
 80014a6:	681b      	ldr	r3, [r3, #0]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	20000188 	.word	0x20000188

080014b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b085      	sub	sp, #20
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f003 0307 	and.w	r3, r3, #7
 80014c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014c8:	4b0c      	ldr	r3, [pc, #48]	@ (80014fc <__NVIC_SetPriorityGrouping+0x44>)
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014ce:	68ba      	ldr	r2, [r7, #8]
 80014d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80014d4:	4013      	ands	r3, r2
 80014d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80014e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80014e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80014ea:	4a04      	ldr	r2, [pc, #16]	@ (80014fc <__NVIC_SetPriorityGrouping+0x44>)
 80014ec:	68bb      	ldr	r3, [r7, #8]
 80014ee:	60d3      	str	r3, [r2, #12]
}
 80014f0:	bf00      	nop
 80014f2:	3714      	adds	r7, #20
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr
 80014fc:	e000ed00 	.word	0xe000ed00

08001500 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001504:	4b04      	ldr	r3, [pc, #16]	@ (8001518 <__NVIC_GetPriorityGrouping+0x18>)
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	0a1b      	lsrs	r3, r3, #8
 800150a:	f003 0307 	and.w	r3, r3, #7
}
 800150e:	4618      	mov	r0, r3
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr
 8001518:	e000ed00 	.word	0xe000ed00

0800151c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800151c:	b480      	push	{r7}
 800151e:	b083      	sub	sp, #12
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	6039      	str	r1, [r7, #0]
 8001526:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001528:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800152c:	2b00      	cmp	r3, #0
 800152e:	db0a      	blt.n	8001546 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	b2da      	uxtb	r2, r3
 8001534:	490c      	ldr	r1, [pc, #48]	@ (8001568 <__NVIC_SetPriority+0x4c>)
 8001536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800153a:	0112      	lsls	r2, r2, #4
 800153c:	b2d2      	uxtb	r2, r2
 800153e:	440b      	add	r3, r1
 8001540:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001544:	e00a      	b.n	800155c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	b2da      	uxtb	r2, r3
 800154a:	4908      	ldr	r1, [pc, #32]	@ (800156c <__NVIC_SetPriority+0x50>)
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	f003 030f 	and.w	r3, r3, #15
 8001552:	3b04      	subs	r3, #4
 8001554:	0112      	lsls	r2, r2, #4
 8001556:	b2d2      	uxtb	r2, r2
 8001558:	440b      	add	r3, r1
 800155a:	761a      	strb	r2, [r3, #24]
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	e000e100 	.word	0xe000e100
 800156c:	e000ed00 	.word	0xe000ed00

08001570 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001570:	b480      	push	{r7}
 8001572:	b089      	sub	sp, #36	@ 0x24
 8001574:	af00      	add	r7, sp, #0
 8001576:	60f8      	str	r0, [r7, #12]
 8001578:	60b9      	str	r1, [r7, #8]
 800157a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	f1c3 0307 	rsb	r3, r3, #7
 800158a:	2b04      	cmp	r3, #4
 800158c:	bf28      	it	cs
 800158e:	2304      	movcs	r3, #4
 8001590:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	3304      	adds	r3, #4
 8001596:	2b06      	cmp	r3, #6
 8001598:	d902      	bls.n	80015a0 <NVIC_EncodePriority+0x30>
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	3b03      	subs	r3, #3
 800159e:	e000      	b.n	80015a2 <NVIC_EncodePriority+0x32>
 80015a0:	2300      	movs	r3, #0
 80015a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	fa02 f303 	lsl.w	r3, r2, r3
 80015ae:	43da      	mvns	r2, r3
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	401a      	ands	r2, r3
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	fa01 f303 	lsl.w	r3, r1, r3
 80015c2:	43d9      	mvns	r1, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015c8:	4313      	orrs	r3, r2
         );
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3724      	adds	r7, #36	@ 0x24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
	...

080015d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	3b01      	subs	r3, #1
 80015e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80015e8:	d301      	bcc.n	80015ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80015ea:	2301      	movs	r3, #1
 80015ec:	e00f      	b.n	800160e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001618 <SysTick_Config+0x40>)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	3b01      	subs	r3, #1
 80015f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015f6:	210f      	movs	r1, #15
 80015f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015fc:	f7ff ff8e 	bl	800151c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001600:	4b05      	ldr	r3, [pc, #20]	@ (8001618 <SysTick_Config+0x40>)
 8001602:	2200      	movs	r2, #0
 8001604:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001606:	4b04      	ldr	r3, [pc, #16]	@ (8001618 <SysTick_Config+0x40>)
 8001608:	2207      	movs	r2, #7
 800160a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	e000e010 	.word	0xe000e010

0800161c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f7ff ff47 	bl	80014b8 <__NVIC_SetPriorityGrouping>
}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}

08001632 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001632:	b580      	push	{r7, lr}
 8001634:	b086      	sub	sp, #24
 8001636:	af00      	add	r7, sp, #0
 8001638:	4603      	mov	r3, r0
 800163a:	60b9      	str	r1, [r7, #8]
 800163c:	607a      	str	r2, [r7, #4]
 800163e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001640:	2300      	movs	r3, #0
 8001642:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001644:	f7ff ff5c 	bl	8001500 <__NVIC_GetPriorityGrouping>
 8001648:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	68b9      	ldr	r1, [r7, #8]
 800164e:	6978      	ldr	r0, [r7, #20]
 8001650:	f7ff ff8e 	bl	8001570 <NVIC_EncodePriority>
 8001654:	4602      	mov	r2, r0
 8001656:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800165a:	4611      	mov	r1, r2
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff ff5d 	bl	800151c <__NVIC_SetPriority>
}
 8001662:	bf00      	nop
 8001664:	3718      	adds	r7, #24
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}

0800166a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800166a:	b580      	push	{r7, lr}
 800166c:	b082      	sub	sp, #8
 800166e:	af00      	add	r7, sp, #0
 8001670:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f7ff ffb0 	bl	80015d8 <SysTick_Config>
 8001678:	4603      	mov	r3, r0
}
 800167a:	4618      	mov	r0, r3
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
	...

08001684 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001684:	b480      	push	{r7}
 8001686:	b089      	sub	sp, #36	@ 0x24
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800168e:	2300      	movs	r3, #0
 8001690:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001692:	2300      	movs	r3, #0
 8001694:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001696:	2300      	movs	r3, #0
 8001698:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800169a:	2300      	movs	r3, #0
 800169c:	61fb      	str	r3, [r7, #28]
 800169e:	e16b      	b.n	8001978 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80016a0:	2201      	movs	r2, #1
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	fa02 f303 	lsl.w	r3, r2, r3
 80016a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	697a      	ldr	r2, [r7, #20]
 80016b0:	4013      	ands	r3, r2
 80016b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016b4:	693a      	ldr	r2, [r7, #16]
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	f040 815a 	bne.w	8001972 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	f003 0303 	and.w	r3, r3, #3
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d005      	beq.n	80016d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d130      	bne.n	8001738 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	2203      	movs	r2, #3
 80016e2:	fa02 f303 	lsl.w	r3, r2, r3
 80016e6:	43db      	mvns	r3, r3
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	4013      	ands	r3, r2
 80016ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	68da      	ldr	r2, [r3, #12]
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	005b      	lsls	r3, r3, #1
 80016f6:	fa02 f303 	lsl.w	r3, r2, r3
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	69ba      	ldr	r2, [r7, #24]
 8001704:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800170c:	2201      	movs	r2, #1
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	fa02 f303 	lsl.w	r3, r2, r3
 8001714:	43db      	mvns	r3, r3
 8001716:	69ba      	ldr	r2, [r7, #24]
 8001718:	4013      	ands	r3, r2
 800171a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	091b      	lsrs	r3, r3, #4
 8001722:	f003 0201 	and.w	r2, r3, #1
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	fa02 f303 	lsl.w	r3, r2, r3
 800172c:	69ba      	ldr	r2, [r7, #24]
 800172e:	4313      	orrs	r3, r2
 8001730:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f003 0303 	and.w	r3, r3, #3
 8001740:	2b03      	cmp	r3, #3
 8001742:	d017      	beq.n	8001774 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	005b      	lsls	r3, r3, #1
 800174e:	2203      	movs	r2, #3
 8001750:	fa02 f303 	lsl.w	r3, r2, r3
 8001754:	43db      	mvns	r3, r3
 8001756:	69ba      	ldr	r2, [r7, #24]
 8001758:	4013      	ands	r3, r2
 800175a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	689a      	ldr	r2, [r3, #8]
 8001760:	69fb      	ldr	r3, [r7, #28]
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	fa02 f303 	lsl.w	r3, r2, r3
 8001768:	69ba      	ldr	r2, [r7, #24]
 800176a:	4313      	orrs	r3, r2
 800176c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	69ba      	ldr	r2, [r7, #24]
 8001772:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f003 0303 	and.w	r3, r3, #3
 800177c:	2b02      	cmp	r3, #2
 800177e:	d123      	bne.n	80017c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	08da      	lsrs	r2, r3, #3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	3208      	adds	r2, #8
 8001788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800178c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	f003 0307 	and.w	r3, r3, #7
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	220f      	movs	r2, #15
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	43db      	mvns	r3, r3
 800179e:	69ba      	ldr	r2, [r7, #24]
 80017a0:	4013      	ands	r3, r2
 80017a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	691a      	ldr	r2, [r3, #16]
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	f003 0307 	and.w	r3, r3, #7
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	fa02 f303 	lsl.w	r3, r2, r3
 80017b4:	69ba      	ldr	r2, [r7, #24]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	08da      	lsrs	r2, r3, #3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	3208      	adds	r2, #8
 80017c2:	69b9      	ldr	r1, [r7, #24]
 80017c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	2203      	movs	r2, #3
 80017d4:	fa02 f303 	lsl.w	r3, r2, r3
 80017d8:	43db      	mvns	r3, r3
 80017da:	69ba      	ldr	r2, [r7, #24]
 80017dc:	4013      	ands	r3, r2
 80017de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f003 0203 	and.w	r2, r3, #3
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	005b      	lsls	r3, r3, #1
 80017ec:	fa02 f303 	lsl.w	r3, r2, r3
 80017f0:	69ba      	ldr	r2, [r7, #24]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001804:	2b00      	cmp	r3, #0
 8001806:	f000 80b4 	beq.w	8001972 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	60fb      	str	r3, [r7, #12]
 800180e:	4b60      	ldr	r3, [pc, #384]	@ (8001990 <HAL_GPIO_Init+0x30c>)
 8001810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001812:	4a5f      	ldr	r2, [pc, #380]	@ (8001990 <HAL_GPIO_Init+0x30c>)
 8001814:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001818:	6453      	str	r3, [r2, #68]	@ 0x44
 800181a:	4b5d      	ldr	r3, [pc, #372]	@ (8001990 <HAL_GPIO_Init+0x30c>)
 800181c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800181e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001822:	60fb      	str	r3, [r7, #12]
 8001824:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001826:	4a5b      	ldr	r2, [pc, #364]	@ (8001994 <HAL_GPIO_Init+0x310>)
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	089b      	lsrs	r3, r3, #2
 800182c:	3302      	adds	r3, #2
 800182e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001832:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	f003 0303 	and.w	r3, r3, #3
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	220f      	movs	r2, #15
 800183e:	fa02 f303 	lsl.w	r3, r2, r3
 8001842:	43db      	mvns	r3, r3
 8001844:	69ba      	ldr	r2, [r7, #24]
 8001846:	4013      	ands	r3, r2
 8001848:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a52      	ldr	r2, [pc, #328]	@ (8001998 <HAL_GPIO_Init+0x314>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d02b      	beq.n	80018aa <HAL_GPIO_Init+0x226>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a51      	ldr	r2, [pc, #324]	@ (800199c <HAL_GPIO_Init+0x318>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d025      	beq.n	80018a6 <HAL_GPIO_Init+0x222>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a50      	ldr	r2, [pc, #320]	@ (80019a0 <HAL_GPIO_Init+0x31c>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d01f      	beq.n	80018a2 <HAL_GPIO_Init+0x21e>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a4f      	ldr	r2, [pc, #316]	@ (80019a4 <HAL_GPIO_Init+0x320>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d019      	beq.n	800189e <HAL_GPIO_Init+0x21a>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a4e      	ldr	r2, [pc, #312]	@ (80019a8 <HAL_GPIO_Init+0x324>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d013      	beq.n	800189a <HAL_GPIO_Init+0x216>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a4d      	ldr	r2, [pc, #308]	@ (80019ac <HAL_GPIO_Init+0x328>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d00d      	beq.n	8001896 <HAL_GPIO_Init+0x212>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a4c      	ldr	r2, [pc, #304]	@ (80019b0 <HAL_GPIO_Init+0x32c>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d007      	beq.n	8001892 <HAL_GPIO_Init+0x20e>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a4b      	ldr	r2, [pc, #300]	@ (80019b4 <HAL_GPIO_Init+0x330>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d101      	bne.n	800188e <HAL_GPIO_Init+0x20a>
 800188a:	2307      	movs	r3, #7
 800188c:	e00e      	b.n	80018ac <HAL_GPIO_Init+0x228>
 800188e:	2308      	movs	r3, #8
 8001890:	e00c      	b.n	80018ac <HAL_GPIO_Init+0x228>
 8001892:	2306      	movs	r3, #6
 8001894:	e00a      	b.n	80018ac <HAL_GPIO_Init+0x228>
 8001896:	2305      	movs	r3, #5
 8001898:	e008      	b.n	80018ac <HAL_GPIO_Init+0x228>
 800189a:	2304      	movs	r3, #4
 800189c:	e006      	b.n	80018ac <HAL_GPIO_Init+0x228>
 800189e:	2303      	movs	r3, #3
 80018a0:	e004      	b.n	80018ac <HAL_GPIO_Init+0x228>
 80018a2:	2302      	movs	r3, #2
 80018a4:	e002      	b.n	80018ac <HAL_GPIO_Init+0x228>
 80018a6:	2301      	movs	r3, #1
 80018a8:	e000      	b.n	80018ac <HAL_GPIO_Init+0x228>
 80018aa:	2300      	movs	r3, #0
 80018ac:	69fa      	ldr	r2, [r7, #28]
 80018ae:	f002 0203 	and.w	r2, r2, #3
 80018b2:	0092      	lsls	r2, r2, #2
 80018b4:	4093      	lsls	r3, r2
 80018b6:	69ba      	ldr	r2, [r7, #24]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018bc:	4935      	ldr	r1, [pc, #212]	@ (8001994 <HAL_GPIO_Init+0x310>)
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	089b      	lsrs	r3, r3, #2
 80018c2:	3302      	adds	r3, #2
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018ca:	4b3b      	ldr	r3, [pc, #236]	@ (80019b8 <HAL_GPIO_Init+0x334>)
 80018cc:	689b      	ldr	r3, [r3, #8]
 80018ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	43db      	mvns	r3, r3
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	4013      	ands	r3, r2
 80018d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d003      	beq.n	80018ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80018e6:	69ba      	ldr	r2, [r7, #24]
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	4313      	orrs	r3, r2
 80018ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018ee:	4a32      	ldr	r2, [pc, #200]	@ (80019b8 <HAL_GPIO_Init+0x334>)
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018f4:	4b30      	ldr	r3, [pc, #192]	@ (80019b8 <HAL_GPIO_Init+0x334>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	43db      	mvns	r3, r3
 80018fe:	69ba      	ldr	r2, [r7, #24]
 8001900:	4013      	ands	r3, r2
 8001902:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800190c:	2b00      	cmp	r3, #0
 800190e:	d003      	beq.n	8001918 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001910:	69ba      	ldr	r2, [r7, #24]
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	4313      	orrs	r3, r2
 8001916:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001918:	4a27      	ldr	r2, [pc, #156]	@ (80019b8 <HAL_GPIO_Init+0x334>)
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800191e:	4b26      	ldr	r3, [pc, #152]	@ (80019b8 <HAL_GPIO_Init+0x334>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	43db      	mvns	r3, r3
 8001928:	69ba      	ldr	r2, [r7, #24]
 800192a:	4013      	ands	r3, r2
 800192c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001936:	2b00      	cmp	r3, #0
 8001938:	d003      	beq.n	8001942 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	4313      	orrs	r3, r2
 8001940:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001942:	4a1d      	ldr	r2, [pc, #116]	@ (80019b8 <HAL_GPIO_Init+0x334>)
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001948:	4b1b      	ldr	r3, [pc, #108]	@ (80019b8 <HAL_GPIO_Init+0x334>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	43db      	mvns	r3, r3
 8001952:	69ba      	ldr	r2, [r7, #24]
 8001954:	4013      	ands	r3, r2
 8001956:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001960:	2b00      	cmp	r3, #0
 8001962:	d003      	beq.n	800196c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001964:	69ba      	ldr	r2, [r7, #24]
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	4313      	orrs	r3, r2
 800196a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800196c:	4a12      	ldr	r2, [pc, #72]	@ (80019b8 <HAL_GPIO_Init+0x334>)
 800196e:	69bb      	ldr	r3, [r7, #24]
 8001970:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	3301      	adds	r3, #1
 8001976:	61fb      	str	r3, [r7, #28]
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	2b0f      	cmp	r3, #15
 800197c:	f67f ae90 	bls.w	80016a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001980:	bf00      	nop
 8001982:	bf00      	nop
 8001984:	3724      	adds	r7, #36	@ 0x24
 8001986:	46bd      	mov	sp, r7
 8001988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198c:	4770      	bx	lr
 800198e:	bf00      	nop
 8001990:	40023800 	.word	0x40023800
 8001994:	40013800 	.word	0x40013800
 8001998:	40020000 	.word	0x40020000
 800199c:	40020400 	.word	0x40020400
 80019a0:	40020800 	.word	0x40020800
 80019a4:	40020c00 	.word	0x40020c00
 80019a8:	40021000 	.word	0x40021000
 80019ac:	40021400 	.word	0x40021400
 80019b0:	40021800 	.word	0x40021800
 80019b4:	40021c00 	.word	0x40021c00
 80019b8:	40013c00 	.word	0x40013c00

080019bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	460b      	mov	r3, r1
 80019c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	691a      	ldr	r2, [r3, #16]
 80019cc:	887b      	ldrh	r3, [r7, #2]
 80019ce:	4013      	ands	r3, r2
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d002      	beq.n	80019da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80019d4:	2301      	movs	r3, #1
 80019d6:	73fb      	strb	r3, [r7, #15]
 80019d8:	e001      	b.n	80019de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80019da:	2300      	movs	r3, #0
 80019dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019de:	7bfb      	ldrb	r3, [r7, #15]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3714      	adds	r7, #20
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	460b      	mov	r3, r1
 80019f6:	807b      	strh	r3, [r7, #2]
 80019f8:	4613      	mov	r3, r2
 80019fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019fc:	787b      	ldrb	r3, [r7, #1]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d003      	beq.n	8001a0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a02:	887a      	ldrh	r2, [r7, #2]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a08:	e003      	b.n	8001a12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a0a:	887b      	ldrh	r3, [r7, #2]
 8001a0c:	041a      	lsls	r2, r3, #16
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	619a      	str	r2, [r3, #24]
}
 8001a12:	bf00      	nop
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr

08001a1e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	b085      	sub	sp, #20
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
 8001a26:	460b      	mov	r3, r1
 8001a28:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	695b      	ldr	r3, [r3, #20]
 8001a2e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001a30:	887a      	ldrh	r2, [r7, #2]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	4013      	ands	r3, r2
 8001a36:	041a      	lsls	r2, r3, #16
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	43d9      	mvns	r1, r3
 8001a3c:	887b      	ldrh	r3, [r7, #2]
 8001a3e:	400b      	ands	r3, r1
 8001a40:	431a      	orrs	r2, r3
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	619a      	str	r2, [r3, #24]
}
 8001a46:	bf00      	nop
 8001a48:	3714      	adds	r7, #20
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b086      	sub	sp, #24
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f003 fada 	bl	8005022 <USB_GetMode>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	f040 80fb 	bne.w	8001c6c <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f003 fa9d 	bl	8004fba <USB_ReadInterrupts>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	f000 80f1 	beq.w	8001c6a <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f003 fa94 	bl	8004fba <USB_ReadInterrupts>
 8001a92:	4603      	mov	r3, r0
 8001a94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a98:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001a9c:	d104      	bne.n	8001aa8 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001aa6:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f003 fa84 	bl	8004fba <USB_ReadInterrupts>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ab8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001abc:	d104      	bne.n	8001ac8 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001ac6:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f003 fa74 	bl	8004fba <USB_ReadInterrupts>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001ad8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001adc:	d104      	bne.n	8001ae8 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001ae6:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f003 fa64 	bl	8004fba <USB_ReadInterrupts>
 8001af2:	4603      	mov	r3, r0
 8001af4:	f003 0302 	and.w	r3, r3, #2
 8001af8:	2b02      	cmp	r3, #2
 8001afa:	d103      	bne.n	8001b04 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2202      	movs	r2, #2
 8001b02:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f003 fa56 	bl	8004fba <USB_ReadInterrupts>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001b14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b18:	d120      	bne.n	8001b5c <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001b22:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0301 	and.w	r3, r3, #1
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d113      	bne.n	8001b5c <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001b34:	2110      	movs	r1, #16
 8001b36:	6938      	ldr	r0, [r7, #16]
 8001b38:	f003 f987 	bl	8004e4a <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001b3c:	6938      	ldr	r0, [r7, #16]
 8001b3e:	f003 f9b6 	bl	8004eae <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	7a5b      	ldrb	r3, [r3, #9]
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d105      	bne.n	8001b56 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	2101      	movs	r1, #1
 8001b50:	4618      	mov	r0, r3
 8001b52:	f003 fa74 	bl	800503e <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f006 fab2 	bl	80080c0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f003 fa2a 	bl	8004fba <USB_ReadInterrupts>
 8001b66:	4603      	mov	r3, r0
 8001b68:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001b6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b70:	d102      	bne.n	8001b78 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f001 fca1 	bl	80034ba <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f003 fa1c 	bl	8004fba <USB_ReadInterrupts>
 8001b82:	4603      	mov	r3, r0
 8001b84:	f003 0308 	and.w	r3, r3, #8
 8001b88:	2b08      	cmp	r3, #8
 8001b8a:	d106      	bne.n	8001b9a <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f006 fa7b 	bl	8008088 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	2208      	movs	r2, #8
 8001b98:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f003 fa0b 	bl	8004fba <USB_ReadInterrupts>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001baa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001bae:	d139      	bne.n	8001c24 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f003 fa7f 	bl	80050b8 <USB_HC_ReadInterrupt>
 8001bba:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	617b      	str	r3, [r7, #20]
 8001bc0:	e025      	b.n	8001c0e <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	f003 030f 	and.w	r3, r3, #15
 8001bc8:	68ba      	ldr	r2, [r7, #8]
 8001bca:	fa22 f303 	lsr.w	r3, r2, r3
 8001bce:	f003 0301 	and.w	r3, r3, #1
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d018      	beq.n	8001c08 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	015a      	lsls	r2, r3, #5
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	4413      	add	r3, r2
 8001bde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001be8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001bec:	d106      	bne.n	8001bfc <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f000 f859 	bl	8001cac <HCD_HC_IN_IRQHandler>
 8001bfa:	e005      	b.n	8001c08 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	4619      	mov	r1, r3
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f000 febb 	bl	800297e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	617b      	str	r3, [r7, #20]
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	795b      	ldrb	r3, [r3, #5]
 8001c12:	461a      	mov	r2, r3
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d3d3      	bcc.n	8001bc2 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c22:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f003 f9c6 	bl	8004fba <USB_ReadInterrupts>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	f003 0310 	and.w	r3, r3, #16
 8001c34:	2b10      	cmp	r3, #16
 8001c36:	d101      	bne.n	8001c3c <HAL_HCD_IRQHandler+0x1ea>
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e000      	b.n	8001c3e <HAL_HCD_IRQHandler+0x1ec>
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d014      	beq.n	8001c6c <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	699a      	ldr	r2, [r3, #24]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f022 0210 	bic.w	r2, r2, #16
 8001c50:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f001 fb52 	bl	80032fc <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	699a      	ldr	r2, [r3, #24]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f042 0210 	orr.w	r2, r2, #16
 8001c66:	619a      	str	r2, [r3, #24]
 8001c68:	e000      	b.n	8001c6c <HAL_HCD_IRQHandler+0x21a>
      return;
 8001c6a:	bf00      	nop
    }
  }
}
 8001c6c:	3718      	adds	r7, #24
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b082      	sub	sp, #8
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d101      	bne.n	8001c88 <HAL_HCD_Stop+0x16>
 8001c84:	2302      	movs	r3, #2
 8001c86:	e00d      	b.n	8001ca4 <HAL_HCD_Stop+0x32>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f003 fb40 	bl	800531a <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001ca2:	2300      	movs	r3, #0
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3708      	adds	r7, #8
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	78fa      	ldrb	r2, [r7, #3]
 8001cc8:	4611      	mov	r1, r2
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f003 f988 	bl	8004fe0 <USB_ReadChInterrupts>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	f003 0304 	and.w	r3, r3, #4
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	d11a      	bne.n	8001d10 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001cda:	78fb      	ldrb	r3, [r7, #3]
 8001cdc:	015a      	lsls	r2, r3, #5
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	2304      	movs	r3, #4
 8001cea:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001cec:	78fa      	ldrb	r2, [r7, #3]
 8001cee:	6879      	ldr	r1, [r7, #4]
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	011b      	lsls	r3, r3, #4
 8001cf4:	1a9b      	subs	r3, r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	440b      	add	r3, r1
 8001cfa:	334d      	adds	r3, #77	@ 0x4d
 8001cfc:	2207      	movs	r2, #7
 8001cfe:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	78fa      	ldrb	r2, [r7, #3]
 8001d06:	4611      	mov	r1, r2
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f003 f9e6 	bl	80050da <USB_HC_Halt>
 8001d0e:	e09e      	b.n	8001e4e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	78fa      	ldrb	r2, [r7, #3]
 8001d16:	4611      	mov	r1, r2
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f003 f961 	bl	8004fe0 <USB_ReadChInterrupts>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d28:	d11b      	bne.n	8001d62 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001d2a:	78fb      	ldrb	r3, [r7, #3]
 8001d2c:	015a      	lsls	r2, r3, #5
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	4413      	add	r3, r2
 8001d32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d36:	461a      	mov	r2, r3
 8001d38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d3c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001d3e:	78fa      	ldrb	r2, [r7, #3]
 8001d40:	6879      	ldr	r1, [r7, #4]
 8001d42:	4613      	mov	r3, r2
 8001d44:	011b      	lsls	r3, r3, #4
 8001d46:	1a9b      	subs	r3, r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	440b      	add	r3, r1
 8001d4c:	334d      	adds	r3, #77	@ 0x4d
 8001d4e:	2208      	movs	r2, #8
 8001d50:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	78fa      	ldrb	r2, [r7, #3]
 8001d58:	4611      	mov	r1, r2
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f003 f9bd 	bl	80050da <USB_HC_Halt>
 8001d60:	e075      	b.n	8001e4e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	78fa      	ldrb	r2, [r7, #3]
 8001d68:	4611      	mov	r1, r2
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f003 f938 	bl	8004fe0 <USB_ReadChInterrupts>
 8001d70:	4603      	mov	r3, r0
 8001d72:	f003 0308 	and.w	r3, r3, #8
 8001d76:	2b08      	cmp	r3, #8
 8001d78:	d11a      	bne.n	8001db0 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001d7a:	78fb      	ldrb	r3, [r7, #3]
 8001d7c:	015a      	lsls	r2, r3, #5
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	4413      	add	r3, r2
 8001d82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d86:	461a      	mov	r2, r3
 8001d88:	2308      	movs	r3, #8
 8001d8a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001d8c:	78fa      	ldrb	r2, [r7, #3]
 8001d8e:	6879      	ldr	r1, [r7, #4]
 8001d90:	4613      	mov	r3, r2
 8001d92:	011b      	lsls	r3, r3, #4
 8001d94:	1a9b      	subs	r3, r3, r2
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	440b      	add	r3, r1
 8001d9a:	334d      	adds	r3, #77	@ 0x4d
 8001d9c:	2206      	movs	r2, #6
 8001d9e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	78fa      	ldrb	r2, [r7, #3]
 8001da6:	4611      	mov	r1, r2
 8001da8:	4618      	mov	r0, r3
 8001daa:	f003 f996 	bl	80050da <USB_HC_Halt>
 8001dae:	e04e      	b.n	8001e4e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	78fa      	ldrb	r2, [r7, #3]
 8001db6:	4611      	mov	r1, r2
 8001db8:	4618      	mov	r0, r3
 8001dba:	f003 f911 	bl	8004fe0 <USB_ReadChInterrupts>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001dc4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dc8:	d11b      	bne.n	8001e02 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001dca:	78fb      	ldrb	r3, [r7, #3]
 8001dcc:	015a      	lsls	r2, r3, #5
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ddc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001dde:	78fa      	ldrb	r2, [r7, #3]
 8001de0:	6879      	ldr	r1, [r7, #4]
 8001de2:	4613      	mov	r3, r2
 8001de4:	011b      	lsls	r3, r3, #4
 8001de6:	1a9b      	subs	r3, r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	440b      	add	r3, r1
 8001dec:	334d      	adds	r3, #77	@ 0x4d
 8001dee:	2209      	movs	r2, #9
 8001df0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	78fa      	ldrb	r2, [r7, #3]
 8001df8:	4611      	mov	r1, r2
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f003 f96d 	bl	80050da <USB_HC_Halt>
 8001e00:	e025      	b.n	8001e4e <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	78fa      	ldrb	r2, [r7, #3]
 8001e08:	4611      	mov	r1, r2
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f003 f8e8 	bl	8004fe0 <USB_ReadChInterrupts>
 8001e10:	4603      	mov	r3, r0
 8001e12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e16:	2b80      	cmp	r3, #128	@ 0x80
 8001e18:	d119      	bne.n	8001e4e <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001e1a:	78fb      	ldrb	r3, [r7, #3]
 8001e1c:	015a      	lsls	r2, r3, #5
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	4413      	add	r3, r2
 8001e22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e26:	461a      	mov	r2, r3
 8001e28:	2380      	movs	r3, #128	@ 0x80
 8001e2a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001e2c:	78fa      	ldrb	r2, [r7, #3]
 8001e2e:	6879      	ldr	r1, [r7, #4]
 8001e30:	4613      	mov	r3, r2
 8001e32:	011b      	lsls	r3, r3, #4
 8001e34:	1a9b      	subs	r3, r3, r2
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	440b      	add	r3, r1
 8001e3a:	334d      	adds	r3, #77	@ 0x4d
 8001e3c:	2207      	movs	r2, #7
 8001e3e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	78fa      	ldrb	r2, [r7, #3]
 8001e46:	4611      	mov	r1, r2
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f003 f946 	bl	80050da <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	78fa      	ldrb	r2, [r7, #3]
 8001e54:	4611      	mov	r1, r2
 8001e56:	4618      	mov	r0, r3
 8001e58:	f003 f8c2 	bl	8004fe0 <USB_ReadChInterrupts>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e62:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e66:	d112      	bne.n	8001e8e <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	78fa      	ldrb	r2, [r7, #3]
 8001e6e:	4611      	mov	r1, r2
 8001e70:	4618      	mov	r0, r3
 8001e72:	f003 f932 	bl	80050da <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8001e76:	78fb      	ldrb	r3, [r7, #3]
 8001e78:	015a      	lsls	r2, r3, #5
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e82:	461a      	mov	r2, r3
 8001e84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e88:	6093      	str	r3, [r2, #8]
 8001e8a:	f000 bd75 	b.w	8002978 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	78fa      	ldrb	r2, [r7, #3]
 8001e94:	4611      	mov	r1, r2
 8001e96:	4618      	mov	r0, r3
 8001e98:	f003 f8a2 	bl	8004fe0 <USB_ReadChInterrupts>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	f003 0301 	and.w	r3, r3, #1
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	f040 8128 	bne.w	80020f8 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001ea8:	78fb      	ldrb	r3, [r7, #3]
 8001eaa:	015a      	lsls	r2, r3, #5
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	4413      	add	r3, r2
 8001eb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	2320      	movs	r3, #32
 8001eb8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8001eba:	78fa      	ldrb	r2, [r7, #3]
 8001ebc:	6879      	ldr	r1, [r7, #4]
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	011b      	lsls	r3, r3, #4
 8001ec2:	1a9b      	subs	r3, r3, r2
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	440b      	add	r3, r1
 8001ec8:	331b      	adds	r3, #27
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d119      	bne.n	8001f04 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8001ed0:	78fa      	ldrb	r2, [r7, #3]
 8001ed2:	6879      	ldr	r1, [r7, #4]
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	011b      	lsls	r3, r3, #4
 8001ed8:	1a9b      	subs	r3, r3, r2
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	440b      	add	r3, r1
 8001ede:	331b      	adds	r3, #27
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8001ee4:	78fb      	ldrb	r3, [r7, #3]
 8001ee6:	015a      	lsls	r2, r3, #5
 8001ee8:	693b      	ldr	r3, [r7, #16]
 8001eea:	4413      	add	r3, r2
 8001eec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	78fa      	ldrb	r2, [r7, #3]
 8001ef4:	0151      	lsls	r1, r2, #5
 8001ef6:	693a      	ldr	r2, [r7, #16]
 8001ef8:	440a      	add	r2, r1
 8001efa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8001efe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f02:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	799b      	ldrb	r3, [r3, #6]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d01b      	beq.n	8001f44 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001f0c:	78fa      	ldrb	r2, [r7, #3]
 8001f0e:	6879      	ldr	r1, [r7, #4]
 8001f10:	4613      	mov	r3, r2
 8001f12:	011b      	lsls	r3, r3, #4
 8001f14:	1a9b      	subs	r3, r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	440b      	add	r3, r1
 8001f1a:	3330      	adds	r3, #48	@ 0x30
 8001f1c:	6819      	ldr	r1, [r3, #0]
 8001f1e:	78fb      	ldrb	r3, [r7, #3]
 8001f20:	015a      	lsls	r2, r3, #5
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	4413      	add	r3, r2
 8001f26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f2a:	691b      	ldr	r3, [r3, #16]
 8001f2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f30:	78fa      	ldrb	r2, [r7, #3]
 8001f32:	1ac9      	subs	r1, r1, r3
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	4613      	mov	r3, r2
 8001f38:	011b      	lsls	r3, r3, #4
 8001f3a:	1a9b      	subs	r3, r3, r2
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	4403      	add	r3, r0
 8001f40:	3338      	adds	r3, #56	@ 0x38
 8001f42:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8001f44:	78fa      	ldrb	r2, [r7, #3]
 8001f46:	6879      	ldr	r1, [r7, #4]
 8001f48:	4613      	mov	r3, r2
 8001f4a:	011b      	lsls	r3, r3, #4
 8001f4c:	1a9b      	subs	r3, r3, r2
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	440b      	add	r3, r1
 8001f52:	334d      	adds	r3, #77	@ 0x4d
 8001f54:	2201      	movs	r2, #1
 8001f56:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8001f58:	78fa      	ldrb	r2, [r7, #3]
 8001f5a:	6879      	ldr	r1, [r7, #4]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	011b      	lsls	r3, r3, #4
 8001f60:	1a9b      	subs	r3, r3, r2
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	440b      	add	r3, r1
 8001f66:	3344      	adds	r3, #68	@ 0x44
 8001f68:	2200      	movs	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8001f6c:	78fb      	ldrb	r3, [r7, #3]
 8001f6e:	015a      	lsls	r2, r3, #5
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	4413      	add	r3, r2
 8001f74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f78:	461a      	mov	r2, r3
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001f7e:	78fa      	ldrb	r2, [r7, #3]
 8001f80:	6879      	ldr	r1, [r7, #4]
 8001f82:	4613      	mov	r3, r2
 8001f84:	011b      	lsls	r3, r3, #4
 8001f86:	1a9b      	subs	r3, r3, r2
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	440b      	add	r3, r1
 8001f8c:	3326      	adds	r3, #38	@ 0x26
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d00a      	beq.n	8001faa <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8001f94:	78fa      	ldrb	r2, [r7, #3]
 8001f96:	6879      	ldr	r1, [r7, #4]
 8001f98:	4613      	mov	r3, r2
 8001f9a:	011b      	lsls	r3, r3, #4
 8001f9c:	1a9b      	subs	r3, r3, r2
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	440b      	add	r3, r1
 8001fa2:	3326      	adds	r3, #38	@ 0x26
 8001fa4:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d110      	bne.n	8001fcc <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	78fa      	ldrb	r2, [r7, #3]
 8001fb0:	4611      	mov	r1, r2
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f003 f891 	bl	80050da <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8001fb8:	78fb      	ldrb	r3, [r7, #3]
 8001fba:	015a      	lsls	r2, r3, #5
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	2310      	movs	r3, #16
 8001fc8:	6093      	str	r3, [r2, #8]
 8001fca:	e03d      	b.n	8002048 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001fcc:	78fa      	ldrb	r2, [r7, #3]
 8001fce:	6879      	ldr	r1, [r7, #4]
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	011b      	lsls	r3, r3, #4
 8001fd4:	1a9b      	subs	r3, r3, r2
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	440b      	add	r3, r1
 8001fda:	3326      	adds	r3, #38	@ 0x26
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	2b03      	cmp	r3, #3
 8001fe0:	d00a      	beq.n	8001ff8 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8001fe2:	78fa      	ldrb	r2, [r7, #3]
 8001fe4:	6879      	ldr	r1, [r7, #4]
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	011b      	lsls	r3, r3, #4
 8001fea:	1a9b      	subs	r3, r3, r2
 8001fec:	009b      	lsls	r3, r3, #2
 8001fee:	440b      	add	r3, r1
 8001ff0:	3326      	adds	r3, #38	@ 0x26
 8001ff2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d127      	bne.n	8002048 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001ff8:	78fb      	ldrb	r3, [r7, #3]
 8001ffa:	015a      	lsls	r2, r3, #5
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	4413      	add	r3, r2
 8002000:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	78fa      	ldrb	r2, [r7, #3]
 8002008:	0151      	lsls	r1, r2, #5
 800200a:	693a      	ldr	r2, [r7, #16]
 800200c:	440a      	add	r2, r1
 800200e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002012:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002016:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002018:	78fa      	ldrb	r2, [r7, #3]
 800201a:	6879      	ldr	r1, [r7, #4]
 800201c:	4613      	mov	r3, r2
 800201e:	011b      	lsls	r3, r3, #4
 8002020:	1a9b      	subs	r3, r3, r2
 8002022:	009b      	lsls	r3, r3, #2
 8002024:	440b      	add	r3, r1
 8002026:	334c      	adds	r3, #76	@ 0x4c
 8002028:	2201      	movs	r2, #1
 800202a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800202c:	78fa      	ldrb	r2, [r7, #3]
 800202e:	6879      	ldr	r1, [r7, #4]
 8002030:	4613      	mov	r3, r2
 8002032:	011b      	lsls	r3, r3, #4
 8002034:	1a9b      	subs	r3, r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	440b      	add	r3, r1
 800203a:	334c      	adds	r3, #76	@ 0x4c
 800203c:	781a      	ldrb	r2, [r3, #0]
 800203e:	78fb      	ldrb	r3, [r7, #3]
 8002040:	4619      	mov	r1, r3
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f006 f84a 	bl	80080dc <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	799b      	ldrb	r3, [r3, #6]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d13b      	bne.n	80020c8 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002050:	78fa      	ldrb	r2, [r7, #3]
 8002052:	6879      	ldr	r1, [r7, #4]
 8002054:	4613      	mov	r3, r2
 8002056:	011b      	lsls	r3, r3, #4
 8002058:	1a9b      	subs	r3, r3, r2
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	440b      	add	r3, r1
 800205e:	3338      	adds	r3, #56	@ 0x38
 8002060:	6819      	ldr	r1, [r3, #0]
 8002062:	78fa      	ldrb	r2, [r7, #3]
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	4613      	mov	r3, r2
 8002068:	011b      	lsls	r3, r3, #4
 800206a:	1a9b      	subs	r3, r3, r2
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	4403      	add	r3, r0
 8002070:	3328      	adds	r3, #40	@ 0x28
 8002072:	881b      	ldrh	r3, [r3, #0]
 8002074:	440b      	add	r3, r1
 8002076:	1e59      	subs	r1, r3, #1
 8002078:	78fa      	ldrb	r2, [r7, #3]
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	4613      	mov	r3, r2
 800207e:	011b      	lsls	r3, r3, #4
 8002080:	1a9b      	subs	r3, r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	4403      	add	r3, r0
 8002086:	3328      	adds	r3, #40	@ 0x28
 8002088:	881b      	ldrh	r3, [r3, #0]
 800208a:	fbb1 f3f3 	udiv	r3, r1, r3
 800208e:	f003 0301 	and.w	r3, r3, #1
 8002092:	2b00      	cmp	r3, #0
 8002094:	f000 8470 	beq.w	8002978 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002098:	78fa      	ldrb	r2, [r7, #3]
 800209a:	6879      	ldr	r1, [r7, #4]
 800209c:	4613      	mov	r3, r2
 800209e:	011b      	lsls	r3, r3, #4
 80020a0:	1a9b      	subs	r3, r3, r2
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	440b      	add	r3, r1
 80020a6:	333c      	adds	r3, #60	@ 0x3c
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	78fa      	ldrb	r2, [r7, #3]
 80020ac:	f083 0301 	eor.w	r3, r3, #1
 80020b0:	b2d8      	uxtb	r0, r3
 80020b2:	6879      	ldr	r1, [r7, #4]
 80020b4:	4613      	mov	r3, r2
 80020b6:	011b      	lsls	r3, r3, #4
 80020b8:	1a9b      	subs	r3, r3, r2
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	440b      	add	r3, r1
 80020be:	333c      	adds	r3, #60	@ 0x3c
 80020c0:	4602      	mov	r2, r0
 80020c2:	701a      	strb	r2, [r3, #0]
 80020c4:	f000 bc58 	b.w	8002978 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80020c8:	78fa      	ldrb	r2, [r7, #3]
 80020ca:	6879      	ldr	r1, [r7, #4]
 80020cc:	4613      	mov	r3, r2
 80020ce:	011b      	lsls	r3, r3, #4
 80020d0:	1a9b      	subs	r3, r3, r2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	440b      	add	r3, r1
 80020d6:	333c      	adds	r3, #60	@ 0x3c
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	78fa      	ldrb	r2, [r7, #3]
 80020dc:	f083 0301 	eor.w	r3, r3, #1
 80020e0:	b2d8      	uxtb	r0, r3
 80020e2:	6879      	ldr	r1, [r7, #4]
 80020e4:	4613      	mov	r3, r2
 80020e6:	011b      	lsls	r3, r3, #4
 80020e8:	1a9b      	subs	r3, r3, r2
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	440b      	add	r3, r1
 80020ee:	333c      	adds	r3, #60	@ 0x3c
 80020f0:	4602      	mov	r2, r0
 80020f2:	701a      	strb	r2, [r3, #0]
 80020f4:	f000 bc40 	b.w	8002978 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	78fa      	ldrb	r2, [r7, #3]
 80020fe:	4611      	mov	r1, r2
 8002100:	4618      	mov	r0, r3
 8002102:	f002 ff6d 	bl	8004fe0 <USB_ReadChInterrupts>
 8002106:	4603      	mov	r3, r0
 8002108:	f003 0320 	and.w	r3, r3, #32
 800210c:	2b20      	cmp	r3, #32
 800210e:	d131      	bne.n	8002174 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002110:	78fb      	ldrb	r3, [r7, #3]
 8002112:	015a      	lsls	r2, r3, #5
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	4413      	add	r3, r2
 8002118:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800211c:	461a      	mov	r2, r3
 800211e:	2320      	movs	r3, #32
 8002120:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002122:	78fa      	ldrb	r2, [r7, #3]
 8002124:	6879      	ldr	r1, [r7, #4]
 8002126:	4613      	mov	r3, r2
 8002128:	011b      	lsls	r3, r3, #4
 800212a:	1a9b      	subs	r3, r3, r2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	440b      	add	r3, r1
 8002130:	331a      	adds	r3, #26
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	2b01      	cmp	r3, #1
 8002136:	f040 841f 	bne.w	8002978 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 800213a:	78fa      	ldrb	r2, [r7, #3]
 800213c:	6879      	ldr	r1, [r7, #4]
 800213e:	4613      	mov	r3, r2
 8002140:	011b      	lsls	r3, r3, #4
 8002142:	1a9b      	subs	r3, r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	440b      	add	r3, r1
 8002148:	331b      	adds	r3, #27
 800214a:	2201      	movs	r2, #1
 800214c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800214e:	78fa      	ldrb	r2, [r7, #3]
 8002150:	6879      	ldr	r1, [r7, #4]
 8002152:	4613      	mov	r3, r2
 8002154:	011b      	lsls	r3, r3, #4
 8002156:	1a9b      	subs	r3, r3, r2
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	440b      	add	r3, r1
 800215c:	334d      	adds	r3, #77	@ 0x4d
 800215e:	2203      	movs	r2, #3
 8002160:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	78fa      	ldrb	r2, [r7, #3]
 8002168:	4611      	mov	r1, r2
 800216a:	4618      	mov	r0, r3
 800216c:	f002 ffb5 	bl	80050da <USB_HC_Halt>
 8002170:	f000 bc02 	b.w	8002978 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	78fa      	ldrb	r2, [r7, #3]
 800217a:	4611      	mov	r1, r2
 800217c:	4618      	mov	r0, r3
 800217e:	f002 ff2f 	bl	8004fe0 <USB_ReadChInterrupts>
 8002182:	4603      	mov	r3, r0
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	2b02      	cmp	r3, #2
 800218a:	f040 8305 	bne.w	8002798 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800218e:	78fb      	ldrb	r3, [r7, #3]
 8002190:	015a      	lsls	r2, r3, #5
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	4413      	add	r3, r2
 8002196:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800219a:	461a      	mov	r2, r3
 800219c:	2302      	movs	r3, #2
 800219e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80021a0:	78fa      	ldrb	r2, [r7, #3]
 80021a2:	6879      	ldr	r1, [r7, #4]
 80021a4:	4613      	mov	r3, r2
 80021a6:	011b      	lsls	r3, r3, #4
 80021a8:	1a9b      	subs	r3, r3, r2
 80021aa:	009b      	lsls	r3, r3, #2
 80021ac:	440b      	add	r3, r1
 80021ae:	334d      	adds	r3, #77	@ 0x4d
 80021b0:	781b      	ldrb	r3, [r3, #0]
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d114      	bne.n	80021e0 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80021b6:	78fa      	ldrb	r2, [r7, #3]
 80021b8:	6879      	ldr	r1, [r7, #4]
 80021ba:	4613      	mov	r3, r2
 80021bc:	011b      	lsls	r3, r3, #4
 80021be:	1a9b      	subs	r3, r3, r2
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	440b      	add	r3, r1
 80021c4:	334d      	adds	r3, #77	@ 0x4d
 80021c6:	2202      	movs	r2, #2
 80021c8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80021ca:	78fa      	ldrb	r2, [r7, #3]
 80021cc:	6879      	ldr	r1, [r7, #4]
 80021ce:	4613      	mov	r3, r2
 80021d0:	011b      	lsls	r3, r3, #4
 80021d2:	1a9b      	subs	r3, r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	440b      	add	r3, r1
 80021d8:	334c      	adds	r3, #76	@ 0x4c
 80021da:	2201      	movs	r2, #1
 80021dc:	701a      	strb	r2, [r3, #0]
 80021de:	e2cc      	b.n	800277a <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80021e0:	78fa      	ldrb	r2, [r7, #3]
 80021e2:	6879      	ldr	r1, [r7, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	011b      	lsls	r3, r3, #4
 80021e8:	1a9b      	subs	r3, r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	440b      	add	r3, r1
 80021ee:	334d      	adds	r3, #77	@ 0x4d
 80021f0:	781b      	ldrb	r3, [r3, #0]
 80021f2:	2b06      	cmp	r3, #6
 80021f4:	d114      	bne.n	8002220 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80021f6:	78fa      	ldrb	r2, [r7, #3]
 80021f8:	6879      	ldr	r1, [r7, #4]
 80021fa:	4613      	mov	r3, r2
 80021fc:	011b      	lsls	r3, r3, #4
 80021fe:	1a9b      	subs	r3, r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	440b      	add	r3, r1
 8002204:	334d      	adds	r3, #77	@ 0x4d
 8002206:	2202      	movs	r2, #2
 8002208:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 800220a:	78fa      	ldrb	r2, [r7, #3]
 800220c:	6879      	ldr	r1, [r7, #4]
 800220e:	4613      	mov	r3, r2
 8002210:	011b      	lsls	r3, r3, #4
 8002212:	1a9b      	subs	r3, r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	440b      	add	r3, r1
 8002218:	334c      	adds	r3, #76	@ 0x4c
 800221a:	2205      	movs	r2, #5
 800221c:	701a      	strb	r2, [r3, #0]
 800221e:	e2ac      	b.n	800277a <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002220:	78fa      	ldrb	r2, [r7, #3]
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	4613      	mov	r3, r2
 8002226:	011b      	lsls	r3, r3, #4
 8002228:	1a9b      	subs	r3, r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	440b      	add	r3, r1
 800222e:	334d      	adds	r3, #77	@ 0x4d
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	2b07      	cmp	r3, #7
 8002234:	d00b      	beq.n	800224e <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002236:	78fa      	ldrb	r2, [r7, #3]
 8002238:	6879      	ldr	r1, [r7, #4]
 800223a:	4613      	mov	r3, r2
 800223c:	011b      	lsls	r3, r3, #4
 800223e:	1a9b      	subs	r3, r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	440b      	add	r3, r1
 8002244:	334d      	adds	r3, #77	@ 0x4d
 8002246:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002248:	2b09      	cmp	r3, #9
 800224a:	f040 80a6 	bne.w	800239a <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800224e:	78fa      	ldrb	r2, [r7, #3]
 8002250:	6879      	ldr	r1, [r7, #4]
 8002252:	4613      	mov	r3, r2
 8002254:	011b      	lsls	r3, r3, #4
 8002256:	1a9b      	subs	r3, r3, r2
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	440b      	add	r3, r1
 800225c:	334d      	adds	r3, #77	@ 0x4d
 800225e:	2202      	movs	r2, #2
 8002260:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002262:	78fa      	ldrb	r2, [r7, #3]
 8002264:	6879      	ldr	r1, [r7, #4]
 8002266:	4613      	mov	r3, r2
 8002268:	011b      	lsls	r3, r3, #4
 800226a:	1a9b      	subs	r3, r3, r2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	440b      	add	r3, r1
 8002270:	3344      	adds	r3, #68	@ 0x44
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	1c59      	adds	r1, r3, #1
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	4613      	mov	r3, r2
 800227a:	011b      	lsls	r3, r3, #4
 800227c:	1a9b      	subs	r3, r3, r2
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	4403      	add	r3, r0
 8002282:	3344      	adds	r3, #68	@ 0x44
 8002284:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002286:	78fa      	ldrb	r2, [r7, #3]
 8002288:	6879      	ldr	r1, [r7, #4]
 800228a:	4613      	mov	r3, r2
 800228c:	011b      	lsls	r3, r3, #4
 800228e:	1a9b      	subs	r3, r3, r2
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	440b      	add	r3, r1
 8002294:	3344      	adds	r3, #68	@ 0x44
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2b02      	cmp	r3, #2
 800229a:	d943      	bls.n	8002324 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800229c:	78fa      	ldrb	r2, [r7, #3]
 800229e:	6879      	ldr	r1, [r7, #4]
 80022a0:	4613      	mov	r3, r2
 80022a2:	011b      	lsls	r3, r3, #4
 80022a4:	1a9b      	subs	r3, r3, r2
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	440b      	add	r3, r1
 80022aa:	3344      	adds	r3, #68	@ 0x44
 80022ac:	2200      	movs	r2, #0
 80022ae:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80022b0:	78fa      	ldrb	r2, [r7, #3]
 80022b2:	6879      	ldr	r1, [r7, #4]
 80022b4:	4613      	mov	r3, r2
 80022b6:	011b      	lsls	r3, r3, #4
 80022b8:	1a9b      	subs	r3, r3, r2
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	440b      	add	r3, r1
 80022be:	331a      	adds	r3, #26
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d123      	bne.n	800230e <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80022c6:	78fa      	ldrb	r2, [r7, #3]
 80022c8:	6879      	ldr	r1, [r7, #4]
 80022ca:	4613      	mov	r3, r2
 80022cc:	011b      	lsls	r3, r3, #4
 80022ce:	1a9b      	subs	r3, r3, r2
 80022d0:	009b      	lsls	r3, r3, #2
 80022d2:	440b      	add	r3, r1
 80022d4:	331b      	adds	r3, #27
 80022d6:	2200      	movs	r2, #0
 80022d8:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80022da:	78fa      	ldrb	r2, [r7, #3]
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	4613      	mov	r3, r2
 80022e0:	011b      	lsls	r3, r3, #4
 80022e2:	1a9b      	subs	r3, r3, r2
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	440b      	add	r3, r1
 80022e8:	331c      	adds	r3, #28
 80022ea:	2200      	movs	r2, #0
 80022ec:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80022ee:	78fb      	ldrb	r3, [r7, #3]
 80022f0:	015a      	lsls	r2, r3, #5
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	4413      	add	r3, r2
 80022f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	78fa      	ldrb	r2, [r7, #3]
 80022fe:	0151      	lsls	r1, r2, #5
 8002300:	693a      	ldr	r2, [r7, #16]
 8002302:	440a      	add	r2, r1
 8002304:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002308:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800230c:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 800230e:	78fa      	ldrb	r2, [r7, #3]
 8002310:	6879      	ldr	r1, [r7, #4]
 8002312:	4613      	mov	r3, r2
 8002314:	011b      	lsls	r3, r3, #4
 8002316:	1a9b      	subs	r3, r3, r2
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	440b      	add	r3, r1
 800231c:	334c      	adds	r3, #76	@ 0x4c
 800231e:	2204      	movs	r2, #4
 8002320:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002322:	e229      	b.n	8002778 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002324:	78fa      	ldrb	r2, [r7, #3]
 8002326:	6879      	ldr	r1, [r7, #4]
 8002328:	4613      	mov	r3, r2
 800232a:	011b      	lsls	r3, r3, #4
 800232c:	1a9b      	subs	r3, r3, r2
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	440b      	add	r3, r1
 8002332:	334c      	adds	r3, #76	@ 0x4c
 8002334:	2202      	movs	r2, #2
 8002336:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002338:	78fa      	ldrb	r2, [r7, #3]
 800233a:	6879      	ldr	r1, [r7, #4]
 800233c:	4613      	mov	r3, r2
 800233e:	011b      	lsls	r3, r3, #4
 8002340:	1a9b      	subs	r3, r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	440b      	add	r3, r1
 8002346:	3326      	adds	r3, #38	@ 0x26
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d00b      	beq.n	8002366 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800234e:	78fa      	ldrb	r2, [r7, #3]
 8002350:	6879      	ldr	r1, [r7, #4]
 8002352:	4613      	mov	r3, r2
 8002354:	011b      	lsls	r3, r3, #4
 8002356:	1a9b      	subs	r3, r3, r2
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	440b      	add	r3, r1
 800235c:	3326      	adds	r3, #38	@ 0x26
 800235e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002360:	2b02      	cmp	r3, #2
 8002362:	f040 8209 	bne.w	8002778 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002366:	78fb      	ldrb	r3, [r7, #3]
 8002368:	015a      	lsls	r2, r3, #5
 800236a:	693b      	ldr	r3, [r7, #16]
 800236c:	4413      	add	r3, r2
 800236e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800237c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002384:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002386:	78fb      	ldrb	r3, [r7, #3]
 8002388:	015a      	lsls	r2, r3, #5
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	4413      	add	r3, r2
 800238e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002392:	461a      	mov	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002398:	e1ee      	b.n	8002778 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800239a:	78fa      	ldrb	r2, [r7, #3]
 800239c:	6879      	ldr	r1, [r7, #4]
 800239e:	4613      	mov	r3, r2
 80023a0:	011b      	lsls	r3, r3, #4
 80023a2:	1a9b      	subs	r3, r3, r2
 80023a4:	009b      	lsls	r3, r3, #2
 80023a6:	440b      	add	r3, r1
 80023a8:	334d      	adds	r3, #77	@ 0x4d
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	2b05      	cmp	r3, #5
 80023ae:	f040 80c8 	bne.w	8002542 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80023b2:	78fa      	ldrb	r2, [r7, #3]
 80023b4:	6879      	ldr	r1, [r7, #4]
 80023b6:	4613      	mov	r3, r2
 80023b8:	011b      	lsls	r3, r3, #4
 80023ba:	1a9b      	subs	r3, r3, r2
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	440b      	add	r3, r1
 80023c0:	334d      	adds	r3, #77	@ 0x4d
 80023c2:	2202      	movs	r2, #2
 80023c4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80023c6:	78fa      	ldrb	r2, [r7, #3]
 80023c8:	6879      	ldr	r1, [r7, #4]
 80023ca:	4613      	mov	r3, r2
 80023cc:	011b      	lsls	r3, r3, #4
 80023ce:	1a9b      	subs	r3, r3, r2
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	440b      	add	r3, r1
 80023d4:	331b      	adds	r3, #27
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2b01      	cmp	r3, #1
 80023da:	f040 81ce 	bne.w	800277a <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80023de:	78fa      	ldrb	r2, [r7, #3]
 80023e0:	6879      	ldr	r1, [r7, #4]
 80023e2:	4613      	mov	r3, r2
 80023e4:	011b      	lsls	r3, r3, #4
 80023e6:	1a9b      	subs	r3, r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	440b      	add	r3, r1
 80023ec:	3326      	adds	r3, #38	@ 0x26
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	2b03      	cmp	r3, #3
 80023f2:	d16b      	bne.n	80024cc <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80023f4:	78fa      	ldrb	r2, [r7, #3]
 80023f6:	6879      	ldr	r1, [r7, #4]
 80023f8:	4613      	mov	r3, r2
 80023fa:	011b      	lsls	r3, r3, #4
 80023fc:	1a9b      	subs	r3, r3, r2
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	440b      	add	r3, r1
 8002402:	3348      	adds	r3, #72	@ 0x48
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	1c59      	adds	r1, r3, #1
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	4613      	mov	r3, r2
 800240c:	011b      	lsls	r3, r3, #4
 800240e:	1a9b      	subs	r3, r3, r2
 8002410:	009b      	lsls	r3, r3, #2
 8002412:	4403      	add	r3, r0
 8002414:	3348      	adds	r3, #72	@ 0x48
 8002416:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8002418:	78fa      	ldrb	r2, [r7, #3]
 800241a:	6879      	ldr	r1, [r7, #4]
 800241c:	4613      	mov	r3, r2
 800241e:	011b      	lsls	r3, r3, #4
 8002420:	1a9b      	subs	r3, r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	440b      	add	r3, r1
 8002426:	3348      	adds	r3, #72	@ 0x48
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2b02      	cmp	r3, #2
 800242c:	d943      	bls.n	80024b6 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 800242e:	78fa      	ldrb	r2, [r7, #3]
 8002430:	6879      	ldr	r1, [r7, #4]
 8002432:	4613      	mov	r3, r2
 8002434:	011b      	lsls	r3, r3, #4
 8002436:	1a9b      	subs	r3, r3, r2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	440b      	add	r3, r1
 800243c:	3348      	adds	r3, #72	@ 0x48
 800243e:	2200      	movs	r2, #0
 8002440:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002442:	78fa      	ldrb	r2, [r7, #3]
 8002444:	6879      	ldr	r1, [r7, #4]
 8002446:	4613      	mov	r3, r2
 8002448:	011b      	lsls	r3, r3, #4
 800244a:	1a9b      	subs	r3, r3, r2
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	440b      	add	r3, r1
 8002450:	331b      	adds	r3, #27
 8002452:	2200      	movs	r2, #0
 8002454:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002456:	78fa      	ldrb	r2, [r7, #3]
 8002458:	6879      	ldr	r1, [r7, #4]
 800245a:	4613      	mov	r3, r2
 800245c:	011b      	lsls	r3, r3, #4
 800245e:	1a9b      	subs	r3, r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	440b      	add	r3, r1
 8002464:	3344      	adds	r3, #68	@ 0x44
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2b02      	cmp	r3, #2
 800246a:	d809      	bhi.n	8002480 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800246c:	78fa      	ldrb	r2, [r7, #3]
 800246e:	6879      	ldr	r1, [r7, #4]
 8002470:	4613      	mov	r3, r2
 8002472:	011b      	lsls	r3, r3, #4
 8002474:	1a9b      	subs	r3, r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	440b      	add	r3, r1
 800247a:	331c      	adds	r3, #28
 800247c:	2201      	movs	r2, #1
 800247e:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002480:	78fb      	ldrb	r3, [r7, #3]
 8002482:	015a      	lsls	r2, r3, #5
 8002484:	693b      	ldr	r3, [r7, #16]
 8002486:	4413      	add	r3, r2
 8002488:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	78fa      	ldrb	r2, [r7, #3]
 8002490:	0151      	lsls	r1, r2, #5
 8002492:	693a      	ldr	r2, [r7, #16]
 8002494:	440a      	add	r2, r1
 8002496:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800249a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800249e:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80024a0:	78fa      	ldrb	r2, [r7, #3]
 80024a2:	6879      	ldr	r1, [r7, #4]
 80024a4:	4613      	mov	r3, r2
 80024a6:	011b      	lsls	r3, r3, #4
 80024a8:	1a9b      	subs	r3, r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	440b      	add	r3, r1
 80024ae:	334c      	adds	r3, #76	@ 0x4c
 80024b0:	2204      	movs	r2, #4
 80024b2:	701a      	strb	r2, [r3, #0]
 80024b4:	e014      	b.n	80024e0 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80024b6:	78fa      	ldrb	r2, [r7, #3]
 80024b8:	6879      	ldr	r1, [r7, #4]
 80024ba:	4613      	mov	r3, r2
 80024bc:	011b      	lsls	r3, r3, #4
 80024be:	1a9b      	subs	r3, r3, r2
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	440b      	add	r3, r1
 80024c4:	334c      	adds	r3, #76	@ 0x4c
 80024c6:	2202      	movs	r2, #2
 80024c8:	701a      	strb	r2, [r3, #0]
 80024ca:	e009      	b.n	80024e0 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80024cc:	78fa      	ldrb	r2, [r7, #3]
 80024ce:	6879      	ldr	r1, [r7, #4]
 80024d0:	4613      	mov	r3, r2
 80024d2:	011b      	lsls	r3, r3, #4
 80024d4:	1a9b      	subs	r3, r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	440b      	add	r3, r1
 80024da:	334c      	adds	r3, #76	@ 0x4c
 80024dc:	2202      	movs	r2, #2
 80024de:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80024e0:	78fa      	ldrb	r2, [r7, #3]
 80024e2:	6879      	ldr	r1, [r7, #4]
 80024e4:	4613      	mov	r3, r2
 80024e6:	011b      	lsls	r3, r3, #4
 80024e8:	1a9b      	subs	r3, r3, r2
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	440b      	add	r3, r1
 80024ee:	3326      	adds	r3, #38	@ 0x26
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d00b      	beq.n	800250e <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80024f6:	78fa      	ldrb	r2, [r7, #3]
 80024f8:	6879      	ldr	r1, [r7, #4]
 80024fa:	4613      	mov	r3, r2
 80024fc:	011b      	lsls	r3, r3, #4
 80024fe:	1a9b      	subs	r3, r3, r2
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	440b      	add	r3, r1
 8002504:	3326      	adds	r3, #38	@ 0x26
 8002506:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002508:	2b02      	cmp	r3, #2
 800250a:	f040 8136 	bne.w	800277a <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800250e:	78fb      	ldrb	r3, [r7, #3]
 8002510:	015a      	lsls	r2, r3, #5
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	4413      	add	r3, r2
 8002516:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002524:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800252c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800252e:	78fb      	ldrb	r3, [r7, #3]
 8002530:	015a      	lsls	r2, r3, #5
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	4413      	add	r3, r2
 8002536:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800253a:	461a      	mov	r2, r3
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6013      	str	r3, [r2, #0]
 8002540:	e11b      	b.n	800277a <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002542:	78fa      	ldrb	r2, [r7, #3]
 8002544:	6879      	ldr	r1, [r7, #4]
 8002546:	4613      	mov	r3, r2
 8002548:	011b      	lsls	r3, r3, #4
 800254a:	1a9b      	subs	r3, r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	440b      	add	r3, r1
 8002550:	334d      	adds	r3, #77	@ 0x4d
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	2b03      	cmp	r3, #3
 8002556:	f040 8081 	bne.w	800265c <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800255a:	78fa      	ldrb	r2, [r7, #3]
 800255c:	6879      	ldr	r1, [r7, #4]
 800255e:	4613      	mov	r3, r2
 8002560:	011b      	lsls	r3, r3, #4
 8002562:	1a9b      	subs	r3, r3, r2
 8002564:	009b      	lsls	r3, r3, #2
 8002566:	440b      	add	r3, r1
 8002568:	334d      	adds	r3, #77	@ 0x4d
 800256a:	2202      	movs	r2, #2
 800256c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800256e:	78fa      	ldrb	r2, [r7, #3]
 8002570:	6879      	ldr	r1, [r7, #4]
 8002572:	4613      	mov	r3, r2
 8002574:	011b      	lsls	r3, r3, #4
 8002576:	1a9b      	subs	r3, r3, r2
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	440b      	add	r3, r1
 800257c:	331b      	adds	r3, #27
 800257e:	781b      	ldrb	r3, [r3, #0]
 8002580:	2b01      	cmp	r3, #1
 8002582:	f040 80fa 	bne.w	800277a <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002586:	78fa      	ldrb	r2, [r7, #3]
 8002588:	6879      	ldr	r1, [r7, #4]
 800258a:	4613      	mov	r3, r2
 800258c:	011b      	lsls	r3, r3, #4
 800258e:	1a9b      	subs	r3, r3, r2
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	440b      	add	r3, r1
 8002594:	334c      	adds	r3, #76	@ 0x4c
 8002596:	2202      	movs	r2, #2
 8002598:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800259a:	78fb      	ldrb	r3, [r7, #3]
 800259c:	015a      	lsls	r2, r3, #5
 800259e:	693b      	ldr	r3, [r7, #16]
 80025a0:	4413      	add	r3, r2
 80025a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025a6:	685b      	ldr	r3, [r3, #4]
 80025a8:	78fa      	ldrb	r2, [r7, #3]
 80025aa:	0151      	lsls	r1, r2, #5
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	440a      	add	r2, r1
 80025b0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80025b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025b8:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80025ba:	78fb      	ldrb	r3, [r7, #3]
 80025bc:	015a      	lsls	r2, r3, #5
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	4413      	add	r3, r2
 80025c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025c6:	68db      	ldr	r3, [r3, #12]
 80025c8:	78fa      	ldrb	r2, [r7, #3]
 80025ca:	0151      	lsls	r1, r2, #5
 80025cc:	693a      	ldr	r2, [r7, #16]
 80025ce:	440a      	add	r2, r1
 80025d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80025d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025d8:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80025da:	78fb      	ldrb	r3, [r7, #3]
 80025dc:	015a      	lsls	r2, r3, #5
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	4413      	add	r3, r2
 80025e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	78fa      	ldrb	r2, [r7, #3]
 80025ea:	0151      	lsls	r1, r2, #5
 80025ec:	693a      	ldr	r2, [r7, #16]
 80025ee:	440a      	add	r2, r1
 80025f0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80025f4:	f023 0320 	bic.w	r3, r3, #32
 80025f8:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80025fa:	78fa      	ldrb	r2, [r7, #3]
 80025fc:	6879      	ldr	r1, [r7, #4]
 80025fe:	4613      	mov	r3, r2
 8002600:	011b      	lsls	r3, r3, #4
 8002602:	1a9b      	subs	r3, r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	440b      	add	r3, r1
 8002608:	3326      	adds	r3, #38	@ 0x26
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d00b      	beq.n	8002628 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002610:	78fa      	ldrb	r2, [r7, #3]
 8002612:	6879      	ldr	r1, [r7, #4]
 8002614:	4613      	mov	r3, r2
 8002616:	011b      	lsls	r3, r3, #4
 8002618:	1a9b      	subs	r3, r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	440b      	add	r3, r1
 800261e:	3326      	adds	r3, #38	@ 0x26
 8002620:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002622:	2b02      	cmp	r3, #2
 8002624:	f040 80a9 	bne.w	800277a <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002628:	78fb      	ldrb	r3, [r7, #3]
 800262a:	015a      	lsls	r2, r3, #5
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	4413      	add	r3, r2
 8002630:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800263e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002646:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002648:	78fb      	ldrb	r3, [r7, #3]
 800264a:	015a      	lsls	r2, r3, #5
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	4413      	add	r3, r2
 8002650:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002654:	461a      	mov	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	6013      	str	r3, [r2, #0]
 800265a:	e08e      	b.n	800277a <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800265c:	78fa      	ldrb	r2, [r7, #3]
 800265e:	6879      	ldr	r1, [r7, #4]
 8002660:	4613      	mov	r3, r2
 8002662:	011b      	lsls	r3, r3, #4
 8002664:	1a9b      	subs	r3, r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	440b      	add	r3, r1
 800266a:	334d      	adds	r3, #77	@ 0x4d
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	2b04      	cmp	r3, #4
 8002670:	d143      	bne.n	80026fa <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002672:	78fa      	ldrb	r2, [r7, #3]
 8002674:	6879      	ldr	r1, [r7, #4]
 8002676:	4613      	mov	r3, r2
 8002678:	011b      	lsls	r3, r3, #4
 800267a:	1a9b      	subs	r3, r3, r2
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	440b      	add	r3, r1
 8002680:	334d      	adds	r3, #77	@ 0x4d
 8002682:	2202      	movs	r2, #2
 8002684:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002686:	78fa      	ldrb	r2, [r7, #3]
 8002688:	6879      	ldr	r1, [r7, #4]
 800268a:	4613      	mov	r3, r2
 800268c:	011b      	lsls	r3, r3, #4
 800268e:	1a9b      	subs	r3, r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	440b      	add	r3, r1
 8002694:	334c      	adds	r3, #76	@ 0x4c
 8002696:	2202      	movs	r2, #2
 8002698:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800269a:	78fa      	ldrb	r2, [r7, #3]
 800269c:	6879      	ldr	r1, [r7, #4]
 800269e:	4613      	mov	r3, r2
 80026a0:	011b      	lsls	r3, r3, #4
 80026a2:	1a9b      	subs	r3, r3, r2
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	440b      	add	r3, r1
 80026a8:	3326      	adds	r3, #38	@ 0x26
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d00a      	beq.n	80026c6 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80026b0:	78fa      	ldrb	r2, [r7, #3]
 80026b2:	6879      	ldr	r1, [r7, #4]
 80026b4:	4613      	mov	r3, r2
 80026b6:	011b      	lsls	r3, r3, #4
 80026b8:	1a9b      	subs	r3, r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	440b      	add	r3, r1
 80026be:	3326      	adds	r3, #38	@ 0x26
 80026c0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d159      	bne.n	800277a <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80026c6:	78fb      	ldrb	r3, [r7, #3]
 80026c8:	015a      	lsls	r2, r3, #5
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	4413      	add	r3, r2
 80026ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80026dc:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80026e4:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80026e6:	78fb      	ldrb	r3, [r7, #3]
 80026e8:	015a      	lsls	r2, r3, #5
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	4413      	add	r3, r2
 80026ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80026f2:	461a      	mov	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	6013      	str	r3, [r2, #0]
 80026f8:	e03f      	b.n	800277a <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80026fa:	78fa      	ldrb	r2, [r7, #3]
 80026fc:	6879      	ldr	r1, [r7, #4]
 80026fe:	4613      	mov	r3, r2
 8002700:	011b      	lsls	r3, r3, #4
 8002702:	1a9b      	subs	r3, r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	440b      	add	r3, r1
 8002708:	334d      	adds	r3, #77	@ 0x4d
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	2b08      	cmp	r3, #8
 800270e:	d126      	bne.n	800275e <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002710:	78fa      	ldrb	r2, [r7, #3]
 8002712:	6879      	ldr	r1, [r7, #4]
 8002714:	4613      	mov	r3, r2
 8002716:	011b      	lsls	r3, r3, #4
 8002718:	1a9b      	subs	r3, r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	440b      	add	r3, r1
 800271e:	334d      	adds	r3, #77	@ 0x4d
 8002720:	2202      	movs	r2, #2
 8002722:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002724:	78fa      	ldrb	r2, [r7, #3]
 8002726:	6879      	ldr	r1, [r7, #4]
 8002728:	4613      	mov	r3, r2
 800272a:	011b      	lsls	r3, r3, #4
 800272c:	1a9b      	subs	r3, r3, r2
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	440b      	add	r3, r1
 8002732:	3344      	adds	r3, #68	@ 0x44
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	1c59      	adds	r1, r3, #1
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	4613      	mov	r3, r2
 800273c:	011b      	lsls	r3, r3, #4
 800273e:	1a9b      	subs	r3, r3, r2
 8002740:	009b      	lsls	r3, r3, #2
 8002742:	4403      	add	r3, r0
 8002744:	3344      	adds	r3, #68	@ 0x44
 8002746:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002748:	78fa      	ldrb	r2, [r7, #3]
 800274a:	6879      	ldr	r1, [r7, #4]
 800274c:	4613      	mov	r3, r2
 800274e:	011b      	lsls	r3, r3, #4
 8002750:	1a9b      	subs	r3, r3, r2
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	440b      	add	r3, r1
 8002756:	334c      	adds	r3, #76	@ 0x4c
 8002758:	2204      	movs	r2, #4
 800275a:	701a      	strb	r2, [r3, #0]
 800275c:	e00d      	b.n	800277a <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800275e:	78fa      	ldrb	r2, [r7, #3]
 8002760:	6879      	ldr	r1, [r7, #4]
 8002762:	4613      	mov	r3, r2
 8002764:	011b      	lsls	r3, r3, #4
 8002766:	1a9b      	subs	r3, r3, r2
 8002768:	009b      	lsls	r3, r3, #2
 800276a:	440b      	add	r3, r1
 800276c:	334d      	adds	r3, #77	@ 0x4d
 800276e:	781b      	ldrb	r3, [r3, #0]
 8002770:	2b02      	cmp	r3, #2
 8002772:	f000 8100 	beq.w	8002976 <HCD_HC_IN_IRQHandler+0xcca>
 8002776:	e000      	b.n	800277a <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002778:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800277a:	78fa      	ldrb	r2, [r7, #3]
 800277c:	6879      	ldr	r1, [r7, #4]
 800277e:	4613      	mov	r3, r2
 8002780:	011b      	lsls	r3, r3, #4
 8002782:	1a9b      	subs	r3, r3, r2
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	440b      	add	r3, r1
 8002788:	334c      	adds	r3, #76	@ 0x4c
 800278a:	781a      	ldrb	r2, [r3, #0]
 800278c:	78fb      	ldrb	r3, [r7, #3]
 800278e:	4619      	mov	r1, r3
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f005 fca3 	bl	80080dc <HAL_HCD_HC_NotifyURBChange_Callback>
 8002796:	e0ef      	b.n	8002978 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	78fa      	ldrb	r2, [r7, #3]
 800279e:	4611      	mov	r1, r2
 80027a0:	4618      	mov	r0, r3
 80027a2:	f002 fc1d 	bl	8004fe0 <USB_ReadChInterrupts>
 80027a6:	4603      	mov	r3, r0
 80027a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027ac:	2b40      	cmp	r3, #64	@ 0x40
 80027ae:	d12f      	bne.n	8002810 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80027b0:	78fb      	ldrb	r3, [r7, #3]
 80027b2:	015a      	lsls	r2, r3, #5
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	4413      	add	r3, r2
 80027b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027bc:	461a      	mov	r2, r3
 80027be:	2340      	movs	r3, #64	@ 0x40
 80027c0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80027c2:	78fa      	ldrb	r2, [r7, #3]
 80027c4:	6879      	ldr	r1, [r7, #4]
 80027c6:	4613      	mov	r3, r2
 80027c8:	011b      	lsls	r3, r3, #4
 80027ca:	1a9b      	subs	r3, r3, r2
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	440b      	add	r3, r1
 80027d0:	334d      	adds	r3, #77	@ 0x4d
 80027d2:	2205      	movs	r2, #5
 80027d4:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80027d6:	78fa      	ldrb	r2, [r7, #3]
 80027d8:	6879      	ldr	r1, [r7, #4]
 80027da:	4613      	mov	r3, r2
 80027dc:	011b      	lsls	r3, r3, #4
 80027de:	1a9b      	subs	r3, r3, r2
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	440b      	add	r3, r1
 80027e4:	331a      	adds	r3, #26
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d109      	bne.n	8002800 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80027ec:	78fa      	ldrb	r2, [r7, #3]
 80027ee:	6879      	ldr	r1, [r7, #4]
 80027f0:	4613      	mov	r3, r2
 80027f2:	011b      	lsls	r3, r3, #4
 80027f4:	1a9b      	subs	r3, r3, r2
 80027f6:	009b      	lsls	r3, r3, #2
 80027f8:	440b      	add	r3, r1
 80027fa:	3344      	adds	r3, #68	@ 0x44
 80027fc:	2200      	movs	r2, #0
 80027fe:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	78fa      	ldrb	r2, [r7, #3]
 8002806:	4611      	mov	r1, r2
 8002808:	4618      	mov	r0, r3
 800280a:	f002 fc66 	bl	80050da <USB_HC_Halt>
 800280e:	e0b3      	b.n	8002978 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	78fa      	ldrb	r2, [r7, #3]
 8002816:	4611      	mov	r1, r2
 8002818:	4618      	mov	r0, r3
 800281a:	f002 fbe1 	bl	8004fe0 <USB_ReadChInterrupts>
 800281e:	4603      	mov	r3, r0
 8002820:	f003 0310 	and.w	r3, r3, #16
 8002824:	2b10      	cmp	r3, #16
 8002826:	f040 80a7 	bne.w	8002978 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800282a:	78fa      	ldrb	r2, [r7, #3]
 800282c:	6879      	ldr	r1, [r7, #4]
 800282e:	4613      	mov	r3, r2
 8002830:	011b      	lsls	r3, r3, #4
 8002832:	1a9b      	subs	r3, r3, r2
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	440b      	add	r3, r1
 8002838:	3326      	adds	r3, #38	@ 0x26
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	2b03      	cmp	r3, #3
 800283e:	d11b      	bne.n	8002878 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002840:	78fa      	ldrb	r2, [r7, #3]
 8002842:	6879      	ldr	r1, [r7, #4]
 8002844:	4613      	mov	r3, r2
 8002846:	011b      	lsls	r3, r3, #4
 8002848:	1a9b      	subs	r3, r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	440b      	add	r3, r1
 800284e:	3344      	adds	r3, #68	@ 0x44
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002854:	78fa      	ldrb	r2, [r7, #3]
 8002856:	6879      	ldr	r1, [r7, #4]
 8002858:	4613      	mov	r3, r2
 800285a:	011b      	lsls	r3, r3, #4
 800285c:	1a9b      	subs	r3, r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	440b      	add	r3, r1
 8002862:	334d      	adds	r3, #77	@ 0x4d
 8002864:	2204      	movs	r2, #4
 8002866:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	78fa      	ldrb	r2, [r7, #3]
 800286e:	4611      	mov	r1, r2
 8002870:	4618      	mov	r0, r3
 8002872:	f002 fc32 	bl	80050da <USB_HC_Halt>
 8002876:	e03f      	b.n	80028f8 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002878:	78fa      	ldrb	r2, [r7, #3]
 800287a:	6879      	ldr	r1, [r7, #4]
 800287c:	4613      	mov	r3, r2
 800287e:	011b      	lsls	r3, r3, #4
 8002880:	1a9b      	subs	r3, r3, r2
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	440b      	add	r3, r1
 8002886:	3326      	adds	r3, #38	@ 0x26
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d00a      	beq.n	80028a4 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800288e:	78fa      	ldrb	r2, [r7, #3]
 8002890:	6879      	ldr	r1, [r7, #4]
 8002892:	4613      	mov	r3, r2
 8002894:	011b      	lsls	r3, r3, #4
 8002896:	1a9b      	subs	r3, r3, r2
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	440b      	add	r3, r1
 800289c:	3326      	adds	r3, #38	@ 0x26
 800289e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d129      	bne.n	80028f8 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80028a4:	78fa      	ldrb	r2, [r7, #3]
 80028a6:	6879      	ldr	r1, [r7, #4]
 80028a8:	4613      	mov	r3, r2
 80028aa:	011b      	lsls	r3, r3, #4
 80028ac:	1a9b      	subs	r3, r3, r2
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	440b      	add	r3, r1
 80028b2:	3344      	adds	r3, #68	@ 0x44
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	799b      	ldrb	r3, [r3, #6]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d00a      	beq.n	80028d6 <HCD_HC_IN_IRQHandler+0xc2a>
 80028c0:	78fa      	ldrb	r2, [r7, #3]
 80028c2:	6879      	ldr	r1, [r7, #4]
 80028c4:	4613      	mov	r3, r2
 80028c6:	011b      	lsls	r3, r3, #4
 80028c8:	1a9b      	subs	r3, r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	440b      	add	r3, r1
 80028ce:	331b      	adds	r3, #27
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d110      	bne.n	80028f8 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80028d6:	78fa      	ldrb	r2, [r7, #3]
 80028d8:	6879      	ldr	r1, [r7, #4]
 80028da:	4613      	mov	r3, r2
 80028dc:	011b      	lsls	r3, r3, #4
 80028de:	1a9b      	subs	r3, r3, r2
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	440b      	add	r3, r1
 80028e4:	334d      	adds	r3, #77	@ 0x4d
 80028e6:	2204      	movs	r2, #4
 80028e8:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	78fa      	ldrb	r2, [r7, #3]
 80028f0:	4611      	mov	r1, r2
 80028f2:	4618      	mov	r0, r3
 80028f4:	f002 fbf1 	bl	80050da <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80028f8:	78fa      	ldrb	r2, [r7, #3]
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	4613      	mov	r3, r2
 80028fe:	011b      	lsls	r3, r3, #4
 8002900:	1a9b      	subs	r3, r3, r2
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	440b      	add	r3, r1
 8002906:	331b      	adds	r3, #27
 8002908:	781b      	ldrb	r3, [r3, #0]
 800290a:	2b01      	cmp	r3, #1
 800290c:	d129      	bne.n	8002962 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800290e:	78fa      	ldrb	r2, [r7, #3]
 8002910:	6879      	ldr	r1, [r7, #4]
 8002912:	4613      	mov	r3, r2
 8002914:	011b      	lsls	r3, r3, #4
 8002916:	1a9b      	subs	r3, r3, r2
 8002918:	009b      	lsls	r3, r3, #2
 800291a:	440b      	add	r3, r1
 800291c:	331b      	adds	r3, #27
 800291e:	2200      	movs	r2, #0
 8002920:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002922:	78fb      	ldrb	r3, [r7, #3]
 8002924:	015a      	lsls	r2, r3, #5
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	4413      	add	r3, r2
 800292a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	78fa      	ldrb	r2, [r7, #3]
 8002932:	0151      	lsls	r1, r2, #5
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	440a      	add	r2, r1
 8002938:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800293c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002940:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002942:	78fb      	ldrb	r3, [r7, #3]
 8002944:	015a      	lsls	r2, r3, #5
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	4413      	add	r3, r2
 800294a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	78fa      	ldrb	r2, [r7, #3]
 8002952:	0151      	lsls	r1, r2, #5
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	440a      	add	r2, r1
 8002958:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800295c:	f043 0320 	orr.w	r3, r3, #32
 8002960:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002962:	78fb      	ldrb	r3, [r7, #3]
 8002964:	015a      	lsls	r2, r3, #5
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	4413      	add	r3, r2
 800296a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800296e:	461a      	mov	r2, r3
 8002970:	2310      	movs	r3, #16
 8002972:	6093      	str	r3, [r2, #8]
 8002974:	e000      	b.n	8002978 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002976:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002978:	3718      	adds	r7, #24
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b086      	sub	sp, #24
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
 8002986:	460b      	mov	r3, r1
 8002988:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	78fa      	ldrb	r2, [r7, #3]
 800299a:	4611      	mov	r1, r2
 800299c:	4618      	mov	r0, r3
 800299e:	f002 fb1f 	bl	8004fe0 <USB_ReadChInterrupts>
 80029a2:	4603      	mov	r3, r0
 80029a4:	f003 0304 	and.w	r3, r3, #4
 80029a8:	2b04      	cmp	r3, #4
 80029aa:	d11b      	bne.n	80029e4 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80029ac:	78fb      	ldrb	r3, [r7, #3]
 80029ae:	015a      	lsls	r2, r3, #5
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	4413      	add	r3, r2
 80029b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029b8:	461a      	mov	r2, r3
 80029ba:	2304      	movs	r3, #4
 80029bc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80029be:	78fa      	ldrb	r2, [r7, #3]
 80029c0:	6879      	ldr	r1, [r7, #4]
 80029c2:	4613      	mov	r3, r2
 80029c4:	011b      	lsls	r3, r3, #4
 80029c6:	1a9b      	subs	r3, r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	440b      	add	r3, r1
 80029cc:	334d      	adds	r3, #77	@ 0x4d
 80029ce:	2207      	movs	r2, #7
 80029d0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	78fa      	ldrb	r2, [r7, #3]
 80029d8:	4611      	mov	r1, r2
 80029da:	4618      	mov	r0, r3
 80029dc:	f002 fb7d 	bl	80050da <USB_HC_Halt>
 80029e0:	f000 bc89 	b.w	80032f6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	78fa      	ldrb	r2, [r7, #3]
 80029ea:	4611      	mov	r1, r2
 80029ec:	4618      	mov	r0, r3
 80029ee:	f002 faf7 	bl	8004fe0 <USB_ReadChInterrupts>
 80029f2:	4603      	mov	r3, r0
 80029f4:	f003 0320 	and.w	r3, r3, #32
 80029f8:	2b20      	cmp	r3, #32
 80029fa:	f040 8082 	bne.w	8002b02 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80029fe:	78fb      	ldrb	r3, [r7, #3]
 8002a00:	015a      	lsls	r2, r3, #5
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	4413      	add	r3, r2
 8002a06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	2320      	movs	r3, #32
 8002a0e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002a10:	78fa      	ldrb	r2, [r7, #3]
 8002a12:	6879      	ldr	r1, [r7, #4]
 8002a14:	4613      	mov	r3, r2
 8002a16:	011b      	lsls	r3, r3, #4
 8002a18:	1a9b      	subs	r3, r3, r2
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	440b      	add	r3, r1
 8002a1e:	3319      	adds	r3, #25
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d124      	bne.n	8002a70 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002a26:	78fa      	ldrb	r2, [r7, #3]
 8002a28:	6879      	ldr	r1, [r7, #4]
 8002a2a:	4613      	mov	r3, r2
 8002a2c:	011b      	lsls	r3, r3, #4
 8002a2e:	1a9b      	subs	r3, r3, r2
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	440b      	add	r3, r1
 8002a34:	3319      	adds	r3, #25
 8002a36:	2200      	movs	r2, #0
 8002a38:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002a3a:	78fa      	ldrb	r2, [r7, #3]
 8002a3c:	6879      	ldr	r1, [r7, #4]
 8002a3e:	4613      	mov	r3, r2
 8002a40:	011b      	lsls	r3, r3, #4
 8002a42:	1a9b      	subs	r3, r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	440b      	add	r3, r1
 8002a48:	334c      	adds	r3, #76	@ 0x4c
 8002a4a:	2202      	movs	r2, #2
 8002a4c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002a4e:	78fa      	ldrb	r2, [r7, #3]
 8002a50:	6879      	ldr	r1, [r7, #4]
 8002a52:	4613      	mov	r3, r2
 8002a54:	011b      	lsls	r3, r3, #4
 8002a56:	1a9b      	subs	r3, r3, r2
 8002a58:	009b      	lsls	r3, r3, #2
 8002a5a:	440b      	add	r3, r1
 8002a5c:	334d      	adds	r3, #77	@ 0x4d
 8002a5e:	2203      	movs	r2, #3
 8002a60:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	78fa      	ldrb	r2, [r7, #3]
 8002a68:	4611      	mov	r1, r2
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f002 fb35 	bl	80050da <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002a70:	78fa      	ldrb	r2, [r7, #3]
 8002a72:	6879      	ldr	r1, [r7, #4]
 8002a74:	4613      	mov	r3, r2
 8002a76:	011b      	lsls	r3, r3, #4
 8002a78:	1a9b      	subs	r3, r3, r2
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	440b      	add	r3, r1
 8002a7e:	331a      	adds	r3, #26
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	f040 8437 	bne.w	80032f6 <HCD_HC_OUT_IRQHandler+0x978>
 8002a88:	78fa      	ldrb	r2, [r7, #3]
 8002a8a:	6879      	ldr	r1, [r7, #4]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	011b      	lsls	r3, r3, #4
 8002a90:	1a9b      	subs	r3, r3, r2
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	440b      	add	r3, r1
 8002a96:	331b      	adds	r3, #27
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	f040 842b 	bne.w	80032f6 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002aa0:	78fa      	ldrb	r2, [r7, #3]
 8002aa2:	6879      	ldr	r1, [r7, #4]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	011b      	lsls	r3, r3, #4
 8002aa8:	1a9b      	subs	r3, r3, r2
 8002aaa:	009b      	lsls	r3, r3, #2
 8002aac:	440b      	add	r3, r1
 8002aae:	3326      	adds	r3, #38	@ 0x26
 8002ab0:	781b      	ldrb	r3, [r3, #0]
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d009      	beq.n	8002aca <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002ab6:	78fa      	ldrb	r2, [r7, #3]
 8002ab8:	6879      	ldr	r1, [r7, #4]
 8002aba:	4613      	mov	r3, r2
 8002abc:	011b      	lsls	r3, r3, #4
 8002abe:	1a9b      	subs	r3, r3, r2
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	440b      	add	r3, r1
 8002ac4:	331b      	adds	r3, #27
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002aca:	78fa      	ldrb	r2, [r7, #3]
 8002acc:	6879      	ldr	r1, [r7, #4]
 8002ace:	4613      	mov	r3, r2
 8002ad0:	011b      	lsls	r3, r3, #4
 8002ad2:	1a9b      	subs	r3, r3, r2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	440b      	add	r3, r1
 8002ad8:	334d      	adds	r3, #77	@ 0x4d
 8002ada:	2203      	movs	r2, #3
 8002adc:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	78fa      	ldrb	r2, [r7, #3]
 8002ae4:	4611      	mov	r1, r2
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f002 faf7 	bl	80050da <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002aec:	78fa      	ldrb	r2, [r7, #3]
 8002aee:	6879      	ldr	r1, [r7, #4]
 8002af0:	4613      	mov	r3, r2
 8002af2:	011b      	lsls	r3, r3, #4
 8002af4:	1a9b      	subs	r3, r3, r2
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	440b      	add	r3, r1
 8002afa:	3344      	adds	r3, #68	@ 0x44
 8002afc:	2200      	movs	r2, #0
 8002afe:	601a      	str	r2, [r3, #0]
 8002b00:	e3f9      	b.n	80032f6 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	78fa      	ldrb	r2, [r7, #3]
 8002b08:	4611      	mov	r1, r2
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f002 fa68 	bl	8004fe0 <USB_ReadChInterrupts>
 8002b10:	4603      	mov	r3, r0
 8002b12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b1a:	d111      	bne.n	8002b40 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002b1c:	78fb      	ldrb	r3, [r7, #3]
 8002b1e:	015a      	lsls	r2, r3, #5
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	4413      	add	r3, r2
 8002b24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b28:	461a      	mov	r2, r3
 8002b2a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b2e:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	78fa      	ldrb	r2, [r7, #3]
 8002b36:	4611      	mov	r1, r2
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f002 face 	bl	80050da <USB_HC_Halt>
 8002b3e:	e3da      	b.n	80032f6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	78fa      	ldrb	r2, [r7, #3]
 8002b46:	4611      	mov	r1, r2
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f002 fa49 	bl	8004fe0 <USB_ReadChInterrupts>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	f003 0301 	and.w	r3, r3, #1
 8002b54:	2b01      	cmp	r3, #1
 8002b56:	d168      	bne.n	8002c2a <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002b58:	78fa      	ldrb	r2, [r7, #3]
 8002b5a:	6879      	ldr	r1, [r7, #4]
 8002b5c:	4613      	mov	r3, r2
 8002b5e:	011b      	lsls	r3, r3, #4
 8002b60:	1a9b      	subs	r3, r3, r2
 8002b62:	009b      	lsls	r3, r3, #2
 8002b64:	440b      	add	r3, r1
 8002b66:	3344      	adds	r3, #68	@ 0x44
 8002b68:	2200      	movs	r2, #0
 8002b6a:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	78fa      	ldrb	r2, [r7, #3]
 8002b72:	4611      	mov	r1, r2
 8002b74:	4618      	mov	r0, r3
 8002b76:	f002 fa33 	bl	8004fe0 <USB_ReadChInterrupts>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b80:	2b40      	cmp	r3, #64	@ 0x40
 8002b82:	d112      	bne.n	8002baa <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002b84:	78fa      	ldrb	r2, [r7, #3]
 8002b86:	6879      	ldr	r1, [r7, #4]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	011b      	lsls	r3, r3, #4
 8002b8c:	1a9b      	subs	r3, r3, r2
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	440b      	add	r3, r1
 8002b92:	3319      	adds	r3, #25
 8002b94:	2201      	movs	r2, #1
 8002b96:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002b98:	78fb      	ldrb	r3, [r7, #3]
 8002b9a:	015a      	lsls	r2, r3, #5
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	2340      	movs	r3, #64	@ 0x40
 8002ba8:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002baa:	78fa      	ldrb	r2, [r7, #3]
 8002bac:	6879      	ldr	r1, [r7, #4]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	011b      	lsls	r3, r3, #4
 8002bb2:	1a9b      	subs	r3, r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	440b      	add	r3, r1
 8002bb8:	331b      	adds	r3, #27
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d019      	beq.n	8002bf4 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002bc0:	78fa      	ldrb	r2, [r7, #3]
 8002bc2:	6879      	ldr	r1, [r7, #4]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	011b      	lsls	r3, r3, #4
 8002bc8:	1a9b      	subs	r3, r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	440b      	add	r3, r1
 8002bce:	331b      	adds	r3, #27
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002bd4:	78fb      	ldrb	r3, [r7, #3]
 8002bd6:	015a      	lsls	r2, r3, #5
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	4413      	add	r3, r2
 8002bdc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	78fa      	ldrb	r2, [r7, #3]
 8002be4:	0151      	lsls	r1, r2, #5
 8002be6:	693a      	ldr	r2, [r7, #16]
 8002be8:	440a      	add	r2, r1
 8002bea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002bee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bf2:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002bf4:	78fb      	ldrb	r3, [r7, #3]
 8002bf6:	015a      	lsls	r2, r3, #5
 8002bf8:	693b      	ldr	r3, [r7, #16]
 8002bfa:	4413      	add	r3, r2
 8002bfc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c00:	461a      	mov	r2, r3
 8002c02:	2301      	movs	r3, #1
 8002c04:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002c06:	78fa      	ldrb	r2, [r7, #3]
 8002c08:	6879      	ldr	r1, [r7, #4]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	011b      	lsls	r3, r3, #4
 8002c0e:	1a9b      	subs	r3, r3, r2
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	440b      	add	r3, r1
 8002c14:	334d      	adds	r3, #77	@ 0x4d
 8002c16:	2201      	movs	r2, #1
 8002c18:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	78fa      	ldrb	r2, [r7, #3]
 8002c20:	4611      	mov	r1, r2
 8002c22:	4618      	mov	r0, r3
 8002c24:	f002 fa59 	bl	80050da <USB_HC_Halt>
 8002c28:	e365      	b.n	80032f6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	78fa      	ldrb	r2, [r7, #3]
 8002c30:	4611      	mov	r1, r2
 8002c32:	4618      	mov	r0, r3
 8002c34:	f002 f9d4 	bl	8004fe0 <USB_ReadChInterrupts>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c3e:	2b40      	cmp	r3, #64	@ 0x40
 8002c40:	d139      	bne.n	8002cb6 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002c42:	78fa      	ldrb	r2, [r7, #3]
 8002c44:	6879      	ldr	r1, [r7, #4]
 8002c46:	4613      	mov	r3, r2
 8002c48:	011b      	lsls	r3, r3, #4
 8002c4a:	1a9b      	subs	r3, r3, r2
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	440b      	add	r3, r1
 8002c50:	334d      	adds	r3, #77	@ 0x4d
 8002c52:	2205      	movs	r2, #5
 8002c54:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002c56:	78fa      	ldrb	r2, [r7, #3]
 8002c58:	6879      	ldr	r1, [r7, #4]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	011b      	lsls	r3, r3, #4
 8002c5e:	1a9b      	subs	r3, r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	440b      	add	r3, r1
 8002c64:	331a      	adds	r3, #26
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d109      	bne.n	8002c80 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002c6c:	78fa      	ldrb	r2, [r7, #3]
 8002c6e:	6879      	ldr	r1, [r7, #4]
 8002c70:	4613      	mov	r3, r2
 8002c72:	011b      	lsls	r3, r3, #4
 8002c74:	1a9b      	subs	r3, r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	440b      	add	r3, r1
 8002c7a:	3319      	adds	r3, #25
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002c80:	78fa      	ldrb	r2, [r7, #3]
 8002c82:	6879      	ldr	r1, [r7, #4]
 8002c84:	4613      	mov	r3, r2
 8002c86:	011b      	lsls	r3, r3, #4
 8002c88:	1a9b      	subs	r3, r3, r2
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	440b      	add	r3, r1
 8002c8e:	3344      	adds	r3, #68	@ 0x44
 8002c90:	2200      	movs	r2, #0
 8002c92:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	78fa      	ldrb	r2, [r7, #3]
 8002c9a:	4611      	mov	r1, r2
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f002 fa1c 	bl	80050da <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002ca2:	78fb      	ldrb	r3, [r7, #3]
 8002ca4:	015a      	lsls	r2, r3, #5
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	4413      	add	r3, r2
 8002caa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cae:	461a      	mov	r2, r3
 8002cb0:	2340      	movs	r3, #64	@ 0x40
 8002cb2:	6093      	str	r3, [r2, #8]
 8002cb4:	e31f      	b.n	80032f6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	78fa      	ldrb	r2, [r7, #3]
 8002cbc:	4611      	mov	r1, r2
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f002 f98e 	bl	8004fe0 <USB_ReadChInterrupts>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	f003 0308 	and.w	r3, r3, #8
 8002cca:	2b08      	cmp	r3, #8
 8002ccc:	d11a      	bne.n	8002d04 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002cce:	78fb      	ldrb	r3, [r7, #3]
 8002cd0:	015a      	lsls	r2, r3, #5
 8002cd2:	693b      	ldr	r3, [r7, #16]
 8002cd4:	4413      	add	r3, r2
 8002cd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cda:	461a      	mov	r2, r3
 8002cdc:	2308      	movs	r3, #8
 8002cde:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002ce0:	78fa      	ldrb	r2, [r7, #3]
 8002ce2:	6879      	ldr	r1, [r7, #4]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	011b      	lsls	r3, r3, #4
 8002ce8:	1a9b      	subs	r3, r3, r2
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	440b      	add	r3, r1
 8002cee:	334d      	adds	r3, #77	@ 0x4d
 8002cf0:	2206      	movs	r2, #6
 8002cf2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	78fa      	ldrb	r2, [r7, #3]
 8002cfa:	4611      	mov	r1, r2
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f002 f9ec 	bl	80050da <USB_HC_Halt>
 8002d02:	e2f8      	b.n	80032f6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	78fa      	ldrb	r2, [r7, #3]
 8002d0a:	4611      	mov	r1, r2
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f002 f967 	bl	8004fe0 <USB_ReadChInterrupts>
 8002d12:	4603      	mov	r3, r0
 8002d14:	f003 0310 	and.w	r3, r3, #16
 8002d18:	2b10      	cmp	r3, #16
 8002d1a:	d144      	bne.n	8002da6 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002d1c:	78fa      	ldrb	r2, [r7, #3]
 8002d1e:	6879      	ldr	r1, [r7, #4]
 8002d20:	4613      	mov	r3, r2
 8002d22:	011b      	lsls	r3, r3, #4
 8002d24:	1a9b      	subs	r3, r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	440b      	add	r3, r1
 8002d2a:	3344      	adds	r3, #68	@ 0x44
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002d30:	78fa      	ldrb	r2, [r7, #3]
 8002d32:	6879      	ldr	r1, [r7, #4]
 8002d34:	4613      	mov	r3, r2
 8002d36:	011b      	lsls	r3, r3, #4
 8002d38:	1a9b      	subs	r3, r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	440b      	add	r3, r1
 8002d3e:	334d      	adds	r3, #77	@ 0x4d
 8002d40:	2204      	movs	r2, #4
 8002d42:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8002d44:	78fa      	ldrb	r2, [r7, #3]
 8002d46:	6879      	ldr	r1, [r7, #4]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	011b      	lsls	r3, r3, #4
 8002d4c:	1a9b      	subs	r3, r3, r2
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	440b      	add	r3, r1
 8002d52:	3319      	adds	r3, #25
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d114      	bne.n	8002d84 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002d5a:	78fa      	ldrb	r2, [r7, #3]
 8002d5c:	6879      	ldr	r1, [r7, #4]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	011b      	lsls	r3, r3, #4
 8002d62:	1a9b      	subs	r3, r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	440b      	add	r3, r1
 8002d68:	3318      	adds	r3, #24
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d109      	bne.n	8002d84 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8002d70:	78fa      	ldrb	r2, [r7, #3]
 8002d72:	6879      	ldr	r1, [r7, #4]
 8002d74:	4613      	mov	r3, r2
 8002d76:	011b      	lsls	r3, r3, #4
 8002d78:	1a9b      	subs	r3, r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	440b      	add	r3, r1
 8002d7e:	3319      	adds	r3, #25
 8002d80:	2201      	movs	r2, #1
 8002d82:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	78fa      	ldrb	r2, [r7, #3]
 8002d8a:	4611      	mov	r1, r2
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	f002 f9a4 	bl	80050da <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002d92:	78fb      	ldrb	r3, [r7, #3]
 8002d94:	015a      	lsls	r2, r3, #5
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	4413      	add	r3, r2
 8002d9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d9e:	461a      	mov	r2, r3
 8002da0:	2310      	movs	r3, #16
 8002da2:	6093      	str	r3, [r2, #8]
 8002da4:	e2a7      	b.n	80032f6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	78fa      	ldrb	r2, [r7, #3]
 8002dac:	4611      	mov	r1, r2
 8002dae:	4618      	mov	r0, r3
 8002db0:	f002 f916 	bl	8004fe0 <USB_ReadChInterrupts>
 8002db4:	4603      	mov	r3, r0
 8002db6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dba:	2b80      	cmp	r3, #128	@ 0x80
 8002dbc:	f040 8083 	bne.w	8002ec6 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	799b      	ldrb	r3, [r3, #6]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d111      	bne.n	8002dec <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8002dc8:	78fa      	ldrb	r2, [r7, #3]
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	011b      	lsls	r3, r3, #4
 8002dd0:	1a9b      	subs	r3, r3, r2
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	440b      	add	r3, r1
 8002dd6:	334d      	adds	r3, #77	@ 0x4d
 8002dd8:	2207      	movs	r2, #7
 8002dda:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	78fa      	ldrb	r2, [r7, #3]
 8002de2:	4611      	mov	r1, r2
 8002de4:	4618      	mov	r0, r3
 8002de6:	f002 f978 	bl	80050da <USB_HC_Halt>
 8002dea:	e062      	b.n	8002eb2 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8002dec:	78fa      	ldrb	r2, [r7, #3]
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	4613      	mov	r3, r2
 8002df2:	011b      	lsls	r3, r3, #4
 8002df4:	1a9b      	subs	r3, r3, r2
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	440b      	add	r3, r1
 8002dfa:	3344      	adds	r3, #68	@ 0x44
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	1c59      	adds	r1, r3, #1
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	4613      	mov	r3, r2
 8002e04:	011b      	lsls	r3, r3, #4
 8002e06:	1a9b      	subs	r3, r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	4403      	add	r3, r0
 8002e0c:	3344      	adds	r3, #68	@ 0x44
 8002e0e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002e10:	78fa      	ldrb	r2, [r7, #3]
 8002e12:	6879      	ldr	r1, [r7, #4]
 8002e14:	4613      	mov	r3, r2
 8002e16:	011b      	lsls	r3, r3, #4
 8002e18:	1a9b      	subs	r3, r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	440b      	add	r3, r1
 8002e1e:	3344      	adds	r3, #68	@ 0x44
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d922      	bls.n	8002e6c <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002e26:	78fa      	ldrb	r2, [r7, #3]
 8002e28:	6879      	ldr	r1, [r7, #4]
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	011b      	lsls	r3, r3, #4
 8002e2e:	1a9b      	subs	r3, r3, r2
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	440b      	add	r3, r1
 8002e34:	3344      	adds	r3, #68	@ 0x44
 8002e36:	2200      	movs	r2, #0
 8002e38:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002e3a:	78fa      	ldrb	r2, [r7, #3]
 8002e3c:	6879      	ldr	r1, [r7, #4]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	011b      	lsls	r3, r3, #4
 8002e42:	1a9b      	subs	r3, r3, r2
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	440b      	add	r3, r1
 8002e48:	334c      	adds	r3, #76	@ 0x4c
 8002e4a:	2204      	movs	r2, #4
 8002e4c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002e4e:	78fa      	ldrb	r2, [r7, #3]
 8002e50:	6879      	ldr	r1, [r7, #4]
 8002e52:	4613      	mov	r3, r2
 8002e54:	011b      	lsls	r3, r3, #4
 8002e56:	1a9b      	subs	r3, r3, r2
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	440b      	add	r3, r1
 8002e5c:	334c      	adds	r3, #76	@ 0x4c
 8002e5e:	781a      	ldrb	r2, [r3, #0]
 8002e60:	78fb      	ldrb	r3, [r7, #3]
 8002e62:	4619      	mov	r1, r3
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f005 f939 	bl	80080dc <HAL_HCD_HC_NotifyURBChange_Callback>
 8002e6a:	e022      	b.n	8002eb2 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002e6c:	78fa      	ldrb	r2, [r7, #3]
 8002e6e:	6879      	ldr	r1, [r7, #4]
 8002e70:	4613      	mov	r3, r2
 8002e72:	011b      	lsls	r3, r3, #4
 8002e74:	1a9b      	subs	r3, r3, r2
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	440b      	add	r3, r1
 8002e7a:	334c      	adds	r3, #76	@ 0x4c
 8002e7c:	2202      	movs	r2, #2
 8002e7e:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002e80:	78fb      	ldrb	r3, [r7, #3]
 8002e82:	015a      	lsls	r2, r3, #5
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	4413      	add	r3, r2
 8002e88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002e96:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002e9e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002ea0:	78fb      	ldrb	r3, [r7, #3]
 8002ea2:	015a      	lsls	r2, r3, #5
 8002ea4:	693b      	ldr	r3, [r7, #16]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002eac:	461a      	mov	r2, r3
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002eb2:	78fb      	ldrb	r3, [r7, #3]
 8002eb4:	015a      	lsls	r2, r3, #5
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	4413      	add	r3, r2
 8002eba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	2380      	movs	r3, #128	@ 0x80
 8002ec2:	6093      	str	r3, [r2, #8]
 8002ec4:	e217      	b.n	80032f6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	78fa      	ldrb	r2, [r7, #3]
 8002ecc:	4611      	mov	r1, r2
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f002 f886 	bl	8004fe0 <USB_ReadChInterrupts>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ede:	d11b      	bne.n	8002f18 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002ee0:	78fa      	ldrb	r2, [r7, #3]
 8002ee2:	6879      	ldr	r1, [r7, #4]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	011b      	lsls	r3, r3, #4
 8002ee8:	1a9b      	subs	r3, r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	334d      	adds	r3, #77	@ 0x4d
 8002ef0:	2209      	movs	r2, #9
 8002ef2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	78fa      	ldrb	r2, [r7, #3]
 8002efa:	4611      	mov	r1, r2
 8002efc:	4618      	mov	r0, r3
 8002efe:	f002 f8ec 	bl	80050da <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002f02:	78fb      	ldrb	r3, [r7, #3]
 8002f04:	015a      	lsls	r2, r3, #5
 8002f06:	693b      	ldr	r3, [r7, #16]
 8002f08:	4413      	add	r3, r2
 8002f0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f0e:	461a      	mov	r2, r3
 8002f10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f14:	6093      	str	r3, [r2, #8]
 8002f16:	e1ee      	b.n	80032f6 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	78fa      	ldrb	r2, [r7, #3]
 8002f1e:	4611      	mov	r1, r2
 8002f20:	4618      	mov	r0, r3
 8002f22:	f002 f85d 	bl	8004fe0 <USB_ReadChInterrupts>
 8002f26:	4603      	mov	r3, r0
 8002f28:	f003 0302 	and.w	r3, r3, #2
 8002f2c:	2b02      	cmp	r3, #2
 8002f2e:	f040 81df 	bne.w	80032f0 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002f32:	78fb      	ldrb	r3, [r7, #3]
 8002f34:	015a      	lsls	r2, r3, #5
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	4413      	add	r3, r2
 8002f3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f3e:	461a      	mov	r2, r3
 8002f40:	2302      	movs	r3, #2
 8002f42:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002f44:	78fa      	ldrb	r2, [r7, #3]
 8002f46:	6879      	ldr	r1, [r7, #4]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	011b      	lsls	r3, r3, #4
 8002f4c:	1a9b      	subs	r3, r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	440b      	add	r3, r1
 8002f52:	334d      	adds	r3, #77	@ 0x4d
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	f040 8093 	bne.w	8003082 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002f5c:	78fa      	ldrb	r2, [r7, #3]
 8002f5e:	6879      	ldr	r1, [r7, #4]
 8002f60:	4613      	mov	r3, r2
 8002f62:	011b      	lsls	r3, r3, #4
 8002f64:	1a9b      	subs	r3, r3, r2
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	440b      	add	r3, r1
 8002f6a:	334d      	adds	r3, #77	@ 0x4d
 8002f6c:	2202      	movs	r2, #2
 8002f6e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002f70:	78fa      	ldrb	r2, [r7, #3]
 8002f72:	6879      	ldr	r1, [r7, #4]
 8002f74:	4613      	mov	r3, r2
 8002f76:	011b      	lsls	r3, r3, #4
 8002f78:	1a9b      	subs	r3, r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	440b      	add	r3, r1
 8002f7e:	334c      	adds	r3, #76	@ 0x4c
 8002f80:	2201      	movs	r2, #1
 8002f82:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002f84:	78fa      	ldrb	r2, [r7, #3]
 8002f86:	6879      	ldr	r1, [r7, #4]
 8002f88:	4613      	mov	r3, r2
 8002f8a:	011b      	lsls	r3, r3, #4
 8002f8c:	1a9b      	subs	r3, r3, r2
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	440b      	add	r3, r1
 8002f92:	3326      	adds	r3, #38	@ 0x26
 8002f94:	781b      	ldrb	r3, [r3, #0]
 8002f96:	2b02      	cmp	r3, #2
 8002f98:	d00b      	beq.n	8002fb2 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8002f9a:	78fa      	ldrb	r2, [r7, #3]
 8002f9c:	6879      	ldr	r1, [r7, #4]
 8002f9e:	4613      	mov	r3, r2
 8002fa0:	011b      	lsls	r3, r3, #4
 8002fa2:	1a9b      	subs	r3, r3, r2
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	440b      	add	r3, r1
 8002fa8:	3326      	adds	r3, #38	@ 0x26
 8002faa:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8002fac:	2b03      	cmp	r3, #3
 8002fae:	f040 8190 	bne.w	80032d2 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	799b      	ldrb	r3, [r3, #6]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d115      	bne.n	8002fe6 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8002fba:	78fa      	ldrb	r2, [r7, #3]
 8002fbc:	6879      	ldr	r1, [r7, #4]
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	011b      	lsls	r3, r3, #4
 8002fc2:	1a9b      	subs	r3, r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	440b      	add	r3, r1
 8002fc8:	333d      	adds	r3, #61	@ 0x3d
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	78fa      	ldrb	r2, [r7, #3]
 8002fce:	f083 0301 	eor.w	r3, r3, #1
 8002fd2:	b2d8      	uxtb	r0, r3
 8002fd4:	6879      	ldr	r1, [r7, #4]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	011b      	lsls	r3, r3, #4
 8002fda:	1a9b      	subs	r3, r3, r2
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	440b      	add	r3, r1
 8002fe0:	333d      	adds	r3, #61	@ 0x3d
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	799b      	ldrb	r3, [r3, #6]
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	f040 8171 	bne.w	80032d2 <HCD_HC_OUT_IRQHandler+0x954>
 8002ff0:	78fa      	ldrb	r2, [r7, #3]
 8002ff2:	6879      	ldr	r1, [r7, #4]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	011b      	lsls	r3, r3, #4
 8002ff8:	1a9b      	subs	r3, r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	3334      	adds	r3, #52	@ 0x34
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2b00      	cmp	r3, #0
 8003004:	f000 8165 	beq.w	80032d2 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003008:	78fa      	ldrb	r2, [r7, #3]
 800300a:	6879      	ldr	r1, [r7, #4]
 800300c:	4613      	mov	r3, r2
 800300e:	011b      	lsls	r3, r3, #4
 8003010:	1a9b      	subs	r3, r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	440b      	add	r3, r1
 8003016:	3334      	adds	r3, #52	@ 0x34
 8003018:	6819      	ldr	r1, [r3, #0]
 800301a:	78fa      	ldrb	r2, [r7, #3]
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	4613      	mov	r3, r2
 8003020:	011b      	lsls	r3, r3, #4
 8003022:	1a9b      	subs	r3, r3, r2
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	4403      	add	r3, r0
 8003028:	3328      	adds	r3, #40	@ 0x28
 800302a:	881b      	ldrh	r3, [r3, #0]
 800302c:	440b      	add	r3, r1
 800302e:	1e59      	subs	r1, r3, #1
 8003030:	78fa      	ldrb	r2, [r7, #3]
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	4613      	mov	r3, r2
 8003036:	011b      	lsls	r3, r3, #4
 8003038:	1a9b      	subs	r3, r3, r2
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	4403      	add	r3, r0
 800303e:	3328      	adds	r3, #40	@ 0x28
 8003040:	881b      	ldrh	r3, [r3, #0]
 8003042:	fbb1 f3f3 	udiv	r3, r1, r3
 8003046:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	f000 813f 	beq.w	80032d2 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003054:	78fa      	ldrb	r2, [r7, #3]
 8003056:	6879      	ldr	r1, [r7, #4]
 8003058:	4613      	mov	r3, r2
 800305a:	011b      	lsls	r3, r3, #4
 800305c:	1a9b      	subs	r3, r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	440b      	add	r3, r1
 8003062:	333d      	adds	r3, #61	@ 0x3d
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	78fa      	ldrb	r2, [r7, #3]
 8003068:	f083 0301 	eor.w	r3, r3, #1
 800306c:	b2d8      	uxtb	r0, r3
 800306e:	6879      	ldr	r1, [r7, #4]
 8003070:	4613      	mov	r3, r2
 8003072:	011b      	lsls	r3, r3, #4
 8003074:	1a9b      	subs	r3, r3, r2
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	440b      	add	r3, r1
 800307a:	333d      	adds	r3, #61	@ 0x3d
 800307c:	4602      	mov	r2, r0
 800307e:	701a      	strb	r2, [r3, #0]
 8003080:	e127      	b.n	80032d2 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003082:	78fa      	ldrb	r2, [r7, #3]
 8003084:	6879      	ldr	r1, [r7, #4]
 8003086:	4613      	mov	r3, r2
 8003088:	011b      	lsls	r3, r3, #4
 800308a:	1a9b      	subs	r3, r3, r2
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	440b      	add	r3, r1
 8003090:	334d      	adds	r3, #77	@ 0x4d
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	2b03      	cmp	r3, #3
 8003096:	d120      	bne.n	80030da <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003098:	78fa      	ldrb	r2, [r7, #3]
 800309a:	6879      	ldr	r1, [r7, #4]
 800309c:	4613      	mov	r3, r2
 800309e:	011b      	lsls	r3, r3, #4
 80030a0:	1a9b      	subs	r3, r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	440b      	add	r3, r1
 80030a6:	334d      	adds	r3, #77	@ 0x4d
 80030a8:	2202      	movs	r2, #2
 80030aa:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80030ac:	78fa      	ldrb	r2, [r7, #3]
 80030ae:	6879      	ldr	r1, [r7, #4]
 80030b0:	4613      	mov	r3, r2
 80030b2:	011b      	lsls	r3, r3, #4
 80030b4:	1a9b      	subs	r3, r3, r2
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	440b      	add	r3, r1
 80030ba:	331b      	adds	r3, #27
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	f040 8107 	bne.w	80032d2 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80030c4:	78fa      	ldrb	r2, [r7, #3]
 80030c6:	6879      	ldr	r1, [r7, #4]
 80030c8:	4613      	mov	r3, r2
 80030ca:	011b      	lsls	r3, r3, #4
 80030cc:	1a9b      	subs	r3, r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	440b      	add	r3, r1
 80030d2:	334c      	adds	r3, #76	@ 0x4c
 80030d4:	2202      	movs	r2, #2
 80030d6:	701a      	strb	r2, [r3, #0]
 80030d8:	e0fb      	b.n	80032d2 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80030da:	78fa      	ldrb	r2, [r7, #3]
 80030dc:	6879      	ldr	r1, [r7, #4]
 80030de:	4613      	mov	r3, r2
 80030e0:	011b      	lsls	r3, r3, #4
 80030e2:	1a9b      	subs	r3, r3, r2
 80030e4:	009b      	lsls	r3, r3, #2
 80030e6:	440b      	add	r3, r1
 80030e8:	334d      	adds	r3, #77	@ 0x4d
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	2b04      	cmp	r3, #4
 80030ee:	d13a      	bne.n	8003166 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80030f0:	78fa      	ldrb	r2, [r7, #3]
 80030f2:	6879      	ldr	r1, [r7, #4]
 80030f4:	4613      	mov	r3, r2
 80030f6:	011b      	lsls	r3, r3, #4
 80030f8:	1a9b      	subs	r3, r3, r2
 80030fa:	009b      	lsls	r3, r3, #2
 80030fc:	440b      	add	r3, r1
 80030fe:	334d      	adds	r3, #77	@ 0x4d
 8003100:	2202      	movs	r2, #2
 8003102:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003104:	78fa      	ldrb	r2, [r7, #3]
 8003106:	6879      	ldr	r1, [r7, #4]
 8003108:	4613      	mov	r3, r2
 800310a:	011b      	lsls	r3, r3, #4
 800310c:	1a9b      	subs	r3, r3, r2
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	440b      	add	r3, r1
 8003112:	334c      	adds	r3, #76	@ 0x4c
 8003114:	2202      	movs	r2, #2
 8003116:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003118:	78fa      	ldrb	r2, [r7, #3]
 800311a:	6879      	ldr	r1, [r7, #4]
 800311c:	4613      	mov	r3, r2
 800311e:	011b      	lsls	r3, r3, #4
 8003120:	1a9b      	subs	r3, r3, r2
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	440b      	add	r3, r1
 8003126:	331b      	adds	r3, #27
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	2b01      	cmp	r3, #1
 800312c:	f040 80d1 	bne.w	80032d2 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003130:	78fa      	ldrb	r2, [r7, #3]
 8003132:	6879      	ldr	r1, [r7, #4]
 8003134:	4613      	mov	r3, r2
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	1a9b      	subs	r3, r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	440b      	add	r3, r1
 800313e:	331b      	adds	r3, #27
 8003140:	2200      	movs	r2, #0
 8003142:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003144:	78fb      	ldrb	r3, [r7, #3]
 8003146:	015a      	lsls	r2, r3, #5
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	4413      	add	r3, r2
 800314c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	78fa      	ldrb	r2, [r7, #3]
 8003154:	0151      	lsls	r1, r2, #5
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	440a      	add	r2, r1
 800315a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800315e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003162:	6053      	str	r3, [r2, #4]
 8003164:	e0b5      	b.n	80032d2 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003166:	78fa      	ldrb	r2, [r7, #3]
 8003168:	6879      	ldr	r1, [r7, #4]
 800316a:	4613      	mov	r3, r2
 800316c:	011b      	lsls	r3, r3, #4
 800316e:	1a9b      	subs	r3, r3, r2
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	440b      	add	r3, r1
 8003174:	334d      	adds	r3, #77	@ 0x4d
 8003176:	781b      	ldrb	r3, [r3, #0]
 8003178:	2b05      	cmp	r3, #5
 800317a:	d114      	bne.n	80031a6 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800317c:	78fa      	ldrb	r2, [r7, #3]
 800317e:	6879      	ldr	r1, [r7, #4]
 8003180:	4613      	mov	r3, r2
 8003182:	011b      	lsls	r3, r3, #4
 8003184:	1a9b      	subs	r3, r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	440b      	add	r3, r1
 800318a:	334d      	adds	r3, #77	@ 0x4d
 800318c:	2202      	movs	r2, #2
 800318e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003190:	78fa      	ldrb	r2, [r7, #3]
 8003192:	6879      	ldr	r1, [r7, #4]
 8003194:	4613      	mov	r3, r2
 8003196:	011b      	lsls	r3, r3, #4
 8003198:	1a9b      	subs	r3, r3, r2
 800319a:	009b      	lsls	r3, r3, #2
 800319c:	440b      	add	r3, r1
 800319e:	334c      	adds	r3, #76	@ 0x4c
 80031a0:	2202      	movs	r2, #2
 80031a2:	701a      	strb	r2, [r3, #0]
 80031a4:	e095      	b.n	80032d2 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80031a6:	78fa      	ldrb	r2, [r7, #3]
 80031a8:	6879      	ldr	r1, [r7, #4]
 80031aa:	4613      	mov	r3, r2
 80031ac:	011b      	lsls	r3, r3, #4
 80031ae:	1a9b      	subs	r3, r3, r2
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	440b      	add	r3, r1
 80031b4:	334d      	adds	r3, #77	@ 0x4d
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	2b06      	cmp	r3, #6
 80031ba:	d114      	bne.n	80031e6 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80031bc:	78fa      	ldrb	r2, [r7, #3]
 80031be:	6879      	ldr	r1, [r7, #4]
 80031c0:	4613      	mov	r3, r2
 80031c2:	011b      	lsls	r3, r3, #4
 80031c4:	1a9b      	subs	r3, r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	440b      	add	r3, r1
 80031ca:	334d      	adds	r3, #77	@ 0x4d
 80031cc:	2202      	movs	r2, #2
 80031ce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80031d0:	78fa      	ldrb	r2, [r7, #3]
 80031d2:	6879      	ldr	r1, [r7, #4]
 80031d4:	4613      	mov	r3, r2
 80031d6:	011b      	lsls	r3, r3, #4
 80031d8:	1a9b      	subs	r3, r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	440b      	add	r3, r1
 80031de:	334c      	adds	r3, #76	@ 0x4c
 80031e0:	2205      	movs	r2, #5
 80031e2:	701a      	strb	r2, [r3, #0]
 80031e4:	e075      	b.n	80032d2 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80031e6:	78fa      	ldrb	r2, [r7, #3]
 80031e8:	6879      	ldr	r1, [r7, #4]
 80031ea:	4613      	mov	r3, r2
 80031ec:	011b      	lsls	r3, r3, #4
 80031ee:	1a9b      	subs	r3, r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	440b      	add	r3, r1
 80031f4:	334d      	adds	r3, #77	@ 0x4d
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	2b07      	cmp	r3, #7
 80031fa:	d00a      	beq.n	8003212 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80031fc:	78fa      	ldrb	r2, [r7, #3]
 80031fe:	6879      	ldr	r1, [r7, #4]
 8003200:	4613      	mov	r3, r2
 8003202:	011b      	lsls	r3, r3, #4
 8003204:	1a9b      	subs	r3, r3, r2
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	440b      	add	r3, r1
 800320a:	334d      	adds	r3, #77	@ 0x4d
 800320c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800320e:	2b09      	cmp	r3, #9
 8003210:	d170      	bne.n	80032f4 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003212:	78fa      	ldrb	r2, [r7, #3]
 8003214:	6879      	ldr	r1, [r7, #4]
 8003216:	4613      	mov	r3, r2
 8003218:	011b      	lsls	r3, r3, #4
 800321a:	1a9b      	subs	r3, r3, r2
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	440b      	add	r3, r1
 8003220:	334d      	adds	r3, #77	@ 0x4d
 8003222:	2202      	movs	r2, #2
 8003224:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003226:	78fa      	ldrb	r2, [r7, #3]
 8003228:	6879      	ldr	r1, [r7, #4]
 800322a:	4613      	mov	r3, r2
 800322c:	011b      	lsls	r3, r3, #4
 800322e:	1a9b      	subs	r3, r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	440b      	add	r3, r1
 8003234:	3344      	adds	r3, #68	@ 0x44
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	1c59      	adds	r1, r3, #1
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	4613      	mov	r3, r2
 800323e:	011b      	lsls	r3, r3, #4
 8003240:	1a9b      	subs	r3, r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	4403      	add	r3, r0
 8003246:	3344      	adds	r3, #68	@ 0x44
 8003248:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800324a:	78fa      	ldrb	r2, [r7, #3]
 800324c:	6879      	ldr	r1, [r7, #4]
 800324e:	4613      	mov	r3, r2
 8003250:	011b      	lsls	r3, r3, #4
 8003252:	1a9b      	subs	r3, r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	440b      	add	r3, r1
 8003258:	3344      	adds	r3, #68	@ 0x44
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	2b02      	cmp	r3, #2
 800325e:	d914      	bls.n	800328a <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003260:	78fa      	ldrb	r2, [r7, #3]
 8003262:	6879      	ldr	r1, [r7, #4]
 8003264:	4613      	mov	r3, r2
 8003266:	011b      	lsls	r3, r3, #4
 8003268:	1a9b      	subs	r3, r3, r2
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	440b      	add	r3, r1
 800326e:	3344      	adds	r3, #68	@ 0x44
 8003270:	2200      	movs	r2, #0
 8003272:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003274:	78fa      	ldrb	r2, [r7, #3]
 8003276:	6879      	ldr	r1, [r7, #4]
 8003278:	4613      	mov	r3, r2
 800327a:	011b      	lsls	r3, r3, #4
 800327c:	1a9b      	subs	r3, r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	440b      	add	r3, r1
 8003282:	334c      	adds	r3, #76	@ 0x4c
 8003284:	2204      	movs	r2, #4
 8003286:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003288:	e022      	b.n	80032d0 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800328a:	78fa      	ldrb	r2, [r7, #3]
 800328c:	6879      	ldr	r1, [r7, #4]
 800328e:	4613      	mov	r3, r2
 8003290:	011b      	lsls	r3, r3, #4
 8003292:	1a9b      	subs	r3, r3, r2
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	440b      	add	r3, r1
 8003298:	334c      	adds	r3, #76	@ 0x4c
 800329a:	2202      	movs	r2, #2
 800329c:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800329e:	78fb      	ldrb	r3, [r7, #3]
 80032a0:	015a      	lsls	r2, r3, #5
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	4413      	add	r3, r2
 80032a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80032b4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80032bc:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80032be:	78fb      	ldrb	r3, [r7, #3]
 80032c0:	015a      	lsls	r2, r3, #5
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	4413      	add	r3, r2
 80032c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032ca:	461a      	mov	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80032d0:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80032d2:	78fa      	ldrb	r2, [r7, #3]
 80032d4:	6879      	ldr	r1, [r7, #4]
 80032d6:	4613      	mov	r3, r2
 80032d8:	011b      	lsls	r3, r3, #4
 80032da:	1a9b      	subs	r3, r3, r2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	440b      	add	r3, r1
 80032e0:	334c      	adds	r3, #76	@ 0x4c
 80032e2:	781a      	ldrb	r2, [r3, #0]
 80032e4:	78fb      	ldrb	r3, [r7, #3]
 80032e6:	4619      	mov	r1, r3
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	f004 fef7 	bl	80080dc <HAL_HCD_HC_NotifyURBChange_Callback>
 80032ee:	e002      	b.n	80032f6 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80032f0:	bf00      	nop
 80032f2:	e000      	b.n	80032f6 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80032f4:	bf00      	nop
  }
}
 80032f6:	3718      	adds	r7, #24
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b08a      	sub	sp, #40	@ 0x28
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800330a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800330c:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	6a1b      	ldr	r3, [r3, #32]
 8003314:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	f003 030f 	and.w	r3, r3, #15
 800331c:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	0c5b      	lsrs	r3, r3, #17
 8003322:	f003 030f 	and.w	r3, r3, #15
 8003326:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	091b      	lsrs	r3, r3, #4
 800332c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003330:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	2b02      	cmp	r3, #2
 8003336:	d004      	beq.n	8003342 <HCD_RXQLVL_IRQHandler+0x46>
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	2b05      	cmp	r3, #5
 800333c:	f000 80b6 	beq.w	80034ac <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003340:	e0b7      	b.n	80034b2 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	2b00      	cmp	r3, #0
 8003346:	f000 80b3 	beq.w	80034b0 <HCD_RXQLVL_IRQHandler+0x1b4>
 800334a:	6879      	ldr	r1, [r7, #4]
 800334c:	69ba      	ldr	r2, [r7, #24]
 800334e:	4613      	mov	r3, r2
 8003350:	011b      	lsls	r3, r3, #4
 8003352:	1a9b      	subs	r3, r3, r2
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	440b      	add	r3, r1
 8003358:	332c      	adds	r3, #44	@ 0x2c
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	2b00      	cmp	r3, #0
 800335e:	f000 80a7 	beq.w	80034b0 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003362:	6879      	ldr	r1, [r7, #4]
 8003364:	69ba      	ldr	r2, [r7, #24]
 8003366:	4613      	mov	r3, r2
 8003368:	011b      	lsls	r3, r3, #4
 800336a:	1a9b      	subs	r3, r3, r2
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	440b      	add	r3, r1
 8003370:	3338      	adds	r3, #56	@ 0x38
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	18d1      	adds	r1, r2, r3
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	4613      	mov	r3, r2
 800337e:	011b      	lsls	r3, r3, #4
 8003380:	1a9b      	subs	r3, r3, r2
 8003382:	009b      	lsls	r3, r3, #2
 8003384:	4403      	add	r3, r0
 8003386:	3334      	adds	r3, #52	@ 0x34
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4299      	cmp	r1, r3
 800338c:	f200 8083 	bhi.w	8003496 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6818      	ldr	r0, [r3, #0]
 8003394:	6879      	ldr	r1, [r7, #4]
 8003396:	69ba      	ldr	r2, [r7, #24]
 8003398:	4613      	mov	r3, r2
 800339a:	011b      	lsls	r3, r3, #4
 800339c:	1a9b      	subs	r3, r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	440b      	add	r3, r1
 80033a2:	332c      	adds	r3, #44	@ 0x2c
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	693a      	ldr	r2, [r7, #16]
 80033a8:	b292      	uxth	r2, r2
 80033aa:	4619      	mov	r1, r3
 80033ac:	f001 fdad 	bl	8004f0a <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80033b0:	6879      	ldr	r1, [r7, #4]
 80033b2:	69ba      	ldr	r2, [r7, #24]
 80033b4:	4613      	mov	r3, r2
 80033b6:	011b      	lsls	r3, r3, #4
 80033b8:	1a9b      	subs	r3, r3, r2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	440b      	add	r3, r1
 80033be:	332c      	adds	r3, #44	@ 0x2c
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	18d1      	adds	r1, r2, r3
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	4613      	mov	r3, r2
 80033cc:	011b      	lsls	r3, r3, #4
 80033ce:	1a9b      	subs	r3, r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	4403      	add	r3, r0
 80033d4:	332c      	adds	r3, #44	@ 0x2c
 80033d6:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80033d8:	6879      	ldr	r1, [r7, #4]
 80033da:	69ba      	ldr	r2, [r7, #24]
 80033dc:	4613      	mov	r3, r2
 80033de:	011b      	lsls	r3, r3, #4
 80033e0:	1a9b      	subs	r3, r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	440b      	add	r3, r1
 80033e6:	3338      	adds	r3, #56	@ 0x38
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	18d1      	adds	r1, r2, r3
 80033ee:	6878      	ldr	r0, [r7, #4]
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	4613      	mov	r3, r2
 80033f4:	011b      	lsls	r3, r3, #4
 80033f6:	1a9b      	subs	r3, r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	4403      	add	r3, r0
 80033fc:	3338      	adds	r3, #56	@ 0x38
 80033fe:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	015a      	lsls	r2, r3, #5
 8003404:	6a3b      	ldr	r3, [r7, #32]
 8003406:	4413      	add	r3, r2
 8003408:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800340c:	691b      	ldr	r3, [r3, #16]
 800340e:	0cdb      	lsrs	r3, r3, #19
 8003410:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003414:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003416:	6879      	ldr	r1, [r7, #4]
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	4613      	mov	r3, r2
 800341c:	011b      	lsls	r3, r3, #4
 800341e:	1a9b      	subs	r3, r3, r2
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	440b      	add	r3, r1
 8003424:	3328      	adds	r3, #40	@ 0x28
 8003426:	881b      	ldrh	r3, [r3, #0]
 8003428:	461a      	mov	r2, r3
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	4293      	cmp	r3, r2
 800342e:	d13f      	bne.n	80034b0 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d03c      	beq.n	80034b0 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	015a      	lsls	r2, r3, #5
 800343a:	6a3b      	ldr	r3, [r7, #32]
 800343c:	4413      	add	r3, r2
 800343e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800344c:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003454:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	015a      	lsls	r2, r3, #5
 800345a:	6a3b      	ldr	r3, [r7, #32]
 800345c:	4413      	add	r3, r2
 800345e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003462:	461a      	mov	r2, r3
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003468:	6879      	ldr	r1, [r7, #4]
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	4613      	mov	r3, r2
 800346e:	011b      	lsls	r3, r3, #4
 8003470:	1a9b      	subs	r3, r3, r2
 8003472:	009b      	lsls	r3, r3, #2
 8003474:	440b      	add	r3, r1
 8003476:	333c      	adds	r3, #60	@ 0x3c
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	f083 0301 	eor.w	r3, r3, #1
 800347e:	b2d8      	uxtb	r0, r3
 8003480:	6879      	ldr	r1, [r7, #4]
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	4613      	mov	r3, r2
 8003486:	011b      	lsls	r3, r3, #4
 8003488:	1a9b      	subs	r3, r3, r2
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	440b      	add	r3, r1
 800348e:	333c      	adds	r3, #60	@ 0x3c
 8003490:	4602      	mov	r2, r0
 8003492:	701a      	strb	r2, [r3, #0]
      break;
 8003494:	e00c      	b.n	80034b0 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003496:	6879      	ldr	r1, [r7, #4]
 8003498:	69ba      	ldr	r2, [r7, #24]
 800349a:	4613      	mov	r3, r2
 800349c:	011b      	lsls	r3, r3, #4
 800349e:	1a9b      	subs	r3, r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	440b      	add	r3, r1
 80034a4:	334c      	adds	r3, #76	@ 0x4c
 80034a6:	2204      	movs	r2, #4
 80034a8:	701a      	strb	r2, [r3, #0]
      break;
 80034aa:	e001      	b.n	80034b0 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80034ac:	bf00      	nop
 80034ae:	e000      	b.n	80034b2 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80034b0:	bf00      	nop
  }
}
 80034b2:	bf00      	nop
 80034b4:	3728      	adds	r7, #40	@ 0x28
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80034ba:	b580      	push	{r7, lr}
 80034bc:	b086      	sub	sp, #24
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80034e6:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d10b      	bne.n	800350a <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	f003 0301 	and.w	r3, r3, #1
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d102      	bne.n	8003502 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f004 fdd1 	bl	80080a4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003502:	68bb      	ldr	r3, [r7, #8]
 8003504:	f043 0302 	orr.w	r3, r3, #2
 8003508:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f003 0308 	and.w	r3, r3, #8
 8003510:	2b08      	cmp	r3, #8
 8003512:	d132      	bne.n	800357a <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	f043 0308 	orr.w	r3, r3, #8
 800351a:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f003 0304 	and.w	r3, r3, #4
 8003522:	2b04      	cmp	r3, #4
 8003524:	d126      	bne.n	8003574 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	7a5b      	ldrb	r3, [r3, #9]
 800352a:	2b02      	cmp	r3, #2
 800352c:	d113      	bne.n	8003556 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8003534:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003538:	d106      	bne.n	8003548 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2102      	movs	r1, #2
 8003540:	4618      	mov	r0, r3
 8003542:	f001 fd7c 	bl	800503e <USB_InitFSLSPClkSel>
 8003546:	e011      	b.n	800356c <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2101      	movs	r1, #1
 800354e:	4618      	mov	r0, r3
 8003550:	f001 fd75 	bl	800503e <USB_InitFSLSPClkSel>
 8003554:	e00a      	b.n	800356c <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	79db      	ldrb	r3, [r3, #7]
 800355a:	2b01      	cmp	r3, #1
 800355c:	d106      	bne.n	800356c <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003564:	461a      	mov	r2, r3
 8003566:	f64e 2360 	movw	r3, #60000	@ 0xea60
 800356a:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f004 fdc7 	bl	8008100 <HAL_HCD_PortEnabled_Callback>
 8003572:	e002      	b.n	800357a <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f004 fdd1 	bl	800811c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f003 0320 	and.w	r3, r3, #32
 8003580:	2b20      	cmp	r3, #32
 8003582:	d103      	bne.n	800358c <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	f043 0320 	orr.w	r3, r3, #32
 800358a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800358c:	693b      	ldr	r3, [r7, #16]
 800358e:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003592:	461a      	mov	r2, r3
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	6013      	str	r3, [r2, #0]
}
 8003598:	bf00      	nop
 800359a:	3718      	adds	r7, #24
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d101      	bne.n	80035b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e12b      	b.n	800380a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d106      	bne.n	80035cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f7fd fcc0 	bl	8000f4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2224      	movs	r2, #36	@ 0x24
 80035d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f022 0201 	bic.w	r2, r2, #1
 80035e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003602:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003604:	f001 fa20 	bl	8004a48 <HAL_RCC_GetPCLK1Freq>
 8003608:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	4a81      	ldr	r2, [pc, #516]	@ (8003814 <HAL_I2C_Init+0x274>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d807      	bhi.n	8003624 <HAL_I2C_Init+0x84>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	4a80      	ldr	r2, [pc, #512]	@ (8003818 <HAL_I2C_Init+0x278>)
 8003618:	4293      	cmp	r3, r2
 800361a:	bf94      	ite	ls
 800361c:	2301      	movls	r3, #1
 800361e:	2300      	movhi	r3, #0
 8003620:	b2db      	uxtb	r3, r3
 8003622:	e006      	b.n	8003632 <HAL_I2C_Init+0x92>
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	4a7d      	ldr	r2, [pc, #500]	@ (800381c <HAL_I2C_Init+0x27c>)
 8003628:	4293      	cmp	r3, r2
 800362a:	bf94      	ite	ls
 800362c:	2301      	movls	r3, #1
 800362e:	2300      	movhi	r3, #0
 8003630:	b2db      	uxtb	r3, r3
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e0e7      	b.n	800380a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	4a78      	ldr	r2, [pc, #480]	@ (8003820 <HAL_I2C_Init+0x280>)
 800363e:	fba2 2303 	umull	r2, r3, r2, r3
 8003642:	0c9b      	lsrs	r3, r3, #18
 8003644:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68ba      	ldr	r2, [r7, #8]
 8003656:	430a      	orrs	r2, r1
 8003658:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	6a1b      	ldr	r3, [r3, #32]
 8003660:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	4a6a      	ldr	r2, [pc, #424]	@ (8003814 <HAL_I2C_Init+0x274>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d802      	bhi.n	8003674 <HAL_I2C_Init+0xd4>
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	3301      	adds	r3, #1
 8003672:	e009      	b.n	8003688 <HAL_I2C_Init+0xe8>
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800367a:	fb02 f303 	mul.w	r3, r2, r3
 800367e:	4a69      	ldr	r2, [pc, #420]	@ (8003824 <HAL_I2C_Init+0x284>)
 8003680:	fba2 2303 	umull	r2, r3, r2, r3
 8003684:	099b      	lsrs	r3, r3, #6
 8003686:	3301      	adds	r3, #1
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	6812      	ldr	r2, [r2, #0]
 800368c:	430b      	orrs	r3, r1
 800368e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	69db      	ldr	r3, [r3, #28]
 8003696:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800369a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	495c      	ldr	r1, [pc, #368]	@ (8003814 <HAL_I2C_Init+0x274>)
 80036a4:	428b      	cmp	r3, r1
 80036a6:	d819      	bhi.n	80036dc <HAL_I2C_Init+0x13c>
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	1e59      	subs	r1, r3, #1
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	005b      	lsls	r3, r3, #1
 80036b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80036b6:	1c59      	adds	r1, r3, #1
 80036b8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80036bc:	400b      	ands	r3, r1
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00a      	beq.n	80036d8 <HAL_I2C_Init+0x138>
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	1e59      	subs	r1, r3, #1
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80036d0:	3301      	adds	r3, #1
 80036d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036d6:	e051      	b.n	800377c <HAL_I2C_Init+0x1dc>
 80036d8:	2304      	movs	r3, #4
 80036da:	e04f      	b.n	800377c <HAL_I2C_Init+0x1dc>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	689b      	ldr	r3, [r3, #8]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d111      	bne.n	8003708 <HAL_I2C_Init+0x168>
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	1e58      	subs	r0, r3, #1
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6859      	ldr	r1, [r3, #4]
 80036ec:	460b      	mov	r3, r1
 80036ee:	005b      	lsls	r3, r3, #1
 80036f0:	440b      	add	r3, r1
 80036f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80036f6:	3301      	adds	r3, #1
 80036f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	bf0c      	ite	eq
 8003700:	2301      	moveq	r3, #1
 8003702:	2300      	movne	r3, #0
 8003704:	b2db      	uxtb	r3, r3
 8003706:	e012      	b.n	800372e <HAL_I2C_Init+0x18e>
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	1e58      	subs	r0, r3, #1
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6859      	ldr	r1, [r3, #4]
 8003710:	460b      	mov	r3, r1
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	440b      	add	r3, r1
 8003716:	0099      	lsls	r1, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	fbb0 f3f3 	udiv	r3, r0, r3
 800371e:	3301      	adds	r3, #1
 8003720:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003724:	2b00      	cmp	r3, #0
 8003726:	bf0c      	ite	eq
 8003728:	2301      	moveq	r3, #1
 800372a:	2300      	movne	r3, #0
 800372c:	b2db      	uxtb	r3, r3
 800372e:	2b00      	cmp	r3, #0
 8003730:	d001      	beq.n	8003736 <HAL_I2C_Init+0x196>
 8003732:	2301      	movs	r3, #1
 8003734:	e022      	b.n	800377c <HAL_I2C_Init+0x1dc>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10e      	bne.n	800375c <HAL_I2C_Init+0x1bc>
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	1e58      	subs	r0, r3, #1
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6859      	ldr	r1, [r3, #4]
 8003746:	460b      	mov	r3, r1
 8003748:	005b      	lsls	r3, r3, #1
 800374a:	440b      	add	r3, r1
 800374c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003750:	3301      	adds	r3, #1
 8003752:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003756:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800375a:	e00f      	b.n	800377c <HAL_I2C_Init+0x1dc>
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	1e58      	subs	r0, r3, #1
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6859      	ldr	r1, [r3, #4]
 8003764:	460b      	mov	r3, r1
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	440b      	add	r3, r1
 800376a:	0099      	lsls	r1, r3, #2
 800376c:	440b      	add	r3, r1
 800376e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003772:	3301      	adds	r3, #1
 8003774:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003778:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800377c:	6879      	ldr	r1, [r7, #4]
 800377e:	6809      	ldr	r1, [r1, #0]
 8003780:	4313      	orrs	r3, r2
 8003782:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	69da      	ldr	r2, [r3, #28]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	431a      	orrs	r2, r3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	430a      	orrs	r2, r1
 800379e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80037aa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037ae:	687a      	ldr	r2, [r7, #4]
 80037b0:	6911      	ldr	r1, [r2, #16]
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	68d2      	ldr	r2, [r2, #12]
 80037b6:	4311      	orrs	r1, r2
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	6812      	ldr	r2, [r2, #0]
 80037bc:	430b      	orrs	r3, r1
 80037be:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	695a      	ldr	r2, [r3, #20]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	699b      	ldr	r3, [r3, #24]
 80037d2:	431a      	orrs	r2, r3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	430a      	orrs	r2, r1
 80037da:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f042 0201 	orr.w	r2, r2, #1
 80037ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2220      	movs	r2, #32
 80037f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003808:	2300      	movs	r3, #0
}
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	000186a0 	.word	0x000186a0
 8003818:	001e847f 	.word	0x001e847f
 800381c:	003d08ff 	.word	0x003d08ff
 8003820:	431bde83 	.word	0x431bde83
 8003824:	10624dd3 	.word	0x10624dd3

08003828 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b088      	sub	sp, #32
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	e128      	b.n	8003a8c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b00      	cmp	r3, #0
 8003844:	d109      	bne.n	800385a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a90      	ldr	r2, [pc, #576]	@ (8003a94 <HAL_I2S_Init+0x26c>)
 8003852:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f7fd fbc1 	bl	8000fdc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2202      	movs	r2, #2
 800385e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	69db      	ldr	r3, [r3, #28]
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	6812      	ldr	r2, [r2, #0]
 800386c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003870:	f023 030f 	bic.w	r3, r3, #15
 8003874:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	2202      	movs	r2, #2
 800387c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	2b02      	cmp	r3, #2
 8003884:	d060      	beq.n	8003948 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	68db      	ldr	r3, [r3, #12]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d102      	bne.n	8003894 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800388e:	2310      	movs	r3, #16
 8003890:	617b      	str	r3, [r7, #20]
 8003892:	e001      	b.n	8003898 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003894:	2320      	movs	r3, #32
 8003896:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	2b20      	cmp	r3, #32
 800389e:	d802      	bhi.n	80038a6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	005b      	lsls	r3, r3, #1
 80038a4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80038a6:	2001      	movs	r0, #1
 80038a8:	f001 f9c4 	bl	8004c34 <HAL_RCCEx_GetPeriphCLKFreq>
 80038ac:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	691b      	ldr	r3, [r3, #16]
 80038b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038b6:	d125      	bne.n	8003904 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	68db      	ldr	r3, [r3, #12]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d010      	beq.n	80038e2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	68fa      	ldr	r2, [r7, #12]
 80038c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80038ca:	4613      	mov	r3, r2
 80038cc:	009b      	lsls	r3, r3, #2
 80038ce:	4413      	add	r3, r2
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	461a      	mov	r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	695b      	ldr	r3, [r3, #20]
 80038d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038dc:	3305      	adds	r3, #5
 80038de:	613b      	str	r3, [r7, #16]
 80038e0:	e01f      	b.n	8003922 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	00db      	lsls	r3, r3, #3
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80038ec:	4613      	mov	r3, r2
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	4413      	add	r3, r2
 80038f2:	005b      	lsls	r3, r3, #1
 80038f4:	461a      	mov	r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80038fe:	3305      	adds	r3, #5
 8003900:	613b      	str	r3, [r7, #16]
 8003902:	e00e      	b.n	8003922 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003904:	68fa      	ldr	r2, [r7, #12]
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	fbb2 f2f3 	udiv	r2, r2, r3
 800390c:	4613      	mov	r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	4413      	add	r3, r2
 8003912:	005b      	lsls	r3, r3, #1
 8003914:	461a      	mov	r2, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	695b      	ldr	r3, [r3, #20]
 800391a:	fbb2 f3f3 	udiv	r3, r2, r3
 800391e:	3305      	adds	r3, #5
 8003920:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	4a5c      	ldr	r2, [pc, #368]	@ (8003a98 <HAL_I2S_Init+0x270>)
 8003926:	fba2 2303 	umull	r2, r3, r2, r3
 800392a:	08db      	lsrs	r3, r3, #3
 800392c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	f003 0301 	and.w	r3, r3, #1
 8003934:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003936:	693a      	ldr	r2, [r7, #16]
 8003938:	69bb      	ldr	r3, [r7, #24]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	085b      	lsrs	r3, r3, #1
 800393e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	021b      	lsls	r3, r3, #8
 8003944:	61bb      	str	r3, [r7, #24]
 8003946:	e003      	b.n	8003950 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003948:	2302      	movs	r3, #2
 800394a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800394c:	2300      	movs	r3, #0
 800394e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	2b01      	cmp	r3, #1
 8003954:	d902      	bls.n	800395c <HAL_I2S_Init+0x134>
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	2bff      	cmp	r3, #255	@ 0xff
 800395a:	d907      	bls.n	800396c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003960:	f043 0210 	orr.w	r2, r3, #16
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e08f      	b.n	8003a8c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	691a      	ldr	r2, [r3, #16]
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	ea42 0103 	orr.w	r1, r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	69fa      	ldr	r2, [r7, #28]
 800397c:	430a      	orrs	r2, r1
 800397e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	69db      	ldr	r3, [r3, #28]
 8003986:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800398a:	f023 030f 	bic.w	r3, r3, #15
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	6851      	ldr	r1, [r2, #4]
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	6892      	ldr	r2, [r2, #8]
 8003996:	4311      	orrs	r1, r2
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	68d2      	ldr	r2, [r2, #12]
 800399c:	4311      	orrs	r1, r2
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	6992      	ldr	r2, [r2, #24]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	431a      	orrs	r2, r3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80039ae:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a1b      	ldr	r3, [r3, #32]
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d161      	bne.n	8003a7c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a38      	ldr	r2, [pc, #224]	@ (8003a9c <HAL_I2S_Init+0x274>)
 80039bc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	4a37      	ldr	r2, [pc, #220]	@ (8003aa0 <HAL_I2S_Init+0x278>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d101      	bne.n	80039cc <HAL_I2S_Init+0x1a4>
 80039c8:	4b36      	ldr	r3, [pc, #216]	@ (8003aa4 <HAL_I2S_Init+0x27c>)
 80039ca:	e001      	b.n	80039d0 <HAL_I2S_Init+0x1a8>
 80039cc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80039d0:	69db      	ldr	r3, [r3, #28]
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	6812      	ldr	r2, [r2, #0]
 80039d6:	4932      	ldr	r1, [pc, #200]	@ (8003aa0 <HAL_I2S_Init+0x278>)
 80039d8:	428a      	cmp	r2, r1
 80039da:	d101      	bne.n	80039e0 <HAL_I2S_Init+0x1b8>
 80039dc:	4a31      	ldr	r2, [pc, #196]	@ (8003aa4 <HAL_I2S_Init+0x27c>)
 80039de:	e001      	b.n	80039e4 <HAL_I2S_Init+0x1bc>
 80039e0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80039e4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80039e8:	f023 030f 	bic.w	r3, r3, #15
 80039ec:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a2b      	ldr	r2, [pc, #172]	@ (8003aa0 <HAL_I2S_Init+0x278>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d101      	bne.n	80039fc <HAL_I2S_Init+0x1d4>
 80039f8:	4b2a      	ldr	r3, [pc, #168]	@ (8003aa4 <HAL_I2S_Init+0x27c>)
 80039fa:	e001      	b.n	8003a00 <HAL_I2S_Init+0x1d8>
 80039fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a00:	2202      	movs	r2, #2
 8003a02:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a25      	ldr	r2, [pc, #148]	@ (8003aa0 <HAL_I2S_Init+0x278>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d101      	bne.n	8003a12 <HAL_I2S_Init+0x1ea>
 8003a0e:	4b25      	ldr	r3, [pc, #148]	@ (8003aa4 <HAL_I2S_Init+0x27c>)
 8003a10:	e001      	b.n	8003a16 <HAL_I2S_Init+0x1ee>
 8003a12:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a16:	69db      	ldr	r3, [r3, #28]
 8003a18:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a22:	d003      	beq.n	8003a2c <HAL_I2S_Init+0x204>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d103      	bne.n	8003a34 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003a2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a30:	613b      	str	r3, [r7, #16]
 8003a32:	e001      	b.n	8003a38 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003a34:	2300      	movs	r3, #0
 8003a36:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003a42:	4313      	orrs	r3, r2
 8003a44:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	68db      	ldr	r3, [r3, #12]
 8003a4a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003a56:	4313      	orrs	r3, r2
 8003a58:	b29a      	uxth	r2, r3
 8003a5a:	897b      	ldrh	r3, [r7, #10]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	b29b      	uxth	r3, r3
 8003a60:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003a64:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a0d      	ldr	r2, [pc, #52]	@ (8003aa0 <HAL_I2S_Init+0x278>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d101      	bne.n	8003a74 <HAL_I2S_Init+0x24c>
 8003a70:	4b0c      	ldr	r3, [pc, #48]	@ (8003aa4 <HAL_I2S_Init+0x27c>)
 8003a72:	e001      	b.n	8003a78 <HAL_I2S_Init+0x250>
 8003a74:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a78:	897a      	ldrh	r2, [r7, #10]
 8003a7a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2201      	movs	r2, #1
 8003a86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003a8a:	2300      	movs	r3, #0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3720      	adds	r7, #32
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	08003b9f 	.word	0x08003b9f
 8003a98:	cccccccd 	.word	0xcccccccd
 8003a9c:	08003cb5 	.word	0x08003cb5
 8003aa0:	40003800 	.word	0x40003800
 8003aa4:	40003400 	.word	0x40003400

08003aa8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003ad8:	bf00      	nop
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af0:	881a      	ldrh	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afc:	1c9a      	adds	r2, r3, #2
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b06:	b29b      	uxth	r3, r3
 8003b08:	3b01      	subs	r3, #1
 8003b0a:	b29a      	uxth	r2, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d10e      	bne.n	8003b38 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	685a      	ldr	r2, [r3, #4]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003b28:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7ff ffb8 	bl	8003aa8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003b38:	bf00      	nop
 8003b3a:	3708      	adds	r7, #8
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68da      	ldr	r2, [r3, #12]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b52:	b292      	uxth	r2, r2
 8003b54:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b5a:	1c9a      	adds	r2, r3, #2
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	3b01      	subs	r3, #1
 8003b68:	b29a      	uxth	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d10e      	bne.n	8003b96 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	685a      	ldr	r2, [r3, #4]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003b86:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f7ff ff93 	bl	8003abc <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003b96:	bf00      	nop
 8003b98:	3708      	adds	r7, #8
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b086      	sub	sp, #24
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	2b04      	cmp	r3, #4
 8003bb8:	d13a      	bne.n	8003c30 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f003 0301 	and.w	r3, r3, #1
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d109      	bne.n	8003bd8 <I2S_IRQHandler+0x3a>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bce:	2b40      	cmp	r3, #64	@ 0x40
 8003bd0:	d102      	bne.n	8003bd8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f7ff ffb4 	bl	8003b40 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bde:	2b40      	cmp	r3, #64	@ 0x40
 8003be0:	d126      	bne.n	8003c30 <I2S_IRQHandler+0x92>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	f003 0320 	and.w	r3, r3, #32
 8003bec:	2b20      	cmp	r3, #32
 8003bee:	d11f      	bne.n	8003c30 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	685a      	ldr	r2, [r3, #4]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003bfe:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003c00:	2300      	movs	r3, #0
 8003c02:	613b      	str	r3, [r7, #16]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68db      	ldr	r3, [r3, #12]
 8003c0a:	613b      	str	r3, [r7, #16]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	613b      	str	r3, [r7, #16]
 8003c14:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c22:	f043 0202 	orr.w	r2, r3, #2
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f7ff ff50 	bl	8003ad0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	2b03      	cmp	r3, #3
 8003c3a:	d136      	bne.n	8003caa <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	f003 0302 	and.w	r3, r3, #2
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d109      	bne.n	8003c5a <I2S_IRQHandler+0xbc>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c50:	2b80      	cmp	r3, #128	@ 0x80
 8003c52:	d102      	bne.n	8003c5a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003c54:	6878      	ldr	r0, [r7, #4]
 8003c56:	f7ff ff45 	bl	8003ae4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	f003 0308 	and.w	r3, r3, #8
 8003c60:	2b08      	cmp	r3, #8
 8003c62:	d122      	bne.n	8003caa <I2S_IRQHandler+0x10c>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	f003 0320 	and.w	r3, r3, #32
 8003c6e:	2b20      	cmp	r3, #32
 8003c70:	d11b      	bne.n	8003caa <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	685a      	ldr	r2, [r3, #4]
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003c80:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003c82:	2300      	movs	r3, #0
 8003c84:	60fb      	str	r3, [r7, #12]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	60fb      	str	r3, [r7, #12]
 8003c8e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c9c:	f043 0204 	orr.w	r2, r3, #4
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f7ff ff13 	bl	8003ad0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003caa:	bf00      	nop
 8003cac:	3718      	adds	r7, #24
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
	...

08003cb4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b088      	sub	sp, #32
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a92      	ldr	r2, [pc, #584]	@ (8003f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d101      	bne.n	8003cd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003cce:	4b92      	ldr	r3, [pc, #584]	@ (8003f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003cd0:	e001      	b.n	8003cd6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003cd2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a8b      	ldr	r2, [pc, #556]	@ (8003f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d101      	bne.n	8003cf0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003cec:	4b8a      	ldr	r3, [pc, #552]	@ (8003f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003cee:	e001      	b.n	8003cf4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003cf0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d00:	d004      	beq.n	8003d0c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	f040 8099 	bne.w	8003e3e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d107      	bne.n	8003d26 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d002      	beq.n	8003d26 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f000 f925 	bl	8003f70 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003d26:	69bb      	ldr	r3, [r7, #24]
 8003d28:	f003 0301 	and.w	r3, r3, #1
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d107      	bne.n	8003d40 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d002      	beq.n	8003d40 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 f9c8 	bl	80040d0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d46:	2b40      	cmp	r3, #64	@ 0x40
 8003d48:	d13a      	bne.n	8003dc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	f003 0320 	and.w	r3, r3, #32
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d035      	beq.n	8003dc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a6e      	ldr	r2, [pc, #440]	@ (8003f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d101      	bne.n	8003d62 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003d5e:	4b6e      	ldr	r3, [pc, #440]	@ (8003f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d60:	e001      	b.n	8003d66 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003d62:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d66:	685a      	ldr	r2, [r3, #4]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4969      	ldr	r1, [pc, #420]	@ (8003f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003d6e:	428b      	cmp	r3, r1
 8003d70:	d101      	bne.n	8003d76 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003d72:	4b69      	ldr	r3, [pc, #420]	@ (8003f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003d74:	e001      	b.n	8003d7a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003d76:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d7a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003d7e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	685a      	ldr	r2, [r3, #4]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003d8e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003d90:	2300      	movs	r3, #0
 8003d92:	60fb      	str	r3, [r7, #12]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	60fb      	str	r3, [r7, #12]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	60fb      	str	r3, [r7, #12]
 8003da4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db2:	f043 0202 	orr.w	r2, r3, #2
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f7ff fe88 	bl	8003ad0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	f003 0308 	and.w	r3, r3, #8
 8003dc6:	2b08      	cmp	r3, #8
 8003dc8:	f040 80c3 	bne.w	8003f52 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	f003 0320 	and.w	r3, r3, #32
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	f000 80bd 	beq.w	8003f52 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	685a      	ldr	r2, [r3, #4]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003de6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a49      	ldr	r2, [pc, #292]	@ (8003f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d101      	bne.n	8003df6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003df2:	4b49      	ldr	r3, [pc, #292]	@ (8003f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003df4:	e001      	b.n	8003dfa <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003df6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003dfa:	685a      	ldr	r2, [r3, #4]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4944      	ldr	r1, [pc, #272]	@ (8003f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e02:	428b      	cmp	r3, r1
 8003e04:	d101      	bne.n	8003e0a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003e06:	4b44      	ldr	r3, [pc, #272]	@ (8003f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e08:	e001      	b.n	8003e0e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003e0a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e0e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e12:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003e14:	2300      	movs	r3, #0
 8003e16:	60bb      	str	r3, [r7, #8]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	60bb      	str	r3, [r7, #8]
 8003e20:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e2e:	f043 0204 	orr.w	r2, r3, #4
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f7ff fe4a 	bl	8003ad0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003e3c:	e089      	b.n	8003f52 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	f003 0302 	and.w	r3, r3, #2
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	d107      	bne.n	8003e58 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d002      	beq.n	8003e58 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f000 f8be 	bl	8003fd4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d107      	bne.n	8003e72 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d002      	beq.n	8003e72 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f000 f8fd 	bl	800406c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e78:	2b40      	cmp	r3, #64	@ 0x40
 8003e7a:	d12f      	bne.n	8003edc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	f003 0320 	and.w	r3, r3, #32
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d02a      	beq.n	8003edc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	685a      	ldr	r2, [r3, #4]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e94:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a1e      	ldr	r2, [pc, #120]	@ (8003f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d101      	bne.n	8003ea4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8003f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003ea2:	e001      	b.n	8003ea8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003ea4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4919      	ldr	r1, [pc, #100]	@ (8003f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003eb0:	428b      	cmp	r3, r1
 8003eb2:	d101      	bne.n	8003eb8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003eb4:	4b18      	ldr	r3, [pc, #96]	@ (8003f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003eb6:	e001      	b.n	8003ebc <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003eb8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ebc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003ec0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ece:	f043 0202 	orr.w	r2, r3, #2
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f7ff fdfa 	bl	8003ad0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	f003 0308 	and.w	r3, r3, #8
 8003ee2:	2b08      	cmp	r3, #8
 8003ee4:	d136      	bne.n	8003f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	f003 0320 	and.w	r3, r3, #32
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d031      	beq.n	8003f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a07      	ldr	r2, [pc, #28]	@ (8003f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d101      	bne.n	8003efe <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003efa:	4b07      	ldr	r3, [pc, #28]	@ (8003f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003efc:	e001      	b.n	8003f02 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003efe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f02:	685a      	ldr	r2, [r3, #4]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4902      	ldr	r1, [pc, #8]	@ (8003f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f0a:	428b      	cmp	r3, r1
 8003f0c:	d106      	bne.n	8003f1c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003f0e:	4b02      	ldr	r3, [pc, #8]	@ (8003f18 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f10:	e006      	b.n	8003f20 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003f12:	bf00      	nop
 8003f14:	40003800 	.word	0x40003800
 8003f18:	40003400 	.word	0x40003400
 8003f1c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003f20:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003f24:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f34:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f42:	f043 0204 	orr.w	r2, r3, #4
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f4a:	6878      	ldr	r0, [r7, #4]
 8003f4c:	f7ff fdc0 	bl	8003ad0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003f50:	e000      	b.n	8003f54 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003f52:	bf00      	nop
}
 8003f54:	bf00      	nop
 8003f56:	3720      	adds	r7, #32
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}

08003f5c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003f64:	bf00      	nop
 8003f66:	370c      	adds	r7, #12
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7c:	1c99      	adds	r1, r3, #2
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	6251      	str	r1, [r2, #36]	@ 0x24
 8003f82:	881a      	ldrh	r2, [r3, #0]
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	3b01      	subs	r3, #1
 8003f92:	b29a      	uxth	r2, r3
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d113      	bne.n	8003fca <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	685a      	ldr	r2, [r3, #4]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003fb0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003fb6:	b29b      	uxth	r3, r3
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d106      	bne.n	8003fca <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	f7ff ffc9 	bl	8003f5c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003fca:	bf00      	nop
 8003fcc:	3708      	adds	r7, #8
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}
	...

08003fd4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe0:	1c99      	adds	r1, r3, #2
 8003fe2:	687a      	ldr	r2, [r7, #4]
 8003fe4:	6251      	str	r1, [r2, #36]	@ 0x24
 8003fe6:	8819      	ldrh	r1, [r3, #0]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a1d      	ldr	r2, [pc, #116]	@ (8004064 <I2SEx_TxISR_I2SExt+0x90>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d101      	bne.n	8003ff6 <I2SEx_TxISR_I2SExt+0x22>
 8003ff2:	4b1d      	ldr	r3, [pc, #116]	@ (8004068 <I2SEx_TxISR_I2SExt+0x94>)
 8003ff4:	e001      	b.n	8003ffa <I2SEx_TxISR_I2SExt+0x26>
 8003ff6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003ffa:	460a      	mov	r2, r1
 8003ffc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004002:	b29b      	uxth	r3, r3
 8004004:	3b01      	subs	r3, #1
 8004006:	b29a      	uxth	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004010:	b29b      	uxth	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d121      	bne.n	800405a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a12      	ldr	r2, [pc, #72]	@ (8004064 <I2SEx_TxISR_I2SExt+0x90>)
 800401c:	4293      	cmp	r3, r2
 800401e:	d101      	bne.n	8004024 <I2SEx_TxISR_I2SExt+0x50>
 8004020:	4b11      	ldr	r3, [pc, #68]	@ (8004068 <I2SEx_TxISR_I2SExt+0x94>)
 8004022:	e001      	b.n	8004028 <I2SEx_TxISR_I2SExt+0x54>
 8004024:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004028:	685a      	ldr	r2, [r3, #4]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	490d      	ldr	r1, [pc, #52]	@ (8004064 <I2SEx_TxISR_I2SExt+0x90>)
 8004030:	428b      	cmp	r3, r1
 8004032:	d101      	bne.n	8004038 <I2SEx_TxISR_I2SExt+0x64>
 8004034:	4b0c      	ldr	r3, [pc, #48]	@ (8004068 <I2SEx_TxISR_I2SExt+0x94>)
 8004036:	e001      	b.n	800403c <I2SEx_TxISR_I2SExt+0x68>
 8004038:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800403c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004040:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004046:	b29b      	uxth	r3, r3
 8004048:	2b00      	cmp	r3, #0
 800404a:	d106      	bne.n	800405a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2201      	movs	r2, #1
 8004050:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004054:	6878      	ldr	r0, [r7, #4]
 8004056:	f7ff ff81 	bl	8003f5c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800405a:	bf00      	nop
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	bf00      	nop
 8004064:	40003800 	.word	0x40003800
 8004068:	40003400 	.word	0x40003400

0800406c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b082      	sub	sp, #8
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	68d8      	ldr	r0, [r3, #12]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800407e:	1c99      	adds	r1, r3, #2
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004084:	b282      	uxth	r2, r0
 8004086:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800408c:	b29b      	uxth	r3, r3
 800408e:	3b01      	subs	r3, #1
 8004090:	b29a      	uxth	r2, r3
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800409a:	b29b      	uxth	r3, r3
 800409c:	2b00      	cmp	r3, #0
 800409e:	d113      	bne.n	80040c8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	685a      	ldr	r2, [r3, #4]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80040ae:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d106      	bne.n	80040c8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f7ff ff4a 	bl	8003f5c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80040c8:	bf00      	nop
 80040ca:	3708      	adds	r7, #8
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a20      	ldr	r2, [pc, #128]	@ (8004160 <I2SEx_RxISR_I2SExt+0x90>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d101      	bne.n	80040e6 <I2SEx_RxISR_I2SExt+0x16>
 80040e2:	4b20      	ldr	r3, [pc, #128]	@ (8004164 <I2SEx_RxISR_I2SExt+0x94>)
 80040e4:	e001      	b.n	80040ea <I2SEx_RxISR_I2SExt+0x1a>
 80040e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80040ea:	68d8      	ldr	r0, [r3, #12]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040f0:	1c99      	adds	r1, r3, #2
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80040f6:	b282      	uxth	r2, r0
 80040f8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80040fe:	b29b      	uxth	r3, r3
 8004100:	3b01      	subs	r3, #1
 8004102:	b29a      	uxth	r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800410c:	b29b      	uxth	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d121      	bne.n	8004156 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a12      	ldr	r2, [pc, #72]	@ (8004160 <I2SEx_RxISR_I2SExt+0x90>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d101      	bne.n	8004120 <I2SEx_RxISR_I2SExt+0x50>
 800411c:	4b11      	ldr	r3, [pc, #68]	@ (8004164 <I2SEx_RxISR_I2SExt+0x94>)
 800411e:	e001      	b.n	8004124 <I2SEx_RxISR_I2SExt+0x54>
 8004120:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004124:	685a      	ldr	r2, [r3, #4]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	490d      	ldr	r1, [pc, #52]	@ (8004160 <I2SEx_RxISR_I2SExt+0x90>)
 800412c:	428b      	cmp	r3, r1
 800412e:	d101      	bne.n	8004134 <I2SEx_RxISR_I2SExt+0x64>
 8004130:	4b0c      	ldr	r3, [pc, #48]	@ (8004164 <I2SEx_RxISR_I2SExt+0x94>)
 8004132:	e001      	b.n	8004138 <I2SEx_RxISR_I2SExt+0x68>
 8004134:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004138:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800413c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004142:	b29b      	uxth	r3, r3
 8004144:	2b00      	cmp	r3, #0
 8004146:	d106      	bne.n	8004156 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f7ff ff03 	bl	8003f5c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004156:	bf00      	nop
 8004158:	3708      	adds	r7, #8
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	40003800 	.word	0x40003800
 8004164:	40003400 	.word	0x40003400

08004168 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b086      	sub	sp, #24
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d101      	bne.n	800417a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e267      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b00      	cmp	r3, #0
 8004184:	d075      	beq.n	8004272 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004186:	4b88      	ldr	r3, [pc, #544]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f003 030c 	and.w	r3, r3, #12
 800418e:	2b04      	cmp	r3, #4
 8004190:	d00c      	beq.n	80041ac <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004192:	4b85      	ldr	r3, [pc, #532]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800419a:	2b08      	cmp	r3, #8
 800419c:	d112      	bne.n	80041c4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800419e:	4b82      	ldr	r3, [pc, #520]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041aa:	d10b      	bne.n	80041c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041ac:	4b7e      	ldr	r3, [pc, #504]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d05b      	beq.n	8004270 <HAL_RCC_OscConfig+0x108>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d157      	bne.n	8004270 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e242      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041cc:	d106      	bne.n	80041dc <HAL_RCC_OscConfig+0x74>
 80041ce:	4b76      	ldr	r3, [pc, #472]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a75      	ldr	r2, [pc, #468]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041d8:	6013      	str	r3, [r2, #0]
 80041da:	e01d      	b.n	8004218 <HAL_RCC_OscConfig+0xb0>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041e4:	d10c      	bne.n	8004200 <HAL_RCC_OscConfig+0x98>
 80041e6:	4b70      	ldr	r3, [pc, #448]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a6f      	ldr	r2, [pc, #444]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041f0:	6013      	str	r3, [r2, #0]
 80041f2:	4b6d      	ldr	r3, [pc, #436]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a6c      	ldr	r2, [pc, #432]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 80041f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041fc:	6013      	str	r3, [r2, #0]
 80041fe:	e00b      	b.n	8004218 <HAL_RCC_OscConfig+0xb0>
 8004200:	4b69      	ldr	r3, [pc, #420]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a68      	ldr	r2, [pc, #416]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004206:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800420a:	6013      	str	r3, [r2, #0]
 800420c:	4b66      	ldr	r3, [pc, #408]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4a65      	ldr	r2, [pc, #404]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004212:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004216:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d013      	beq.n	8004248 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004220:	f7fd f93e 	bl	80014a0 <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004226:	e008      	b.n	800423a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004228:	f7fd f93a 	bl	80014a0 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b64      	cmp	r3, #100	@ 0x64
 8004234:	d901      	bls.n	800423a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e207      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800423a:	4b5b      	ldr	r3, [pc, #364]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d0f0      	beq.n	8004228 <HAL_RCC_OscConfig+0xc0>
 8004246:	e014      	b.n	8004272 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004248:	f7fd f92a 	bl	80014a0 <HAL_GetTick>
 800424c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800424e:	e008      	b.n	8004262 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004250:	f7fd f926 	bl	80014a0 <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	2b64      	cmp	r3, #100	@ 0x64
 800425c:	d901      	bls.n	8004262 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e1f3      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004262:	4b51      	ldr	r3, [pc, #324]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d1f0      	bne.n	8004250 <HAL_RCC_OscConfig+0xe8>
 800426e:	e000      	b.n	8004272 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004270:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	2b00      	cmp	r3, #0
 800427c:	d063      	beq.n	8004346 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800427e:	4b4a      	ldr	r3, [pc, #296]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	f003 030c 	and.w	r3, r3, #12
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00b      	beq.n	80042a2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800428a:	4b47      	ldr	r3, [pc, #284]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004292:	2b08      	cmp	r3, #8
 8004294:	d11c      	bne.n	80042d0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004296:	4b44      	ldr	r3, [pc, #272]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d116      	bne.n	80042d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042a2:	4b41      	ldr	r3, [pc, #260]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d005      	beq.n	80042ba <HAL_RCC_OscConfig+0x152>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d001      	beq.n	80042ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e1c7      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042ba:	4b3b      	ldr	r3, [pc, #236]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	691b      	ldr	r3, [r3, #16]
 80042c6:	00db      	lsls	r3, r3, #3
 80042c8:	4937      	ldr	r1, [pc, #220]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042ce:	e03a      	b.n	8004346 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d020      	beq.n	800431a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042d8:	4b34      	ldr	r3, [pc, #208]	@ (80043ac <HAL_RCC_OscConfig+0x244>)
 80042da:	2201      	movs	r2, #1
 80042dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042de:	f7fd f8df 	bl	80014a0 <HAL_GetTick>
 80042e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042e4:	e008      	b.n	80042f8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042e6:	f7fd f8db 	bl	80014a0 <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d901      	bls.n	80042f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e1a8      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042f8:	4b2b      	ldr	r3, [pc, #172]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0302 	and.w	r3, r3, #2
 8004300:	2b00      	cmp	r3, #0
 8004302:	d0f0      	beq.n	80042e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004304:	4b28      	ldr	r3, [pc, #160]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	00db      	lsls	r3, r3, #3
 8004312:	4925      	ldr	r1, [pc, #148]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 8004314:	4313      	orrs	r3, r2
 8004316:	600b      	str	r3, [r1, #0]
 8004318:	e015      	b.n	8004346 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800431a:	4b24      	ldr	r3, [pc, #144]	@ (80043ac <HAL_RCC_OscConfig+0x244>)
 800431c:	2200      	movs	r2, #0
 800431e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004320:	f7fd f8be 	bl	80014a0 <HAL_GetTick>
 8004324:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004326:	e008      	b.n	800433a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004328:	f7fd f8ba 	bl	80014a0 <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b02      	cmp	r3, #2
 8004334:	d901      	bls.n	800433a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e187      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800433a:	4b1b      	ldr	r3, [pc, #108]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d1f0      	bne.n	8004328 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0308 	and.w	r3, r3, #8
 800434e:	2b00      	cmp	r3, #0
 8004350:	d036      	beq.n	80043c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d016      	beq.n	8004388 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800435a:	4b15      	ldr	r3, [pc, #84]	@ (80043b0 <HAL_RCC_OscConfig+0x248>)
 800435c:	2201      	movs	r2, #1
 800435e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004360:	f7fd f89e 	bl	80014a0 <HAL_GetTick>
 8004364:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004366:	e008      	b.n	800437a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004368:	f7fd f89a 	bl	80014a0 <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	2b02      	cmp	r3, #2
 8004374:	d901      	bls.n	800437a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e167      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800437a:	4b0b      	ldr	r3, [pc, #44]	@ (80043a8 <HAL_RCC_OscConfig+0x240>)
 800437c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800437e:	f003 0302 	and.w	r3, r3, #2
 8004382:	2b00      	cmp	r3, #0
 8004384:	d0f0      	beq.n	8004368 <HAL_RCC_OscConfig+0x200>
 8004386:	e01b      	b.n	80043c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004388:	4b09      	ldr	r3, [pc, #36]	@ (80043b0 <HAL_RCC_OscConfig+0x248>)
 800438a:	2200      	movs	r2, #0
 800438c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800438e:	f7fd f887 	bl	80014a0 <HAL_GetTick>
 8004392:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004394:	e00e      	b.n	80043b4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004396:	f7fd f883 	bl	80014a0 <HAL_GetTick>
 800439a:	4602      	mov	r2, r0
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d907      	bls.n	80043b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80043a4:	2303      	movs	r3, #3
 80043a6:	e150      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
 80043a8:	40023800 	.word	0x40023800
 80043ac:	42470000 	.word	0x42470000
 80043b0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043b4:	4b88      	ldr	r3, [pc, #544]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 80043b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043b8:	f003 0302 	and.w	r3, r3, #2
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d1ea      	bne.n	8004396 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0304 	and.w	r3, r3, #4
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	f000 8097 	beq.w	80044fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043ce:	2300      	movs	r3, #0
 80043d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043d2:	4b81      	ldr	r3, [pc, #516]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 80043d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10f      	bne.n	80043fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043de:	2300      	movs	r3, #0
 80043e0:	60bb      	str	r3, [r7, #8]
 80043e2:	4b7d      	ldr	r3, [pc, #500]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 80043e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e6:	4a7c      	ldr	r2, [pc, #496]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 80043e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80043ee:	4b7a      	ldr	r3, [pc, #488]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 80043f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043f6:	60bb      	str	r3, [r7, #8]
 80043f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043fa:	2301      	movs	r3, #1
 80043fc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043fe:	4b77      	ldr	r3, [pc, #476]	@ (80045dc <HAL_RCC_OscConfig+0x474>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004406:	2b00      	cmp	r3, #0
 8004408:	d118      	bne.n	800443c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800440a:	4b74      	ldr	r3, [pc, #464]	@ (80045dc <HAL_RCC_OscConfig+0x474>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a73      	ldr	r2, [pc, #460]	@ (80045dc <HAL_RCC_OscConfig+0x474>)
 8004410:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004414:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004416:	f7fd f843 	bl	80014a0 <HAL_GetTick>
 800441a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800441c:	e008      	b.n	8004430 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800441e:	f7fd f83f 	bl	80014a0 <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	2b02      	cmp	r3, #2
 800442a:	d901      	bls.n	8004430 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e10c      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004430:	4b6a      	ldr	r3, [pc, #424]	@ (80045dc <HAL_RCC_OscConfig+0x474>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004438:	2b00      	cmp	r3, #0
 800443a:	d0f0      	beq.n	800441e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d106      	bne.n	8004452 <HAL_RCC_OscConfig+0x2ea>
 8004444:	4b64      	ldr	r3, [pc, #400]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004446:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004448:	4a63      	ldr	r2, [pc, #396]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 800444a:	f043 0301 	orr.w	r3, r3, #1
 800444e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004450:	e01c      	b.n	800448c <HAL_RCC_OscConfig+0x324>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	2b05      	cmp	r3, #5
 8004458:	d10c      	bne.n	8004474 <HAL_RCC_OscConfig+0x30c>
 800445a:	4b5f      	ldr	r3, [pc, #380]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 800445c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800445e:	4a5e      	ldr	r2, [pc, #376]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004460:	f043 0304 	orr.w	r3, r3, #4
 8004464:	6713      	str	r3, [r2, #112]	@ 0x70
 8004466:	4b5c      	ldr	r3, [pc, #368]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004468:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800446a:	4a5b      	ldr	r2, [pc, #364]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 800446c:	f043 0301 	orr.w	r3, r3, #1
 8004470:	6713      	str	r3, [r2, #112]	@ 0x70
 8004472:	e00b      	b.n	800448c <HAL_RCC_OscConfig+0x324>
 8004474:	4b58      	ldr	r3, [pc, #352]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004476:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004478:	4a57      	ldr	r2, [pc, #348]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 800447a:	f023 0301 	bic.w	r3, r3, #1
 800447e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004480:	4b55      	ldr	r3, [pc, #340]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004482:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004484:	4a54      	ldr	r2, [pc, #336]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004486:	f023 0304 	bic.w	r3, r3, #4
 800448a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d015      	beq.n	80044c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004494:	f7fd f804 	bl	80014a0 <HAL_GetTick>
 8004498:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800449a:	e00a      	b.n	80044b2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800449c:	f7fd f800 	bl	80014a0 <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d901      	bls.n	80044b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e0cb      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044b2:	4b49      	ldr	r3, [pc, #292]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 80044b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044b6:	f003 0302 	and.w	r3, r3, #2
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d0ee      	beq.n	800449c <HAL_RCC_OscConfig+0x334>
 80044be:	e014      	b.n	80044ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044c0:	f7fc ffee 	bl	80014a0 <HAL_GetTick>
 80044c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044c6:	e00a      	b.n	80044de <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044c8:	f7fc ffea 	bl	80014a0 <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e0b5      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044de:	4b3e      	ldr	r3, [pc, #248]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 80044e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1ee      	bne.n	80044c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80044ea:	7dfb      	ldrb	r3, [r7, #23]
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d105      	bne.n	80044fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044f0:	4b39      	ldr	r3, [pc, #228]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 80044f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f4:	4a38      	ldr	r2, [pc, #224]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 80044f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044fa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	699b      	ldr	r3, [r3, #24]
 8004500:	2b00      	cmp	r3, #0
 8004502:	f000 80a1 	beq.w	8004648 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004506:	4b34      	ldr	r3, [pc, #208]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f003 030c 	and.w	r3, r3, #12
 800450e:	2b08      	cmp	r3, #8
 8004510:	d05c      	beq.n	80045cc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	2b02      	cmp	r3, #2
 8004518:	d141      	bne.n	800459e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800451a:	4b31      	ldr	r3, [pc, #196]	@ (80045e0 <HAL_RCC_OscConfig+0x478>)
 800451c:	2200      	movs	r2, #0
 800451e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004520:	f7fc ffbe 	bl	80014a0 <HAL_GetTick>
 8004524:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004526:	e008      	b.n	800453a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004528:	f7fc ffba 	bl	80014a0 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	2b02      	cmp	r3, #2
 8004534:	d901      	bls.n	800453a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e087      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800453a:	4b27      	ldr	r3, [pc, #156]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1f0      	bne.n	8004528 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	69da      	ldr	r2, [r3, #28]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a1b      	ldr	r3, [r3, #32]
 800454e:	431a      	orrs	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004554:	019b      	lsls	r3, r3, #6
 8004556:	431a      	orrs	r2, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800455c:	085b      	lsrs	r3, r3, #1
 800455e:	3b01      	subs	r3, #1
 8004560:	041b      	lsls	r3, r3, #16
 8004562:	431a      	orrs	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004568:	061b      	lsls	r3, r3, #24
 800456a:	491b      	ldr	r1, [pc, #108]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 800456c:	4313      	orrs	r3, r2
 800456e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004570:	4b1b      	ldr	r3, [pc, #108]	@ (80045e0 <HAL_RCC_OscConfig+0x478>)
 8004572:	2201      	movs	r2, #1
 8004574:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004576:	f7fc ff93 	bl	80014a0 <HAL_GetTick>
 800457a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800457c:	e008      	b.n	8004590 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800457e:	f7fc ff8f 	bl	80014a0 <HAL_GetTick>
 8004582:	4602      	mov	r2, r0
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	1ad3      	subs	r3, r2, r3
 8004588:	2b02      	cmp	r3, #2
 800458a:	d901      	bls.n	8004590 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800458c:	2303      	movs	r3, #3
 800458e:	e05c      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004590:	4b11      	ldr	r3, [pc, #68]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d0f0      	beq.n	800457e <HAL_RCC_OscConfig+0x416>
 800459c:	e054      	b.n	8004648 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800459e:	4b10      	ldr	r3, [pc, #64]	@ (80045e0 <HAL_RCC_OscConfig+0x478>)
 80045a0:	2200      	movs	r2, #0
 80045a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045a4:	f7fc ff7c 	bl	80014a0 <HAL_GetTick>
 80045a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045aa:	e008      	b.n	80045be <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045ac:	f7fc ff78 	bl	80014a0 <HAL_GetTick>
 80045b0:	4602      	mov	r2, r0
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	1ad3      	subs	r3, r2, r3
 80045b6:	2b02      	cmp	r3, #2
 80045b8:	d901      	bls.n	80045be <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80045ba:	2303      	movs	r3, #3
 80045bc:	e045      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045be:	4b06      	ldr	r3, [pc, #24]	@ (80045d8 <HAL_RCC_OscConfig+0x470>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1f0      	bne.n	80045ac <HAL_RCC_OscConfig+0x444>
 80045ca:	e03d      	b.n	8004648 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d107      	bne.n	80045e4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e038      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
 80045d8:	40023800 	.word	0x40023800
 80045dc:	40007000 	.word	0x40007000
 80045e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80045e4:	4b1b      	ldr	r3, [pc, #108]	@ (8004654 <HAL_RCC_OscConfig+0x4ec>)
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	2b01      	cmp	r3, #1
 80045f0:	d028      	beq.n	8004644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d121      	bne.n	8004644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800460a:	429a      	cmp	r2, r3
 800460c:	d11a      	bne.n	8004644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004614:	4013      	ands	r3, r2
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800461a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800461c:	4293      	cmp	r3, r2
 800461e:	d111      	bne.n	8004644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800462a:	085b      	lsrs	r3, r3, #1
 800462c:	3b01      	subs	r3, #1
 800462e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004630:	429a      	cmp	r2, r3
 8004632:	d107      	bne.n	8004644 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800463e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004640:	429a      	cmp	r2, r3
 8004642:	d001      	beq.n	8004648 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e000      	b.n	800464a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3718      	adds	r7, #24
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	40023800 	.word	0x40023800

08004658 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d101      	bne.n	800466c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e0cc      	b.n	8004806 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800466c:	4b68      	ldr	r3, [pc, #416]	@ (8004810 <HAL_RCC_ClockConfig+0x1b8>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 0307 	and.w	r3, r3, #7
 8004674:	683a      	ldr	r2, [r7, #0]
 8004676:	429a      	cmp	r2, r3
 8004678:	d90c      	bls.n	8004694 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800467a:	4b65      	ldr	r3, [pc, #404]	@ (8004810 <HAL_RCC_ClockConfig+0x1b8>)
 800467c:	683a      	ldr	r2, [r7, #0]
 800467e:	b2d2      	uxtb	r2, r2
 8004680:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004682:	4b63      	ldr	r3, [pc, #396]	@ (8004810 <HAL_RCC_ClockConfig+0x1b8>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 0307 	and.w	r3, r3, #7
 800468a:	683a      	ldr	r2, [r7, #0]
 800468c:	429a      	cmp	r2, r3
 800468e:	d001      	beq.n	8004694 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e0b8      	b.n	8004806 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f003 0302 	and.w	r3, r3, #2
 800469c:	2b00      	cmp	r3, #0
 800469e:	d020      	beq.n	80046e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f003 0304 	and.w	r3, r3, #4
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d005      	beq.n	80046b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046ac:	4b59      	ldr	r3, [pc, #356]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	4a58      	ldr	r2, [pc, #352]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80046b2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046b6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0308 	and.w	r3, r3, #8
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d005      	beq.n	80046d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046c4:	4b53      	ldr	r3, [pc, #332]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	4a52      	ldr	r2, [pc, #328]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80046ca:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046d0:	4b50      	ldr	r3, [pc, #320]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	494d      	ldr	r1, [pc, #308]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80046de:	4313      	orrs	r3, r2
 80046e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0301 	and.w	r3, r3, #1
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d044      	beq.n	8004778 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	685b      	ldr	r3, [r3, #4]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d107      	bne.n	8004706 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046f6:	4b47      	ldr	r3, [pc, #284]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d119      	bne.n	8004736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e07f      	b.n	8004806 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	2b02      	cmp	r3, #2
 800470c:	d003      	beq.n	8004716 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004712:	2b03      	cmp	r3, #3
 8004714:	d107      	bne.n	8004726 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004716:	4b3f      	ldr	r3, [pc, #252]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d109      	bne.n	8004736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004722:	2301      	movs	r3, #1
 8004724:	e06f      	b.n	8004806 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004726:	4b3b      	ldr	r3, [pc, #236]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0302 	and.w	r3, r3, #2
 800472e:	2b00      	cmp	r3, #0
 8004730:	d101      	bne.n	8004736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e067      	b.n	8004806 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004736:	4b37      	ldr	r3, [pc, #220]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f023 0203 	bic.w	r2, r3, #3
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	4934      	ldr	r1, [pc, #208]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 8004744:	4313      	orrs	r3, r2
 8004746:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004748:	f7fc feaa 	bl	80014a0 <HAL_GetTick>
 800474c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800474e:	e00a      	b.n	8004766 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004750:	f7fc fea6 	bl	80014a0 <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800475e:	4293      	cmp	r3, r2
 8004760:	d901      	bls.n	8004766 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004762:	2303      	movs	r3, #3
 8004764:	e04f      	b.n	8004806 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004766:	4b2b      	ldr	r3, [pc, #172]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 8004768:	689b      	ldr	r3, [r3, #8]
 800476a:	f003 020c 	and.w	r2, r3, #12
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	429a      	cmp	r2, r3
 8004776:	d1eb      	bne.n	8004750 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004778:	4b25      	ldr	r3, [pc, #148]	@ (8004810 <HAL_RCC_ClockConfig+0x1b8>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 0307 	and.w	r3, r3, #7
 8004780:	683a      	ldr	r2, [r7, #0]
 8004782:	429a      	cmp	r2, r3
 8004784:	d20c      	bcs.n	80047a0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004786:	4b22      	ldr	r3, [pc, #136]	@ (8004810 <HAL_RCC_ClockConfig+0x1b8>)
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	b2d2      	uxtb	r2, r2
 800478c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800478e:	4b20      	ldr	r3, [pc, #128]	@ (8004810 <HAL_RCC_ClockConfig+0x1b8>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0307 	and.w	r3, r3, #7
 8004796:	683a      	ldr	r2, [r7, #0]
 8004798:	429a      	cmp	r2, r3
 800479a:	d001      	beq.n	80047a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e032      	b.n	8004806 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0304 	and.w	r3, r3, #4
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d008      	beq.n	80047be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047ac:	4b19      	ldr	r3, [pc, #100]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80047ae:	689b      	ldr	r3, [r3, #8]
 80047b0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	4916      	ldr	r1, [pc, #88]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80047ba:	4313      	orrs	r3, r2
 80047bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0308 	and.w	r3, r3, #8
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d009      	beq.n	80047de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047ca:	4b12      	ldr	r3, [pc, #72]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	00db      	lsls	r3, r3, #3
 80047d8:	490e      	ldr	r1, [pc, #56]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80047da:	4313      	orrs	r3, r2
 80047dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047de:	f000 f821 	bl	8004824 <HAL_RCC_GetSysClockFreq>
 80047e2:	4602      	mov	r2, r0
 80047e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004814 <HAL_RCC_ClockConfig+0x1bc>)
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	091b      	lsrs	r3, r3, #4
 80047ea:	f003 030f 	and.w	r3, r3, #15
 80047ee:	490a      	ldr	r1, [pc, #40]	@ (8004818 <HAL_RCC_ClockConfig+0x1c0>)
 80047f0:	5ccb      	ldrb	r3, [r1, r3]
 80047f2:	fa22 f303 	lsr.w	r3, r2, r3
 80047f6:	4a09      	ldr	r2, [pc, #36]	@ (800481c <HAL_RCC_ClockConfig+0x1c4>)
 80047f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80047fa:	4b09      	ldr	r3, [pc, #36]	@ (8004820 <HAL_RCC_ClockConfig+0x1c8>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4618      	mov	r0, r3
 8004800:	f7fc fe0a 	bl	8001418 <HAL_InitTick>

  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	3710      	adds	r7, #16
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	40023c00 	.word	0x40023c00
 8004814:	40023800 	.word	0x40023800
 8004818:	08009260 	.word	0x08009260
 800481c:	20000000 	.word	0x20000000
 8004820:	20000004 	.word	0x20000004

08004824 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004824:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004828:	b094      	sub	sp, #80	@ 0x50
 800482a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800482c:	2300      	movs	r3, #0
 800482e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004830:	2300      	movs	r3, #0
 8004832:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004834:	2300      	movs	r3, #0
 8004836:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004838:	2300      	movs	r3, #0
 800483a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800483c:	4b79      	ldr	r3, [pc, #484]	@ (8004a24 <HAL_RCC_GetSysClockFreq+0x200>)
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	f003 030c 	and.w	r3, r3, #12
 8004844:	2b08      	cmp	r3, #8
 8004846:	d00d      	beq.n	8004864 <HAL_RCC_GetSysClockFreq+0x40>
 8004848:	2b08      	cmp	r3, #8
 800484a:	f200 80e1 	bhi.w	8004a10 <HAL_RCC_GetSysClockFreq+0x1ec>
 800484e:	2b00      	cmp	r3, #0
 8004850:	d002      	beq.n	8004858 <HAL_RCC_GetSysClockFreq+0x34>
 8004852:	2b04      	cmp	r3, #4
 8004854:	d003      	beq.n	800485e <HAL_RCC_GetSysClockFreq+0x3a>
 8004856:	e0db      	b.n	8004a10 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004858:	4b73      	ldr	r3, [pc, #460]	@ (8004a28 <HAL_RCC_GetSysClockFreq+0x204>)
 800485a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800485c:	e0db      	b.n	8004a16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800485e:	4b73      	ldr	r3, [pc, #460]	@ (8004a2c <HAL_RCC_GetSysClockFreq+0x208>)
 8004860:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004862:	e0d8      	b.n	8004a16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004864:	4b6f      	ldr	r3, [pc, #444]	@ (8004a24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800486c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800486e:	4b6d      	ldr	r3, [pc, #436]	@ (8004a24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d063      	beq.n	8004942 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800487a:	4b6a      	ldr	r3, [pc, #424]	@ (8004a24 <HAL_RCC_GetSysClockFreq+0x200>)
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	099b      	lsrs	r3, r3, #6
 8004880:	2200      	movs	r2, #0
 8004882:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004884:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004888:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800488c:	633b      	str	r3, [r7, #48]	@ 0x30
 800488e:	2300      	movs	r3, #0
 8004890:	637b      	str	r3, [r7, #52]	@ 0x34
 8004892:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004896:	4622      	mov	r2, r4
 8004898:	462b      	mov	r3, r5
 800489a:	f04f 0000 	mov.w	r0, #0
 800489e:	f04f 0100 	mov.w	r1, #0
 80048a2:	0159      	lsls	r1, r3, #5
 80048a4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048a8:	0150      	lsls	r0, r2, #5
 80048aa:	4602      	mov	r2, r0
 80048ac:	460b      	mov	r3, r1
 80048ae:	4621      	mov	r1, r4
 80048b0:	1a51      	subs	r1, r2, r1
 80048b2:	6139      	str	r1, [r7, #16]
 80048b4:	4629      	mov	r1, r5
 80048b6:	eb63 0301 	sbc.w	r3, r3, r1
 80048ba:	617b      	str	r3, [r7, #20]
 80048bc:	f04f 0200 	mov.w	r2, #0
 80048c0:	f04f 0300 	mov.w	r3, #0
 80048c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048c8:	4659      	mov	r1, fp
 80048ca:	018b      	lsls	r3, r1, #6
 80048cc:	4651      	mov	r1, sl
 80048ce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048d2:	4651      	mov	r1, sl
 80048d4:	018a      	lsls	r2, r1, #6
 80048d6:	4651      	mov	r1, sl
 80048d8:	ebb2 0801 	subs.w	r8, r2, r1
 80048dc:	4659      	mov	r1, fp
 80048de:	eb63 0901 	sbc.w	r9, r3, r1
 80048e2:	f04f 0200 	mov.w	r2, #0
 80048e6:	f04f 0300 	mov.w	r3, #0
 80048ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80048ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80048f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80048f6:	4690      	mov	r8, r2
 80048f8:	4699      	mov	r9, r3
 80048fa:	4623      	mov	r3, r4
 80048fc:	eb18 0303 	adds.w	r3, r8, r3
 8004900:	60bb      	str	r3, [r7, #8]
 8004902:	462b      	mov	r3, r5
 8004904:	eb49 0303 	adc.w	r3, r9, r3
 8004908:	60fb      	str	r3, [r7, #12]
 800490a:	f04f 0200 	mov.w	r2, #0
 800490e:	f04f 0300 	mov.w	r3, #0
 8004912:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004916:	4629      	mov	r1, r5
 8004918:	024b      	lsls	r3, r1, #9
 800491a:	4621      	mov	r1, r4
 800491c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004920:	4621      	mov	r1, r4
 8004922:	024a      	lsls	r2, r1, #9
 8004924:	4610      	mov	r0, r2
 8004926:	4619      	mov	r1, r3
 8004928:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800492a:	2200      	movs	r2, #0
 800492c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800492e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004930:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004934:	f7fb fc9c 	bl	8000270 <__aeabi_uldivmod>
 8004938:	4602      	mov	r2, r0
 800493a:	460b      	mov	r3, r1
 800493c:	4613      	mov	r3, r2
 800493e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004940:	e058      	b.n	80049f4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004942:	4b38      	ldr	r3, [pc, #224]	@ (8004a24 <HAL_RCC_GetSysClockFreq+0x200>)
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	099b      	lsrs	r3, r3, #6
 8004948:	2200      	movs	r2, #0
 800494a:	4618      	mov	r0, r3
 800494c:	4611      	mov	r1, r2
 800494e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004952:	623b      	str	r3, [r7, #32]
 8004954:	2300      	movs	r3, #0
 8004956:	627b      	str	r3, [r7, #36]	@ 0x24
 8004958:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800495c:	4642      	mov	r2, r8
 800495e:	464b      	mov	r3, r9
 8004960:	f04f 0000 	mov.w	r0, #0
 8004964:	f04f 0100 	mov.w	r1, #0
 8004968:	0159      	lsls	r1, r3, #5
 800496a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800496e:	0150      	lsls	r0, r2, #5
 8004970:	4602      	mov	r2, r0
 8004972:	460b      	mov	r3, r1
 8004974:	4641      	mov	r1, r8
 8004976:	ebb2 0a01 	subs.w	sl, r2, r1
 800497a:	4649      	mov	r1, r9
 800497c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004980:	f04f 0200 	mov.w	r2, #0
 8004984:	f04f 0300 	mov.w	r3, #0
 8004988:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800498c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004990:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004994:	ebb2 040a 	subs.w	r4, r2, sl
 8004998:	eb63 050b 	sbc.w	r5, r3, fp
 800499c:	f04f 0200 	mov.w	r2, #0
 80049a0:	f04f 0300 	mov.w	r3, #0
 80049a4:	00eb      	lsls	r3, r5, #3
 80049a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80049aa:	00e2      	lsls	r2, r4, #3
 80049ac:	4614      	mov	r4, r2
 80049ae:	461d      	mov	r5, r3
 80049b0:	4643      	mov	r3, r8
 80049b2:	18e3      	adds	r3, r4, r3
 80049b4:	603b      	str	r3, [r7, #0]
 80049b6:	464b      	mov	r3, r9
 80049b8:	eb45 0303 	adc.w	r3, r5, r3
 80049bc:	607b      	str	r3, [r7, #4]
 80049be:	f04f 0200 	mov.w	r2, #0
 80049c2:	f04f 0300 	mov.w	r3, #0
 80049c6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80049ca:	4629      	mov	r1, r5
 80049cc:	028b      	lsls	r3, r1, #10
 80049ce:	4621      	mov	r1, r4
 80049d0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80049d4:	4621      	mov	r1, r4
 80049d6:	028a      	lsls	r2, r1, #10
 80049d8:	4610      	mov	r0, r2
 80049da:	4619      	mov	r1, r3
 80049dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049de:	2200      	movs	r2, #0
 80049e0:	61bb      	str	r3, [r7, #24]
 80049e2:	61fa      	str	r2, [r7, #28]
 80049e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049e8:	f7fb fc42 	bl	8000270 <__aeabi_uldivmod>
 80049ec:	4602      	mov	r2, r0
 80049ee:	460b      	mov	r3, r1
 80049f0:	4613      	mov	r3, r2
 80049f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80049f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004a24 <HAL_RCC_GetSysClockFreq+0x200>)
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	0c1b      	lsrs	r3, r3, #16
 80049fa:	f003 0303 	and.w	r3, r3, #3
 80049fe:	3301      	adds	r3, #1
 8004a00:	005b      	lsls	r3, r3, #1
 8004a02:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004a04:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a0c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a0e:	e002      	b.n	8004a16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004a10:	4b05      	ldr	r3, [pc, #20]	@ (8004a28 <HAL_RCC_GetSysClockFreq+0x204>)
 8004a12:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3750      	adds	r7, #80	@ 0x50
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a22:	bf00      	nop
 8004a24:	40023800 	.word	0x40023800
 8004a28:	00f42400 	.word	0x00f42400
 8004a2c:	007a1200 	.word	0x007a1200

08004a30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a30:	b480      	push	{r7}
 8004a32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004a34:	4b03      	ldr	r3, [pc, #12]	@ (8004a44 <HAL_RCC_GetHCLKFreq+0x14>)
 8004a36:	681b      	ldr	r3, [r3, #0]
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	20000000 	.word	0x20000000

08004a48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004a4c:	f7ff fff0 	bl	8004a30 <HAL_RCC_GetHCLKFreq>
 8004a50:	4602      	mov	r2, r0
 8004a52:	4b05      	ldr	r3, [pc, #20]	@ (8004a68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	0a9b      	lsrs	r3, r3, #10
 8004a58:	f003 0307 	and.w	r3, r3, #7
 8004a5c:	4903      	ldr	r1, [pc, #12]	@ (8004a6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004a5e:	5ccb      	ldrb	r3, [r1, r3]
 8004a60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	40023800 	.word	0x40023800
 8004a6c:	08009270 	.word	0x08009270

08004a70 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b086      	sub	sp, #24
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0301 	and.w	r3, r3, #1
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d105      	bne.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d035      	beq.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004a98:	4b62      	ldr	r3, [pc, #392]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004a9e:	f7fc fcff 	bl	80014a0 <HAL_GetTick>
 8004aa2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004aa4:	e008      	b.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004aa6:	f7fc fcfb 	bl	80014a0 <HAL_GetTick>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d901      	bls.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	e0b0      	b.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ab8:	4b5b      	ldr	r3, [pc, #364]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d1f0      	bne.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	019a      	lsls	r2, r3, #6
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	071b      	lsls	r3, r3, #28
 8004ad0:	4955      	ldr	r1, [pc, #340]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004ad8:	4b52      	ldr	r3, [pc, #328]	@ (8004c24 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004ada:	2201      	movs	r2, #1
 8004adc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ade:	f7fc fcdf 	bl	80014a0 <HAL_GetTick>
 8004ae2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ae4:	e008      	b.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004ae6:	f7fc fcdb 	bl	80014a0 <HAL_GetTick>
 8004aea:	4602      	mov	r2, r0
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	1ad3      	subs	r3, r2, r3
 8004af0:	2b02      	cmp	r3, #2
 8004af2:	d901      	bls.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e090      	b.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004af8:	4b4b      	ldr	r3, [pc, #300]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d0f0      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 0302 	and.w	r3, r3, #2
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	f000 8083 	beq.w	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004b12:	2300      	movs	r3, #0
 8004b14:	60fb      	str	r3, [r7, #12]
 8004b16:	4b44      	ldr	r3, [pc, #272]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b1a:	4a43      	ldr	r2, [pc, #268]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b20:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b22:	4b41      	ldr	r3, [pc, #260]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b2a:	60fb      	str	r3, [r7, #12]
 8004b2c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004b2e:	4b3f      	ldr	r3, [pc, #252]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a3e      	ldr	r2, [pc, #248]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004b34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b38:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004b3a:	f7fc fcb1 	bl	80014a0 <HAL_GetTick>
 8004b3e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004b40:	e008      	b.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b42:	f7fc fcad 	bl	80014a0 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d901      	bls.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004b50:	2303      	movs	r3, #3
 8004b52:	e062      	b.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004b54:	4b35      	ldr	r3, [pc, #212]	@ (8004c2c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d0f0      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004b60:	4b31      	ldr	r3, [pc, #196]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b62:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b64:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b68:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d02f      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	68db      	ldr	r3, [r3, #12]
 8004b74:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d028      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004b7e:	4b2a      	ldr	r3, [pc, #168]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b82:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b86:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004b88:	4b29      	ldr	r3, [pc, #164]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004b8e:	4b28      	ldr	r3, [pc, #160]	@ (8004c30 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004b90:	2200      	movs	r2, #0
 8004b92:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004b94:	4a24      	ldr	r2, [pc, #144]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004b9a:	4b23      	ldr	r3, [pc, #140]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004b9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b9e:	f003 0301 	and.w	r3, r3, #1
 8004ba2:	2b01      	cmp	r3, #1
 8004ba4:	d114      	bne.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004ba6:	f7fc fc7b 	bl	80014a0 <HAL_GetTick>
 8004baa:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bac:	e00a      	b.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bae:	f7fc fc77 	bl	80014a0 <HAL_GetTick>
 8004bb2:	4602      	mov	r2, r0
 8004bb4:	697b      	ldr	r3, [r7, #20]
 8004bb6:	1ad3      	subs	r3, r2, r3
 8004bb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d901      	bls.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004bc0:	2303      	movs	r3, #3
 8004bc2:	e02a      	b.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bc4:	4b18      	ldr	r3, [pc, #96]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bc8:	f003 0302 	and.w	r3, r3, #2
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d0ee      	beq.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	68db      	ldr	r3, [r3, #12]
 8004bd4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bd8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004bdc:	d10d      	bne.n	8004bfa <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004bde:	4b12      	ldr	r3, [pc, #72]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004bee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bf2:	490d      	ldr	r1, [pc, #52]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	608b      	str	r3, [r1, #8]
 8004bf8:	e005      	b.n	8004c06 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	4a0a      	ldr	r2, [pc, #40]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c00:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004c04:	6093      	str	r3, [r2, #8]
 8004c06:	4b08      	ldr	r3, [pc, #32]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c08:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	68db      	ldr	r3, [r3, #12]
 8004c0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004c12:	4905      	ldr	r1, [pc, #20]	@ (8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004c18:	2300      	movs	r3, #0
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3718      	adds	r7, #24
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	42470068 	.word	0x42470068
 8004c28:	40023800 	.word	0x40023800
 8004c2c:	40007000 	.word	0x40007000
 8004c30:	42470e40 	.word	0x42470e40

08004c34 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b087      	sub	sp, #28
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004c40:	2300      	movs	r3, #0
 8004c42:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004c44:	2300      	movs	r3, #0
 8004c46:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d13f      	bne.n	8004cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004c52:	4b24      	ldr	r3, [pc, #144]	@ (8004ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c5a:	60fb      	str	r3, [r7, #12]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d006      	beq.n	8004c70 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004c68:	d12f      	bne.n	8004cca <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004c6a:	4b1f      	ldr	r3, [pc, #124]	@ (8004ce8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004c6c:	617b      	str	r3, [r7, #20]
          break;
 8004c6e:	e02f      	b.n	8004cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004c70:	4b1c      	ldr	r3, [pc, #112]	@ (8004ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c7c:	d108      	bne.n	8004c90 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004c7e:	4b19      	ldr	r3, [pc, #100]	@ (8004ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c86:	4a19      	ldr	r2, [pc, #100]	@ (8004cec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c8c:	613b      	str	r3, [r7, #16]
 8004c8e:	e007      	b.n	8004ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004c90:	4b14      	ldr	r3, [pc, #80]	@ (8004ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c98:	4a15      	ldr	r2, [pc, #84]	@ (8004cf0 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004c9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c9e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004ca0:	4b10      	ldr	r3, [pc, #64]	@ (8004ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004ca2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ca6:	099b      	lsrs	r3, r3, #6
 8004ca8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	fb02 f303 	mul.w	r3, r2, r3
 8004cb2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8004cb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cba:	0f1b      	lsrs	r3, r3, #28
 8004cbc:	f003 0307 	and.w	r3, r3, #7
 8004cc0:	68ba      	ldr	r2, [r7, #8]
 8004cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cc6:	617b      	str	r3, [r7, #20]
          break;
 8004cc8:	e002      	b.n	8004cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	617b      	str	r3, [r7, #20]
          break;
 8004cce:	bf00      	nop
        }
      }
      break;
 8004cd0:	e000      	b.n	8004cd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8004cd2:	bf00      	nop
    }
  }
  return frequency;
 8004cd4:	697b      	ldr	r3, [r7, #20]
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	371c      	adds	r7, #28
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop
 8004ce4:	40023800 	.word	0x40023800
 8004ce8:	00bb8000 	.word	0x00bb8000
 8004cec:	007a1200 	.word	0x007a1200
 8004cf0:	00f42400 	.word	0x00f42400

08004cf4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004cf4:	b580      	push	{r7, lr}
 8004cf6:	b082      	sub	sp, #8
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d101      	bne.n	8004d06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e07b      	b.n	8004dfe <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d108      	bne.n	8004d20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d16:	d009      	beq.n	8004d2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	61da      	str	r2, [r3, #28]
 8004d1e:	e005      	b.n	8004d2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d106      	bne.n	8004d4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f7fc f9c8 	bl	80010dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2202      	movs	r2, #2
 8004d50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004d74:	431a      	orrs	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d7e:	431a      	orrs	r2, r3
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	691b      	ldr	r3, [r3, #16]
 8004d84:	f003 0302 	and.w	r3, r3, #2
 8004d88:	431a      	orrs	r2, r3
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	695b      	ldr	r3, [r3, #20]
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	431a      	orrs	r2, r3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d9c:	431a      	orrs	r2, r3
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	69db      	ldr	r3, [r3, #28]
 8004da2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004da6:	431a      	orrs	r2, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004db0:	ea42 0103 	orr.w	r1, r2, r3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004db8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	699b      	ldr	r3, [r3, #24]
 8004dc8:	0c1b      	lsrs	r3, r3, #16
 8004dca:	f003 0104 	and.w	r1, r3, #4
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dd2:	f003 0210 	and.w	r2, r3, #16
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	69da      	ldr	r2, [r3, #28]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dec:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004dfc:	2300      	movs	r3, #0
}
 8004dfe:	4618      	mov	r0, r3
 8004e00:	3708      	adds	r7, #8
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b083      	sub	sp, #12
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f043 0201 	orr.w	r2, r3, #1
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	370c      	adds	r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	f023 0201 	bic.w	r2, r3, #1
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004e3c:	2300      	movs	r3, #0
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	370c      	adds	r7, #12
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004e4a:	b480      	push	{r7}
 8004e4c:	b085      	sub	sp, #20
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
 8004e52:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004e54:	2300      	movs	r3, #0
 8004e56:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	3301      	adds	r3, #1
 8004e5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004e64:	d901      	bls.n	8004e6a <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004e66:	2303      	movs	r3, #3
 8004e68:	e01b      	b.n	8004ea2 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	691b      	ldr	r3, [r3, #16]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	daf2      	bge.n	8004e58 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004e72:	2300      	movs	r3, #0
 8004e74:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	019b      	lsls	r3, r3, #6
 8004e7a:	f043 0220 	orr.w	r2, r3, #32
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	3301      	adds	r3, #1
 8004e86:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004e8e:	d901      	bls.n	8004e94 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004e90:	2303      	movs	r3, #3
 8004e92:	e006      	b.n	8004ea2 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	691b      	ldr	r3, [r3, #16]
 8004e98:	f003 0320 	and.w	r3, r3, #32
 8004e9c:	2b20      	cmp	r3, #32
 8004e9e:	d0f0      	beq.n	8004e82 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004ea0:	2300      	movs	r3, #0
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	3714      	adds	r7, #20
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr

08004eae <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004eae:	b480      	push	{r7}
 8004eb0:	b085      	sub	sp, #20
 8004eb2:	af00      	add	r7, sp, #0
 8004eb4:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	3301      	adds	r3, #1
 8004ebe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004ec6:	d901      	bls.n	8004ecc <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	e018      	b.n	8004efe <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	691b      	ldr	r3, [r3, #16]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	daf2      	bge.n	8004eba <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2210      	movs	r2, #16
 8004edc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	3301      	adds	r3, #1
 8004ee2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004eea:	d901      	bls.n	8004ef0 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004eec:	2303      	movs	r3, #3
 8004eee:	e006      	b.n	8004efe <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	f003 0310 	and.w	r3, r3, #16
 8004ef8:	2b10      	cmp	r3, #16
 8004efa:	d0f0      	beq.n	8004ede <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3714      	adds	r7, #20
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr

08004f0a <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004f0a:	b480      	push	{r7}
 8004f0c:	b08b      	sub	sp, #44	@ 0x2c
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	60f8      	str	r0, [r7, #12]
 8004f12:	60b9      	str	r1, [r7, #8]
 8004f14:	4613      	mov	r3, r2
 8004f16:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004f20:	88fb      	ldrh	r3, [r7, #6]
 8004f22:	089b      	lsrs	r3, r3, #2
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004f28:	88fb      	ldrh	r3, [r7, #6]
 8004f2a:	f003 0303 	and.w	r3, r3, #3
 8004f2e:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004f30:	2300      	movs	r3, #0
 8004f32:	623b      	str	r3, [r7, #32]
 8004f34:	e014      	b.n	8004f60 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004f36:	69bb      	ldr	r3, [r7, #24]
 8004f38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f40:	601a      	str	r2, [r3, #0]
    pDest++;
 8004f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f44:	3301      	adds	r3, #1
 8004f46:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f4a:	3301      	adds	r3, #1
 8004f4c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f50:	3301      	adds	r3, #1
 8004f52:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f56:	3301      	adds	r3, #1
 8004f58:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004f5a:	6a3b      	ldr	r3, [r7, #32]
 8004f5c:	3301      	adds	r3, #1
 8004f5e:	623b      	str	r3, [r7, #32]
 8004f60:	6a3a      	ldr	r2, [r7, #32]
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d3e6      	bcc.n	8004f36 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004f68:	8bfb      	ldrh	r3, [r7, #30]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d01e      	beq.n	8004fac <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004f72:	69bb      	ldr	r3, [r7, #24]
 8004f74:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f78:	461a      	mov	r2, r3
 8004f7a:	f107 0310 	add.w	r3, r7, #16
 8004f7e:	6812      	ldr	r2, [r2, #0]
 8004f80:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004f82:	693a      	ldr	r2, [r7, #16]
 8004f84:	6a3b      	ldr	r3, [r7, #32]
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	00db      	lsls	r3, r3, #3
 8004f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f8e:	b2da      	uxtb	r2, r3
 8004f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f92:	701a      	strb	r2, [r3, #0]
      i++;
 8004f94:	6a3b      	ldr	r3, [r7, #32]
 8004f96:	3301      	adds	r3, #1
 8004f98:	623b      	str	r3, [r7, #32]
      pDest++;
 8004f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004fa0:	8bfb      	ldrh	r3, [r7, #30]
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004fa6:	8bfb      	ldrh	r3, [r7, #30]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d1ea      	bne.n	8004f82 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	372c      	adds	r7, #44	@ 0x2c
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr

08004fba <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b085      	sub	sp, #20
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	695b      	ldr	r3, [r3, #20]
 8004fc6:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	699b      	ldr	r3, [r3, #24]
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	4013      	ands	r3, r2
 8004fd0:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b085      	sub	sp, #20
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	6078      	str	r0, [r7, #4]
 8004fe8:	460b      	mov	r3, r1
 8004fea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8004ff0:	78fb      	ldrb	r3, [r7, #3]
 8004ff2:	015a      	lsls	r2, r3, #5
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	4413      	add	r3, r2
 8004ff8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8005000:	78fb      	ldrb	r3, [r7, #3]
 8005002:	015a      	lsls	r2, r3, #5
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	4413      	add	r3, r2
 8005008:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	68ba      	ldr	r2, [r7, #8]
 8005010:	4013      	ands	r3, r2
 8005012:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005014:	68bb      	ldr	r3, [r7, #8]
}
 8005016:	4618      	mov	r0, r3
 8005018:	3714      	adds	r7, #20
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr

08005022 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005022:	b480      	push	{r7}
 8005024:	b083      	sub	sp, #12
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	f003 0301 	and.w	r3, r3, #1
}
 8005032:	4618      	mov	r0, r3
 8005034:	370c      	adds	r7, #12
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr

0800503e <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800503e:	b480      	push	{r7}
 8005040:	b085      	sub	sp, #20
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
 8005046:	460b      	mov	r3, r1
 8005048:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800505c:	f023 0303 	bic.w	r3, r3, #3
 8005060:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	78fb      	ldrb	r3, [r7, #3]
 800506c:	f003 0303 	and.w	r3, r3, #3
 8005070:	68f9      	ldr	r1, [r7, #12]
 8005072:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005076:	4313      	orrs	r3, r2
 8005078:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800507a:	78fb      	ldrb	r3, [r7, #3]
 800507c:	2b01      	cmp	r3, #1
 800507e:	d107      	bne.n	8005090 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005086:	461a      	mov	r2, r3
 8005088:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800508c:	6053      	str	r3, [r2, #4]
 800508e:	e00c      	b.n	80050aa <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005090:	78fb      	ldrb	r3, [r7, #3]
 8005092:	2b02      	cmp	r3, #2
 8005094:	d107      	bne.n	80050a6 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800509c:	461a      	mov	r2, r3
 800509e:	f241 7370 	movw	r3, #6000	@ 0x1770
 80050a2:	6053      	str	r3, [r2, #4]
 80050a4:	e001      	b.n	80050aa <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80050a6:	2301      	movs	r3, #1
 80050a8:	e000      	b.n	80050ac <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80050aa:	2300      	movs	r3, #0
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	3714      	adds	r7, #20
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr

080050b8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b085      	sub	sp, #20
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80050ca:	695b      	ldr	r3, [r3, #20]
 80050cc:	b29b      	uxth	r3, r3
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3714      	adds	r7, #20
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr

080050da <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80050da:	b480      	push	{r7}
 80050dc:	b089      	sub	sp, #36	@ 0x24
 80050de:	af00      	add	r7, sp, #0
 80050e0:	6078      	str	r0, [r7, #4]
 80050e2:	460b      	mov	r3, r1
 80050e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80050ea:	78fb      	ldrb	r3, [r7, #3]
 80050ec:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80050ee:	2300      	movs	r3, #0
 80050f0:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80050f2:	69bb      	ldr	r3, [r7, #24]
 80050f4:	015a      	lsls	r2, r3, #5
 80050f6:	69fb      	ldr	r3, [r7, #28]
 80050f8:	4413      	add	r3, r2
 80050fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	0c9b      	lsrs	r3, r3, #18
 8005102:	f003 0303 	and.w	r3, r3, #3
 8005106:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005108:	69bb      	ldr	r3, [r7, #24]
 800510a:	015a      	lsls	r2, r3, #5
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	4413      	add	r3, r2
 8005110:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	0fdb      	lsrs	r3, r3, #31
 8005118:	f003 0301 	and.w	r3, r3, #1
 800511c:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800511e:	69bb      	ldr	r3, [r7, #24]
 8005120:	015a      	lsls	r2, r3, #5
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	4413      	add	r3, r2
 8005126:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	0fdb      	lsrs	r3, r3, #31
 800512e:	f003 0301 	and.w	r3, r3, #1
 8005132:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	f003 0320 	and.w	r3, r3, #32
 800513c:	2b20      	cmp	r3, #32
 800513e:	d10d      	bne.n	800515c <USB_HC_Halt+0x82>
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d10a      	bne.n	800515c <USB_HC_Halt+0x82>
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d005      	beq.n	8005158 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	2b01      	cmp	r3, #1
 8005150:	d002      	beq.n	8005158 <USB_HC_Halt+0x7e>
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	2b03      	cmp	r3, #3
 8005156:	d101      	bne.n	800515c <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8005158:	2300      	movs	r3, #0
 800515a:	e0d8      	b.n	800530e <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d002      	beq.n	8005168 <USB_HC_Halt+0x8e>
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	2b02      	cmp	r3, #2
 8005166:	d173      	bne.n	8005250 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	015a      	lsls	r2, r3, #5
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	4413      	add	r3, r2
 8005170:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	69ba      	ldr	r2, [r7, #24]
 8005178:	0151      	lsls	r1, r2, #5
 800517a:	69fa      	ldr	r2, [r7, #28]
 800517c:	440a      	add	r2, r1
 800517e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005182:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005186:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	689b      	ldr	r3, [r3, #8]
 800518c:	f003 0320 	and.w	r3, r3, #32
 8005190:	2b00      	cmp	r3, #0
 8005192:	d14a      	bne.n	800522a <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005198:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d133      	bne.n	8005208 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	015a      	lsls	r2, r3, #5
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	4413      	add	r3, r2
 80051a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	69ba      	ldr	r2, [r7, #24]
 80051b0:	0151      	lsls	r1, r2, #5
 80051b2:	69fa      	ldr	r2, [r7, #28]
 80051b4:	440a      	add	r2, r1
 80051b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80051ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80051be:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	015a      	lsls	r2, r3, #5
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	4413      	add	r3, r2
 80051c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	69ba      	ldr	r2, [r7, #24]
 80051d0:	0151      	lsls	r1, r2, #5
 80051d2:	69fa      	ldr	r2, [r7, #28]
 80051d4:	440a      	add	r2, r1
 80051d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80051da:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80051de:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	3301      	adds	r3, #1
 80051e4:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80051ec:	d82e      	bhi.n	800524c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80051ee:	69bb      	ldr	r3, [r7, #24]
 80051f0:	015a      	lsls	r2, r3, #5
 80051f2:	69fb      	ldr	r3, [r7, #28]
 80051f4:	4413      	add	r3, r2
 80051f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005200:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005204:	d0ec      	beq.n	80051e0 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005206:	e081      	b.n	800530c <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005208:	69bb      	ldr	r3, [r7, #24]
 800520a:	015a      	lsls	r2, r3, #5
 800520c:	69fb      	ldr	r3, [r7, #28]
 800520e:	4413      	add	r3, r2
 8005210:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	69ba      	ldr	r2, [r7, #24]
 8005218:	0151      	lsls	r1, r2, #5
 800521a:	69fa      	ldr	r2, [r7, #28]
 800521c:	440a      	add	r2, r1
 800521e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005222:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005226:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005228:	e070      	b.n	800530c <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800522a:	69bb      	ldr	r3, [r7, #24]
 800522c:	015a      	lsls	r2, r3, #5
 800522e:	69fb      	ldr	r3, [r7, #28]
 8005230:	4413      	add	r3, r2
 8005232:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	69ba      	ldr	r2, [r7, #24]
 800523a:	0151      	lsls	r1, r2, #5
 800523c:	69fa      	ldr	r2, [r7, #28]
 800523e:	440a      	add	r2, r1
 8005240:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005244:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005248:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800524a:	e05f      	b.n	800530c <USB_HC_Halt+0x232>
            break;
 800524c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800524e:	e05d      	b.n	800530c <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005250:	69bb      	ldr	r3, [r7, #24]
 8005252:	015a      	lsls	r2, r3, #5
 8005254:	69fb      	ldr	r3, [r7, #28]
 8005256:	4413      	add	r3, r2
 8005258:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	69ba      	ldr	r2, [r7, #24]
 8005260:	0151      	lsls	r1, r2, #5
 8005262:	69fa      	ldr	r2, [r7, #28]
 8005264:	440a      	add	r2, r1
 8005266:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800526a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800526e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005270:	69fb      	ldr	r3, [r7, #28]
 8005272:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005276:	691b      	ldr	r3, [r3, #16]
 8005278:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800527c:	2b00      	cmp	r3, #0
 800527e:	d133      	bne.n	80052e8 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	015a      	lsls	r2, r3, #5
 8005284:	69fb      	ldr	r3, [r7, #28]
 8005286:	4413      	add	r3, r2
 8005288:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	69ba      	ldr	r2, [r7, #24]
 8005290:	0151      	lsls	r1, r2, #5
 8005292:	69fa      	ldr	r2, [r7, #28]
 8005294:	440a      	add	r2, r1
 8005296:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800529a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800529e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80052a0:	69bb      	ldr	r3, [r7, #24]
 80052a2:	015a      	lsls	r2, r3, #5
 80052a4:	69fb      	ldr	r3, [r7, #28]
 80052a6:	4413      	add	r3, r2
 80052a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	69ba      	ldr	r2, [r7, #24]
 80052b0:	0151      	lsls	r1, r2, #5
 80052b2:	69fa      	ldr	r2, [r7, #28]
 80052b4:	440a      	add	r2, r1
 80052b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80052ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80052be:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	3301      	adds	r3, #1
 80052c4:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80052cc:	d81d      	bhi.n	800530a <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80052ce:	69bb      	ldr	r3, [r7, #24]
 80052d0:	015a      	lsls	r2, r3, #5
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	4413      	add	r3, r2
 80052d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80052e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80052e4:	d0ec      	beq.n	80052c0 <USB_HC_Halt+0x1e6>
 80052e6:	e011      	b.n	800530c <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	015a      	lsls	r2, r3, #5
 80052ec:	69fb      	ldr	r3, [r7, #28]
 80052ee:	4413      	add	r3, r2
 80052f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	69ba      	ldr	r2, [r7, #24]
 80052f8:	0151      	lsls	r1, r2, #5
 80052fa:	69fa      	ldr	r2, [r7, #28]
 80052fc:	440a      	add	r2, r1
 80052fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005302:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005306:	6013      	str	r3, [r2, #0]
 8005308:	e000      	b.n	800530c <USB_HC_Halt+0x232>
          break;
 800530a:	bf00      	nop
    }
  }

  return HAL_OK;
 800530c:	2300      	movs	r3, #0
}
 800530e:	4618      	mov	r0, r3
 8005310:	3724      	adds	r7, #36	@ 0x24
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr

0800531a <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800531a:	b580      	push	{r7, lr}
 800531c:	b088      	sub	sp, #32
 800531e:	af00      	add	r7, sp, #0
 8005320:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8005322:	2300      	movs	r3, #0
 8005324:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800532a:	2300      	movs	r3, #0
 800532c:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f7ff fd7a 	bl	8004e28 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005334:	2110      	movs	r1, #16
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f7ff fd87 	bl	8004e4a <USB_FlushTxFifo>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d001      	beq.n	8005346 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f7ff fdb1 	bl	8004eae <USB_FlushRxFifo>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d001      	beq.n	8005356 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8005352:	2301      	movs	r3, #1
 8005354:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005356:	2300      	movs	r3, #0
 8005358:	61bb      	str	r3, [r7, #24]
 800535a:	e01f      	b.n	800539c <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800535c:	69bb      	ldr	r3, [r7, #24]
 800535e:	015a      	lsls	r2, r3, #5
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	4413      	add	r3, r2
 8005364:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005372:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800537a:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005382:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	015a      	lsls	r2, r3, #5
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	4413      	add	r3, r2
 800538c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005390:	461a      	mov	r2, r3
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005396:	69bb      	ldr	r3, [r7, #24]
 8005398:	3301      	adds	r3, #1
 800539a:	61bb      	str	r3, [r7, #24]
 800539c:	69bb      	ldr	r3, [r7, #24]
 800539e:	2b0f      	cmp	r3, #15
 80053a0:	d9dc      	bls.n	800535c <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80053a2:	2300      	movs	r3, #0
 80053a4:	61bb      	str	r3, [r7, #24]
 80053a6:	e034      	b.n	8005412 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80053a8:	69bb      	ldr	r3, [r7, #24]
 80053aa:	015a      	lsls	r2, r3, #5
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	4413      	add	r3, r2
 80053b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80053be:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80053c0:	693b      	ldr	r3, [r7, #16]
 80053c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80053c6:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80053ce:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	015a      	lsls	r2, r3, #5
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	4413      	add	r3, r2
 80053d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053dc:	461a      	mov	r2, r3
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	3301      	adds	r3, #1
 80053e6:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80053ee:	d80c      	bhi.n	800540a <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80053f0:	69bb      	ldr	r3, [r7, #24]
 80053f2:	015a      	lsls	r2, r3, #5
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	4413      	add	r3, r2
 80053f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005402:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005406:	d0ec      	beq.n	80053e2 <USB_StopHost+0xc8>
 8005408:	e000      	b.n	800540c <USB_StopHost+0xf2>
        break;
 800540a:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800540c:	69bb      	ldr	r3, [r7, #24]
 800540e:	3301      	adds	r3, #1
 8005410:	61bb      	str	r3, [r7, #24]
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	2b0f      	cmp	r3, #15
 8005416:	d9c7      	bls.n	80053a8 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800541e:	461a      	mov	r2, r3
 8005420:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005424:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800542c:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f7ff fce9 	bl	8004e06 <USB_EnableGlobalInt>

  return ret;
 8005434:	7ffb      	ldrb	r3, [r7, #31]
}
 8005436:	4618      	mov	r0, r3
 8005438:	3720      	adds	r7, #32
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}

0800543e <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800543e:	b580      	push	{r7, lr}
 8005440:	b082      	sub	sp, #8
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800544c:	1c5a      	adds	r2, r3, #1
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f000 f804 	bl	8005462 <USBH_HandleSof>
}
 800545a:	bf00      	nop
 800545c:	3708      	adds	r7, #8
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}

08005462 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8005462:	b580      	push	{r7, lr}
 8005464:	b082      	sub	sp, #8
 8005466:	af00      	add	r7, sp, #0
 8005468:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	781b      	ldrb	r3, [r3, #0]
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b0b      	cmp	r3, #11
 8005472:	d10a      	bne.n	800548a <USBH_HandleSof+0x28>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800547a:	2b00      	cmp	r3, #0
 800547c:	d005      	beq.n	800548a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005484:	699b      	ldr	r3, [r3, #24]
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	4798      	blx	r3
  }
}
 800548a:	bf00      	nop
 800548c:	3708      	adds	r7, #8
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}

08005492 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8005492:	b580      	push	{r7, lr}
 8005494:	b082      	sub	sp, #8
 8005496:	af00      	add	r7, sp, #0
 8005498:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2201      	movs	r2, #1
 80054a6:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80054b6:	2300      	movs	r3, #0
 80054b8:	2200      	movs	r2, #0
 80054ba:	f000 f8c1 	bl	8005640 <osMessageQueuePut>
#endif
#endif

  return;
 80054be:	bf00      	nop
}
 80054c0:	3708      	adds	r7, #8
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}

080054c6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80054c6:	b480      	push	{r7}
 80054c8:	b083      	sub	sp, #12
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 80054d6:	bf00      	nop
}
 80054d8:	370c      	adds	r7, #12
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr

080054e2 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80054e2:	b580      	push	{r7, lr}
 80054e4:	b082      	sub	sp, #8
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2201      	movs	r2, #1
 8005506:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 8005516:	2300      	movs	r3, #0
 8005518:	2200      	movs	r2, #0
 800551a:	f000 f891 	bl	8005640 <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 800551e:	2300      	movs	r3, #0
}
 8005520:	4618      	mov	r0, r3
 8005522:	3708      	adds	r7, #8
 8005524:	46bd      	mov	sp, r7
 8005526:	bd80      	pop	{r7, pc}

08005528 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b082      	sub	sp, #8
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f002 fdf5 	bl	8008138 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	791b      	ldrb	r3, [r3, #4]
 8005552:	4619      	mov	r1, r3
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f000 f830 	bl	80055ba <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	795b      	ldrb	r3, [r3, #5]
 800555e:	4619      	mov	r1, r3
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f000 f82a 	bl	80055ba <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2201      	movs	r2, #1
 800556a:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 800557a:	2300      	movs	r3, #0
 800557c:	2200      	movs	r2, #0
 800557e:	f000 f85f 	bl	8005640 <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 8005582:	2300      	movs	r3, #0
}
 8005584:	4618      	mov	r0, r3
 8005586:	3708      	adds	r7, #8
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}

0800558c <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f503 7178 	add.w	r1, r3, #992	@ 0x3e0
 80055a8:	2300      	movs	r3, #0
 80055aa:	2200      	movs	r2, #0
 80055ac:	f000 f848 	bl	8005640 <osMessageQueuePut>
#endif

  return USBH_OK;
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3708      	adds	r7, #8
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}

080055ba <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80055ba:	b480      	push	{r7}
 80055bc:	b083      	sub	sp, #12
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	460b      	mov	r3, r1
 80055c4:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80055c6:	78fb      	ldrb	r3, [r7, #3]
 80055c8:	2b0f      	cmp	r3, #15
 80055ca:	d80d      	bhi.n	80055e8 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80055cc:	78fb      	ldrb	r3, [r7, #3]
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	33e0      	adds	r3, #224	@ 0xe0
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	4413      	add	r3, r2
 80055d6:	685a      	ldr	r2, [r3, #4]
 80055d8:	78fb      	ldrb	r3, [r7, #3]
 80055da:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80055de:	6879      	ldr	r1, [r7, #4]
 80055e0:	33e0      	adds	r3, #224	@ 0xe0
 80055e2:	009b      	lsls	r3, r3, #2
 80055e4:	440b      	add	r3, r1
 80055e6:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80055e8:	2300      	movs	r3, #0
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	370c      	adds	r7, #12
 80055ee:	46bd      	mov	sp, r7
 80055f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f4:	4770      	bx	lr
	...

080055f8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80055f8:	b480      	push	{r7}
 80055fa:	b083      	sub	sp, #12
 80055fc:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80055fe:	f3ef 8305 	mrs	r3, IPSR
 8005602:	603b      	str	r3, [r7, #0]
  return(result);
 8005604:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005606:	2b00      	cmp	r3, #0
 8005608:	d003      	beq.n	8005612 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800560a:	f06f 0305 	mvn.w	r3, #5
 800560e:	607b      	str	r3, [r7, #4]
 8005610:	e00c      	b.n	800562c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005612:	4b0a      	ldr	r3, [pc, #40]	@ (800563c <osKernelInitialize+0x44>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d105      	bne.n	8005626 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800561a:	4b08      	ldr	r3, [pc, #32]	@ (800563c <osKernelInitialize+0x44>)
 800561c:	2201      	movs	r2, #1
 800561e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005620:	2300      	movs	r3, #0
 8005622:	607b      	str	r3, [r7, #4]
 8005624:	e002      	b.n	800562c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005626:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800562a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800562c:	687b      	ldr	r3, [r7, #4]
}
 800562e:	4618      	mov	r0, r3
 8005630:	370c      	adds	r7, #12
 8005632:	46bd      	mov	sp, r7
 8005634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005638:	4770      	bx	lr
 800563a:	bf00      	nop
 800563c:	2000018c 	.word	0x2000018c

08005640 <osMessageQueuePut>:
  }

  return ((osMessageQueueId_t)hQueue);
}

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005640:	b580      	push	{r7, lr}
 8005642:	b088      	sub	sp, #32
 8005644:	af00      	add	r7, sp, #0
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	60b9      	str	r1, [r7, #8]
 800564a:	603b      	str	r3, [r7, #0]
 800564c:	4613      	mov	r3, r2
 800564e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005654:	2300      	movs	r3, #0
 8005656:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005658:	f3ef 8305 	mrs	r3, IPSR
 800565c:	617b      	str	r3, [r7, #20]
  return(result);
 800565e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005660:	2b00      	cmp	r3, #0
 8005662:	d028      	beq.n	80056b6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d005      	beq.n	8005676 <osMessageQueuePut+0x36>
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d002      	beq.n	8005676 <osMessageQueuePut+0x36>
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d003      	beq.n	800567e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8005676:	f06f 0303 	mvn.w	r3, #3
 800567a:	61fb      	str	r3, [r7, #28]
 800567c:	e038      	b.n	80056f0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800567e:	2300      	movs	r3, #0
 8005680:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005682:	f107 0210 	add.w	r2, r7, #16
 8005686:	2300      	movs	r3, #0
 8005688:	68b9      	ldr	r1, [r7, #8]
 800568a:	69b8      	ldr	r0, [r7, #24]
 800568c:	f000 fb68 	bl	8005d60 <xQueueGenericSendFromISR>
 8005690:	4603      	mov	r3, r0
 8005692:	2b01      	cmp	r3, #1
 8005694:	d003      	beq.n	800569e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8005696:	f06f 0302 	mvn.w	r3, #2
 800569a:	61fb      	str	r3, [r7, #28]
 800569c:	e028      	b.n	80056f0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d025      	beq.n	80056f0 <osMessageQueuePut+0xb0>
 80056a4:	4b15      	ldr	r3, [pc, #84]	@ (80056fc <osMessageQueuePut+0xbc>)
 80056a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80056aa:	601a      	str	r2, [r3, #0]
 80056ac:	f3bf 8f4f 	dsb	sy
 80056b0:	f3bf 8f6f 	isb	sy
 80056b4:	e01c      	b.n	80056f0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80056b6:	69bb      	ldr	r3, [r7, #24]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d002      	beq.n	80056c2 <osMessageQueuePut+0x82>
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d103      	bne.n	80056ca <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80056c2:	f06f 0303 	mvn.w	r3, #3
 80056c6:	61fb      	str	r3, [r7, #28]
 80056c8:	e012      	b.n	80056f0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80056ca:	2300      	movs	r3, #0
 80056cc:	683a      	ldr	r2, [r7, #0]
 80056ce:	68b9      	ldr	r1, [r7, #8]
 80056d0:	69b8      	ldr	r0, [r7, #24]
 80056d2:	f000 fa43 	bl	8005b5c <xQueueGenericSend>
 80056d6:	4603      	mov	r3, r0
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d009      	beq.n	80056f0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d003      	beq.n	80056ea <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80056e2:	f06f 0301 	mvn.w	r3, #1
 80056e6:	61fb      	str	r3, [r7, #28]
 80056e8:	e002      	b.n	80056f0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80056ea:	f06f 0302 	mvn.w	r3, #2
 80056ee:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80056f0:	69fb      	ldr	r3, [r7, #28]
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3720      	adds	r7, #32
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}
 80056fa:	bf00      	nop
 80056fc:	e000ed04 	.word	0xe000ed04

08005700 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005700:	b480      	push	{r7}
 8005702:	b085      	sub	sp, #20
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	4a07      	ldr	r2, [pc, #28]	@ (800572c <vApplicationGetIdleTaskMemory+0x2c>)
 8005710:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	4a06      	ldr	r2, [pc, #24]	@ (8005730 <vApplicationGetIdleTaskMemory+0x30>)
 8005716:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2280      	movs	r2, #128	@ 0x80
 800571c:	601a      	str	r2, [r3, #0]
}
 800571e:	bf00      	nop
 8005720:	3714      	adds	r7, #20
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	20000190 	.word	0x20000190
 8005730:	200001ec 	.word	0x200001ec

08005734 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005734:	b480      	push	{r7}
 8005736:	b085      	sub	sp, #20
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	4a07      	ldr	r2, [pc, #28]	@ (8005760 <vApplicationGetTimerTaskMemory+0x2c>)
 8005744:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	4a06      	ldr	r2, [pc, #24]	@ (8005764 <vApplicationGetTimerTaskMemory+0x30>)
 800574a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005752:	601a      	str	r2, [r3, #0]
}
 8005754:	bf00      	nop
 8005756:	3714      	adds	r7, #20
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	200003ec 	.word	0x200003ec
 8005764:	20000448 	.word	0x20000448

08005768 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005768:	b480      	push	{r7}
 800576a:	b083      	sub	sp, #12
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	f103 0208 	add.w	r2, r3, #8
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005780:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f103 0208 	add.w	r2, r3, #8
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f103 0208 	add.w	r2, r3, #8
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800579c:	bf00      	nop
 800579e:	370c      	adds	r7, #12
 80057a0:	46bd      	mov	sp, r7
 80057a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a6:	4770      	bx	lr

080057a8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80057a8:	b480      	push	{r7}
 80057aa:	b083      	sub	sp, #12
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80057b6:	bf00      	nop
 80057b8:	370c      	adds	r7, #12
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr

080057c2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80057c2:	b480      	push	{r7}
 80057c4:	b085      	sub	sp, #20
 80057c6:	af00      	add	r7, sp, #0
 80057c8:	6078      	str	r0, [r7, #4]
 80057ca:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	689a      	ldr	r2, [r3, #8]
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	689b      	ldr	r3, [r3, #8]
 80057e4:	683a      	ldr	r2, [r7, #0]
 80057e6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	683a      	ldr	r2, [r7, #0]
 80057ec:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	687a      	ldr	r2, [r7, #4]
 80057f2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	1c5a      	adds	r2, r3, #1
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	601a      	str	r2, [r3, #0]
}
 80057fe:	bf00      	nop
 8005800:	3714      	adds	r7, #20
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr

0800580a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800580a:	b480      	push	{r7}
 800580c:	b085      	sub	sp, #20
 800580e:	af00      	add	r7, sp, #0
 8005810:	6078      	str	r0, [r7, #4]
 8005812:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005820:	d103      	bne.n	800582a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	691b      	ldr	r3, [r3, #16]
 8005826:	60fb      	str	r3, [r7, #12]
 8005828:	e00c      	b.n	8005844 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	3308      	adds	r3, #8
 800582e:	60fb      	str	r3, [r7, #12]
 8005830:	e002      	b.n	8005838 <vListInsert+0x2e>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	60fb      	str	r3, [r7, #12]
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68ba      	ldr	r2, [r7, #8]
 8005840:	429a      	cmp	r2, r3
 8005842:	d2f6      	bcs.n	8005832 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	685a      	ldr	r2, [r3, #4]
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	683a      	ldr	r2, [r7, #0]
 8005852:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	683a      	ldr	r2, [r7, #0]
 800585e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	1c5a      	adds	r2, r3, #1
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	601a      	str	r2, [r3, #0]
}
 8005870:	bf00      	nop
 8005872:	3714      	adds	r7, #20
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800587c:	b480      	push	{r7}
 800587e:	b085      	sub	sp, #20
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	691b      	ldr	r3, [r3, #16]
 8005888:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	687a      	ldr	r2, [r7, #4]
 8005890:	6892      	ldr	r2, [r2, #8]
 8005892:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	6852      	ldr	r2, [r2, #4]
 800589c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	687a      	ldr	r2, [r7, #4]
 80058a4:	429a      	cmp	r2, r3
 80058a6:	d103      	bne.n	80058b0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	689a      	ldr	r2, [r3, #8]
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2200      	movs	r2, #0
 80058b4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	1e5a      	subs	r2, r3, #1
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3714      	adds	r7, #20
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b084      	sub	sp, #16
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d10b      	bne.n	80058fc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80058e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058e8:	f383 8811 	msr	BASEPRI, r3
 80058ec:	f3bf 8f6f 	isb	sy
 80058f0:	f3bf 8f4f 	dsb	sy
 80058f4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80058f6:	bf00      	nop
 80058f8:	bf00      	nop
 80058fa:	e7fd      	b.n	80058f8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80058fc:	f002 f8b4 	bl	8007a68 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005908:	68f9      	ldr	r1, [r7, #12]
 800590a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800590c:	fb01 f303 	mul.w	r3, r1, r3
 8005910:	441a      	add	r2, r3
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2200      	movs	r2, #0
 800591a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800592c:	3b01      	subs	r3, #1
 800592e:	68f9      	ldr	r1, [r7, #12]
 8005930:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005932:	fb01 f303 	mul.w	r3, r1, r3
 8005936:	441a      	add	r2, r3
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	22ff      	movs	r2, #255	@ 0xff
 8005940:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	22ff      	movs	r2, #255	@ 0xff
 8005948:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d114      	bne.n	800597c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d01a      	beq.n	8005990 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	3310      	adds	r3, #16
 800595e:	4618      	mov	r0, r3
 8005960:	f001 f956 	bl	8006c10 <xTaskRemoveFromEventList>
 8005964:	4603      	mov	r3, r0
 8005966:	2b00      	cmp	r3, #0
 8005968:	d012      	beq.n	8005990 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800596a:	4b0d      	ldr	r3, [pc, #52]	@ (80059a0 <xQueueGenericReset+0xd0>)
 800596c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005970:	601a      	str	r2, [r3, #0]
 8005972:	f3bf 8f4f 	dsb	sy
 8005976:	f3bf 8f6f 	isb	sy
 800597a:	e009      	b.n	8005990 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	3310      	adds	r3, #16
 8005980:	4618      	mov	r0, r3
 8005982:	f7ff fef1 	bl	8005768 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	3324      	adds	r3, #36	@ 0x24
 800598a:	4618      	mov	r0, r3
 800598c:	f7ff feec 	bl	8005768 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005990:	f002 f89c 	bl	8007acc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005994:	2301      	movs	r3, #1
}
 8005996:	4618      	mov	r0, r3
 8005998:	3710      	adds	r7, #16
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	e000ed04 	.word	0xe000ed04

080059a4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b08e      	sub	sp, #56	@ 0x38
 80059a8:	af02      	add	r7, sp, #8
 80059aa:	60f8      	str	r0, [r7, #12]
 80059ac:	60b9      	str	r1, [r7, #8]
 80059ae:	607a      	str	r2, [r7, #4]
 80059b0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d10b      	bne.n	80059d0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80059b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059bc:	f383 8811 	msr	BASEPRI, r3
 80059c0:	f3bf 8f6f 	isb	sy
 80059c4:	f3bf 8f4f 	dsb	sy
 80059c8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80059ca:	bf00      	nop
 80059cc:	bf00      	nop
 80059ce:	e7fd      	b.n	80059cc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10b      	bne.n	80059ee <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80059d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059da:	f383 8811 	msr	BASEPRI, r3
 80059de:	f3bf 8f6f 	isb	sy
 80059e2:	f3bf 8f4f 	dsb	sy
 80059e6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80059e8:	bf00      	nop
 80059ea:	bf00      	nop
 80059ec:	e7fd      	b.n	80059ea <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d002      	beq.n	80059fa <xQueueGenericCreateStatic+0x56>
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d001      	beq.n	80059fe <xQueueGenericCreateStatic+0x5a>
 80059fa:	2301      	movs	r3, #1
 80059fc:	e000      	b.n	8005a00 <xQueueGenericCreateStatic+0x5c>
 80059fe:	2300      	movs	r3, #0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10b      	bne.n	8005a1c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a08:	f383 8811 	msr	BASEPRI, r3
 8005a0c:	f3bf 8f6f 	isb	sy
 8005a10:	f3bf 8f4f 	dsb	sy
 8005a14:	623b      	str	r3, [r7, #32]
}
 8005a16:	bf00      	nop
 8005a18:	bf00      	nop
 8005a1a:	e7fd      	b.n	8005a18 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d102      	bne.n	8005a28 <xQueueGenericCreateStatic+0x84>
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d101      	bne.n	8005a2c <xQueueGenericCreateStatic+0x88>
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e000      	b.n	8005a2e <xQueueGenericCreateStatic+0x8a>
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d10b      	bne.n	8005a4a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a36:	f383 8811 	msr	BASEPRI, r3
 8005a3a:	f3bf 8f6f 	isb	sy
 8005a3e:	f3bf 8f4f 	dsb	sy
 8005a42:	61fb      	str	r3, [r7, #28]
}
 8005a44:	bf00      	nop
 8005a46:	bf00      	nop
 8005a48:	e7fd      	b.n	8005a46 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005a4a:	2350      	movs	r3, #80	@ 0x50
 8005a4c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005a4e:	697b      	ldr	r3, [r7, #20]
 8005a50:	2b50      	cmp	r3, #80	@ 0x50
 8005a52:	d00b      	beq.n	8005a6c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a58:	f383 8811 	msr	BASEPRI, r3
 8005a5c:	f3bf 8f6f 	isb	sy
 8005a60:	f3bf 8f4f 	dsb	sy
 8005a64:	61bb      	str	r3, [r7, #24]
}
 8005a66:	bf00      	nop
 8005a68:	bf00      	nop
 8005a6a:	e7fd      	b.n	8005a68 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005a6c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005a72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d00d      	beq.n	8005a94 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005a80:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005a84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a86:	9300      	str	r3, [sp, #0]
 8005a88:	4613      	mov	r3, r2
 8005a8a:	687a      	ldr	r2, [r7, #4]
 8005a8c:	68b9      	ldr	r1, [r7, #8]
 8005a8e:	68f8      	ldr	r0, [r7, #12]
 8005a90:	f000 f840 	bl	8005b14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3730      	adds	r7, #48	@ 0x30
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}

08005a9e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005a9e:	b580      	push	{r7, lr}
 8005aa0:	b08a      	sub	sp, #40	@ 0x28
 8005aa2:	af02      	add	r7, sp, #8
 8005aa4:	60f8      	str	r0, [r7, #12]
 8005aa6:	60b9      	str	r1, [r7, #8]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d10b      	bne.n	8005aca <xQueueGenericCreate+0x2c>
	__asm volatile
 8005ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ab6:	f383 8811 	msr	BASEPRI, r3
 8005aba:	f3bf 8f6f 	isb	sy
 8005abe:	f3bf 8f4f 	dsb	sy
 8005ac2:	613b      	str	r3, [r7, #16]
}
 8005ac4:	bf00      	nop
 8005ac6:	bf00      	nop
 8005ac8:	e7fd      	b.n	8005ac6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	68ba      	ldr	r2, [r7, #8]
 8005ace:	fb02 f303 	mul.w	r3, r2, r3
 8005ad2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	3350      	adds	r3, #80	@ 0x50
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f002 f8e7 	bl	8007cac <pvPortMalloc>
 8005ade:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005ae0:	69bb      	ldr	r3, [r7, #24]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d011      	beq.n	8005b0a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005ae6:	69bb      	ldr	r3, [r7, #24]
 8005ae8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	3350      	adds	r3, #80	@ 0x50
 8005aee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005af8:	79fa      	ldrb	r2, [r7, #7]
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	9300      	str	r3, [sp, #0]
 8005afe:	4613      	mov	r3, r2
 8005b00:	697a      	ldr	r2, [r7, #20]
 8005b02:	68b9      	ldr	r1, [r7, #8]
 8005b04:	68f8      	ldr	r0, [r7, #12]
 8005b06:	f000 f805 	bl	8005b14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005b0a:	69bb      	ldr	r3, [r7, #24]
	}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3720      	adds	r7, #32
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b084      	sub	sp, #16
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	60f8      	str	r0, [r7, #12]
 8005b1c:	60b9      	str	r1, [r7, #8]
 8005b1e:	607a      	str	r2, [r7, #4]
 8005b20:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d103      	bne.n	8005b30 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005b28:	69bb      	ldr	r3, [r7, #24]
 8005b2a:	69ba      	ldr	r2, [r7, #24]
 8005b2c:	601a      	str	r2, [r3, #0]
 8005b2e:	e002      	b.n	8005b36 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005b30:	69bb      	ldr	r3, [r7, #24]
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005b36:	69bb      	ldr	r3, [r7, #24]
 8005b38:	68fa      	ldr	r2, [r7, #12]
 8005b3a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	68ba      	ldr	r2, [r7, #8]
 8005b40:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005b42:	2101      	movs	r1, #1
 8005b44:	69b8      	ldr	r0, [r7, #24]
 8005b46:	f7ff fec3 	bl	80058d0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005b4a:	69bb      	ldr	r3, [r7, #24]
 8005b4c:	78fa      	ldrb	r2, [r7, #3]
 8005b4e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005b52:	bf00      	nop
 8005b54:	3710      	adds	r7, #16
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}
	...

08005b5c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b08e      	sub	sp, #56	@ 0x38
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	60b9      	str	r1, [r7, #8]
 8005b66:	607a      	str	r2, [r7, #4]
 8005b68:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d10b      	bne.n	8005b90 <xQueueGenericSend+0x34>
	__asm volatile
 8005b78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b7c:	f383 8811 	msr	BASEPRI, r3
 8005b80:	f3bf 8f6f 	isb	sy
 8005b84:	f3bf 8f4f 	dsb	sy
 8005b88:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005b8a:	bf00      	nop
 8005b8c:	bf00      	nop
 8005b8e:	e7fd      	b.n	8005b8c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d103      	bne.n	8005b9e <xQueueGenericSend+0x42>
 8005b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d101      	bne.n	8005ba2 <xQueueGenericSend+0x46>
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e000      	b.n	8005ba4 <xQueueGenericSend+0x48>
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d10b      	bne.n	8005bc0 <xQueueGenericSend+0x64>
	__asm volatile
 8005ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bac:	f383 8811 	msr	BASEPRI, r3
 8005bb0:	f3bf 8f6f 	isb	sy
 8005bb4:	f3bf 8f4f 	dsb	sy
 8005bb8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005bba:	bf00      	nop
 8005bbc:	bf00      	nop
 8005bbe:	e7fd      	b.n	8005bbc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	2b02      	cmp	r3, #2
 8005bc4:	d103      	bne.n	8005bce <xQueueGenericSend+0x72>
 8005bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d101      	bne.n	8005bd2 <xQueueGenericSend+0x76>
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e000      	b.n	8005bd4 <xQueueGenericSend+0x78>
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d10b      	bne.n	8005bf0 <xQueueGenericSend+0x94>
	__asm volatile
 8005bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bdc:	f383 8811 	msr	BASEPRI, r3
 8005be0:	f3bf 8f6f 	isb	sy
 8005be4:	f3bf 8f4f 	dsb	sy
 8005be8:	623b      	str	r3, [r7, #32]
}
 8005bea:	bf00      	nop
 8005bec:	bf00      	nop
 8005bee:	e7fd      	b.n	8005bec <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005bf0:	f001 f9ce 	bl	8006f90 <xTaskGetSchedulerState>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d102      	bne.n	8005c00 <xQueueGenericSend+0xa4>
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d101      	bne.n	8005c04 <xQueueGenericSend+0xa8>
 8005c00:	2301      	movs	r3, #1
 8005c02:	e000      	b.n	8005c06 <xQueueGenericSend+0xaa>
 8005c04:	2300      	movs	r3, #0
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d10b      	bne.n	8005c22 <xQueueGenericSend+0xc6>
	__asm volatile
 8005c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c0e:	f383 8811 	msr	BASEPRI, r3
 8005c12:	f3bf 8f6f 	isb	sy
 8005c16:	f3bf 8f4f 	dsb	sy
 8005c1a:	61fb      	str	r3, [r7, #28]
}
 8005c1c:	bf00      	nop
 8005c1e:	bf00      	nop
 8005c20:	e7fd      	b.n	8005c1e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005c22:	f001 ff21 	bl	8007a68 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d302      	bcc.n	8005c38 <xQueueGenericSend+0xdc>
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	2b02      	cmp	r3, #2
 8005c36:	d129      	bne.n	8005c8c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005c38:	683a      	ldr	r2, [r7, #0]
 8005c3a:	68b9      	ldr	r1, [r7, #8]
 8005c3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c3e:	f000 fa0f 	bl	8006060 <prvCopyDataToQueue>
 8005c42:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d010      	beq.n	8005c6e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c4e:	3324      	adds	r3, #36	@ 0x24
 8005c50:	4618      	mov	r0, r3
 8005c52:	f000 ffdd 	bl	8006c10 <xTaskRemoveFromEventList>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d013      	beq.n	8005c84 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005c5c:	4b3f      	ldr	r3, [pc, #252]	@ (8005d5c <xQueueGenericSend+0x200>)
 8005c5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c62:	601a      	str	r2, [r3, #0]
 8005c64:	f3bf 8f4f 	dsb	sy
 8005c68:	f3bf 8f6f 	isb	sy
 8005c6c:	e00a      	b.n	8005c84 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d007      	beq.n	8005c84 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005c74:	4b39      	ldr	r3, [pc, #228]	@ (8005d5c <xQueueGenericSend+0x200>)
 8005c76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c7a:	601a      	str	r2, [r3, #0]
 8005c7c:	f3bf 8f4f 	dsb	sy
 8005c80:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005c84:	f001 ff22 	bl	8007acc <vPortExitCritical>
				return pdPASS;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e063      	b.n	8005d54 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d103      	bne.n	8005c9a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005c92:	f001 ff1b 	bl	8007acc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005c96:	2300      	movs	r3, #0
 8005c98:	e05c      	b.n	8005d54 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005c9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d106      	bne.n	8005cae <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005ca0:	f107 0314 	add.w	r3, r7, #20
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	f001 f817 	bl	8006cd8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005caa:	2301      	movs	r3, #1
 8005cac:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005cae:	f001 ff0d 	bl	8007acc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005cb2:	f000 fd87 	bl	80067c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005cb6:	f001 fed7 	bl	8007a68 <vPortEnterCritical>
 8005cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cbc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005cc0:	b25b      	sxtb	r3, r3
 8005cc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005cc6:	d103      	bne.n	8005cd0 <xQueueGenericSend+0x174>
 8005cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005cd6:	b25b      	sxtb	r3, r3
 8005cd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005cdc:	d103      	bne.n	8005ce6 <xQueueGenericSend+0x18a>
 8005cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ce6:	f001 fef1 	bl	8007acc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005cea:	1d3a      	adds	r2, r7, #4
 8005cec:	f107 0314 	add.w	r3, r7, #20
 8005cf0:	4611      	mov	r1, r2
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	f001 f806 	bl	8006d04 <xTaskCheckForTimeOut>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d124      	bne.n	8005d48 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005cfe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d00:	f000 faa6 	bl	8006250 <prvIsQueueFull>
 8005d04:	4603      	mov	r3, r0
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d018      	beq.n	8005d3c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d0c:	3310      	adds	r3, #16
 8005d0e:	687a      	ldr	r2, [r7, #4]
 8005d10:	4611      	mov	r1, r2
 8005d12:	4618      	mov	r0, r3
 8005d14:	f000 ff2a 	bl	8006b6c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005d18:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d1a:	f000 fa31 	bl	8006180 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005d1e:	f000 fd5f 	bl	80067e0 <xTaskResumeAll>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	f47f af7c 	bne.w	8005c22 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8005d5c <xQueueGenericSend+0x200>)
 8005d2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d30:	601a      	str	r2, [r3, #0]
 8005d32:	f3bf 8f4f 	dsb	sy
 8005d36:	f3bf 8f6f 	isb	sy
 8005d3a:	e772      	b.n	8005c22 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005d3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d3e:	f000 fa1f 	bl	8006180 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005d42:	f000 fd4d 	bl	80067e0 <xTaskResumeAll>
 8005d46:	e76c      	b.n	8005c22 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005d48:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d4a:	f000 fa19 	bl	8006180 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d4e:	f000 fd47 	bl	80067e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005d52:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3738      	adds	r7, #56	@ 0x38
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}
 8005d5c:	e000ed04 	.word	0xe000ed04

08005d60 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b090      	sub	sp, #64	@ 0x40
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	60b9      	str	r1, [r7, #8]
 8005d6a:	607a      	str	r2, [r7, #4]
 8005d6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d10b      	bne.n	8005d90 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d7c:	f383 8811 	msr	BASEPRI, r3
 8005d80:	f3bf 8f6f 	isb	sy
 8005d84:	f3bf 8f4f 	dsb	sy
 8005d88:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005d8a:	bf00      	nop
 8005d8c:	bf00      	nop
 8005d8e:	e7fd      	b.n	8005d8c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d103      	bne.n	8005d9e <xQueueGenericSendFromISR+0x3e>
 8005d96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d101      	bne.n	8005da2 <xQueueGenericSendFromISR+0x42>
 8005d9e:	2301      	movs	r3, #1
 8005da0:	e000      	b.n	8005da4 <xQueueGenericSendFromISR+0x44>
 8005da2:	2300      	movs	r3, #0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10b      	bne.n	8005dc0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dac:	f383 8811 	msr	BASEPRI, r3
 8005db0:	f3bf 8f6f 	isb	sy
 8005db4:	f3bf 8f4f 	dsb	sy
 8005db8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005dba:	bf00      	nop
 8005dbc:	bf00      	nop
 8005dbe:	e7fd      	b.n	8005dbc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	d103      	bne.n	8005dce <xQueueGenericSendFromISR+0x6e>
 8005dc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dca:	2b01      	cmp	r3, #1
 8005dcc:	d101      	bne.n	8005dd2 <xQueueGenericSendFromISR+0x72>
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e000      	b.n	8005dd4 <xQueueGenericSendFromISR+0x74>
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d10b      	bne.n	8005df0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ddc:	f383 8811 	msr	BASEPRI, r3
 8005de0:	f3bf 8f6f 	isb	sy
 8005de4:	f3bf 8f4f 	dsb	sy
 8005de8:	623b      	str	r3, [r7, #32]
}
 8005dea:	bf00      	nop
 8005dec:	bf00      	nop
 8005dee:	e7fd      	b.n	8005dec <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005df0:	f001 ff1a 	bl	8007c28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005df4:	f3ef 8211 	mrs	r2, BASEPRI
 8005df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dfc:	f383 8811 	msr	BASEPRI, r3
 8005e00:	f3bf 8f6f 	isb	sy
 8005e04:	f3bf 8f4f 	dsb	sy
 8005e08:	61fa      	str	r2, [r7, #28]
 8005e0a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005e0c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005e0e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005e10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d302      	bcc.n	8005e22 <xQueueGenericSendFromISR+0xc2>
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	d12f      	bne.n	8005e82 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e24:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e28:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	68b9      	ldr	r1, [r7, #8]
 8005e36:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005e38:	f000 f912 	bl	8006060 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005e3c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005e40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e44:	d112      	bne.n	8005e6c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d016      	beq.n	8005e7c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e50:	3324      	adds	r3, #36	@ 0x24
 8005e52:	4618      	mov	r0, r3
 8005e54:	f000 fedc 	bl	8006c10 <xTaskRemoveFromEventList>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d00e      	beq.n	8005e7c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d00b      	beq.n	8005e7c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	601a      	str	r2, [r3, #0]
 8005e6a:	e007      	b.n	8005e7c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005e6c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005e70:	3301      	adds	r3, #1
 8005e72:	b2db      	uxtb	r3, r3
 8005e74:	b25a      	sxtb	r2, r3
 8005e76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005e80:	e001      	b.n	8005e86 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005e82:	2300      	movs	r3, #0
 8005e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e88:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005e90:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005e92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3740      	adds	r7, #64	@ 0x40
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b08c      	sub	sp, #48	@ 0x30
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d10b      	bne.n	8005ece <xQueueReceive+0x32>
	__asm volatile
 8005eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eba:	f383 8811 	msr	BASEPRI, r3
 8005ebe:	f3bf 8f6f 	isb	sy
 8005ec2:	f3bf 8f4f 	dsb	sy
 8005ec6:	623b      	str	r3, [r7, #32]
}
 8005ec8:	bf00      	nop
 8005eca:	bf00      	nop
 8005ecc:	e7fd      	b.n	8005eca <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d103      	bne.n	8005edc <xQueueReceive+0x40>
 8005ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d101      	bne.n	8005ee0 <xQueueReceive+0x44>
 8005edc:	2301      	movs	r3, #1
 8005ede:	e000      	b.n	8005ee2 <xQueueReceive+0x46>
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d10b      	bne.n	8005efe <xQueueReceive+0x62>
	__asm volatile
 8005ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eea:	f383 8811 	msr	BASEPRI, r3
 8005eee:	f3bf 8f6f 	isb	sy
 8005ef2:	f3bf 8f4f 	dsb	sy
 8005ef6:	61fb      	str	r3, [r7, #28]
}
 8005ef8:	bf00      	nop
 8005efa:	bf00      	nop
 8005efc:	e7fd      	b.n	8005efa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005efe:	f001 f847 	bl	8006f90 <xTaskGetSchedulerState>
 8005f02:	4603      	mov	r3, r0
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d102      	bne.n	8005f0e <xQueueReceive+0x72>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d101      	bne.n	8005f12 <xQueueReceive+0x76>
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e000      	b.n	8005f14 <xQueueReceive+0x78>
 8005f12:	2300      	movs	r3, #0
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d10b      	bne.n	8005f30 <xQueueReceive+0x94>
	__asm volatile
 8005f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f1c:	f383 8811 	msr	BASEPRI, r3
 8005f20:	f3bf 8f6f 	isb	sy
 8005f24:	f3bf 8f4f 	dsb	sy
 8005f28:	61bb      	str	r3, [r7, #24]
}
 8005f2a:	bf00      	nop
 8005f2c:	bf00      	nop
 8005f2e:	e7fd      	b.n	8005f2c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005f30:	f001 fd9a 	bl	8007a68 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f38:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d01f      	beq.n	8005f80 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005f40:	68b9      	ldr	r1, [r7, #8]
 8005f42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f44:	f000 f8f6 	bl	8006134 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4a:	1e5a      	subs	r2, r3, #1
 8005f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f4e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f52:	691b      	ldr	r3, [r3, #16]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d00f      	beq.n	8005f78 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f5a:	3310      	adds	r3, #16
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	f000 fe57 	bl	8006c10 <xTaskRemoveFromEventList>
 8005f62:	4603      	mov	r3, r0
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d007      	beq.n	8005f78 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005f68:	4b3c      	ldr	r3, [pc, #240]	@ (800605c <xQueueReceive+0x1c0>)
 8005f6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f6e:	601a      	str	r2, [r3, #0]
 8005f70:	f3bf 8f4f 	dsb	sy
 8005f74:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005f78:	f001 fda8 	bl	8007acc <vPortExitCritical>
				return pdPASS;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	e069      	b.n	8006054 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d103      	bne.n	8005f8e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005f86:	f001 fda1 	bl	8007acc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	e062      	b.n	8006054 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005f8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d106      	bne.n	8005fa2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005f94:	f107 0310 	add.w	r3, r7, #16
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f000 fe9d 	bl	8006cd8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005fa2:	f001 fd93 	bl	8007acc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005fa6:	f000 fc0d 	bl	80067c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005faa:	f001 fd5d 	bl	8007a68 <vPortEnterCritical>
 8005fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fb0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fb4:	b25b      	sxtb	r3, r3
 8005fb6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005fba:	d103      	bne.n	8005fc4 <xQueueReceive+0x128>
 8005fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fc6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fca:	b25b      	sxtb	r3, r3
 8005fcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005fd0:	d103      	bne.n	8005fda <xQueueReceive+0x13e>
 8005fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fda:	f001 fd77 	bl	8007acc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005fde:	1d3a      	adds	r2, r7, #4
 8005fe0:	f107 0310 	add.w	r3, r7, #16
 8005fe4:	4611      	mov	r1, r2
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f000 fe8c 	bl	8006d04 <xTaskCheckForTimeOut>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d123      	bne.n	800603a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ff2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ff4:	f000 f916 	bl	8006224 <prvIsQueueEmpty>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d017      	beq.n	800602e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006000:	3324      	adds	r3, #36	@ 0x24
 8006002:	687a      	ldr	r2, [r7, #4]
 8006004:	4611      	mov	r1, r2
 8006006:	4618      	mov	r0, r3
 8006008:	f000 fdb0 	bl	8006b6c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800600c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800600e:	f000 f8b7 	bl	8006180 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006012:	f000 fbe5 	bl	80067e0 <xTaskResumeAll>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d189      	bne.n	8005f30 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800601c:	4b0f      	ldr	r3, [pc, #60]	@ (800605c <xQueueReceive+0x1c0>)
 800601e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006022:	601a      	str	r2, [r3, #0]
 8006024:	f3bf 8f4f 	dsb	sy
 8006028:	f3bf 8f6f 	isb	sy
 800602c:	e780      	b.n	8005f30 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800602e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006030:	f000 f8a6 	bl	8006180 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006034:	f000 fbd4 	bl	80067e0 <xTaskResumeAll>
 8006038:	e77a      	b.n	8005f30 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800603a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800603c:	f000 f8a0 	bl	8006180 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006040:	f000 fbce 	bl	80067e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006044:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006046:	f000 f8ed 	bl	8006224 <prvIsQueueEmpty>
 800604a:	4603      	mov	r3, r0
 800604c:	2b00      	cmp	r3, #0
 800604e:	f43f af6f 	beq.w	8005f30 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006052:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006054:	4618      	mov	r0, r3
 8006056:	3730      	adds	r7, #48	@ 0x30
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	e000ed04 	.word	0xe000ed04

08006060 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b086      	sub	sp, #24
 8006064:	af00      	add	r7, sp, #0
 8006066:	60f8      	str	r0, [r7, #12]
 8006068:	60b9      	str	r1, [r7, #8]
 800606a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800606c:	2300      	movs	r3, #0
 800606e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006074:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800607a:	2b00      	cmp	r3, #0
 800607c:	d10d      	bne.n	800609a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d14d      	bne.n	8006122 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	4618      	mov	r0, r3
 800608c:	f000 ff9e 	bl	8006fcc <xTaskPriorityDisinherit>
 8006090:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2200      	movs	r2, #0
 8006096:	609a      	str	r2, [r3, #8]
 8006098:	e043      	b.n	8006122 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d119      	bne.n	80060d4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	6858      	ldr	r0, [r3, #4]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060a8:	461a      	mov	r2, r3
 80060aa:	68b9      	ldr	r1, [r7, #8]
 80060ac:	f002 fb3f 	bl	800872e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	685a      	ldr	r2, [r3, #4]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060b8:	441a      	add	r2, r3
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	685a      	ldr	r2, [r3, #4]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	689b      	ldr	r3, [r3, #8]
 80060c6:	429a      	cmp	r2, r3
 80060c8:	d32b      	bcc.n	8006122 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	605a      	str	r2, [r3, #4]
 80060d2:	e026      	b.n	8006122 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	68d8      	ldr	r0, [r3, #12]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060dc:	461a      	mov	r2, r3
 80060de:	68b9      	ldr	r1, [r7, #8]
 80060e0:	f002 fb25 	bl	800872e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	68da      	ldr	r2, [r3, #12]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ec:	425b      	negs	r3, r3
 80060ee:	441a      	add	r2, r3
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	68da      	ldr	r2, [r3, #12]
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d207      	bcs.n	8006110 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	689a      	ldr	r2, [r3, #8]
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006108:	425b      	negs	r3, r3
 800610a:	441a      	add	r2, r3
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2b02      	cmp	r3, #2
 8006114:	d105      	bne.n	8006122 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d002      	beq.n	8006122 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	3b01      	subs	r3, #1
 8006120:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	1c5a      	adds	r2, r3, #1
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800612a:	697b      	ldr	r3, [r7, #20]
}
 800612c:	4618      	mov	r0, r3
 800612e:	3718      	adds	r7, #24
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006142:	2b00      	cmp	r3, #0
 8006144:	d018      	beq.n	8006178 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	68da      	ldr	r2, [r3, #12]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800614e:	441a      	add	r2, r3
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	68da      	ldr	r2, [r3, #12]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	429a      	cmp	r2, r3
 800615e:	d303      	bcc.n	8006168 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681a      	ldr	r2, [r3, #0]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	68d9      	ldr	r1, [r3, #12]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006170:	461a      	mov	r2, r3
 8006172:	6838      	ldr	r0, [r7, #0]
 8006174:	f002 fadb 	bl	800872e <memcpy>
	}
}
 8006178:	bf00      	nop
 800617a:	3708      	adds	r7, #8
 800617c:	46bd      	mov	sp, r7
 800617e:	bd80      	pop	{r7, pc}

08006180 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006188:	f001 fc6e 	bl	8007a68 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006192:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006194:	e011      	b.n	80061ba <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800619a:	2b00      	cmp	r3, #0
 800619c:	d012      	beq.n	80061c4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	3324      	adds	r3, #36	@ 0x24
 80061a2:	4618      	mov	r0, r3
 80061a4:	f000 fd34 	bl	8006c10 <xTaskRemoveFromEventList>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d001      	beq.n	80061b2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80061ae:	f000 fe0d 	bl	8006dcc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80061b2:	7bfb      	ldrb	r3, [r7, #15]
 80061b4:	3b01      	subs	r3, #1
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80061ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	dce9      	bgt.n	8006196 <prvUnlockQueue+0x16>
 80061c2:	e000      	b.n	80061c6 <prvUnlockQueue+0x46>
					break;
 80061c4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	22ff      	movs	r2, #255	@ 0xff
 80061ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80061ce:	f001 fc7d 	bl	8007acc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80061d2:	f001 fc49 	bl	8007a68 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061dc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80061de:	e011      	b.n	8006204 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	691b      	ldr	r3, [r3, #16]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d012      	beq.n	800620e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	3310      	adds	r3, #16
 80061ec:	4618      	mov	r0, r3
 80061ee:	f000 fd0f 	bl	8006c10 <xTaskRemoveFromEventList>
 80061f2:	4603      	mov	r3, r0
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d001      	beq.n	80061fc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80061f8:	f000 fde8 	bl	8006dcc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80061fc:	7bbb      	ldrb	r3, [r7, #14]
 80061fe:	3b01      	subs	r3, #1
 8006200:	b2db      	uxtb	r3, r3
 8006202:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006204:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006208:	2b00      	cmp	r3, #0
 800620a:	dce9      	bgt.n	80061e0 <prvUnlockQueue+0x60>
 800620c:	e000      	b.n	8006210 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800620e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	22ff      	movs	r2, #255	@ 0xff
 8006214:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006218:	f001 fc58 	bl	8007acc <vPortExitCritical>
}
 800621c:	bf00      	nop
 800621e:	3710      	adds	r7, #16
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}

08006224 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b084      	sub	sp, #16
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800622c:	f001 fc1c 	bl	8007a68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006234:	2b00      	cmp	r3, #0
 8006236:	d102      	bne.n	800623e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006238:	2301      	movs	r3, #1
 800623a:	60fb      	str	r3, [r7, #12]
 800623c:	e001      	b.n	8006242 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800623e:	2300      	movs	r3, #0
 8006240:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006242:	f001 fc43 	bl	8007acc <vPortExitCritical>

	return xReturn;
 8006246:	68fb      	ldr	r3, [r7, #12]
}
 8006248:	4618      	mov	r0, r3
 800624a:	3710      	adds	r7, #16
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006250:	b580      	push	{r7, lr}
 8006252:	b084      	sub	sp, #16
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006258:	f001 fc06 	bl	8007a68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006264:	429a      	cmp	r2, r3
 8006266:	d102      	bne.n	800626e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006268:	2301      	movs	r3, #1
 800626a:	60fb      	str	r3, [r7, #12]
 800626c:	e001      	b.n	8006272 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800626e:	2300      	movs	r3, #0
 8006270:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006272:	f001 fc2b 	bl	8007acc <vPortExitCritical>

	return xReturn;
 8006276:	68fb      	ldr	r3, [r7, #12]
}
 8006278:	4618      	mov	r0, r3
 800627a:	3710      	adds	r7, #16
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}

08006280 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006280:	b480      	push	{r7}
 8006282:	b085      	sub	sp, #20
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800628a:	2300      	movs	r3, #0
 800628c:	60fb      	str	r3, [r7, #12]
 800628e:	e014      	b.n	80062ba <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006290:	4a0f      	ldr	r2, [pc, #60]	@ (80062d0 <vQueueAddToRegistry+0x50>)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d10b      	bne.n	80062b4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800629c:	490c      	ldr	r1, [pc, #48]	@ (80062d0 <vQueueAddToRegistry+0x50>)
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	683a      	ldr	r2, [r7, #0]
 80062a2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80062a6:	4a0a      	ldr	r2, [pc, #40]	@ (80062d0 <vQueueAddToRegistry+0x50>)
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	00db      	lsls	r3, r3, #3
 80062ac:	4413      	add	r3, r2
 80062ae:	687a      	ldr	r2, [r7, #4]
 80062b0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80062b2:	e006      	b.n	80062c2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	3301      	adds	r3, #1
 80062b8:	60fb      	str	r3, [r7, #12]
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2b07      	cmp	r3, #7
 80062be:	d9e7      	bls.n	8006290 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80062c0:	bf00      	nop
 80062c2:	bf00      	nop
 80062c4:	3714      	adds	r7, #20
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	20000848 	.word	0x20000848

080062d4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b086      	sub	sp, #24
 80062d8:	af00      	add	r7, sp, #0
 80062da:	60f8      	str	r0, [r7, #12]
 80062dc:	60b9      	str	r1, [r7, #8]
 80062de:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80062e4:	f001 fbc0 	bl	8007a68 <vPortEnterCritical>
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80062ee:	b25b      	sxtb	r3, r3
 80062f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80062f4:	d103      	bne.n	80062fe <vQueueWaitForMessageRestricted+0x2a>
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006304:	b25b      	sxtb	r3, r3
 8006306:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800630a:	d103      	bne.n	8006314 <vQueueWaitForMessageRestricted+0x40>
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006314:	f001 fbda 	bl	8007acc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800631c:	2b00      	cmp	r3, #0
 800631e:	d106      	bne.n	800632e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	3324      	adds	r3, #36	@ 0x24
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	68b9      	ldr	r1, [r7, #8]
 8006328:	4618      	mov	r0, r3
 800632a:	f000 fc45 	bl	8006bb8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800632e:	6978      	ldr	r0, [r7, #20]
 8006330:	f7ff ff26 	bl	8006180 <prvUnlockQueue>
	}
 8006334:	bf00      	nop
 8006336:	3718      	adds	r7, #24
 8006338:	46bd      	mov	sp, r7
 800633a:	bd80      	pop	{r7, pc}

0800633c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800633c:	b580      	push	{r7, lr}
 800633e:	b08e      	sub	sp, #56	@ 0x38
 8006340:	af04      	add	r7, sp, #16
 8006342:	60f8      	str	r0, [r7, #12]
 8006344:	60b9      	str	r1, [r7, #8]
 8006346:	607a      	str	r2, [r7, #4]
 8006348:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800634a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800634c:	2b00      	cmp	r3, #0
 800634e:	d10b      	bne.n	8006368 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006354:	f383 8811 	msr	BASEPRI, r3
 8006358:	f3bf 8f6f 	isb	sy
 800635c:	f3bf 8f4f 	dsb	sy
 8006360:	623b      	str	r3, [r7, #32]
}
 8006362:	bf00      	nop
 8006364:	bf00      	nop
 8006366:	e7fd      	b.n	8006364 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800636a:	2b00      	cmp	r3, #0
 800636c:	d10b      	bne.n	8006386 <xTaskCreateStatic+0x4a>
	__asm volatile
 800636e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006372:	f383 8811 	msr	BASEPRI, r3
 8006376:	f3bf 8f6f 	isb	sy
 800637a:	f3bf 8f4f 	dsb	sy
 800637e:	61fb      	str	r3, [r7, #28]
}
 8006380:	bf00      	nop
 8006382:	bf00      	nop
 8006384:	e7fd      	b.n	8006382 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006386:	235c      	movs	r3, #92	@ 0x5c
 8006388:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800638a:	693b      	ldr	r3, [r7, #16]
 800638c:	2b5c      	cmp	r3, #92	@ 0x5c
 800638e:	d00b      	beq.n	80063a8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006394:	f383 8811 	msr	BASEPRI, r3
 8006398:	f3bf 8f6f 	isb	sy
 800639c:	f3bf 8f4f 	dsb	sy
 80063a0:	61bb      	str	r3, [r7, #24]
}
 80063a2:	bf00      	nop
 80063a4:	bf00      	nop
 80063a6:	e7fd      	b.n	80063a4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80063a8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80063aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d01e      	beq.n	80063ee <xTaskCreateStatic+0xb2>
 80063b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d01b      	beq.n	80063ee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80063b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063b8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80063ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80063be:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80063c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c2:	2202      	movs	r2, #2
 80063c4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80063c8:	2300      	movs	r3, #0
 80063ca:	9303      	str	r3, [sp, #12]
 80063cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ce:	9302      	str	r3, [sp, #8]
 80063d0:	f107 0314 	add.w	r3, r7, #20
 80063d4:	9301      	str	r3, [sp, #4]
 80063d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063d8:	9300      	str	r3, [sp, #0]
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	68b9      	ldr	r1, [r7, #8]
 80063e0:	68f8      	ldr	r0, [r7, #12]
 80063e2:	f000 f850 	bl	8006486 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80063e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80063e8:	f000 f8de 	bl	80065a8 <prvAddNewTaskToReadyList>
 80063ec:	e001      	b.n	80063f2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80063ee:	2300      	movs	r3, #0
 80063f0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80063f2:	697b      	ldr	r3, [r7, #20]
	}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3728      	adds	r7, #40	@ 0x28
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b08c      	sub	sp, #48	@ 0x30
 8006400:	af04      	add	r7, sp, #16
 8006402:	60f8      	str	r0, [r7, #12]
 8006404:	60b9      	str	r1, [r7, #8]
 8006406:	603b      	str	r3, [r7, #0]
 8006408:	4613      	mov	r3, r2
 800640a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800640c:	88fb      	ldrh	r3, [r7, #6]
 800640e:	009b      	lsls	r3, r3, #2
 8006410:	4618      	mov	r0, r3
 8006412:	f001 fc4b 	bl	8007cac <pvPortMalloc>
 8006416:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d00e      	beq.n	800643c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800641e:	205c      	movs	r0, #92	@ 0x5c
 8006420:	f001 fc44 	bl	8007cac <pvPortMalloc>
 8006424:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006426:	69fb      	ldr	r3, [r7, #28]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d003      	beq.n	8006434 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	697a      	ldr	r2, [r7, #20]
 8006430:	631a      	str	r2, [r3, #48]	@ 0x30
 8006432:	e005      	b.n	8006440 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006434:	6978      	ldr	r0, [r7, #20]
 8006436:	f001 fd07 	bl	8007e48 <vPortFree>
 800643a:	e001      	b.n	8006440 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800643c:	2300      	movs	r3, #0
 800643e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d017      	beq.n	8006476 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	2200      	movs	r2, #0
 800644a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800644e:	88fa      	ldrh	r2, [r7, #6]
 8006450:	2300      	movs	r3, #0
 8006452:	9303      	str	r3, [sp, #12]
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	9302      	str	r3, [sp, #8]
 8006458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800645a:	9301      	str	r3, [sp, #4]
 800645c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800645e:	9300      	str	r3, [sp, #0]
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	68b9      	ldr	r1, [r7, #8]
 8006464:	68f8      	ldr	r0, [r7, #12]
 8006466:	f000 f80e 	bl	8006486 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800646a:	69f8      	ldr	r0, [r7, #28]
 800646c:	f000 f89c 	bl	80065a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006470:	2301      	movs	r3, #1
 8006472:	61bb      	str	r3, [r7, #24]
 8006474:	e002      	b.n	800647c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006476:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800647a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800647c:	69bb      	ldr	r3, [r7, #24]
	}
 800647e:	4618      	mov	r0, r3
 8006480:	3720      	adds	r7, #32
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}

08006486 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006486:	b580      	push	{r7, lr}
 8006488:	b088      	sub	sp, #32
 800648a:	af00      	add	r7, sp, #0
 800648c:	60f8      	str	r0, [r7, #12]
 800648e:	60b9      	str	r1, [r7, #8]
 8006490:	607a      	str	r2, [r7, #4]
 8006492:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006496:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	009b      	lsls	r3, r3, #2
 800649c:	461a      	mov	r2, r3
 800649e:	21a5      	movs	r1, #165	@ 0xa5
 80064a0:	f002 f8b9 	bl	8008616 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80064a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80064ae:	3b01      	subs	r3, #1
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	4413      	add	r3, r2
 80064b4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80064b6:	69bb      	ldr	r3, [r7, #24]
 80064b8:	f023 0307 	bic.w	r3, r3, #7
 80064bc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80064be:	69bb      	ldr	r3, [r7, #24]
 80064c0:	f003 0307 	and.w	r3, r3, #7
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d00b      	beq.n	80064e0 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80064c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064cc:	f383 8811 	msr	BASEPRI, r3
 80064d0:	f3bf 8f6f 	isb	sy
 80064d4:	f3bf 8f4f 	dsb	sy
 80064d8:	617b      	str	r3, [r7, #20]
}
 80064da:	bf00      	nop
 80064dc:	bf00      	nop
 80064de:	e7fd      	b.n	80064dc <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d01f      	beq.n	8006526 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80064e6:	2300      	movs	r3, #0
 80064e8:	61fb      	str	r3, [r7, #28]
 80064ea:	e012      	b.n	8006512 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80064ec:	68ba      	ldr	r2, [r7, #8]
 80064ee:	69fb      	ldr	r3, [r7, #28]
 80064f0:	4413      	add	r3, r2
 80064f2:	7819      	ldrb	r1, [r3, #0]
 80064f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064f6:	69fb      	ldr	r3, [r7, #28]
 80064f8:	4413      	add	r3, r2
 80064fa:	3334      	adds	r3, #52	@ 0x34
 80064fc:	460a      	mov	r2, r1
 80064fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006500:	68ba      	ldr	r2, [r7, #8]
 8006502:	69fb      	ldr	r3, [r7, #28]
 8006504:	4413      	add	r3, r2
 8006506:	781b      	ldrb	r3, [r3, #0]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d006      	beq.n	800651a <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800650c:	69fb      	ldr	r3, [r7, #28]
 800650e:	3301      	adds	r3, #1
 8006510:	61fb      	str	r3, [r7, #28]
 8006512:	69fb      	ldr	r3, [r7, #28]
 8006514:	2b0f      	cmp	r3, #15
 8006516:	d9e9      	bls.n	80064ec <prvInitialiseNewTask+0x66>
 8006518:	e000      	b.n	800651c <prvInitialiseNewTask+0x96>
			{
				break;
 800651a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800651c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800651e:	2200      	movs	r2, #0
 8006520:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006524:	e003      	b.n	800652e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006528:	2200      	movs	r2, #0
 800652a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800652e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006530:	2b37      	cmp	r3, #55	@ 0x37
 8006532:	d901      	bls.n	8006538 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006534:	2337      	movs	r3, #55	@ 0x37
 8006536:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800653a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800653c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800653e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006540:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006542:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006546:	2200      	movs	r2, #0
 8006548:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800654a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800654c:	3304      	adds	r3, #4
 800654e:	4618      	mov	r0, r3
 8006550:	f7ff f92a 	bl	80057a8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006556:	3318      	adds	r3, #24
 8006558:	4618      	mov	r0, r3
 800655a:	f7ff f925 	bl	80057a8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800655e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006560:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006562:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006566:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800656a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800656c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800656e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006570:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006572:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006576:	2200      	movs	r2, #0
 8006578:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800657a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800657c:	2200      	movs	r2, #0
 800657e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006582:	683a      	ldr	r2, [r7, #0]
 8006584:	68f9      	ldr	r1, [r7, #12]
 8006586:	69b8      	ldr	r0, [r7, #24]
 8006588:	f001 f93e 	bl	8007808 <pxPortInitialiseStack>
 800658c:	4602      	mov	r2, r0
 800658e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006590:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006594:	2b00      	cmp	r3, #0
 8006596:	d002      	beq.n	800659e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800659a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800659c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800659e:	bf00      	nop
 80065a0:	3720      	adds	r7, #32
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
	...

080065a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b082      	sub	sp, #8
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80065b0:	f001 fa5a 	bl	8007a68 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80065b4:	4b2d      	ldr	r3, [pc, #180]	@ (800666c <prvAddNewTaskToReadyList+0xc4>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	3301      	adds	r3, #1
 80065ba:	4a2c      	ldr	r2, [pc, #176]	@ (800666c <prvAddNewTaskToReadyList+0xc4>)
 80065bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80065be:	4b2c      	ldr	r3, [pc, #176]	@ (8006670 <prvAddNewTaskToReadyList+0xc8>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d109      	bne.n	80065da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80065c6:	4a2a      	ldr	r2, [pc, #168]	@ (8006670 <prvAddNewTaskToReadyList+0xc8>)
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80065cc:	4b27      	ldr	r3, [pc, #156]	@ (800666c <prvAddNewTaskToReadyList+0xc4>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d110      	bne.n	80065f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80065d4:	f000 fc1e 	bl	8006e14 <prvInitialiseTaskLists>
 80065d8:	e00d      	b.n	80065f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80065da:	4b26      	ldr	r3, [pc, #152]	@ (8006674 <prvAddNewTaskToReadyList+0xcc>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d109      	bne.n	80065f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80065e2:	4b23      	ldr	r3, [pc, #140]	@ (8006670 <prvAddNewTaskToReadyList+0xc8>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d802      	bhi.n	80065f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80065f0:	4a1f      	ldr	r2, [pc, #124]	@ (8006670 <prvAddNewTaskToReadyList+0xc8>)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80065f6:	4b20      	ldr	r3, [pc, #128]	@ (8006678 <prvAddNewTaskToReadyList+0xd0>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	3301      	adds	r3, #1
 80065fc:	4a1e      	ldr	r2, [pc, #120]	@ (8006678 <prvAddNewTaskToReadyList+0xd0>)
 80065fe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006600:	4b1d      	ldr	r3, [pc, #116]	@ (8006678 <prvAddNewTaskToReadyList+0xd0>)
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800660c:	4b1b      	ldr	r3, [pc, #108]	@ (800667c <prvAddNewTaskToReadyList+0xd4>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	429a      	cmp	r2, r3
 8006612:	d903      	bls.n	800661c <prvAddNewTaskToReadyList+0x74>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006618:	4a18      	ldr	r2, [pc, #96]	@ (800667c <prvAddNewTaskToReadyList+0xd4>)
 800661a:	6013      	str	r3, [r2, #0]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006620:	4613      	mov	r3, r2
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	4413      	add	r3, r2
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	4a15      	ldr	r2, [pc, #84]	@ (8006680 <prvAddNewTaskToReadyList+0xd8>)
 800662a:	441a      	add	r2, r3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	3304      	adds	r3, #4
 8006630:	4619      	mov	r1, r3
 8006632:	4610      	mov	r0, r2
 8006634:	f7ff f8c5 	bl	80057c2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006638:	f001 fa48 	bl	8007acc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800663c:	4b0d      	ldr	r3, [pc, #52]	@ (8006674 <prvAddNewTaskToReadyList+0xcc>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2b00      	cmp	r3, #0
 8006642:	d00e      	beq.n	8006662 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006644:	4b0a      	ldr	r3, [pc, #40]	@ (8006670 <prvAddNewTaskToReadyList+0xc8>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800664e:	429a      	cmp	r2, r3
 8006650:	d207      	bcs.n	8006662 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006652:	4b0c      	ldr	r3, [pc, #48]	@ (8006684 <prvAddNewTaskToReadyList+0xdc>)
 8006654:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006658:	601a      	str	r2, [r3, #0]
 800665a:	f3bf 8f4f 	dsb	sy
 800665e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006662:	bf00      	nop
 8006664:	3708      	adds	r7, #8
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop
 800666c:	20000d5c 	.word	0x20000d5c
 8006670:	20000888 	.word	0x20000888
 8006674:	20000d68 	.word	0x20000d68
 8006678:	20000d78 	.word	0x20000d78
 800667c:	20000d64 	.word	0x20000d64
 8006680:	2000088c 	.word	0x2000088c
 8006684:	e000ed04 	.word	0xe000ed04

08006688 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006690:	2300      	movs	r3, #0
 8006692:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d018      	beq.n	80066cc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800669a:	4b14      	ldr	r3, [pc, #80]	@ (80066ec <vTaskDelay+0x64>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d00b      	beq.n	80066ba <vTaskDelay+0x32>
	__asm volatile
 80066a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066a6:	f383 8811 	msr	BASEPRI, r3
 80066aa:	f3bf 8f6f 	isb	sy
 80066ae:	f3bf 8f4f 	dsb	sy
 80066b2:	60bb      	str	r3, [r7, #8]
}
 80066b4:	bf00      	nop
 80066b6:	bf00      	nop
 80066b8:	e7fd      	b.n	80066b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80066ba:	f000 f883 	bl	80067c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80066be:	2100      	movs	r1, #0
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f000 fcf3 	bl	80070ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80066c6:	f000 f88b 	bl	80067e0 <xTaskResumeAll>
 80066ca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d107      	bne.n	80066e2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80066d2:	4b07      	ldr	r3, [pc, #28]	@ (80066f0 <vTaskDelay+0x68>)
 80066d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066d8:	601a      	str	r2, [r3, #0]
 80066da:	f3bf 8f4f 	dsb	sy
 80066de:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80066e2:	bf00      	nop
 80066e4:	3710      	adds	r7, #16
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	20000d84 	.word	0x20000d84
 80066f0:	e000ed04 	.word	0xe000ed04

080066f4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b08a      	sub	sp, #40	@ 0x28
 80066f8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80066fa:	2300      	movs	r3, #0
 80066fc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80066fe:	2300      	movs	r3, #0
 8006700:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006702:	463a      	mov	r2, r7
 8006704:	1d39      	adds	r1, r7, #4
 8006706:	f107 0308 	add.w	r3, r7, #8
 800670a:	4618      	mov	r0, r3
 800670c:	f7fe fff8 	bl	8005700 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006710:	6839      	ldr	r1, [r7, #0]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	68ba      	ldr	r2, [r7, #8]
 8006716:	9202      	str	r2, [sp, #8]
 8006718:	9301      	str	r3, [sp, #4]
 800671a:	2300      	movs	r3, #0
 800671c:	9300      	str	r3, [sp, #0]
 800671e:	2300      	movs	r3, #0
 8006720:	460a      	mov	r2, r1
 8006722:	4922      	ldr	r1, [pc, #136]	@ (80067ac <vTaskStartScheduler+0xb8>)
 8006724:	4822      	ldr	r0, [pc, #136]	@ (80067b0 <vTaskStartScheduler+0xbc>)
 8006726:	f7ff fe09 	bl	800633c <xTaskCreateStatic>
 800672a:	4603      	mov	r3, r0
 800672c:	4a21      	ldr	r2, [pc, #132]	@ (80067b4 <vTaskStartScheduler+0xc0>)
 800672e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006730:	4b20      	ldr	r3, [pc, #128]	@ (80067b4 <vTaskStartScheduler+0xc0>)
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d002      	beq.n	800673e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006738:	2301      	movs	r3, #1
 800673a:	617b      	str	r3, [r7, #20]
 800673c:	e001      	b.n	8006742 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800673e:	2300      	movs	r3, #0
 8006740:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	2b01      	cmp	r3, #1
 8006746:	d102      	bne.n	800674e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006748:	f000 fd04 	bl	8007154 <xTimerCreateTimerTask>
 800674c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	2b01      	cmp	r3, #1
 8006752:	d116      	bne.n	8006782 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006758:	f383 8811 	msr	BASEPRI, r3
 800675c:	f3bf 8f6f 	isb	sy
 8006760:	f3bf 8f4f 	dsb	sy
 8006764:	613b      	str	r3, [r7, #16]
}
 8006766:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006768:	4b13      	ldr	r3, [pc, #76]	@ (80067b8 <vTaskStartScheduler+0xc4>)
 800676a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800676e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006770:	4b12      	ldr	r3, [pc, #72]	@ (80067bc <vTaskStartScheduler+0xc8>)
 8006772:	2201      	movs	r2, #1
 8006774:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006776:	4b12      	ldr	r3, [pc, #72]	@ (80067c0 <vTaskStartScheduler+0xcc>)
 8006778:	2200      	movs	r2, #0
 800677a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800677c:	f001 f8d0 	bl	8007920 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006780:	e00f      	b.n	80067a2 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006788:	d10b      	bne.n	80067a2 <vTaskStartScheduler+0xae>
	__asm volatile
 800678a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800678e:	f383 8811 	msr	BASEPRI, r3
 8006792:	f3bf 8f6f 	isb	sy
 8006796:	f3bf 8f4f 	dsb	sy
 800679a:	60fb      	str	r3, [r7, #12]
}
 800679c:	bf00      	nop
 800679e:	bf00      	nop
 80067a0:	e7fd      	b.n	800679e <vTaskStartScheduler+0xaa>
}
 80067a2:	bf00      	nop
 80067a4:	3718      	adds	r7, #24
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}
 80067aa:	bf00      	nop
 80067ac:	08009240 	.word	0x08009240
 80067b0:	08006de5 	.word	0x08006de5
 80067b4:	20000d80 	.word	0x20000d80
 80067b8:	20000d7c 	.word	0x20000d7c
 80067bc:	20000d68 	.word	0x20000d68
 80067c0:	20000d60 	.word	0x20000d60

080067c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80067c4:	b480      	push	{r7}
 80067c6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80067c8:	4b04      	ldr	r3, [pc, #16]	@ (80067dc <vTaskSuspendAll+0x18>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	3301      	adds	r3, #1
 80067ce:	4a03      	ldr	r2, [pc, #12]	@ (80067dc <vTaskSuspendAll+0x18>)
 80067d0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80067d2:	bf00      	nop
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr
 80067dc:	20000d84 	.word	0x20000d84

080067e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b084      	sub	sp, #16
 80067e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80067e6:	2300      	movs	r3, #0
 80067e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80067ea:	2300      	movs	r3, #0
 80067ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80067ee:	4b42      	ldr	r3, [pc, #264]	@ (80068f8 <xTaskResumeAll+0x118>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d10b      	bne.n	800680e <xTaskResumeAll+0x2e>
	__asm volatile
 80067f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067fa:	f383 8811 	msr	BASEPRI, r3
 80067fe:	f3bf 8f6f 	isb	sy
 8006802:	f3bf 8f4f 	dsb	sy
 8006806:	603b      	str	r3, [r7, #0]
}
 8006808:	bf00      	nop
 800680a:	bf00      	nop
 800680c:	e7fd      	b.n	800680a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800680e:	f001 f92b 	bl	8007a68 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006812:	4b39      	ldr	r3, [pc, #228]	@ (80068f8 <xTaskResumeAll+0x118>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	3b01      	subs	r3, #1
 8006818:	4a37      	ldr	r2, [pc, #220]	@ (80068f8 <xTaskResumeAll+0x118>)
 800681a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800681c:	4b36      	ldr	r3, [pc, #216]	@ (80068f8 <xTaskResumeAll+0x118>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d162      	bne.n	80068ea <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006824:	4b35      	ldr	r3, [pc, #212]	@ (80068fc <xTaskResumeAll+0x11c>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d05e      	beq.n	80068ea <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800682c:	e02f      	b.n	800688e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800682e:	4b34      	ldr	r3, [pc, #208]	@ (8006900 <xTaskResumeAll+0x120>)
 8006830:	68db      	ldr	r3, [r3, #12]
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	3318      	adds	r3, #24
 800683a:	4618      	mov	r0, r3
 800683c:	f7ff f81e 	bl	800587c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	3304      	adds	r3, #4
 8006844:	4618      	mov	r0, r3
 8006846:	f7ff f819 	bl	800587c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800684e:	4b2d      	ldr	r3, [pc, #180]	@ (8006904 <xTaskResumeAll+0x124>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	429a      	cmp	r2, r3
 8006854:	d903      	bls.n	800685e <xTaskResumeAll+0x7e>
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800685a:	4a2a      	ldr	r2, [pc, #168]	@ (8006904 <xTaskResumeAll+0x124>)
 800685c:	6013      	str	r3, [r2, #0]
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006862:	4613      	mov	r3, r2
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	4413      	add	r3, r2
 8006868:	009b      	lsls	r3, r3, #2
 800686a:	4a27      	ldr	r2, [pc, #156]	@ (8006908 <xTaskResumeAll+0x128>)
 800686c:	441a      	add	r2, r3
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	3304      	adds	r3, #4
 8006872:	4619      	mov	r1, r3
 8006874:	4610      	mov	r0, r2
 8006876:	f7fe ffa4 	bl	80057c2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800687e:	4b23      	ldr	r3, [pc, #140]	@ (800690c <xTaskResumeAll+0x12c>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006884:	429a      	cmp	r2, r3
 8006886:	d302      	bcc.n	800688e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006888:	4b21      	ldr	r3, [pc, #132]	@ (8006910 <xTaskResumeAll+0x130>)
 800688a:	2201      	movs	r2, #1
 800688c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800688e:	4b1c      	ldr	r3, [pc, #112]	@ (8006900 <xTaskResumeAll+0x120>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d1cb      	bne.n	800682e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d001      	beq.n	80068a0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800689c:	f000 fb58 	bl	8006f50 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80068a0:	4b1c      	ldr	r3, [pc, #112]	@ (8006914 <xTaskResumeAll+0x134>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d010      	beq.n	80068ce <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80068ac:	f000 f846 	bl	800693c <xTaskIncrementTick>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d002      	beq.n	80068bc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80068b6:	4b16      	ldr	r3, [pc, #88]	@ (8006910 <xTaskResumeAll+0x130>)
 80068b8:	2201      	movs	r2, #1
 80068ba:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	3b01      	subs	r3, #1
 80068c0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d1f1      	bne.n	80068ac <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80068c8:	4b12      	ldr	r3, [pc, #72]	@ (8006914 <xTaskResumeAll+0x134>)
 80068ca:	2200      	movs	r2, #0
 80068cc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80068ce:	4b10      	ldr	r3, [pc, #64]	@ (8006910 <xTaskResumeAll+0x130>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d009      	beq.n	80068ea <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80068d6:	2301      	movs	r3, #1
 80068d8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80068da:	4b0f      	ldr	r3, [pc, #60]	@ (8006918 <xTaskResumeAll+0x138>)
 80068dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068e0:	601a      	str	r2, [r3, #0]
 80068e2:	f3bf 8f4f 	dsb	sy
 80068e6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80068ea:	f001 f8ef 	bl	8007acc <vPortExitCritical>

	return xAlreadyYielded;
 80068ee:	68bb      	ldr	r3, [r7, #8]
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3710      	adds	r7, #16
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}
 80068f8:	20000d84 	.word	0x20000d84
 80068fc:	20000d5c 	.word	0x20000d5c
 8006900:	20000d1c 	.word	0x20000d1c
 8006904:	20000d64 	.word	0x20000d64
 8006908:	2000088c 	.word	0x2000088c
 800690c:	20000888 	.word	0x20000888
 8006910:	20000d70 	.word	0x20000d70
 8006914:	20000d6c 	.word	0x20000d6c
 8006918:	e000ed04 	.word	0xe000ed04

0800691c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800691c:	b480      	push	{r7}
 800691e:	b083      	sub	sp, #12
 8006920:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006922:	4b05      	ldr	r3, [pc, #20]	@ (8006938 <xTaskGetTickCount+0x1c>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006928:	687b      	ldr	r3, [r7, #4]
}
 800692a:	4618      	mov	r0, r3
 800692c:	370c      	adds	r7, #12
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr
 8006936:	bf00      	nop
 8006938:	20000d60 	.word	0x20000d60

0800693c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b086      	sub	sp, #24
 8006940:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006942:	2300      	movs	r3, #0
 8006944:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006946:	4b4f      	ldr	r3, [pc, #316]	@ (8006a84 <xTaskIncrementTick+0x148>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	2b00      	cmp	r3, #0
 800694c:	f040 8090 	bne.w	8006a70 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006950:	4b4d      	ldr	r3, [pc, #308]	@ (8006a88 <xTaskIncrementTick+0x14c>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	3301      	adds	r3, #1
 8006956:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006958:	4a4b      	ldr	r2, [pc, #300]	@ (8006a88 <xTaskIncrementTick+0x14c>)
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d121      	bne.n	80069a8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006964:	4b49      	ldr	r3, [pc, #292]	@ (8006a8c <xTaskIncrementTick+0x150>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d00b      	beq.n	8006986 <xTaskIncrementTick+0x4a>
	__asm volatile
 800696e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006972:	f383 8811 	msr	BASEPRI, r3
 8006976:	f3bf 8f6f 	isb	sy
 800697a:	f3bf 8f4f 	dsb	sy
 800697e:	603b      	str	r3, [r7, #0]
}
 8006980:	bf00      	nop
 8006982:	bf00      	nop
 8006984:	e7fd      	b.n	8006982 <xTaskIncrementTick+0x46>
 8006986:	4b41      	ldr	r3, [pc, #260]	@ (8006a8c <xTaskIncrementTick+0x150>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	60fb      	str	r3, [r7, #12]
 800698c:	4b40      	ldr	r3, [pc, #256]	@ (8006a90 <xTaskIncrementTick+0x154>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a3e      	ldr	r2, [pc, #248]	@ (8006a8c <xTaskIncrementTick+0x150>)
 8006992:	6013      	str	r3, [r2, #0]
 8006994:	4a3e      	ldr	r2, [pc, #248]	@ (8006a90 <xTaskIncrementTick+0x154>)
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	6013      	str	r3, [r2, #0]
 800699a:	4b3e      	ldr	r3, [pc, #248]	@ (8006a94 <xTaskIncrementTick+0x158>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	3301      	adds	r3, #1
 80069a0:	4a3c      	ldr	r2, [pc, #240]	@ (8006a94 <xTaskIncrementTick+0x158>)
 80069a2:	6013      	str	r3, [r2, #0]
 80069a4:	f000 fad4 	bl	8006f50 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80069a8:	4b3b      	ldr	r3, [pc, #236]	@ (8006a98 <xTaskIncrementTick+0x15c>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	693a      	ldr	r2, [r7, #16]
 80069ae:	429a      	cmp	r2, r3
 80069b0:	d349      	bcc.n	8006a46 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80069b2:	4b36      	ldr	r3, [pc, #216]	@ (8006a8c <xTaskIncrementTick+0x150>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d104      	bne.n	80069c6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069bc:	4b36      	ldr	r3, [pc, #216]	@ (8006a98 <xTaskIncrementTick+0x15c>)
 80069be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80069c2:	601a      	str	r2, [r3, #0]
					break;
 80069c4:	e03f      	b.n	8006a46 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069c6:	4b31      	ldr	r3, [pc, #196]	@ (8006a8c <xTaskIncrementTick+0x150>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	68db      	ldr	r3, [r3, #12]
 80069cc:	68db      	ldr	r3, [r3, #12]
 80069ce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	685b      	ldr	r3, [r3, #4]
 80069d4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80069d6:	693a      	ldr	r2, [r7, #16]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	429a      	cmp	r2, r3
 80069dc:	d203      	bcs.n	80069e6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80069de:	4a2e      	ldr	r2, [pc, #184]	@ (8006a98 <xTaskIncrementTick+0x15c>)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80069e4:	e02f      	b.n	8006a46 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	3304      	adds	r3, #4
 80069ea:	4618      	mov	r0, r3
 80069ec:	f7fe ff46 	bl	800587c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d004      	beq.n	8006a02 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	3318      	adds	r3, #24
 80069fc:	4618      	mov	r0, r3
 80069fe:	f7fe ff3d 	bl	800587c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a06:	4b25      	ldr	r3, [pc, #148]	@ (8006a9c <xTaskIncrementTick+0x160>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	429a      	cmp	r2, r3
 8006a0c:	d903      	bls.n	8006a16 <xTaskIncrementTick+0xda>
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a12:	4a22      	ldr	r2, [pc, #136]	@ (8006a9c <xTaskIncrementTick+0x160>)
 8006a14:	6013      	str	r3, [r2, #0]
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a1a:	4613      	mov	r3, r2
 8006a1c:	009b      	lsls	r3, r3, #2
 8006a1e:	4413      	add	r3, r2
 8006a20:	009b      	lsls	r3, r3, #2
 8006a22:	4a1f      	ldr	r2, [pc, #124]	@ (8006aa0 <xTaskIncrementTick+0x164>)
 8006a24:	441a      	add	r2, r3
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	3304      	adds	r3, #4
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	4610      	mov	r0, r2
 8006a2e:	f7fe fec8 	bl	80057c2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a36:	4b1b      	ldr	r3, [pc, #108]	@ (8006aa4 <xTaskIncrementTick+0x168>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a3c:	429a      	cmp	r2, r3
 8006a3e:	d3b8      	bcc.n	80069b2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006a40:	2301      	movs	r3, #1
 8006a42:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a44:	e7b5      	b.n	80069b2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006a46:	4b17      	ldr	r3, [pc, #92]	@ (8006aa4 <xTaskIncrementTick+0x168>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a4c:	4914      	ldr	r1, [pc, #80]	@ (8006aa0 <xTaskIncrementTick+0x164>)
 8006a4e:	4613      	mov	r3, r2
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	4413      	add	r3, r2
 8006a54:	009b      	lsls	r3, r3, #2
 8006a56:	440b      	add	r3, r1
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	d901      	bls.n	8006a62 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006a62:	4b11      	ldr	r3, [pc, #68]	@ (8006aa8 <xTaskIncrementTick+0x16c>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d007      	beq.n	8006a7a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	617b      	str	r3, [r7, #20]
 8006a6e:	e004      	b.n	8006a7a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006a70:	4b0e      	ldr	r3, [pc, #56]	@ (8006aac <xTaskIncrementTick+0x170>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	3301      	adds	r3, #1
 8006a76:	4a0d      	ldr	r2, [pc, #52]	@ (8006aac <xTaskIncrementTick+0x170>)
 8006a78:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006a7a:	697b      	ldr	r3, [r7, #20]
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3718      	adds	r7, #24
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}
 8006a84:	20000d84 	.word	0x20000d84
 8006a88:	20000d60 	.word	0x20000d60
 8006a8c:	20000d14 	.word	0x20000d14
 8006a90:	20000d18 	.word	0x20000d18
 8006a94:	20000d74 	.word	0x20000d74
 8006a98:	20000d7c 	.word	0x20000d7c
 8006a9c:	20000d64 	.word	0x20000d64
 8006aa0:	2000088c 	.word	0x2000088c
 8006aa4:	20000888 	.word	0x20000888
 8006aa8:	20000d70 	.word	0x20000d70
 8006aac:	20000d6c 	.word	0x20000d6c

08006ab0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b085      	sub	sp, #20
 8006ab4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006ab6:	4b28      	ldr	r3, [pc, #160]	@ (8006b58 <vTaskSwitchContext+0xa8>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d003      	beq.n	8006ac6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006abe:	4b27      	ldr	r3, [pc, #156]	@ (8006b5c <vTaskSwitchContext+0xac>)
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006ac4:	e042      	b.n	8006b4c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006ac6:	4b25      	ldr	r3, [pc, #148]	@ (8006b5c <vTaskSwitchContext+0xac>)
 8006ac8:	2200      	movs	r2, #0
 8006aca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006acc:	4b24      	ldr	r3, [pc, #144]	@ (8006b60 <vTaskSwitchContext+0xb0>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	60fb      	str	r3, [r7, #12]
 8006ad2:	e011      	b.n	8006af8 <vTaskSwitchContext+0x48>
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d10b      	bne.n	8006af2 <vTaskSwitchContext+0x42>
	__asm volatile
 8006ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ade:	f383 8811 	msr	BASEPRI, r3
 8006ae2:	f3bf 8f6f 	isb	sy
 8006ae6:	f3bf 8f4f 	dsb	sy
 8006aea:	607b      	str	r3, [r7, #4]
}
 8006aec:	bf00      	nop
 8006aee:	bf00      	nop
 8006af0:	e7fd      	b.n	8006aee <vTaskSwitchContext+0x3e>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	3b01      	subs	r3, #1
 8006af6:	60fb      	str	r3, [r7, #12]
 8006af8:	491a      	ldr	r1, [pc, #104]	@ (8006b64 <vTaskSwitchContext+0xb4>)
 8006afa:	68fa      	ldr	r2, [r7, #12]
 8006afc:	4613      	mov	r3, r2
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	4413      	add	r3, r2
 8006b02:	009b      	lsls	r3, r3, #2
 8006b04:	440b      	add	r3, r1
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d0e3      	beq.n	8006ad4 <vTaskSwitchContext+0x24>
 8006b0c:	68fa      	ldr	r2, [r7, #12]
 8006b0e:	4613      	mov	r3, r2
 8006b10:	009b      	lsls	r3, r3, #2
 8006b12:	4413      	add	r3, r2
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	4a13      	ldr	r2, [pc, #76]	@ (8006b64 <vTaskSwitchContext+0xb4>)
 8006b18:	4413      	add	r3, r2
 8006b1a:	60bb      	str	r3, [r7, #8]
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	685a      	ldr	r2, [r3, #4]
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	605a      	str	r2, [r3, #4]
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	685a      	ldr	r2, [r3, #4]
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	3308      	adds	r3, #8
 8006b2e:	429a      	cmp	r2, r3
 8006b30:	d104      	bne.n	8006b3c <vTaskSwitchContext+0x8c>
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	685a      	ldr	r2, [r3, #4]
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	605a      	str	r2, [r3, #4]
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	68db      	ldr	r3, [r3, #12]
 8006b42:	4a09      	ldr	r2, [pc, #36]	@ (8006b68 <vTaskSwitchContext+0xb8>)
 8006b44:	6013      	str	r3, [r2, #0]
 8006b46:	4a06      	ldr	r2, [pc, #24]	@ (8006b60 <vTaskSwitchContext+0xb0>)
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6013      	str	r3, [r2, #0]
}
 8006b4c:	bf00      	nop
 8006b4e:	3714      	adds	r7, #20
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr
 8006b58:	20000d84 	.word	0x20000d84
 8006b5c:	20000d70 	.word	0x20000d70
 8006b60:	20000d64 	.word	0x20000d64
 8006b64:	2000088c 	.word	0x2000088c
 8006b68:	20000888 	.word	0x20000888

08006b6c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b084      	sub	sp, #16
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d10b      	bne.n	8006b94 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006b7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b80:	f383 8811 	msr	BASEPRI, r3
 8006b84:	f3bf 8f6f 	isb	sy
 8006b88:	f3bf 8f4f 	dsb	sy
 8006b8c:	60fb      	str	r3, [r7, #12]
}
 8006b8e:	bf00      	nop
 8006b90:	bf00      	nop
 8006b92:	e7fd      	b.n	8006b90 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006b94:	4b07      	ldr	r3, [pc, #28]	@ (8006bb4 <vTaskPlaceOnEventList+0x48>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	3318      	adds	r3, #24
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f7fe fe34 	bl	800580a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006ba2:	2101      	movs	r1, #1
 8006ba4:	6838      	ldr	r0, [r7, #0]
 8006ba6:	f000 fa81 	bl	80070ac <prvAddCurrentTaskToDelayedList>
}
 8006baa:	bf00      	nop
 8006bac:	3710      	adds	r7, #16
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}
 8006bb2:	bf00      	nop
 8006bb4:	20000888 	.word	0x20000888

08006bb8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b086      	sub	sp, #24
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	60f8      	str	r0, [r7, #12]
 8006bc0:	60b9      	str	r1, [r7, #8]
 8006bc2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d10b      	bne.n	8006be2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bce:	f383 8811 	msr	BASEPRI, r3
 8006bd2:	f3bf 8f6f 	isb	sy
 8006bd6:	f3bf 8f4f 	dsb	sy
 8006bda:	617b      	str	r3, [r7, #20]
}
 8006bdc:	bf00      	nop
 8006bde:	bf00      	nop
 8006be0:	e7fd      	b.n	8006bde <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006be2:	4b0a      	ldr	r3, [pc, #40]	@ (8006c0c <vTaskPlaceOnEventListRestricted+0x54>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	3318      	adds	r3, #24
 8006be8:	4619      	mov	r1, r3
 8006bea:	68f8      	ldr	r0, [r7, #12]
 8006bec:	f7fe fde9 	bl	80057c2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d002      	beq.n	8006bfc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006bf6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006bfa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006bfc:	6879      	ldr	r1, [r7, #4]
 8006bfe:	68b8      	ldr	r0, [r7, #8]
 8006c00:	f000 fa54 	bl	80070ac <prvAddCurrentTaskToDelayedList>
	}
 8006c04:	bf00      	nop
 8006c06:	3718      	adds	r7, #24
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}
 8006c0c:	20000888 	.word	0x20000888

08006c10 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b086      	sub	sp, #24
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	68db      	ldr	r3, [r3, #12]
 8006c1e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d10b      	bne.n	8006c3e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006c26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c2a:	f383 8811 	msr	BASEPRI, r3
 8006c2e:	f3bf 8f6f 	isb	sy
 8006c32:	f3bf 8f4f 	dsb	sy
 8006c36:	60fb      	str	r3, [r7, #12]
}
 8006c38:	bf00      	nop
 8006c3a:	bf00      	nop
 8006c3c:	e7fd      	b.n	8006c3a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	3318      	adds	r3, #24
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7fe fe1a 	bl	800587c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c48:	4b1d      	ldr	r3, [pc, #116]	@ (8006cc0 <xTaskRemoveFromEventList+0xb0>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d11d      	bne.n	8006c8c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	3304      	adds	r3, #4
 8006c54:	4618      	mov	r0, r3
 8006c56:	f7fe fe11 	bl	800587c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c5e:	4b19      	ldr	r3, [pc, #100]	@ (8006cc4 <xTaskRemoveFromEventList+0xb4>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d903      	bls.n	8006c6e <xTaskRemoveFromEventList+0x5e>
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c6a:	4a16      	ldr	r2, [pc, #88]	@ (8006cc4 <xTaskRemoveFromEventList+0xb4>)
 8006c6c:	6013      	str	r3, [r2, #0]
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c72:	4613      	mov	r3, r2
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	4413      	add	r3, r2
 8006c78:	009b      	lsls	r3, r3, #2
 8006c7a:	4a13      	ldr	r2, [pc, #76]	@ (8006cc8 <xTaskRemoveFromEventList+0xb8>)
 8006c7c:	441a      	add	r2, r3
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	3304      	adds	r3, #4
 8006c82:	4619      	mov	r1, r3
 8006c84:	4610      	mov	r0, r2
 8006c86:	f7fe fd9c 	bl	80057c2 <vListInsertEnd>
 8006c8a:	e005      	b.n	8006c98 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	3318      	adds	r3, #24
 8006c90:	4619      	mov	r1, r3
 8006c92:	480e      	ldr	r0, [pc, #56]	@ (8006ccc <xTaskRemoveFromEventList+0xbc>)
 8006c94:	f7fe fd95 	bl	80057c2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006c98:	693b      	ldr	r3, [r7, #16]
 8006c9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8006cd0 <xTaskRemoveFromEventList+0xc0>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d905      	bls.n	8006cb2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006caa:	4b0a      	ldr	r3, [pc, #40]	@ (8006cd4 <xTaskRemoveFromEventList+0xc4>)
 8006cac:	2201      	movs	r2, #1
 8006cae:	601a      	str	r2, [r3, #0]
 8006cb0:	e001      	b.n	8006cb6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006cb6:	697b      	ldr	r3, [r7, #20]
}
 8006cb8:	4618      	mov	r0, r3
 8006cba:	3718      	adds	r7, #24
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	bd80      	pop	{r7, pc}
 8006cc0:	20000d84 	.word	0x20000d84
 8006cc4:	20000d64 	.word	0x20000d64
 8006cc8:	2000088c 	.word	0x2000088c
 8006ccc:	20000d1c 	.word	0x20000d1c
 8006cd0:	20000888 	.word	0x20000888
 8006cd4:	20000d70 	.word	0x20000d70

08006cd8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b083      	sub	sp, #12
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006ce0:	4b06      	ldr	r3, [pc, #24]	@ (8006cfc <vTaskInternalSetTimeOutState+0x24>)
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006ce8:	4b05      	ldr	r3, [pc, #20]	@ (8006d00 <vTaskInternalSetTimeOutState+0x28>)
 8006cea:	681a      	ldr	r2, [r3, #0]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	605a      	str	r2, [r3, #4]
}
 8006cf0:	bf00      	nop
 8006cf2:	370c      	adds	r7, #12
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr
 8006cfc:	20000d74 	.word	0x20000d74
 8006d00:	20000d60 	.word	0x20000d60

08006d04 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b088      	sub	sp, #32
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
 8006d0c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d10b      	bne.n	8006d2c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d18:	f383 8811 	msr	BASEPRI, r3
 8006d1c:	f3bf 8f6f 	isb	sy
 8006d20:	f3bf 8f4f 	dsb	sy
 8006d24:	613b      	str	r3, [r7, #16]
}
 8006d26:	bf00      	nop
 8006d28:	bf00      	nop
 8006d2a:	e7fd      	b.n	8006d28 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d10b      	bne.n	8006d4a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d36:	f383 8811 	msr	BASEPRI, r3
 8006d3a:	f3bf 8f6f 	isb	sy
 8006d3e:	f3bf 8f4f 	dsb	sy
 8006d42:	60fb      	str	r3, [r7, #12]
}
 8006d44:	bf00      	nop
 8006d46:	bf00      	nop
 8006d48:	e7fd      	b.n	8006d46 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006d4a:	f000 fe8d 	bl	8007a68 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8006dc4 <xTaskCheckForTimeOut+0xc0>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	69ba      	ldr	r2, [r7, #24]
 8006d5a:	1ad3      	subs	r3, r2, r3
 8006d5c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d66:	d102      	bne.n	8006d6e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	61fb      	str	r3, [r7, #28]
 8006d6c:	e023      	b.n	8006db6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681a      	ldr	r2, [r3, #0]
 8006d72:	4b15      	ldr	r3, [pc, #84]	@ (8006dc8 <xTaskCheckForTimeOut+0xc4>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d007      	beq.n	8006d8a <xTaskCheckForTimeOut+0x86>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	69ba      	ldr	r2, [r7, #24]
 8006d80:	429a      	cmp	r2, r3
 8006d82:	d302      	bcc.n	8006d8a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006d84:	2301      	movs	r3, #1
 8006d86:	61fb      	str	r3, [r7, #28]
 8006d88:	e015      	b.n	8006db6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	697a      	ldr	r2, [r7, #20]
 8006d90:	429a      	cmp	r2, r3
 8006d92:	d20b      	bcs.n	8006dac <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	1ad2      	subs	r2, r2, r3
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f7ff ff99 	bl	8006cd8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006da6:	2300      	movs	r3, #0
 8006da8:	61fb      	str	r3, [r7, #28]
 8006daa:	e004      	b.n	8006db6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	2200      	movs	r2, #0
 8006db0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006db2:	2301      	movs	r3, #1
 8006db4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006db6:	f000 fe89 	bl	8007acc <vPortExitCritical>

	return xReturn;
 8006dba:	69fb      	ldr	r3, [r7, #28]
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3720      	adds	r7, #32
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}
 8006dc4:	20000d60 	.word	0x20000d60
 8006dc8:	20000d74 	.word	0x20000d74

08006dcc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006dcc:	b480      	push	{r7}
 8006dce:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006dd0:	4b03      	ldr	r3, [pc, #12]	@ (8006de0 <vTaskMissedYield+0x14>)
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	601a      	str	r2, [r3, #0]
}
 8006dd6:	bf00      	nop
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr
 8006de0:	20000d70 	.word	0x20000d70

08006de4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b082      	sub	sp, #8
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006dec:	f000 f852 	bl	8006e94 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006df0:	4b06      	ldr	r3, [pc, #24]	@ (8006e0c <prvIdleTask+0x28>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	2b01      	cmp	r3, #1
 8006df6:	d9f9      	bls.n	8006dec <prvIdleTask+0x8>
			{
				taskYIELD();
 8006df8:	4b05      	ldr	r3, [pc, #20]	@ (8006e10 <prvIdleTask+0x2c>)
 8006dfa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006dfe:	601a      	str	r2, [r3, #0]
 8006e00:	f3bf 8f4f 	dsb	sy
 8006e04:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006e08:	e7f0      	b.n	8006dec <prvIdleTask+0x8>
 8006e0a:	bf00      	nop
 8006e0c:	2000088c 	.word	0x2000088c
 8006e10:	e000ed04 	.word	0xe000ed04

08006e14 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b082      	sub	sp, #8
 8006e18:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	607b      	str	r3, [r7, #4]
 8006e1e:	e00c      	b.n	8006e3a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	4613      	mov	r3, r2
 8006e24:	009b      	lsls	r3, r3, #2
 8006e26:	4413      	add	r3, r2
 8006e28:	009b      	lsls	r3, r3, #2
 8006e2a:	4a12      	ldr	r2, [pc, #72]	@ (8006e74 <prvInitialiseTaskLists+0x60>)
 8006e2c:	4413      	add	r3, r2
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f7fe fc9a 	bl	8005768 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	3301      	adds	r3, #1
 8006e38:	607b      	str	r3, [r7, #4]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2b37      	cmp	r3, #55	@ 0x37
 8006e3e:	d9ef      	bls.n	8006e20 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006e40:	480d      	ldr	r0, [pc, #52]	@ (8006e78 <prvInitialiseTaskLists+0x64>)
 8006e42:	f7fe fc91 	bl	8005768 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006e46:	480d      	ldr	r0, [pc, #52]	@ (8006e7c <prvInitialiseTaskLists+0x68>)
 8006e48:	f7fe fc8e 	bl	8005768 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006e4c:	480c      	ldr	r0, [pc, #48]	@ (8006e80 <prvInitialiseTaskLists+0x6c>)
 8006e4e:	f7fe fc8b 	bl	8005768 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006e52:	480c      	ldr	r0, [pc, #48]	@ (8006e84 <prvInitialiseTaskLists+0x70>)
 8006e54:	f7fe fc88 	bl	8005768 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006e58:	480b      	ldr	r0, [pc, #44]	@ (8006e88 <prvInitialiseTaskLists+0x74>)
 8006e5a:	f7fe fc85 	bl	8005768 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8006e8c <prvInitialiseTaskLists+0x78>)
 8006e60:	4a05      	ldr	r2, [pc, #20]	@ (8006e78 <prvInitialiseTaskLists+0x64>)
 8006e62:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006e64:	4b0a      	ldr	r3, [pc, #40]	@ (8006e90 <prvInitialiseTaskLists+0x7c>)
 8006e66:	4a05      	ldr	r2, [pc, #20]	@ (8006e7c <prvInitialiseTaskLists+0x68>)
 8006e68:	601a      	str	r2, [r3, #0]
}
 8006e6a:	bf00      	nop
 8006e6c:	3708      	adds	r7, #8
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}
 8006e72:	bf00      	nop
 8006e74:	2000088c 	.word	0x2000088c
 8006e78:	20000cec 	.word	0x20000cec
 8006e7c:	20000d00 	.word	0x20000d00
 8006e80:	20000d1c 	.word	0x20000d1c
 8006e84:	20000d30 	.word	0x20000d30
 8006e88:	20000d48 	.word	0x20000d48
 8006e8c:	20000d14 	.word	0x20000d14
 8006e90:	20000d18 	.word	0x20000d18

08006e94 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b082      	sub	sp, #8
 8006e98:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006e9a:	e019      	b.n	8006ed0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006e9c:	f000 fde4 	bl	8007a68 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ea0:	4b10      	ldr	r3, [pc, #64]	@ (8006ee4 <prvCheckTasksWaitingTermination+0x50>)
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	3304      	adds	r3, #4
 8006eac:	4618      	mov	r0, r3
 8006eae:	f7fe fce5 	bl	800587c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8006ee8 <prvCheckTasksWaitingTermination+0x54>)
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	3b01      	subs	r3, #1
 8006eb8:	4a0b      	ldr	r2, [pc, #44]	@ (8006ee8 <prvCheckTasksWaitingTermination+0x54>)
 8006eba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8006eec <prvCheckTasksWaitingTermination+0x58>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	3b01      	subs	r3, #1
 8006ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8006eec <prvCheckTasksWaitingTermination+0x58>)
 8006ec4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006ec6:	f000 fe01 	bl	8007acc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	f000 f810 	bl	8006ef0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006ed0:	4b06      	ldr	r3, [pc, #24]	@ (8006eec <prvCheckTasksWaitingTermination+0x58>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d1e1      	bne.n	8006e9c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006ed8:	bf00      	nop
 8006eda:	bf00      	nop
 8006edc:	3708      	adds	r7, #8
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}
 8006ee2:	bf00      	nop
 8006ee4:	20000d30 	.word	0x20000d30
 8006ee8:	20000d5c 	.word	0x20000d5c
 8006eec:	20000d44 	.word	0x20000d44

08006ef0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b084      	sub	sp, #16
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d108      	bne.n	8006f14 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f06:	4618      	mov	r0, r3
 8006f08:	f000 ff9e 	bl	8007e48 <vPortFree>
				vPortFree( pxTCB );
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f000 ff9b 	bl	8007e48 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006f12:	e019      	b.n	8006f48 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d103      	bne.n	8006f26 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006f1e:	6878      	ldr	r0, [r7, #4]
 8006f20:	f000 ff92 	bl	8007e48 <vPortFree>
	}
 8006f24:	e010      	b.n	8006f48 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006f2c:	2b02      	cmp	r3, #2
 8006f2e:	d00b      	beq.n	8006f48 <prvDeleteTCB+0x58>
	__asm volatile
 8006f30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f34:	f383 8811 	msr	BASEPRI, r3
 8006f38:	f3bf 8f6f 	isb	sy
 8006f3c:	f3bf 8f4f 	dsb	sy
 8006f40:	60fb      	str	r3, [r7, #12]
}
 8006f42:	bf00      	nop
 8006f44:	bf00      	nop
 8006f46:	e7fd      	b.n	8006f44 <prvDeleteTCB+0x54>
	}
 8006f48:	bf00      	nop
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006f50:	b480      	push	{r7}
 8006f52:	b083      	sub	sp, #12
 8006f54:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f56:	4b0c      	ldr	r3, [pc, #48]	@ (8006f88 <prvResetNextTaskUnblockTime+0x38>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d104      	bne.n	8006f6a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006f60:	4b0a      	ldr	r3, [pc, #40]	@ (8006f8c <prvResetNextTaskUnblockTime+0x3c>)
 8006f62:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006f66:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006f68:	e008      	b.n	8006f7c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f6a:	4b07      	ldr	r3, [pc, #28]	@ (8006f88 <prvResetNextTaskUnblockTime+0x38>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	68db      	ldr	r3, [r3, #12]
 8006f72:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	4a04      	ldr	r2, [pc, #16]	@ (8006f8c <prvResetNextTaskUnblockTime+0x3c>)
 8006f7a:	6013      	str	r3, [r2, #0]
}
 8006f7c:	bf00      	nop
 8006f7e:	370c      	adds	r7, #12
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr
 8006f88:	20000d14 	.word	0x20000d14
 8006f8c:	20000d7c 	.word	0x20000d7c

08006f90 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006f90:	b480      	push	{r7}
 8006f92:	b083      	sub	sp, #12
 8006f94:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006f96:	4b0b      	ldr	r3, [pc, #44]	@ (8006fc4 <xTaskGetSchedulerState+0x34>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d102      	bne.n	8006fa4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	607b      	str	r3, [r7, #4]
 8006fa2:	e008      	b.n	8006fb6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006fa4:	4b08      	ldr	r3, [pc, #32]	@ (8006fc8 <xTaskGetSchedulerState+0x38>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d102      	bne.n	8006fb2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006fac:	2302      	movs	r3, #2
 8006fae:	607b      	str	r3, [r7, #4]
 8006fb0:	e001      	b.n	8006fb6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006fb6:	687b      	ldr	r3, [r7, #4]
	}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	370c      	adds	r7, #12
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr
 8006fc4:	20000d68 	.word	0x20000d68
 8006fc8:	20000d84 	.word	0x20000d84

08006fcc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b086      	sub	sp, #24
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006fd8:	2300      	movs	r3, #0
 8006fda:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d058      	beq.n	8007094 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006fe2:	4b2f      	ldr	r3, [pc, #188]	@ (80070a0 <xTaskPriorityDisinherit+0xd4>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	693a      	ldr	r2, [r7, #16]
 8006fe8:	429a      	cmp	r2, r3
 8006fea:	d00b      	beq.n	8007004 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff0:	f383 8811 	msr	BASEPRI, r3
 8006ff4:	f3bf 8f6f 	isb	sy
 8006ff8:	f3bf 8f4f 	dsb	sy
 8006ffc:	60fb      	str	r3, [r7, #12]
}
 8006ffe:	bf00      	nop
 8007000:	bf00      	nop
 8007002:	e7fd      	b.n	8007000 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007008:	2b00      	cmp	r3, #0
 800700a:	d10b      	bne.n	8007024 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800700c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007010:	f383 8811 	msr	BASEPRI, r3
 8007014:	f3bf 8f6f 	isb	sy
 8007018:	f3bf 8f4f 	dsb	sy
 800701c:	60bb      	str	r3, [r7, #8]
}
 800701e:	bf00      	nop
 8007020:	bf00      	nop
 8007022:	e7fd      	b.n	8007020 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007028:	1e5a      	subs	r2, r3, #1
 800702a:	693b      	ldr	r3, [r7, #16]
 800702c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800702e:	693b      	ldr	r3, [r7, #16]
 8007030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007032:	693b      	ldr	r3, [r7, #16]
 8007034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007036:	429a      	cmp	r2, r3
 8007038:	d02c      	beq.n	8007094 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800703a:	693b      	ldr	r3, [r7, #16]
 800703c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800703e:	2b00      	cmp	r3, #0
 8007040:	d128      	bne.n	8007094 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	3304      	adds	r3, #4
 8007046:	4618      	mov	r0, r3
 8007048:	f7fe fc18 	bl	800587c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800704c:	693b      	ldr	r3, [r7, #16]
 800704e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007054:	693b      	ldr	r3, [r7, #16]
 8007056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007058:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800705c:	693b      	ldr	r3, [r7, #16]
 800705e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007064:	4b0f      	ldr	r3, [pc, #60]	@ (80070a4 <xTaskPriorityDisinherit+0xd8>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	429a      	cmp	r2, r3
 800706a:	d903      	bls.n	8007074 <xTaskPriorityDisinherit+0xa8>
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007070:	4a0c      	ldr	r2, [pc, #48]	@ (80070a4 <xTaskPriorityDisinherit+0xd8>)
 8007072:	6013      	str	r3, [r2, #0]
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007078:	4613      	mov	r3, r2
 800707a:	009b      	lsls	r3, r3, #2
 800707c:	4413      	add	r3, r2
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	4a09      	ldr	r2, [pc, #36]	@ (80070a8 <xTaskPriorityDisinherit+0xdc>)
 8007082:	441a      	add	r2, r3
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	3304      	adds	r3, #4
 8007088:	4619      	mov	r1, r3
 800708a:	4610      	mov	r0, r2
 800708c:	f7fe fb99 	bl	80057c2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007090:	2301      	movs	r3, #1
 8007092:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007094:	697b      	ldr	r3, [r7, #20]
	}
 8007096:	4618      	mov	r0, r3
 8007098:	3718      	adds	r7, #24
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}
 800709e:	bf00      	nop
 80070a0:	20000888 	.word	0x20000888
 80070a4:	20000d64 	.word	0x20000d64
 80070a8:	2000088c 	.word	0x2000088c

080070ac <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b084      	sub	sp, #16
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
 80070b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80070b6:	4b21      	ldr	r3, [pc, #132]	@ (800713c <prvAddCurrentTaskToDelayedList+0x90>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80070bc:	4b20      	ldr	r3, [pc, #128]	@ (8007140 <prvAddCurrentTaskToDelayedList+0x94>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	3304      	adds	r3, #4
 80070c2:	4618      	mov	r0, r3
 80070c4:	f7fe fbda 	bl	800587c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070ce:	d10a      	bne.n	80070e6 <prvAddCurrentTaskToDelayedList+0x3a>
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d007      	beq.n	80070e6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80070d6:	4b1a      	ldr	r3, [pc, #104]	@ (8007140 <prvAddCurrentTaskToDelayedList+0x94>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	3304      	adds	r3, #4
 80070dc:	4619      	mov	r1, r3
 80070de:	4819      	ldr	r0, [pc, #100]	@ (8007144 <prvAddCurrentTaskToDelayedList+0x98>)
 80070e0:	f7fe fb6f 	bl	80057c2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80070e4:	e026      	b.n	8007134 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	4413      	add	r3, r2
 80070ec:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80070ee:	4b14      	ldr	r3, [pc, #80]	@ (8007140 <prvAddCurrentTaskToDelayedList+0x94>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	68ba      	ldr	r2, [r7, #8]
 80070f4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80070f6:	68ba      	ldr	r2, [r7, #8]
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	429a      	cmp	r2, r3
 80070fc:	d209      	bcs.n	8007112 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80070fe:	4b12      	ldr	r3, [pc, #72]	@ (8007148 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007100:	681a      	ldr	r2, [r3, #0]
 8007102:	4b0f      	ldr	r3, [pc, #60]	@ (8007140 <prvAddCurrentTaskToDelayedList+0x94>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	3304      	adds	r3, #4
 8007108:	4619      	mov	r1, r3
 800710a:	4610      	mov	r0, r2
 800710c:	f7fe fb7d 	bl	800580a <vListInsert>
}
 8007110:	e010      	b.n	8007134 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007112:	4b0e      	ldr	r3, [pc, #56]	@ (800714c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007114:	681a      	ldr	r2, [r3, #0]
 8007116:	4b0a      	ldr	r3, [pc, #40]	@ (8007140 <prvAddCurrentTaskToDelayedList+0x94>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	3304      	adds	r3, #4
 800711c:	4619      	mov	r1, r3
 800711e:	4610      	mov	r0, r2
 8007120:	f7fe fb73 	bl	800580a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007124:	4b0a      	ldr	r3, [pc, #40]	@ (8007150 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	68ba      	ldr	r2, [r7, #8]
 800712a:	429a      	cmp	r2, r3
 800712c:	d202      	bcs.n	8007134 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800712e:	4a08      	ldr	r2, [pc, #32]	@ (8007150 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	6013      	str	r3, [r2, #0]
}
 8007134:	bf00      	nop
 8007136:	3710      	adds	r7, #16
 8007138:	46bd      	mov	sp, r7
 800713a:	bd80      	pop	{r7, pc}
 800713c:	20000d60 	.word	0x20000d60
 8007140:	20000888 	.word	0x20000888
 8007144:	20000d48 	.word	0x20000d48
 8007148:	20000d18 	.word	0x20000d18
 800714c:	20000d14 	.word	0x20000d14
 8007150:	20000d7c 	.word	0x20000d7c

08007154 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b08a      	sub	sp, #40	@ 0x28
 8007158:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800715a:	2300      	movs	r3, #0
 800715c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800715e:	f000 fb13 	bl	8007788 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007162:	4b1d      	ldr	r3, [pc, #116]	@ (80071d8 <xTimerCreateTimerTask+0x84>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d021      	beq.n	80071ae <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800716a:	2300      	movs	r3, #0
 800716c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800716e:	2300      	movs	r3, #0
 8007170:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007172:	1d3a      	adds	r2, r7, #4
 8007174:	f107 0108 	add.w	r1, r7, #8
 8007178:	f107 030c 	add.w	r3, r7, #12
 800717c:	4618      	mov	r0, r3
 800717e:	f7fe fad9 	bl	8005734 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007182:	6879      	ldr	r1, [r7, #4]
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	68fa      	ldr	r2, [r7, #12]
 8007188:	9202      	str	r2, [sp, #8]
 800718a:	9301      	str	r3, [sp, #4]
 800718c:	2302      	movs	r3, #2
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	2300      	movs	r3, #0
 8007192:	460a      	mov	r2, r1
 8007194:	4911      	ldr	r1, [pc, #68]	@ (80071dc <xTimerCreateTimerTask+0x88>)
 8007196:	4812      	ldr	r0, [pc, #72]	@ (80071e0 <xTimerCreateTimerTask+0x8c>)
 8007198:	f7ff f8d0 	bl	800633c <xTaskCreateStatic>
 800719c:	4603      	mov	r3, r0
 800719e:	4a11      	ldr	r2, [pc, #68]	@ (80071e4 <xTimerCreateTimerTask+0x90>)
 80071a0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80071a2:	4b10      	ldr	r3, [pc, #64]	@ (80071e4 <xTimerCreateTimerTask+0x90>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d001      	beq.n	80071ae <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80071aa:	2301      	movs	r3, #1
 80071ac:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10b      	bne.n	80071cc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80071b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071b8:	f383 8811 	msr	BASEPRI, r3
 80071bc:	f3bf 8f6f 	isb	sy
 80071c0:	f3bf 8f4f 	dsb	sy
 80071c4:	613b      	str	r3, [r7, #16]
}
 80071c6:	bf00      	nop
 80071c8:	bf00      	nop
 80071ca:	e7fd      	b.n	80071c8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80071cc:	697b      	ldr	r3, [r7, #20]
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	3718      	adds	r7, #24
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bd80      	pop	{r7, pc}
 80071d6:	bf00      	nop
 80071d8:	20000db8 	.word	0x20000db8
 80071dc:	08009248 	.word	0x08009248
 80071e0:	08007321 	.word	0x08007321
 80071e4:	20000dbc 	.word	0x20000dbc

080071e8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b08a      	sub	sp, #40	@ 0x28
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	60f8      	str	r0, [r7, #12]
 80071f0:	60b9      	str	r1, [r7, #8]
 80071f2:	607a      	str	r2, [r7, #4]
 80071f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80071f6:	2300      	movs	r3, #0
 80071f8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d10b      	bne.n	8007218 <xTimerGenericCommand+0x30>
	__asm volatile
 8007200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007204:	f383 8811 	msr	BASEPRI, r3
 8007208:	f3bf 8f6f 	isb	sy
 800720c:	f3bf 8f4f 	dsb	sy
 8007210:	623b      	str	r3, [r7, #32]
}
 8007212:	bf00      	nop
 8007214:	bf00      	nop
 8007216:	e7fd      	b.n	8007214 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007218:	4b19      	ldr	r3, [pc, #100]	@ (8007280 <xTimerGenericCommand+0x98>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d02a      	beq.n	8007276 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	2b05      	cmp	r3, #5
 8007230:	dc18      	bgt.n	8007264 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007232:	f7ff fead 	bl	8006f90 <xTaskGetSchedulerState>
 8007236:	4603      	mov	r3, r0
 8007238:	2b02      	cmp	r3, #2
 800723a:	d109      	bne.n	8007250 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800723c:	4b10      	ldr	r3, [pc, #64]	@ (8007280 <xTimerGenericCommand+0x98>)
 800723e:	6818      	ldr	r0, [r3, #0]
 8007240:	f107 0110 	add.w	r1, r7, #16
 8007244:	2300      	movs	r3, #0
 8007246:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007248:	f7fe fc88 	bl	8005b5c <xQueueGenericSend>
 800724c:	6278      	str	r0, [r7, #36]	@ 0x24
 800724e:	e012      	b.n	8007276 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007250:	4b0b      	ldr	r3, [pc, #44]	@ (8007280 <xTimerGenericCommand+0x98>)
 8007252:	6818      	ldr	r0, [r3, #0]
 8007254:	f107 0110 	add.w	r1, r7, #16
 8007258:	2300      	movs	r3, #0
 800725a:	2200      	movs	r2, #0
 800725c:	f7fe fc7e 	bl	8005b5c <xQueueGenericSend>
 8007260:	6278      	str	r0, [r7, #36]	@ 0x24
 8007262:	e008      	b.n	8007276 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007264:	4b06      	ldr	r3, [pc, #24]	@ (8007280 <xTimerGenericCommand+0x98>)
 8007266:	6818      	ldr	r0, [r3, #0]
 8007268:	f107 0110 	add.w	r1, r7, #16
 800726c:	2300      	movs	r3, #0
 800726e:	683a      	ldr	r2, [r7, #0]
 8007270:	f7fe fd76 	bl	8005d60 <xQueueGenericSendFromISR>
 8007274:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007278:	4618      	mov	r0, r3
 800727a:	3728      	adds	r7, #40	@ 0x28
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}
 8007280:	20000db8 	.word	0x20000db8

08007284 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b088      	sub	sp, #32
 8007288:	af02      	add	r7, sp, #8
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800728e:	4b23      	ldr	r3, [pc, #140]	@ (800731c <prvProcessExpiredTimer+0x98>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	68db      	ldr	r3, [r3, #12]
 8007294:	68db      	ldr	r3, [r3, #12]
 8007296:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	3304      	adds	r3, #4
 800729c:	4618      	mov	r0, r3
 800729e:	f7fe faed 	bl	800587c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80072a8:	f003 0304 	and.w	r3, r3, #4
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d023      	beq.n	80072f8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	699a      	ldr	r2, [r3, #24]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	18d1      	adds	r1, r2, r3
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	683a      	ldr	r2, [r7, #0]
 80072bc:	6978      	ldr	r0, [r7, #20]
 80072be:	f000 f8d5 	bl	800746c <prvInsertTimerInActiveList>
 80072c2:	4603      	mov	r3, r0
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d020      	beq.n	800730a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80072c8:	2300      	movs	r3, #0
 80072ca:	9300      	str	r3, [sp, #0]
 80072cc:	2300      	movs	r3, #0
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	2100      	movs	r1, #0
 80072d2:	6978      	ldr	r0, [r7, #20]
 80072d4:	f7ff ff88 	bl	80071e8 <xTimerGenericCommand>
 80072d8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80072da:	693b      	ldr	r3, [r7, #16]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d114      	bne.n	800730a <prvProcessExpiredTimer+0x86>
	__asm volatile
 80072e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072e4:	f383 8811 	msr	BASEPRI, r3
 80072e8:	f3bf 8f6f 	isb	sy
 80072ec:	f3bf 8f4f 	dsb	sy
 80072f0:	60fb      	str	r3, [r7, #12]
}
 80072f2:	bf00      	nop
 80072f4:	bf00      	nop
 80072f6:	e7fd      	b.n	80072f4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80072fe:	f023 0301 	bic.w	r3, r3, #1
 8007302:	b2da      	uxtb	r2, r3
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	6a1b      	ldr	r3, [r3, #32]
 800730e:	6978      	ldr	r0, [r7, #20]
 8007310:	4798      	blx	r3
}
 8007312:	bf00      	nop
 8007314:	3718      	adds	r7, #24
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}
 800731a:	bf00      	nop
 800731c:	20000db0 	.word	0x20000db0

08007320 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b084      	sub	sp, #16
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007328:	f107 0308 	add.w	r3, r7, #8
 800732c:	4618      	mov	r0, r3
 800732e:	f000 f859 	bl	80073e4 <prvGetNextExpireTime>
 8007332:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007334:	68bb      	ldr	r3, [r7, #8]
 8007336:	4619      	mov	r1, r3
 8007338:	68f8      	ldr	r0, [r7, #12]
 800733a:	f000 f805 	bl	8007348 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800733e:	f000 f8d7 	bl	80074f0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007342:	bf00      	nop
 8007344:	e7f0      	b.n	8007328 <prvTimerTask+0x8>
	...

08007348 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b084      	sub	sp, #16
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007352:	f7ff fa37 	bl	80067c4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007356:	f107 0308 	add.w	r3, r7, #8
 800735a:	4618      	mov	r0, r3
 800735c:	f000 f866 	bl	800742c <prvSampleTimeNow>
 8007360:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d130      	bne.n	80073ca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d10a      	bne.n	8007384 <prvProcessTimerOrBlockTask+0x3c>
 800736e:	687a      	ldr	r2, [r7, #4]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	429a      	cmp	r2, r3
 8007374:	d806      	bhi.n	8007384 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007376:	f7ff fa33 	bl	80067e0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800737a:	68f9      	ldr	r1, [r7, #12]
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f7ff ff81 	bl	8007284 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007382:	e024      	b.n	80073ce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d008      	beq.n	800739c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800738a:	4b13      	ldr	r3, [pc, #76]	@ (80073d8 <prvProcessTimerOrBlockTask+0x90>)
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d101      	bne.n	8007398 <prvProcessTimerOrBlockTask+0x50>
 8007394:	2301      	movs	r3, #1
 8007396:	e000      	b.n	800739a <prvProcessTimerOrBlockTask+0x52>
 8007398:	2300      	movs	r3, #0
 800739a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800739c:	4b0f      	ldr	r3, [pc, #60]	@ (80073dc <prvProcessTimerOrBlockTask+0x94>)
 800739e:	6818      	ldr	r0, [r3, #0]
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	1ad3      	subs	r3, r2, r3
 80073a6:	683a      	ldr	r2, [r7, #0]
 80073a8:	4619      	mov	r1, r3
 80073aa:	f7fe ff93 	bl	80062d4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80073ae:	f7ff fa17 	bl	80067e0 <xTaskResumeAll>
 80073b2:	4603      	mov	r3, r0
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d10a      	bne.n	80073ce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80073b8:	4b09      	ldr	r3, [pc, #36]	@ (80073e0 <prvProcessTimerOrBlockTask+0x98>)
 80073ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80073be:	601a      	str	r2, [r3, #0]
 80073c0:	f3bf 8f4f 	dsb	sy
 80073c4:	f3bf 8f6f 	isb	sy
}
 80073c8:	e001      	b.n	80073ce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80073ca:	f7ff fa09 	bl	80067e0 <xTaskResumeAll>
}
 80073ce:	bf00      	nop
 80073d0:	3710      	adds	r7, #16
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	20000db4 	.word	0x20000db4
 80073dc:	20000db8 	.word	0x20000db8
 80073e0:	e000ed04 	.word	0xe000ed04

080073e4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80073e4:	b480      	push	{r7}
 80073e6:	b085      	sub	sp, #20
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80073ec:	4b0e      	ldr	r3, [pc, #56]	@ (8007428 <prvGetNextExpireTime+0x44>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d101      	bne.n	80073fa <prvGetNextExpireTime+0x16>
 80073f6:	2201      	movs	r2, #1
 80073f8:	e000      	b.n	80073fc <prvGetNextExpireTime+0x18>
 80073fa:	2200      	movs	r2, #0
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	2b00      	cmp	r3, #0
 8007406:	d105      	bne.n	8007414 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007408:	4b07      	ldr	r3, [pc, #28]	@ (8007428 <prvGetNextExpireTime+0x44>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	60fb      	str	r3, [r7, #12]
 8007412:	e001      	b.n	8007418 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007414:	2300      	movs	r3, #0
 8007416:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007418:	68fb      	ldr	r3, [r7, #12]
}
 800741a:	4618      	mov	r0, r3
 800741c:	3714      	adds	r7, #20
 800741e:	46bd      	mov	sp, r7
 8007420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007424:	4770      	bx	lr
 8007426:	bf00      	nop
 8007428:	20000db0 	.word	0x20000db0

0800742c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b084      	sub	sp, #16
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007434:	f7ff fa72 	bl	800691c <xTaskGetTickCount>
 8007438:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800743a:	4b0b      	ldr	r3, [pc, #44]	@ (8007468 <prvSampleTimeNow+0x3c>)
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	68fa      	ldr	r2, [r7, #12]
 8007440:	429a      	cmp	r2, r3
 8007442:	d205      	bcs.n	8007450 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007444:	f000 f93a 	bl	80076bc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2201      	movs	r2, #1
 800744c:	601a      	str	r2, [r3, #0]
 800744e:	e002      	b.n	8007456 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2200      	movs	r2, #0
 8007454:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007456:	4a04      	ldr	r2, [pc, #16]	@ (8007468 <prvSampleTimeNow+0x3c>)
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800745c:	68fb      	ldr	r3, [r7, #12]
}
 800745e:	4618      	mov	r0, r3
 8007460:	3710      	adds	r7, #16
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	20000dc0 	.word	0x20000dc0

0800746c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b086      	sub	sp, #24
 8007470:	af00      	add	r7, sp, #0
 8007472:	60f8      	str	r0, [r7, #12]
 8007474:	60b9      	str	r1, [r7, #8]
 8007476:	607a      	str	r2, [r7, #4]
 8007478:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800747a:	2300      	movs	r3, #0
 800747c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	68ba      	ldr	r2, [r7, #8]
 8007482:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	68fa      	ldr	r2, [r7, #12]
 8007488:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800748a:	68ba      	ldr	r2, [r7, #8]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	429a      	cmp	r2, r3
 8007490:	d812      	bhi.n	80074b8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007492:	687a      	ldr	r2, [r7, #4]
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	1ad2      	subs	r2, r2, r3
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	699b      	ldr	r3, [r3, #24]
 800749c:	429a      	cmp	r2, r3
 800749e:	d302      	bcc.n	80074a6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80074a0:	2301      	movs	r3, #1
 80074a2:	617b      	str	r3, [r7, #20]
 80074a4:	e01b      	b.n	80074de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80074a6:	4b10      	ldr	r3, [pc, #64]	@ (80074e8 <prvInsertTimerInActiveList+0x7c>)
 80074a8:	681a      	ldr	r2, [r3, #0]
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	3304      	adds	r3, #4
 80074ae:	4619      	mov	r1, r3
 80074b0:	4610      	mov	r0, r2
 80074b2:	f7fe f9aa 	bl	800580a <vListInsert>
 80074b6:	e012      	b.n	80074de <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80074b8:	687a      	ldr	r2, [r7, #4]
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	429a      	cmp	r2, r3
 80074be:	d206      	bcs.n	80074ce <prvInsertTimerInActiveList+0x62>
 80074c0:	68ba      	ldr	r2, [r7, #8]
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d302      	bcc.n	80074ce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80074c8:	2301      	movs	r3, #1
 80074ca:	617b      	str	r3, [r7, #20]
 80074cc:	e007      	b.n	80074de <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80074ce:	4b07      	ldr	r3, [pc, #28]	@ (80074ec <prvInsertTimerInActiveList+0x80>)
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	3304      	adds	r3, #4
 80074d6:	4619      	mov	r1, r3
 80074d8:	4610      	mov	r0, r2
 80074da:	f7fe f996 	bl	800580a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80074de:	697b      	ldr	r3, [r7, #20]
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3718      	adds	r7, #24
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}
 80074e8:	20000db4 	.word	0x20000db4
 80074ec:	20000db0 	.word	0x20000db0

080074f0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b08e      	sub	sp, #56	@ 0x38
 80074f4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80074f6:	e0ce      	b.n	8007696 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	da19      	bge.n	8007532 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80074fe:	1d3b      	adds	r3, r7, #4
 8007500:	3304      	adds	r3, #4
 8007502:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007506:	2b00      	cmp	r3, #0
 8007508:	d10b      	bne.n	8007522 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800750a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800750e:	f383 8811 	msr	BASEPRI, r3
 8007512:	f3bf 8f6f 	isb	sy
 8007516:	f3bf 8f4f 	dsb	sy
 800751a:	61fb      	str	r3, [r7, #28]
}
 800751c:	bf00      	nop
 800751e:	bf00      	nop
 8007520:	e7fd      	b.n	800751e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007528:	6850      	ldr	r0, [r2, #4]
 800752a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800752c:	6892      	ldr	r2, [r2, #8]
 800752e:	4611      	mov	r1, r2
 8007530:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2b00      	cmp	r3, #0
 8007536:	f2c0 80ae 	blt.w	8007696 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800753e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007540:	695b      	ldr	r3, [r3, #20]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d004      	beq.n	8007550 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007546:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007548:	3304      	adds	r3, #4
 800754a:	4618      	mov	r0, r3
 800754c:	f7fe f996 	bl	800587c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007550:	463b      	mov	r3, r7
 8007552:	4618      	mov	r0, r3
 8007554:	f7ff ff6a 	bl	800742c <prvSampleTimeNow>
 8007558:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2b09      	cmp	r3, #9
 800755e:	f200 8097 	bhi.w	8007690 <prvProcessReceivedCommands+0x1a0>
 8007562:	a201      	add	r2, pc, #4	@ (adr r2, 8007568 <prvProcessReceivedCommands+0x78>)
 8007564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007568:	08007591 	.word	0x08007591
 800756c:	08007591 	.word	0x08007591
 8007570:	08007591 	.word	0x08007591
 8007574:	08007607 	.word	0x08007607
 8007578:	0800761b 	.word	0x0800761b
 800757c:	08007667 	.word	0x08007667
 8007580:	08007591 	.word	0x08007591
 8007584:	08007591 	.word	0x08007591
 8007588:	08007607 	.word	0x08007607
 800758c:	0800761b 	.word	0x0800761b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007592:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007596:	f043 0301 	orr.w	r3, r3, #1
 800759a:	b2da      	uxtb	r2, r3
 800759c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800759e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075a6:	699b      	ldr	r3, [r3, #24]
 80075a8:	18d1      	adds	r1, r2, r3
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80075ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80075b0:	f7ff ff5c 	bl	800746c <prvInsertTimerInActiveList>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d06c      	beq.n	8007694 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80075ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075bc:	6a1b      	ldr	r3, [r3, #32]
 80075be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80075c0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80075c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80075c8:	f003 0304 	and.w	r3, r3, #4
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d061      	beq.n	8007694 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80075d0:	68ba      	ldr	r2, [r7, #8]
 80075d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075d4:	699b      	ldr	r3, [r3, #24]
 80075d6:	441a      	add	r2, r3
 80075d8:	2300      	movs	r3, #0
 80075da:	9300      	str	r3, [sp, #0]
 80075dc:	2300      	movs	r3, #0
 80075de:	2100      	movs	r1, #0
 80075e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80075e2:	f7ff fe01 	bl	80071e8 <xTimerGenericCommand>
 80075e6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80075e8:	6a3b      	ldr	r3, [r7, #32]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d152      	bne.n	8007694 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80075ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075f2:	f383 8811 	msr	BASEPRI, r3
 80075f6:	f3bf 8f6f 	isb	sy
 80075fa:	f3bf 8f4f 	dsb	sy
 80075fe:	61bb      	str	r3, [r7, #24]
}
 8007600:	bf00      	nop
 8007602:	bf00      	nop
 8007604:	e7fd      	b.n	8007602 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007608:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800760c:	f023 0301 	bic.w	r3, r3, #1
 8007610:	b2da      	uxtb	r2, r3
 8007612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007614:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007618:	e03d      	b.n	8007696 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800761a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800761c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007620:	f043 0301 	orr.w	r3, r3, #1
 8007624:	b2da      	uxtb	r2, r3
 8007626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007628:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800762c:	68ba      	ldr	r2, [r7, #8]
 800762e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007630:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007634:	699b      	ldr	r3, [r3, #24]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d10b      	bne.n	8007652 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800763a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800763e:	f383 8811 	msr	BASEPRI, r3
 8007642:	f3bf 8f6f 	isb	sy
 8007646:	f3bf 8f4f 	dsb	sy
 800764a:	617b      	str	r3, [r7, #20]
}
 800764c:	bf00      	nop
 800764e:	bf00      	nop
 8007650:	e7fd      	b.n	800764e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007654:	699a      	ldr	r2, [r3, #24]
 8007656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007658:	18d1      	adds	r1, r2, r3
 800765a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800765c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800765e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007660:	f7ff ff04 	bl	800746c <prvInsertTimerInActiveList>
					break;
 8007664:	e017      	b.n	8007696 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007668:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800766c:	f003 0302 	and.w	r3, r3, #2
 8007670:	2b00      	cmp	r3, #0
 8007672:	d103      	bne.n	800767c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007674:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007676:	f000 fbe7 	bl	8007e48 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800767a:	e00c      	b.n	8007696 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800767c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800767e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007682:	f023 0301 	bic.w	r3, r3, #1
 8007686:	b2da      	uxtb	r2, r3
 8007688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800768a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800768e:	e002      	b.n	8007696 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007690:	bf00      	nop
 8007692:	e000      	b.n	8007696 <prvProcessReceivedCommands+0x1a6>
					break;
 8007694:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007696:	4b08      	ldr	r3, [pc, #32]	@ (80076b8 <prvProcessReceivedCommands+0x1c8>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	1d39      	adds	r1, r7, #4
 800769c:	2200      	movs	r2, #0
 800769e:	4618      	mov	r0, r3
 80076a0:	f7fe fbfc 	bl	8005e9c <xQueueReceive>
 80076a4:	4603      	mov	r3, r0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	f47f af26 	bne.w	80074f8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80076ac:	bf00      	nop
 80076ae:	bf00      	nop
 80076b0:	3730      	adds	r7, #48	@ 0x30
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	bf00      	nop
 80076b8:	20000db8 	.word	0x20000db8

080076bc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b088      	sub	sp, #32
 80076c0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80076c2:	e049      	b.n	8007758 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80076c4:	4b2e      	ldr	r3, [pc, #184]	@ (8007780 <prvSwitchTimerLists+0xc4>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	68db      	ldr	r3, [r3, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076ce:	4b2c      	ldr	r3, [pc, #176]	@ (8007780 <prvSwitchTimerLists+0xc4>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	68db      	ldr	r3, [r3, #12]
 80076d6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	3304      	adds	r3, #4
 80076dc:	4618      	mov	r0, r3
 80076de:	f7fe f8cd 	bl	800587c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	6a1b      	ldr	r3, [r3, #32]
 80076e6:	68f8      	ldr	r0, [r7, #12]
 80076e8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076f0:	f003 0304 	and.w	r3, r3, #4
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d02f      	beq.n	8007758 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	699b      	ldr	r3, [r3, #24]
 80076fc:	693a      	ldr	r2, [r7, #16]
 80076fe:	4413      	add	r3, r2
 8007700:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007702:	68ba      	ldr	r2, [r7, #8]
 8007704:	693b      	ldr	r3, [r7, #16]
 8007706:	429a      	cmp	r2, r3
 8007708:	d90e      	bls.n	8007728 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	68ba      	ldr	r2, [r7, #8]
 800770e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	68fa      	ldr	r2, [r7, #12]
 8007714:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007716:	4b1a      	ldr	r3, [pc, #104]	@ (8007780 <prvSwitchTimerLists+0xc4>)
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	3304      	adds	r3, #4
 800771e:	4619      	mov	r1, r3
 8007720:	4610      	mov	r0, r2
 8007722:	f7fe f872 	bl	800580a <vListInsert>
 8007726:	e017      	b.n	8007758 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007728:	2300      	movs	r3, #0
 800772a:	9300      	str	r3, [sp, #0]
 800772c:	2300      	movs	r3, #0
 800772e:	693a      	ldr	r2, [r7, #16]
 8007730:	2100      	movs	r1, #0
 8007732:	68f8      	ldr	r0, [r7, #12]
 8007734:	f7ff fd58 	bl	80071e8 <xTimerGenericCommand>
 8007738:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d10b      	bne.n	8007758 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007744:	f383 8811 	msr	BASEPRI, r3
 8007748:	f3bf 8f6f 	isb	sy
 800774c:	f3bf 8f4f 	dsb	sy
 8007750:	603b      	str	r3, [r7, #0]
}
 8007752:	bf00      	nop
 8007754:	bf00      	nop
 8007756:	e7fd      	b.n	8007754 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007758:	4b09      	ldr	r3, [pc, #36]	@ (8007780 <prvSwitchTimerLists+0xc4>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d1b0      	bne.n	80076c4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007762:	4b07      	ldr	r3, [pc, #28]	@ (8007780 <prvSwitchTimerLists+0xc4>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007768:	4b06      	ldr	r3, [pc, #24]	@ (8007784 <prvSwitchTimerLists+0xc8>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	4a04      	ldr	r2, [pc, #16]	@ (8007780 <prvSwitchTimerLists+0xc4>)
 800776e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007770:	4a04      	ldr	r2, [pc, #16]	@ (8007784 <prvSwitchTimerLists+0xc8>)
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	6013      	str	r3, [r2, #0]
}
 8007776:	bf00      	nop
 8007778:	3718      	adds	r7, #24
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop
 8007780:	20000db0 	.word	0x20000db0
 8007784:	20000db4 	.word	0x20000db4

08007788 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b082      	sub	sp, #8
 800778c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800778e:	f000 f96b 	bl	8007a68 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007792:	4b15      	ldr	r3, [pc, #84]	@ (80077e8 <prvCheckForValidListAndQueue+0x60>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d120      	bne.n	80077dc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800779a:	4814      	ldr	r0, [pc, #80]	@ (80077ec <prvCheckForValidListAndQueue+0x64>)
 800779c:	f7fd ffe4 	bl	8005768 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80077a0:	4813      	ldr	r0, [pc, #76]	@ (80077f0 <prvCheckForValidListAndQueue+0x68>)
 80077a2:	f7fd ffe1 	bl	8005768 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80077a6:	4b13      	ldr	r3, [pc, #76]	@ (80077f4 <prvCheckForValidListAndQueue+0x6c>)
 80077a8:	4a10      	ldr	r2, [pc, #64]	@ (80077ec <prvCheckForValidListAndQueue+0x64>)
 80077aa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80077ac:	4b12      	ldr	r3, [pc, #72]	@ (80077f8 <prvCheckForValidListAndQueue+0x70>)
 80077ae:	4a10      	ldr	r2, [pc, #64]	@ (80077f0 <prvCheckForValidListAndQueue+0x68>)
 80077b0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80077b2:	2300      	movs	r3, #0
 80077b4:	9300      	str	r3, [sp, #0]
 80077b6:	4b11      	ldr	r3, [pc, #68]	@ (80077fc <prvCheckForValidListAndQueue+0x74>)
 80077b8:	4a11      	ldr	r2, [pc, #68]	@ (8007800 <prvCheckForValidListAndQueue+0x78>)
 80077ba:	2110      	movs	r1, #16
 80077bc:	200a      	movs	r0, #10
 80077be:	f7fe f8f1 	bl	80059a4 <xQueueGenericCreateStatic>
 80077c2:	4603      	mov	r3, r0
 80077c4:	4a08      	ldr	r2, [pc, #32]	@ (80077e8 <prvCheckForValidListAndQueue+0x60>)
 80077c6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80077c8:	4b07      	ldr	r3, [pc, #28]	@ (80077e8 <prvCheckForValidListAndQueue+0x60>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d005      	beq.n	80077dc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80077d0:	4b05      	ldr	r3, [pc, #20]	@ (80077e8 <prvCheckForValidListAndQueue+0x60>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	490b      	ldr	r1, [pc, #44]	@ (8007804 <prvCheckForValidListAndQueue+0x7c>)
 80077d6:	4618      	mov	r0, r3
 80077d8:	f7fe fd52 	bl	8006280 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80077dc:	f000 f976 	bl	8007acc <vPortExitCritical>
}
 80077e0:	bf00      	nop
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}
 80077e6:	bf00      	nop
 80077e8:	20000db8 	.word	0x20000db8
 80077ec:	20000d88 	.word	0x20000d88
 80077f0:	20000d9c 	.word	0x20000d9c
 80077f4:	20000db0 	.word	0x20000db0
 80077f8:	20000db4 	.word	0x20000db4
 80077fc:	20000e64 	.word	0x20000e64
 8007800:	20000dc4 	.word	0x20000dc4
 8007804:	08009250 	.word	0x08009250

08007808 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007808:	b480      	push	{r7}
 800780a:	b085      	sub	sp, #20
 800780c:	af00      	add	r7, sp, #0
 800780e:	60f8      	str	r0, [r7, #12]
 8007810:	60b9      	str	r1, [r7, #8]
 8007812:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	3b04      	subs	r3, #4
 8007818:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007820:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	3b04      	subs	r3, #4
 8007826:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	f023 0201 	bic.w	r2, r3, #1
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	3b04      	subs	r3, #4
 8007836:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007838:	4a0c      	ldr	r2, [pc, #48]	@ (800786c <pxPortInitialiseStack+0x64>)
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	3b14      	subs	r3, #20
 8007842:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	3b04      	subs	r3, #4
 800784e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f06f 0202 	mvn.w	r2, #2
 8007856:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	3b20      	subs	r3, #32
 800785c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800785e:	68fb      	ldr	r3, [r7, #12]
}
 8007860:	4618      	mov	r0, r3
 8007862:	3714      	adds	r7, #20
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr
 800786c:	08007871 	.word	0x08007871

08007870 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007870:	b480      	push	{r7}
 8007872:	b085      	sub	sp, #20
 8007874:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007876:	2300      	movs	r3, #0
 8007878:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800787a:	4b13      	ldr	r3, [pc, #76]	@ (80078c8 <prvTaskExitError+0x58>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007882:	d00b      	beq.n	800789c <prvTaskExitError+0x2c>
	__asm volatile
 8007884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007888:	f383 8811 	msr	BASEPRI, r3
 800788c:	f3bf 8f6f 	isb	sy
 8007890:	f3bf 8f4f 	dsb	sy
 8007894:	60fb      	str	r3, [r7, #12]
}
 8007896:	bf00      	nop
 8007898:	bf00      	nop
 800789a:	e7fd      	b.n	8007898 <prvTaskExitError+0x28>
	__asm volatile
 800789c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a0:	f383 8811 	msr	BASEPRI, r3
 80078a4:	f3bf 8f6f 	isb	sy
 80078a8:	f3bf 8f4f 	dsb	sy
 80078ac:	60bb      	str	r3, [r7, #8]
}
 80078ae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80078b0:	bf00      	nop
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d0fc      	beq.n	80078b2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80078b8:	bf00      	nop
 80078ba:	bf00      	nop
 80078bc:	3714      	adds	r7, #20
 80078be:	46bd      	mov	sp, r7
 80078c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c4:	4770      	bx	lr
 80078c6:	bf00      	nop
 80078c8:	2000000c 	.word	0x2000000c
 80078cc:	00000000 	.word	0x00000000

080078d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80078d0:	4b07      	ldr	r3, [pc, #28]	@ (80078f0 <pxCurrentTCBConst2>)
 80078d2:	6819      	ldr	r1, [r3, #0]
 80078d4:	6808      	ldr	r0, [r1, #0]
 80078d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078da:	f380 8809 	msr	PSP, r0
 80078de:	f3bf 8f6f 	isb	sy
 80078e2:	f04f 0000 	mov.w	r0, #0
 80078e6:	f380 8811 	msr	BASEPRI, r0
 80078ea:	4770      	bx	lr
 80078ec:	f3af 8000 	nop.w

080078f0 <pxCurrentTCBConst2>:
 80078f0:	20000888 	.word	0x20000888
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80078f4:	bf00      	nop
 80078f6:	bf00      	nop

080078f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80078f8:	4808      	ldr	r0, [pc, #32]	@ (800791c <prvPortStartFirstTask+0x24>)
 80078fa:	6800      	ldr	r0, [r0, #0]
 80078fc:	6800      	ldr	r0, [r0, #0]
 80078fe:	f380 8808 	msr	MSP, r0
 8007902:	f04f 0000 	mov.w	r0, #0
 8007906:	f380 8814 	msr	CONTROL, r0
 800790a:	b662      	cpsie	i
 800790c:	b661      	cpsie	f
 800790e:	f3bf 8f4f 	dsb	sy
 8007912:	f3bf 8f6f 	isb	sy
 8007916:	df00      	svc	0
 8007918:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800791a:	bf00      	nop
 800791c:	e000ed08 	.word	0xe000ed08

08007920 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b086      	sub	sp, #24
 8007924:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007926:	4b47      	ldr	r3, [pc, #284]	@ (8007a44 <xPortStartScheduler+0x124>)
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a47      	ldr	r2, [pc, #284]	@ (8007a48 <xPortStartScheduler+0x128>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d10b      	bne.n	8007948 <xPortStartScheduler+0x28>
	__asm volatile
 8007930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007934:	f383 8811 	msr	BASEPRI, r3
 8007938:	f3bf 8f6f 	isb	sy
 800793c:	f3bf 8f4f 	dsb	sy
 8007940:	613b      	str	r3, [r7, #16]
}
 8007942:	bf00      	nop
 8007944:	bf00      	nop
 8007946:	e7fd      	b.n	8007944 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007948:	4b3e      	ldr	r3, [pc, #248]	@ (8007a44 <xPortStartScheduler+0x124>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4a3f      	ldr	r2, [pc, #252]	@ (8007a4c <xPortStartScheduler+0x12c>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d10b      	bne.n	800796a <xPortStartScheduler+0x4a>
	__asm volatile
 8007952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007956:	f383 8811 	msr	BASEPRI, r3
 800795a:	f3bf 8f6f 	isb	sy
 800795e:	f3bf 8f4f 	dsb	sy
 8007962:	60fb      	str	r3, [r7, #12]
}
 8007964:	bf00      	nop
 8007966:	bf00      	nop
 8007968:	e7fd      	b.n	8007966 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800796a:	4b39      	ldr	r3, [pc, #228]	@ (8007a50 <xPortStartScheduler+0x130>)
 800796c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	781b      	ldrb	r3, [r3, #0]
 8007972:	b2db      	uxtb	r3, r3
 8007974:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	22ff      	movs	r2, #255	@ 0xff
 800797a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	b2db      	uxtb	r3, r3
 8007982:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007984:	78fb      	ldrb	r3, [r7, #3]
 8007986:	b2db      	uxtb	r3, r3
 8007988:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800798c:	b2da      	uxtb	r2, r3
 800798e:	4b31      	ldr	r3, [pc, #196]	@ (8007a54 <xPortStartScheduler+0x134>)
 8007990:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007992:	4b31      	ldr	r3, [pc, #196]	@ (8007a58 <xPortStartScheduler+0x138>)
 8007994:	2207      	movs	r2, #7
 8007996:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007998:	e009      	b.n	80079ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800799a:	4b2f      	ldr	r3, [pc, #188]	@ (8007a58 <xPortStartScheduler+0x138>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	3b01      	subs	r3, #1
 80079a0:	4a2d      	ldr	r2, [pc, #180]	@ (8007a58 <xPortStartScheduler+0x138>)
 80079a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80079a4:	78fb      	ldrb	r3, [r7, #3]
 80079a6:	b2db      	uxtb	r3, r3
 80079a8:	005b      	lsls	r3, r3, #1
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80079ae:	78fb      	ldrb	r3, [r7, #3]
 80079b0:	b2db      	uxtb	r3, r3
 80079b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079b6:	2b80      	cmp	r3, #128	@ 0x80
 80079b8:	d0ef      	beq.n	800799a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80079ba:	4b27      	ldr	r3, [pc, #156]	@ (8007a58 <xPortStartScheduler+0x138>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	f1c3 0307 	rsb	r3, r3, #7
 80079c2:	2b04      	cmp	r3, #4
 80079c4:	d00b      	beq.n	80079de <xPortStartScheduler+0xbe>
	__asm volatile
 80079c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ca:	f383 8811 	msr	BASEPRI, r3
 80079ce:	f3bf 8f6f 	isb	sy
 80079d2:	f3bf 8f4f 	dsb	sy
 80079d6:	60bb      	str	r3, [r7, #8]
}
 80079d8:	bf00      	nop
 80079da:	bf00      	nop
 80079dc:	e7fd      	b.n	80079da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80079de:	4b1e      	ldr	r3, [pc, #120]	@ (8007a58 <xPortStartScheduler+0x138>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	021b      	lsls	r3, r3, #8
 80079e4:	4a1c      	ldr	r2, [pc, #112]	@ (8007a58 <xPortStartScheduler+0x138>)
 80079e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80079e8:	4b1b      	ldr	r3, [pc, #108]	@ (8007a58 <xPortStartScheduler+0x138>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80079f0:	4a19      	ldr	r2, [pc, #100]	@ (8007a58 <xPortStartScheduler+0x138>)
 80079f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	b2da      	uxtb	r2, r3
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80079fc:	4b17      	ldr	r3, [pc, #92]	@ (8007a5c <xPortStartScheduler+0x13c>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a16      	ldr	r2, [pc, #88]	@ (8007a5c <xPortStartScheduler+0x13c>)
 8007a02:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007a06:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007a08:	4b14      	ldr	r3, [pc, #80]	@ (8007a5c <xPortStartScheduler+0x13c>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4a13      	ldr	r2, [pc, #76]	@ (8007a5c <xPortStartScheduler+0x13c>)
 8007a0e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007a12:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007a14:	f000 f8da 	bl	8007bcc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007a18:	4b11      	ldr	r3, [pc, #68]	@ (8007a60 <xPortStartScheduler+0x140>)
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007a1e:	f000 f8f9 	bl	8007c14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007a22:	4b10      	ldr	r3, [pc, #64]	@ (8007a64 <xPortStartScheduler+0x144>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	4a0f      	ldr	r2, [pc, #60]	@ (8007a64 <xPortStartScheduler+0x144>)
 8007a28:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007a2c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007a2e:	f7ff ff63 	bl	80078f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007a32:	f7ff f83d 	bl	8006ab0 <vTaskSwitchContext>
	prvTaskExitError();
 8007a36:	f7ff ff1b 	bl	8007870 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007a3a:	2300      	movs	r3, #0
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	3718      	adds	r7, #24
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bd80      	pop	{r7, pc}
 8007a44:	e000ed00 	.word	0xe000ed00
 8007a48:	410fc271 	.word	0x410fc271
 8007a4c:	410fc270 	.word	0x410fc270
 8007a50:	e000e400 	.word	0xe000e400
 8007a54:	20000eb4 	.word	0x20000eb4
 8007a58:	20000eb8 	.word	0x20000eb8
 8007a5c:	e000ed20 	.word	0xe000ed20
 8007a60:	2000000c 	.word	0x2000000c
 8007a64:	e000ef34 	.word	0xe000ef34

08007a68 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b083      	sub	sp, #12
 8007a6c:	af00      	add	r7, sp, #0
	__asm volatile
 8007a6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a72:	f383 8811 	msr	BASEPRI, r3
 8007a76:	f3bf 8f6f 	isb	sy
 8007a7a:	f3bf 8f4f 	dsb	sy
 8007a7e:	607b      	str	r3, [r7, #4]
}
 8007a80:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007a82:	4b10      	ldr	r3, [pc, #64]	@ (8007ac4 <vPortEnterCritical+0x5c>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	3301      	adds	r3, #1
 8007a88:	4a0e      	ldr	r2, [pc, #56]	@ (8007ac4 <vPortEnterCritical+0x5c>)
 8007a8a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007a8c:	4b0d      	ldr	r3, [pc, #52]	@ (8007ac4 <vPortEnterCritical+0x5c>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d110      	bne.n	8007ab6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007a94:	4b0c      	ldr	r3, [pc, #48]	@ (8007ac8 <vPortEnterCritical+0x60>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d00b      	beq.n	8007ab6 <vPortEnterCritical+0x4e>
	__asm volatile
 8007a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aa2:	f383 8811 	msr	BASEPRI, r3
 8007aa6:	f3bf 8f6f 	isb	sy
 8007aaa:	f3bf 8f4f 	dsb	sy
 8007aae:	603b      	str	r3, [r7, #0]
}
 8007ab0:	bf00      	nop
 8007ab2:	bf00      	nop
 8007ab4:	e7fd      	b.n	8007ab2 <vPortEnterCritical+0x4a>
	}
}
 8007ab6:	bf00      	nop
 8007ab8:	370c      	adds	r7, #12
 8007aba:	46bd      	mov	sp, r7
 8007abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac0:	4770      	bx	lr
 8007ac2:	bf00      	nop
 8007ac4:	2000000c 	.word	0x2000000c
 8007ac8:	e000ed04 	.word	0xe000ed04

08007acc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007acc:	b480      	push	{r7}
 8007ace:	b083      	sub	sp, #12
 8007ad0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007ad2:	4b12      	ldr	r3, [pc, #72]	@ (8007b1c <vPortExitCritical+0x50>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d10b      	bne.n	8007af2 <vPortExitCritical+0x26>
	__asm volatile
 8007ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ade:	f383 8811 	msr	BASEPRI, r3
 8007ae2:	f3bf 8f6f 	isb	sy
 8007ae6:	f3bf 8f4f 	dsb	sy
 8007aea:	607b      	str	r3, [r7, #4]
}
 8007aec:	bf00      	nop
 8007aee:	bf00      	nop
 8007af0:	e7fd      	b.n	8007aee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007af2:	4b0a      	ldr	r3, [pc, #40]	@ (8007b1c <vPortExitCritical+0x50>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	3b01      	subs	r3, #1
 8007af8:	4a08      	ldr	r2, [pc, #32]	@ (8007b1c <vPortExitCritical+0x50>)
 8007afa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007afc:	4b07      	ldr	r3, [pc, #28]	@ (8007b1c <vPortExitCritical+0x50>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d105      	bne.n	8007b10 <vPortExitCritical+0x44>
 8007b04:	2300      	movs	r3, #0
 8007b06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	f383 8811 	msr	BASEPRI, r3
}
 8007b0e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007b10:	bf00      	nop
 8007b12:	370c      	adds	r7, #12
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr
 8007b1c:	2000000c 	.word	0x2000000c

08007b20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007b20:	f3ef 8009 	mrs	r0, PSP
 8007b24:	f3bf 8f6f 	isb	sy
 8007b28:	4b15      	ldr	r3, [pc, #84]	@ (8007b80 <pxCurrentTCBConst>)
 8007b2a:	681a      	ldr	r2, [r3, #0]
 8007b2c:	f01e 0f10 	tst.w	lr, #16
 8007b30:	bf08      	it	eq
 8007b32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007b36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b3a:	6010      	str	r0, [r2, #0]
 8007b3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007b40:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007b44:	f380 8811 	msr	BASEPRI, r0
 8007b48:	f3bf 8f4f 	dsb	sy
 8007b4c:	f3bf 8f6f 	isb	sy
 8007b50:	f7fe ffae 	bl	8006ab0 <vTaskSwitchContext>
 8007b54:	f04f 0000 	mov.w	r0, #0
 8007b58:	f380 8811 	msr	BASEPRI, r0
 8007b5c:	bc09      	pop	{r0, r3}
 8007b5e:	6819      	ldr	r1, [r3, #0]
 8007b60:	6808      	ldr	r0, [r1, #0]
 8007b62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b66:	f01e 0f10 	tst.w	lr, #16
 8007b6a:	bf08      	it	eq
 8007b6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007b70:	f380 8809 	msr	PSP, r0
 8007b74:	f3bf 8f6f 	isb	sy
 8007b78:	4770      	bx	lr
 8007b7a:	bf00      	nop
 8007b7c:	f3af 8000 	nop.w

08007b80 <pxCurrentTCBConst>:
 8007b80:	20000888 	.word	0x20000888
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007b84:	bf00      	nop
 8007b86:	bf00      	nop

08007b88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b082      	sub	sp, #8
 8007b8c:	af00      	add	r7, sp, #0
	__asm volatile
 8007b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b92:	f383 8811 	msr	BASEPRI, r3
 8007b96:	f3bf 8f6f 	isb	sy
 8007b9a:	f3bf 8f4f 	dsb	sy
 8007b9e:	607b      	str	r3, [r7, #4]
}
 8007ba0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007ba2:	f7fe fecb 	bl	800693c <xTaskIncrementTick>
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d003      	beq.n	8007bb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007bac:	4b06      	ldr	r3, [pc, #24]	@ (8007bc8 <xPortSysTickHandler+0x40>)
 8007bae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bb2:	601a      	str	r2, [r3, #0]
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	f383 8811 	msr	BASEPRI, r3
}
 8007bbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007bc0:	bf00      	nop
 8007bc2:	3708      	adds	r7, #8
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bd80      	pop	{r7, pc}
 8007bc8:	e000ed04 	.word	0xe000ed04

08007bcc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007bcc:	b480      	push	{r7}
 8007bce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8007c00 <vPortSetupTimerInterrupt+0x34>)
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8007c04 <vPortSetupTimerInterrupt+0x38>)
 8007bd8:	2200      	movs	r2, #0
 8007bda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007bdc:	4b0a      	ldr	r3, [pc, #40]	@ (8007c08 <vPortSetupTimerInterrupt+0x3c>)
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a0a      	ldr	r2, [pc, #40]	@ (8007c0c <vPortSetupTimerInterrupt+0x40>)
 8007be2:	fba2 2303 	umull	r2, r3, r2, r3
 8007be6:	099b      	lsrs	r3, r3, #6
 8007be8:	4a09      	ldr	r2, [pc, #36]	@ (8007c10 <vPortSetupTimerInterrupt+0x44>)
 8007bea:	3b01      	subs	r3, #1
 8007bec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007bee:	4b04      	ldr	r3, [pc, #16]	@ (8007c00 <vPortSetupTimerInterrupt+0x34>)
 8007bf0:	2207      	movs	r2, #7
 8007bf2:	601a      	str	r2, [r3, #0]
}
 8007bf4:	bf00      	nop
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfc:	4770      	bx	lr
 8007bfe:	bf00      	nop
 8007c00:	e000e010 	.word	0xe000e010
 8007c04:	e000e018 	.word	0xe000e018
 8007c08:	20000000 	.word	0x20000000
 8007c0c:	10624dd3 	.word	0x10624dd3
 8007c10:	e000e014 	.word	0xe000e014

08007c14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007c14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007c24 <vPortEnableVFP+0x10>
 8007c18:	6801      	ldr	r1, [r0, #0]
 8007c1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007c1e:	6001      	str	r1, [r0, #0]
 8007c20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007c22:	bf00      	nop
 8007c24:	e000ed88 	.word	0xe000ed88

08007c28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007c28:	b480      	push	{r7}
 8007c2a:	b085      	sub	sp, #20
 8007c2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007c2e:	f3ef 8305 	mrs	r3, IPSR
 8007c32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2b0f      	cmp	r3, #15
 8007c38:	d915      	bls.n	8007c66 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007c3a:	4a18      	ldr	r2, [pc, #96]	@ (8007c9c <vPortValidateInterruptPriority+0x74>)
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	4413      	add	r3, r2
 8007c40:	781b      	ldrb	r3, [r3, #0]
 8007c42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007c44:	4b16      	ldr	r3, [pc, #88]	@ (8007ca0 <vPortValidateInterruptPriority+0x78>)
 8007c46:	781b      	ldrb	r3, [r3, #0]
 8007c48:	7afa      	ldrb	r2, [r7, #11]
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d20b      	bcs.n	8007c66 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c52:	f383 8811 	msr	BASEPRI, r3
 8007c56:	f3bf 8f6f 	isb	sy
 8007c5a:	f3bf 8f4f 	dsb	sy
 8007c5e:	607b      	str	r3, [r7, #4]
}
 8007c60:	bf00      	nop
 8007c62:	bf00      	nop
 8007c64:	e7fd      	b.n	8007c62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007c66:	4b0f      	ldr	r3, [pc, #60]	@ (8007ca4 <vPortValidateInterruptPriority+0x7c>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8007ca8 <vPortValidateInterruptPriority+0x80>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d90b      	bls.n	8007c8e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c7a:	f383 8811 	msr	BASEPRI, r3
 8007c7e:	f3bf 8f6f 	isb	sy
 8007c82:	f3bf 8f4f 	dsb	sy
 8007c86:	603b      	str	r3, [r7, #0]
}
 8007c88:	bf00      	nop
 8007c8a:	bf00      	nop
 8007c8c:	e7fd      	b.n	8007c8a <vPortValidateInterruptPriority+0x62>
	}
 8007c8e:	bf00      	nop
 8007c90:	3714      	adds	r7, #20
 8007c92:	46bd      	mov	sp, r7
 8007c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c98:	4770      	bx	lr
 8007c9a:	bf00      	nop
 8007c9c:	e000e3f0 	.word	0xe000e3f0
 8007ca0:	20000eb4 	.word	0x20000eb4
 8007ca4:	e000ed0c 	.word	0xe000ed0c
 8007ca8:	20000eb8 	.word	0x20000eb8

08007cac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b08a      	sub	sp, #40	@ 0x28
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007cb8:	f7fe fd84 	bl	80067c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007cbc:	4b5c      	ldr	r3, [pc, #368]	@ (8007e30 <pvPortMalloc+0x184>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d101      	bne.n	8007cc8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007cc4:	f000 f924 	bl	8007f10 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007cc8:	4b5a      	ldr	r3, [pc, #360]	@ (8007e34 <pvPortMalloc+0x188>)
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	4013      	ands	r3, r2
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	f040 8095 	bne.w	8007e00 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d01e      	beq.n	8007d1a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007cdc:	2208      	movs	r2, #8
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	4413      	add	r3, r2
 8007ce2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f003 0307 	and.w	r3, r3, #7
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d015      	beq.n	8007d1a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	f023 0307 	bic.w	r3, r3, #7
 8007cf4:	3308      	adds	r3, #8
 8007cf6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	f003 0307 	and.w	r3, r3, #7
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d00b      	beq.n	8007d1a <pvPortMalloc+0x6e>
	__asm volatile
 8007d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d06:	f383 8811 	msr	BASEPRI, r3
 8007d0a:	f3bf 8f6f 	isb	sy
 8007d0e:	f3bf 8f4f 	dsb	sy
 8007d12:	617b      	str	r3, [r7, #20]
}
 8007d14:	bf00      	nop
 8007d16:	bf00      	nop
 8007d18:	e7fd      	b.n	8007d16 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d06f      	beq.n	8007e00 <pvPortMalloc+0x154>
 8007d20:	4b45      	ldr	r3, [pc, #276]	@ (8007e38 <pvPortMalloc+0x18c>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	687a      	ldr	r2, [r7, #4]
 8007d26:	429a      	cmp	r2, r3
 8007d28:	d86a      	bhi.n	8007e00 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007d2a:	4b44      	ldr	r3, [pc, #272]	@ (8007e3c <pvPortMalloc+0x190>)
 8007d2c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007d2e:	4b43      	ldr	r3, [pc, #268]	@ (8007e3c <pvPortMalloc+0x190>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007d34:	e004      	b.n	8007d40 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d38:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	687a      	ldr	r2, [r7, #4]
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d903      	bls.n	8007d52 <pvPortMalloc+0xa6>
 8007d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d1f1      	bne.n	8007d36 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007d52:	4b37      	ldr	r3, [pc, #220]	@ (8007e30 <pvPortMalloc+0x184>)
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d58:	429a      	cmp	r2, r3
 8007d5a:	d051      	beq.n	8007e00 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007d5c:	6a3b      	ldr	r3, [r7, #32]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	2208      	movs	r2, #8
 8007d62:	4413      	add	r3, r2
 8007d64:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d68:	681a      	ldr	r2, [r3, #0]
 8007d6a:	6a3b      	ldr	r3, [r7, #32]
 8007d6c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d70:	685a      	ldr	r2, [r3, #4]
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	1ad2      	subs	r2, r2, r3
 8007d76:	2308      	movs	r3, #8
 8007d78:	005b      	lsls	r3, r3, #1
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	d920      	bls.n	8007dc0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	4413      	add	r3, r2
 8007d84:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007d86:	69bb      	ldr	r3, [r7, #24]
 8007d88:	f003 0307 	and.w	r3, r3, #7
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d00b      	beq.n	8007da8 <pvPortMalloc+0xfc>
	__asm volatile
 8007d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d94:	f383 8811 	msr	BASEPRI, r3
 8007d98:	f3bf 8f6f 	isb	sy
 8007d9c:	f3bf 8f4f 	dsb	sy
 8007da0:	613b      	str	r3, [r7, #16]
}
 8007da2:	bf00      	nop
 8007da4:	bf00      	nop
 8007da6:	e7fd      	b.n	8007da4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007daa:	685a      	ldr	r2, [r3, #4]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	1ad2      	subs	r2, r2, r3
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db6:	687a      	ldr	r2, [r7, #4]
 8007db8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007dba:	69b8      	ldr	r0, [r7, #24]
 8007dbc:	f000 f90a 	bl	8007fd4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007dc0:	4b1d      	ldr	r3, [pc, #116]	@ (8007e38 <pvPortMalloc+0x18c>)
 8007dc2:	681a      	ldr	r2, [r3, #0]
 8007dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	1ad3      	subs	r3, r2, r3
 8007dca:	4a1b      	ldr	r2, [pc, #108]	@ (8007e38 <pvPortMalloc+0x18c>)
 8007dcc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007dce:	4b1a      	ldr	r3, [pc, #104]	@ (8007e38 <pvPortMalloc+0x18c>)
 8007dd0:	681a      	ldr	r2, [r3, #0]
 8007dd2:	4b1b      	ldr	r3, [pc, #108]	@ (8007e40 <pvPortMalloc+0x194>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d203      	bcs.n	8007de2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007dda:	4b17      	ldr	r3, [pc, #92]	@ (8007e38 <pvPortMalloc+0x18c>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a18      	ldr	r2, [pc, #96]	@ (8007e40 <pvPortMalloc+0x194>)
 8007de0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de4:	685a      	ldr	r2, [r3, #4]
 8007de6:	4b13      	ldr	r3, [pc, #76]	@ (8007e34 <pvPortMalloc+0x188>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	431a      	orrs	r2, r3
 8007dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df2:	2200      	movs	r2, #0
 8007df4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007df6:	4b13      	ldr	r3, [pc, #76]	@ (8007e44 <pvPortMalloc+0x198>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	3301      	adds	r3, #1
 8007dfc:	4a11      	ldr	r2, [pc, #68]	@ (8007e44 <pvPortMalloc+0x198>)
 8007dfe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007e00:	f7fe fcee 	bl	80067e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e04:	69fb      	ldr	r3, [r7, #28]
 8007e06:	f003 0307 	and.w	r3, r3, #7
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d00b      	beq.n	8007e26 <pvPortMalloc+0x17a>
	__asm volatile
 8007e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e12:	f383 8811 	msr	BASEPRI, r3
 8007e16:	f3bf 8f6f 	isb	sy
 8007e1a:	f3bf 8f4f 	dsb	sy
 8007e1e:	60fb      	str	r3, [r7, #12]
}
 8007e20:	bf00      	nop
 8007e22:	bf00      	nop
 8007e24:	e7fd      	b.n	8007e22 <pvPortMalloc+0x176>
	return pvReturn;
 8007e26:	69fb      	ldr	r3, [r7, #28]
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	3728      	adds	r7, #40	@ 0x28
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bd80      	pop	{r7, pc}
 8007e30:	20004ac4 	.word	0x20004ac4
 8007e34:	20004ad8 	.word	0x20004ad8
 8007e38:	20004ac8 	.word	0x20004ac8
 8007e3c:	20004abc 	.word	0x20004abc
 8007e40:	20004acc 	.word	0x20004acc
 8007e44:	20004ad0 	.word	0x20004ad0

08007e48 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b086      	sub	sp, #24
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d04f      	beq.n	8007efa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007e5a:	2308      	movs	r3, #8
 8007e5c:	425b      	negs	r3, r3
 8007e5e:	697a      	ldr	r2, [r7, #20]
 8007e60:	4413      	add	r3, r2
 8007e62:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	685a      	ldr	r2, [r3, #4]
 8007e6c:	4b25      	ldr	r3, [pc, #148]	@ (8007f04 <vPortFree+0xbc>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	4013      	ands	r3, r2
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d10b      	bne.n	8007e8e <vPortFree+0x46>
	__asm volatile
 8007e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e7a:	f383 8811 	msr	BASEPRI, r3
 8007e7e:	f3bf 8f6f 	isb	sy
 8007e82:	f3bf 8f4f 	dsb	sy
 8007e86:	60fb      	str	r3, [r7, #12]
}
 8007e88:	bf00      	nop
 8007e8a:	bf00      	nop
 8007e8c:	e7fd      	b.n	8007e8a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d00b      	beq.n	8007eae <vPortFree+0x66>
	__asm volatile
 8007e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e9a:	f383 8811 	msr	BASEPRI, r3
 8007e9e:	f3bf 8f6f 	isb	sy
 8007ea2:	f3bf 8f4f 	dsb	sy
 8007ea6:	60bb      	str	r3, [r7, #8]
}
 8007ea8:	bf00      	nop
 8007eaa:	bf00      	nop
 8007eac:	e7fd      	b.n	8007eaa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007eae:	693b      	ldr	r3, [r7, #16]
 8007eb0:	685a      	ldr	r2, [r3, #4]
 8007eb2:	4b14      	ldr	r3, [pc, #80]	@ (8007f04 <vPortFree+0xbc>)
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	4013      	ands	r3, r2
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d01e      	beq.n	8007efa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d11a      	bne.n	8007efa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007ec4:	693b      	ldr	r3, [r7, #16]
 8007ec6:	685a      	ldr	r2, [r3, #4]
 8007ec8:	4b0e      	ldr	r3, [pc, #56]	@ (8007f04 <vPortFree+0xbc>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	43db      	mvns	r3, r3
 8007ece:	401a      	ands	r2, r3
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007ed4:	f7fe fc76 	bl	80067c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	685a      	ldr	r2, [r3, #4]
 8007edc:	4b0a      	ldr	r3, [pc, #40]	@ (8007f08 <vPortFree+0xc0>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4413      	add	r3, r2
 8007ee2:	4a09      	ldr	r2, [pc, #36]	@ (8007f08 <vPortFree+0xc0>)
 8007ee4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007ee6:	6938      	ldr	r0, [r7, #16]
 8007ee8:	f000 f874 	bl	8007fd4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007eec:	4b07      	ldr	r3, [pc, #28]	@ (8007f0c <vPortFree+0xc4>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	3301      	adds	r3, #1
 8007ef2:	4a06      	ldr	r2, [pc, #24]	@ (8007f0c <vPortFree+0xc4>)
 8007ef4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007ef6:	f7fe fc73 	bl	80067e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007efa:	bf00      	nop
 8007efc:	3718      	adds	r7, #24
 8007efe:	46bd      	mov	sp, r7
 8007f00:	bd80      	pop	{r7, pc}
 8007f02:	bf00      	nop
 8007f04:	20004ad8 	.word	0x20004ad8
 8007f08:	20004ac8 	.word	0x20004ac8
 8007f0c:	20004ad4 	.word	0x20004ad4

08007f10 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007f10:	b480      	push	{r7}
 8007f12:	b085      	sub	sp, #20
 8007f14:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007f16:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007f1a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007f1c:	4b27      	ldr	r3, [pc, #156]	@ (8007fbc <prvHeapInit+0xac>)
 8007f1e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	f003 0307 	and.w	r3, r3, #7
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d00c      	beq.n	8007f44 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	3307      	adds	r3, #7
 8007f2e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	f023 0307 	bic.w	r3, r3, #7
 8007f36:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007f38:	68ba      	ldr	r2, [r7, #8]
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	1ad3      	subs	r3, r2, r3
 8007f3e:	4a1f      	ldr	r2, [pc, #124]	@ (8007fbc <prvHeapInit+0xac>)
 8007f40:	4413      	add	r3, r2
 8007f42:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007f48:	4a1d      	ldr	r2, [pc, #116]	@ (8007fc0 <prvHeapInit+0xb0>)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007f4e:	4b1c      	ldr	r3, [pc, #112]	@ (8007fc0 <prvHeapInit+0xb0>)
 8007f50:	2200      	movs	r2, #0
 8007f52:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	68ba      	ldr	r2, [r7, #8]
 8007f58:	4413      	add	r3, r2
 8007f5a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007f5c:	2208      	movs	r2, #8
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	1a9b      	subs	r3, r3, r2
 8007f62:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f023 0307 	bic.w	r3, r3, #7
 8007f6a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	4a15      	ldr	r2, [pc, #84]	@ (8007fc4 <prvHeapInit+0xb4>)
 8007f70:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007f72:	4b14      	ldr	r3, [pc, #80]	@ (8007fc4 <prvHeapInit+0xb4>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	2200      	movs	r2, #0
 8007f78:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007f7a:	4b12      	ldr	r3, [pc, #72]	@ (8007fc4 <prvHeapInit+0xb4>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	2200      	movs	r2, #0
 8007f80:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	68fa      	ldr	r2, [r7, #12]
 8007f8a:	1ad2      	subs	r2, r2, r3
 8007f8c:	683b      	ldr	r3, [r7, #0]
 8007f8e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007f90:	4b0c      	ldr	r3, [pc, #48]	@ (8007fc4 <prvHeapInit+0xb4>)
 8007f92:	681a      	ldr	r2, [r3, #0]
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	4a0a      	ldr	r2, [pc, #40]	@ (8007fc8 <prvHeapInit+0xb8>)
 8007f9e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	4a09      	ldr	r2, [pc, #36]	@ (8007fcc <prvHeapInit+0xbc>)
 8007fa6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007fa8:	4b09      	ldr	r3, [pc, #36]	@ (8007fd0 <prvHeapInit+0xc0>)
 8007faa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007fae:	601a      	str	r2, [r3, #0]
}
 8007fb0:	bf00      	nop
 8007fb2:	3714      	adds	r7, #20
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr
 8007fbc:	20000ebc 	.word	0x20000ebc
 8007fc0:	20004abc 	.word	0x20004abc
 8007fc4:	20004ac4 	.word	0x20004ac4
 8007fc8:	20004acc 	.word	0x20004acc
 8007fcc:	20004ac8 	.word	0x20004ac8
 8007fd0:	20004ad8 	.word	0x20004ad8

08007fd4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b085      	sub	sp, #20
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007fdc:	4b28      	ldr	r3, [pc, #160]	@ (8008080 <prvInsertBlockIntoFreeList+0xac>)
 8007fde:	60fb      	str	r3, [r7, #12]
 8007fe0:	e002      	b.n	8007fe8 <prvInsertBlockIntoFreeList+0x14>
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	60fb      	str	r3, [r7, #12]
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	687a      	ldr	r2, [r7, #4]
 8007fee:	429a      	cmp	r2, r3
 8007ff0:	d8f7      	bhi.n	8007fe2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	685b      	ldr	r3, [r3, #4]
 8007ffa:	68ba      	ldr	r2, [r7, #8]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	429a      	cmp	r2, r3
 8008002:	d108      	bne.n	8008016 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	685a      	ldr	r2, [r3, #4]
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	685b      	ldr	r3, [r3, #4]
 800800c:	441a      	add	r2, r3
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	68ba      	ldr	r2, [r7, #8]
 8008020:	441a      	add	r2, r3
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	429a      	cmp	r2, r3
 8008028:	d118      	bne.n	800805c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681a      	ldr	r2, [r3, #0]
 800802e:	4b15      	ldr	r3, [pc, #84]	@ (8008084 <prvInsertBlockIntoFreeList+0xb0>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	429a      	cmp	r2, r3
 8008034:	d00d      	beq.n	8008052 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	685a      	ldr	r2, [r3, #4]
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	441a      	add	r2, r3
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	681a      	ldr	r2, [r3, #0]
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	601a      	str	r2, [r3, #0]
 8008050:	e008      	b.n	8008064 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008052:	4b0c      	ldr	r3, [pc, #48]	@ (8008084 <prvInsertBlockIntoFreeList+0xb0>)
 8008054:	681a      	ldr	r2, [r3, #0]
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	601a      	str	r2, [r3, #0]
 800805a:	e003      	b.n	8008064 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008064:	68fa      	ldr	r2, [r7, #12]
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	429a      	cmp	r2, r3
 800806a:	d002      	beq.n	8008072 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	687a      	ldr	r2, [r7, #4]
 8008070:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008072:	bf00      	nop
 8008074:	3714      	adds	r7, #20
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	20004abc 	.word	0x20004abc
 8008084:	20004ac4 	.word	0x20004ac4

08008088 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b082      	sub	sp, #8
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008096:	4618      	mov	r0, r3
 8008098:	f7fd f9d1 	bl	800543e <USBH_LL_IncTimer>
}
 800809c:	bf00      	nop
 800809e:	3708      	adds	r7, #8
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}

080080a4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b082      	sub	sp, #8
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80080b2:	4618      	mov	r0, r3
 80080b4:	f7fd fa15 	bl	80054e2 <USBH_LL_Connect>
}
 80080b8:	bf00      	nop
 80080ba:	3708      	adds	r7, #8
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}

080080c0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b082      	sub	sp, #8
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80080ce:	4618      	mov	r0, r3
 80080d0:	f7fd fa2a 	bl	8005528 <USBH_LL_Disconnect>
}
 80080d4:	bf00      	nop
 80080d6:	3708      	adds	r7, #8
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}

080080dc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b082      	sub	sp, #8
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	460b      	mov	r3, r1
 80080e6:	70fb      	strb	r3, [r7, #3]
 80080e8:	4613      	mov	r3, r2
 80080ea:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80080f2:	4618      	mov	r0, r3
 80080f4:	f7fd fa4a 	bl	800558c <USBH_LL_NotifyURBChange>
#endif
}
 80080f8:	bf00      	nop
 80080fa:	3708      	adds	r7, #8
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}

08008100 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b082      	sub	sp, #8
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800810e:	4618      	mov	r0, r3
 8008110:	f7fd f9bf 	bl	8005492 <USBH_LL_PortEnabled>
}
 8008114:	bf00      	nop
 8008116:	3708      	adds	r7, #8
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}

0800811c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b082      	sub	sp, #8
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800812a:	4618      	mov	r0, r3
 800812c:	f7fd f9cb 	bl	80054c6 <USBH_LL_PortDisabled>
}
 8008130:	bf00      	nop
 8008132:	3708      	adds	r7, #8
 8008134:	46bd      	mov	sp, r7
 8008136:	bd80      	pop	{r7, pc}

08008138 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b084      	sub	sp, #16
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008140:	2300      	movs	r3, #0
 8008142:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008144:	2300      	movs	r3, #0
 8008146:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800814e:	4618      	mov	r0, r3
 8008150:	f7f9 fd8f 	bl	8001c72 <HAL_HCD_Stop>
 8008154:	4603      	mov	r3, r0
 8008156:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008158:	7bfb      	ldrb	r3, [r7, #15]
 800815a:	4618      	mov	r0, r3
 800815c:	f000 f808 	bl	8008170 <USBH_Get_USB_Status>
 8008160:	4603      	mov	r3, r0
 8008162:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008164:	7bbb      	ldrb	r3, [r7, #14]
}
 8008166:	4618      	mov	r0, r3
 8008168:	3710      	adds	r7, #16
 800816a:	46bd      	mov	sp, r7
 800816c:	bd80      	pop	{r7, pc}
	...

08008170 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008170:	b480      	push	{r7}
 8008172:	b085      	sub	sp, #20
 8008174:	af00      	add	r7, sp, #0
 8008176:	4603      	mov	r3, r0
 8008178:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800817a:	2300      	movs	r3, #0
 800817c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800817e:	79fb      	ldrb	r3, [r7, #7]
 8008180:	2b03      	cmp	r3, #3
 8008182:	d817      	bhi.n	80081b4 <USBH_Get_USB_Status+0x44>
 8008184:	a201      	add	r2, pc, #4	@ (adr r2, 800818c <USBH_Get_USB_Status+0x1c>)
 8008186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800818a:	bf00      	nop
 800818c:	0800819d 	.word	0x0800819d
 8008190:	080081a3 	.word	0x080081a3
 8008194:	080081a9 	.word	0x080081a9
 8008198:	080081af 	.word	0x080081af
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800819c:	2300      	movs	r3, #0
 800819e:	73fb      	strb	r3, [r7, #15]
    break;
 80081a0:	e00b      	b.n	80081ba <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80081a2:	2302      	movs	r3, #2
 80081a4:	73fb      	strb	r3, [r7, #15]
    break;
 80081a6:	e008      	b.n	80081ba <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80081a8:	2301      	movs	r3, #1
 80081aa:	73fb      	strb	r3, [r7, #15]
    break;
 80081ac:	e005      	b.n	80081ba <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80081ae:	2302      	movs	r3, #2
 80081b0:	73fb      	strb	r3, [r7, #15]
    break;
 80081b2:	e002      	b.n	80081ba <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80081b4:	2302      	movs	r3, #2
 80081b6:	73fb      	strb	r3, [r7, #15]
    break;
 80081b8:	bf00      	nop
  }
  return usb_status;
 80081ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3714      	adds	r7, #20
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <malloc>:
 80081c8:	4b02      	ldr	r3, [pc, #8]	@ (80081d4 <malloc+0xc>)
 80081ca:	4601      	mov	r1, r0
 80081cc:	6818      	ldr	r0, [r3, #0]
 80081ce:	f000 b825 	b.w	800821c <_malloc_r>
 80081d2:	bf00      	nop
 80081d4:	2000001c 	.word	0x2000001c

080081d8 <sbrk_aligned>:
 80081d8:	b570      	push	{r4, r5, r6, lr}
 80081da:	4e0f      	ldr	r6, [pc, #60]	@ (8008218 <sbrk_aligned+0x40>)
 80081dc:	460c      	mov	r4, r1
 80081de:	6831      	ldr	r1, [r6, #0]
 80081e0:	4605      	mov	r5, r0
 80081e2:	b911      	cbnz	r1, 80081ea <sbrk_aligned+0x12>
 80081e4:	f000 fa54 	bl	8008690 <_sbrk_r>
 80081e8:	6030      	str	r0, [r6, #0]
 80081ea:	4621      	mov	r1, r4
 80081ec:	4628      	mov	r0, r5
 80081ee:	f000 fa4f 	bl	8008690 <_sbrk_r>
 80081f2:	1c43      	adds	r3, r0, #1
 80081f4:	d103      	bne.n	80081fe <sbrk_aligned+0x26>
 80081f6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80081fa:	4620      	mov	r0, r4
 80081fc:	bd70      	pop	{r4, r5, r6, pc}
 80081fe:	1cc4      	adds	r4, r0, #3
 8008200:	f024 0403 	bic.w	r4, r4, #3
 8008204:	42a0      	cmp	r0, r4
 8008206:	d0f8      	beq.n	80081fa <sbrk_aligned+0x22>
 8008208:	1a21      	subs	r1, r4, r0
 800820a:	4628      	mov	r0, r5
 800820c:	f000 fa40 	bl	8008690 <_sbrk_r>
 8008210:	3001      	adds	r0, #1
 8008212:	d1f2      	bne.n	80081fa <sbrk_aligned+0x22>
 8008214:	e7ef      	b.n	80081f6 <sbrk_aligned+0x1e>
 8008216:	bf00      	nop
 8008218:	20004ebc 	.word	0x20004ebc

0800821c <_malloc_r>:
 800821c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008220:	1ccd      	adds	r5, r1, #3
 8008222:	f025 0503 	bic.w	r5, r5, #3
 8008226:	3508      	adds	r5, #8
 8008228:	2d0c      	cmp	r5, #12
 800822a:	bf38      	it	cc
 800822c:	250c      	movcc	r5, #12
 800822e:	2d00      	cmp	r5, #0
 8008230:	4606      	mov	r6, r0
 8008232:	db01      	blt.n	8008238 <_malloc_r+0x1c>
 8008234:	42a9      	cmp	r1, r5
 8008236:	d904      	bls.n	8008242 <_malloc_r+0x26>
 8008238:	230c      	movs	r3, #12
 800823a:	6033      	str	r3, [r6, #0]
 800823c:	2000      	movs	r0, #0
 800823e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008242:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008318 <_malloc_r+0xfc>
 8008246:	f000 f869 	bl	800831c <__malloc_lock>
 800824a:	f8d8 3000 	ldr.w	r3, [r8]
 800824e:	461c      	mov	r4, r3
 8008250:	bb44      	cbnz	r4, 80082a4 <_malloc_r+0x88>
 8008252:	4629      	mov	r1, r5
 8008254:	4630      	mov	r0, r6
 8008256:	f7ff ffbf 	bl	80081d8 <sbrk_aligned>
 800825a:	1c43      	adds	r3, r0, #1
 800825c:	4604      	mov	r4, r0
 800825e:	d158      	bne.n	8008312 <_malloc_r+0xf6>
 8008260:	f8d8 4000 	ldr.w	r4, [r8]
 8008264:	4627      	mov	r7, r4
 8008266:	2f00      	cmp	r7, #0
 8008268:	d143      	bne.n	80082f2 <_malloc_r+0xd6>
 800826a:	2c00      	cmp	r4, #0
 800826c:	d04b      	beq.n	8008306 <_malloc_r+0xea>
 800826e:	6823      	ldr	r3, [r4, #0]
 8008270:	4639      	mov	r1, r7
 8008272:	4630      	mov	r0, r6
 8008274:	eb04 0903 	add.w	r9, r4, r3
 8008278:	f000 fa0a 	bl	8008690 <_sbrk_r>
 800827c:	4581      	cmp	r9, r0
 800827e:	d142      	bne.n	8008306 <_malloc_r+0xea>
 8008280:	6821      	ldr	r1, [r4, #0]
 8008282:	1a6d      	subs	r5, r5, r1
 8008284:	4629      	mov	r1, r5
 8008286:	4630      	mov	r0, r6
 8008288:	f7ff ffa6 	bl	80081d8 <sbrk_aligned>
 800828c:	3001      	adds	r0, #1
 800828e:	d03a      	beq.n	8008306 <_malloc_r+0xea>
 8008290:	6823      	ldr	r3, [r4, #0]
 8008292:	442b      	add	r3, r5
 8008294:	6023      	str	r3, [r4, #0]
 8008296:	f8d8 3000 	ldr.w	r3, [r8]
 800829a:	685a      	ldr	r2, [r3, #4]
 800829c:	bb62      	cbnz	r2, 80082f8 <_malloc_r+0xdc>
 800829e:	f8c8 7000 	str.w	r7, [r8]
 80082a2:	e00f      	b.n	80082c4 <_malloc_r+0xa8>
 80082a4:	6822      	ldr	r2, [r4, #0]
 80082a6:	1b52      	subs	r2, r2, r5
 80082a8:	d420      	bmi.n	80082ec <_malloc_r+0xd0>
 80082aa:	2a0b      	cmp	r2, #11
 80082ac:	d917      	bls.n	80082de <_malloc_r+0xc2>
 80082ae:	1961      	adds	r1, r4, r5
 80082b0:	42a3      	cmp	r3, r4
 80082b2:	6025      	str	r5, [r4, #0]
 80082b4:	bf18      	it	ne
 80082b6:	6059      	strne	r1, [r3, #4]
 80082b8:	6863      	ldr	r3, [r4, #4]
 80082ba:	bf08      	it	eq
 80082bc:	f8c8 1000 	streq.w	r1, [r8]
 80082c0:	5162      	str	r2, [r4, r5]
 80082c2:	604b      	str	r3, [r1, #4]
 80082c4:	4630      	mov	r0, r6
 80082c6:	f000 f82f 	bl	8008328 <__malloc_unlock>
 80082ca:	f104 000b 	add.w	r0, r4, #11
 80082ce:	1d23      	adds	r3, r4, #4
 80082d0:	f020 0007 	bic.w	r0, r0, #7
 80082d4:	1ac2      	subs	r2, r0, r3
 80082d6:	bf1c      	itt	ne
 80082d8:	1a1b      	subne	r3, r3, r0
 80082da:	50a3      	strne	r3, [r4, r2]
 80082dc:	e7af      	b.n	800823e <_malloc_r+0x22>
 80082de:	6862      	ldr	r2, [r4, #4]
 80082e0:	42a3      	cmp	r3, r4
 80082e2:	bf0c      	ite	eq
 80082e4:	f8c8 2000 	streq.w	r2, [r8]
 80082e8:	605a      	strne	r2, [r3, #4]
 80082ea:	e7eb      	b.n	80082c4 <_malloc_r+0xa8>
 80082ec:	4623      	mov	r3, r4
 80082ee:	6864      	ldr	r4, [r4, #4]
 80082f0:	e7ae      	b.n	8008250 <_malloc_r+0x34>
 80082f2:	463c      	mov	r4, r7
 80082f4:	687f      	ldr	r7, [r7, #4]
 80082f6:	e7b6      	b.n	8008266 <_malloc_r+0x4a>
 80082f8:	461a      	mov	r2, r3
 80082fa:	685b      	ldr	r3, [r3, #4]
 80082fc:	42a3      	cmp	r3, r4
 80082fe:	d1fb      	bne.n	80082f8 <_malloc_r+0xdc>
 8008300:	2300      	movs	r3, #0
 8008302:	6053      	str	r3, [r2, #4]
 8008304:	e7de      	b.n	80082c4 <_malloc_r+0xa8>
 8008306:	230c      	movs	r3, #12
 8008308:	6033      	str	r3, [r6, #0]
 800830a:	4630      	mov	r0, r6
 800830c:	f000 f80c 	bl	8008328 <__malloc_unlock>
 8008310:	e794      	b.n	800823c <_malloc_r+0x20>
 8008312:	6005      	str	r5, [r0, #0]
 8008314:	e7d6      	b.n	80082c4 <_malloc_r+0xa8>
 8008316:	bf00      	nop
 8008318:	20004ec0 	.word	0x20004ec0

0800831c <__malloc_lock>:
 800831c:	4801      	ldr	r0, [pc, #4]	@ (8008324 <__malloc_lock+0x8>)
 800831e:	f000 ba04 	b.w	800872a <__retarget_lock_acquire_recursive>
 8008322:	bf00      	nop
 8008324:	20005004 	.word	0x20005004

08008328 <__malloc_unlock>:
 8008328:	4801      	ldr	r0, [pc, #4]	@ (8008330 <__malloc_unlock+0x8>)
 800832a:	f000 b9ff 	b.w	800872c <__retarget_lock_release_recursive>
 800832e:	bf00      	nop
 8008330:	20005004 	.word	0x20005004

08008334 <srand>:
 8008334:	b538      	push	{r3, r4, r5, lr}
 8008336:	4b10      	ldr	r3, [pc, #64]	@ (8008378 <srand+0x44>)
 8008338:	681d      	ldr	r5, [r3, #0]
 800833a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800833c:	4604      	mov	r4, r0
 800833e:	b9b3      	cbnz	r3, 800836e <srand+0x3a>
 8008340:	2018      	movs	r0, #24
 8008342:	f7ff ff41 	bl	80081c8 <malloc>
 8008346:	4602      	mov	r2, r0
 8008348:	6328      	str	r0, [r5, #48]	@ 0x30
 800834a:	b920      	cbnz	r0, 8008356 <srand+0x22>
 800834c:	4b0b      	ldr	r3, [pc, #44]	@ (800837c <srand+0x48>)
 800834e:	480c      	ldr	r0, [pc, #48]	@ (8008380 <srand+0x4c>)
 8008350:	2146      	movs	r1, #70	@ 0x46
 8008352:	f000 f9fb 	bl	800874c <__assert_func>
 8008356:	490b      	ldr	r1, [pc, #44]	@ (8008384 <srand+0x50>)
 8008358:	4b0b      	ldr	r3, [pc, #44]	@ (8008388 <srand+0x54>)
 800835a:	e9c0 1300 	strd	r1, r3, [r0]
 800835e:	4b0b      	ldr	r3, [pc, #44]	@ (800838c <srand+0x58>)
 8008360:	6083      	str	r3, [r0, #8]
 8008362:	230b      	movs	r3, #11
 8008364:	8183      	strh	r3, [r0, #12]
 8008366:	2100      	movs	r1, #0
 8008368:	2001      	movs	r0, #1
 800836a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800836e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8008370:	2200      	movs	r2, #0
 8008372:	611c      	str	r4, [r3, #16]
 8008374:	615a      	str	r2, [r3, #20]
 8008376:	bd38      	pop	{r3, r4, r5, pc}
 8008378:	2000001c 	.word	0x2000001c
 800837c:	08009278 	.word	0x08009278
 8008380:	0800928f 	.word	0x0800928f
 8008384:	abcd330e 	.word	0xabcd330e
 8008388:	e66d1234 	.word	0xe66d1234
 800838c:	0005deec 	.word	0x0005deec

08008390 <rand>:
 8008390:	4b16      	ldr	r3, [pc, #88]	@ (80083ec <rand+0x5c>)
 8008392:	b510      	push	{r4, lr}
 8008394:	681c      	ldr	r4, [r3, #0]
 8008396:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008398:	b9b3      	cbnz	r3, 80083c8 <rand+0x38>
 800839a:	2018      	movs	r0, #24
 800839c:	f7ff ff14 	bl	80081c8 <malloc>
 80083a0:	4602      	mov	r2, r0
 80083a2:	6320      	str	r0, [r4, #48]	@ 0x30
 80083a4:	b920      	cbnz	r0, 80083b0 <rand+0x20>
 80083a6:	4b12      	ldr	r3, [pc, #72]	@ (80083f0 <rand+0x60>)
 80083a8:	4812      	ldr	r0, [pc, #72]	@ (80083f4 <rand+0x64>)
 80083aa:	2152      	movs	r1, #82	@ 0x52
 80083ac:	f000 f9ce 	bl	800874c <__assert_func>
 80083b0:	4911      	ldr	r1, [pc, #68]	@ (80083f8 <rand+0x68>)
 80083b2:	4b12      	ldr	r3, [pc, #72]	@ (80083fc <rand+0x6c>)
 80083b4:	e9c0 1300 	strd	r1, r3, [r0]
 80083b8:	4b11      	ldr	r3, [pc, #68]	@ (8008400 <rand+0x70>)
 80083ba:	6083      	str	r3, [r0, #8]
 80083bc:	230b      	movs	r3, #11
 80083be:	8183      	strh	r3, [r0, #12]
 80083c0:	2100      	movs	r1, #0
 80083c2:	2001      	movs	r0, #1
 80083c4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80083c8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80083ca:	480e      	ldr	r0, [pc, #56]	@ (8008404 <rand+0x74>)
 80083cc:	690b      	ldr	r3, [r1, #16]
 80083ce:	694c      	ldr	r4, [r1, #20]
 80083d0:	4a0d      	ldr	r2, [pc, #52]	@ (8008408 <rand+0x78>)
 80083d2:	4358      	muls	r0, r3
 80083d4:	fb02 0004 	mla	r0, r2, r4, r0
 80083d8:	fba3 3202 	umull	r3, r2, r3, r2
 80083dc:	3301      	adds	r3, #1
 80083de:	eb40 0002 	adc.w	r0, r0, r2
 80083e2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80083e6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80083ea:	bd10      	pop	{r4, pc}
 80083ec:	2000001c 	.word	0x2000001c
 80083f0:	08009278 	.word	0x08009278
 80083f4:	0800928f 	.word	0x0800928f
 80083f8:	abcd330e 	.word	0xabcd330e
 80083fc:	e66d1234 	.word	0xe66d1234
 8008400:	0005deec 	.word	0x0005deec
 8008404:	5851f42d 	.word	0x5851f42d
 8008408:	4c957f2d 	.word	0x4c957f2d

0800840c <std>:
 800840c:	2300      	movs	r3, #0
 800840e:	b510      	push	{r4, lr}
 8008410:	4604      	mov	r4, r0
 8008412:	e9c0 3300 	strd	r3, r3, [r0]
 8008416:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800841a:	6083      	str	r3, [r0, #8]
 800841c:	8181      	strh	r1, [r0, #12]
 800841e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008420:	81c2      	strh	r2, [r0, #14]
 8008422:	6183      	str	r3, [r0, #24]
 8008424:	4619      	mov	r1, r3
 8008426:	2208      	movs	r2, #8
 8008428:	305c      	adds	r0, #92	@ 0x5c
 800842a:	f000 f8f4 	bl	8008616 <memset>
 800842e:	4b0d      	ldr	r3, [pc, #52]	@ (8008464 <std+0x58>)
 8008430:	6263      	str	r3, [r4, #36]	@ 0x24
 8008432:	4b0d      	ldr	r3, [pc, #52]	@ (8008468 <std+0x5c>)
 8008434:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008436:	4b0d      	ldr	r3, [pc, #52]	@ (800846c <std+0x60>)
 8008438:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800843a:	4b0d      	ldr	r3, [pc, #52]	@ (8008470 <std+0x64>)
 800843c:	6323      	str	r3, [r4, #48]	@ 0x30
 800843e:	4b0d      	ldr	r3, [pc, #52]	@ (8008474 <std+0x68>)
 8008440:	6224      	str	r4, [r4, #32]
 8008442:	429c      	cmp	r4, r3
 8008444:	d006      	beq.n	8008454 <std+0x48>
 8008446:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800844a:	4294      	cmp	r4, r2
 800844c:	d002      	beq.n	8008454 <std+0x48>
 800844e:	33d0      	adds	r3, #208	@ 0xd0
 8008450:	429c      	cmp	r4, r3
 8008452:	d105      	bne.n	8008460 <std+0x54>
 8008454:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008458:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800845c:	f000 b964 	b.w	8008728 <__retarget_lock_init_recursive>
 8008460:	bd10      	pop	{r4, pc}
 8008462:	bf00      	nop
 8008464:	08008591 	.word	0x08008591
 8008468:	080085b3 	.word	0x080085b3
 800846c:	080085eb 	.word	0x080085eb
 8008470:	0800860f 	.word	0x0800860f
 8008474:	20004ec4 	.word	0x20004ec4

08008478 <stdio_exit_handler>:
 8008478:	4a02      	ldr	r2, [pc, #8]	@ (8008484 <stdio_exit_handler+0xc>)
 800847a:	4903      	ldr	r1, [pc, #12]	@ (8008488 <stdio_exit_handler+0x10>)
 800847c:	4803      	ldr	r0, [pc, #12]	@ (800848c <stdio_exit_handler+0x14>)
 800847e:	f000 b869 	b.w	8008554 <_fwalk_sglue>
 8008482:	bf00      	nop
 8008484:	20000010 	.word	0x20000010
 8008488:	08008925 	.word	0x08008925
 800848c:	20000020 	.word	0x20000020

08008490 <cleanup_stdio>:
 8008490:	6841      	ldr	r1, [r0, #4]
 8008492:	4b0c      	ldr	r3, [pc, #48]	@ (80084c4 <cleanup_stdio+0x34>)
 8008494:	4299      	cmp	r1, r3
 8008496:	b510      	push	{r4, lr}
 8008498:	4604      	mov	r4, r0
 800849a:	d001      	beq.n	80084a0 <cleanup_stdio+0x10>
 800849c:	f000 fa42 	bl	8008924 <_fflush_r>
 80084a0:	68a1      	ldr	r1, [r4, #8]
 80084a2:	4b09      	ldr	r3, [pc, #36]	@ (80084c8 <cleanup_stdio+0x38>)
 80084a4:	4299      	cmp	r1, r3
 80084a6:	d002      	beq.n	80084ae <cleanup_stdio+0x1e>
 80084a8:	4620      	mov	r0, r4
 80084aa:	f000 fa3b 	bl	8008924 <_fflush_r>
 80084ae:	68e1      	ldr	r1, [r4, #12]
 80084b0:	4b06      	ldr	r3, [pc, #24]	@ (80084cc <cleanup_stdio+0x3c>)
 80084b2:	4299      	cmp	r1, r3
 80084b4:	d004      	beq.n	80084c0 <cleanup_stdio+0x30>
 80084b6:	4620      	mov	r0, r4
 80084b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084bc:	f000 ba32 	b.w	8008924 <_fflush_r>
 80084c0:	bd10      	pop	{r4, pc}
 80084c2:	bf00      	nop
 80084c4:	20004ec4 	.word	0x20004ec4
 80084c8:	20004f2c 	.word	0x20004f2c
 80084cc:	20004f94 	.word	0x20004f94

080084d0 <global_stdio_init.part.0>:
 80084d0:	b510      	push	{r4, lr}
 80084d2:	4b0b      	ldr	r3, [pc, #44]	@ (8008500 <global_stdio_init.part.0+0x30>)
 80084d4:	4c0b      	ldr	r4, [pc, #44]	@ (8008504 <global_stdio_init.part.0+0x34>)
 80084d6:	4a0c      	ldr	r2, [pc, #48]	@ (8008508 <global_stdio_init.part.0+0x38>)
 80084d8:	601a      	str	r2, [r3, #0]
 80084da:	4620      	mov	r0, r4
 80084dc:	2200      	movs	r2, #0
 80084de:	2104      	movs	r1, #4
 80084e0:	f7ff ff94 	bl	800840c <std>
 80084e4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80084e8:	2201      	movs	r2, #1
 80084ea:	2109      	movs	r1, #9
 80084ec:	f7ff ff8e 	bl	800840c <std>
 80084f0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80084f4:	2202      	movs	r2, #2
 80084f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80084fa:	2112      	movs	r1, #18
 80084fc:	f7ff bf86 	b.w	800840c <std>
 8008500:	20004ffc 	.word	0x20004ffc
 8008504:	20004ec4 	.word	0x20004ec4
 8008508:	08008479 	.word	0x08008479

0800850c <__sfp_lock_acquire>:
 800850c:	4801      	ldr	r0, [pc, #4]	@ (8008514 <__sfp_lock_acquire+0x8>)
 800850e:	f000 b90c 	b.w	800872a <__retarget_lock_acquire_recursive>
 8008512:	bf00      	nop
 8008514:	20005005 	.word	0x20005005

08008518 <__sfp_lock_release>:
 8008518:	4801      	ldr	r0, [pc, #4]	@ (8008520 <__sfp_lock_release+0x8>)
 800851a:	f000 b907 	b.w	800872c <__retarget_lock_release_recursive>
 800851e:	bf00      	nop
 8008520:	20005005 	.word	0x20005005

08008524 <__sinit>:
 8008524:	b510      	push	{r4, lr}
 8008526:	4604      	mov	r4, r0
 8008528:	f7ff fff0 	bl	800850c <__sfp_lock_acquire>
 800852c:	6a23      	ldr	r3, [r4, #32]
 800852e:	b11b      	cbz	r3, 8008538 <__sinit+0x14>
 8008530:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008534:	f7ff bff0 	b.w	8008518 <__sfp_lock_release>
 8008538:	4b04      	ldr	r3, [pc, #16]	@ (800854c <__sinit+0x28>)
 800853a:	6223      	str	r3, [r4, #32]
 800853c:	4b04      	ldr	r3, [pc, #16]	@ (8008550 <__sinit+0x2c>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d1f5      	bne.n	8008530 <__sinit+0xc>
 8008544:	f7ff ffc4 	bl	80084d0 <global_stdio_init.part.0>
 8008548:	e7f2      	b.n	8008530 <__sinit+0xc>
 800854a:	bf00      	nop
 800854c:	08008491 	.word	0x08008491
 8008550:	20004ffc 	.word	0x20004ffc

08008554 <_fwalk_sglue>:
 8008554:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008558:	4607      	mov	r7, r0
 800855a:	4688      	mov	r8, r1
 800855c:	4614      	mov	r4, r2
 800855e:	2600      	movs	r6, #0
 8008560:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008564:	f1b9 0901 	subs.w	r9, r9, #1
 8008568:	d505      	bpl.n	8008576 <_fwalk_sglue+0x22>
 800856a:	6824      	ldr	r4, [r4, #0]
 800856c:	2c00      	cmp	r4, #0
 800856e:	d1f7      	bne.n	8008560 <_fwalk_sglue+0xc>
 8008570:	4630      	mov	r0, r6
 8008572:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008576:	89ab      	ldrh	r3, [r5, #12]
 8008578:	2b01      	cmp	r3, #1
 800857a:	d907      	bls.n	800858c <_fwalk_sglue+0x38>
 800857c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008580:	3301      	adds	r3, #1
 8008582:	d003      	beq.n	800858c <_fwalk_sglue+0x38>
 8008584:	4629      	mov	r1, r5
 8008586:	4638      	mov	r0, r7
 8008588:	47c0      	blx	r8
 800858a:	4306      	orrs	r6, r0
 800858c:	3568      	adds	r5, #104	@ 0x68
 800858e:	e7e9      	b.n	8008564 <_fwalk_sglue+0x10>

08008590 <__sread>:
 8008590:	b510      	push	{r4, lr}
 8008592:	460c      	mov	r4, r1
 8008594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008598:	f000 f868 	bl	800866c <_read_r>
 800859c:	2800      	cmp	r0, #0
 800859e:	bfab      	itete	ge
 80085a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80085a2:	89a3      	ldrhlt	r3, [r4, #12]
 80085a4:	181b      	addge	r3, r3, r0
 80085a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80085aa:	bfac      	ite	ge
 80085ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 80085ae:	81a3      	strhlt	r3, [r4, #12]
 80085b0:	bd10      	pop	{r4, pc}

080085b2 <__swrite>:
 80085b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085b6:	461f      	mov	r7, r3
 80085b8:	898b      	ldrh	r3, [r1, #12]
 80085ba:	05db      	lsls	r3, r3, #23
 80085bc:	4605      	mov	r5, r0
 80085be:	460c      	mov	r4, r1
 80085c0:	4616      	mov	r6, r2
 80085c2:	d505      	bpl.n	80085d0 <__swrite+0x1e>
 80085c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085c8:	2302      	movs	r3, #2
 80085ca:	2200      	movs	r2, #0
 80085cc:	f000 f83c 	bl	8008648 <_lseek_r>
 80085d0:	89a3      	ldrh	r3, [r4, #12]
 80085d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80085da:	81a3      	strh	r3, [r4, #12]
 80085dc:	4632      	mov	r2, r6
 80085de:	463b      	mov	r3, r7
 80085e0:	4628      	mov	r0, r5
 80085e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80085e6:	f000 b863 	b.w	80086b0 <_write_r>

080085ea <__sseek>:
 80085ea:	b510      	push	{r4, lr}
 80085ec:	460c      	mov	r4, r1
 80085ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085f2:	f000 f829 	bl	8008648 <_lseek_r>
 80085f6:	1c43      	adds	r3, r0, #1
 80085f8:	89a3      	ldrh	r3, [r4, #12]
 80085fa:	bf15      	itete	ne
 80085fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80085fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008602:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008606:	81a3      	strheq	r3, [r4, #12]
 8008608:	bf18      	it	ne
 800860a:	81a3      	strhne	r3, [r4, #12]
 800860c:	bd10      	pop	{r4, pc}

0800860e <__sclose>:
 800860e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008612:	f000 b809 	b.w	8008628 <_close_r>

08008616 <memset>:
 8008616:	4402      	add	r2, r0
 8008618:	4603      	mov	r3, r0
 800861a:	4293      	cmp	r3, r2
 800861c:	d100      	bne.n	8008620 <memset+0xa>
 800861e:	4770      	bx	lr
 8008620:	f803 1b01 	strb.w	r1, [r3], #1
 8008624:	e7f9      	b.n	800861a <memset+0x4>
	...

08008628 <_close_r>:
 8008628:	b538      	push	{r3, r4, r5, lr}
 800862a:	4d06      	ldr	r5, [pc, #24]	@ (8008644 <_close_r+0x1c>)
 800862c:	2300      	movs	r3, #0
 800862e:	4604      	mov	r4, r0
 8008630:	4608      	mov	r0, r1
 8008632:	602b      	str	r3, [r5, #0]
 8008634:	f7f8 fe28 	bl	8001288 <_close>
 8008638:	1c43      	adds	r3, r0, #1
 800863a:	d102      	bne.n	8008642 <_close_r+0x1a>
 800863c:	682b      	ldr	r3, [r5, #0]
 800863e:	b103      	cbz	r3, 8008642 <_close_r+0x1a>
 8008640:	6023      	str	r3, [r4, #0]
 8008642:	bd38      	pop	{r3, r4, r5, pc}
 8008644:	20005000 	.word	0x20005000

08008648 <_lseek_r>:
 8008648:	b538      	push	{r3, r4, r5, lr}
 800864a:	4d07      	ldr	r5, [pc, #28]	@ (8008668 <_lseek_r+0x20>)
 800864c:	4604      	mov	r4, r0
 800864e:	4608      	mov	r0, r1
 8008650:	4611      	mov	r1, r2
 8008652:	2200      	movs	r2, #0
 8008654:	602a      	str	r2, [r5, #0]
 8008656:	461a      	mov	r2, r3
 8008658:	f7f8 fe3d 	bl	80012d6 <_lseek>
 800865c:	1c43      	adds	r3, r0, #1
 800865e:	d102      	bne.n	8008666 <_lseek_r+0x1e>
 8008660:	682b      	ldr	r3, [r5, #0]
 8008662:	b103      	cbz	r3, 8008666 <_lseek_r+0x1e>
 8008664:	6023      	str	r3, [r4, #0]
 8008666:	bd38      	pop	{r3, r4, r5, pc}
 8008668:	20005000 	.word	0x20005000

0800866c <_read_r>:
 800866c:	b538      	push	{r3, r4, r5, lr}
 800866e:	4d07      	ldr	r5, [pc, #28]	@ (800868c <_read_r+0x20>)
 8008670:	4604      	mov	r4, r0
 8008672:	4608      	mov	r0, r1
 8008674:	4611      	mov	r1, r2
 8008676:	2200      	movs	r2, #0
 8008678:	602a      	str	r2, [r5, #0]
 800867a:	461a      	mov	r2, r3
 800867c:	f7f8 fdcb 	bl	8001216 <_read>
 8008680:	1c43      	adds	r3, r0, #1
 8008682:	d102      	bne.n	800868a <_read_r+0x1e>
 8008684:	682b      	ldr	r3, [r5, #0]
 8008686:	b103      	cbz	r3, 800868a <_read_r+0x1e>
 8008688:	6023      	str	r3, [r4, #0]
 800868a:	bd38      	pop	{r3, r4, r5, pc}
 800868c:	20005000 	.word	0x20005000

08008690 <_sbrk_r>:
 8008690:	b538      	push	{r3, r4, r5, lr}
 8008692:	4d06      	ldr	r5, [pc, #24]	@ (80086ac <_sbrk_r+0x1c>)
 8008694:	2300      	movs	r3, #0
 8008696:	4604      	mov	r4, r0
 8008698:	4608      	mov	r0, r1
 800869a:	602b      	str	r3, [r5, #0]
 800869c:	f7f8 fe28 	bl	80012f0 <_sbrk>
 80086a0:	1c43      	adds	r3, r0, #1
 80086a2:	d102      	bne.n	80086aa <_sbrk_r+0x1a>
 80086a4:	682b      	ldr	r3, [r5, #0]
 80086a6:	b103      	cbz	r3, 80086aa <_sbrk_r+0x1a>
 80086a8:	6023      	str	r3, [r4, #0]
 80086aa:	bd38      	pop	{r3, r4, r5, pc}
 80086ac:	20005000 	.word	0x20005000

080086b0 <_write_r>:
 80086b0:	b538      	push	{r3, r4, r5, lr}
 80086b2:	4d07      	ldr	r5, [pc, #28]	@ (80086d0 <_write_r+0x20>)
 80086b4:	4604      	mov	r4, r0
 80086b6:	4608      	mov	r0, r1
 80086b8:	4611      	mov	r1, r2
 80086ba:	2200      	movs	r2, #0
 80086bc:	602a      	str	r2, [r5, #0]
 80086be:	461a      	mov	r2, r3
 80086c0:	f7f8 fdc6 	bl	8001250 <_write>
 80086c4:	1c43      	adds	r3, r0, #1
 80086c6:	d102      	bne.n	80086ce <_write_r+0x1e>
 80086c8:	682b      	ldr	r3, [r5, #0]
 80086ca:	b103      	cbz	r3, 80086ce <_write_r+0x1e>
 80086cc:	6023      	str	r3, [r4, #0]
 80086ce:	bd38      	pop	{r3, r4, r5, pc}
 80086d0:	20005000 	.word	0x20005000

080086d4 <__errno>:
 80086d4:	4b01      	ldr	r3, [pc, #4]	@ (80086dc <__errno+0x8>)
 80086d6:	6818      	ldr	r0, [r3, #0]
 80086d8:	4770      	bx	lr
 80086da:	bf00      	nop
 80086dc:	2000001c 	.word	0x2000001c

080086e0 <__libc_init_array>:
 80086e0:	b570      	push	{r4, r5, r6, lr}
 80086e2:	4d0d      	ldr	r5, [pc, #52]	@ (8008718 <__libc_init_array+0x38>)
 80086e4:	4c0d      	ldr	r4, [pc, #52]	@ (800871c <__libc_init_array+0x3c>)
 80086e6:	1b64      	subs	r4, r4, r5
 80086e8:	10a4      	asrs	r4, r4, #2
 80086ea:	2600      	movs	r6, #0
 80086ec:	42a6      	cmp	r6, r4
 80086ee:	d109      	bne.n	8008704 <__libc_init_array+0x24>
 80086f0:	4d0b      	ldr	r5, [pc, #44]	@ (8008720 <__libc_init_array+0x40>)
 80086f2:	4c0c      	ldr	r4, [pc, #48]	@ (8008724 <__libc_init_array+0x44>)
 80086f4:	f000 fd82 	bl	80091fc <_init>
 80086f8:	1b64      	subs	r4, r4, r5
 80086fa:	10a4      	asrs	r4, r4, #2
 80086fc:	2600      	movs	r6, #0
 80086fe:	42a6      	cmp	r6, r4
 8008700:	d105      	bne.n	800870e <__libc_init_array+0x2e>
 8008702:	bd70      	pop	{r4, r5, r6, pc}
 8008704:	f855 3b04 	ldr.w	r3, [r5], #4
 8008708:	4798      	blx	r3
 800870a:	3601      	adds	r6, #1
 800870c:	e7ee      	b.n	80086ec <__libc_init_array+0xc>
 800870e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008712:	4798      	blx	r3
 8008714:	3601      	adds	r6, #1
 8008716:	e7f2      	b.n	80086fe <__libc_init_array+0x1e>
 8008718:	08009360 	.word	0x08009360
 800871c:	08009360 	.word	0x08009360
 8008720:	08009360 	.word	0x08009360
 8008724:	08009364 	.word	0x08009364

08008728 <__retarget_lock_init_recursive>:
 8008728:	4770      	bx	lr

0800872a <__retarget_lock_acquire_recursive>:
 800872a:	4770      	bx	lr

0800872c <__retarget_lock_release_recursive>:
 800872c:	4770      	bx	lr

0800872e <memcpy>:
 800872e:	440a      	add	r2, r1
 8008730:	4291      	cmp	r1, r2
 8008732:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008736:	d100      	bne.n	800873a <memcpy+0xc>
 8008738:	4770      	bx	lr
 800873a:	b510      	push	{r4, lr}
 800873c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008740:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008744:	4291      	cmp	r1, r2
 8008746:	d1f9      	bne.n	800873c <memcpy+0xe>
 8008748:	bd10      	pop	{r4, pc}
	...

0800874c <__assert_func>:
 800874c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800874e:	4614      	mov	r4, r2
 8008750:	461a      	mov	r2, r3
 8008752:	4b09      	ldr	r3, [pc, #36]	@ (8008778 <__assert_func+0x2c>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	4605      	mov	r5, r0
 8008758:	68d8      	ldr	r0, [r3, #12]
 800875a:	b954      	cbnz	r4, 8008772 <__assert_func+0x26>
 800875c:	4b07      	ldr	r3, [pc, #28]	@ (800877c <__assert_func+0x30>)
 800875e:	461c      	mov	r4, r3
 8008760:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008764:	9100      	str	r1, [sp, #0]
 8008766:	462b      	mov	r3, r5
 8008768:	4905      	ldr	r1, [pc, #20]	@ (8008780 <__assert_func+0x34>)
 800876a:	f000 f903 	bl	8008974 <fiprintf>
 800876e:	f000 f913 	bl	8008998 <abort>
 8008772:	4b04      	ldr	r3, [pc, #16]	@ (8008784 <__assert_func+0x38>)
 8008774:	e7f4      	b.n	8008760 <__assert_func+0x14>
 8008776:	bf00      	nop
 8008778:	2000001c 	.word	0x2000001c
 800877c:	08009322 	.word	0x08009322
 8008780:	080092f4 	.word	0x080092f4
 8008784:	080092e7 	.word	0x080092e7

08008788 <_free_r>:
 8008788:	b538      	push	{r3, r4, r5, lr}
 800878a:	4605      	mov	r5, r0
 800878c:	2900      	cmp	r1, #0
 800878e:	d041      	beq.n	8008814 <_free_r+0x8c>
 8008790:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008794:	1f0c      	subs	r4, r1, #4
 8008796:	2b00      	cmp	r3, #0
 8008798:	bfb8      	it	lt
 800879a:	18e4      	addlt	r4, r4, r3
 800879c:	f7ff fdbe 	bl	800831c <__malloc_lock>
 80087a0:	4a1d      	ldr	r2, [pc, #116]	@ (8008818 <_free_r+0x90>)
 80087a2:	6813      	ldr	r3, [r2, #0]
 80087a4:	b933      	cbnz	r3, 80087b4 <_free_r+0x2c>
 80087a6:	6063      	str	r3, [r4, #4]
 80087a8:	6014      	str	r4, [r2, #0]
 80087aa:	4628      	mov	r0, r5
 80087ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087b0:	f7ff bdba 	b.w	8008328 <__malloc_unlock>
 80087b4:	42a3      	cmp	r3, r4
 80087b6:	d908      	bls.n	80087ca <_free_r+0x42>
 80087b8:	6820      	ldr	r0, [r4, #0]
 80087ba:	1821      	adds	r1, r4, r0
 80087bc:	428b      	cmp	r3, r1
 80087be:	bf01      	itttt	eq
 80087c0:	6819      	ldreq	r1, [r3, #0]
 80087c2:	685b      	ldreq	r3, [r3, #4]
 80087c4:	1809      	addeq	r1, r1, r0
 80087c6:	6021      	streq	r1, [r4, #0]
 80087c8:	e7ed      	b.n	80087a6 <_free_r+0x1e>
 80087ca:	461a      	mov	r2, r3
 80087cc:	685b      	ldr	r3, [r3, #4]
 80087ce:	b10b      	cbz	r3, 80087d4 <_free_r+0x4c>
 80087d0:	42a3      	cmp	r3, r4
 80087d2:	d9fa      	bls.n	80087ca <_free_r+0x42>
 80087d4:	6811      	ldr	r1, [r2, #0]
 80087d6:	1850      	adds	r0, r2, r1
 80087d8:	42a0      	cmp	r0, r4
 80087da:	d10b      	bne.n	80087f4 <_free_r+0x6c>
 80087dc:	6820      	ldr	r0, [r4, #0]
 80087de:	4401      	add	r1, r0
 80087e0:	1850      	adds	r0, r2, r1
 80087e2:	4283      	cmp	r3, r0
 80087e4:	6011      	str	r1, [r2, #0]
 80087e6:	d1e0      	bne.n	80087aa <_free_r+0x22>
 80087e8:	6818      	ldr	r0, [r3, #0]
 80087ea:	685b      	ldr	r3, [r3, #4]
 80087ec:	6053      	str	r3, [r2, #4]
 80087ee:	4408      	add	r0, r1
 80087f0:	6010      	str	r0, [r2, #0]
 80087f2:	e7da      	b.n	80087aa <_free_r+0x22>
 80087f4:	d902      	bls.n	80087fc <_free_r+0x74>
 80087f6:	230c      	movs	r3, #12
 80087f8:	602b      	str	r3, [r5, #0]
 80087fa:	e7d6      	b.n	80087aa <_free_r+0x22>
 80087fc:	6820      	ldr	r0, [r4, #0]
 80087fe:	1821      	adds	r1, r4, r0
 8008800:	428b      	cmp	r3, r1
 8008802:	bf04      	itt	eq
 8008804:	6819      	ldreq	r1, [r3, #0]
 8008806:	685b      	ldreq	r3, [r3, #4]
 8008808:	6063      	str	r3, [r4, #4]
 800880a:	bf04      	itt	eq
 800880c:	1809      	addeq	r1, r1, r0
 800880e:	6021      	streq	r1, [r4, #0]
 8008810:	6054      	str	r4, [r2, #4]
 8008812:	e7ca      	b.n	80087aa <_free_r+0x22>
 8008814:	bd38      	pop	{r3, r4, r5, pc}
 8008816:	bf00      	nop
 8008818:	20004ec0 	.word	0x20004ec0

0800881c <__sflush_r>:
 800881c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008824:	0716      	lsls	r6, r2, #28
 8008826:	4605      	mov	r5, r0
 8008828:	460c      	mov	r4, r1
 800882a:	d454      	bmi.n	80088d6 <__sflush_r+0xba>
 800882c:	684b      	ldr	r3, [r1, #4]
 800882e:	2b00      	cmp	r3, #0
 8008830:	dc02      	bgt.n	8008838 <__sflush_r+0x1c>
 8008832:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008834:	2b00      	cmp	r3, #0
 8008836:	dd48      	ble.n	80088ca <__sflush_r+0xae>
 8008838:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800883a:	2e00      	cmp	r6, #0
 800883c:	d045      	beq.n	80088ca <__sflush_r+0xae>
 800883e:	2300      	movs	r3, #0
 8008840:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008844:	682f      	ldr	r7, [r5, #0]
 8008846:	6a21      	ldr	r1, [r4, #32]
 8008848:	602b      	str	r3, [r5, #0]
 800884a:	d030      	beq.n	80088ae <__sflush_r+0x92>
 800884c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800884e:	89a3      	ldrh	r3, [r4, #12]
 8008850:	0759      	lsls	r1, r3, #29
 8008852:	d505      	bpl.n	8008860 <__sflush_r+0x44>
 8008854:	6863      	ldr	r3, [r4, #4]
 8008856:	1ad2      	subs	r2, r2, r3
 8008858:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800885a:	b10b      	cbz	r3, 8008860 <__sflush_r+0x44>
 800885c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800885e:	1ad2      	subs	r2, r2, r3
 8008860:	2300      	movs	r3, #0
 8008862:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008864:	6a21      	ldr	r1, [r4, #32]
 8008866:	4628      	mov	r0, r5
 8008868:	47b0      	blx	r6
 800886a:	1c43      	adds	r3, r0, #1
 800886c:	89a3      	ldrh	r3, [r4, #12]
 800886e:	d106      	bne.n	800887e <__sflush_r+0x62>
 8008870:	6829      	ldr	r1, [r5, #0]
 8008872:	291d      	cmp	r1, #29
 8008874:	d82b      	bhi.n	80088ce <__sflush_r+0xb2>
 8008876:	4a2a      	ldr	r2, [pc, #168]	@ (8008920 <__sflush_r+0x104>)
 8008878:	410a      	asrs	r2, r1
 800887a:	07d6      	lsls	r6, r2, #31
 800887c:	d427      	bmi.n	80088ce <__sflush_r+0xb2>
 800887e:	2200      	movs	r2, #0
 8008880:	6062      	str	r2, [r4, #4]
 8008882:	04d9      	lsls	r1, r3, #19
 8008884:	6922      	ldr	r2, [r4, #16]
 8008886:	6022      	str	r2, [r4, #0]
 8008888:	d504      	bpl.n	8008894 <__sflush_r+0x78>
 800888a:	1c42      	adds	r2, r0, #1
 800888c:	d101      	bne.n	8008892 <__sflush_r+0x76>
 800888e:	682b      	ldr	r3, [r5, #0]
 8008890:	b903      	cbnz	r3, 8008894 <__sflush_r+0x78>
 8008892:	6560      	str	r0, [r4, #84]	@ 0x54
 8008894:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008896:	602f      	str	r7, [r5, #0]
 8008898:	b1b9      	cbz	r1, 80088ca <__sflush_r+0xae>
 800889a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800889e:	4299      	cmp	r1, r3
 80088a0:	d002      	beq.n	80088a8 <__sflush_r+0x8c>
 80088a2:	4628      	mov	r0, r5
 80088a4:	f7ff ff70 	bl	8008788 <_free_r>
 80088a8:	2300      	movs	r3, #0
 80088aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80088ac:	e00d      	b.n	80088ca <__sflush_r+0xae>
 80088ae:	2301      	movs	r3, #1
 80088b0:	4628      	mov	r0, r5
 80088b2:	47b0      	blx	r6
 80088b4:	4602      	mov	r2, r0
 80088b6:	1c50      	adds	r0, r2, #1
 80088b8:	d1c9      	bne.n	800884e <__sflush_r+0x32>
 80088ba:	682b      	ldr	r3, [r5, #0]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d0c6      	beq.n	800884e <__sflush_r+0x32>
 80088c0:	2b1d      	cmp	r3, #29
 80088c2:	d001      	beq.n	80088c8 <__sflush_r+0xac>
 80088c4:	2b16      	cmp	r3, #22
 80088c6:	d11e      	bne.n	8008906 <__sflush_r+0xea>
 80088c8:	602f      	str	r7, [r5, #0]
 80088ca:	2000      	movs	r0, #0
 80088cc:	e022      	b.n	8008914 <__sflush_r+0xf8>
 80088ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088d2:	b21b      	sxth	r3, r3
 80088d4:	e01b      	b.n	800890e <__sflush_r+0xf2>
 80088d6:	690f      	ldr	r7, [r1, #16]
 80088d8:	2f00      	cmp	r7, #0
 80088da:	d0f6      	beq.n	80088ca <__sflush_r+0xae>
 80088dc:	0793      	lsls	r3, r2, #30
 80088de:	680e      	ldr	r6, [r1, #0]
 80088e0:	bf08      	it	eq
 80088e2:	694b      	ldreq	r3, [r1, #20]
 80088e4:	600f      	str	r7, [r1, #0]
 80088e6:	bf18      	it	ne
 80088e8:	2300      	movne	r3, #0
 80088ea:	eba6 0807 	sub.w	r8, r6, r7
 80088ee:	608b      	str	r3, [r1, #8]
 80088f0:	f1b8 0f00 	cmp.w	r8, #0
 80088f4:	dde9      	ble.n	80088ca <__sflush_r+0xae>
 80088f6:	6a21      	ldr	r1, [r4, #32]
 80088f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80088fa:	4643      	mov	r3, r8
 80088fc:	463a      	mov	r2, r7
 80088fe:	4628      	mov	r0, r5
 8008900:	47b0      	blx	r6
 8008902:	2800      	cmp	r0, #0
 8008904:	dc08      	bgt.n	8008918 <__sflush_r+0xfc>
 8008906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800890a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800890e:	81a3      	strh	r3, [r4, #12]
 8008910:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008918:	4407      	add	r7, r0
 800891a:	eba8 0800 	sub.w	r8, r8, r0
 800891e:	e7e7      	b.n	80088f0 <__sflush_r+0xd4>
 8008920:	dfbffffe 	.word	0xdfbffffe

08008924 <_fflush_r>:
 8008924:	b538      	push	{r3, r4, r5, lr}
 8008926:	690b      	ldr	r3, [r1, #16]
 8008928:	4605      	mov	r5, r0
 800892a:	460c      	mov	r4, r1
 800892c:	b913      	cbnz	r3, 8008934 <_fflush_r+0x10>
 800892e:	2500      	movs	r5, #0
 8008930:	4628      	mov	r0, r5
 8008932:	bd38      	pop	{r3, r4, r5, pc}
 8008934:	b118      	cbz	r0, 800893e <_fflush_r+0x1a>
 8008936:	6a03      	ldr	r3, [r0, #32]
 8008938:	b90b      	cbnz	r3, 800893e <_fflush_r+0x1a>
 800893a:	f7ff fdf3 	bl	8008524 <__sinit>
 800893e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008942:	2b00      	cmp	r3, #0
 8008944:	d0f3      	beq.n	800892e <_fflush_r+0xa>
 8008946:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008948:	07d0      	lsls	r0, r2, #31
 800894a:	d404      	bmi.n	8008956 <_fflush_r+0x32>
 800894c:	0599      	lsls	r1, r3, #22
 800894e:	d402      	bmi.n	8008956 <_fflush_r+0x32>
 8008950:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008952:	f7ff feea 	bl	800872a <__retarget_lock_acquire_recursive>
 8008956:	4628      	mov	r0, r5
 8008958:	4621      	mov	r1, r4
 800895a:	f7ff ff5f 	bl	800881c <__sflush_r>
 800895e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008960:	07da      	lsls	r2, r3, #31
 8008962:	4605      	mov	r5, r0
 8008964:	d4e4      	bmi.n	8008930 <_fflush_r+0xc>
 8008966:	89a3      	ldrh	r3, [r4, #12]
 8008968:	059b      	lsls	r3, r3, #22
 800896a:	d4e1      	bmi.n	8008930 <_fflush_r+0xc>
 800896c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800896e:	f7ff fedd 	bl	800872c <__retarget_lock_release_recursive>
 8008972:	e7dd      	b.n	8008930 <_fflush_r+0xc>

08008974 <fiprintf>:
 8008974:	b40e      	push	{r1, r2, r3}
 8008976:	b503      	push	{r0, r1, lr}
 8008978:	4601      	mov	r1, r0
 800897a:	ab03      	add	r3, sp, #12
 800897c:	4805      	ldr	r0, [pc, #20]	@ (8008994 <fiprintf+0x20>)
 800897e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008982:	6800      	ldr	r0, [r0, #0]
 8008984:	9301      	str	r3, [sp, #4]
 8008986:	f000 f837 	bl	80089f8 <_vfiprintf_r>
 800898a:	b002      	add	sp, #8
 800898c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008990:	b003      	add	sp, #12
 8008992:	4770      	bx	lr
 8008994:	2000001c 	.word	0x2000001c

08008998 <abort>:
 8008998:	b508      	push	{r3, lr}
 800899a:	2006      	movs	r0, #6
 800899c:	f000 fb8e 	bl	80090bc <raise>
 80089a0:	2001      	movs	r0, #1
 80089a2:	f7f8 fc2d 	bl	8001200 <_exit>

080089a6 <__sfputc_r>:
 80089a6:	6893      	ldr	r3, [r2, #8]
 80089a8:	3b01      	subs	r3, #1
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	b410      	push	{r4}
 80089ae:	6093      	str	r3, [r2, #8]
 80089b0:	da08      	bge.n	80089c4 <__sfputc_r+0x1e>
 80089b2:	6994      	ldr	r4, [r2, #24]
 80089b4:	42a3      	cmp	r3, r4
 80089b6:	db01      	blt.n	80089bc <__sfputc_r+0x16>
 80089b8:	290a      	cmp	r1, #10
 80089ba:	d103      	bne.n	80089c4 <__sfputc_r+0x1e>
 80089bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089c0:	f000 bac0 	b.w	8008f44 <__swbuf_r>
 80089c4:	6813      	ldr	r3, [r2, #0]
 80089c6:	1c58      	adds	r0, r3, #1
 80089c8:	6010      	str	r0, [r2, #0]
 80089ca:	7019      	strb	r1, [r3, #0]
 80089cc:	4608      	mov	r0, r1
 80089ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80089d2:	4770      	bx	lr

080089d4 <__sfputs_r>:
 80089d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089d6:	4606      	mov	r6, r0
 80089d8:	460f      	mov	r7, r1
 80089da:	4614      	mov	r4, r2
 80089dc:	18d5      	adds	r5, r2, r3
 80089de:	42ac      	cmp	r4, r5
 80089e0:	d101      	bne.n	80089e6 <__sfputs_r+0x12>
 80089e2:	2000      	movs	r0, #0
 80089e4:	e007      	b.n	80089f6 <__sfputs_r+0x22>
 80089e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089ea:	463a      	mov	r2, r7
 80089ec:	4630      	mov	r0, r6
 80089ee:	f7ff ffda 	bl	80089a6 <__sfputc_r>
 80089f2:	1c43      	adds	r3, r0, #1
 80089f4:	d1f3      	bne.n	80089de <__sfputs_r+0xa>
 80089f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080089f8 <_vfiprintf_r>:
 80089f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089fc:	460d      	mov	r5, r1
 80089fe:	b09d      	sub	sp, #116	@ 0x74
 8008a00:	4614      	mov	r4, r2
 8008a02:	4698      	mov	r8, r3
 8008a04:	4606      	mov	r6, r0
 8008a06:	b118      	cbz	r0, 8008a10 <_vfiprintf_r+0x18>
 8008a08:	6a03      	ldr	r3, [r0, #32]
 8008a0a:	b90b      	cbnz	r3, 8008a10 <_vfiprintf_r+0x18>
 8008a0c:	f7ff fd8a 	bl	8008524 <__sinit>
 8008a10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a12:	07d9      	lsls	r1, r3, #31
 8008a14:	d405      	bmi.n	8008a22 <_vfiprintf_r+0x2a>
 8008a16:	89ab      	ldrh	r3, [r5, #12]
 8008a18:	059a      	lsls	r2, r3, #22
 8008a1a:	d402      	bmi.n	8008a22 <_vfiprintf_r+0x2a>
 8008a1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a1e:	f7ff fe84 	bl	800872a <__retarget_lock_acquire_recursive>
 8008a22:	89ab      	ldrh	r3, [r5, #12]
 8008a24:	071b      	lsls	r3, r3, #28
 8008a26:	d501      	bpl.n	8008a2c <_vfiprintf_r+0x34>
 8008a28:	692b      	ldr	r3, [r5, #16]
 8008a2a:	b99b      	cbnz	r3, 8008a54 <_vfiprintf_r+0x5c>
 8008a2c:	4629      	mov	r1, r5
 8008a2e:	4630      	mov	r0, r6
 8008a30:	f000 fac6 	bl	8008fc0 <__swsetup_r>
 8008a34:	b170      	cbz	r0, 8008a54 <_vfiprintf_r+0x5c>
 8008a36:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a38:	07dc      	lsls	r4, r3, #31
 8008a3a:	d504      	bpl.n	8008a46 <_vfiprintf_r+0x4e>
 8008a3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a40:	b01d      	add	sp, #116	@ 0x74
 8008a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a46:	89ab      	ldrh	r3, [r5, #12]
 8008a48:	0598      	lsls	r0, r3, #22
 8008a4a:	d4f7      	bmi.n	8008a3c <_vfiprintf_r+0x44>
 8008a4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a4e:	f7ff fe6d 	bl	800872c <__retarget_lock_release_recursive>
 8008a52:	e7f3      	b.n	8008a3c <_vfiprintf_r+0x44>
 8008a54:	2300      	movs	r3, #0
 8008a56:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a58:	2320      	movs	r3, #32
 8008a5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a62:	2330      	movs	r3, #48	@ 0x30
 8008a64:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008c14 <_vfiprintf_r+0x21c>
 8008a68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a6c:	f04f 0901 	mov.w	r9, #1
 8008a70:	4623      	mov	r3, r4
 8008a72:	469a      	mov	sl, r3
 8008a74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a78:	b10a      	cbz	r2, 8008a7e <_vfiprintf_r+0x86>
 8008a7a:	2a25      	cmp	r2, #37	@ 0x25
 8008a7c:	d1f9      	bne.n	8008a72 <_vfiprintf_r+0x7a>
 8008a7e:	ebba 0b04 	subs.w	fp, sl, r4
 8008a82:	d00b      	beq.n	8008a9c <_vfiprintf_r+0xa4>
 8008a84:	465b      	mov	r3, fp
 8008a86:	4622      	mov	r2, r4
 8008a88:	4629      	mov	r1, r5
 8008a8a:	4630      	mov	r0, r6
 8008a8c:	f7ff ffa2 	bl	80089d4 <__sfputs_r>
 8008a90:	3001      	adds	r0, #1
 8008a92:	f000 80a7 	beq.w	8008be4 <_vfiprintf_r+0x1ec>
 8008a96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a98:	445a      	add	r2, fp
 8008a9a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a9c:	f89a 3000 	ldrb.w	r3, [sl]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	f000 809f 	beq.w	8008be4 <_vfiprintf_r+0x1ec>
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008aac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ab0:	f10a 0a01 	add.w	sl, sl, #1
 8008ab4:	9304      	str	r3, [sp, #16]
 8008ab6:	9307      	str	r3, [sp, #28]
 8008ab8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008abc:	931a      	str	r3, [sp, #104]	@ 0x68
 8008abe:	4654      	mov	r4, sl
 8008ac0:	2205      	movs	r2, #5
 8008ac2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ac6:	4853      	ldr	r0, [pc, #332]	@ (8008c14 <_vfiprintf_r+0x21c>)
 8008ac8:	f7f7 fb82 	bl	80001d0 <memchr>
 8008acc:	9a04      	ldr	r2, [sp, #16]
 8008ace:	b9d8      	cbnz	r0, 8008b08 <_vfiprintf_r+0x110>
 8008ad0:	06d1      	lsls	r1, r2, #27
 8008ad2:	bf44      	itt	mi
 8008ad4:	2320      	movmi	r3, #32
 8008ad6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ada:	0713      	lsls	r3, r2, #28
 8008adc:	bf44      	itt	mi
 8008ade:	232b      	movmi	r3, #43	@ 0x2b
 8008ae0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ae4:	f89a 3000 	ldrb.w	r3, [sl]
 8008ae8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008aea:	d015      	beq.n	8008b18 <_vfiprintf_r+0x120>
 8008aec:	9a07      	ldr	r2, [sp, #28]
 8008aee:	4654      	mov	r4, sl
 8008af0:	2000      	movs	r0, #0
 8008af2:	f04f 0c0a 	mov.w	ip, #10
 8008af6:	4621      	mov	r1, r4
 8008af8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008afc:	3b30      	subs	r3, #48	@ 0x30
 8008afe:	2b09      	cmp	r3, #9
 8008b00:	d94b      	bls.n	8008b9a <_vfiprintf_r+0x1a2>
 8008b02:	b1b0      	cbz	r0, 8008b32 <_vfiprintf_r+0x13a>
 8008b04:	9207      	str	r2, [sp, #28]
 8008b06:	e014      	b.n	8008b32 <_vfiprintf_r+0x13a>
 8008b08:	eba0 0308 	sub.w	r3, r0, r8
 8008b0c:	fa09 f303 	lsl.w	r3, r9, r3
 8008b10:	4313      	orrs	r3, r2
 8008b12:	9304      	str	r3, [sp, #16]
 8008b14:	46a2      	mov	sl, r4
 8008b16:	e7d2      	b.n	8008abe <_vfiprintf_r+0xc6>
 8008b18:	9b03      	ldr	r3, [sp, #12]
 8008b1a:	1d19      	adds	r1, r3, #4
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	9103      	str	r1, [sp, #12]
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	bfbb      	ittet	lt
 8008b24:	425b      	neglt	r3, r3
 8008b26:	f042 0202 	orrlt.w	r2, r2, #2
 8008b2a:	9307      	strge	r3, [sp, #28]
 8008b2c:	9307      	strlt	r3, [sp, #28]
 8008b2e:	bfb8      	it	lt
 8008b30:	9204      	strlt	r2, [sp, #16]
 8008b32:	7823      	ldrb	r3, [r4, #0]
 8008b34:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b36:	d10a      	bne.n	8008b4e <_vfiprintf_r+0x156>
 8008b38:	7863      	ldrb	r3, [r4, #1]
 8008b3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b3c:	d132      	bne.n	8008ba4 <_vfiprintf_r+0x1ac>
 8008b3e:	9b03      	ldr	r3, [sp, #12]
 8008b40:	1d1a      	adds	r2, r3, #4
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	9203      	str	r2, [sp, #12]
 8008b46:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b4a:	3402      	adds	r4, #2
 8008b4c:	9305      	str	r3, [sp, #20]
 8008b4e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008c24 <_vfiprintf_r+0x22c>
 8008b52:	7821      	ldrb	r1, [r4, #0]
 8008b54:	2203      	movs	r2, #3
 8008b56:	4650      	mov	r0, sl
 8008b58:	f7f7 fb3a 	bl	80001d0 <memchr>
 8008b5c:	b138      	cbz	r0, 8008b6e <_vfiprintf_r+0x176>
 8008b5e:	9b04      	ldr	r3, [sp, #16]
 8008b60:	eba0 000a 	sub.w	r0, r0, sl
 8008b64:	2240      	movs	r2, #64	@ 0x40
 8008b66:	4082      	lsls	r2, r0
 8008b68:	4313      	orrs	r3, r2
 8008b6a:	3401      	adds	r4, #1
 8008b6c:	9304      	str	r3, [sp, #16]
 8008b6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b72:	4829      	ldr	r0, [pc, #164]	@ (8008c18 <_vfiprintf_r+0x220>)
 8008b74:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b78:	2206      	movs	r2, #6
 8008b7a:	f7f7 fb29 	bl	80001d0 <memchr>
 8008b7e:	2800      	cmp	r0, #0
 8008b80:	d03f      	beq.n	8008c02 <_vfiprintf_r+0x20a>
 8008b82:	4b26      	ldr	r3, [pc, #152]	@ (8008c1c <_vfiprintf_r+0x224>)
 8008b84:	bb1b      	cbnz	r3, 8008bce <_vfiprintf_r+0x1d6>
 8008b86:	9b03      	ldr	r3, [sp, #12]
 8008b88:	3307      	adds	r3, #7
 8008b8a:	f023 0307 	bic.w	r3, r3, #7
 8008b8e:	3308      	adds	r3, #8
 8008b90:	9303      	str	r3, [sp, #12]
 8008b92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b94:	443b      	add	r3, r7
 8008b96:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b98:	e76a      	b.n	8008a70 <_vfiprintf_r+0x78>
 8008b9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b9e:	460c      	mov	r4, r1
 8008ba0:	2001      	movs	r0, #1
 8008ba2:	e7a8      	b.n	8008af6 <_vfiprintf_r+0xfe>
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	3401      	adds	r4, #1
 8008ba8:	9305      	str	r3, [sp, #20]
 8008baa:	4619      	mov	r1, r3
 8008bac:	f04f 0c0a 	mov.w	ip, #10
 8008bb0:	4620      	mov	r0, r4
 8008bb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bb6:	3a30      	subs	r2, #48	@ 0x30
 8008bb8:	2a09      	cmp	r2, #9
 8008bba:	d903      	bls.n	8008bc4 <_vfiprintf_r+0x1cc>
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d0c6      	beq.n	8008b4e <_vfiprintf_r+0x156>
 8008bc0:	9105      	str	r1, [sp, #20]
 8008bc2:	e7c4      	b.n	8008b4e <_vfiprintf_r+0x156>
 8008bc4:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bc8:	4604      	mov	r4, r0
 8008bca:	2301      	movs	r3, #1
 8008bcc:	e7f0      	b.n	8008bb0 <_vfiprintf_r+0x1b8>
 8008bce:	ab03      	add	r3, sp, #12
 8008bd0:	9300      	str	r3, [sp, #0]
 8008bd2:	462a      	mov	r2, r5
 8008bd4:	4b12      	ldr	r3, [pc, #72]	@ (8008c20 <_vfiprintf_r+0x228>)
 8008bd6:	a904      	add	r1, sp, #16
 8008bd8:	4630      	mov	r0, r6
 8008bda:	f3af 8000 	nop.w
 8008bde:	4607      	mov	r7, r0
 8008be0:	1c78      	adds	r0, r7, #1
 8008be2:	d1d6      	bne.n	8008b92 <_vfiprintf_r+0x19a>
 8008be4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008be6:	07d9      	lsls	r1, r3, #31
 8008be8:	d405      	bmi.n	8008bf6 <_vfiprintf_r+0x1fe>
 8008bea:	89ab      	ldrh	r3, [r5, #12]
 8008bec:	059a      	lsls	r2, r3, #22
 8008bee:	d402      	bmi.n	8008bf6 <_vfiprintf_r+0x1fe>
 8008bf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008bf2:	f7ff fd9b 	bl	800872c <__retarget_lock_release_recursive>
 8008bf6:	89ab      	ldrh	r3, [r5, #12]
 8008bf8:	065b      	lsls	r3, r3, #25
 8008bfa:	f53f af1f 	bmi.w	8008a3c <_vfiprintf_r+0x44>
 8008bfe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008c00:	e71e      	b.n	8008a40 <_vfiprintf_r+0x48>
 8008c02:	ab03      	add	r3, sp, #12
 8008c04:	9300      	str	r3, [sp, #0]
 8008c06:	462a      	mov	r2, r5
 8008c08:	4b05      	ldr	r3, [pc, #20]	@ (8008c20 <_vfiprintf_r+0x228>)
 8008c0a:	a904      	add	r1, sp, #16
 8008c0c:	4630      	mov	r0, r6
 8008c0e:	f000 f879 	bl	8008d04 <_printf_i>
 8008c12:	e7e4      	b.n	8008bde <_vfiprintf_r+0x1e6>
 8008c14:	08009323 	.word	0x08009323
 8008c18:	0800932d 	.word	0x0800932d
 8008c1c:	00000000 	.word	0x00000000
 8008c20:	080089d5 	.word	0x080089d5
 8008c24:	08009329 	.word	0x08009329

08008c28 <_printf_common>:
 8008c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c2c:	4616      	mov	r6, r2
 8008c2e:	4698      	mov	r8, r3
 8008c30:	688a      	ldr	r2, [r1, #8]
 8008c32:	690b      	ldr	r3, [r1, #16]
 8008c34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	bfb8      	it	lt
 8008c3c:	4613      	movlt	r3, r2
 8008c3e:	6033      	str	r3, [r6, #0]
 8008c40:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008c44:	4607      	mov	r7, r0
 8008c46:	460c      	mov	r4, r1
 8008c48:	b10a      	cbz	r2, 8008c4e <_printf_common+0x26>
 8008c4a:	3301      	adds	r3, #1
 8008c4c:	6033      	str	r3, [r6, #0]
 8008c4e:	6823      	ldr	r3, [r4, #0]
 8008c50:	0699      	lsls	r1, r3, #26
 8008c52:	bf42      	ittt	mi
 8008c54:	6833      	ldrmi	r3, [r6, #0]
 8008c56:	3302      	addmi	r3, #2
 8008c58:	6033      	strmi	r3, [r6, #0]
 8008c5a:	6825      	ldr	r5, [r4, #0]
 8008c5c:	f015 0506 	ands.w	r5, r5, #6
 8008c60:	d106      	bne.n	8008c70 <_printf_common+0x48>
 8008c62:	f104 0a19 	add.w	sl, r4, #25
 8008c66:	68e3      	ldr	r3, [r4, #12]
 8008c68:	6832      	ldr	r2, [r6, #0]
 8008c6a:	1a9b      	subs	r3, r3, r2
 8008c6c:	42ab      	cmp	r3, r5
 8008c6e:	dc26      	bgt.n	8008cbe <_printf_common+0x96>
 8008c70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008c74:	6822      	ldr	r2, [r4, #0]
 8008c76:	3b00      	subs	r3, #0
 8008c78:	bf18      	it	ne
 8008c7a:	2301      	movne	r3, #1
 8008c7c:	0692      	lsls	r2, r2, #26
 8008c7e:	d42b      	bmi.n	8008cd8 <_printf_common+0xb0>
 8008c80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008c84:	4641      	mov	r1, r8
 8008c86:	4638      	mov	r0, r7
 8008c88:	47c8      	blx	r9
 8008c8a:	3001      	adds	r0, #1
 8008c8c:	d01e      	beq.n	8008ccc <_printf_common+0xa4>
 8008c8e:	6823      	ldr	r3, [r4, #0]
 8008c90:	6922      	ldr	r2, [r4, #16]
 8008c92:	f003 0306 	and.w	r3, r3, #6
 8008c96:	2b04      	cmp	r3, #4
 8008c98:	bf02      	ittt	eq
 8008c9a:	68e5      	ldreq	r5, [r4, #12]
 8008c9c:	6833      	ldreq	r3, [r6, #0]
 8008c9e:	1aed      	subeq	r5, r5, r3
 8008ca0:	68a3      	ldr	r3, [r4, #8]
 8008ca2:	bf0c      	ite	eq
 8008ca4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ca8:	2500      	movne	r5, #0
 8008caa:	4293      	cmp	r3, r2
 8008cac:	bfc4      	itt	gt
 8008cae:	1a9b      	subgt	r3, r3, r2
 8008cb0:	18ed      	addgt	r5, r5, r3
 8008cb2:	2600      	movs	r6, #0
 8008cb4:	341a      	adds	r4, #26
 8008cb6:	42b5      	cmp	r5, r6
 8008cb8:	d11a      	bne.n	8008cf0 <_printf_common+0xc8>
 8008cba:	2000      	movs	r0, #0
 8008cbc:	e008      	b.n	8008cd0 <_printf_common+0xa8>
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	4652      	mov	r2, sl
 8008cc2:	4641      	mov	r1, r8
 8008cc4:	4638      	mov	r0, r7
 8008cc6:	47c8      	blx	r9
 8008cc8:	3001      	adds	r0, #1
 8008cca:	d103      	bne.n	8008cd4 <_printf_common+0xac>
 8008ccc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cd4:	3501      	adds	r5, #1
 8008cd6:	e7c6      	b.n	8008c66 <_printf_common+0x3e>
 8008cd8:	18e1      	adds	r1, r4, r3
 8008cda:	1c5a      	adds	r2, r3, #1
 8008cdc:	2030      	movs	r0, #48	@ 0x30
 8008cde:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008ce2:	4422      	add	r2, r4
 8008ce4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008ce8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008cec:	3302      	adds	r3, #2
 8008cee:	e7c7      	b.n	8008c80 <_printf_common+0x58>
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	4622      	mov	r2, r4
 8008cf4:	4641      	mov	r1, r8
 8008cf6:	4638      	mov	r0, r7
 8008cf8:	47c8      	blx	r9
 8008cfa:	3001      	adds	r0, #1
 8008cfc:	d0e6      	beq.n	8008ccc <_printf_common+0xa4>
 8008cfe:	3601      	adds	r6, #1
 8008d00:	e7d9      	b.n	8008cb6 <_printf_common+0x8e>
	...

08008d04 <_printf_i>:
 8008d04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008d08:	7e0f      	ldrb	r7, [r1, #24]
 8008d0a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008d0c:	2f78      	cmp	r7, #120	@ 0x78
 8008d0e:	4691      	mov	r9, r2
 8008d10:	4680      	mov	r8, r0
 8008d12:	460c      	mov	r4, r1
 8008d14:	469a      	mov	sl, r3
 8008d16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008d1a:	d807      	bhi.n	8008d2c <_printf_i+0x28>
 8008d1c:	2f62      	cmp	r7, #98	@ 0x62
 8008d1e:	d80a      	bhi.n	8008d36 <_printf_i+0x32>
 8008d20:	2f00      	cmp	r7, #0
 8008d22:	f000 80d2 	beq.w	8008eca <_printf_i+0x1c6>
 8008d26:	2f58      	cmp	r7, #88	@ 0x58
 8008d28:	f000 80b9 	beq.w	8008e9e <_printf_i+0x19a>
 8008d2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008d34:	e03a      	b.n	8008dac <_printf_i+0xa8>
 8008d36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008d3a:	2b15      	cmp	r3, #21
 8008d3c:	d8f6      	bhi.n	8008d2c <_printf_i+0x28>
 8008d3e:	a101      	add	r1, pc, #4	@ (adr r1, 8008d44 <_printf_i+0x40>)
 8008d40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008d44:	08008d9d 	.word	0x08008d9d
 8008d48:	08008db1 	.word	0x08008db1
 8008d4c:	08008d2d 	.word	0x08008d2d
 8008d50:	08008d2d 	.word	0x08008d2d
 8008d54:	08008d2d 	.word	0x08008d2d
 8008d58:	08008d2d 	.word	0x08008d2d
 8008d5c:	08008db1 	.word	0x08008db1
 8008d60:	08008d2d 	.word	0x08008d2d
 8008d64:	08008d2d 	.word	0x08008d2d
 8008d68:	08008d2d 	.word	0x08008d2d
 8008d6c:	08008d2d 	.word	0x08008d2d
 8008d70:	08008eb1 	.word	0x08008eb1
 8008d74:	08008ddb 	.word	0x08008ddb
 8008d78:	08008e6b 	.word	0x08008e6b
 8008d7c:	08008d2d 	.word	0x08008d2d
 8008d80:	08008d2d 	.word	0x08008d2d
 8008d84:	08008ed3 	.word	0x08008ed3
 8008d88:	08008d2d 	.word	0x08008d2d
 8008d8c:	08008ddb 	.word	0x08008ddb
 8008d90:	08008d2d 	.word	0x08008d2d
 8008d94:	08008d2d 	.word	0x08008d2d
 8008d98:	08008e73 	.word	0x08008e73
 8008d9c:	6833      	ldr	r3, [r6, #0]
 8008d9e:	1d1a      	adds	r2, r3, #4
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	6032      	str	r2, [r6, #0]
 8008da4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008da8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008dac:	2301      	movs	r3, #1
 8008dae:	e09d      	b.n	8008eec <_printf_i+0x1e8>
 8008db0:	6833      	ldr	r3, [r6, #0]
 8008db2:	6820      	ldr	r0, [r4, #0]
 8008db4:	1d19      	adds	r1, r3, #4
 8008db6:	6031      	str	r1, [r6, #0]
 8008db8:	0606      	lsls	r6, r0, #24
 8008dba:	d501      	bpl.n	8008dc0 <_printf_i+0xbc>
 8008dbc:	681d      	ldr	r5, [r3, #0]
 8008dbe:	e003      	b.n	8008dc8 <_printf_i+0xc4>
 8008dc0:	0645      	lsls	r5, r0, #25
 8008dc2:	d5fb      	bpl.n	8008dbc <_printf_i+0xb8>
 8008dc4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008dc8:	2d00      	cmp	r5, #0
 8008dca:	da03      	bge.n	8008dd4 <_printf_i+0xd0>
 8008dcc:	232d      	movs	r3, #45	@ 0x2d
 8008dce:	426d      	negs	r5, r5
 8008dd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008dd4:	4859      	ldr	r0, [pc, #356]	@ (8008f3c <_printf_i+0x238>)
 8008dd6:	230a      	movs	r3, #10
 8008dd8:	e011      	b.n	8008dfe <_printf_i+0xfa>
 8008dda:	6821      	ldr	r1, [r4, #0]
 8008ddc:	6833      	ldr	r3, [r6, #0]
 8008dde:	0608      	lsls	r0, r1, #24
 8008de0:	f853 5b04 	ldr.w	r5, [r3], #4
 8008de4:	d402      	bmi.n	8008dec <_printf_i+0xe8>
 8008de6:	0649      	lsls	r1, r1, #25
 8008de8:	bf48      	it	mi
 8008dea:	b2ad      	uxthmi	r5, r5
 8008dec:	2f6f      	cmp	r7, #111	@ 0x6f
 8008dee:	4853      	ldr	r0, [pc, #332]	@ (8008f3c <_printf_i+0x238>)
 8008df0:	6033      	str	r3, [r6, #0]
 8008df2:	bf14      	ite	ne
 8008df4:	230a      	movne	r3, #10
 8008df6:	2308      	moveq	r3, #8
 8008df8:	2100      	movs	r1, #0
 8008dfa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008dfe:	6866      	ldr	r6, [r4, #4]
 8008e00:	60a6      	str	r6, [r4, #8]
 8008e02:	2e00      	cmp	r6, #0
 8008e04:	bfa2      	ittt	ge
 8008e06:	6821      	ldrge	r1, [r4, #0]
 8008e08:	f021 0104 	bicge.w	r1, r1, #4
 8008e0c:	6021      	strge	r1, [r4, #0]
 8008e0e:	b90d      	cbnz	r5, 8008e14 <_printf_i+0x110>
 8008e10:	2e00      	cmp	r6, #0
 8008e12:	d04b      	beq.n	8008eac <_printf_i+0x1a8>
 8008e14:	4616      	mov	r6, r2
 8008e16:	fbb5 f1f3 	udiv	r1, r5, r3
 8008e1a:	fb03 5711 	mls	r7, r3, r1, r5
 8008e1e:	5dc7      	ldrb	r7, [r0, r7]
 8008e20:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008e24:	462f      	mov	r7, r5
 8008e26:	42bb      	cmp	r3, r7
 8008e28:	460d      	mov	r5, r1
 8008e2a:	d9f4      	bls.n	8008e16 <_printf_i+0x112>
 8008e2c:	2b08      	cmp	r3, #8
 8008e2e:	d10b      	bne.n	8008e48 <_printf_i+0x144>
 8008e30:	6823      	ldr	r3, [r4, #0]
 8008e32:	07df      	lsls	r7, r3, #31
 8008e34:	d508      	bpl.n	8008e48 <_printf_i+0x144>
 8008e36:	6923      	ldr	r3, [r4, #16]
 8008e38:	6861      	ldr	r1, [r4, #4]
 8008e3a:	4299      	cmp	r1, r3
 8008e3c:	bfde      	ittt	le
 8008e3e:	2330      	movle	r3, #48	@ 0x30
 8008e40:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008e44:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008e48:	1b92      	subs	r2, r2, r6
 8008e4a:	6122      	str	r2, [r4, #16]
 8008e4c:	f8cd a000 	str.w	sl, [sp]
 8008e50:	464b      	mov	r3, r9
 8008e52:	aa03      	add	r2, sp, #12
 8008e54:	4621      	mov	r1, r4
 8008e56:	4640      	mov	r0, r8
 8008e58:	f7ff fee6 	bl	8008c28 <_printf_common>
 8008e5c:	3001      	adds	r0, #1
 8008e5e:	d14a      	bne.n	8008ef6 <_printf_i+0x1f2>
 8008e60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e64:	b004      	add	sp, #16
 8008e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e6a:	6823      	ldr	r3, [r4, #0]
 8008e6c:	f043 0320 	orr.w	r3, r3, #32
 8008e70:	6023      	str	r3, [r4, #0]
 8008e72:	4833      	ldr	r0, [pc, #204]	@ (8008f40 <_printf_i+0x23c>)
 8008e74:	2778      	movs	r7, #120	@ 0x78
 8008e76:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008e7a:	6823      	ldr	r3, [r4, #0]
 8008e7c:	6831      	ldr	r1, [r6, #0]
 8008e7e:	061f      	lsls	r7, r3, #24
 8008e80:	f851 5b04 	ldr.w	r5, [r1], #4
 8008e84:	d402      	bmi.n	8008e8c <_printf_i+0x188>
 8008e86:	065f      	lsls	r7, r3, #25
 8008e88:	bf48      	it	mi
 8008e8a:	b2ad      	uxthmi	r5, r5
 8008e8c:	6031      	str	r1, [r6, #0]
 8008e8e:	07d9      	lsls	r1, r3, #31
 8008e90:	bf44      	itt	mi
 8008e92:	f043 0320 	orrmi.w	r3, r3, #32
 8008e96:	6023      	strmi	r3, [r4, #0]
 8008e98:	b11d      	cbz	r5, 8008ea2 <_printf_i+0x19e>
 8008e9a:	2310      	movs	r3, #16
 8008e9c:	e7ac      	b.n	8008df8 <_printf_i+0xf4>
 8008e9e:	4827      	ldr	r0, [pc, #156]	@ (8008f3c <_printf_i+0x238>)
 8008ea0:	e7e9      	b.n	8008e76 <_printf_i+0x172>
 8008ea2:	6823      	ldr	r3, [r4, #0]
 8008ea4:	f023 0320 	bic.w	r3, r3, #32
 8008ea8:	6023      	str	r3, [r4, #0]
 8008eaa:	e7f6      	b.n	8008e9a <_printf_i+0x196>
 8008eac:	4616      	mov	r6, r2
 8008eae:	e7bd      	b.n	8008e2c <_printf_i+0x128>
 8008eb0:	6833      	ldr	r3, [r6, #0]
 8008eb2:	6825      	ldr	r5, [r4, #0]
 8008eb4:	6961      	ldr	r1, [r4, #20]
 8008eb6:	1d18      	adds	r0, r3, #4
 8008eb8:	6030      	str	r0, [r6, #0]
 8008eba:	062e      	lsls	r6, r5, #24
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	d501      	bpl.n	8008ec4 <_printf_i+0x1c0>
 8008ec0:	6019      	str	r1, [r3, #0]
 8008ec2:	e002      	b.n	8008eca <_printf_i+0x1c6>
 8008ec4:	0668      	lsls	r0, r5, #25
 8008ec6:	d5fb      	bpl.n	8008ec0 <_printf_i+0x1bc>
 8008ec8:	8019      	strh	r1, [r3, #0]
 8008eca:	2300      	movs	r3, #0
 8008ecc:	6123      	str	r3, [r4, #16]
 8008ece:	4616      	mov	r6, r2
 8008ed0:	e7bc      	b.n	8008e4c <_printf_i+0x148>
 8008ed2:	6833      	ldr	r3, [r6, #0]
 8008ed4:	1d1a      	adds	r2, r3, #4
 8008ed6:	6032      	str	r2, [r6, #0]
 8008ed8:	681e      	ldr	r6, [r3, #0]
 8008eda:	6862      	ldr	r2, [r4, #4]
 8008edc:	2100      	movs	r1, #0
 8008ede:	4630      	mov	r0, r6
 8008ee0:	f7f7 f976 	bl	80001d0 <memchr>
 8008ee4:	b108      	cbz	r0, 8008eea <_printf_i+0x1e6>
 8008ee6:	1b80      	subs	r0, r0, r6
 8008ee8:	6060      	str	r0, [r4, #4]
 8008eea:	6863      	ldr	r3, [r4, #4]
 8008eec:	6123      	str	r3, [r4, #16]
 8008eee:	2300      	movs	r3, #0
 8008ef0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ef4:	e7aa      	b.n	8008e4c <_printf_i+0x148>
 8008ef6:	6923      	ldr	r3, [r4, #16]
 8008ef8:	4632      	mov	r2, r6
 8008efa:	4649      	mov	r1, r9
 8008efc:	4640      	mov	r0, r8
 8008efe:	47d0      	blx	sl
 8008f00:	3001      	adds	r0, #1
 8008f02:	d0ad      	beq.n	8008e60 <_printf_i+0x15c>
 8008f04:	6823      	ldr	r3, [r4, #0]
 8008f06:	079b      	lsls	r3, r3, #30
 8008f08:	d413      	bmi.n	8008f32 <_printf_i+0x22e>
 8008f0a:	68e0      	ldr	r0, [r4, #12]
 8008f0c:	9b03      	ldr	r3, [sp, #12]
 8008f0e:	4298      	cmp	r0, r3
 8008f10:	bfb8      	it	lt
 8008f12:	4618      	movlt	r0, r3
 8008f14:	e7a6      	b.n	8008e64 <_printf_i+0x160>
 8008f16:	2301      	movs	r3, #1
 8008f18:	4632      	mov	r2, r6
 8008f1a:	4649      	mov	r1, r9
 8008f1c:	4640      	mov	r0, r8
 8008f1e:	47d0      	blx	sl
 8008f20:	3001      	adds	r0, #1
 8008f22:	d09d      	beq.n	8008e60 <_printf_i+0x15c>
 8008f24:	3501      	adds	r5, #1
 8008f26:	68e3      	ldr	r3, [r4, #12]
 8008f28:	9903      	ldr	r1, [sp, #12]
 8008f2a:	1a5b      	subs	r3, r3, r1
 8008f2c:	42ab      	cmp	r3, r5
 8008f2e:	dcf2      	bgt.n	8008f16 <_printf_i+0x212>
 8008f30:	e7eb      	b.n	8008f0a <_printf_i+0x206>
 8008f32:	2500      	movs	r5, #0
 8008f34:	f104 0619 	add.w	r6, r4, #25
 8008f38:	e7f5      	b.n	8008f26 <_printf_i+0x222>
 8008f3a:	bf00      	nop
 8008f3c:	08009334 	.word	0x08009334
 8008f40:	08009345 	.word	0x08009345

08008f44 <__swbuf_r>:
 8008f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f46:	460e      	mov	r6, r1
 8008f48:	4614      	mov	r4, r2
 8008f4a:	4605      	mov	r5, r0
 8008f4c:	b118      	cbz	r0, 8008f56 <__swbuf_r+0x12>
 8008f4e:	6a03      	ldr	r3, [r0, #32]
 8008f50:	b90b      	cbnz	r3, 8008f56 <__swbuf_r+0x12>
 8008f52:	f7ff fae7 	bl	8008524 <__sinit>
 8008f56:	69a3      	ldr	r3, [r4, #24]
 8008f58:	60a3      	str	r3, [r4, #8]
 8008f5a:	89a3      	ldrh	r3, [r4, #12]
 8008f5c:	071a      	lsls	r2, r3, #28
 8008f5e:	d501      	bpl.n	8008f64 <__swbuf_r+0x20>
 8008f60:	6923      	ldr	r3, [r4, #16]
 8008f62:	b943      	cbnz	r3, 8008f76 <__swbuf_r+0x32>
 8008f64:	4621      	mov	r1, r4
 8008f66:	4628      	mov	r0, r5
 8008f68:	f000 f82a 	bl	8008fc0 <__swsetup_r>
 8008f6c:	b118      	cbz	r0, 8008f76 <__swbuf_r+0x32>
 8008f6e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008f72:	4638      	mov	r0, r7
 8008f74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f76:	6823      	ldr	r3, [r4, #0]
 8008f78:	6922      	ldr	r2, [r4, #16]
 8008f7a:	1a98      	subs	r0, r3, r2
 8008f7c:	6963      	ldr	r3, [r4, #20]
 8008f7e:	b2f6      	uxtb	r6, r6
 8008f80:	4283      	cmp	r3, r0
 8008f82:	4637      	mov	r7, r6
 8008f84:	dc05      	bgt.n	8008f92 <__swbuf_r+0x4e>
 8008f86:	4621      	mov	r1, r4
 8008f88:	4628      	mov	r0, r5
 8008f8a:	f7ff fccb 	bl	8008924 <_fflush_r>
 8008f8e:	2800      	cmp	r0, #0
 8008f90:	d1ed      	bne.n	8008f6e <__swbuf_r+0x2a>
 8008f92:	68a3      	ldr	r3, [r4, #8]
 8008f94:	3b01      	subs	r3, #1
 8008f96:	60a3      	str	r3, [r4, #8]
 8008f98:	6823      	ldr	r3, [r4, #0]
 8008f9a:	1c5a      	adds	r2, r3, #1
 8008f9c:	6022      	str	r2, [r4, #0]
 8008f9e:	701e      	strb	r6, [r3, #0]
 8008fa0:	6962      	ldr	r2, [r4, #20]
 8008fa2:	1c43      	adds	r3, r0, #1
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	d004      	beq.n	8008fb2 <__swbuf_r+0x6e>
 8008fa8:	89a3      	ldrh	r3, [r4, #12]
 8008faa:	07db      	lsls	r3, r3, #31
 8008fac:	d5e1      	bpl.n	8008f72 <__swbuf_r+0x2e>
 8008fae:	2e0a      	cmp	r6, #10
 8008fb0:	d1df      	bne.n	8008f72 <__swbuf_r+0x2e>
 8008fb2:	4621      	mov	r1, r4
 8008fb4:	4628      	mov	r0, r5
 8008fb6:	f7ff fcb5 	bl	8008924 <_fflush_r>
 8008fba:	2800      	cmp	r0, #0
 8008fbc:	d0d9      	beq.n	8008f72 <__swbuf_r+0x2e>
 8008fbe:	e7d6      	b.n	8008f6e <__swbuf_r+0x2a>

08008fc0 <__swsetup_r>:
 8008fc0:	b538      	push	{r3, r4, r5, lr}
 8008fc2:	4b29      	ldr	r3, [pc, #164]	@ (8009068 <__swsetup_r+0xa8>)
 8008fc4:	4605      	mov	r5, r0
 8008fc6:	6818      	ldr	r0, [r3, #0]
 8008fc8:	460c      	mov	r4, r1
 8008fca:	b118      	cbz	r0, 8008fd4 <__swsetup_r+0x14>
 8008fcc:	6a03      	ldr	r3, [r0, #32]
 8008fce:	b90b      	cbnz	r3, 8008fd4 <__swsetup_r+0x14>
 8008fd0:	f7ff faa8 	bl	8008524 <__sinit>
 8008fd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fd8:	0719      	lsls	r1, r3, #28
 8008fda:	d422      	bmi.n	8009022 <__swsetup_r+0x62>
 8008fdc:	06da      	lsls	r2, r3, #27
 8008fde:	d407      	bmi.n	8008ff0 <__swsetup_r+0x30>
 8008fe0:	2209      	movs	r2, #9
 8008fe2:	602a      	str	r2, [r5, #0]
 8008fe4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fe8:	81a3      	strh	r3, [r4, #12]
 8008fea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008fee:	e033      	b.n	8009058 <__swsetup_r+0x98>
 8008ff0:	0758      	lsls	r0, r3, #29
 8008ff2:	d512      	bpl.n	800901a <__swsetup_r+0x5a>
 8008ff4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ff6:	b141      	cbz	r1, 800900a <__swsetup_r+0x4a>
 8008ff8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ffc:	4299      	cmp	r1, r3
 8008ffe:	d002      	beq.n	8009006 <__swsetup_r+0x46>
 8009000:	4628      	mov	r0, r5
 8009002:	f7ff fbc1 	bl	8008788 <_free_r>
 8009006:	2300      	movs	r3, #0
 8009008:	6363      	str	r3, [r4, #52]	@ 0x34
 800900a:	89a3      	ldrh	r3, [r4, #12]
 800900c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009010:	81a3      	strh	r3, [r4, #12]
 8009012:	2300      	movs	r3, #0
 8009014:	6063      	str	r3, [r4, #4]
 8009016:	6923      	ldr	r3, [r4, #16]
 8009018:	6023      	str	r3, [r4, #0]
 800901a:	89a3      	ldrh	r3, [r4, #12]
 800901c:	f043 0308 	orr.w	r3, r3, #8
 8009020:	81a3      	strh	r3, [r4, #12]
 8009022:	6923      	ldr	r3, [r4, #16]
 8009024:	b94b      	cbnz	r3, 800903a <__swsetup_r+0x7a>
 8009026:	89a3      	ldrh	r3, [r4, #12]
 8009028:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800902c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009030:	d003      	beq.n	800903a <__swsetup_r+0x7a>
 8009032:	4621      	mov	r1, r4
 8009034:	4628      	mov	r0, r5
 8009036:	f000 f883 	bl	8009140 <__smakebuf_r>
 800903a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800903e:	f013 0201 	ands.w	r2, r3, #1
 8009042:	d00a      	beq.n	800905a <__swsetup_r+0x9a>
 8009044:	2200      	movs	r2, #0
 8009046:	60a2      	str	r2, [r4, #8]
 8009048:	6962      	ldr	r2, [r4, #20]
 800904a:	4252      	negs	r2, r2
 800904c:	61a2      	str	r2, [r4, #24]
 800904e:	6922      	ldr	r2, [r4, #16]
 8009050:	b942      	cbnz	r2, 8009064 <__swsetup_r+0xa4>
 8009052:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009056:	d1c5      	bne.n	8008fe4 <__swsetup_r+0x24>
 8009058:	bd38      	pop	{r3, r4, r5, pc}
 800905a:	0799      	lsls	r1, r3, #30
 800905c:	bf58      	it	pl
 800905e:	6962      	ldrpl	r2, [r4, #20]
 8009060:	60a2      	str	r2, [r4, #8]
 8009062:	e7f4      	b.n	800904e <__swsetup_r+0x8e>
 8009064:	2000      	movs	r0, #0
 8009066:	e7f7      	b.n	8009058 <__swsetup_r+0x98>
 8009068:	2000001c 	.word	0x2000001c

0800906c <_raise_r>:
 800906c:	291f      	cmp	r1, #31
 800906e:	b538      	push	{r3, r4, r5, lr}
 8009070:	4605      	mov	r5, r0
 8009072:	460c      	mov	r4, r1
 8009074:	d904      	bls.n	8009080 <_raise_r+0x14>
 8009076:	2316      	movs	r3, #22
 8009078:	6003      	str	r3, [r0, #0]
 800907a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800907e:	bd38      	pop	{r3, r4, r5, pc}
 8009080:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009082:	b112      	cbz	r2, 800908a <_raise_r+0x1e>
 8009084:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009088:	b94b      	cbnz	r3, 800909e <_raise_r+0x32>
 800908a:	4628      	mov	r0, r5
 800908c:	f000 f830 	bl	80090f0 <_getpid_r>
 8009090:	4622      	mov	r2, r4
 8009092:	4601      	mov	r1, r0
 8009094:	4628      	mov	r0, r5
 8009096:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800909a:	f000 b817 	b.w	80090cc <_kill_r>
 800909e:	2b01      	cmp	r3, #1
 80090a0:	d00a      	beq.n	80090b8 <_raise_r+0x4c>
 80090a2:	1c59      	adds	r1, r3, #1
 80090a4:	d103      	bne.n	80090ae <_raise_r+0x42>
 80090a6:	2316      	movs	r3, #22
 80090a8:	6003      	str	r3, [r0, #0]
 80090aa:	2001      	movs	r0, #1
 80090ac:	e7e7      	b.n	800907e <_raise_r+0x12>
 80090ae:	2100      	movs	r1, #0
 80090b0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80090b4:	4620      	mov	r0, r4
 80090b6:	4798      	blx	r3
 80090b8:	2000      	movs	r0, #0
 80090ba:	e7e0      	b.n	800907e <_raise_r+0x12>

080090bc <raise>:
 80090bc:	4b02      	ldr	r3, [pc, #8]	@ (80090c8 <raise+0xc>)
 80090be:	4601      	mov	r1, r0
 80090c0:	6818      	ldr	r0, [r3, #0]
 80090c2:	f7ff bfd3 	b.w	800906c <_raise_r>
 80090c6:	bf00      	nop
 80090c8:	2000001c 	.word	0x2000001c

080090cc <_kill_r>:
 80090cc:	b538      	push	{r3, r4, r5, lr}
 80090ce:	4d07      	ldr	r5, [pc, #28]	@ (80090ec <_kill_r+0x20>)
 80090d0:	2300      	movs	r3, #0
 80090d2:	4604      	mov	r4, r0
 80090d4:	4608      	mov	r0, r1
 80090d6:	4611      	mov	r1, r2
 80090d8:	602b      	str	r3, [r5, #0]
 80090da:	f7f8 f881 	bl	80011e0 <_kill>
 80090de:	1c43      	adds	r3, r0, #1
 80090e0:	d102      	bne.n	80090e8 <_kill_r+0x1c>
 80090e2:	682b      	ldr	r3, [r5, #0]
 80090e4:	b103      	cbz	r3, 80090e8 <_kill_r+0x1c>
 80090e6:	6023      	str	r3, [r4, #0]
 80090e8:	bd38      	pop	{r3, r4, r5, pc}
 80090ea:	bf00      	nop
 80090ec:	20005000 	.word	0x20005000

080090f0 <_getpid_r>:
 80090f0:	f7f8 b86e 	b.w	80011d0 <_getpid>

080090f4 <__swhatbuf_r>:
 80090f4:	b570      	push	{r4, r5, r6, lr}
 80090f6:	460c      	mov	r4, r1
 80090f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090fc:	2900      	cmp	r1, #0
 80090fe:	b096      	sub	sp, #88	@ 0x58
 8009100:	4615      	mov	r5, r2
 8009102:	461e      	mov	r6, r3
 8009104:	da0d      	bge.n	8009122 <__swhatbuf_r+0x2e>
 8009106:	89a3      	ldrh	r3, [r4, #12]
 8009108:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800910c:	f04f 0100 	mov.w	r1, #0
 8009110:	bf14      	ite	ne
 8009112:	2340      	movne	r3, #64	@ 0x40
 8009114:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009118:	2000      	movs	r0, #0
 800911a:	6031      	str	r1, [r6, #0]
 800911c:	602b      	str	r3, [r5, #0]
 800911e:	b016      	add	sp, #88	@ 0x58
 8009120:	bd70      	pop	{r4, r5, r6, pc}
 8009122:	466a      	mov	r2, sp
 8009124:	f000 f848 	bl	80091b8 <_fstat_r>
 8009128:	2800      	cmp	r0, #0
 800912a:	dbec      	blt.n	8009106 <__swhatbuf_r+0x12>
 800912c:	9901      	ldr	r1, [sp, #4]
 800912e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009132:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009136:	4259      	negs	r1, r3
 8009138:	4159      	adcs	r1, r3
 800913a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800913e:	e7eb      	b.n	8009118 <__swhatbuf_r+0x24>

08009140 <__smakebuf_r>:
 8009140:	898b      	ldrh	r3, [r1, #12]
 8009142:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009144:	079d      	lsls	r5, r3, #30
 8009146:	4606      	mov	r6, r0
 8009148:	460c      	mov	r4, r1
 800914a:	d507      	bpl.n	800915c <__smakebuf_r+0x1c>
 800914c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009150:	6023      	str	r3, [r4, #0]
 8009152:	6123      	str	r3, [r4, #16]
 8009154:	2301      	movs	r3, #1
 8009156:	6163      	str	r3, [r4, #20]
 8009158:	b003      	add	sp, #12
 800915a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800915c:	ab01      	add	r3, sp, #4
 800915e:	466a      	mov	r2, sp
 8009160:	f7ff ffc8 	bl	80090f4 <__swhatbuf_r>
 8009164:	9f00      	ldr	r7, [sp, #0]
 8009166:	4605      	mov	r5, r0
 8009168:	4639      	mov	r1, r7
 800916a:	4630      	mov	r0, r6
 800916c:	f7ff f856 	bl	800821c <_malloc_r>
 8009170:	b948      	cbnz	r0, 8009186 <__smakebuf_r+0x46>
 8009172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009176:	059a      	lsls	r2, r3, #22
 8009178:	d4ee      	bmi.n	8009158 <__smakebuf_r+0x18>
 800917a:	f023 0303 	bic.w	r3, r3, #3
 800917e:	f043 0302 	orr.w	r3, r3, #2
 8009182:	81a3      	strh	r3, [r4, #12]
 8009184:	e7e2      	b.n	800914c <__smakebuf_r+0xc>
 8009186:	89a3      	ldrh	r3, [r4, #12]
 8009188:	6020      	str	r0, [r4, #0]
 800918a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800918e:	81a3      	strh	r3, [r4, #12]
 8009190:	9b01      	ldr	r3, [sp, #4]
 8009192:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009196:	b15b      	cbz	r3, 80091b0 <__smakebuf_r+0x70>
 8009198:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800919c:	4630      	mov	r0, r6
 800919e:	f000 f81d 	bl	80091dc <_isatty_r>
 80091a2:	b128      	cbz	r0, 80091b0 <__smakebuf_r+0x70>
 80091a4:	89a3      	ldrh	r3, [r4, #12]
 80091a6:	f023 0303 	bic.w	r3, r3, #3
 80091aa:	f043 0301 	orr.w	r3, r3, #1
 80091ae:	81a3      	strh	r3, [r4, #12]
 80091b0:	89a3      	ldrh	r3, [r4, #12]
 80091b2:	431d      	orrs	r5, r3
 80091b4:	81a5      	strh	r5, [r4, #12]
 80091b6:	e7cf      	b.n	8009158 <__smakebuf_r+0x18>

080091b8 <_fstat_r>:
 80091b8:	b538      	push	{r3, r4, r5, lr}
 80091ba:	4d07      	ldr	r5, [pc, #28]	@ (80091d8 <_fstat_r+0x20>)
 80091bc:	2300      	movs	r3, #0
 80091be:	4604      	mov	r4, r0
 80091c0:	4608      	mov	r0, r1
 80091c2:	4611      	mov	r1, r2
 80091c4:	602b      	str	r3, [r5, #0]
 80091c6:	f7f8 f86b 	bl	80012a0 <_fstat>
 80091ca:	1c43      	adds	r3, r0, #1
 80091cc:	d102      	bne.n	80091d4 <_fstat_r+0x1c>
 80091ce:	682b      	ldr	r3, [r5, #0]
 80091d0:	b103      	cbz	r3, 80091d4 <_fstat_r+0x1c>
 80091d2:	6023      	str	r3, [r4, #0]
 80091d4:	bd38      	pop	{r3, r4, r5, pc}
 80091d6:	bf00      	nop
 80091d8:	20005000 	.word	0x20005000

080091dc <_isatty_r>:
 80091dc:	b538      	push	{r3, r4, r5, lr}
 80091de:	4d06      	ldr	r5, [pc, #24]	@ (80091f8 <_isatty_r+0x1c>)
 80091e0:	2300      	movs	r3, #0
 80091e2:	4604      	mov	r4, r0
 80091e4:	4608      	mov	r0, r1
 80091e6:	602b      	str	r3, [r5, #0]
 80091e8:	f7f8 f86a 	bl	80012c0 <_isatty>
 80091ec:	1c43      	adds	r3, r0, #1
 80091ee:	d102      	bne.n	80091f6 <_isatty_r+0x1a>
 80091f0:	682b      	ldr	r3, [r5, #0]
 80091f2:	b103      	cbz	r3, 80091f6 <_isatty_r+0x1a>
 80091f4:	6023      	str	r3, [r4, #0]
 80091f6:	bd38      	pop	{r3, r4, r5, pc}
 80091f8:	20005000 	.word	0x20005000

080091fc <_init>:
 80091fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091fe:	bf00      	nop
 8009200:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009202:	bc08      	pop	{r3}
 8009204:	469e      	mov	lr, r3
 8009206:	4770      	bx	lr

08009208 <_fini>:
 8009208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800920a:	bf00      	nop
 800920c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800920e:	bc08      	pop	{r3}
 8009210:	469e      	mov	lr, r3
 8009212:	4770      	bx	lr
