
*** Running vivado
    with args -log DataHub_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DataHub_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source DataHub_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Keith/Documents/Git/DataHub/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 349.785 ; gain = 105.211
Command: synth_design -top DataHub_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23032 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 461.750 ; gain = 105.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DataHub_wrapper' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/hdl/DataHub_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'DataHub' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:13]
INFO: [Synth 8-638] synthesizing module 'DataHub_PmodSD_0_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_PmodSD_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_PmodSD_0_0' (1#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_PmodSD_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'DataHub_PmodWIFI_0_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_PmodWIFI_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_PmodWIFI_0_0' (2#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_PmodWIFI_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'DataHub_axi_gpio_0_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_axi_gpio_0_0' (3#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'DataHub_axi_gpio_1_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_axi_gpio_1_0' (4#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'DataHub_axi_smc_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_axi_smc_0' (5#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'DataHub_axi_uartlite_0_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_axi_uartlite_0_0' (6#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'DataHub_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:910]
INFO: [Synth 8-638] synthesizing module 'DataHub_clk_wiz_0_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'DataHub_clk_wiz_0_0' (7#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'DataHub_mdm_1_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_mdm_1_0' (8#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'DataHub_microblaze_0_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_microblaze_0_0' (9#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'DataHub_microblaze_0_0' requires 126 connections, but only 108 given [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:952]
INFO: [Synth 8-638] synthesizing module 'DataHub_microblaze_0_axi_intc_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_microblaze_0_axi_intc_0' (10#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'DataHub_microblaze_0_axi_periph_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:1402]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1BNRPBB' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:2920]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1BNRPBB' (11#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:2920]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_CBDWH0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3052]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_CBDWH0' (12#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3052]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_ZIBEAO' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3184]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_ZIBEAO' (13#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3184]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1WWWU3N' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3316]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1WWWU3N' (14#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3316]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1O5KUG8' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3448]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1O5KUG8' (15#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3448]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_QH4N6Z' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3580]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_QH4N6Z' (16#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3580]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_3LB1F3' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3712]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_3LB1F3' (17#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3712]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_12NU2LO' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3844]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_12NU2LO' (18#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3844]
INFO: [Synth 8-638] synthesizing module 'm08_couplers_imp_LLFYBD' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3976]
INFO: [Synth 8-256] done synthesizing module 'm08_couplers_imp_LLFYBD' (19#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:3976]
INFO: [Synth 8-638] synthesizing module 'm09_couplers_imp_1K68NJU' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:4108]
INFO: [Synth 8-256] done synthesizing module 'm09_couplers_imp_1K68NJU' (20#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:4108]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_CH9V23' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:4474]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_CH9V23' (21#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:4474]
INFO: [Synth 8-638] synthesizing module 'DataHub_xbar_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_xbar_0' (22#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'DataHub_xbar_0' requires 40 connections, but only 38 given [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:2879]
INFO: [Synth 8-256] done synthesizing module 'DataHub_microblaze_0_axi_periph_0' (23#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:1402]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_2FPJRB' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:4240]
INFO: [Synth 8-638] synthesizing module 'DataHub_dlmb_bram_if_cntlr_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_dlmb_bram_if_cntlr_0' (24#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'DataHub_dlmb_v10_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_dlmb_v10_0' (25#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'DataHub_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:4386]
INFO: [Synth 8-638] synthesizing module 'DataHub_ilmb_bram_if_cntlr_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_ilmb_bram_if_cntlr_0' (26#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'DataHub_ilmb_v10_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_ilmb_v10_0' (27#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'DataHub_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:4432]
INFO: [Synth 8-638] synthesizing module 'DataHub_lmb_bram_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_lmb_bram_0' (28#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'DataHub_lmb_bram_0' requires 16 connections, but only 14 given [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:4457]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_2FPJRB' (29#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:4240]
INFO: [Synth 8-638] synthesizing module 'DataHub_microblaze_0_xlconcat_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_microblaze_0_xlconcat_0' (30#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'DataHub_mig_7series_0_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'DataHub_mig_7series_0_0' (31#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'DataHub_mig_7series_0_0' requires 67 connections, but only 56 given [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:1326]
INFO: [Synth 8-638] synthesizing module 'DataHub_rst_clk_wiz_0_100M_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_rst_clk_wiz_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_rst_clk_wiz_0_100M_0' (32#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_rst_clk_wiz_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_100M' of module 'DataHub_rst_clk_wiz_0_100M_0' requires 10 connections, but only 9 given [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:1383]
INFO: [Synth 8-638] synthesizing module 'DataHub_rst_mig_7series_0_81M_0' [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_rst_mig_7series_0_81M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataHub_rst_mig_7series_0_81M_0' (33#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/realtime/DataHub_rst_mig_7series_0_81M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_81M' of module 'DataHub_rst_mig_7series_0_81M_0' requires 10 connections, but only 6 given [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:1393]
INFO: [Synth 8-256] done synthesizing module 'DataHub' (34#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/synth/DataHub.v:13]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (35#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-256] done synthesizing module 'DataHub_wrapper' (36#1) [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.srcs/sources_1/bd/DataHub/hdl/DataHub_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_CH9V23 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_CH9V23 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_CH9V23 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_CH9V23 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1K68NJU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1K68NJU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1K68NJU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1K68NJU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_LLFYBD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_LLFYBD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_LLFYBD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_LLFYBD has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_12NU2LO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_12NU2LO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_12NU2LO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_12NU2LO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_3LB1F3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_3LB1F3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_3LB1F3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_3LB1F3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_QH4N6Z has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_QH4N6Z has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_QH4N6Z has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_QH4N6Z has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1O5KUG8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1O5KUG8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1O5KUG8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1O5KUG8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1WWWU3N has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1WWWU3N has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1WWWU3N has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1WWWU3N has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_ZIBEAO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_ZIBEAO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_ZIBEAO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_ZIBEAO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_CBDWH0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_CBDWH0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_CBDWH0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_CBDWH0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1BNRPBB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1BNRPBB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1BNRPBB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1BNRPBB has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 515.402 ; gain = 158.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 515.402 ; gain = 158.730
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc] for cell 'DataHub_i/mig_7series_0'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc] for cell 'DataHub_i/mig_7series_0'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp21/DataHub_clk_wiz_0_0_in_context.xdc] for cell 'DataHub_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp21/DataHub_clk_wiz_0_0_in_context.xdc] for cell 'DataHub_i/clk_wiz_0'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp22/DataHub_axi_uartlite_0_0_in_context.xdc] for cell 'DataHub_i/axi_uartlite_0'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp22/DataHub_axi_uartlite_0_0_in_context.xdc] for cell 'DataHub_i/axi_uartlite_0'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp23/DataHub_microblaze_0_0_in_context.xdc] for cell 'DataHub_i/microblaze_0'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp23/DataHub_microblaze_0_0_in_context.xdc] for cell 'DataHub_i/microblaze_0'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp24/DataHub_microblaze_0_axi_intc_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_axi_intc'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp24/DataHub_microblaze_0_axi_intc_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_axi_intc'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp25/DataHub_microblaze_0_xlconcat_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_xlconcat'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp25/DataHub_microblaze_0_xlconcat_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_xlconcat'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp26/DataHub_mdm_1_0_in_context.xdc] for cell 'DataHub_i/mdm_1'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp26/DataHub_mdm_1_0_in_context.xdc] for cell 'DataHub_i/mdm_1'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp27/DataHub_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'DataHub_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp27/DataHub_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'DataHub_i/rst_clk_wiz_0_100M'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp28/DataHub_PmodWIFI_0_0_in_context.xdc] for cell 'DataHub_i/PmodWIFI_0'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp28/DataHub_PmodWIFI_0_0_in_context.xdc] for cell 'DataHub_i/PmodWIFI_0'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp29/DataHub_PmodSD_0_0_in_context.xdc] for cell 'DataHub_i/PmodSD_0'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp29/DataHub_PmodSD_0_0_in_context.xdc] for cell 'DataHub_i/PmodSD_0'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp30/DataHub_axi_gpio_0_0_in_context.xdc] for cell 'DataHub_i/axi_gpio_led'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp30/DataHub_axi_gpio_0_0_in_context.xdc] for cell 'DataHub_i/axi_gpio_led'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp31/DataHub_axi_gpio_1_0_in_context.xdc] for cell 'DataHub_i/axi_gpio_sw'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp31/DataHub_axi_gpio_1_0_in_context.xdc] for cell 'DataHub_i/axi_gpio_sw'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp32/DataHub_axi_smc_0_in_context.xdc] for cell 'DataHub_i/axi_smc'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp32/DataHub_axi_smc_0_in_context.xdc] for cell 'DataHub_i/axi_smc'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp33/DataHub_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'DataHub_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp33/DataHub_rst_mig_7series_0_81M_0_in_context.xdc] for cell 'DataHub_i/rst_mig_7series_0_81M'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp34/DataHub_xbar_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp34/DataHub_xbar_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp35/DataHub_dlmb_v10_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp35/DataHub_dlmb_v10_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp36/DataHub_ilmb_v10_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp36/DataHub_ilmb_v10_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp37/DataHub_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp37/DataHub_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp38/DataHub_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp38/DataHub_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp39/DataHub_lmb_bram_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp39/DataHub_lmb_bram_0_in_context.xdc] for cell 'DataHub_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 843.234 ; gain = 0.004
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'DataHub_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 844.742 ; gain = 488.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 844.742 ; gain = 488.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp20/DataHub_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp21/DataHub_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/.Xil/Vivado-4156-DellXPS15/dcp21/DataHub_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for DataHub_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/PmodSD_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/PmodWIFI_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/axi_gpio_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/axi_gpio_sw. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DataHub_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 844.742 ; gain = 488.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 844.742 ; gain = 488.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M07_ACLK
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M07_ARESETN
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M08_ACLK
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M08_ARESETN
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M09_ACLK
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port M09_ARESETN
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design DataHub_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 844.742 ; gain = 488.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'DataHub_i/mig_7series_0/clk_ref_i' to pin 'DataHub_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DataHub_i/mig_7series_0/ui_addn_clk_0' to pin 'DataHub_i/mig_7series_0/bbstub_ui_addn_clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DataHub_i/mig_7series_0/ui_addn_clk_1' to pin 'DataHub_i/mig_7series_0/bbstub_ui_addn_clk_1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DataHub_i/mig_7series_0/ui_addn_clk_2' to pin 'DataHub_i/mig_7series_0/bbstub_ui_addn_clk_2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DataHub_i/mig_7series_0/ui_addn_clk_3' to pin 'DataHub_i/mig_7series_0/bbstub_ui_addn_clk_3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DataHub_i/mig_7series_0/ui_addn_clk_4' to pin 'DataHub_i/mig_7series_0/bbstub_ui_addn_clk_4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DataHub_i/mig_7series_0/ui_clk' to pin 'DataHub_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DataHub_i/clk_wiz_0/clk_out1' to pin 'DataHub_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DataHub_i/clk_wiz_0/clk_out2' to pin 'DataHub_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DataHub_i/clk_wiz_0/clk_out3' to pin 'DataHub_i/clk_wiz_0/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DataHub_i/mdm_1/Dbg_Clk_0' to pin 'DataHub_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DataHub_i/mdm_1/Dbg_Update_0' to pin 'DataHub_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DataHub_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'DataHub_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'DataHub_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'DataHub_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5819] Moved 14 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 844.742 ; gain = 488.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 844.742 ; gain = 488.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 853.277 ; gain = 496.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 853.277 ; gain = 496.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 853.277 ; gain = 496.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 853.277 ; gain = 496.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 853.277 ; gain = 496.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 853.277 ; gain = 496.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 853.277 ; gain = 496.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |DataHub_xbar_0                  |         1|
|2     |DataHub_PmodSD_0_0              |         1|
|3     |DataHub_PmodWIFI_0_0            |         1|
|4     |DataHub_axi_gpio_0_0            |         1|
|5     |DataHub_axi_gpio_1_0            |         1|
|6     |DataHub_axi_smc_0               |         1|
|7     |DataHub_axi_uartlite_0_0        |         1|
|8     |DataHub_clk_wiz_0_0             |         1|
|9     |DataHub_mdm_1_0                 |         1|
|10    |DataHub_microblaze_0_0          |         1|
|11    |DataHub_microblaze_0_axi_intc_0 |         1|
|12    |DataHub_microblaze_0_xlconcat_0 |         1|
|13    |DataHub_mig_7series_0_0         |         1|
|14    |DataHub_rst_clk_wiz_0_100M_0    |         1|
|15    |DataHub_rst_mig_7series_0_81M_0 |         1|
|16    |DataHub_dlmb_bram_if_cntlr_0    |         1|
|17    |DataHub_dlmb_v10_0              |         1|
|18    |DataHub_ilmb_bram_if_cntlr_0    |         1|
|19    |DataHub_ilmb_v10_0              |         1|
|20    |DataHub_lmb_bram_0              |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |DataHub_PmodSD_0_0              |     1|
|2     |DataHub_PmodWIFI_0_0            |     1|
|3     |DataHub_axi_gpio_0_0            |     1|
|4     |DataHub_axi_gpio_1_0            |     1|
|5     |DataHub_axi_smc_0               |     1|
|6     |DataHub_axi_uartlite_0_0        |     1|
|7     |DataHub_clk_wiz_0_0             |     1|
|8     |DataHub_dlmb_bram_if_cntlr_0    |     1|
|9     |DataHub_dlmb_v10_0              |     1|
|10    |DataHub_ilmb_bram_if_cntlr_0    |     1|
|11    |DataHub_ilmb_v10_0              |     1|
|12    |DataHub_lmb_bram_0              |     1|
|13    |DataHub_mdm_1_0                 |     1|
|14    |DataHub_microblaze_0_0          |     1|
|15    |DataHub_microblaze_0_axi_intc_0 |     1|
|16    |DataHub_microblaze_0_xlconcat_0 |     1|
|17    |DataHub_mig_7series_0_0         |     1|
|18    |DataHub_rst_clk_wiz_0_100M_0    |     1|
|19    |DataHub_rst_mig_7series_0_81M_0 |     1|
|20    |DataHub_xbar_0                  |     1|
|21    |IBUF                            |    18|
|22    |IOBUF                           |    38|
|23    |OBUF                            |     1|
+------+--------------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  3177|
|2     |  DataHub_i                   |DataHub                              |  3120|
|3     |    microblaze_0_axi_periph   |DataHub_microblaze_0_axi_periph_0    |  1151|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_2FPJRB |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 853.277 ; gain = 496.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 853.277 ; gain = 167.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 853.277 ; gain = 496.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:50 . Memory (MB): peak = 865.332 ; gain = 515.547
INFO: [Common 17-1381] The checkpoint 'C:/Users/Keith/Documents/Git/DataHub/DataHub-Vivado/DataHub-Vivado.runs/synth_1/DataHub_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DataHub_wrapper_utilization_synth.rpt -pb DataHub_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 865.711 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 24 18:17:25 2018...
