// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.1 Build 200 11/30/2016 SJ Standard Edition"

// DATE "10/29/2017 15:16:01"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module uart (
	clk,
	rst_n,
	rs232_rx,
	rs232_tx);
input 	clk;
input 	rst_n;
input 	rs232_rx;
output 	rs232_tx;

// Design Ports Information
// rs232_tx	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_n	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs232_rx	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("uart_v.sdo");
// synopsys translate_on

wire \rs232_tx~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \speed_rx|cnt[0]~13_combout ;
wire \rst_n~input_o ;
wire \rst_n~inputclkctrl_outclk ;
wire \rs232_rx~input_o ;
wire \my_uart_rx|rs232_rx0~q ;
wire \my_uart_rx|rs232_rx1~q ;
wire \my_uart_rx|rs232_rx2~feeder_combout ;
wire \my_uart_rx|rs232_rx2~q ;
wire \my_uart_rx|rs232_rx3~feeder_combout ;
wire \my_uart_rx|rs232_rx3~q ;
wire \my_uart_rx|neg_rs232_rx~0_combout ;
wire \my_uart_rx|bps_start_r~0_combout ;
wire \my_uart_rx|bps_start_r~q ;
wire \speed_rx|Equal0~0_combout ;
wire \speed_rx|Equal0~1_combout ;
wire \speed_rx|cnt[11]~36 ;
wire \speed_rx|cnt[12]~37_combout ;
wire \speed_rx|Equal0~2_combout ;
wire \speed_rx|Equal0~3_combout ;
wire \speed_rx|always0~0_combout ;
wire \speed_rx|cnt[0]~14 ;
wire \speed_rx|cnt[1]~15_combout ;
wire \speed_rx|cnt[1]~16 ;
wire \speed_rx|cnt[2]~17_combout ;
wire \speed_rx|cnt[2]~18 ;
wire \speed_rx|cnt[3]~19_combout ;
wire \speed_rx|cnt[3]~20 ;
wire \speed_rx|cnt[4]~21_combout ;
wire \speed_rx|cnt[4]~22 ;
wire \speed_rx|cnt[5]~23_combout ;
wire \speed_rx|cnt[5]~24 ;
wire \speed_rx|cnt[6]~25_combout ;
wire \speed_rx|cnt[6]~26 ;
wire \speed_rx|cnt[7]~27_combout ;
wire \speed_rx|cnt[7]~28 ;
wire \speed_rx|cnt[8]~29_combout ;
wire \speed_rx|cnt[8]~30 ;
wire \speed_rx|cnt[9]~31_combout ;
wire \speed_rx|cnt[9]~32 ;
wire \speed_rx|cnt[10]~33_combout ;
wire \speed_rx|cnt[10]~34 ;
wire \speed_rx|cnt[11]~35_combout ;
wire \speed_rx|always1~2_combout ;
wire \speed_rx|always1~0_combout ;
wire \speed_rx|always1~1_combout ;
wire \speed_rx|always1~3_combout ;
wire \speed_rx|clk_bps_r~q ;
wire \my_uart_rx|num[0]~4_combout ;
wire \my_uart_rx|num[3]~0_combout ;
wire \my_uart_rx|num[1]~3_combout ;
wire \my_uart_rx|Add0~0_combout ;
wire \my_uart_rx|num[2]~1_combout ;
wire \my_uart_rx|Add0~1_combout ;
wire \my_uart_rx|num[3]~2_combout ;
wire \my_uart_rx|Equal0~0_combout ;
wire \my_uart_rx|rx_int~0_combout ;
wire \my_uart_rx|rx_int~q ;
wire \my_uart_tx|rx_int0~q ;
wire \my_uart_tx|rx_int1~q ;
wire \speed_tx|cnt[0]~13_combout ;
wire \speed_tx|Equal0~1_combout ;
wire \speed_tx|Equal0~0_combout ;
wire \my_uart_tx|rx_int2~feeder_combout ;
wire \my_uart_tx|rx_int2~q ;
wire \my_uart_tx|bps_start_r~2_combout ;
wire \my_uart_tx|bps_start_r~q ;
wire \speed_tx|Equal0~2_combout ;
wire \speed_tx|Equal0~3_combout ;
wire \speed_tx|always0~0_combout ;
wire \speed_tx|cnt[0]~14 ;
wire \speed_tx|cnt[1]~15_combout ;
wire \speed_tx|cnt[1]~16 ;
wire \speed_tx|cnt[2]~17_combout ;
wire \speed_tx|cnt[2]~18 ;
wire \speed_tx|cnt[3]~19_combout ;
wire \speed_tx|cnt[3]~20 ;
wire \speed_tx|cnt[4]~21_combout ;
wire \speed_tx|cnt[4]~22 ;
wire \speed_tx|cnt[5]~23_combout ;
wire \speed_tx|cnt[5]~24 ;
wire \speed_tx|cnt[6]~25_combout ;
wire \speed_tx|cnt[6]~26 ;
wire \speed_tx|cnt[7]~27_combout ;
wire \speed_tx|cnt[7]~28 ;
wire \speed_tx|cnt[8]~29_combout ;
wire \speed_tx|cnt[8]~30 ;
wire \speed_tx|cnt[9]~31_combout ;
wire \speed_tx|cnt[9]~32 ;
wire \speed_tx|cnt[10]~33_combout ;
wire \speed_tx|cnt[10]~34 ;
wire \speed_tx|cnt[11]~35_combout ;
wire \speed_tx|cnt[11]~36 ;
wire \speed_tx|cnt[12]~37_combout ;
wire \speed_tx|always1~2_combout ;
wire \speed_tx|always1~1_combout ;
wire \speed_tx|always1~0_combout ;
wire \speed_tx|always1~3_combout ;
wire \speed_tx|clk_bps_r~q ;
wire \my_uart_tx|num[0]~4_combout ;
wire \my_uart_tx|num[3]~1_combout ;
wire \my_uart_tx|num[1]~3_combout ;
wire \my_uart_tx|Add0~0_combout ;
wire \my_uart_tx|num[2]~2_combout ;
wire \my_uart_tx|Add0~1_combout ;
wire \my_uart_tx|num[3]~5_combout ;
wire \my_uart_tx|Equal0~0_combout ;
wire \my_uart_tx|tx_en~2_combout ;
wire \my_uart_tx|tx_en~q ;
wire \my_uart_rx|Decoder0~5_combout ;
wire \my_uart_rx|Decoder0~3_combout ;
wire \my_uart_rx|rx_temp_data[7]~4_combout ;
wire \my_uart_rx|rx_data_r[7]~feeder_combout ;
wire \my_uart_rx|rx_data_r[7]~0_combout ;
wire \my_uart_tx|neg_rx_int~combout ;
wire \my_uart_tx|rs232_tx_r~0_combout ;
wire \my_uart_tx|num[0]~0_combout ;
wire \my_uart_tx|rs232_tx_r~1_combout ;
wire \my_uart_rx|Decoder0~0_combout ;
wire \my_uart_rx|Decoder0~1_combout ;
wire \my_uart_rx|rx_temp_data[5]~0_combout ;
wire \my_uart_rx|rx_temp_data[6]~3_combout ;
wire \my_uart_rx|Decoder0~2_combout ;
wire \my_uart_rx|rx_temp_data[4]~1_combout ;
wire \my_uart_rx|rx_data_r[4]~feeder_combout ;
wire \my_uart_rx|Decoder0~4_combout ;
wire \my_uart_rx|rx_temp_data[3]~2_combout ;
wire \my_uart_tx|Mux0~0_combout ;
wire \my_uart_tx|Mux0~1_combout ;
wire \my_uart_rx|Decoder0~6_combout ;
wire \my_uart_rx|rx_temp_data[1]~7_combout ;
wire \my_uart_rx|rx_temp_data[2]~5_combout ;
wire \my_uart_rx|Decoder0~7_combout ;
wire \my_uart_rx|rx_temp_data[0]~6_combout ;
wire \my_uart_tx|rs232_tx_r~2_combout ;
wire \my_uart_tx|rs232_tx_r~3_combout ;
wire \my_uart_tx|rs232_tx_r~4_combout ;
wire \my_uart_tx|rs232_tx_r~5_combout ;
wire \my_uart_tx|rs232_tx_r~q ;
wire [12:0] \speed_tx|cnt ;
wire [7:0] \my_uart_rx|rx_data_r ;
wire [7:0] \my_uart_tx|tx_data ;
wire [12:0] \speed_rx|cnt ;
wire [3:0] \my_uart_rx|num ;
wire [3:0] \my_uart_tx|num ;
wire [7:0] \my_uart_rx|rx_temp_data ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X28_Y24_N16
cycloneive_io_obuf \rs232_tx~output (
	.i(!\my_uart_tx|rs232_tx_r~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rs232_tx~output_o ),
	.obar());
// synopsys translate_off
defparam \rs232_tx~output .bus_hold = "false";
defparam \rs232_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \speed_rx|cnt[0]~13 (
// Equation(s):
// \speed_rx|cnt[0]~13_combout  = \speed_rx|cnt [0] $ (VCC)
// \speed_rx|cnt[0]~14  = CARRY(\speed_rx|cnt [0])

	.dataa(gnd),
	.datab(\speed_rx|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\speed_rx|cnt[0]~13_combout ),
	.cout(\speed_rx|cnt[0]~14 ));
// synopsys translate_off
defparam \speed_rx|cnt[0]~13 .lut_mask = 16'h33CC;
defparam \speed_rx|cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \rst_n~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_n~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_n~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_n~inputclkctrl .clock_type = "global clock";
defparam \rst_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \rs232_rx~input (
	.i(rs232_rx),
	.ibar(gnd),
	.o(\rs232_rx~input_o ));
// synopsys translate_off
defparam \rs232_rx~input .bus_hold = "false";
defparam \rs232_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y20_N5
dffeas \my_uart_rx|rs232_rx0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\rs232_rx~input_o ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rs232_rx0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rs232_rx0 .is_wysiwyg = "true";
defparam \my_uart_rx|rs232_rx0 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N3
dffeas \my_uart_rx|rs232_rx1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rs232_rx0~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rs232_rx1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rs232_rx1 .is_wysiwyg = "true";
defparam \my_uart_rx|rs232_rx1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \my_uart_rx|rs232_rx2~feeder (
// Equation(s):
// \my_uart_rx|rs232_rx2~feeder_combout  = \my_uart_rx|rs232_rx1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart_rx|rs232_rx1~q ),
	.cin(gnd),
	.combout(\my_uart_rx|rs232_rx2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|rs232_rx2~feeder .lut_mask = 16'hFF00;
defparam \my_uart_rx|rs232_rx2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N27
dffeas \my_uart_rx|rs232_rx2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|rs232_rx2~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rs232_rx2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rs232_rx2 .is_wysiwyg = "true";
defparam \my_uart_rx|rs232_rx2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \my_uart_rx|rs232_rx3~feeder (
// Equation(s):
// \my_uart_rx|rs232_rx3~feeder_combout  = \my_uart_rx|rs232_rx2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_uart_rx|rs232_rx2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_uart_rx|rs232_rx3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|rs232_rx3~feeder .lut_mask = 16'hF0F0;
defparam \my_uart_rx|rs232_rx3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \my_uart_rx|rs232_rx3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|rs232_rx3~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rs232_rx3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rs232_rx3 .is_wysiwyg = "true";
defparam \my_uart_rx|rs232_rx3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \my_uart_rx|neg_rs232_rx~0 (
// Equation(s):
// \my_uart_rx|neg_rs232_rx~0_combout  = (\my_uart_rx|rs232_rx2~q  & (\my_uart_rx|rs232_rx3~q  & (!\my_uart_rx|rs232_rx0~q  & !\my_uart_rx|rs232_rx1~q )))

	.dataa(\my_uart_rx|rs232_rx2~q ),
	.datab(\my_uart_rx|rs232_rx3~q ),
	.datac(\my_uart_rx|rs232_rx0~q ),
	.datad(\my_uart_rx|rs232_rx1~q ),
	.cin(gnd),
	.combout(\my_uart_rx|neg_rs232_rx~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|neg_rs232_rx~0 .lut_mask = 16'h0008;
defparam \my_uart_rx|neg_rs232_rx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \my_uart_rx|bps_start_r~0 (
// Equation(s):
// \my_uart_rx|bps_start_r~0_combout  = (\my_uart_rx|neg_rs232_rx~0_combout ) # ((\my_uart_rx|Equal0~0_combout  & \my_uart_rx|bps_start_r~q ))

	.dataa(\my_uart_rx|Equal0~0_combout ),
	.datab(gnd),
	.datac(\my_uart_rx|bps_start_r~q ),
	.datad(\my_uart_rx|neg_rs232_rx~0_combout ),
	.cin(gnd),
	.combout(\my_uart_rx|bps_start_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|bps_start_r~0 .lut_mask = 16'hFFA0;
defparam \my_uart_rx|bps_start_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N17
dffeas \my_uart_rx|bps_start_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|bps_start_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|bps_start_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|bps_start_r .is_wysiwyg = "true";
defparam \my_uart_rx|bps_start_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \speed_rx|Equal0~0 (
// Equation(s):
// \speed_rx|Equal0~0_combout  = (\speed_rx|cnt [1] & (!\speed_rx|cnt [7] & (\speed_rx|cnt [0] & !\speed_rx|cnt [8])))

	.dataa(\speed_rx|cnt [1]),
	.datab(\speed_rx|cnt [7]),
	.datac(\speed_rx|cnt [0]),
	.datad(\speed_rx|cnt [8]),
	.cin(gnd),
	.combout(\speed_rx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \speed_rx|Equal0~0 .lut_mask = 16'h0020;
defparam \speed_rx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \speed_rx|Equal0~1 (
// Equation(s):
// \speed_rx|Equal0~1_combout  = (\speed_rx|cnt [4] & (!\speed_rx|cnt [5] & (\speed_rx|cnt [2] & !\speed_rx|cnt [3])))

	.dataa(\speed_rx|cnt [4]),
	.datab(\speed_rx|cnt [5]),
	.datac(\speed_rx|cnt [2]),
	.datad(\speed_rx|cnt [3]),
	.cin(gnd),
	.combout(\speed_rx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \speed_rx|Equal0~1 .lut_mask = 16'h0020;
defparam \speed_rx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \speed_rx|cnt[11]~35 (
// Equation(s):
// \speed_rx|cnt[11]~35_combout  = (\speed_rx|cnt [11] & (!\speed_rx|cnt[10]~34 )) # (!\speed_rx|cnt [11] & ((\speed_rx|cnt[10]~34 ) # (GND)))
// \speed_rx|cnt[11]~36  = CARRY((!\speed_rx|cnt[10]~34 ) # (!\speed_rx|cnt [11]))

	.dataa(\speed_rx|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_rx|cnt[10]~34 ),
	.combout(\speed_rx|cnt[11]~35_combout ),
	.cout(\speed_rx|cnt[11]~36 ));
// synopsys translate_off
defparam \speed_rx|cnt[11]~35 .lut_mask = 16'h5A5F;
defparam \speed_rx|cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \speed_rx|cnt[12]~37 (
// Equation(s):
// \speed_rx|cnt[12]~37_combout  = \speed_rx|cnt[11]~36  $ (!\speed_rx|cnt [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\speed_rx|cnt [12]),
	.cin(\speed_rx|cnt[11]~36 ),
	.combout(\speed_rx|cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \speed_rx|cnt[12]~37 .lut_mask = 16'hF00F;
defparam \speed_rx|cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N29
dffeas \speed_rx|cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_rx|cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_rx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_rx|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_rx|cnt[12] .is_wysiwyg = "true";
defparam \speed_rx|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \speed_rx|Equal0~2 (
// Equation(s):
// \speed_rx|Equal0~2_combout  = (!\speed_rx|cnt [11] & \speed_rx|cnt [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\speed_rx|cnt [11]),
	.datad(\speed_rx|cnt [10]),
	.cin(gnd),
	.combout(\speed_rx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \speed_rx|Equal0~2 .lut_mask = 16'h0F00;
defparam \speed_rx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \speed_rx|Equal0~3 (
// Equation(s):
// \speed_rx|Equal0~3_combout  = (\speed_rx|cnt [6] & (\speed_rx|cnt [12] & (!\speed_rx|cnt [9] & \speed_rx|Equal0~2_combout )))

	.dataa(\speed_rx|cnt [6]),
	.datab(\speed_rx|cnt [12]),
	.datac(\speed_rx|cnt [9]),
	.datad(\speed_rx|Equal0~2_combout ),
	.cin(gnd),
	.combout(\speed_rx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \speed_rx|Equal0~3 .lut_mask = 16'h0800;
defparam \speed_rx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \speed_rx|always0~0 (
// Equation(s):
// \speed_rx|always0~0_combout  = ((\speed_rx|Equal0~0_combout  & (\speed_rx|Equal0~1_combout  & \speed_rx|Equal0~3_combout ))) # (!\my_uart_rx|bps_start_r~q )

	.dataa(\my_uart_rx|bps_start_r~q ),
	.datab(\speed_rx|Equal0~0_combout ),
	.datac(\speed_rx|Equal0~1_combout ),
	.datad(\speed_rx|Equal0~3_combout ),
	.cin(gnd),
	.combout(\speed_rx|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \speed_rx|always0~0 .lut_mask = 16'hD555;
defparam \speed_rx|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \speed_rx|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_rx|cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_rx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_rx|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_rx|cnt[0] .is_wysiwyg = "true";
defparam \speed_rx|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneive_lcell_comb \speed_rx|cnt[1]~15 (
// Equation(s):
// \speed_rx|cnt[1]~15_combout  = (\speed_rx|cnt [1] & (!\speed_rx|cnt[0]~14 )) # (!\speed_rx|cnt [1] & ((\speed_rx|cnt[0]~14 ) # (GND)))
// \speed_rx|cnt[1]~16  = CARRY((!\speed_rx|cnt[0]~14 ) # (!\speed_rx|cnt [1]))

	.dataa(\speed_rx|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_rx|cnt[0]~14 ),
	.combout(\speed_rx|cnt[1]~15_combout ),
	.cout(\speed_rx|cnt[1]~16 ));
// synopsys translate_off
defparam \speed_rx|cnt[1]~15 .lut_mask = 16'h5A5F;
defparam \speed_rx|cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N7
dffeas \speed_rx|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_rx|cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_rx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_rx|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_rx|cnt[1] .is_wysiwyg = "true";
defparam \speed_rx|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \speed_rx|cnt[2]~17 (
// Equation(s):
// \speed_rx|cnt[2]~17_combout  = (\speed_rx|cnt [2] & (\speed_rx|cnt[1]~16  $ (GND))) # (!\speed_rx|cnt [2] & (!\speed_rx|cnt[1]~16  & VCC))
// \speed_rx|cnt[2]~18  = CARRY((\speed_rx|cnt [2] & !\speed_rx|cnt[1]~16 ))

	.dataa(gnd),
	.datab(\speed_rx|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_rx|cnt[1]~16 ),
	.combout(\speed_rx|cnt[2]~17_combout ),
	.cout(\speed_rx|cnt[2]~18 ));
// synopsys translate_off
defparam \speed_rx|cnt[2]~17 .lut_mask = 16'hC30C;
defparam \speed_rx|cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \speed_rx|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_rx|cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_rx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_rx|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_rx|cnt[2] .is_wysiwyg = "true";
defparam \speed_rx|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \speed_rx|cnt[3]~19 (
// Equation(s):
// \speed_rx|cnt[3]~19_combout  = (\speed_rx|cnt [3] & (!\speed_rx|cnt[2]~18 )) # (!\speed_rx|cnt [3] & ((\speed_rx|cnt[2]~18 ) # (GND)))
// \speed_rx|cnt[3]~20  = CARRY((!\speed_rx|cnt[2]~18 ) # (!\speed_rx|cnt [3]))

	.dataa(\speed_rx|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_rx|cnt[2]~18 ),
	.combout(\speed_rx|cnt[3]~19_combout ),
	.cout(\speed_rx|cnt[3]~20 ));
// synopsys translate_off
defparam \speed_rx|cnt[3]~19 .lut_mask = 16'h5A5F;
defparam \speed_rx|cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \speed_rx|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_rx|cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_rx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_rx|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_rx|cnt[3] .is_wysiwyg = "true";
defparam \speed_rx|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \speed_rx|cnt[4]~21 (
// Equation(s):
// \speed_rx|cnt[4]~21_combout  = (\speed_rx|cnt [4] & (\speed_rx|cnt[3]~20  $ (GND))) # (!\speed_rx|cnt [4] & (!\speed_rx|cnt[3]~20  & VCC))
// \speed_rx|cnt[4]~22  = CARRY((\speed_rx|cnt [4] & !\speed_rx|cnt[3]~20 ))

	.dataa(\speed_rx|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_rx|cnt[3]~20 ),
	.combout(\speed_rx|cnt[4]~21_combout ),
	.cout(\speed_rx|cnt[4]~22 ));
// synopsys translate_off
defparam \speed_rx|cnt[4]~21 .lut_mask = 16'hA50A;
defparam \speed_rx|cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N13
dffeas \speed_rx|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_rx|cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_rx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_rx|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_rx|cnt[4] .is_wysiwyg = "true";
defparam \speed_rx|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \speed_rx|cnt[5]~23 (
// Equation(s):
// \speed_rx|cnt[5]~23_combout  = (\speed_rx|cnt [5] & (!\speed_rx|cnt[4]~22 )) # (!\speed_rx|cnt [5] & ((\speed_rx|cnt[4]~22 ) # (GND)))
// \speed_rx|cnt[5]~24  = CARRY((!\speed_rx|cnt[4]~22 ) # (!\speed_rx|cnt [5]))

	.dataa(gnd),
	.datab(\speed_rx|cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_rx|cnt[4]~22 ),
	.combout(\speed_rx|cnt[5]~23_combout ),
	.cout(\speed_rx|cnt[5]~24 ));
// synopsys translate_off
defparam \speed_rx|cnt[5]~23 .lut_mask = 16'h3C3F;
defparam \speed_rx|cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N15
dffeas \speed_rx|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_rx|cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_rx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_rx|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_rx|cnt[5] .is_wysiwyg = "true";
defparam \speed_rx|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \speed_rx|cnt[6]~25 (
// Equation(s):
// \speed_rx|cnt[6]~25_combout  = (\speed_rx|cnt [6] & (\speed_rx|cnt[5]~24  $ (GND))) # (!\speed_rx|cnt [6] & (!\speed_rx|cnt[5]~24  & VCC))
// \speed_rx|cnt[6]~26  = CARRY((\speed_rx|cnt [6] & !\speed_rx|cnt[5]~24 ))

	.dataa(gnd),
	.datab(\speed_rx|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_rx|cnt[5]~24 ),
	.combout(\speed_rx|cnt[6]~25_combout ),
	.cout(\speed_rx|cnt[6]~26 ));
// synopsys translate_off
defparam \speed_rx|cnt[6]~25 .lut_mask = 16'hC30C;
defparam \speed_rx|cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \speed_rx|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_rx|cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_rx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_rx|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_rx|cnt[6] .is_wysiwyg = "true";
defparam \speed_rx|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \speed_rx|cnt[7]~27 (
// Equation(s):
// \speed_rx|cnt[7]~27_combout  = (\speed_rx|cnt [7] & (!\speed_rx|cnt[6]~26 )) # (!\speed_rx|cnt [7] & ((\speed_rx|cnt[6]~26 ) # (GND)))
// \speed_rx|cnt[7]~28  = CARRY((!\speed_rx|cnt[6]~26 ) # (!\speed_rx|cnt [7]))

	.dataa(gnd),
	.datab(\speed_rx|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_rx|cnt[6]~26 ),
	.combout(\speed_rx|cnt[7]~27_combout ),
	.cout(\speed_rx|cnt[7]~28 ));
// synopsys translate_off
defparam \speed_rx|cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \speed_rx|cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N19
dffeas \speed_rx|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_rx|cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_rx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_rx|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_rx|cnt[7] .is_wysiwyg = "true";
defparam \speed_rx|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \speed_rx|cnt[8]~29 (
// Equation(s):
// \speed_rx|cnt[8]~29_combout  = (\speed_rx|cnt [8] & (\speed_rx|cnt[7]~28  $ (GND))) # (!\speed_rx|cnt [8] & (!\speed_rx|cnt[7]~28  & VCC))
// \speed_rx|cnt[8]~30  = CARRY((\speed_rx|cnt [8] & !\speed_rx|cnt[7]~28 ))

	.dataa(gnd),
	.datab(\speed_rx|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_rx|cnt[7]~28 ),
	.combout(\speed_rx|cnt[8]~29_combout ),
	.cout(\speed_rx|cnt[8]~30 ));
// synopsys translate_off
defparam \speed_rx|cnt[8]~29 .lut_mask = 16'hC30C;
defparam \speed_rx|cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N21
dffeas \speed_rx|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_rx|cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_rx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_rx|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_rx|cnt[8] .is_wysiwyg = "true";
defparam \speed_rx|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \speed_rx|cnt[9]~31 (
// Equation(s):
// \speed_rx|cnt[9]~31_combout  = (\speed_rx|cnt [9] & (!\speed_rx|cnt[8]~30 )) # (!\speed_rx|cnt [9] & ((\speed_rx|cnt[8]~30 ) # (GND)))
// \speed_rx|cnt[9]~32  = CARRY((!\speed_rx|cnt[8]~30 ) # (!\speed_rx|cnt [9]))

	.dataa(\speed_rx|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_rx|cnt[8]~30 ),
	.combout(\speed_rx|cnt[9]~31_combout ),
	.cout(\speed_rx|cnt[9]~32 ));
// synopsys translate_off
defparam \speed_rx|cnt[9]~31 .lut_mask = 16'h5A5F;
defparam \speed_rx|cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \speed_rx|cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_rx|cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_rx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_rx|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_rx|cnt[9] .is_wysiwyg = "true";
defparam \speed_rx|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \speed_rx|cnt[10]~33 (
// Equation(s):
// \speed_rx|cnt[10]~33_combout  = (\speed_rx|cnt [10] & (\speed_rx|cnt[9]~32  $ (GND))) # (!\speed_rx|cnt [10] & (!\speed_rx|cnt[9]~32  & VCC))
// \speed_rx|cnt[10]~34  = CARRY((\speed_rx|cnt [10] & !\speed_rx|cnt[9]~32 ))

	.dataa(gnd),
	.datab(\speed_rx|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_rx|cnt[9]~32 ),
	.combout(\speed_rx|cnt[10]~33_combout ),
	.cout(\speed_rx|cnt[10]~34 ));
// synopsys translate_off
defparam \speed_rx|cnt[10]~33 .lut_mask = 16'hC30C;
defparam \speed_rx|cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \speed_rx|cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_rx|cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_rx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_rx|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_rx|cnt[10] .is_wysiwyg = "true";
defparam \speed_rx|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N27
dffeas \speed_rx|cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_rx|cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_rx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_rx|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_rx|cnt[11] .is_wysiwyg = "true";
defparam \speed_rx|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \speed_rx|always1~2 (
// Equation(s):
// \speed_rx|always1~2_combout  = (\speed_rx|cnt [11] & !\speed_rx|cnt [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\speed_rx|cnt [11]),
	.datad(\speed_rx|cnt [12]),
	.cin(gnd),
	.combout(\speed_rx|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \speed_rx|always1~2 .lut_mask = 16'h00F0;
defparam \speed_rx|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \speed_rx|always1~0 (
// Equation(s):
// \speed_rx|always1~0_combout  = (!\speed_rx|cnt [4] & (\speed_rx|cnt [3] & (!\speed_rx|cnt [2] & \my_uart_rx|bps_start_r~q )))

	.dataa(\speed_rx|cnt [4]),
	.datab(\speed_rx|cnt [3]),
	.datac(\speed_rx|cnt [2]),
	.datad(\my_uart_rx|bps_start_r~q ),
	.cin(gnd),
	.combout(\speed_rx|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \speed_rx|always1~0 .lut_mask = 16'h0400;
defparam \speed_rx|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \speed_rx|always1~1 (
// Equation(s):
// \speed_rx|always1~1_combout  = (!\speed_rx|cnt [6] & (!\speed_rx|cnt [10] & (\speed_rx|cnt [5] & \speed_rx|cnt [9])))

	.dataa(\speed_rx|cnt [6]),
	.datab(\speed_rx|cnt [10]),
	.datac(\speed_rx|cnt [5]),
	.datad(\speed_rx|cnt [9]),
	.cin(gnd),
	.combout(\speed_rx|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \speed_rx|always1~1 .lut_mask = 16'h1000;
defparam \speed_rx|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \speed_rx|always1~3 (
// Equation(s):
// \speed_rx|always1~3_combout  = (\speed_rx|always1~2_combout  & (\speed_rx|always1~0_combout  & (\speed_rx|Equal0~0_combout  & \speed_rx|always1~1_combout )))

	.dataa(\speed_rx|always1~2_combout ),
	.datab(\speed_rx|always1~0_combout ),
	.datac(\speed_rx|Equal0~0_combout ),
	.datad(\speed_rx|always1~1_combout ),
	.cin(gnd),
	.combout(\speed_rx|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \speed_rx|always1~3 .lut_mask = 16'h8000;
defparam \speed_rx|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N5
dffeas \speed_rx|clk_bps_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_rx|always1~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_rx|clk_bps_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \speed_rx|clk_bps_r .is_wysiwyg = "true";
defparam \speed_rx|clk_bps_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \my_uart_rx|num[0]~4 (
// Equation(s):
// \my_uart_rx|num[0]~4_combout  = (\speed_rx|clk_bps_r~q  & ((\my_uart_rx|num [0] $ (\my_uart_rx|rx_int~q )))) # (!\speed_rx|clk_bps_r~q  & (\my_uart_rx|num [0] & ((\my_uart_rx|Equal0~0_combout ) # (!\my_uart_rx|rx_int~q ))))

	.dataa(\my_uart_rx|Equal0~0_combout ),
	.datab(\speed_rx|clk_bps_r~q ),
	.datac(\my_uart_rx|num [0]),
	.datad(\my_uart_rx|rx_int~q ),
	.cin(gnd),
	.combout(\my_uart_rx|num[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|num[0]~4 .lut_mask = 16'h2CF0;
defparam \my_uart_rx|num[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N21
dffeas \my_uart_rx|num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|num[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|num[0] .is_wysiwyg = "true";
defparam \my_uart_rx|num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \my_uart_rx|num[3]~0 (
// Equation(s):
// \my_uart_rx|num[3]~0_combout  = (\my_uart_rx|rx_int~q  & ((\speed_rx|clk_bps_r~q ) # (!\my_uart_rx|Equal0~0_combout )))

	.dataa(\my_uart_rx|Equal0~0_combout ),
	.datab(\speed_rx|clk_bps_r~q ),
	.datac(gnd),
	.datad(\my_uart_rx|rx_int~q ),
	.cin(gnd),
	.combout(\my_uart_rx|num[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|num[3]~0 .lut_mask = 16'hDD00;
defparam \my_uart_rx|num[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \my_uart_rx|num[1]~3 (
// Equation(s):
// \my_uart_rx|num[1]~3_combout  = (\my_uart_rx|num[3]~0_combout  & (\speed_rx|clk_bps_r~q  & (\my_uart_rx|num [0] $ (\my_uart_rx|num [1])))) # (!\my_uart_rx|num[3]~0_combout  & (((\my_uart_rx|num [1]))))

	.dataa(\my_uart_rx|num [0]),
	.datab(\speed_rx|clk_bps_r~q ),
	.datac(\my_uart_rx|num [1]),
	.datad(\my_uart_rx|num[3]~0_combout ),
	.cin(gnd),
	.combout(\my_uart_rx|num[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|num[1]~3 .lut_mask = 16'h48F0;
defparam \my_uart_rx|num[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N11
dffeas \my_uart_rx|num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|num[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|num[1] .is_wysiwyg = "true";
defparam \my_uart_rx|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \my_uart_rx|Add0~0 (
// Equation(s):
// \my_uart_rx|Add0~0_combout  = \my_uart_rx|num [2] $ (((\my_uart_rx|num [0] & \my_uart_rx|num [1])))

	.dataa(\my_uart_rx|num [2]),
	.datab(\my_uart_rx|num [0]),
	.datac(gnd),
	.datad(\my_uart_rx|num [1]),
	.cin(gnd),
	.combout(\my_uart_rx|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|Add0~0 .lut_mask = 16'h66AA;
defparam \my_uart_rx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \my_uart_rx|num[2]~1 (
// Equation(s):
// \my_uart_rx|num[2]~1_combout  = (\my_uart_rx|num[3]~0_combout  & (\my_uart_rx|Add0~0_combout  & (\speed_rx|clk_bps_r~q ))) # (!\my_uart_rx|num[3]~0_combout  & (((\my_uart_rx|num [2]))))

	.dataa(\my_uart_rx|Add0~0_combout ),
	.datab(\speed_rx|clk_bps_r~q ),
	.datac(\my_uart_rx|num [2]),
	.datad(\my_uart_rx|num[3]~0_combout ),
	.cin(gnd),
	.combout(\my_uart_rx|num[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|num[2]~1 .lut_mask = 16'h88F0;
defparam \my_uart_rx|num[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N27
dffeas \my_uart_rx|num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|num[2]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|num[2] .is_wysiwyg = "true";
defparam \my_uart_rx|num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \my_uart_rx|Add0~1 (
// Equation(s):
// \my_uart_rx|Add0~1_combout  = \my_uart_rx|num [3] $ (((\my_uart_rx|num [1] & (\my_uart_rx|num [0] & \my_uart_rx|num [2]))))

	.dataa(\my_uart_rx|num [1]),
	.datab(\my_uart_rx|num [0]),
	.datac(\my_uart_rx|num [2]),
	.datad(\my_uart_rx|num [3]),
	.cin(gnd),
	.combout(\my_uart_rx|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|Add0~1 .lut_mask = 16'h7F80;
defparam \my_uart_rx|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \my_uart_rx|num[3]~2 (
// Equation(s):
// \my_uart_rx|num[3]~2_combout  = (\my_uart_rx|num[3]~0_combout  & (\speed_rx|clk_bps_r~q  & (\my_uart_rx|Add0~1_combout ))) # (!\my_uart_rx|num[3]~0_combout  & (((\my_uart_rx|num [3]))))

	.dataa(\speed_rx|clk_bps_r~q ),
	.datab(\my_uart_rx|Add0~1_combout ),
	.datac(\my_uart_rx|num [3]),
	.datad(\my_uart_rx|num[3]~0_combout ),
	.cin(gnd),
	.combout(\my_uart_rx|num[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|num[3]~2 .lut_mask = 16'h88F0;
defparam \my_uart_rx|num[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N17
dffeas \my_uart_rx|num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|num[3]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|num[3] .is_wysiwyg = "true";
defparam \my_uart_rx|num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \my_uart_rx|Equal0~0 (
// Equation(s):
// \my_uart_rx|Equal0~0_combout  = (((\my_uart_rx|num [2]) # (!\my_uart_rx|num [3])) # (!\my_uart_rx|num [0])) # (!\my_uart_rx|num [1])

	.dataa(\my_uart_rx|num [1]),
	.datab(\my_uart_rx|num [0]),
	.datac(\my_uart_rx|num [2]),
	.datad(\my_uart_rx|num [3]),
	.cin(gnd),
	.combout(\my_uart_rx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|Equal0~0 .lut_mask = 16'hF7FF;
defparam \my_uart_rx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \my_uart_rx|rx_int~0 (
// Equation(s):
// \my_uart_rx|rx_int~0_combout  = (\my_uart_rx|neg_rs232_rx~0_combout ) # ((\my_uart_rx|Equal0~0_combout  & \my_uart_rx|rx_int~q ))

	.dataa(\my_uart_rx|Equal0~0_combout ),
	.datab(gnd),
	.datac(\my_uart_rx|rx_int~q ),
	.datad(\my_uart_rx|neg_rs232_rx~0_combout ),
	.cin(gnd),
	.combout(\my_uart_rx|rx_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|rx_int~0 .lut_mask = 16'hFFA0;
defparam \my_uart_rx|rx_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N25
dffeas \my_uart_rx|rx_int (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|rx_int~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_int .is_wysiwyg = "true";
defparam \my_uart_rx|rx_int .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N31
dffeas \my_uart_tx|rx_int0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rx_int~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|rx_int0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|rx_int0 .is_wysiwyg = "true";
defparam \my_uart_tx|rx_int0 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N31
dffeas \my_uart_tx|rx_int1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_tx|rx_int0~q ),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|rx_int1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|rx_int1 .is_wysiwyg = "true";
defparam \my_uart_tx|rx_int1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneive_lcell_comb \speed_tx|cnt[0]~13 (
// Equation(s):
// \speed_tx|cnt[0]~13_combout  = \speed_tx|cnt [0] $ (VCC)
// \speed_tx|cnt[0]~14  = CARRY(\speed_tx|cnt [0])

	.dataa(gnd),
	.datab(\speed_tx|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\speed_tx|cnt[0]~13_combout ),
	.cout(\speed_tx|cnt[0]~14 ));
// synopsys translate_off
defparam \speed_tx|cnt[0]~13 .lut_mask = 16'h33CC;
defparam \speed_tx|cnt[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneive_lcell_comb \speed_tx|Equal0~1 (
// Equation(s):
// \speed_tx|Equal0~1_combout  = (!\speed_tx|cnt [5] & (\speed_tx|cnt [4] & (!\speed_tx|cnt [3] & \speed_tx|cnt [2])))

	.dataa(\speed_tx|cnt [5]),
	.datab(\speed_tx|cnt [4]),
	.datac(\speed_tx|cnt [3]),
	.datad(\speed_tx|cnt [2]),
	.cin(gnd),
	.combout(\speed_tx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \speed_tx|Equal0~1 .lut_mask = 16'h0400;
defparam \speed_tx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneive_lcell_comb \speed_tx|Equal0~0 (
// Equation(s):
// \speed_tx|Equal0~0_combout  = (\speed_tx|cnt [0] & (!\speed_tx|cnt [8] & (\speed_tx|cnt [1] & !\speed_tx|cnt [7])))

	.dataa(\speed_tx|cnt [0]),
	.datab(\speed_tx|cnt [8]),
	.datac(\speed_tx|cnt [1]),
	.datad(\speed_tx|cnt [7]),
	.cin(gnd),
	.combout(\speed_tx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \speed_tx|Equal0~0 .lut_mask = 16'h0020;
defparam \speed_tx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \my_uart_tx|rx_int2~feeder (
// Equation(s):
// \my_uart_tx|rx_int2~feeder_combout  = \my_uart_tx|rx_int1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_uart_tx|rx_int1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_uart_tx|rx_int2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|rx_int2~feeder .lut_mask = 16'hF0F0;
defparam \my_uart_tx|rx_int2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N15
dffeas \my_uart_tx|rx_int2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_tx|rx_int2~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|rx_int2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|rx_int2 .is_wysiwyg = "true";
defparam \my_uart_tx|rx_int2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \my_uart_tx|bps_start_r~2 (
// Equation(s):
// \my_uart_tx|bps_start_r~2_combout  = (\my_uart_tx|rx_int1~q  & (\my_uart_tx|Equal0~0_combout  & (\my_uart_tx|bps_start_r~q ))) # (!\my_uart_tx|rx_int1~q  & ((\my_uart_tx|rx_int2~q ) # ((\my_uart_tx|Equal0~0_combout  & \my_uart_tx|bps_start_r~q ))))

	.dataa(\my_uart_tx|rx_int1~q ),
	.datab(\my_uart_tx|Equal0~0_combout ),
	.datac(\my_uart_tx|bps_start_r~q ),
	.datad(\my_uart_tx|rx_int2~q ),
	.cin(gnd),
	.combout(\my_uart_tx|bps_start_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|bps_start_r~2 .lut_mask = 16'hD5C0;
defparam \my_uart_tx|bps_start_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N25
dffeas \my_uart_tx|bps_start_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_tx|bps_start_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|bps_start_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|bps_start_r .is_wysiwyg = "true";
defparam \my_uart_tx|bps_start_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N12
cycloneive_lcell_comb \speed_tx|Equal0~2 (
// Equation(s):
// \speed_tx|Equal0~2_combout  = (\speed_tx|cnt [6] & !\speed_tx|cnt [9])

	.dataa(\speed_tx|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\speed_tx|cnt [9]),
	.cin(gnd),
	.combout(\speed_tx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \speed_tx|Equal0~2 .lut_mask = 16'h00AA;
defparam \speed_tx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N26
cycloneive_lcell_comb \speed_tx|Equal0~3 (
// Equation(s):
// \speed_tx|Equal0~3_combout  = (!\speed_tx|cnt [11] & (\speed_tx|cnt [10] & (\speed_tx|cnt [12] & \speed_tx|Equal0~2_combout )))

	.dataa(\speed_tx|cnt [11]),
	.datab(\speed_tx|cnt [10]),
	.datac(\speed_tx|cnt [12]),
	.datad(\speed_tx|Equal0~2_combout ),
	.cin(gnd),
	.combout(\speed_tx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \speed_tx|Equal0~3 .lut_mask = 16'h4000;
defparam \speed_tx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneive_lcell_comb \speed_tx|always0~0 (
// Equation(s):
// \speed_tx|always0~0_combout  = ((\speed_tx|Equal0~1_combout  & (\speed_tx|Equal0~0_combout  & \speed_tx|Equal0~3_combout ))) # (!\my_uart_tx|bps_start_r~q )

	.dataa(\speed_tx|Equal0~1_combout ),
	.datab(\speed_tx|Equal0~0_combout ),
	.datac(\my_uart_tx|bps_start_r~q ),
	.datad(\speed_tx|Equal0~3_combout ),
	.cin(gnd),
	.combout(\speed_tx|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \speed_tx|always0~0 .lut_mask = 16'h8F0F;
defparam \speed_tx|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N3
dffeas \speed_tx|cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_tx|cnt[0]~13_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_tx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_tx|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_tx|cnt[0] .is_wysiwyg = "true";
defparam \speed_tx|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneive_lcell_comb \speed_tx|cnt[1]~15 (
// Equation(s):
// \speed_tx|cnt[1]~15_combout  = (\speed_tx|cnt [1] & (!\speed_tx|cnt[0]~14 )) # (!\speed_tx|cnt [1] & ((\speed_tx|cnt[0]~14 ) # (GND)))
// \speed_tx|cnt[1]~16  = CARRY((!\speed_tx|cnt[0]~14 ) # (!\speed_tx|cnt [1]))

	.dataa(gnd),
	.datab(\speed_tx|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_tx|cnt[0]~14 ),
	.combout(\speed_tx|cnt[1]~15_combout ),
	.cout(\speed_tx|cnt[1]~16 ));
// synopsys translate_off
defparam \speed_tx|cnt[1]~15 .lut_mask = 16'h3C3F;
defparam \speed_tx|cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N5
dffeas \speed_tx|cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_tx|cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_tx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_tx|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_tx|cnt[1] .is_wysiwyg = "true";
defparam \speed_tx|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneive_lcell_comb \speed_tx|cnt[2]~17 (
// Equation(s):
// \speed_tx|cnt[2]~17_combout  = (\speed_tx|cnt [2] & (\speed_tx|cnt[1]~16  $ (GND))) # (!\speed_tx|cnt [2] & (!\speed_tx|cnt[1]~16  & VCC))
// \speed_tx|cnt[2]~18  = CARRY((\speed_tx|cnt [2] & !\speed_tx|cnt[1]~16 ))

	.dataa(\speed_tx|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_tx|cnt[1]~16 ),
	.combout(\speed_tx|cnt[2]~17_combout ),
	.cout(\speed_tx|cnt[2]~18 ));
// synopsys translate_off
defparam \speed_tx|cnt[2]~17 .lut_mask = 16'hA50A;
defparam \speed_tx|cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N7
dffeas \speed_tx|cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_tx|cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_tx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_tx|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_tx|cnt[2] .is_wysiwyg = "true";
defparam \speed_tx|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneive_lcell_comb \speed_tx|cnt[3]~19 (
// Equation(s):
// \speed_tx|cnt[3]~19_combout  = (\speed_tx|cnt [3] & (!\speed_tx|cnt[2]~18 )) # (!\speed_tx|cnt [3] & ((\speed_tx|cnt[2]~18 ) # (GND)))
// \speed_tx|cnt[3]~20  = CARRY((!\speed_tx|cnt[2]~18 ) # (!\speed_tx|cnt [3]))

	.dataa(gnd),
	.datab(\speed_tx|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_tx|cnt[2]~18 ),
	.combout(\speed_tx|cnt[3]~19_combout ),
	.cout(\speed_tx|cnt[3]~20 ));
// synopsys translate_off
defparam \speed_tx|cnt[3]~19 .lut_mask = 16'h3C3F;
defparam \speed_tx|cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N9
dffeas \speed_tx|cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_tx|cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_tx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_tx|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_tx|cnt[3] .is_wysiwyg = "true";
defparam \speed_tx|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \speed_tx|cnt[4]~21 (
// Equation(s):
// \speed_tx|cnt[4]~21_combout  = (\speed_tx|cnt [4] & (\speed_tx|cnt[3]~20  $ (GND))) # (!\speed_tx|cnt [4] & (!\speed_tx|cnt[3]~20  & VCC))
// \speed_tx|cnt[4]~22  = CARRY((\speed_tx|cnt [4] & !\speed_tx|cnt[3]~20 ))

	.dataa(\speed_tx|cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_tx|cnt[3]~20 ),
	.combout(\speed_tx|cnt[4]~21_combout ),
	.cout(\speed_tx|cnt[4]~22 ));
// synopsys translate_off
defparam \speed_tx|cnt[4]~21 .lut_mask = 16'hA50A;
defparam \speed_tx|cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N11
dffeas \speed_tx|cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_tx|cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_tx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_tx|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_tx|cnt[4] .is_wysiwyg = "true";
defparam \speed_tx|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \speed_tx|cnt[5]~23 (
// Equation(s):
// \speed_tx|cnt[5]~23_combout  = (\speed_tx|cnt [5] & (!\speed_tx|cnt[4]~22 )) # (!\speed_tx|cnt [5] & ((\speed_tx|cnt[4]~22 ) # (GND)))
// \speed_tx|cnt[5]~24  = CARRY((!\speed_tx|cnt[4]~22 ) # (!\speed_tx|cnt [5]))

	.dataa(\speed_tx|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_tx|cnt[4]~22 ),
	.combout(\speed_tx|cnt[5]~23_combout ),
	.cout(\speed_tx|cnt[5]~24 ));
// synopsys translate_off
defparam \speed_tx|cnt[5]~23 .lut_mask = 16'h5A5F;
defparam \speed_tx|cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N13
dffeas \speed_tx|cnt[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_tx|cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_tx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_tx|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_tx|cnt[5] .is_wysiwyg = "true";
defparam \speed_tx|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneive_lcell_comb \speed_tx|cnt[6]~25 (
// Equation(s):
// \speed_tx|cnt[6]~25_combout  = (\speed_tx|cnt [6] & (\speed_tx|cnt[5]~24  $ (GND))) # (!\speed_tx|cnt [6] & (!\speed_tx|cnt[5]~24  & VCC))
// \speed_tx|cnt[6]~26  = CARRY((\speed_tx|cnt [6] & !\speed_tx|cnt[5]~24 ))

	.dataa(gnd),
	.datab(\speed_tx|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_tx|cnt[5]~24 ),
	.combout(\speed_tx|cnt[6]~25_combout ),
	.cout(\speed_tx|cnt[6]~26 ));
// synopsys translate_off
defparam \speed_tx|cnt[6]~25 .lut_mask = 16'hC30C;
defparam \speed_tx|cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N15
dffeas \speed_tx|cnt[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_tx|cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_tx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_tx|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_tx|cnt[6] .is_wysiwyg = "true";
defparam \speed_tx|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \speed_tx|cnt[7]~27 (
// Equation(s):
// \speed_tx|cnt[7]~27_combout  = (\speed_tx|cnt [7] & (!\speed_tx|cnt[6]~26 )) # (!\speed_tx|cnt [7] & ((\speed_tx|cnt[6]~26 ) # (GND)))
// \speed_tx|cnt[7]~28  = CARRY((!\speed_tx|cnt[6]~26 ) # (!\speed_tx|cnt [7]))

	.dataa(gnd),
	.datab(\speed_tx|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_tx|cnt[6]~26 ),
	.combout(\speed_tx|cnt[7]~27_combout ),
	.cout(\speed_tx|cnt[7]~28 ));
// synopsys translate_off
defparam \speed_tx|cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \speed_tx|cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \speed_tx|cnt[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_tx|cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_tx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_tx|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_tx|cnt[7] .is_wysiwyg = "true";
defparam \speed_tx|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneive_lcell_comb \speed_tx|cnt[8]~29 (
// Equation(s):
// \speed_tx|cnt[8]~29_combout  = (\speed_tx|cnt [8] & (\speed_tx|cnt[7]~28  $ (GND))) # (!\speed_tx|cnt [8] & (!\speed_tx|cnt[7]~28  & VCC))
// \speed_tx|cnt[8]~30  = CARRY((\speed_tx|cnt [8] & !\speed_tx|cnt[7]~28 ))

	.dataa(gnd),
	.datab(\speed_tx|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_tx|cnt[7]~28 ),
	.combout(\speed_tx|cnt[8]~29_combout ),
	.cout(\speed_tx|cnt[8]~30 ));
// synopsys translate_off
defparam \speed_tx|cnt[8]~29 .lut_mask = 16'hC30C;
defparam \speed_tx|cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N19
dffeas \speed_tx|cnt[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_tx|cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_tx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_tx|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_tx|cnt[8] .is_wysiwyg = "true";
defparam \speed_tx|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \speed_tx|cnt[9]~31 (
// Equation(s):
// \speed_tx|cnt[9]~31_combout  = (\speed_tx|cnt [9] & (!\speed_tx|cnt[8]~30 )) # (!\speed_tx|cnt [9] & ((\speed_tx|cnt[8]~30 ) # (GND)))
// \speed_tx|cnt[9]~32  = CARRY((!\speed_tx|cnt[8]~30 ) # (!\speed_tx|cnt [9]))

	.dataa(gnd),
	.datab(\speed_tx|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_tx|cnt[8]~30 ),
	.combout(\speed_tx|cnt[9]~31_combout ),
	.cout(\speed_tx|cnt[9]~32 ));
// synopsys translate_off
defparam \speed_tx|cnt[9]~31 .lut_mask = 16'h3C3F;
defparam \speed_tx|cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \speed_tx|cnt[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_tx|cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_tx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_tx|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_tx|cnt[9] .is_wysiwyg = "true";
defparam \speed_tx|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneive_lcell_comb \speed_tx|cnt[10]~33 (
// Equation(s):
// \speed_tx|cnt[10]~33_combout  = (\speed_tx|cnt [10] & (\speed_tx|cnt[9]~32  $ (GND))) # (!\speed_tx|cnt [10] & (!\speed_tx|cnt[9]~32  & VCC))
// \speed_tx|cnt[10]~34  = CARRY((\speed_tx|cnt [10] & !\speed_tx|cnt[9]~32 ))

	.dataa(\speed_tx|cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_tx|cnt[9]~32 ),
	.combout(\speed_tx|cnt[10]~33_combout ),
	.cout(\speed_tx|cnt[10]~34 ));
// synopsys translate_off
defparam \speed_tx|cnt[10]~33 .lut_mask = 16'hA50A;
defparam \speed_tx|cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N23
dffeas \speed_tx|cnt[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_tx|cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_tx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_tx|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_tx|cnt[10] .is_wysiwyg = "true";
defparam \speed_tx|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \speed_tx|cnt[11]~35 (
// Equation(s):
// \speed_tx|cnt[11]~35_combout  = (\speed_tx|cnt [11] & (!\speed_tx|cnt[10]~34 )) # (!\speed_tx|cnt [11] & ((\speed_tx|cnt[10]~34 ) # (GND)))
// \speed_tx|cnt[11]~36  = CARRY((!\speed_tx|cnt[10]~34 ) # (!\speed_tx|cnt [11]))

	.dataa(gnd),
	.datab(\speed_tx|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\speed_tx|cnt[10]~34 ),
	.combout(\speed_tx|cnt[11]~35_combout ),
	.cout(\speed_tx|cnt[11]~36 ));
// synopsys translate_off
defparam \speed_tx|cnt[11]~35 .lut_mask = 16'h3C3F;
defparam \speed_tx|cnt[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \speed_tx|cnt[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_tx|cnt[11]~35_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_tx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_tx|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_tx|cnt[11] .is_wysiwyg = "true";
defparam \speed_tx|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneive_lcell_comb \speed_tx|cnt[12]~37 (
// Equation(s):
// \speed_tx|cnt[12]~37_combout  = \speed_tx|cnt [12] $ (!\speed_tx|cnt[11]~36 )

	.dataa(\speed_tx|cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\speed_tx|cnt[11]~36 ),
	.combout(\speed_tx|cnt[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \speed_tx|cnt[12]~37 .lut_mask = 16'hA5A5;
defparam \speed_tx|cnt[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y16_N27
dffeas \speed_tx|cnt[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_tx|cnt[12]~37_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\speed_tx|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_tx|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \speed_tx|cnt[12] .is_wysiwyg = "true";
defparam \speed_tx|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N10
cycloneive_lcell_comb \speed_tx|always1~2 (
// Equation(s):
// \speed_tx|always1~2_combout  = (!\speed_tx|cnt [12] & \speed_tx|cnt [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\speed_tx|cnt [12]),
	.datad(\speed_tx|cnt [11]),
	.cin(gnd),
	.combout(\speed_tx|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \speed_tx|always1~2 .lut_mask = 16'h0F00;
defparam \speed_tx|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N28
cycloneive_lcell_comb \speed_tx|always1~1 (
// Equation(s):
// \speed_tx|always1~1_combout  = (!\speed_tx|cnt [6] & (!\speed_tx|cnt [10] & (\speed_tx|cnt [5] & \speed_tx|cnt [9])))

	.dataa(\speed_tx|cnt [6]),
	.datab(\speed_tx|cnt [10]),
	.datac(\speed_tx|cnt [5]),
	.datad(\speed_tx|cnt [9]),
	.cin(gnd),
	.combout(\speed_tx|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \speed_tx|always1~1 .lut_mask = 16'h1000;
defparam \speed_tx|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cycloneive_lcell_comb \speed_tx|always1~0 (
// Equation(s):
// \speed_tx|always1~0_combout  = (!\speed_tx|cnt [4] & (!\speed_tx|cnt [2] & (\my_uart_tx|bps_start_r~q  & \speed_tx|cnt [3])))

	.dataa(\speed_tx|cnt [4]),
	.datab(\speed_tx|cnt [2]),
	.datac(\my_uart_tx|bps_start_r~q ),
	.datad(\speed_tx|cnt [3]),
	.cin(gnd),
	.combout(\speed_tx|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \speed_tx|always1~0 .lut_mask = 16'h1000;
defparam \speed_tx|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N24
cycloneive_lcell_comb \speed_tx|always1~3 (
// Equation(s):
// \speed_tx|always1~3_combout  = (\speed_tx|always1~2_combout  & (\speed_tx|always1~1_combout  & (\speed_tx|Equal0~0_combout  & \speed_tx|always1~0_combout )))

	.dataa(\speed_tx|always1~2_combout ),
	.datab(\speed_tx|always1~1_combout ),
	.datac(\speed_tx|Equal0~0_combout ),
	.datad(\speed_tx|always1~0_combout ),
	.cin(gnd),
	.combout(\speed_tx|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \speed_tx|always1~3 .lut_mask = 16'h8000;
defparam \speed_tx|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N25
dffeas \speed_tx|clk_bps_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\speed_tx|always1~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\speed_tx|clk_bps_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \speed_tx|clk_bps_r .is_wysiwyg = "true";
defparam \speed_tx|clk_bps_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N6
cycloneive_lcell_comb \my_uart_tx|num[0]~4 (
// Equation(s):
// \my_uart_tx|num[0]~4_combout  = (\speed_tx|clk_bps_r~q  & ((\my_uart_tx|num [0] $ (\my_uart_tx|tx_en~q )))) # (!\speed_tx|clk_bps_r~q  & (\my_uart_tx|num [0] & ((\my_uart_tx|Equal0~0_combout ) # (!\my_uart_tx|tx_en~q ))))

	.dataa(\my_uart_tx|Equal0~0_combout ),
	.datab(\speed_tx|clk_bps_r~q ),
	.datac(\my_uart_tx|num [0]),
	.datad(\my_uart_tx|tx_en~q ),
	.cin(gnd),
	.combout(\my_uart_tx|num[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|num[0]~4 .lut_mask = 16'h2CF0;
defparam \my_uart_tx|num[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N7
dffeas \my_uart_tx|num[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_tx|num[0]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|num [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|num[0] .is_wysiwyg = "true";
defparam \my_uart_tx|num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N16
cycloneive_lcell_comb \my_uart_tx|num[3]~1 (
// Equation(s):
// \my_uart_tx|num[3]~1_combout  = (\my_uart_tx|tx_en~q  & ((\speed_tx|clk_bps_r~q ) # (!\my_uart_tx|Equal0~0_combout )))

	.dataa(\my_uart_tx|Equal0~0_combout ),
	.datab(\speed_tx|clk_bps_r~q ),
	.datac(gnd),
	.datad(\my_uart_tx|tx_en~q ),
	.cin(gnd),
	.combout(\my_uart_tx|num[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|num[3]~1 .lut_mask = 16'hDD00;
defparam \my_uart_tx|num[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N26
cycloneive_lcell_comb \my_uart_tx|num[1]~3 (
// Equation(s):
// \my_uart_tx|num[1]~3_combout  = (\my_uart_tx|num[3]~1_combout  & (\speed_tx|clk_bps_r~q  & (\my_uart_tx|num [0] $ (\my_uart_tx|num [1])))) # (!\my_uart_tx|num[3]~1_combout  & (((\my_uart_tx|num [1]))))

	.dataa(\my_uart_tx|num [0]),
	.datab(\speed_tx|clk_bps_r~q ),
	.datac(\my_uart_tx|num [1]),
	.datad(\my_uart_tx|num[3]~1_combout ),
	.cin(gnd),
	.combout(\my_uart_tx|num[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|num[1]~3 .lut_mask = 16'h48F0;
defparam \my_uart_tx|num[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N27
dffeas \my_uart_tx|num[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_tx|num[1]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|num [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|num[1] .is_wysiwyg = "true";
defparam \my_uart_tx|num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N30
cycloneive_lcell_comb \my_uart_tx|Add0~0 (
// Equation(s):
// \my_uart_tx|Add0~0_combout  = \my_uart_tx|num [2] $ (((\my_uart_tx|num [0] & \my_uart_tx|num [1])))

	.dataa(\my_uart_tx|num [0]),
	.datab(\my_uart_tx|num [2]),
	.datac(gnd),
	.datad(\my_uart_tx|num [1]),
	.cin(gnd),
	.combout(\my_uart_tx|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|Add0~0 .lut_mask = 16'h66CC;
defparam \my_uart_tx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N18
cycloneive_lcell_comb \my_uart_tx|num[2]~2 (
// Equation(s):
// \my_uart_tx|num[2]~2_combout  = (\my_uart_tx|num[3]~1_combout  & (\my_uart_tx|Add0~0_combout  & (\speed_tx|clk_bps_r~q ))) # (!\my_uart_tx|num[3]~1_combout  & (((\my_uart_tx|num [2]))))

	.dataa(\my_uart_tx|Add0~0_combout ),
	.datab(\speed_tx|clk_bps_r~q ),
	.datac(\my_uart_tx|num [2]),
	.datad(\my_uart_tx|num[3]~1_combout ),
	.cin(gnd),
	.combout(\my_uart_tx|num[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|num[2]~2 .lut_mask = 16'h88F0;
defparam \my_uart_tx|num[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N19
dffeas \my_uart_tx|num[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_tx|num[2]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|num [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|num[2] .is_wysiwyg = "true";
defparam \my_uart_tx|num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \my_uart_tx|Add0~1 (
// Equation(s):
// \my_uart_tx|Add0~1_combout  = \my_uart_tx|num [3] $ (((\my_uart_tx|num [0] & (\my_uart_tx|num [2] & \my_uart_tx|num [1]))))

	.dataa(\my_uart_tx|num [0]),
	.datab(\my_uart_tx|num [2]),
	.datac(\my_uart_tx|num [3]),
	.datad(\my_uart_tx|num [1]),
	.cin(gnd),
	.combout(\my_uart_tx|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|Add0~1 .lut_mask = 16'h78F0;
defparam \my_uart_tx|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N28
cycloneive_lcell_comb \my_uart_tx|num[3]~5 (
// Equation(s):
// \my_uart_tx|num[3]~5_combout  = (\my_uart_tx|num[3]~1_combout  & (\my_uart_tx|Add0~1_combout  & (\speed_tx|clk_bps_r~q ))) # (!\my_uart_tx|num[3]~1_combout  & (((\my_uart_tx|num [3]))))

	.dataa(\my_uart_tx|Add0~1_combout ),
	.datab(\speed_tx|clk_bps_r~q ),
	.datac(\my_uart_tx|num [3]),
	.datad(\my_uart_tx|num[3]~1_combout ),
	.cin(gnd),
	.combout(\my_uart_tx|num[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|num[3]~5 .lut_mask = 16'h88F0;
defparam \my_uart_tx|num[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N29
dffeas \my_uart_tx|num[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_tx|num[3]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|num [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|num[3] .is_wysiwyg = "true";
defparam \my_uart_tx|num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N12
cycloneive_lcell_comb \my_uart_tx|Equal0~0 (
// Equation(s):
// \my_uart_tx|Equal0~0_combout  = ((\my_uart_tx|num [2]) # ((!\my_uart_tx|num [1]) # (!\my_uart_tx|num [3]))) # (!\my_uart_tx|num [0])

	.dataa(\my_uart_tx|num [0]),
	.datab(\my_uart_tx|num [2]),
	.datac(\my_uart_tx|num [3]),
	.datad(\my_uart_tx|num [1]),
	.cin(gnd),
	.combout(\my_uart_tx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|Equal0~0 .lut_mask = 16'hDFFF;
defparam \my_uart_tx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \my_uart_tx|tx_en~2 (
// Equation(s):
// \my_uart_tx|tx_en~2_combout  = (\my_uart_tx|rx_int1~q  & (\my_uart_tx|Equal0~0_combout  & (\my_uart_tx|tx_en~q ))) # (!\my_uart_tx|rx_int1~q  & ((\my_uart_tx|rx_int2~q ) # ((\my_uart_tx|Equal0~0_combout  & \my_uart_tx|tx_en~q ))))

	.dataa(\my_uart_tx|rx_int1~q ),
	.datab(\my_uart_tx|Equal0~0_combout ),
	.datac(\my_uart_tx|tx_en~q ),
	.datad(\my_uart_tx|rx_int2~q ),
	.cin(gnd),
	.combout(\my_uart_tx|tx_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|tx_en~2 .lut_mask = 16'hD5C0;
defparam \my_uart_tx|tx_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \my_uart_tx|tx_en (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_tx|tx_en~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|tx_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|tx_en .is_wysiwyg = "true";
defparam \my_uart_tx|tx_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \my_uart_rx|Decoder0~5 (
// Equation(s):
// \my_uart_rx|Decoder0~5_combout  = (!\my_uart_rx|num [2] & \my_uart_rx|num [3])

	.dataa(\my_uart_rx|num [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart_rx|num [3]),
	.cin(gnd),
	.combout(\my_uart_rx|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|Decoder0~5 .lut_mask = 16'h5500;
defparam \my_uart_rx|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \my_uart_rx|Decoder0~3 (
// Equation(s):
// \my_uart_rx|Decoder0~3_combout  = (\my_uart_rx|rx_int~q  & (!\my_uart_rx|num [0] & (\speed_rx|clk_bps_r~q  & !\my_uart_rx|num [1])))

	.dataa(\my_uart_rx|rx_int~q ),
	.datab(\my_uart_rx|num [0]),
	.datac(\speed_rx|clk_bps_r~q ),
	.datad(\my_uart_rx|num [1]),
	.cin(gnd),
	.combout(\my_uart_rx|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|Decoder0~3 .lut_mask = 16'h0020;
defparam \my_uart_rx|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \my_uart_rx|rx_temp_data[7]~4 (
// Equation(s):
// \my_uart_rx|rx_temp_data[7]~4_combout  = (\my_uart_rx|Decoder0~5_combout  & ((\my_uart_rx|Decoder0~3_combout  & (\rs232_rx~input_o )) # (!\my_uart_rx|Decoder0~3_combout  & ((\my_uart_rx|rx_temp_data [7]))))) # (!\my_uart_rx|Decoder0~5_combout  & 
// (((\my_uart_rx|rx_temp_data [7]))))

	.dataa(\my_uart_rx|Decoder0~5_combout ),
	.datab(\rs232_rx~input_o ),
	.datac(\my_uart_rx|rx_temp_data [7]),
	.datad(\my_uart_rx|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\my_uart_rx|rx_temp_data[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[7]~4 .lut_mask = 16'hD8F0;
defparam \my_uart_rx|rx_temp_data[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N7
dffeas \my_uart_rx|rx_temp_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|rx_temp_data[7]~4_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_temp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[7] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_temp_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \my_uart_rx|rx_data_r[7]~feeder (
// Equation(s):
// \my_uart_rx|rx_data_r[7]~feeder_combout  = \my_uart_rx|rx_temp_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart_rx|rx_temp_data [7]),
	.cin(gnd),
	.combout(\my_uart_rx|rx_data_r[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|rx_data_r[7]~feeder .lut_mask = 16'hFF00;
defparam \my_uart_rx|rx_data_r[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \my_uart_rx|rx_data_r[7]~0 (
// Equation(s):
// \my_uart_rx|rx_data_r[7]~0_combout  = (!\my_uart_rx|Equal0~0_combout  & (!\speed_rx|clk_bps_r~q  & \my_uart_rx|rx_int~q ))

	.dataa(\my_uart_rx|Equal0~0_combout ),
	.datab(\speed_rx|clk_bps_r~q ),
	.datac(gnd),
	.datad(\my_uart_rx|rx_int~q ),
	.cin(gnd),
	.combout(\my_uart_rx|rx_data_r[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|rx_data_r[7]~0 .lut_mask = 16'h1100;
defparam \my_uart_rx|rx_data_r[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N1
dffeas \my_uart_rx|rx_data_r[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|rx_data_r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_data_r[7] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_data_r[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N0
cycloneive_lcell_comb \my_uart_tx|neg_rx_int (
// Equation(s):
// \my_uart_tx|neg_rx_int~combout  = (!\my_uart_tx|rx_int1~q  & \my_uart_tx|rx_int2~q )

	.dataa(gnd),
	.datab(\my_uart_tx|rx_int1~q ),
	.datac(gnd),
	.datad(\my_uart_tx|rx_int2~q ),
	.cin(gnd),
	.combout(\my_uart_tx|neg_rx_int~combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|neg_rx_int .lut_mask = 16'h3300;
defparam \my_uart_tx|neg_rx_int .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N23
dffeas \my_uart_tx|tx_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rx_data_r [7]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|neg_rx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|tx_data[7] .is_wysiwyg = "true";
defparam \my_uart_tx|tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \my_uart_tx|rs232_tx_r~0 (
// Equation(s):
// \my_uart_tx|rs232_tx_r~0_combout  = (\my_uart_tx|num [0]) # ((\my_uart_tx|num [2]) # ((\my_uart_tx|tx_data [7]) # (\my_uart_tx|num [1])))

	.dataa(\my_uart_tx|num [0]),
	.datab(\my_uart_tx|num [2]),
	.datac(\my_uart_tx|tx_data [7]),
	.datad(\my_uart_tx|num [1]),
	.cin(gnd),
	.combout(\my_uart_tx|rs232_tx_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|rs232_tx_r~0 .lut_mask = 16'hFFFE;
defparam \my_uart_tx|rs232_tx_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N24
cycloneive_lcell_comb \my_uart_tx|num[0]~0 (
// Equation(s):
// \my_uart_tx|num[0]~0_combout  = (\my_uart_tx|tx_en~q  & \speed_tx|clk_bps_r~q )

	.dataa(\my_uart_tx|tx_en~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\speed_tx|clk_bps_r~q ),
	.cin(gnd),
	.combout(\my_uart_tx|num[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|num[0]~0 .lut_mask = 16'hAA00;
defparam \my_uart_tx|num[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N22
cycloneive_lcell_comb \my_uart_tx|rs232_tx_r~1 (
// Equation(s):
// \my_uart_tx|rs232_tx_r~1_combout  = (\my_uart_tx|num[0]~0_combout  & (((\my_uart_tx|rs232_tx_r~0_combout  & \my_uart_tx|num [3])))) # (!\my_uart_tx|num[0]~0_combout  & (!\my_uart_tx|rs232_tx_r~q ))

	.dataa(\my_uart_tx|rs232_tx_r~q ),
	.datab(\my_uart_tx|rs232_tx_r~0_combout ),
	.datac(\my_uart_tx|num [3]),
	.datad(\my_uart_tx|num[0]~0_combout ),
	.cin(gnd),
	.combout(\my_uart_tx|rs232_tx_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|rs232_tx_r~1 .lut_mask = 16'hC055;
defparam \my_uart_tx|rs232_tx_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \my_uart_rx|Decoder0~0 (
// Equation(s):
// \my_uart_rx|Decoder0~0_combout  = (\speed_rx|clk_bps_r~q  & (!\my_uart_rx|num [3] & \my_uart_rx|rx_int~q ))

	.dataa(\speed_rx|clk_bps_r~q ),
	.datab(\my_uart_rx|num [3]),
	.datac(gnd),
	.datad(\my_uart_rx|rx_int~q ),
	.cin(gnd),
	.combout(\my_uart_rx|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|Decoder0~0 .lut_mask = 16'h2200;
defparam \my_uart_rx|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \my_uart_rx|Decoder0~1 (
// Equation(s):
// \my_uart_rx|Decoder0~1_combout  = (\my_uart_rx|num [2] & (\my_uart_rx|num [1] & \my_uart_rx|Decoder0~0_combout ))

	.dataa(\my_uart_rx|num [2]),
	.datab(\my_uart_rx|num [1]),
	.datac(gnd),
	.datad(\my_uart_rx|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_uart_rx|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|Decoder0~1 .lut_mask = 16'h8800;
defparam \my_uart_rx|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \my_uart_rx|rx_temp_data[5]~0 (
// Equation(s):
// \my_uart_rx|rx_temp_data[5]~0_combout  = (\my_uart_rx|Decoder0~1_combout  & ((\my_uart_rx|num [0] & ((\my_uart_rx|rx_temp_data [5]))) # (!\my_uart_rx|num [0] & (\rs232_rx~input_o )))) # (!\my_uart_rx|Decoder0~1_combout  & (((\my_uart_rx|rx_temp_data 
// [5]))))

	.dataa(\my_uart_rx|Decoder0~1_combout ),
	.datab(\rs232_rx~input_o ),
	.datac(\my_uart_rx|rx_temp_data [5]),
	.datad(\my_uart_rx|num [0]),
	.cin(gnd),
	.combout(\my_uart_rx|rx_temp_data[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[5]~0 .lut_mask = 16'hF0D8;
defparam \my_uart_rx|rx_temp_data[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N1
dffeas \my_uart_rx|rx_temp_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|rx_temp_data[5]~0_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_temp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[5] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_temp_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N9
dffeas \my_uart_rx|rx_data_r[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rx_temp_data [5]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_data_r[5] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_data_r[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N25
dffeas \my_uart_tx|tx_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rx_data_r [5]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|neg_rx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|tx_data[5] .is_wysiwyg = "true";
defparam \my_uart_tx|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \my_uart_rx|rx_temp_data[6]~3 (
// Equation(s):
// \my_uart_rx|rx_temp_data[6]~3_combout  = (\my_uart_rx|Decoder0~1_combout  & ((\my_uart_rx|num [0] & (\rs232_rx~input_o )) # (!\my_uart_rx|num [0] & ((\my_uart_rx|rx_temp_data [6]))))) # (!\my_uart_rx|Decoder0~1_combout  & (((\my_uart_rx|rx_temp_data 
// [6]))))

	.dataa(\my_uart_rx|Decoder0~1_combout ),
	.datab(\rs232_rx~input_o ),
	.datac(\my_uart_rx|rx_temp_data [6]),
	.datad(\my_uart_rx|num [0]),
	.cin(gnd),
	.combout(\my_uart_rx|rx_temp_data[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[6]~3 .lut_mask = 16'hD8F0;
defparam \my_uart_rx|rx_temp_data[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N11
dffeas \my_uart_rx|rx_temp_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|rx_temp_data[6]~3_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_temp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[6] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_temp_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N19
dffeas \my_uart_rx|rx_data_r[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rx_temp_data [6]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_data_r[6] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N15
dffeas \my_uart_tx|tx_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rx_data_r [6]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|neg_rx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|tx_data[6] .is_wysiwyg = "true";
defparam \my_uart_tx|tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \my_uart_rx|Decoder0~2 (
// Equation(s):
// \my_uart_rx|Decoder0~2_combout  = (\my_uart_rx|num [0] & (!\my_uart_rx|num [1] & (\my_uart_rx|num [2] & \my_uart_rx|Decoder0~0_combout )))

	.dataa(\my_uart_rx|num [0]),
	.datab(\my_uart_rx|num [1]),
	.datac(\my_uart_rx|num [2]),
	.datad(\my_uart_rx|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_uart_rx|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|Decoder0~2 .lut_mask = 16'h2000;
defparam \my_uart_rx|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \my_uart_rx|rx_temp_data[4]~1 (
// Equation(s):
// \my_uart_rx|rx_temp_data[4]~1_combout  = (\my_uart_rx|Decoder0~2_combout  & (\rs232_rx~input_o )) # (!\my_uart_rx|Decoder0~2_combout  & ((\my_uart_rx|rx_temp_data [4])))

	.dataa(gnd),
	.datab(\rs232_rx~input_o ),
	.datac(\my_uart_rx|rx_temp_data [4]),
	.datad(\my_uart_rx|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\my_uart_rx|rx_temp_data[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[4]~1 .lut_mask = 16'hCCF0;
defparam \my_uart_rx|rx_temp_data[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N23
dffeas \my_uart_rx|rx_temp_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|rx_temp_data[4]~1_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_temp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[4] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_temp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \my_uart_rx|rx_data_r[4]~feeder (
// Equation(s):
// \my_uart_rx|rx_data_r[4]~feeder_combout  = \my_uart_rx|rx_temp_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart_rx|rx_temp_data [4]),
	.cin(gnd),
	.combout(\my_uart_rx|rx_data_r[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|rx_data_r[4]~feeder .lut_mask = 16'hFF00;
defparam \my_uart_rx|rx_data_r[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N3
dffeas \my_uart_rx|rx_data_r[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|rx_data_r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart_rx|rx_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_data_r[4] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N1
dffeas \my_uart_tx|tx_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rx_data_r [4]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|neg_rx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|tx_data[4] .is_wysiwyg = "true";
defparam \my_uart_tx|tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \my_uart_rx|Decoder0~4 (
// Equation(s):
// \my_uart_rx|Decoder0~4_combout  = (!\my_uart_rx|num [3] & \my_uart_rx|num [2])

	.dataa(\my_uart_rx|num [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart_rx|num [2]),
	.cin(gnd),
	.combout(\my_uart_rx|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|Decoder0~4 .lut_mask = 16'h5500;
defparam \my_uart_rx|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \my_uart_rx|rx_temp_data[3]~2 (
// Equation(s):
// \my_uart_rx|rx_temp_data[3]~2_combout  = (\my_uart_rx|Decoder0~4_combout  & ((\my_uart_rx|Decoder0~3_combout  & (\rs232_rx~input_o )) # (!\my_uart_rx|Decoder0~3_combout  & ((\my_uart_rx|rx_temp_data [3]))))) # (!\my_uart_rx|Decoder0~4_combout  & 
// (((\my_uart_rx|rx_temp_data [3]))))

	.dataa(\my_uart_rx|Decoder0~4_combout ),
	.datab(\rs232_rx~input_o ),
	.datac(\my_uart_rx|rx_temp_data [3]),
	.datad(\my_uart_rx|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\my_uart_rx|rx_temp_data[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[3]~2 .lut_mask = 16'hD8F0;
defparam \my_uart_rx|rx_temp_data[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N13
dffeas \my_uart_rx|rx_temp_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|rx_temp_data[3]~2_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_temp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[3] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_temp_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N13
dffeas \my_uart_rx|rx_data_r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rx_temp_data [3]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_data_r[3] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N21
dffeas \my_uart_tx|tx_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rx_data_r [3]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|neg_rx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|tx_data[3] .is_wysiwyg = "true";
defparam \my_uart_tx|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N20
cycloneive_lcell_comb \my_uart_tx|Mux0~0 (
// Equation(s):
// \my_uart_tx|Mux0~0_combout  = (\my_uart_tx|num [0] & ((\my_uart_tx|tx_data [4]) # ((\my_uart_tx|num [1])))) # (!\my_uart_tx|num [0] & (((\my_uart_tx|tx_data [3] & !\my_uart_tx|num [1]))))

	.dataa(\my_uart_tx|num [0]),
	.datab(\my_uart_tx|tx_data [4]),
	.datac(\my_uart_tx|tx_data [3]),
	.datad(\my_uart_tx|num [1]),
	.cin(gnd),
	.combout(\my_uart_tx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|Mux0~0 .lut_mask = 16'hAAD8;
defparam \my_uart_tx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N14
cycloneive_lcell_comb \my_uart_tx|Mux0~1 (
// Equation(s):
// \my_uart_tx|Mux0~1_combout  = (\my_uart_tx|num [1] & ((\my_uart_tx|Mux0~0_combout  & ((\my_uart_tx|tx_data [6]))) # (!\my_uart_tx|Mux0~0_combout  & (\my_uart_tx|tx_data [5])))) # (!\my_uart_tx|num [1] & (((\my_uart_tx|Mux0~0_combout ))))

	.dataa(\my_uart_tx|tx_data [5]),
	.datab(\my_uart_tx|num [1]),
	.datac(\my_uart_tx|tx_data [6]),
	.datad(\my_uart_tx|Mux0~0_combout ),
	.cin(gnd),
	.combout(\my_uart_tx|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|Mux0~1 .lut_mask = 16'hF388;
defparam \my_uart_tx|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \my_uart_rx|Decoder0~6 (
// Equation(s):
// \my_uart_rx|Decoder0~6_combout  = (!\my_uart_rx|num [2] & (\my_uart_rx|Decoder0~0_combout  & \my_uart_rx|num [1]))

	.dataa(\my_uart_rx|num [2]),
	.datab(\my_uart_rx|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\my_uart_rx|num [1]),
	.cin(gnd),
	.combout(\my_uart_rx|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|Decoder0~6 .lut_mask = 16'h4400;
defparam \my_uart_rx|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \my_uart_rx|rx_temp_data[1]~7 (
// Equation(s):
// \my_uart_rx|rx_temp_data[1]~7_combout  = (\my_uart_rx|Decoder0~6_combout  & ((\my_uart_rx|num [0] & ((\my_uart_rx|rx_temp_data [1]))) # (!\my_uart_rx|num [0] & (\rs232_rx~input_o )))) # (!\my_uart_rx|Decoder0~6_combout  & (((\my_uart_rx|rx_temp_data 
// [1]))))

	.dataa(\my_uart_rx|Decoder0~6_combout ),
	.datab(\rs232_rx~input_o ),
	.datac(\my_uart_rx|rx_temp_data [1]),
	.datad(\my_uart_rx|num [0]),
	.cin(gnd),
	.combout(\my_uart_rx|rx_temp_data[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[1]~7 .lut_mask = 16'hF0D8;
defparam \my_uart_rx|rx_temp_data[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N9
dffeas \my_uart_rx|rx_temp_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|rx_temp_data[1]~7_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_temp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[1] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_temp_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N7
dffeas \my_uart_rx|rx_data_r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rx_temp_data [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_data_r[1] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N5
dffeas \my_uart_tx|tx_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rx_data_r [1]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|neg_rx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|tx_data[1] .is_wysiwyg = "true";
defparam \my_uart_tx|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \my_uart_rx|rx_temp_data[2]~5 (
// Equation(s):
// \my_uart_rx|rx_temp_data[2]~5_combout  = (\my_uart_rx|Decoder0~6_combout  & ((\my_uart_rx|num [0] & (\rs232_rx~input_o )) # (!\my_uart_rx|num [0] & ((\my_uart_rx|rx_temp_data [2]))))) # (!\my_uart_rx|Decoder0~6_combout  & (((\my_uart_rx|rx_temp_data 
// [2]))))

	.dataa(\my_uart_rx|Decoder0~6_combout ),
	.datab(\rs232_rx~input_o ),
	.datac(\my_uart_rx|rx_temp_data [2]),
	.datad(\my_uart_rx|num [0]),
	.cin(gnd),
	.combout(\my_uart_rx|rx_temp_data[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[2]~5 .lut_mask = 16'hD8F0;
defparam \my_uart_rx|rx_temp_data[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N21
dffeas \my_uart_rx|rx_temp_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|rx_temp_data[2]~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_temp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[2] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_temp_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N15
dffeas \my_uart_rx|rx_data_r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rx_temp_data [2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_data_r[2] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N17
dffeas \my_uart_tx|tx_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rx_data_r [2]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|neg_rx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|tx_data[2] .is_wysiwyg = "true";
defparam \my_uart_tx|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \my_uart_rx|Decoder0~7 (
// Equation(s):
// \my_uart_rx|Decoder0~7_combout  = (\my_uart_rx|num [0] & (!\my_uart_rx|num [1] & (!\my_uart_rx|num [2] & \my_uart_rx|Decoder0~0_combout )))

	.dataa(\my_uart_rx|num [0]),
	.datab(\my_uart_rx|num [1]),
	.datac(\my_uart_rx|num [2]),
	.datad(\my_uart_rx|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\my_uart_rx|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|Decoder0~7 .lut_mask = 16'h0200;
defparam \my_uart_rx|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \my_uart_rx|rx_temp_data[0]~6 (
// Equation(s):
// \my_uart_rx|rx_temp_data[0]~6_combout  = (\my_uart_rx|Decoder0~7_combout  & (\rs232_rx~input_o )) # (!\my_uart_rx|Decoder0~7_combout  & ((\my_uart_rx|rx_temp_data [0])))

	.dataa(gnd),
	.datab(\rs232_rx~input_o ),
	.datac(\my_uart_rx|rx_temp_data [0]),
	.datad(\my_uart_rx|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\my_uart_rx|rx_temp_data[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[0]~6 .lut_mask = 16'hCCF0;
defparam \my_uart_rx|rx_temp_data[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N15
dffeas \my_uart_rx|rx_temp_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_rx|rx_temp_data[0]~6_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_temp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_temp_data[0] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_temp_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N29
dffeas \my_uart_rx|rx_data_r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rx_temp_data [0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_rx|rx_data_r[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_rx|rx_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_rx|rx_data_r[0] .is_wysiwyg = "true";
defparam \my_uart_rx|rx_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y20_N11
dffeas \my_uart_tx|tx_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart_rx|rx_data_r [0]),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart_tx|neg_rx_int~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|tx_data[0] .is_wysiwyg = "true";
defparam \my_uart_tx|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N10
cycloneive_lcell_comb \my_uart_tx|rs232_tx_r~2 (
// Equation(s):
// \my_uart_tx|rs232_tx_r~2_combout  = (\my_uart_tx|num [0] & ((\my_uart_tx|num [1] & (\my_uart_tx|tx_data [2])) # (!\my_uart_tx|num [1] & ((\my_uart_tx|tx_data [0])))))

	.dataa(\my_uart_tx|num [0]),
	.datab(\my_uart_tx|tx_data [2]),
	.datac(\my_uart_tx|tx_data [0]),
	.datad(\my_uart_tx|num [1]),
	.cin(gnd),
	.combout(\my_uart_tx|rs232_tx_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|rs232_tx_r~2 .lut_mask = 16'h88A0;
defparam \my_uart_tx|rs232_tx_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N4
cycloneive_lcell_comb \my_uart_tx|rs232_tx_r~3 (
// Equation(s):
// \my_uart_tx|rs232_tx_r~3_combout  = (\my_uart_tx|rs232_tx_r~2_combout ) # ((!\my_uart_tx|num [0] & (\my_uart_tx|num [1] & \my_uart_tx|tx_data [1])))

	.dataa(\my_uart_tx|num [0]),
	.datab(\my_uart_tx|num [1]),
	.datac(\my_uart_tx|tx_data [1]),
	.datad(\my_uart_tx|rs232_tx_r~2_combout ),
	.cin(gnd),
	.combout(\my_uart_tx|rs232_tx_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|rs232_tx_r~3 .lut_mask = 16'hFF40;
defparam \my_uart_tx|rs232_tx_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N2
cycloneive_lcell_comb \my_uart_tx|rs232_tx_r~4 (
// Equation(s):
// \my_uart_tx|rs232_tx_r~4_combout  = (\speed_tx|clk_bps_r~q  & ((\my_uart_tx|num [2] & (\my_uart_tx|Mux0~1_combout )) # (!\my_uart_tx|num [2] & ((\my_uart_tx|rs232_tx_r~3_combout )))))

	.dataa(\speed_tx|clk_bps_r~q ),
	.datab(\my_uart_tx|Mux0~1_combout ),
	.datac(\my_uart_tx|rs232_tx_r~3_combout ),
	.datad(\my_uart_tx|num [2]),
	.cin(gnd),
	.combout(\my_uart_tx|rs232_tx_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|rs232_tx_r~4 .lut_mask = 16'h88A0;
defparam \my_uart_tx|rs232_tx_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N8
cycloneive_lcell_comb \my_uart_tx|rs232_tx_r~5 (
// Equation(s):
// \my_uart_tx|rs232_tx_r~5_combout  = (!\my_uart_tx|rs232_tx_r~1_combout  & ((!\my_uart_tx|rs232_tx_r~4_combout ) # (!\my_uart_tx|tx_en~q )))

	.dataa(\my_uart_tx|tx_en~q ),
	.datab(gnd),
	.datac(\my_uart_tx|rs232_tx_r~1_combout ),
	.datad(\my_uart_tx|rs232_tx_r~4_combout ),
	.cin(gnd),
	.combout(\my_uart_tx|rs232_tx_r~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart_tx|rs232_tx_r~5 .lut_mask = 16'h050F;
defparam \my_uart_tx|rs232_tx_r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N9
dffeas \my_uart_tx|rs232_tx_r (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\my_uart_tx|rs232_tx_r~5_combout ),
	.asdata(vcc),
	.clrn(\rst_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart_tx|rs232_tx_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart_tx|rs232_tx_r .is_wysiwyg = "true";
defparam \my_uart_tx|rs232_tx_r .power_up = "low";
// synopsys translate_on

assign rs232_tx = \rs232_tx~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
