m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim
vdbus_master_model
Z0 !s110 1711397186
!i10b 1
!s100 58cJFDC<L64BnWI8AiFF82
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I;YXR6Yj3E]gU@JcDZFV5]2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/test_sim_syn
w1711385867
8C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v
FC:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v
!i122 6
L0 24 41
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1711397186.000000
!s107 ../misc/timescale.v|C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vhard_block
R0
!i10b 1
!s100 =1DVJ@G?d3Hjk>LRUCZ?^0
R1
IdZ7lW:^fGh8GE4BM^FVjH0
R2
R3
Z8 w1711396678
Z9 8C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/i2c_master_regs_min_1200mv_0c_fast.vo
Z10 FC:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/i2c_master_regs_min_1200mv_0c_fast.vo
!i122 4
L0 2598 34
R4
r1
!s85 0
31
R5
Z11 !s107 C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/i2c_master_regs_min_1200mv_0c_fast.vo|
Z12 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/i2c_master_regs_min_1200mv_0c_fast.vo|
!i113 1
R6
R7
vi2c_master_regs
R0
!i10b 1
!s100 iPFl5cf=ZL^W1>94Pgi4<3
R1
Ib9]MeH;Ld?<2[a=FX@C<`0
R2
R3
R8
R9
R10
!i122 4
L0 32 2565
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R6
R7
vsys_model
R0
!i10b 1
!s100 >O8bZHHS93Id4mQQL;LRf3
R1
I9Dn[@alU1cj7QYcEn@Z1_0
R2
R3
w1711300446
8C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/sys_model.v
FC:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/sys_model.v
!i122 7
L0 23 38
R4
r1
!s85 0
31
R5
!s107 ../misc/timescale.v|C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/sys_model.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/sys_model.v|
!i113 1
R6
R7
vtb_i2c_master_regs
R0
!i10b 1
!s100 TUQj8AfALEiz9lJNK;GLe0
R1
IICJ;]G4Sn8Lkl1`8f@C4]2
R2
R3
w1711396386
8C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v
FC:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v
!i122 5
L0 32 468
R4
r1
!s85 0
31
R5
!s107 ../rtl/i2c_master_defines.v|../misc/timescale.v|C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v|
!i113 1
R6
R7
