Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 24 18:02:24 2024
| Host         : HP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bist_control_sets_placed.rpt
| Design       : bist
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           12 |
| Yes          | No                    | No                     |              26 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             190 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------+---------------------------+------------------+----------------+
|   Clock Signal   |                Enable Signal                |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------+---------------------------------------------+---------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG |                                             |                           |                2 |              4 |
|  clk_i_IBUF_BUFG | crc8_obj/counter                            | rst_i_IBUF                |                2 |              4 |
|  clk_i_IBUF_BUFG | func/multiplier1/start_func_i_reg[0]        | rst_i_IBUF                |                3 |              5 |
|  clk_i_IBUF_BUFG | lfsr2_obj/E[0]                              | rst_i_IBUF                |                3 |              7 |
|  clk_i_IBUF_BUFG | func/multiplier1/FSM_onehot_state_reg[3][0] | rst_i_IBUF                |                2 |              8 |
|  clk_i_IBUF_BUFG | func/a_reg_0                                | rst_i_IBUF                |                2 |              8 |
|  clk_i_IBUF_BUFG | lfsr1_obj/FSM_onehot_state_reg_n_0_[2]      | rst_i_IBUF                |                1 |              8 |
|  clk_i_IBUF_BUFG | lfsr1_obj/num_0                             | rst_i_IBUF                |                3 |              8 |
|  clk_i_IBUF_BUFG | lfsr2_obj/num                               | rst_i_IBUF                |                3 |              8 |
|  clk_i_IBUF_BUFG | lfsr2_obj/FSM_onehot_state_reg_n_0_[2]      | rst_i_IBUF                |                1 |              8 |
|  clk_i_IBUF_BUFG | counter[7]_i_1_n_0                          | rst_i_IBUF                |                2 |              8 |
|  clk_i_IBUF_BUFG | tests_counter                               | rst_i_IBUF                |                2 |              8 |
|  clk_i_IBUF_BUFG | crc8_obj/register                           | rst_i_IBUF                |                1 |              8 |
|  clk_i_IBUF_BUFG | func/sum_1                                  | rst_i_IBUF                |                3 |              9 |
|  clk_i_IBUF_BUFG | func/multiplier1/E[0]                       | rst_i_IBUF                |                3 |             10 |
|  clk_i_IBUF_BUFG | func/multiplier1/FSM_onehot_state_reg[1]    |                           |                3 |             13 |
|  clk_i_IBUF_BUFG | func/multiplier1/a                          |                           |                3 |             13 |
|  clk_i_IBUF_BUFG | func/multiplier1/y_bo[15]_i_1_n_0           | rst_i_IBUF                |                6 |             16 |
|  clk_i_IBUF_BUFG | func/multiplier1/is_test_now_reg[0]         | rst_i_IBUF                |                3 |             16 |
|  clk_i_IBUF_BUFG | a_func_i                                    | rst_i_IBUF                |                2 |             16 |
|  clk_i_IBUF_BUFG | lfsr1_init                                  | rst_i_IBUF                |                4 |             16 |
|  clk_i_IBUF_BUFG | func/multiplier1/busy_mult1                 | func/multiplier1/part_res |                5 |             19 |
|  clk_i_IBUF_BUFG |                                             | rst_i_IBUF                |               12 |             32 |
+------------------+---------------------------------------------+---------------------------+------------------+----------------+


