{
  "module_name": "registers.h",
  "hash_id": "9587684bd8f7a6651517d0857b69296771610b57eba9b51aeb316ab94d23f4fc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/isci/registers.h",
  "human_readable_source": " \n\n#ifndef _SCU_REGISTERS_H_\n#define _SCU_REGISTERS_H_\n\n \n\n#define SCU_VIIT_ENTRY_ID_MASK         (0xC0000000)\n#define SCU_VIIT_ENTRY_ID_SHIFT        (30)\n\n#define SCU_VIIT_ENTRY_FUNCTION_MASK   (0x0FF00000)\n#define SCU_VIIT_ENTRY_FUNCTION_SHIFT  (20)\n\n#define SCU_VIIT_ENTRY_IPPTMODE_MASK   (0x0001F800)\n#define SCU_VIIT_ENTRY_IPPTMODE_SHIFT  (12)\n\n#define SCU_VIIT_ENTRY_LPVIE_MASK      (0x00000F00)\n#define SCU_VIIT_ENTRY_LPVIE_SHIFT     (8)\n\n#define SCU_VIIT_ENTRY_STATUS_MASK     (0x000000FF)\n#define SCU_VIIT_ENTRY_STATUS_SHIFT    (0)\n\n#define SCU_VIIT_ENTRY_ID_INVALID   (0 << SCU_VIIT_ENTRY_ID_SHIFT)\n#define SCU_VIIT_ENTRY_ID_VIIT      (1 << SCU_VIIT_ENTRY_ID_SHIFT)\n#define SCU_VIIT_ENTRY_ID_IIT       (2 << SCU_VIIT_ENTRY_ID_SHIFT)\n#define SCU_VIIT_ENTRY_ID_VIRT_EXP  (3 << SCU_VIIT_ENTRY_ID_SHIFT)\n\n#define SCU_VIIT_IPPT_SSP_INITIATOR (0x01 << SCU_VIIT_ENTRY_IPPTMODE_SHIFT)\n#define SCU_VIIT_IPPT_SMP_INITIATOR (0x02 << SCU_VIIT_ENTRY_IPPTMODE_SHIFT)\n#define SCU_VIIT_IPPT_STP_INITIATOR (0x04 << SCU_VIIT_ENTRY_IPPTMODE_SHIFT)\n#define SCU_VIIT_IPPT_INITIATOR\t    \\\n\t(\\\n\t\tSCU_VIIT_IPPT_SSP_INITIATOR  \\\n\t\t| SCU_VIIT_IPPT_SMP_INITIATOR  \\\n\t\t| SCU_VIIT_IPPT_STP_INITIATOR  \\\n\t)\n\n#define SCU_VIIT_STATUS_RNC_VALID      (0x01 << SCU_VIIT_ENTRY_STATUS_SHIFT)\n#define SCU_VIIT_STATUS_ADDRESS_VALID  (0x02 << SCU_VIIT_ENTRY_STATUS_SHIFT)\n#define SCU_VIIT_STATUS_RNI_VALID      (0x04 << SCU_VIIT_ENTRY_STATUS_SHIFT)\n#define SCU_VIIT_STATUS_ALL_VALID      \\\n\t(\\\n\t\tSCU_VIIT_STATUS_RNC_VALID\t\\\n\t\t| SCU_VIIT_STATUS_ADDRESS_VALID\t  \\\n\t\t| SCU_VIIT_STATUS_RNI_VALID\t  \\\n\t)\n\n#define SCU_VIIT_IPPT_SMP_TARGET    (0x10 << SCU_VIIT_ENTRY_IPPTMODE_SHIFT)\n\n \nstruct scu_viit_entry {\n\t \n\tu32 status;\n\n\t \n\tu32 initiator_sas_address_hi;\n\n\t \n\tu32 initiator_sas_address_lo;\n\n\t \n\tu32 reserved;\n\n};\n\n\n \n#define SCU_IIT_ENTRY_ID_MASK                (0xC0000000)\n#define SCU_IIT_ENTRY_ID_SHIFT               (30)\n\n#define SCU_IIT_ENTRY_STATUS_UPDATE_MASK     (0x20000000)\n#define SCU_IIT_ENTRY_STATUS_UPDATE_SHIFT    (29)\n\n#define SCU_IIT_ENTRY_LPI_MASK               (0x00000F00)\n#define SCU_IIT_ENTRY_LPI_SHIFT              (8)\n\n#define SCU_IIT_ENTRY_STATUS_MASK            (0x000000FF)\n#define SCU_IIT_ENTRY_STATUS_SHIFT           (0)\n\n \n#define SCU_IIT_ENTRY_REMOTE_TAG_MASK  (0x0000FFFF)\n#define SCU_IIT_ENTRY_REMOTE_TAG_SHIFT (0)\n\n#define SCU_IIT_ENTRY_REMOTE_RNC_MASK  (0x0FFF0000)\n#define SCU_IIT_ENTRY_REMOTE_RNC_SHIFT (16)\n\n#define SCU_IIT_ENTRY_ID_INVALID   (0 << SCU_IIT_ENTRY_ID_SHIFT)\n#define SCU_IIT_ENTRY_ID_VIIT      (1 << SCU_IIT_ENTRY_ID_SHIFT)\n#define SCU_IIT_ENTRY_ID_IIT       (2 << SCU_IIT_ENTRY_ID_SHIFT)\n#define SCU_IIT_ENTRY_ID_VIRT_EXP  (3 << SCU_IIT_ENTRY_ID_SHIFT)\n\n \nstruct scu_iit_entry {\n\tu32 status;\n\tu32 remote_initiator_sas_address_hi;\n\tu32 remote_initiator_sas_address_lo;\n\tu32 remote_initiator;\n\n};\n\n \n#define SCU_GEN_VALUE(name, value) \\\n\t(((value) << name ## _SHIFT) & (name ## _MASK))\n\n \n#define SCU_GEN_BIT(name) \\\n\tSCU_GEN_VALUE(name, ((u32)1))\n\n#define SCU_SET_BIT(name, reg_value) \\\n\t((reg_value) | SCU_GEN_BIT(name))\n\n#define SCU_CLEAR_BIT(name, reg_value) \\\n\t((reg_value)$ ~(SCU_GEN_BIT(name)))\n\n \n#define SMU_POST_CONTEXT_PORT_CONTEXT_INDEX_SHIFT         (0)\n#define SMU_POST_CONTEXT_PORT_CONTEXT_INDEX_MASK          (0x00000FFF)\n#define SMU_POST_CONTEXT_PORT_LOGICAL_PORT_INDEX_SHIFT    (12)\n#define SMU_POST_CONTEXT_PORT_LOGICAL_PORT_INDEX_MASK     (0x0000F000)\n#define SMU_POST_CONTEXT_PORT_PROTOCOL_ENGINE_SHIFT       (16)\n#define SMU_POST_CONTEXT_PORT_PROTOCOL_ENGINE_MASK        (0x00030000)\n#define SMU_POST_CONTEXT_PORT_COMMAND_CONTEXT_SHIFT       (18)\n#define SMU_POST_CONTEXT_PORT_COMMAND_CONTEXT_MASK        (0x00FC0000)\n#define SMU_POST_CONTEXT_PORT_RESERVED_MASK               (0xFF000000)\n\n#define SMU_PCP_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SMU_POST_CONTEXT_PORT_ ## name, value)\n\n \n#define SMU_INTERRUPT_STATUS_COMPLETION_SHIFT       (31)\n#define SMU_INTERRUPT_STATUS_COMPLETION_MASK        (0x80000000)\n#define SMU_INTERRUPT_STATUS_QUEUE_SUSPEND_SHIFT    (1)\n#define SMU_INTERRUPT_STATUS_QUEUE_SUSPEND_MASK     (0x00000002)\n#define SMU_INTERRUPT_STATUS_QUEUE_ERROR_SHIFT      (0)\n#define SMU_INTERRUPT_STATUS_QUEUE_ERROR_MASK       (0x00000001)\n#define SMU_INTERRUPT_STATUS_RESERVED_MASK          (0x7FFFFFFC)\n\n#define SMU_ISR_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SMU_INTERRUPT_STATUS_ ## name)\n\n#define SMU_ISR_QUEUE_ERROR   SMU_ISR_GEN_BIT(QUEUE_ERROR)\n#define SMU_ISR_QUEUE_SUSPEND SMU_ISR_GEN_BIT(QUEUE_SUSPEND)\n#define SMU_ISR_COMPLETION    SMU_ISR_GEN_BIT(COMPLETION)\n\n \n#define SMU_INTERRUPT_MASK_COMPLETION_SHIFT         (31)\n#define SMU_INTERRUPT_MASK_COMPLETION_MASK          (0x80000000)\n#define SMU_INTERRUPT_MASK_QUEUE_SUSPEND_SHIFT      (1)\n#define SMU_INTERRUPT_MASK_QUEUE_SUSPEND_MASK       (0x00000002)\n#define SMU_INTERRUPT_MASK_QUEUE_ERROR_SHIFT        (0)\n#define SMU_INTERRUPT_MASK_QUEUE_ERROR_MASK         (0x00000001)\n#define SMU_INTERRUPT_MASK_RESERVED_MASK            (0x7FFFFFFC)\n\n#define SMU_IMR_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SMU_INTERRUPT_MASK_ ## name)\n\n#define SMU_IMR_QUEUE_ERROR   SMU_IMR_GEN_BIT(QUEUE_ERROR)\n#define SMU_IMR_QUEUE_SUSPEND SMU_IMR_GEN_BIT(QUEUE_SUSPEND)\n#define SMU_IMR_COMPLETION    SMU_IMR_GEN_BIT(COMPLETION)\n\n \n#define SMU_INTERRUPT_COALESCING_CONTROL_TIMER_SHIFT    (0)\n#define SMU_INTERRUPT_COALESCING_CONTROL_TIMER_MASK     (0x0000001F)\n#define SMU_INTERRUPT_COALESCING_CONTROL_NUMBER_SHIFT   (8)\n#define SMU_INTERRUPT_COALESCING_CONTROL_NUMBER_MASK    (0x0000FF00)\n#define SMU_INTERRUPT_COALESCING_CONTROL_RESERVED_MASK  (0xFFFF00E0)\n\n#define SMU_ICC_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SMU_INTERRUPT_COALESCING_CONTROL_ ## name, value)\n\n \n#define SMU_TASK_CONTEXT_RANGE_START_SHIFT      (0)\n#define SMU_TASK_CONTEXT_RANGE_START_MASK       (0x00000FFF)\n#define SMU_TASK_CONTEXT_RANGE_ENDING_SHIFT     (16)\n#define SMU_TASK_CONTEXT_RANGE_ENDING_MASK      (0x0FFF0000)\n#define SMU_TASK_CONTEXT_RANGE_ENABLE_SHIFT     (31)\n#define SMU_TASK_CONTEXT_RANGE_ENABLE_MASK      (0x80000000)\n#define SMU_TASK_CONTEXT_RANGE_RESERVED_MASK    (0x7000F000)\n\n#define SMU_TCR_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SMU_TASK_CONTEXT_RANGE_ ## name, value)\n\n#define SMU_TCR_GEN_BIT(name, value) \\\n\tSCU_GEN_BIT(SMU_TASK_CONTEXT_RANGE_ ## name)\n\n \n\n#define SMU_COMPLETION_QUEUE_PUT_POINTER_SHIFT          (0)\n#define SMU_COMPLETION_QUEUE_PUT_POINTER_MASK           (0x00003FFF)\n#define SMU_COMPLETION_QUEUE_PUT_CYCLE_BIT_SHIFT        (15)\n#define SMU_COMPLETION_QUEUE_PUT_CYCLE_BIT_MASK         (0x00008000)\n#define SMU_COMPLETION_QUEUE_PUT_EVENT_POINTER_SHIFT    (16)\n#define SMU_COMPLETION_QUEUE_PUT_EVENT_POINTER_MASK     (0x03FF0000)\n#define SMU_COMPLETION_QUEUE_PUT_EVENT_CYCLE_BIT_SHIFT  (26)\n#define SMU_COMPLETION_QUEUE_PUT_EVENT_CYCLE_BIT_MASK   (0x04000000)\n#define SMU_COMPLETION_QUEUE_PUT_RESERVED_MASK          (0xF8004000)\n\n#define SMU_CQPR_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SMU_COMPLETION_QUEUE_PUT_ ## name, value)\n\n#define SMU_CQPR_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SMU_COMPLETION_QUEUE_PUT_ ## name)\n\n \n\n#define SMU_COMPLETION_QUEUE_GET_POINTER_SHIFT          (0)\n#define SMU_COMPLETION_QUEUE_GET_POINTER_MASK           (0x00003FFF)\n#define SMU_COMPLETION_QUEUE_GET_CYCLE_BIT_SHIFT        (15)\n#define SMU_COMPLETION_QUEUE_GET_CYCLE_BIT_MASK         (0x00008000)\n#define SMU_COMPLETION_QUEUE_GET_EVENT_POINTER_SHIFT    (16)\n#define SMU_COMPLETION_QUEUE_GET_EVENT_POINTER_MASK     (0x03FF0000)\n#define SMU_COMPLETION_QUEUE_GET_EVENT_CYCLE_BIT_SHIFT  (26)\n#define SMU_COMPLETION_QUEUE_GET_EVENT_CYCLE_BIT_MASK   (0x04000000)\n#define SMU_COMPLETION_QUEUE_GET_ENABLE_SHIFT           (30)\n#define SMU_COMPLETION_QUEUE_GET_ENABLE_MASK            (0x40000000)\n#define SMU_COMPLETION_QUEUE_GET_EVENT_ENABLE_SHIFT     (31)\n#define SMU_COMPLETION_QUEUE_GET_EVENT_ENABLE_MASK      (0x80000000)\n#define SMU_COMPLETION_QUEUE_GET_RESERVED_MASK          (0x38004000)\n\n#define SMU_CQGR_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SMU_COMPLETION_QUEUE_GET_ ## name, value)\n\n#define SMU_CQGR_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SMU_COMPLETION_QUEUE_GET_ ## name)\n\n#define SMU_CQGR_CYCLE_BIT \\\n\tSMU_CQGR_GEN_BIT(CYCLE_BIT)\n\n#define SMU_CQGR_EVENT_CYCLE_BIT \\\n\tSMU_CQGR_GEN_BIT(EVENT_CYCLE_BIT)\n\n#define SMU_CQGR_GET_POINTER_SET(value)\t\\\n\tSMU_CQGR_GEN_VAL(POINTER, value)\n\n\n \n#define SMU_COMPLETION_QUEUE_CONTROL_QUEUE_LIMIT_SHIFT  (0)\n#define SMU_COMPLETION_QUEUE_CONTROL_QUEUE_LIMIT_MASK   (0x00003FFF)\n#define SMU_COMPLETION_QUEUE_CONTROL_EVENT_LIMIT_SHIFT  (16)\n#define SMU_COMPLETION_QUEUE_CONTROL_EVENT_LIMIT_MASK   (0x03FF0000)\n#define SMU_COMPLETION_QUEUE_CONTROL_RESERVED_MASK      (0xFC00C000)\n\n#define SMU_CQC_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SMU_COMPLETION_QUEUE_CONTROL_ ## name, value)\n\n#define SMU_CQC_QUEUE_LIMIT_SET(value) \\\n\tSMU_CQC_GEN_VAL(QUEUE_LIMIT, value)\n\n#define SMU_CQC_EVENT_LIMIT_SET(value) \\\n\tSMU_CQC_GEN_VAL(EVENT_LIMIT, value)\n\n\n \n#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_TC_SHIFT    (0)\n#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_TC_MASK     (0x00000FFF)\n#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_LP_SHIFT    (12)\n#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_LP_MASK     (0x00007000)\n#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_RNC_SHIFT   (15)\n#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_RNC_MASK    (0x07FF8000)\n#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_PEG_SHIFT   (27)\n#define SMU_DEVICE_CONTEXT_CAPACITY_MAX_PEG_MASK    (0x08000000)\n#define SMU_DEVICE_CONTEXT_CAPACITY_RESERVED_MASK   (0xF0000000)\n\n#define SMU_DCC_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SMU_DEVICE_CONTEXT_CAPACITY_ ## name, value)\n\n#define SMU_DCC_GET_MAX_PEG(value) \\\n\t(\\\n\t\t((value) & SMU_DEVICE_CONTEXT_CAPACITY_MAX_PEG_MASK) \\\n\t\t>> SMU_DEVICE_CONTEXT_CAPACITY_MAX_LP_SHIFT \\\n\t)\n\n#define SMU_DCC_GET_MAX_LP(value) \\\n\t(\\\n\t\t((value) & SMU_DEVICE_CONTEXT_CAPACITY_MAX_LP_MASK) \\\n\t\t>> SMU_DEVICE_CONTEXT_CAPACITY_MAX_LP_SHIFT \\\n\t)\n\n#define SMU_DCC_GET_MAX_TC(value) \\\n\t(\\\n\t\t((value) & SMU_DEVICE_CONTEXT_CAPACITY_MAX_TC_MASK) \\\n\t\t>> SMU_DEVICE_CONTEXT_CAPACITY_MAX_TC_SHIFT \\\n\t)\n\n#define SMU_DCC_GET_MAX_RNC(value) \\\n\t(\\\n\t\t((value) & SMU_DEVICE_CONTEXT_CAPACITY_MAX_RNC_MASK) \\\n\t\t>> SMU_DEVICE_CONTEXT_CAPACITY_MAX_RNC_SHIFT \\\n\t)\n\n \n#define SMU_CLOCK_GATING_CONTROL_IDLE_ENABLE_SHIFT    (0)\n#define SMU_CLOCK_GATING_CONTROL_IDLE_ENABLE_MASK     (0x00000001)\n#define SMU_CLOCK_GATING_CONTROL_XCLK_ENABLE_SHIFT    (1)\n#define SMU_CLOCK_GATING_CONTROL_XCLK_ENABLE_MASK     (0x00000002)\n#define SMU_CLOCK_GATING_CONTROL_TXCLK_ENABLE_SHIFT   (2)\n#define SMU_CLOCK_GATING_CONTROL_TXCLK_ENABLE_MASK    (0x00000004)\n#define SMU_CLOCK_GATING_CONTROL_REGCLK_ENABLE_SHIFT  (3)\n#define SMU_CLOCK_GATING_CONTROL_REGCLK_ENABLE_MASK   (0x00000008)\n#define SMU_CLOCK_GATING_CONTROL_IDLE_TIMEOUT_SHIFT   (16)\n#define SMU_CLOCK_GATING_CONTROL_IDLE_TIMEOUT_MASK    (0x000F0000)\n#define SMU_CLOCK_GATING_CONTROL_FORCE_IDLE_SHIFT     (31)\n#define SMU_CLOCK_GATING_CONTROL_FORCE_IDLE_MASK      (0x80000000)\n#define SMU_CLOCK_GATING_CONTROL_RESERVED_MASK        (0x7FF0FFF0)\n\n#define SMU_CGUCR_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SMU_CLOCK_GATING_CONTROL_##name, value)\n\n#define SMU_CGUCR_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SMU_CLOCK_GATING_CONTROL_##name)\n\n \n\n#define SMU_CONTROL_STATUS_TASK_CONTEXT_RANGE_ENABLE_SHIFT      (0)\n#define SMU_CONTROL_STATUS_TASK_CONTEXT_RANGE_ENABLE_MASK       (0x00000001)\n#define SMU_CONTROL_STATUS_COMPLETION_BYTE_SWAP_ENABLE_SHIFT    (1)\n#define SMU_CONTROL_STATUS_COMPLETION_BYTE_SWAP_ENABLE_MASK     (0x00000002)\n#define SMU_CONTROL_STATUS_CONTEXT_RAM_INIT_COMPLETED_SHIFT     (16)\n#define SMU_CONTROL_STATUS_CONTEXT_RAM_INIT_COMPLETED_MASK      (0x00010000)\n#define SMU_CONTROL_STATUS_SCHEDULER_RAM_INIT_COMPLETED_SHIFT   (17)\n#define SMU_CONTROL_STATUS_SCHEDULER_RAM_INIT_COMPLETED_MASK    (0x00020000)\n#define SMU_CONTROL_STATUS_RESERVED_MASK                        (0xFFFCFFFC)\n\n#define SMU_SMUCSR_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SMU_CONTROL_STATUS_ ## name)\n\n#define SMU_SMUCSR_SCHEDULER_RAM_INIT_COMPLETED\t\\\n\t(SMU_SMUCSR_GEN_BIT(SCHEDULER_RAM_INIT_COMPLETED))\n\n#define SMU_SMUCSR_CONTEXT_RAM_INIT_COMPLETED\t\\\n\t(SMU_SMUCSR_GEN_BIT(CONTEXT_RAM_INIT_COMPLETED))\n\n#define SCU_RAM_INIT_COMPLETED \\\n\t(\\\n\t\tSMU_SMUCSR_CONTEXT_RAM_INIT_COMPLETED \\\n\t\t| SMU_SMUCSR_SCHEDULER_RAM_INIT_COMPLETED \\\n\t)\n\n \n\n#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE0_SHIFT  (0)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE0_MASK   (0x00000001)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE1_SHIFT  (1)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE1_MASK   (0x00000002)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE2_SHIFT  (2)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE2_MASK   (0x00000004)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE3_SHIFT  (3)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG0_PE3_MASK   (0x00000008)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE0_SHIFT  (8)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE0_MASK   (0x00000100)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE1_SHIFT  (9)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE1_MASK   (0x00000200)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE2_SHIFT  (10)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE2_MASK   (0x00000400)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE3_SHIFT  (11)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG1_PE3_MASK   (0x00000800)\n\n#define SMU_RESET_PROTOCOL_ENGINE(peg, pe) \\\n\t((1 << (pe)) << ((peg) * 8))\n\n#define SMU_RESET_PEG_PROTOCOL_ENGINES(peg) \\\n\t(\\\n\t\tSMU_RESET_PROTOCOL_ENGINE(peg, 0) \\\n\t\t| SMU_RESET_PROTOCOL_ENGINE(peg, 1) \\\n\t\t| SMU_RESET_PROTOCOL_ENGINE(peg, 2) \\\n\t\t| SMU_RESET_PROTOCOL_ENGINE(peg, 3) \\\n\t)\n\n#define SMU_RESET_ALL_PROTOCOL_ENGINES() \\\n\t(\\\n\t\tSMU_RESET_PEG_PROTOCOL_ENGINES(0) \\\n\t\t| SMU_RESET_PEG_PROTOCOL_ENGINES(1) \\\n\t)\n\n#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG0_LP0_SHIFT  (16)\n#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG0_LP0_MASK   (0x00010000)\n#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG0_LP2_SHIFT  (17)\n#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG0_LP2_MASK   (0x00020000)\n#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG1_LP0_SHIFT  (18)\n#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG1_LP0_MASK   (0x00040000)\n#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG1_LP2_SHIFT  (19)\n#define SMU_SOFTRESET_CONTROL_RESET_WIDE_PORT_PEG1_LP2_MASK   (0x00080000)\n\n#define SMU_RESET_WIDE_PORT_QUEUE(peg, wide_port) \\\n\t((1 << ((wide_port) / 2)) << ((peg) * 2) << 16)\n\n#define SMU_SOFTRESET_CONTROL_RESET_PEG0_SHIFT      (20)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG0_MASK       (0x00100000)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG1_SHIFT      (21)\n#define SMU_SOFTRESET_CONTROL_RESET_PEG1_MASK       (0x00200000)\n#define SMU_SOFTRESET_CONTROL_RESET_SCU_SHIFT       (22)\n#define SMU_SOFTRESET_CONTROL_RESET_SCU_MASK        (0x00400000)\n\n \n#define SMU_RESET_PROTOCOL_ENGINE_GROUP(peg) \\\n\t(\\\n\t\t(1 << ((peg) + 20)) \\\n\t\t| SMU_RESET_WIDE_PORT_QUEUE(peg, 0) \\\n\t\t| SMU_RESET_WIDE_PORT_QUEUE(peg, 1) \\\n\t\t| SMU_RESET_PEG_PROTOCOL_ENGINES(peg) \\\n\t)\n\n#define SMU_RESET_ALL_PROTOCOL_ENGINE_GROUPS() \\\n\t(\\\n\t\tSMU_RESET_PROTOCOL_ENGINE_GROUP(0) \\\n\t\t| SMU_RESET_PROTOCOL_ENGINE_GROUP(1) \\\n\t)\n\n#define SMU_RESET_SCU()  (0xFFFFFFFF)\n\n\n\n \n#define SMU_TASK_CONTEXT_ASSIGNMENT_STARTING_SHIFT              (0)\n#define SMU_TASK_CONTEXT_ASSIGNMENT_STARTING_MASK               (0x00000FFF)\n#define SMU_TASK_CONTEXT_ASSIGNMENT_ENDING_SHIFT                (16)\n#define SMU_TASK_CONTEXT_ASSIGNMENT_ENDING_MASK                 (0x0FFF0000)\n#define SMU_TASK_CONTEXT_ASSIGNMENT_RANGE_CHECK_ENABLE_SHIFT    (31)\n#define SMU_TASK_CONTEXT_ASSIGNMENT_RANGE_CHECK_ENABLE_MASK     (0x80000000)\n#define SMU_TASK_CONTEXT_ASSIGNMENT_RESERVED_MASK               (0x7000F000)\n\n#define SMU_TCA_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SMU_TASK_CONTEXT_ASSIGNMENT_ ## name, value)\n\n#define SMU_TCA_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SMU_TASK_CONTEXT_ASSIGNMENT_ ## name)\n\n \n#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_CONTROL_QUEUE_SIZE_SHIFT   (0)\n#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_CONTROL_QUEUE_SIZE_MASK    (0x00000FFF)\n#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_CONTROL_RESERVED_MASK      (0xFFFFF000)\n\n#define SCU_UFQC_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SCU_SDMA_UNSOLICITED_FRAME_QUEUE_CONTROL_ ## name, value)\n\n#define SCU_UFQC_QUEUE_SIZE_SET(value) \\\n\tSCU_UFQC_GEN_VAL(QUEUE_SIZE, value)\n\n \n#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_PUT_POINTER_SHIFT      (0)\n#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_PUT_POINTER_MASK       (0x00000FFF)\n#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_PUT_CYCLE_BIT_SHIFT    (12)\n#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_PUT_CYCLE_BIT_MASK     (0x00001000)\n#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_PUT_RESERVED_MASK      (0xFFFFE000)\n\n#define SCU_UFQPP_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SCU_SDMA_UNSOLICITED_FRAME_QUEUE_PUT_ ## name, value)\n\n#define SCU_UFQPP_GEN_BIT(name)\t\\\n\tSCU_GEN_BIT(SCU_SDMA_UNSOLICITED_FRAME_QUEUE_PUT_ ## name)\n\n \n#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_POINTER_SHIFT      (0)\n#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_POINTER_MASK       (0x00000FFF)\n#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_CYCLE_BIT_SHIFT    (12)\n#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_CYCLE_BIT_MASK     (12)\n#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_ENABLE_BIT_SHIFT   (31)\n#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_ENABLE_BIT_MASK    (0x80000000)\n#define SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_RESERVED_MASK      (0x7FFFE000)\n\n#define SCU_UFQGP_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_ ## name, value)\n\n#define SCU_UFQGP_GEN_BIT(name)\t\\\n\tSCU_GEN_BIT(SCU_SDMA_UNSOLICITED_FRAME_QUEUE_GET_ ## name)\n\n#define SCU_UFQGP_CYCLE_BIT(value) \\\n\tSCU_UFQGP_GEN_BIT(CYCLE_BIT, value)\n\n#define SCU_UFQGP_GET_POINTER(value) \\\n\tSCU_UFQGP_GEN_VALUE(POINTER, value)\n\n#define SCU_UFQGP_ENABLE(value)\t\\\n\t(SCU_UFQGP_GEN_BIT(ENABLE) | value)\n\n#define SCU_UFQGP_DISABLE(value) \\\n\t(~SCU_UFQGP_GEN_BIT(ENABLE) & value)\n\n#define SCU_UFQGP_VALUE(bit, value) \\\n\t(SCU_UFQGP_CYCLE_BIT(bit) | SCU_UFQGP_GET_POINTER(value))\n\n \n#define SCU_PDMA_CONFIGURATION_ADDRESS_MODIFIER_SHIFT                               (0)\n#define SCU_PDMA_CONFIGURATION_ADDRESS_MODIFIER_MASK                                (0x0000FFFF)\n#define SCU_PDMA_CONFIGURATION_PCI_RELAXED_ORDERING_ENABLE_SHIFT                    (16)\n#define SCU_PDMA_CONFIGURATION_PCI_RELAXED_ORDERING_ENABLE_MASK                     (0x00010000)\n#define SCU_PDMA_CONFIGURATION_PCI_NO_SNOOP_ENABLE_SHIFT                            (17)\n#define SCU_PDMA_CONFIGURATION_PCI_NO_SNOOP_ENABLE_MASK                             (0x00020000)\n#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_BYTE_SWAP_SHIFT                   (18)\n#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_BYTE_SWAP_MASK                    (0x00040000)\n#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_XPI_SGL_FETCH_SHIFT               (19)\n#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_XPI_SGL_FETCH_MASK                (0x00080000)\n#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_XPI_RX_HEADER_RAM_WRITE_SHIFT     (20)\n#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_XPI_RX_HEADER_RAM_WRITE_MASK      (0x00100000)\n#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_XPI_UF_ADDRESS_FETCH_SHIFT        (21)\n#define SCU_PDMA_CONFIGURATION_BIG_ENDIAN_CONTROL_XPI_UF_ADDRESS_FETCH_MASK         (0x00200000)\n#define SCU_PDMA_CONFIGURATION_ADDRESS_MODIFIER_SELECT_SHIFT                        (22)\n#define SCU_PDMA_CONFIGURATION_ADDRESS_MODIFIER_SELECT_MASK                         (0x00400000)\n#define SCU_PDMA_CONFIGURATION_RESERVED_MASK                                        (0xFF800000)\n\n#define SCU_PDMACR_GEN_VALUE(name, value) \\\n\tSCU_GEN_VALUE(SCU_PDMA_CONFIGURATION_ ## name, value)\n\n#define SCU_PDMACR_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_PDMA_CONFIGURATION_ ## name)\n\n#define SCU_PDMACR_BE_GEN_BIT(name) \\\n\tSCU_PCMACR_GEN_BIT(BIG_ENDIAN_CONTROL_ ## name)\n\n \n#define SCU_CDMA_CONFIGURATION_PCI_RELAXED_ORDERING_ENABLE_SHIFT                    (8)\n#define SCU_CDMA_CONFIGURATION_PCI_RELAXED_ORDERING_ENABLE_MASK                     (0x00000100)\n\n#define SCU_CDMACR_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_CDMA_CONFIGURATION_ ## name)\n\n \n#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_TIMEOUT_SHIFT             (0)\n#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_TIMEOUT_MASK              (0x000000FF)\n#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_LOCK_TIME_SHIFT           (8)\n#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_LOCK_TIME_MASK            (0x0000FF00)\n#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_RATE_CHANGE_DELAY_SHIFT   (16)\n#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_RATE_CHANGE_DELAY_MASK    (0x00FF0000)\n#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_DWORD_SYNC_TIMEOUT_SHIFT  (24)\n#define SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_DWORD_SYNC_TIMEOUT_MASK   (0xFF000000)\n#define SCU_LINK_LAYER_SPEED_NECGOIATION_TIMER_VALUES_REQUIRED_MASK             (0x00000000)\n#define SCU_LINK_LAYER_SPEED_NECGOIATION_TIMER_VALUES_DEFAULT_MASK              (0x7D00676F)\n#define SCU_LINK_LAYER_SPEED_NECGOIATION_TIMER_VALUES_RESERVED_MASK             (0x00FF0000)\n\n#define SCU_SAS_SPDTOV_GEN_VALUE(name, value) \\\n\tSCU_GEN_VALUE(SCU_LINK_LAYER_SPEED_NEGOTIATION_TIMER_VALUES_ ## name, value)\n\n\n#define SCU_LINK_STATUS_DWORD_SYNC_AQUIRED_SHIFT            (2)\n#define SCU_LINK_STATUS_DWORD_SYNC_AQUIRED_MASK             (0x00000004)\n#define SCU_LINK_STATUS_TRANSMIT_PORT_SELECTION_DONE_SHIFT  (4)\n#define SCU_LINK_STATUS_TRANSMIT_PORT_SELECTION_DONE_MASK   (0x00000010)\n#define SCU_LINK_STATUS_RECEIVER_CREDIT_EXHAUSTED_SHIFT     (5)\n#define SCU_LINK_STATUS_RECEIVER_CREDIT_EXHAUSTED_MASK      (0x00000020)\n#define SCU_LINK_STATUS_RESERVED_MASK                       (0xFFFFFFCD)\n\n#define SCU_SAS_LLSTA_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_LINK_STATUS_ ## name)\n\n\n \n\n \n#define SCU_SAS_MAX_ARBITRATION_WAIT_TIME_TIMEOUT_VALUE_SHIFT       (0)\n#define SCU_SAS_MAX_ARBITRATION_WAIT_TIME_TIMEOUT_VALUE_MASK        (0x00007FFF)\n#define SCU_SAS_MAX_ARBITRATION_WAIT_TIME_TIMEOUT_SCALE_SHIFT       (15)\n#define SCU_SAS_MAX_ARBITRATION_WAIT_TIME_TIMEOUT_SCALE_MASK        (0x00008000)\n\n#define SCU_SAS_MAWTTOV_GEN_VALUE(name, value) \\\n\tSCU_GEN_VALUE(SCU_SAS_MAX_ARBITRATION_WAIT_TIME_TIMEOUT_ ## name, value)\n\n#define SCU_SAS_MAWTTOV_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_SAS_MAX_ARBITRATION_WAIT_TIME_TIMEOUT_ ## name)\n\n\n \n\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_SMP_TARGET_SHIFT            (1)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_SMP_TARGET_MASK             (0x00000002)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_STP_TARGET_SHIFT            (2)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_STP_TARGET_MASK             (0x00000004)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_SSP_TARGET_SHIFT            (3)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_SSP_TARGET_MASK             (0x00000008)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_DA_SATA_HOST_SHIFT          (8)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_DA_SATA_HOST_MASK           (0x00000100)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_SMP_INITIATOR_SHIFT         (9)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_SMP_INITIATOR_MASK          (0x00000200)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_STP_INITIATOR_SHIFT         (10)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_STP_INITIATOR_MASK          (0x00000400)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_SSP_INITIATOR_SHIFT         (11)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_SSP_INITIATOR_MASK          (0x00000800)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_REASON_CODE_SHIFT           (16)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_REASON_CODE_MASK            (0x000F0000)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_ADDRESS_FRAME_TYPE_SHIFT    (24)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_ADDRESS_FRAME_TYPE_MASK     (0x0F000000)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_DEVICE_TYPE_SHIFT           (28)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_DEVICE_TYPE_MASK            (0x70000000)\n#define SCU_SAS_TRANSMIT_IDENTIFICATION_RESERVED_MASK               (0x80F0F1F1)\n\n#define SCU_SAS_TIID_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SCU_SAS_TRANSMIT_IDENTIFICATION_ ## name, value)\n\n#define SCU_SAS_TIID_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_SAS_TRANSMIT_IDENTIFICATION_ ## name)\n\n \n#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_BREAK_REPLY_CAPABLE_SHIFT      (16)\n#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_BREAK_REPLY_CAPABLE_MASK       (0x00010000)\n#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_REQUESTED_INSIDE_ZPSDS_SHIFT   (17)\n#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_REQUESTED_INSIDE_ZPSDS_MASK    (0x00020000)\n#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_INSIDE_ZPSDS_PERSISTENT_SHIFT  (18)\n#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_INSIDE_ZPSDS_PERSISTENT_MASK   (0x00040000)\n#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_ID_SHIFT                       (24)\n#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_ID_MASK                        (0xFF000000)\n#define SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_RESERVED_MASK                  (0x00F800FF)\n\n#define SCU_SAS_TIPID_GEN_VALUE(name, value) \\\n\tSCU_GEN_VALUE(SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_ ## name, value)\n\n#define SCU_SAS_TIPID_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_LINK_LAYER_IDENTIFY_FRAME_PHY_IDENTIFIER_ ## name)\n\n\n#define SCU_SAS_PHY_CONFIGURATION_TX_PARITY_CHECK_SHIFT                     (4)\n#define SCU_SAS_PHY_CONFIGURATION_TX_PARITY_CHECK_MASK                      (0x00000010)\n#define SCU_SAS_PHY_CONFIGURATION_TX_BAD_CRC_SHIFT                          (6)\n#define SCU_SAS_PHY_CONFIGURATION_TX_BAD_CRC_MASK                           (0x00000040)\n#define SCU_SAS_PHY_CONFIGURATION_DISABLE_SCRAMBLER_SHIFT                   (7)\n#define SCU_SAS_PHY_CONFIGURATION_DISABLE_SCRAMBLER_MASK                    (0x00000080)\n#define SCU_SAS_PHY_CONFIGURATION_DISABLE_DESCRAMBLER_SHIFT                 (8)\n#define SCU_SAS_PHY_CONFIGURATION_DISABLE_DESCRAMBLER_MASK                  (0x00000100)\n#define SCU_SAS_PHY_CONFIGURATION_DISABLE_CREDIT_INSERTION_SHIFT            (9)\n#define SCU_SAS_PHY_CONFIGURATION_DISABLE_CREDIT_INSERTION_MASK             (0x00000200)\n#define SCU_SAS_PHY_CONFIGURATION_SUSPEND_PROTOCOL_ENGINE_SHIFT             (11)\n#define SCU_SAS_PHY_CONFIGURATION_SUSPEND_PROTOCOL_ENGINE_MASK              (0x00000800)\n#define SCU_SAS_PHY_CONFIGURATION_SATA_SPINUP_HOLD_SHIFT                    (12)\n#define SCU_SAS_PHY_CONFIGURATION_SATA_SPINUP_HOLD_MASK                     (0x00001000)\n#define SCU_SAS_PHY_CONFIGURATION_TRANSMIT_PORT_SELECTION_SIGNAL_SHIFT      (13)\n#define SCU_SAS_PHY_CONFIGURATION_TRANSMIT_PORT_SELECTION_SIGNAL_MASK       (0x00002000)\n#define SCU_SAS_PHY_CONFIGURATION_HARD_RESET_SHIFT                          (14)\n#define SCU_SAS_PHY_CONFIGURATION_HARD_RESET_MASK                           (0x00004000)\n#define SCU_SAS_PHY_CONFIGURATION_OOB_ENABLE_SHIFT                          (15)\n#define SCU_SAS_PHY_CONFIGURATION_OOB_ENABLE_MASK                           (0x00008000)\n#define SCU_SAS_PHY_CONFIGURATION_ENABLE_FRAME_TX_INSERT_ALIGN_SHIFT        (23)\n#define SCU_SAS_PHY_CONFIGURATION_ENABLE_FRAME_TX_INSERT_ALIGN_MASK         (0x00800000)\n#define SCU_SAS_PHY_CONFIGURATION_FORWARD_IDENTIFY_FRAME_SHIFT              (27)\n#define SCU_SAS_PHY_CONFIGURATION_FORWARD_IDENTIFY_FRAME_MASK               (0x08000000)\n#define SCU_SAS_PHY_CONFIGURATION_DISABLE_BYTE_TRANSPOSE_STP_FRAME_SHIFT    (28)\n#define SCU_SAS_PHY_CONFIGURATION_DISABLE_BYTE_TRANSPOSE_STP_FRAME_MASK     (0x10000000)\n#define SCU_SAS_PHY_CONFIGURATION_OOB_RESET_SHIFT                           (29)\n#define SCU_SAS_PHY_CONFIGURATION_OOB_RESET_MASK                            (0x20000000)\n#define SCU_SAS_PHY_CONFIGURATION_THREE_IAF_ENABLE_SHIFT                    (30)\n#define SCU_SAS_PHY_CONFIGURATION_THREE_IAF_ENABLE_MASK                     (0x40000000)\n#define SCU_SAS_PHY_CONFIGURATION_OOB_ALIGN0_ENABLE_SHIFT                   (31)\n#define SCU_SAS_PHY_CONFIGURATION_OOB_ALIGN0_ENABLE_MASK                    (0x80000000)\n#define SCU_SAS_PHY_CONFIGURATION_REQUIRED_MASK                             (0x0100000F)\n#define SCU_SAS_PHY_CONFIGURATION_DEFAULT_MASK                              (0x4180100F)\n#define SCU_SAS_PHY_CONFIGURATION_RESERVED_MASK                             (0x00000000)\n\n#define SCU_SAS_PCFG_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_SAS_PHY_CONFIGURATION_ ## name)\n\n#define SCU_LINK_LAYER_ALIGN_INSERTION_FREQUENCY_GENERAL_SHIFT      (0)\n#define SCU_LINK_LAYER_ALIGN_INSERTION_FREQUENCY_GENERAL_MASK       (0x000007FF)\n#define SCU_LINK_LAYER_ALIGN_INSERTION_FREQUENCY_CONNECTED_SHIFT    (16)\n#define SCU_LINK_LAYER_ALIGN_INSERTION_FREQUENCY_CONNECTED_MASK     (0x00ff0000)\n\n#define SCU_ALIGN_INSERTION_FREQUENCY_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SCU_LINK_LAYER_ALIGN_INSERTION_FREQUENCY_##name, value)\n\n#define SCU_LINK_LAYER_ENABLE_SPINUP_CONTROL_COUNT_SHIFT    (0)\n#define SCU_LINK_LAYER_ENABLE_SPINUP_CONTROL_COUNT_MASK     (0x0003FFFF)\n#define SCU_LINK_LAYER_ENABLE_SPINUP_CONTROL_ENABLE_SHIFT   (31)\n#define SCU_LINK_LAYER_ENABLE_SPINUP_CONTROL_ENABLE_MASK    (0x80000000)\n#define SCU_LINK_LAYER_ENABLE_SPINUP_CONTROL_RESERVED_MASK  (0x7FFC0000)\n\n#define SCU_ENSPINUP_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SCU_LINK_LAYER_ENABLE_SPINUP_CONTROL_ ## name, value)\n\n#define SCU_ENSPINUP_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_LINK_LAYER_ENABLE_SPINUP_CONTROL_ ## name)\n\n\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_TXSSCTYPE_SHIFT     (1)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_TXSSCTYPE_MASK      (0x00000002)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_RLLRATE_SHIFT       (4)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_RLLRATE_MASK        (0x000000F0)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_SWO15GBPS_SHIFT     (8)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_SWO15GBPS_MASK      (0x00000100)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_SW15GBPS_SHIFT      (9)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_SW15GBPS_MASK       (0x00000201)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_SWO30GBPS_SHIFT     (10)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_SWO30GBPS_MASK      (0x00000401)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_SW30GBPS_SHIFT      (11)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_SW30GBPS_MASK       (0x00000801)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_SWO60GBPS_SHIFT     (12)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_SWO60GBPS_MASK      (0x00001001)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_SW60GBPS_SHIFT      (13)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_SW60GBPS_MASK       (0x00002001)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_EVEN_PARITY_SHIFT   (31)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_EVEN_PARITY_MASK    (0x80000000)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_DEFAULT_MASK        (0x00003F01)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_REQUIRED_MASK       (0x00000001)\n#define SCU_LINK_LAYER_PHY_CAPABILITIES_RESERVED_MASK       (0x7FFFC00D)\n\n#define SCU_SAS_PHYCAP_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SCU_LINK_LAYER_PHY_CAPABILITIES_ ## name, value)\n\n#define SCU_SAS_PHYCAP_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_LINK_LAYER_PHY_CAPABILITIES_ ## name)\n\n\n#define SCU_LINK_LAYER_PHY_SOURCE_ZONE_GROUP_CONTROL_VIRTUAL_EXPANDER_PHY_ZONE_GROUP_SHIFT  (0)\n#define SCU_LINK_LAYER_PHY_SOURCE_ZONE_GROUP_CONTROL_VIRTUAL_EXPANDER_PHY_ZONE_GROUP_MASK   (0x000000FF)\n#define SCU_LINK_LAYER_PHY_SOURCE_ZONE_GROUP_CONTROL_INSIDE_SOURCE_ZONE_GROUP_SHIFT         (31)\n#define SCU_LINK_LAYER_PHY_SOURCE_ZONE_GROUP_CONTROL_INSIDE_SOURCE_ZONE_GROUP_MASK          (0x80000000)\n#define SCU_LINK_LAYER_PHY_SOURCE_ZONE_GROUP_CONTROL_RESERVED_MASK                          (0x7FFFFF00)\n\n#define SCU_PSZGCR_GEN_VAL(name, value)\t\\\n\tSCU_GEN_VALUE(SCU_LINK_LAYER_PHY_SOURCE_ZONE_GROUP_CONTROL_ ## name, value)\n\n#define SCU_PSZGCR_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_LINK_LAYER_PHY_SOURCE_ZONE_GROUP_CONTROL_ ## name)\n\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE0_LOCKED_SHIFT        (1)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE0_LOCKED_MASK         (0x00000002)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE0_UPDATING_SHIFT      (2)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE0_UPDATING_MASK       (0x00000004)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE1_LOCKED_SHIFT        (4)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE1_LOCKED_MASK         (0x00000010)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE1_UPDATING_SHIFT      (5)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZONE1_UPDATING_MASK       (0x00000020)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE0_SHIFT (16)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE0_MASK  (0x00030000)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE0_SHIFT      (19)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE0_MASK       (0x00080000)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE1_SHIFT (20)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE1_MASK  (0x00300000)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE1_SHIFT      (23)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE1_MASK       (0x00800000)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE2_SHIFT (24)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE2_MASK  (0x03000000)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE2_SHIFT      (27)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE2_MASK       (0x08000000)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE3_SHIFT (28)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ZPT_ASSOCIATION_PE3_MASK  (0x30000000)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE3_SHIFT      (31)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_AIP_ENABLE_PE3_MASK       (0x80000000)\n#define SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_RESERVED_MASK             (0x4444FFC9)\n\n#define SCU_PEG_SCUVZECR_GEN_VAL(name, val) \\\n\tSCU_GEN_VALUE(SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ ## name, val)\n\n#define SCU_PEG_SCUVZECR_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_PROTOCOL_ENGINE_GROUP_VIRTUAL_ZONING_EXPANDER_CONTROL_ ## name)\n\n\n \n#define SCU_PTSG_CONTROL_IT_NEXUS_TIMEOUT_SHIFT     (0)\n#define SCU_PTSG_CONTROL_IT_NEXUS_TIMEOUT_MASK      (0x0000FFFF)\n#define SCU_PTSG_CONTROL_TASK_TIMEOUT_SHIFT         (16)\n#define SCU_PTSG_CONTROL_TASK_TIMEOUT_MASK          (0x00FF0000)\n#define SCU_PTSG_CONTROL_PTSG_ENABLE_SHIFT          (24)\n#define SCU_PTSG_CONTROL_PTSG_ENABLE_MASK           (0x01000000)\n#define SCU_PTSG_CONTROL_ETM_ENABLE_SHIFT           (25)\n#define SCU_PTSG_CONTROL_ETM_ENABLE_MASK            (0x02000000)\n#define SCU_PTSG_CONTROL_DEFAULT_MASK               (0x00020002)\n#define SCU_PTSG_CONTROL_REQUIRED_MASK              (0x00000000)\n#define SCU_PTSG_CONTROL_RESERVED_MASK              (0xFC000000)\n\n#define SCU_PTSGCR_GEN_VAL(name, val) \\\n\tSCU_GEN_VALUE(SCU_PTSG_CONTROL_ ## name, val)\n\n#define SCU_PTSGCR_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_PTSG_CONTROL_ ## name)\n\n\n \n#define SCU_PTSG_REAL_TIME_CLOCK_SHIFT          (0)\n#define SCU_PTSG_REAL_TIME_CLOCK_MASK           (0x0000FFFF)\n#define SCU_PTSG_REAL_TIME_CLOCK_RESERVED_MASK  (0xFFFF0000)\n\n#define SCU_RTCR_GEN_VAL(name, val) \\\n\tSCU_GEN_VALUE(SCU_PTSG_ ## name, val)\n\n\n#define SCU_PTSG_REAL_TIME_CLOCK_CONTROL_PRESCALER_VALUE_SHIFT  (0)\n#define SCU_PTSG_REAL_TIME_CLOCK_CONTROL_PRESCALER_VALUE_MASK   (0x00FFFFFF)\n#define SCU_PTSG_REAL_TIME_CLOCK_CONTROL_RESERVED_MASK          (0xFF000000)\n\n#define SCU_RTCCR_GEN_VAL(name, val) \\\n\tSCU_GEN_VALUE(SCU_PTSG_REAL_TIME_CLOCK_CONTROL_ ## name, val)\n\n\n#define SCU_PTSG_PORT_TASK_SCHEDULER_CONTROL_SUSPEND_SHIFT  (0)\n#define SCU_PTSG_PORT_TASK_SCHEDULER_CONTROL_SUSPEND_MASK   (0x00000001)\n#define SCU_PTSG_PORT_TASK_SCHEDULER_CONTROL_ENABLE_SHIFT   (1)\n#define SCU_PTSG_PORT_TASK_SCHEDULER_CONTROL_ENABLE_MASK    (0x00000002)\n#define SCU_PTSG_PORT_TASK_SCHEDULER_CONTROL_RESERVED_MASK  (0xFFFFFFFC)\n\n#define SCU_PTSxCR_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_PTSG_PORT_TASK_SCHEDULER_CONTROL_ ## name)\n\n\n#define SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_NEXT_RN_VALID_SHIFT             (0)\n#define SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_NEXT_RN_VALID_MASK              (0x00000001)\n#define SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_ACTIVE_RNSC_LIST_VALID_SHIFT    (1)\n#define SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_ACTIVE_RNSC_LIST_VALID_MASK     (0x00000002)\n#define SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_PTS_SUSPENDED_SHIFT             (2)\n#define SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_PTS_SUSPENDED_MASK              (0x00000004)\n#define SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_RESERVED_MASK                   (0xFFFFFFF8)\n\n#define SCU_PTSxSR_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_PTSG_PORT_TASK_SCHEDULER_STATUS_ ## name)\n\n \n\n \n#define SCU_SMU_PCP_OFFSET          0x0000\n#define SCU_SMU_AMR_OFFSET          0x0004\n#define SCU_SMU_ISR_OFFSET          0x0010\n#define SCU_SMU_IMR_OFFSET          0x0014\n#define SCU_SMU_ICC_OFFSET          0x0018\n#define SCU_SMU_HTTLBAR_OFFSET      0x0020\n#define SCU_SMU_HTTUBAR_OFFSET      0x0024\n#define SCU_SMU_TCR_OFFSET          0x0028\n#define SCU_SMU_CQLBAR_OFFSET       0x0030\n#define SCU_SMU_CQUBAR_OFFSET       0x0034\n#define SCU_SMU_CQPR_OFFSET         0x0040\n#define SCU_SMU_CQGR_OFFSET         0x0044\n#define SCU_SMU_CQC_OFFSET          0x0048\n \n#define SCU_SMU_RNCLBAR_OFFSET      0x0080\n#define SCU_SMU_RNCUBAR_OFFSET      0x0084\n#define SCU_SMU_DCC_OFFSET          0x0090\n#define SCU_SMU_DFC_OFFSET          0x0094\n#define SCU_SMU_SMUCSR_OFFSET       0x0098\n#define SCU_SMU_SCUSRCR_OFFSET      0x009C\n#define SCU_SMU_SMAW_OFFSET         0x00A0\n#define SCU_SMU_SMDW_OFFSET         0x00A4\n \n#define SCU_SMU_TCA_OFFSET          0x0400\n \n#define SCU_SMU_MT_MLAR0_OFFSET     0x2000\n#define SCU_SMU_MT_MUAR0_OFFSET     0x2004\n#define SCU_SMU_MT_MDR0_OFFSET      0x2008\n#define SCU_SMU_MT_VCR0_OFFSET      0x200C\n#define SCU_SMU_MT_MLAR1_OFFSET     0x2010\n#define SCU_SMU_MT_MUAR1_OFFSET     0x2014\n#define SCU_SMU_MT_MDR1_OFFSET      0x2018\n#define SCU_SMU_MT_VCR1_OFFSET      0x201C\n#define SCU_SMU_MPBA_OFFSET         0x3000\n\n \nstruct smu_registers {\n \n\tu32 post_context_port;\n \n\tu32 address_modifier;\n\tu32 reserved_08;\n\tu32 reserved_0C;\n \n\tu32 interrupt_status;\n \n\tu32 interrupt_mask;\n \n\tu32 interrupt_coalesce_control;\n\tu32 reserved_1C;\n \n\tu32 host_task_table_lower;\n \n\tu32 host_task_table_upper;\n \n\tu32 task_context_range;\n\tu32 reserved_2C;\n \n\tu32 completion_queue_lower;\n \n\tu32 completion_queue_upper;\n\tu32 reserved_38;\n\tu32 reserved_3C;\n \n\tu32 completion_queue_put;\n \n\tu32 completion_queue_get;\n \n\tu32 completion_queue_control;\n\tu32 reserved_4C;\n\tu32 reserved_5x[4];\n\tu32 reserved_6x[4];\n\tu32 reserved_7x[4];\n \n\tu32 remote_node_context_lower;\n \n\tu32 remote_node_context_upper;\n\tu32 reserved_88;\n\tu32 reserved_8C;\n \n\tu32 device_context_capacity;\n \n\tu32 device_function_capacity;\n \n\tu32 control_status;\n \n\tu32 soft_reset_control;\n \n\tu32 mmr_address_window;\n \n\tu32 mmr_data_window;\n \n\tu32 clock_gating_control;\n \n\tu32 clock_gating_performance;\n \n\tu32 reserved_Bx[4];\n\tu32 reserved_Cx[4];\n\tu32 reserved_Dx[4];\n\tu32 reserved_Ex[4];\n\tu32 reserved_Fx[4];\n\tu32 reserved_1xx[64];\n\tu32 reserved_2xx[64];\n\tu32 reserved_3xx[64];\n \n\tu32 task_context_assignment[256];\n \n};\n\n \n#define SCU_SDMA_BASE               0x6000\n#define SCU_SDMA_PUFATLHAR_OFFSET   0x0000\n#define SCU_SDMA_PUFATUHAR_OFFSET   0x0004\n#define SCU_SDMA_UFLHBAR_OFFSET     0x0008\n#define SCU_SDMA_UFUHBAR_OFFSET     0x000C\n#define SCU_SDMA_UFQC_OFFSET        0x0010\n#define SCU_SDMA_UFQPP_OFFSET       0x0014\n#define SCU_SDMA_UFQGP_OFFSET       0x0018\n#define SCU_SDMA_PDMACR_OFFSET      0x001C\n#define SCU_SDMA_CDMACR_OFFSET      0x0080\n\n \nstruct scu_sdma_registers {\n \n\tu32 uf_address_table_lower;\n \n\tu32 uf_address_table_upper;\n \n\tu32 uf_header_base_address_lower;\n \n\tu32 uf_header_base_address_upper;\n \n\tu32 unsolicited_frame_queue_control;\n \n\tu32 unsolicited_frame_put_pointer;\n \n\tu32 unsolicited_frame_get_pointer;\n \n\tu32 pdma_configuration;\n \n\tu32 reserved_0020_007C[0x18];\n \n\tu32 cdma_configuration;\n \n\tu32 reserved_0084_0400[0xDF];\n\n};\n\n \n#define SCU_PEG0_OFFSET    0x0000\n#define SCU_PEG1_OFFSET    0x8000\n\n#define SCU_TL0_OFFSET     0x0000\n#define SCU_TL1_OFFSET     0x0400\n#define SCU_TL2_OFFSET     0x0800\n#define SCU_TL3_OFFSET     0x0C00\n\n#define SCU_LL_OFFSET      0x0080\n#define SCU_LL0_OFFSET     (SCU_TL0_OFFSET + SCU_LL_OFFSET)\n#define SCU_LL1_OFFSET     (SCU_TL1_OFFSET + SCU_LL_OFFSET)\n#define SCU_LL2_OFFSET     (SCU_TL2_OFFSET + SCU_LL_OFFSET)\n#define SCU_LL3_OFFSET     (SCU_TL3_OFFSET + SCU_LL_OFFSET)\n\n \n#define SCU_TLCR_OFFSET         0x0000\n#define SCU_TLADTR_OFFSET       0x0004\n#define SCU_TLTTMR_OFFSET       0x0008\n#define SCU_TLEECR0_OFFSET      0x000C\n#define SCU_STPTLDARNI_OFFSET   0x0010\n\n\n#define SCU_TLCR_HASH_SAS_CHECKING_ENABLE_SHIFT    (0)\n#define SCU_TLCR_HASH_SAS_CHECKING_ENABLE_MASK     (0x00000001)\n#define SCU_TLCR_CLEAR_TCI_NCQ_MAPPING_TABLE_SHIFT (1)\n#define SCU_TLCR_CLEAR_TCI_NCQ_MAPPING_TABLE_MASK  (0x00000002)\n#define SCU_TLCR_STP_WRITE_DATA_PREFETCH_SHIFT     (3)\n#define SCU_TLCR_STP_WRITE_DATA_PREFETCH_MASK      (0x00000008)\n#define SCU_TLCR_CMD_NAK_STATUS_CODE_SHIFT         (4)\n#define SCU_TLCR_CMD_NAK_STATUS_CODE_MASK          (0x00000010)\n#define SCU_TLCR_RESERVED_MASK                     (0xFFFFFFEB)\n\n#define SCU_TLCR_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_TLCR_ ## name)\n\n \nstruct scu_transport_layer_registers {\n\t \n\tu32 control;\n\t \n\tu32 arbitration_delay_timer;\n\t \n\tu32 timer_test_mode;\n\t \n\tu32 reserved_0C;\n\t \n\tu32 stp_rni;\n\t \n\tu32 tlfe_wpo_read_control;\n\t \n\tu32 tlfe_wpo_read_data;\n\t \n\tu32 rxtl_single_step_control_status_1;\n\t \n\tu32 rxtl_single_step_control_status_2;\n\t \n\tu32 tlfe_awt_retry_delay_debug_control;\n\t \n\tu32 reserved_0028_007F[0x16];\n\n};\n\n \n#define SCU_SCUVZECRx_OFFSET        0x1080\n\n \n#define SCU_SAS_SPDTOV_OFFSET       0x0000\n#define SCU_SAS_LLSTA_OFFSET        0x0004\n#define SCU_SATA_PSELTOV_OFFSET     0x0008\n#define SCU_SAS_TIMETOV_OFFSET      0x0010\n#define SCU_SAS_LOSTOT_OFFSET       0x0014\n#define SCU_SAS_LNKTOV_OFFSET       0x0018\n#define SCU_SAS_PHYTOV_OFFSET       0x001C\n#define SCU_SAS_AFERCNT_OFFSET      0x0020\n#define SCU_SAS_WERCNT_OFFSET       0x0024\n#define SCU_SAS_TIID_OFFSET         0x0028\n#define SCU_SAS_TIDNH_OFFSET        0x002C\n#define SCU_SAS_TIDNL_OFFSET        0x0030\n#define SCU_SAS_TISSAH_OFFSET       0x0034\n#define SCU_SAS_TISSAL_OFFSET       0x0038\n#define SCU_SAS_TIPID_OFFSET        0x003C\n#define SCU_SAS_TIRES2_OFFSET       0x0040\n#define SCU_SAS_ADRSTA_OFFSET       0x0044\n#define SCU_SAS_MAWTTOV_OFFSET      0x0048\n#define SCU_SAS_FRPLDFIL_OFFSET     0x0054\n#define SCU_SAS_RFCNT_OFFSET        0x0060\n#define SCU_SAS_TFCNT_OFFSET        0x0064\n#define SCU_SAS_RFDCNT_OFFSET       0x0068\n#define SCU_SAS_TFDCNT_OFFSET       0x006C\n#define SCU_SAS_LERCNT_OFFSET       0x0070\n#define SCU_SAS_RDISERRCNT_OFFSET   0x0074\n#define SCU_SAS_CRERCNT_OFFSET      0x0078\n#define SCU_STPCTL_OFFSET           0x007C\n#define SCU_SAS_PCFG_OFFSET         0x0080\n#define SCU_SAS_CLKSM_OFFSET        0x0084\n#define SCU_SAS_TXCOMWAKE_OFFSET    0x0088\n#define SCU_SAS_TXCOMINIT_OFFSET    0x008C\n#define SCU_SAS_TXCOMSAS_OFFSET     0x0090\n#define SCU_SAS_COMINIT_OFFSET      0x0094\n#define SCU_SAS_COMWAKE_OFFSET      0x0098\n#define SCU_SAS_COMSAS_OFFSET       0x009C\n#define SCU_SAS_SFERCNT_OFFSET      0x00A0\n#define SCU_SAS_CDFERCNT_OFFSET     0x00A4\n#define SCU_SAS_DNFERCNT_OFFSET     0x00A8\n#define SCU_SAS_PRSTERCNT_OFFSET    0x00AC\n#define SCU_SAS_CNTCTL_OFFSET       0x00B0\n#define SCU_SAS_SSPTOV_OFFSET       0x00B4\n#define SCU_FTCTL_OFFSET            0x00B8\n#define SCU_FRCTL_OFFSET            0x00BC\n#define SCU_FTWMRK_OFFSET           0x00C0\n#define SCU_ENSPINUP_OFFSET         0x00C4\n#define SCU_SAS_TRNTOV_OFFSET       0x00C8\n#define SCU_SAS_PHYCAP_OFFSET       0x00CC\n#define SCU_SAS_PHYCTL_OFFSET       0x00D0\n#define SCU_SAS_LLCTL_OFFSET        0x00D8\n#define SCU_AFE_XCVRCR_OFFSET       0x00DC\n#define SCU_AFE_LUTCR_OFFSET        0x00E0\n\n#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_ALIGN_DETECTION_SHIFT          (0UL)\n#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_ALIGN_DETECTION_MASK           (0x000000FFUL)\n#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_HOT_PLUG_SHIFT                 (8UL)\n#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_HOT_PLUG_MASK                  (0x0000FF00UL)\n#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_COMSAS_DETECTION_SHIFT         (16UL)\n#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_COMSAS_DETECTION_MASK          (0x00FF0000UL)\n#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_RATE_CHANGE_SHIFT              (24UL)\n#define SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_RATE_CHANGE_MASK               (0xFF000000UL)\n\n#define SCU_SAS_PHYTOV_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SCU_SAS_PHY_TIMER_TIMEOUT_VALUES_##name, value)\n\n#define SCU_SAS_LINK_LAYER_CONTROL_MAX_LINK_RATE_SHIFT                  (0)\n#define SCU_SAS_LINK_LAYER_CONTROL_MAX_LINK_RATE_MASK                   (0x00000003)\n#define SCU_SAS_LINK_LAYER_CONTROL_MAX_LINK_RATE_GEN1                   (0)\n#define SCU_SAS_LINK_LAYER_CONTROL_MAX_LINK_RATE_GEN2                   (1)\n#define SCU_SAS_LINK_LAYER_CONTROL_MAX_LINK_RATE_GEN3                   (2)\n#define SCU_SAS_LINK_LAYER_CONTROL_BROADCAST_PRIMITIVE_SHIFT            (2)\n#define SCU_SAS_LINK_LAYER_CONTROL_BROADCAST_PRIMITIVE_MASK             (0x000003FC)\n#define SCU_SAS_LINK_LAYER_CONTROL_CLOSE_NO_ACTIVE_TASK_DISABLE_SHIFT   (16)\n#define SCU_SAS_LINK_LAYER_CONTROL_CLOSE_NO_ACTIVE_TASK_DISABLE_MASK    (0x00010000)\n#define SCU_SAS_LINK_LAYER_CONTROL_CLOSE_NO_OUTBOUND_TASK_DISABLE_SHIFT (17)\n#define SCU_SAS_LINK_LAYER_CONTROL_CLOSE_NO_OUTBOUND_TASK_DISABLE_MASK  (0x00020000)\n#define SCU_SAS_LINK_LAYER_CONTROL_NO_OUTBOUND_TASK_TIMEOUT_SHIFT       (24)\n#define SCU_SAS_LINK_LAYER_CONTROL_NO_OUTBOUND_TASK_TIMEOUT_MASK        (0xFF000000)\n#define SCU_SAS_LINK_LAYER_CONTROL_RESERVED                             (0x00FCFC00)\n\n#define SCU_SAS_LLCTL_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SCU_SAS_LINK_LAYER_CONTROL_ ## name, value)\n\n#define SCU_SAS_LLCTL_GEN_BIT(name) \\\n\tSCU_GEN_BIT(SCU_SAS_LINK_LAYER_CONTROL_ ## name)\n\n#define SCU_SAS_LINK_LAYER_TXCOMSAS_NEGTIME_DEFAULT                     (0xF0)\n#define SCU_SAS_LINK_LAYER_TXCOMSAS_NEGTIME_EXTENDED                    (0x1FF)\n#define SCU_SAS_LINK_LAYER_TXCOMSAS_NEGTIME_SHIFT                       (0)\n#define SCU_SAS_LINK_LAYER_TXCOMSAS_NEGTIME_MASK                        (0x3FF)\n\n#define SCU_SAS_LLTXCOMSAS_GEN_VAL(name, value) \\\n\tSCU_GEN_VALUE(SCU_SAS_LINK_LAYER_TXCOMSAS_ ## name, value)\n\n\n \n#define SCU_PSZGCR_OFFSET           0x00E4\n#define SCU_SAS_RECPHYCAP_OFFSET    0x00E8\n \n\n#define SCU_SAS_PTxC_OFFSET         0x00D4  \n\n \nstruct scu_link_layer_registers {\n \n\tu32 speed_negotiation_timers;\n \n\tu32 link_layer_status;\n \n\tu32 port_selector_timeout;\n\tu32 reserved0C;\n \n\tu32 timeout_unit_value;\n \n\tu32 rcd_timeout;\n \n\tu32 link_timer_timeouts;\n \n\tu32 sas_phy_timeouts;\n \n\tu32 received_address_frame_error_counter;\n \n\tu32 invalid_dword_counter;\n \n\tu32 transmit_identification;\n \n\tu32 sas_device_name_high;\n \n\tu32 sas_device_name_low;\n \n\tu32 source_sas_address_high;\n \n\tu32 source_sas_address_low;\n \n\tu32 identify_frame_phy_id;\n \n\tu32 identify_frame_reserved;\n \n\tu32 received_address_frame;\n \n\tu32 maximum_arbitration_wait_timer_timeout;\n \n\tu32 transmit_primitive;\n \n\tu32 error_counter_event_notification_control;\n \n\tu32 frxq_payload_fill_threshold;\n \n\tu32 link_layer_hang_detection_timeout;\n\tu32 reserved_5C;\n \n\tu32 received_frame_count;\n \n\tu32 transmit_frame_count;\n \n\tu32 received_dword_count;\n \n\tu32 transmit_dword_count;\n \n\tu32 loss_of_sync_error_count;\n \n\tu32 running_disparity_error_count;\n \n\tu32 received_frame_crc_error_count;\n \n\tu32 stp_control;\n \n\tu32 phy_configuration;\n \n\tu32 clock_skew_management;\n \n\tu32 transmit_comwake_signal;\n \n\tu32 transmit_cominit_signal;\n \n\tu32 transmit_comsas_signal;\n \n\tu32 cominit_control;\n \n\tu32 comwake_control;\n \n\tu32 comsas_control;\n \n\tu32 received_short_frame_count;\n \n\tu32 received_frame_without_credit_count;\n \n\tu32 received_frame_after_done_count;\n \n\tu32 phy_reset_problem_count;\n \n\tu32 counter_control;\n \n\tu32 ssp_timer_timeout_values;\n \n\tu32 ftx_control;\n \n\tu32 frx_control;\n \n\tu32 ftx_watermark;\n \n\tu32 notify_enable_spinup_control;\n \n\tu32 sas_training_sequence_timer_values;\n \n\tu32 phy_capabilities;\n \n\tu32 phy_control;\n\tu32 reserved_d4;\n \n\tu32 link_layer_control;\n \n\tu32 afe_xcvr_control;\n \n\tu32 afe_lookup_table_control;\n \n\tu32 phy_source_zone_group_control;\n \n\tu32 receive_phycap;\n\tu32 reserved_ec;\n \n\tu32 speed_negotiation_afe_rx_reset_control;\n \n\tu32 power_management_control;\n \n\tu32 sas_pm_partial_request_primitive;\n \n\tu32 sas_pm_slumber_request_primitive;\n \n\tu32 sas_pm_ack_primitive_register;\n \n\tu32 sas_pm_nak_primitive_register;\n \n\tu32 sas_primitive_timeout;\n\tu32 reserved_10c;\n \n\tu32 pla_product_control[4];\n \n\tu32 pla_product_sum;\n \n\tu32 pla_control;\n \n\tu32 reserved_0128_037f[0x96];\n\n};\n\n \n\n \n#define SCU_SGPIO_OFFSET         0x1400\n\n \n#define SCU_SGPIO_SGODSR_OFFSET  0x0020\n\n \nstruct scu_sgpio_registers {\n \n\tu32 interface_control;\n \n\tu32 blink_rate;\n \n\tu32 start_drive_lower;\n \n\tu32 start_drive_upper;\n \n\tu32 serial_input_lower;\n \n\tu32 serial_input_upper;\n \n\tu32 vendor_specific_code;\n \n\tu32 reserved_001c;\n \n\tu32 output_data_select[8];\n \n\tu32 reserved_1444_14ff[0x30];\n\n};\n\n \n#define     SCU_VIIT_BASE     0x1c00\n\nstruct scu_viit_registers {\n\tu32 registers[256];\n};\n\n \n\n#define SCU_PTSG_BASE               0x1000\n\n#define SCU_PTSG_PTSGCR_OFFSET      0x0000\n#define SCU_PTSG_RTCR_OFFSET        0x0004\n#define SCU_PTSG_RTCCR_OFFSET       0x0008\n#define SCU_PTSG_PTS0CR_OFFSET      0x0010\n#define SCU_PTSG_PTS0SR_OFFSET      0x0014\n#define SCU_PTSG_PTS1CR_OFFSET      0x0018\n#define SCU_PTSG_PTS1SR_OFFSET      0x001C\n#define SCU_PTSG_PTS2CR_OFFSET      0x0020\n#define SCU_PTSG_PTS2SR_OFFSET      0x0024\n#define SCU_PTSG_PTS3CR_OFFSET      0x0028\n#define SCU_PTSG_PTS3SR_OFFSET      0x002C\n#define SCU_PTSG_PCSPE0CR_OFFSET    0x0030\n#define SCU_PTSG_PCSPE1CR_OFFSET    0x0034\n#define SCU_PTSG_PCSPE2CR_OFFSET    0x0038\n#define SCU_PTSG_PCSPE3CR_OFFSET    0x003C\n#define SCU_PTSG_ETMTSCCR_OFFSET    0x0040\n#define SCU_PTSG_ETMRNSCCR_OFFSET   0x0044\n\n \nstruct scu_port_task_scheduler_registers {\n\tu32 control;\n\tu32 status;\n};\n\n \nstruct scu_port_task_scheduler_group_registers {\n \n\tu32 control;\n \n\tu32 real_time_clock;\n \n\tu32 real_time_clock_control;\n \n\tu32 reserved_0C;\n \n\tstruct scu_port_task_scheduler_registers port[4];\n \n\tu32 protocol_engine[4];\n \n\tu32 tc_scanning_interval_control;\n \n\tu32 rnc_scanning_interval_control;\n \n\tu32 reserved_1048_107f[0x0E];\n\n};\n\n#define SCU_PTSG_SCUVZECR_OFFSET        0x003C\n\n \n#define SCU_AFE_MMR_BASE                  0xE000\n\n \nstruct scu_afe_transceiver {\n\t \n\tu32 afe_xcvr_control0;\n\t \n\tu32 afe_xcvr_control1;\n\t \n\tu32 reserved_0008;\n\t \n\tu32 afe_dfx_rx_control0;\n\t \n\tu32 afe_dfx_rx_control1;\n\t \n\tu32 reserved_0014;\n\t \n\tu32 afe_dfx_rx_status0;\n\t \n\tu32 afe_dfx_rx_status1;\n\t \n\tu32 reserved_0020;\n\t \n\tu32 afe_tx_control;\n\t \n\tu32 afe_tx_amp_control0;\n\t \n\tu32 afe_tx_amp_control1;\n\t \n\tu32 afe_tx_amp_control2;\n\t \n\tu32 afe_tx_amp_control3;\n\t \n\tu32 afe_tx_ssc_control;\n\t \n\tu32 reserved_003c;\n\t \n\tu32 afe_rx_ssc_control0;\n\t \n\tu32 afe_rx_ssc_control1;\n\t \n\tu32 afe_rx_ssc_control2;\n\t \n\tu32 afe_rx_eq_status0;\n\t \n\tu32 afe_rx_eq_status1;\n\t \n\tu32 afe_rx_cdr_status;\n\t \n\tu32 reserved_0058;\n\t \n\tu32 afe_channel_control;\n\t \n\tu32 reserved_0060_006c[0x04];\n\t \n\tu32 afe_xcvr_error_capture_status0;\n\t \n\tu32 afe_xcvr_error_capture_status1;\n\t \n\tu32 afe_xcvr_error_capture_status2;\n\t \n\tu32 afe_xcvr_error_capture_status3;\n\t \n\tu32 afe_xcvr_error_capture_status4;\n\t \n\tu32 afe_xcvr_error_capture_status5;\n\t \n\tu32 reserved_008c_00fc[0x1e];\n};\n\n \n \nstruct scu_afe_registers {\n\t \n\tu32 afe_bias_control;\n\tu32 reserved_0004;\n\t \n\tu32 afe_pll_control0;\n\t \n\tu32 afe_pll_control1;\n\t \n\tu32 afe_pll_control2;\n\t \n\tu32 afe_common_block_status;\n\t \n\tu32 reserved_18_7c[0x1a];\n\t \n\tu32 afe_pmsn_master_control0;\n\t \n\tu32 afe_pmsn_master_control1;\n\t \n\tu32 afe_pmsn_master_control2;\n\t \n\tu32 reserved_008c_00fc[0x1D];\n\t \n\tu32 afe_dfx_master_control0;\n\t \n\tu32 afe_dfx_master_control1;\n\t \n\tu32 afe_dfx_dcl_control;\n\t \n\tu32 afe_dfx_digital_monitor_control;\n\t \n\tu32 afe_dfx_analog_p_monitor_control;\n\t \n\tu32 afe_dfx_analog_n_monitor_control;\n\t \n\tu32 afe_dfx_ntl_status;\n\t \n\tu32 afe_dfx_fifo_status0;\n\t \n\tu32 afe_dfx_fifo_status1;\n\t \n\tu32 afe_dfx_master_pattern_control;\n\t \n\tu32 afe_dfx_p0_control;\n\t \n\tu32 afe_dfx_p0_data[32];\n\t \n\tu32 reserved_01ac;\n\t \n\tu32 afe_dfx_p0_instruction[24];\n\t \n\tu32 reserved_0210;\n\t \n\tu32 afe_dfx_p1_control;\n\t \n\tu32 afe_dfx_p1_data[16];\n\t \n\tu32 reserved_0258_029c[0x12];\n\t \n\tu32 afe_dfx_p1_instruction[8];\n\t \n\tu32 reserved_02c0_02fc[0x10];\n\t \n\tu32 afe_dfx_tx_pmsn_control;\n\t \n\tu32 afe_dfx_rx_pmsn_control;\n\tu32 reserved_0308;\n\t \n\tu32 afe_dfx_noa_control0;\n\t \n\tu32 afe_dfx_noa_control1;\n\t \n\tu32 afe_dfx_noa_control2;\n\t \n\tu32 afe_dfx_noa_control3;\n\t \n\tu32 afe_dfx_noa_control4;\n\t \n\tu32 afe_dfx_noa_control5;\n\t \n\tu32 afe_dfx_noa_control6;\n\t \n\tu32 afe_dfx_noa_control7;\n\t \n\tu32 reserved_032c_07fc[0x135];\n\n\t \n\tstruct scu_afe_transceiver scu_afe_xcvr[4];\n\n\t \n\tu32 reserved_0c00_0ffc[0x0100];\n};\n\nstruct scu_protocol_engine_group_registers {\n\tu32 table[0xE0];\n};\n\n\nstruct scu_viit_iit {\n\tu32 table[256];\n};\n\n \nstruct scu_zone_partition_table {\n\tu32 table[2048];\n};\n\n \nstruct scu_completion_ram {\n\tu32 ram[128];\n};\n\n \nstruct scu_frame_buffer_ram {\n\tu32 ram[128];\n};\n\n#define scu_scratch_ram_SIZE_IN_DWORDS  256\n\n \nstruct scu_scratch_ram {\n\tu32 ram[scu_scratch_ram_SIZE_IN_DWORDS];\n};\n\n \nstruct noa_protocol_engine_partition {\n\tu32 reserved[64];\n};\n\n \nstruct noa_hub_partition {\n\tu32 reserved[64];\n};\n\n \nstruct noa_host_interface_partition {\n\tu32 reserved[64];\n};\n\n \nstruct transport_link_layer_pair {\n\tstruct scu_transport_layer_registers tl;\n\tstruct scu_link_layer_registers ll;\n};\n\n \nstruct scu_peg_registers {\n\tstruct transport_link_layer_pair pe[4];\n\tstruct scu_port_task_scheduler_group_registers ptsg;\n\tstruct scu_protocol_engine_group_registers peg;\n\tstruct scu_sgpio_registers sgpio;\n\tu32 reserved_01500_1BFF[0x1C0];\n\tstruct scu_viit_entry viit[64];\n\tstruct scu_zone_partition_table zpt0;\n\tstruct scu_zone_partition_table zpt1;\n};\n\n \nstruct scu_registers {\n\t \n\tstruct scu_peg_registers peg0;\n\n\t \n\tstruct scu_sdma_registers sdma;\n\tstruct scu_completion_ram cram;\n\tstruct scu_frame_buffer_ram fbram;\n\tu32 reserved_6800_69FF[0x80];\n\tstruct noa_protocol_engine_partition noa_pe;\n\tstruct noa_hub_partition noa_hub;\n\tstruct noa_host_interface_partition noa_if;\n\tu32 reserved_6d00_7fff[0x4c0];\n\n\t \n\tstruct scu_peg_registers peg1;\n\n\t \n\tstruct scu_afe_registers afe;\n\n\t \n\tu32 reserved_f000_211fff[0x80c00];\n\n\t \n\tstruct scu_scratch_ram scratch_ram;\n};\n\n#endif    \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}