#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 22 15:08:15 2019
# Process ID: 31912
# Current directory: L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH22_AXI_VDMA_OV5640/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34288 L:\XILINX_FPGA\02_example_SOC\02_example_SOC\02_example_SOC\CH22_AXI_VDMA_OV5640\Miz_sys\Miz_sys.xpr
# Log file: L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH22_AXI_VDMA_OV5640/Miz_sys/vivado.log
# Journal file: L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH22_AXI_VDMA_OV5640/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH22_AXI_VDMA_OV5640/Miz_sys/Miz_sys.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH22_AXI_VDMA_OV5640/Miz_sys'
INFO: [Project 1-313] Project file moved from 'L:/MZ7XAB/code/code/02/02_example_SOC/CH21_AXI_VDMA_OV5640/Miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH22_AXI_VDMA_OV5640/Miz_sys/user_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 853.355 ; gain = 131.457
update_compile_order -fileset sources_1
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH22_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:user:MSXBO_OVSensorRGB565:1.0 - MSXBO_OVSensorRGB565_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /HDMI_FPGA_ML_0/RST_N(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_CLK_P(clk) and /HDMI_FPGA_ML_0/HDMI_CLK_P(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_CLK_N(clk) and /HDMI_FPGA_ML_0/HDMI_CLK_N(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /MSXBO_OVSensorRGB565_0/cmos_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /MSXBO_OVSensorRGB565_0/clk_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH22_AXI_VDMA_OV5640/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 950.297 ; gain = 83.102
close_project
open_project L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys'
INFO: [Project 1-313] Project file moved from 'L:/MZ7XAB/code/code/02/02_example_SOC/CH22_IIC_Register_MT9V034/Miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'l:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/user_src'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:MSXBO_MTSensor:1.0 - MSXBO_MTSensor_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:user:HDMI_FPGA_ML:1.0 - HDMI_FPGA_ML_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HDMI_FPGA_ML_0/PXLCLK_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/resetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_vid_in_axi4s_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_axi4s_vid_out_0/vid_io_out_ce(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /HDMI_FPGA_ML_0/RST_N(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out2(clk) and /HDMI_FPGA_ML_0/PXLCLK_5X_I(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_CLK_P(clk) and /HDMI_FPGA_ML_0/HDMI_CLK_P(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /HDMI_CLK_N(clk) and /HDMI_FPGA_ML_0/HDMI_CLK_N(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /MSXBO_MTSensor_0/cmos_clk_i(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1008.531 ; gain = 45.512
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
open_bd_design {L:/XILINX_FPGA/02_example_SOC/02_example_SOC/02_example_SOC/CH23_IIC_Register_MT9V034/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 22 15:16:57 2019...
