{"sha": "43a09b63d42a5a1de8c4870b4a208cb84fa127d8", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NDNhMDliNjNkNDJhNWExZGU4YzQ4NzBiNGEyMDhjYjg0ZmExMjdkOA==", "commit": {"author": {"name": "Andreas Krebbel", "email": "krebbel1@de.ibm.com", "date": "2006-04-19T10:42:19Z"}, "committer": {"name": "Andreas Krebbel", "email": "krebbel@gcc.gnu.org", "date": "2006-04-19T10:42:19Z"}, "message": "s390.md: Add comments with the instructions emitted by an insn pattern if macros are used.\n\n2006-04-19  Andreas Krebbel  <krebbel1@de.ibm.com>\n\n\t* config/s390/s390.md: Add comments with the instructions emitted\n\tby an insn pattern if macros are used.\n\nFrom-SVN: r113071", "tree": {"sha": "41bfe50ee0c80c1c0b100ae8f5187f7271679773", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/41bfe50ee0c80c1c0b100ae8f5187f7271679773"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/43a09b63d42a5a1de8c4870b4a208cb84fa127d8", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/43a09b63d42a5a1de8c4870b4a208cb84fa127d8", "html_url": "https://github.com/Rust-GCC/gccrs/commit/43a09b63d42a5a1de8c4870b4a208cb84fa127d8", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/43a09b63d42a5a1de8c4870b4a208cb84fa127d8/comments", "author": null, "committer": null, "parents": [{"sha": "e88a2c0973a81306fe60ef695a5165e9a94ce245", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e88a2c0973a81306fe60ef695a5165e9a94ce245", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e88a2c0973a81306fe60ef695a5165e9a94ce245"}], "stats": {"total": 113, "additions": 101, "deletions": 12}, "files": [{"sha": "5ab45848029927bb440fdefbb5e67f159b0dca07", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/43a09b63d42a5a1de8c4870b4a208cb84fa127d8/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/43a09b63d42a5a1de8c4870b4a208cb84fa127d8/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=43a09b63d42a5a1de8c4870b4a208cb84fa127d8", "patch": "@@ -1,3 +1,8 @@\n+2006-04-19  Andreas Krebbel  <krebbel1@de.ibm.com>\n+\n+\t* config/s390/s390.md: Add comments with the instructions emitted\n+\tby an insn pattern if macros are used.\n+\n 2006-04-19  Alan Modra  <amodra@bigpond.net.au>\n \n \tPR rtl-optimization/26026"}, {"sha": "54822da808132a75d20d46e941581223b66996e2", "filename": "gcc/config/s390/s390.md", "status": "modified", "additions": 96, "deletions": 12, "changes": 108, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/43a09b63d42a5a1de8c4870b4a208cb84fa127d8/gcc%2Fconfig%2Fs390%2Fs390.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/43a09b63d42a5a1de8c4870b4a208cb84fa127d8/gcc%2Fconfig%2Fs390%2Fs390.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fs390%2Fs390.md?ref=43a09b63d42a5a1de8c4870b4a208cb84fa127d8", "patch": "@@ -467,6 +467,7 @@\n   \"ltgfr\\t%2,%0\"\n   [(set_attr \"op_type\" \"RRE\")])\n \n+; ltr, lt, ltgr, ltg\n (define_insn \"*tst<mode>_extimm\"\n   [(set (reg CC_REGNUM)\n         (compare (match_operand:GPR 0 \"nonimmediate_operand\" \"d,m\")\n@@ -479,6 +480,7 @@\n    lt<g>\\t%2,%0\"\n   [(set_attr \"op_type\" \"RR<E>,RXY\")])\n \n+; ltr, lt, ltgr, ltg\n (define_insn \"*tst<mode>_cconly_extimm\"\n   [(set (reg CC_REGNUM)\n         (compare (match_operand:GPR 0 \"nonimmediate_operand\" \"d,m\")\n@@ -534,6 +536,7 @@\n   [(set_attr \"op_type\" \"RS\")\n    (set_attr \"atype\"   \"reg\")])\n \n+; ltr, ltgr\n (define_insn \"*tst<mode>_cconly2\"\n   [(set (reg CC_REGNUM)\n         (compare (match_operand:GPR 0 \"register_operand\" \"d\")\n@@ -656,6 +659,7 @@\n    chy\\t%0,%1\"\n   [(set_attr \"op_type\" \"RX,RXY\")])\n \n+; cr, chi, cfi, c, cy, cgr, cghi, cgfi, cg\n (define_insn \"*cmp<mode>_ccs\"\n   [(set (reg CC_REGNUM)\n         (compare (match_operand:GPR 0 \"register_operand\" \"d,d,d,d,d\")\n@@ -774,6 +778,7 @@\n \n ; (DF|SF) instructions\n \n+; ltxbr, ltdbr, ltebr\n (define_insn \"*cmp<mode>_ccs_0\"\n   [(set (reg CC_REGNUM)\n         (compare (match_operand:FPR 0 \"register_operand\" \"f\")\n@@ -783,6 +788,7 @@\n    [(set_attr \"op_type\" \"RRE\")\n     (set_attr \"type\"  \"fsimp<mode>\")])\n \n+; ltxr, ltdr, lter\n (define_insn \"*cmp<mode>_ccs_0_ibm\"\n   [(set (reg CC_REGNUM)\n         (compare (match_operand:FPR 0 \"register_operand\" \"f\")\n@@ -792,6 +798,7 @@\n    [(set_attr \"op_type\" \"<RRe>\")\n     (set_attr \"type\"  \"fsimp<mode>\")])\n \n+; cxbr, cdbr, cebr, cxb, cdb, ceb\n (define_insn \"*cmp<mode>_ccs\"\n   [(set (reg CC_REGNUM)\n         (compare (match_operand:FPR 0 \"register_operand\" \"f,f\")\n@@ -803,6 +810,7 @@\n    [(set_attr \"op_type\" \"RRE,RXE\")\n     (set_attr \"type\"  \"fsimp<mode>\")])\n \n+; cxr, cdr, cer, cx, cd, ce\n (define_insn \"*cmp<mode>_ccs_ibm\"\n   [(set (reg CC_REGNUM)\n         (compare (match_operand:FPR 0 \"register_operand\" \"f,f\")\n@@ -2860,6 +2868,7 @@\n ; extendqi(si|di)2 instruction pattern(s).\n ;\n \n+; lbr, lgbr, lb, lgb\n (define_insn \"*extendqi<mode>2_extimm\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d,d\")\n         (sign_extend:GPR (match_operand:QI 1 \"nonimmediate_operand\" \"d,m\")))]\n@@ -2869,6 +2878,7 @@\n    l<g>b\\t%0,%1\"\n   [(set_attr \"op_type\" \"RRE,RXY\")])\n \n+; lb, lgb\n (define_insn \"*extendqi<mode>2\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d\")\n         (sign_extend:GPR (match_operand:QI 1 \"memory_operand\" \"m\")))]\n@@ -3020,6 +3030,7 @@\n     }\n })\n \n+; llhr, llcr, llghr, llgcr, llh, llc, llgh, llgc\n (define_insn \"*zero_extend<HQI:mode><GPR:mode>2_extimm\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d,d\")\n         (zero_extend:GPR (match_operand:HQI 1 \"nonimmediate_operand\" \"d,m\")))]\n@@ -3029,6 +3040,7 @@\n    ll<g><hc>\\t%0,%1\"\n   [(set_attr \"op_type\" \"RRE,RXY\")])\n \n+; llgh, llgc\n (define_insn \"*zero_extend<HQI:mode><GPR:mode>2\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d\")\n         (zero_extend:GPR (match_operand:HQI 1 \"memory_operand\" \"m\")))]\n@@ -3136,6 +3148,7 @@\n   DONE;\n })\n \n+; cgxbr, cgdbr, cgebr, cfxbr, cfdbr, cfebr\n (define_insn \"fix_trunc<FPR:mode><GPR:mode>2_ieee\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d\")\n         (fix:GPR (match_operand:FPR 1 \"register_operand\" \"f\")))\n@@ -3234,6 +3247,7 @@\n ; float(si|di)(tf|df|sf)2 instruction pattern(s).\n ;\n \n+; cxgbr, cdgbr, cegbr\n (define_insn \"floatdi<mode>2\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f\")\n         (float:FPR (match_operand:DI 1 \"register_operand\" \"d\")))]\n@@ -3242,6 +3256,7 @@\n   [(set_attr \"op_type\" \"RRE\")\n    (set_attr \"type\"    \"itof\" )])\n \n+; cxfbr, cdfbr, cefbr\n (define_insn \"floatsi<mode>2_ieee\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f\")\n         (float:FPR (match_operand:SI 1 \"register_operand\" \"d\")))]\n@@ -3682,6 +3697,7 @@\n ; add(di|si)3 instruction pattern(s).\n ;\n \n+; ar, ahi, alfi, slfi, a, ay, agr, aghi, algfi, slgfi, ag\n (define_insn \"*add<mode>3\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d,d,d,d,d,d\")\n         (plus:GPR (match_operand:GPR 1 \"nonimmediate_operand\" \"%0,0,0,0,0,0\")\n@@ -3697,6 +3713,7 @@\n    a<y>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RR<E>,RI,RIL,RIL,RX<Y>,RXY\")])\n \n+; alr, alfi, slfi, al, aly, algr, algfi, slgfi, alg\n (define_insn \"*add<mode>3_carry1_cc\"\n   [(set (reg CC_REGNUM)\n         (compare (plus:GPR (match_operand:GPR 1 \"nonimmediate_operand\" \"%0,0,0,0,0\")\n@@ -3713,6 +3730,7 @@\n    al<y>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RR<E>,RIL,RIL,RX<Y>,RXY\")])\n \n+; alr, al, aly, algr, alg\n (define_insn \"*add<mode>3_carry1_cconly\"\n   [(set (reg CC_REGNUM)\n         (compare (plus:GPR (match_operand:GPR 1 \"nonimmediate_operand\" \"%0,0,0\")\n@@ -3726,6 +3744,7 @@\n    al<y>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RR<E>,RX<Y>,RXY\")])\n \n+; alr, alfi, slfi, al, aly, algr, algfi, slgfi, alg\n (define_insn \"*add<mode>3_carry2_cc\"\n   [(set (reg CC_REGNUM)\n         (compare (plus:GPR (match_operand:GPR 1 \"nonimmediate_operand\" \"%0,0,0,0,0\")\n@@ -3742,6 +3761,7 @@\n    al<y>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RR<E>,RIL,RIL,RX<Y>,RXY\")])\n \n+; alr, al, aly, algr, alg\n (define_insn \"*add<mode>3_carry2_cconly\"\n   [(set (reg CC_REGNUM)\n         (compare (plus:GPR (match_operand:GPR 1 \"nonimmediate_operand\" \"%0,0,0\")\n@@ -3755,6 +3775,7 @@\n    al<y>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RR<E>,RX<Y>,RXY\")])\n \n+; alr, alfi, slfi, al, aly, algr, algfi, slgfi, alg\n (define_insn \"*add<mode>3_cc\"\n   [(set (reg CC_REGNUM)\n         (compare (plus:GPR (match_operand:GPR 1 \"nonimmediate_operand\" \"%0,0,0,0,0\")\n@@ -3771,6 +3792,7 @@\n    al<y>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RR<E>,RIL,RIL,RX<Y>,RXY\")])\n \n+; alr, al, aly, algr, alg\n (define_insn \"*add<mode>3_cconly\"\n   [(set (reg CC_REGNUM)\n         (compare (plus:GPR (match_operand:GPR 1 \"nonimmediate_operand\" \"%0,0,0\")\n@@ -3784,6 +3806,7 @@\n    al<y>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RR<E>,RX<Y>,RXY\")])\n \n+; alr, al, aly, algr, alg\n (define_insn \"*add<mode>3_cconly2\"\n   [(set (reg CC_REGNUM)\n         (compare (match_operand:GPR 1 \"nonimmediate_operand\" \"%0,0,0\")\n@@ -3796,6 +3819,7 @@\n    al<y>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RR<E>,RX<Y>,RXY\")])\n \n+; ahi, afi, aghi, agfi\n (define_insn \"*add<mode>3_imm_cc\"\n   [(set (reg CC_REGNUM)\n         (compare (plus:GPR (match_operand:GPR 1 \"nonimmediate_operand\" \"0,0\")\n@@ -3825,6 +3849,7 @@\n   \"TARGET_HARD_FLOAT\"\n   \"\")\n \n+; axbr, adbr, aebr, axb, adb, aeb\n (define_insn \"*add<mode>3\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f,f\")\n         (plus:FPR (match_operand:FPR 1 \"nonimmediate_operand\" \"%0,0\")\n@@ -3837,6 +3862,7 @@\n   [(set_attr \"op_type\"  \"RRE,RXE\")\n    (set_attr \"type\"     \"fsimp<mode>\")])\n \n+; axbr, adbr, aebr, axb, adb, aeb\n (define_insn \"*add<mode>3_cc\"\n   [(set (reg CC_REGNUM)\n \t(compare (plus:FPR (match_operand:FPR 1 \"nonimmediate_operand\" \"%0,0\")\n@@ -3851,6 +3877,7 @@\n   [(set_attr \"op_type\"  \"RRE,RXE\")\n    (set_attr \"type\"     \"fsimp<mode>\")])\n \n+; axbr, adbr, aebr, axb, adb, aeb\n (define_insn \"*add<mode>3_cconly\"\n   [(set (reg CC_REGNUM)\n \t(compare (plus:FPR (match_operand:FPR 1 \"nonimmediate_operand\" \"%0,0\")\n@@ -3864,6 +3891,7 @@\n   [(set_attr \"op_type\"  \"RRE,RXE\")\n    (set_attr \"type\"     \"fsimp<mode>\")])\n \n+; axr, adr, aer, ax, ad, ae\n (define_insn \"*add<mode>3_ibm\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f,f\")\n         (plus:FPR (match_operand:FPR 1 \"nonimmediate_operand\" \"%0,0\")\n@@ -4053,6 +4081,7 @@\n ; sub(di|si)3 instruction pattern(s).\n ;\n \n+; sr, s, sy, sgr, sg\n (define_insn \"*sub<mode>3\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d,d,d\")\n         (minus:GPR (match_operand:GPR 1 \"register_operand\" \"0,0,0\")\n@@ -4065,6 +4094,7 @@\n    s<y>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RR<E>,RX<Y>,RXY\")])\n \n+; slr, sl, sly, slgr, slg\n (define_insn \"*sub<mode>3_borrow_cc\"\n   [(set (reg CC_REGNUM)\n         (compare (minus:GPR (match_operand:GPR 1 \"register_operand\" \"0,0,0\")\n@@ -4079,6 +4109,7 @@\n    sl<y>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RR<E>,RX<Y>,RXY\")])\n \n+; slr, sl, sly, slgr, slg\n (define_insn \"*sub<mode>3_borrow_cconly\"\n   [(set (reg CC_REGNUM)\n         (compare (minus:GPR (match_operand:GPR 1 \"register_operand\" \"0,0,0\")\n@@ -4092,6 +4123,7 @@\n    sl<y>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RR<E>,RX<Y>,RXY\")])\n \n+; slr, sl, sly, slgr, slg\n (define_insn \"*sub<mode>3_cc\"\n   [(set (reg CC_REGNUM)\n         (compare (minus:GPR (match_operand:GPR 1 \"register_operand\" \"0,0,0\")\n@@ -4106,6 +4138,7 @@\n    sl<y>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RR<E>,RX<Y>,RXY\")])\n \n+; slr, sl, sly, slgr, slg\n (define_insn \"*sub<mode>3_cc2\"\n   [(set (reg CC_REGNUM)\n         (compare (match_operand:GPR 1 \"register_operand\" \"0,0,0\")\n@@ -4119,6 +4152,7 @@\n    sl<y>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RR<E>,RX<Y>,RXY\")])\n \n+; slr, sl, sly, slgr, slg\n (define_insn \"*sub<mode>3_cconly\"\n   [(set (reg CC_REGNUM)\n         (compare (minus:GPR (match_operand:GPR 1 \"register_operand\" \"0,0,0\")\n@@ -4132,6 +4166,7 @@\n    sl<y>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RR<E>,RX<Y>,RXY\")])\n \n+; slr, sl, sly, slgr, slg\n (define_insn \"*sub<mode>3_cconly2\"\n   [(set (reg CC_REGNUM)\n         (compare (match_operand:GPR 1 \"register_operand\" \"0,0,0\")\n@@ -4157,6 +4192,7 @@\n   \"TARGET_HARD_FLOAT\"\n   \"\")\n \n+; sxbr, sdbr, sebr, sxb, sdb, seb\n (define_insn \"*sub<mode>3\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f,f\")\n         (minus:FPR (match_operand:FPR 1 \"register_operand\" \"0,0\")\n@@ -4169,6 +4205,7 @@\n   [(set_attr \"op_type\"  \"RRE,RXE\")\n    (set_attr \"type\"     \"fsimp<mode>\")])\n \n+; sxbr, sdbr, sebr, sxb, sdb, seb\n (define_insn \"*sub<mode>3_cc\"\n   [(set (reg CC_REGNUM)\n \t(compare (minus:FPR (match_operand:FPR 1 \"nonimmediate_operand\" \"0,0\")\n@@ -4183,6 +4220,7 @@\n   [(set_attr \"op_type\"  \"RRE,RXE\")\n    (set_attr \"type\"     \"fsimp<mode>\")])\n \n+; sxbr, sdbr, sebr, sxb, sdb, seb\n (define_insn \"*sub<mode>3_cconly\"\n   [(set (reg CC_REGNUM)\n \t(compare (minus:FPR (match_operand:FPR 1 \"nonimmediate_operand\" \"0,0\")\n@@ -4196,6 +4234,7 @@\n   [(set_attr \"op_type\"  \"RRE,RXE\")\n    (set_attr \"type\"     \"fsimp<mode>\")])\n \n+; sxr, sdr, ser, sx, sd, se\n (define_insn \"*sub<mode>3_ibm\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f,f\")\n         (minus:FPR (match_operand:FPR 1 \"register_operand\" \"0,0\")\n@@ -4217,6 +4256,7 @@\n ; add(di|si)cc instruction pattern(s).\n ;\n \n+; alcr, alc, alcgr, alcg\n (define_insn \"*add<mode>3_alc_cc\"\n   [(set (reg CC_REGNUM)\n         (compare\n@@ -4232,6 +4272,7 @@\n    alc<g>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RRE,RXY\")])\n \n+; alcr, alc, alcgr, alcg\n (define_insn \"*add<mode>3_alc\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d,d\")\n         (plus:GPR (plus:GPR (match_operand:GPR 1 \"nonimmediate_operand\" \"%0,0\")\n@@ -4244,6 +4285,7 @@\n    alc<g>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RRE,RXY\")])\n \n+; slbr, slb, slbgr, slbg\n (define_insn \"*sub<mode>3_slb_cc\"\n   [(set (reg CC_REGNUM)\n         (compare\n@@ -4259,6 +4301,7 @@\n    slb<g>\\t%0,%2\"\n   [(set_attr \"op_type\"  \"RRE,RXY\")])\n \n+; slbr, slb, slbgr, slbg\n (define_insn \"*sub<mode>3_slb\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d,d\")\n         (minus:GPR (minus:GPR (match_operand:GPR 1 \"nonimmediate_operand\" \"0,0\")\n@@ -4457,6 +4500,7 @@\n   \"TARGET_HARD_FLOAT\"\n   \"\")\n \n+; mxbr mdbr, meebr, mxb, mxb, meeb\n (define_insn \"*mul<mode>3\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f,f\")\n         (mult:FPR (match_operand:FPR 1 \"nonimmediate_operand\" \"%0,0\")\n@@ -4468,6 +4512,7 @@\n   [(set_attr \"op_type\"  \"RRE,RXE\")\n    (set_attr \"type\"     \"fmul<mode>\")])\n \n+; mxr, mdr, mer, mx, md, me\n (define_insn \"*mul<mode>3_ibm\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f,f\")\n         (mult:FPR (match_operand:FPR 1 \"nonimmediate_operand\" \"%0,0\")\n@@ -4479,6 +4524,7 @@\n   [(set_attr \"op_type\"  \"<RRe>,<RXe>\")\n    (set_attr \"type\"     \"fmul<mode>\")])\n \n+; maxbr, madbr, maebr, maxb, madb, maeb\n (define_insn \"*fmadd<mode>\"\n   [(set (match_operand:DSF 0 \"register_operand\" \"=f,f\")\n \t(plus:DSF (mult:DSF (match_operand:DSF 1 \"register_operand\" \"%f,f\")\n@@ -4491,6 +4537,7 @@\n   [(set_attr \"op_type\"  \"RRE,RXE\")\n    (set_attr \"type\"     \"fmul<mode>\")])\n \n+; msxbr, msdbr, msebr, msxb, msdb, mseb\n (define_insn \"*fmsub<mode>\"\n   [(set (match_operand:DSF 0 \"register_operand\" \"=f,f\")\n \t(minus:DSF (mult:DSF (match_operand:DSF 1 \"register_operand\" \"f,f\")\n@@ -4950,6 +4997,7 @@\n   \"TARGET_HARD_FLOAT\"\n   \"\")\n \n+; dxbr, ddbr, debr, dxb, ddb, deb\n (define_insn \"*div<mode>3\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f,f\")\n         (div:FPR (match_operand:FPR 1 \"register_operand\" \"0,0\")\n@@ -4961,6 +5009,7 @@\n   [(set_attr \"op_type\"  \"RRE,RXE\")\n    (set_attr \"type\"     \"fdiv<mode>\")])\n \n+; dxr, ddr, der, dx, dd, de\n (define_insn \"*div<mode>3_ibm\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f,f\")\n         (div:FPR (match_operand:FPR 1 \"register_operand\" \"0,0\")\n@@ -5878,6 +5927,7 @@\n   \"lcgfr\\t%0,%1\"\n   [(set_attr \"op_type\"  \"RRE\")])\n \n+; lcr, lcgr\n (define_insn \"*neg<mode>2_cc\"\n   [(set (reg CC_REGNUM)\n         (compare (neg:GPR (match_operand:GPR 1 \"register_operand\" \"d\"))\n@@ -5887,7 +5937,8 @@\n   \"s390_match_ccmode (insn, CCAmode)\"\n   \"lc<g>r\\t%0,%1\"\n   [(set_attr \"op_type\"  \"RR<E>\")])\n-  \n+\n+; lcr, lcgr\n (define_insn \"*neg<mode>2_cconly\"\n   [(set (reg CC_REGNUM)\n         (compare (neg:GPR (match_operand:GPR 1 \"register_operand\" \"d\"))\n@@ -5896,7 +5947,8 @@\n   \"s390_match_ccmode (insn, CCAmode)\"\n   \"lc<g>r\\t%0,%1\"\n   [(set_attr \"op_type\"  \"RR<E>\")])\n-  \n+\n+; lcr, lcgr\n (define_insn \"*neg<mode>2\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d\")\n         (neg:GPR (match_operand:GPR 1 \"register_operand\" \"d\")))\n@@ -5945,6 +5997,7 @@\n   \"TARGET_HARD_FLOAT\"\n   \"\")\n \n+; lcxbr, lcdbr, lcebr\n (define_insn \"*neg<mode>2_cc\"\n   [(set (reg CC_REGNUM)\n         (compare (neg:FPR (match_operand:FPR 1 \"register_operand\" \"f\"))\n@@ -5955,7 +6008,8 @@\n   \"lc<xde>br\\t%0,%1\"\n   [(set_attr \"op_type\"  \"RRE\")\n    (set_attr \"type\"     \"fsimp<mode>\")])\n-  \n+\n+; lcxbr, lcdbr, lcebr\n (define_insn \"*neg<mode>2_cconly\"\n   [(set (reg CC_REGNUM)\n         (compare (neg:FPR (match_operand:FPR 1 \"register_operand\" \"f\"))\n@@ -5965,7 +6019,8 @@\n   \"lc<xde>br\\t%0,%1\"\n   [(set_attr \"op_type\"  \"RRE\")\n    (set_attr \"type\"     \"fsimp<mode>\")])\n-  \n+\n+; lcxbr, lcdbr, lcebr\n (define_insn \"*neg<mode>2\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f\")\n         (neg:FPR (match_operand:FPR 1 \"register_operand\" \"f\")))\n@@ -5975,6 +6030,7 @@\n   [(set_attr \"op_type\"  \"RRE\")\n    (set_attr \"type\"     \"fsimp<mode>\")])\n \n+; lcxr, lcdr, lcer\n (define_insn \"*neg<mode>2_ibm\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f\")\n         (neg:FPR (match_operand:FPR 1 \"register_operand\" \"f\")))\n@@ -6013,6 +6069,7 @@\n   \"lpgfr\\t%0,%1\"\n   [(set_attr \"op_type\"  \"RRE\")])\n \n+; lpr, lpgr\n (define_insn \"*abs<mode>2_cc\"\n   [(set (reg CC_REGNUM)\n         (compare (abs:GPR (match_operand:DI 1 \"register_operand\" \"d\"))\n@@ -6022,7 +6079,8 @@\n   \"s390_match_ccmode (insn, CCAmode)\"\n   \"lp<g>r\\t%0,%1\"\n   [(set_attr \"op_type\"  \"RR<E>\")])\n-  \n+\n+; lpr, lpgr  \n (define_insn \"*abs<mode>2_cconly\"\n   [(set (reg CC_REGNUM)\n         (compare (abs:GPR (match_operand:GPR 1 \"register_operand\" \"d\"))\n@@ -6031,7 +6089,8 @@\n   \"s390_match_ccmode (insn, CCAmode)\"\n   \"lp<g>r\\t%0,%1\"\n   [(set_attr \"op_type\"  \"RR<E>\")])\n-  \n+\n+; lpr, lpgr\n (define_insn \"abs<mode>2\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d\")\n         (abs:GPR (match_operand:GPR 1 \"register_operand\" \"d\")))\n@@ -6052,6 +6111,7 @@\n   \"TARGET_HARD_FLOAT\"\n   \"\")\n \n+; lpxbr, lpdbr, lpebr\n (define_insn \"*abs<mode>2_cc\"\n   [(set (reg CC_REGNUM)\n         (compare (abs:FPR (match_operand:FPR 1 \"register_operand\" \"f\"))\n@@ -6062,7 +6122,8 @@\n   \"lp<xde>br\\t%0,%1\"\n   [(set_attr \"op_type\"  \"RRE\")\n    (set_attr \"type\"     \"fsimp<mode>\")])\n-  \n+\n+; lpxbr, lpdbr, lpebr\n (define_insn \"*abs<mode>2_cconly\"\n   [(set (reg CC_REGNUM)\n         (compare (abs:FPR (match_operand:FPR 1 \"register_operand\" \"f\"))\n@@ -6072,7 +6133,8 @@\n   \"lp<xde>br\\t%0,%1\"\n   [(set_attr \"op_type\"  \"RRE\")\n    (set_attr \"type\"     \"fsimp<mode>\")])\n-  \n+\n+; lpxbr, lpdbr, lpebr\n (define_insn \"*abs<mode>2\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f\")\n         (abs:FPR (match_operand:FPR 1 \"register_operand\" \"f\")))\n@@ -6082,6 +6144,7 @@\n   [(set_attr \"op_type\"  \"RRE\")\n    (set_attr \"type\"     \"fsimp<mode>\")])\n \n+; lpxr, lpdr, lper\n (define_insn \"*abs<mode>2_ibm\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f\")\n         (abs:FPR (match_operand:FPR 1 \"register_operand\" \"f\")))\n@@ -6120,6 +6183,7 @@\n   \"lngfr\\t%0,%1\"\n   [(set_attr \"op_type\" \"RRE\")])\n \n+; lnr, lngr\n (define_insn \"*negabs<mode>2_cc\"\n   [(set (reg CC_REGNUM)\n         (compare (neg:GPR (abs:GPR (match_operand:GPR 1 \"register_operand\" \"d\")))\n@@ -6129,7 +6193,8 @@\n   \"s390_match_ccmode (insn, CCAmode)\"\n   \"ln<g>r\\t%0,%1\"\n   [(set_attr \"op_type\"  \"RR<E>\")])\n-  \n+\n+; lnr, lngr\n (define_insn \"*negabs<mode>2_cconly\"\n   [(set (reg CC_REGNUM)\n         (compare (neg:GPR (abs:GPR (match_operand:GPR 1 \"register_operand\" \"d\")))\n@@ -6138,7 +6203,8 @@\n   \"s390_match_ccmode (insn, CCAmode)\"\n   \"ln<g>r\\t%0,%1\"\n   [(set_attr \"op_type\"  \"RR<E>\")])\n-  \n+\n+; lnr, lngr\n (define_insn \"*negabs<mode>2\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d\")\n \t(neg:GPR (abs:GPR (match_operand:GPR 1 \"register_operand\" \"d\"))))\n@@ -6151,6 +6217,7 @@\n ; Floating point\n ;\n \n+; lnxbr, lndbr, lnebr\n (define_insn \"*negabs<mode>2_cc\"\n   [(set (reg CC_REGNUM)\n         (compare (neg:FPR (abs:FPR (match_operand:FPR 1 \"register_operand\" \"f\")))\n@@ -6161,7 +6228,8 @@\n   \"ln<xde>br\\t%0,%1\"\n   [(set_attr \"op_type\"  \"RRE\")\n    (set_attr \"type\"     \"fsimp<mode>\")])\n-  \n+\n+; lnxbr, lndbr, lnebr\n (define_insn \"*negabs<mode>2_cconly\"\n   [(set (reg CC_REGNUM)\n         (compare (neg:FPR (abs:FPR (match_operand:FPR 1 \"register_operand\" \"f\")))\n@@ -6171,7 +6239,8 @@\n   \"ln<xde>br\\t%0,%1\"\n   [(set_attr \"op_type\"  \"RRE\")\n    (set_attr \"type\"     \"fsimp<mode>\")])\n-  \n+\n+; lnxbr, lndbr, lnebr\n (define_insn \"*negabs<mode>2\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f\")\n         (neg:FPR (abs:FPR (match_operand:FPR 1 \"register_operand\" \"f\"))))\n@@ -6189,6 +6258,7 @@\n ; sqrt(df|sf)2 instruction pattern(s).\n ;\n \n+; sqxbr, sqdbr, sqebr, sqxb, sqdb, sqeb\n (define_insn \"sqrt<mode>2\"\n   [(set (match_operand:FPR 0 \"register_operand\" \"=f,f\")\n \t(sqrt:FPR (match_operand:FPR 1 \"general_operand\" \"f,<Rf>\")))]\n@@ -6269,6 +6339,7 @@\n ; rotl(di|si)3 instruction pattern(s).\n ;\n \n+; rll, rllg\n (define_insn \"rotl<mode>3\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d\")\n \t(rotate:GPR (match_operand:GPR 1 \"register_operand\" \"d\")\n@@ -6278,6 +6349,7 @@\n   [(set_attr \"op_type\"  \"RSE\")\n    (set_attr \"atype\"    \"reg\")])\n \n+; rll, rllg\n (define_insn \"*rotl<mode>3_and\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d\")\n \t(rotate:GPR (match_operand:GPR 1 \"register_operand\" \"d\")\n@@ -6304,6 +6376,7 @@\n   \"\"\n   \"\")\n \n+; sldl, srdl\n (define_insn \"*<shift>di3_31\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=d\")\n         (SHIFT:DI (match_operand:DI 1 \"register_operand\" \"0\")\n@@ -6313,6 +6386,7 @@\n   [(set_attr \"op_type\"  \"RS\")\n    (set_attr \"atype\"    \"reg\")])\n \n+; sll, srl, sllg, srlg\n (define_insn \"*<shift><mode>3\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d\")\n         (SHIFT:GPR (match_operand:GPR 1 \"register_operand\" \"<d0>\")\n@@ -6322,6 +6396,7 @@\n   [(set_attr \"op_type\"  \"RS<E>\")\n    (set_attr \"atype\"    \"reg\")])\n \n+; sldl, srdl\n (define_insn \"*<shift>di3_31_and\"\n   [(set (match_operand:DI 0 \"register_operand\" \"=d\")\n         (SHIFT:DI (match_operand:DI 1 \"register_operand\" \"0\")\n@@ -6332,6 +6407,7 @@\n   [(set_attr \"op_type\"  \"RS\")\n    (set_attr \"atype\"    \"reg\")])\n \n+; sll, srl, sllg, srlg\n (define_insn \"*<shift><mode>3_and\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d\")\n         (SHIFT:GPR (match_operand:GPR 1 \"register_operand\" \"<d0>\")\n@@ -6388,6 +6464,7 @@\n   [(set_attr \"op_type\"  \"RS\")\n    (set_attr \"atype\"    \"reg\")])\n \n+; sra, srag\n (define_insn \"*ashr<mode>3_cc\"\n   [(set (reg CC_REGNUM)\n         (compare (ashiftrt:GPR (match_operand:GPR 1 \"register_operand\" \"<d0>\")\n@@ -6400,6 +6477,7 @@\n   [(set_attr \"op_type\"  \"RS<E>\")\n    (set_attr \"atype\"    \"reg\")])\n \n+; sra, srag\n (define_insn \"*ashr<mode>3_cconly\"\n   [(set (reg CC_REGNUM)\n         (compare (ashiftrt:GPR (match_operand:GPR 1 \"register_operand\" \"<d0>\")\n@@ -6411,6 +6489,7 @@\n   [(set_attr \"op_type\"  \"RS<E>\")\n    (set_attr \"atype\"    \"reg\")])\n \n+; sra, srag\n (define_insn \"*ashr<mode>3\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d\")\n         (ashiftrt:GPR (match_operand:GPR 1 \"register_operand\" \"<d0>\")\n@@ -6462,6 +6541,7 @@\n   [(set_attr \"op_type\"  \"RS\")\n    (set_attr \"atype\"    \"reg\")])\n \n+; sra, srag\n (define_insn \"*ashr<mode>3_cc_and\"\n   [(set (reg CC_REGNUM)\n         (compare (ashiftrt:GPR (match_operand:GPR 1 \"register_operand\" \"<d0>\")\n@@ -6475,6 +6555,7 @@\n   [(set_attr \"op_type\"  \"RS<E>\")\n    (set_attr \"atype\"    \"reg\")])\n \n+; sra, srag\n (define_insn \"*ashr<mode>3_cconly_and\"\n   [(set (reg CC_REGNUM)\n         (compare (ashiftrt:GPR (match_operand:GPR 1 \"register_operand\" \"<d0>\")\n@@ -6487,6 +6568,7 @@\n   [(set_attr \"op_type\"  \"RS<E>\")\n    (set_attr \"atype\"    \"reg\")])\n \n+; sra, srag\n (define_insn \"*ashr<mode>3_and\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=d\")\n         (ashiftrt:GPR (match_operand:GPR 1 \"register_operand\" \"<d0>\")\n@@ -7376,6 +7458,7 @@\n   s390_compare_emitted = operands[4];\n })\n \n+; cds, cdsg\n (define_insn \"*sync_compare_and_swap<mode>\"\n   [(set (match_operand:DP 0 \"register_operand\" \"=r\")\n \t(match_operand:DP 1 \"memory_operand\" \"+Q\"))\n@@ -7392,6 +7475,7 @@\n   [(set_attr \"op_type\" \"RS<TE>\")\n    (set_attr \"type\"   \"sem\")])\n \n+; cs, csg\n (define_insn \"*sync_compare_and_swap<mode>\"\n   [(set (match_operand:GPR 0 \"register_operand\" \"=r\")\n \t(match_operand:GPR 1 \"memory_operand\" \"+Q\"))"}]}