//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-29190527
// Cuda compilation tools, release 11.1, V11.1.105
// Based on LLVM 3.4svn
//

.version 7.1
.target sm_80
.address_size 64

	// .globl	Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0
// _ZZ66Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0E74T_multiply_input_5_T_cast_T_multiply_T_multiply_input_0_input_3_red_shared has been demoted
// _ZZ66Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0E8red_buf0 has been demoted

.visible .entry Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0(
	.param .u64 Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0_param_0,
	.param .u64 Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0_param_1,
	.param .u64 Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0_param_2,
	.param .u64 Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0_param_3,
	.param .u64 Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0_param_4
)
{
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<25>;
	.reg .f32 	%f<37>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<20>;
	// demoted variable
	.shared .align 4 .b8 _ZZ66Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0E74T_multiply_input_5_T_cast_T_multiply_T_multiply_input_0_input_3_red_shared[64];
	// demoted variable
	.shared .align 4 .b8 _ZZ66Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0E8red_buf0[1024];

	ld.param.u64 	%rd2, [Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0_param_0];
	ld.param.u64 	%rd3, [Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0_param_1];
	ld.param.u64 	%rd4, [Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0_param_2];
	ld.param.u64 	%rd5, [Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0_param_3];
	ld.param.u64 	%rd6, [Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0_param_4];
	mov.u32 	%r1, %ctaid.y;
	mov.u32 	%r2, %tid.y;
	mov.u32 	%r3, %tid.x;
	shl.b32 	%r10, %r2, 2;
	mov.u32 	%r11, _ZZ66Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0E74T_multiply_input_5_T_cast_T_multiply_T_multiply_input_0_input_3_red_shared;
	add.s32 	%r4, %r11, %r10;
	setp.ne.s32	%p3, %r3, 0;
	@%p3 bra 	BB0_2;

	mov.u32 	%r12, 0;
	st.shared.u32 	[%r4], %r12;

BB0_2:
	mad.lo.s32 	%r13, %r2, 48, %r3;
	mad.lo.s32 	%r5, %r1, 768, %r13;
	mov.f32 	%f7, 0f3FA00000;
	// inline asm
	{  cvt.rn.f16.f32 %rs1, %f7;}

	// inline asm
	cvta.to.global.u64 	%rd7, %rd4;
	mul.wide.s32 	%rd8, %r5, 2;
	add.s64 	%rd9, %rd7, %rd8;
	ld.global.nc.u16 	%rs3, [%rd9];
	// inline asm
	{mul.f16 %rs2,%rs3,%rs1;
}
	// inline asm
	cvta.to.global.u64 	%rd10, %rd2;
	add.s64 	%rd11, %rd10, %rd8;
	ld.global.nc.u16 	%rs7, [%rd11];
	// inline asm
	{mul.f16 %rs5,%rs2,%rs7;
}
	// inline asm
	// inline asm
	{  cvt.f32.f16 %f4, %rs5;}

	// inline asm
	cvta.to.global.u64 	%rd12, %rd5;
	mul.wide.s32 	%rd13, %r5, 4;
	add.s64 	%rd1, %rd12, %rd13;
	st.global.f32 	[%rd1], %f4;
	// inline asm
	{  cvt.rn.f16.f32 %rs9, %f7;}

	// inline asm
	ld.global.nc.u16 	%rs11, [%rd9+32];
	// inline asm
	{mul.f16 %rs10,%rs11,%rs9;
}
	// inline asm
	ld.global.nc.u16 	%rs15, [%rd11+32];
	// inline asm
	{mul.f16 %rs13,%rs10,%rs15;
}
	// inline asm
	// inline asm
	{  cvt.f32.f16 %f6, %rs13;}

	// inline asm
	st.global.f32 	[%rd1+64], %f6;
	// inline asm
	{  cvt.rn.f16.f32 %rs17, %f7;}

	// inline asm
	ld.global.nc.u16 	%rs19, [%rd9+64];
	// inline asm
	{mul.f16 %rs18,%rs19,%rs17;
}
	// inline asm
	ld.global.nc.u16 	%rs23, [%rd11+64];
	// inline asm
	{mul.f16 %rs21,%rs18,%rs23;
}
	// inline asm
	// inline asm
	{  cvt.f32.f16 %f8, %rs21;}

	// inline asm
	st.global.f32 	[%rd1+128], %f8;
	bar.sync 	0;
	cvta.to.global.u64 	%rd14, %rd3;
	add.s64 	%rd16, %rd14, %rd13;
	ld.global.f32 	%f9, [%rd1];
	ld.global.nc.f32 	%f10, [%rd16];
	mul.f32 	%f11, %f10, %f9;
	add.f32 	%f12, %f11, 0f00000000;
	sub.f32 	%f13, %f12, %f11;
	ld.global.f32 	%f14, [%rd1+64];
	ld.global.nc.f32 	%f15, [%rd16+64];
	mul.f32 	%f16, %f15, %f14;
	sub.f32 	%f17, %f16, %f13;
	add.f32 	%f18, %f12, %f17;
	sub.f32 	%f19, %f18, %f12;
	sub.f32 	%f20, %f19, %f17;
	ld.global.nc.f32 	%f21, [%rd16+128];
	mul.f32 	%f22, %f21, %f8;
	sub.f32 	%f23, %f22, %f20;
	add.f32 	%f24, %f18, %f23;
	mov.u32 	%r14, %ntid.x;
	mad.lo.s32 	%r15, %r14, %r2, %r3;
	and.b32  	%r6, %r15, 15;
	and.b32  	%r7, %r15, -16;
	add.s32 	%r16, %r7, %r6;
	shl.b32 	%r17, %r16, 2;
	mov.u32 	%r18, _ZZ66Fused_Mul_Mul_Cast_Mul_ReduceSum_split_3504633461875521335_kernel0E8red_buf0;
	add.s32 	%r8, %r18, %r17;
	st.shared.f32 	[%r8], %f24;
	bar.sync 	0;
	bar.sync 	0;
	ld.shared.f32 	%f25, [%r8];
	mov.b32 	 %r19, %f25;
	mov.u32 	%r20, 2;
	mov.u32 	%r21, 31;
	mov.u32 	%r22, 8;
	mov.u32 	%r23, -1;
	shfl.sync.down.b32 	%r24|%p4, %r19, %r22, %r21, %r23;
	mov.b32 	 %f26, %r24;
	add.f32 	%f27, %f25, %f26;
	mov.b32 	 %r25, %f27;
	mov.u32 	%r26, 4;
	shfl.sync.down.b32 	%r27|%p5, %r25, %r26, %r21, %r23;
	mov.b32 	 %f28, %r27;
	add.f32 	%f29, %f27, %f28;
	mov.b32 	 %r28, %f29;
	shfl.sync.down.b32 	%r29|%p6, %r28, %r20, %r21, %r23;
	mov.b32 	 %f30, %r29;
	add.f32 	%f2, %f29, %f30;
	mov.b32 	 %r30, %f2;
	mov.u32 	%r31, 1;
	shfl.sync.down.b32 	%r9|%p1, %r30, %r31, %r21, %r23;
	setp.ne.s32	%p7, %r6, 0;
	@%p7 bra 	BB0_4;

	mov.b32 	 %f31, %r9;
	add.f32 	%f32, %f2, %f31;
	st.shared.f32 	[%r8], %f32;

BB0_4:
	setp.eq.s32	%p2, %r6, 0;
	bar.sync 	0;
	@!%p2 bra 	BB0_6;
	bra.uni 	BB0_5;

BB0_5:
	shl.b32 	%r32, %r7, 2;
	add.s32 	%r34, %r18, %r32;
	ld.shared.f32 	%f33, [%r34];
	ld.shared.f32 	%f34, [%r4];
	add.f32 	%f35, %f34, %f33;
	st.shared.f32 	[%r4], %f35;

BB0_6:
	bar.sync 	0;
	setp.ne.s32	%p8, %r2, 0;
	@%p8 bra 	BB0_8;

	shl.b32 	%r35, %r3, 2;
	add.s32 	%r37, %r11, %r35;
	ld.shared.f32 	%f36, [%r37];
	shl.b32 	%r38, %r1, 4;
	add.s32 	%r39, %r38, %r3;
	cvta.to.global.u64 	%rd17, %rd6;
	mul.wide.s32 	%rd18, %r39, 4;
	add.s64 	%rd19, %rd17, %rd18;
	st.global.f32 	[%rd19], %f36;

BB0_8:
	bar.sync 	0;
	ret;
}


