{"vcs1":{"timestamp_begin":1684310534.426357259, "rt":1.30, "ut":0.38, "st":0.21}}
{"vcselab":{"timestamp_begin":1684310535.809690348, "rt":1.34, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684310537.219020622, "rt":0.47, "ut":0.25, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684310533.817448053}
{"VCS_COMP_START_TIME": 1684310533.817448053}
{"VCS_COMP_END_TIME": 1684310539.192480441}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330568}}
{"stitch_vcselab": {"peak_mem": 211964}}
