// Seed: 2258246804
module module_0 (
    input logic id_0,
    input tri id_1,
    output logic id_2,
    input id_3,
    output id_4,
    input reg id_5,
    output tri id_6
);
  logic id_7;
  initial if (1'b0) id_6[1'b0] <= id_5;
  assign id_6 = id_1[1];
  assign id_7 = id_0;
  assign id_7 = 1'b0;
endmodule
`default_nettype id_7
