\hypertarget{group___r_c_c___p_l_l___configuration}{}\doxysection{P\+LL Configuration}
\label{group___r_c_c___p_l_l___configuration}\index{PLL Configuration@{PLL Configuration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+E\+N\+A\+B\+LE}}()~($\ast$(\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga0b0a8f171b66cc0d767716ba23ad3c6f}{R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+O\+N\+\_\+\+BB}} = \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf}{E\+N\+A\+B\+LE}})
\begin{DoxyCompactList}\small\item\em Macro to enable the main P\+LL. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+D\+I\+S\+A\+B\+LE}}()~($\ast$(\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga0b0a8f171b66cc0d767716ba23ad3c6f}{R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+O\+N\+\_\+\+BB}} = \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{D\+I\+S\+A\+B\+LE}})
\begin{DoxyCompactList}\small\item\em Macro to disable the main P\+LL. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_gadff34131a73367bbf345984ea5fdecca}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+P\+L\+L\+M\+U\+L\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$C\+F\+GR, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+RC}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9735c088436b547fff3baae2bbaa0426}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+L\+L\+M\+U\+LL}}),((\+\_\+\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+P\+L\+L\+M\+U\+L\+\_\+\+\_\+) ))
\begin{DoxyCompactList}\small\item\em Macro to configure the main P\+LL clock source and multiplication factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___configuration_ga3ea1390f8124e2b3b8d53e95541d6e53}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+P\+L\+L\+\_\+\+O\+S\+C\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{R\+E\+A\+D\+\_\+\+B\+IT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$C\+F\+GR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+RC}})))
\begin{DoxyCompactList}\small\item\em Get oscillator clock selected as P\+LL input clock. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_ga3ea1390f8124e2b3b8d53e95541d6e53}\label{group___r_c_c___p_l_l___configuration_ga3ea1390f8124e2b3b8d53e95541d6e53}} 
\index{PLL Configuration@{PLL Configuration}!\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE@{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}}
\index{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE@{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}!PLL Configuration@{PLL Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+P\+L\+L\+\_\+\+O\+S\+C\+S\+O\+U\+R\+CE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{R\+E\+A\+D\+\_\+\+B\+IT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$C\+F\+GR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+RC}})))}



Get oscillator clock selected as P\+LL input clock. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source used for P\+LL entry. The returned value can be one of the following\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga09fff12a4e92f4da5980321b7f99b632}{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+I\+\_\+\+D\+I\+V2}} H\+SI oscillator clock selected as P\+LL input clock \item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE}} H\+SE oscillator clock selected as P\+LL input clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_gadff34131a73367bbf345984ea5fdecca}\label{group___r_c_c___p_l_l___configuration_gadff34131a73367bbf345984ea5fdecca}} 
\index{PLL Configuration@{PLL Configuration}!\_\_HAL\_RCC\_PLL\_CONFIG@{\_\_HAL\_RCC\_PLL\_CONFIG}}
\index{\_\_HAL\_RCC\_PLL\_CONFIG@{\_\_HAL\_RCC\_PLL\_CONFIG}!PLL Configuration@{PLL Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_CONFIG}{\_\_HAL\_RCC\_PLL\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+C\+O\+N\+F\+IG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+P\+L\+L\+M\+U\+L\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$C\+F\+GR, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+L\+L\+S\+RC}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9735c088436b547fff3baae2bbaa0426}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+L\+L\+M\+U\+LL}}),((\+\_\+\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+P\+L\+L\+M\+U\+L\+\_\+\+\_\+) ))}



Macro to configure the main P\+LL clock source and multiplication factors. 

\begin{DoxyNote}{Note}
This function must be used only when the main P\+LL is disabled.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E$<$/strong$>$} & specifies the P\+LL entry clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga09fff12a4e92f4da5980321b7f99b632}{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+I\+\_\+\+D\+I\+V2}} H\+SI oscillator clock selected as P\+LL clock entry \item \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{R\+C\+C\+\_\+\+P\+L\+L\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SE}} H\+SE oscillator clock selected as P\+LL clock entry \end{DoxyItemize}
\\
\hline
{\em $<$strong$>$\+P\+L\+L\+M\+U\+L$<$/strong$>$} & specifies the multiplication factor for P\+LL V\+CO output clock This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga2aedc8bc6552d98fb748b58a2379820b}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+M\+U\+L4}} P\+L\+L\+V\+CO = P\+LL clock entry x 4 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_gae2f8dd748556470dcac6901ac7a3e650}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+M\+U\+L6}} P\+L\+L\+V\+CO = P\+LL clock entry x 6 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga1ebc7b8473983247312ff095c242285f}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+M\+U\+L2}} P\+L\+L\+V\+CO = P\+LL clock entry x 2 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga4ee529382af73885706795fd81538781}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+M\+U\+L3}} P\+L\+L\+V\+CO = P\+LL clock entry x 3 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga07cdf351bcf4ffc95cd45a28008e43e5}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+M\+U\+L10}} P\+L\+L\+V\+CO = P\+LL clock entry x 10 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga33153db08feae4d86a5c170e8a1781bd}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+M\+U\+L11}} P\+L\+L\+V\+CO = P\+LL clock entry x 11 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_gaca5a5ddd829f682dd9a211e6a9be452a}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+M\+U\+L12}} P\+L\+L\+V\+CO = P\+LL clock entry x 12 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga9b8d76a17aeb979992e61ec3a1e32a14}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+M\+U\+L13}} P\+L\+L\+V\+CO = P\+LL clock entry x 13 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga6a96dc75a1fb43fb7f032a4cf34db287}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+M\+U\+L14}} P\+L\+L\+V\+CO = P\+LL clock entry x 14 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_gaa75ceb816d75a0d384b67d1bf489bb44}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+M\+U\+L15}} P\+L\+L\+V\+CO = P\+LL clock entry x 15 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga39bd735dbbdf7f4bbc122b833d2c92f3}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+M\+U\+L16}} P\+L\+L\+V\+CO = P\+LL clock entry x 16 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_gaddfa6ebdecba8c5951a774b271fa82eb}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+M\+U\+L8}} P\+L\+L\+V\+CO = P\+LL clock entry x 8 \item \mbox{\hyperlink{group___r_c_c_ex___p_l_l___multiplication___factor_ga653f185ecd0b9b440180433fb1a6ff3d}{R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+M\+U\+L9}} P\+L\+L\+V\+CO = P\+LL clock entry x 9 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}\label{group___r_c_c___p_l_l___configuration_ga718a6afcb1492cc2796be78445a7d5ab}} 
\index{PLL Configuration@{PLL Configuration}!\_\_HAL\_RCC\_PLL\_DISABLE@{\_\_HAL\_RCC\_PLL\_DISABLE}}
\index{\_\_HAL\_RCC\_PLL\_DISABLE@{\_\_HAL\_RCC\_PLL\_DISABLE}!PLL Configuration@{PLL Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_DISABLE}{\_\_HAL\_RCC\_PLL\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga0b0a8f171b66cc0d767716ba23ad3c6f}{R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+O\+N\+\_\+\+BB}} = \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d}{D\+I\+S\+A\+B\+LE}})}



Macro to disable the main P\+LL. 

\begin{DoxyNote}{Note}
The main P\+LL can not be disabled if it is used as system clock source 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}\label{group___r_c_c___p_l_l___configuration_gaaf196a2df41b0bcbc32745c2b218e696}} 
\index{PLL Configuration@{PLL Configuration}!\_\_HAL\_RCC\_PLL\_ENABLE@{\_\_HAL\_RCC\_PLL\_ENABLE}}
\index{\_\_HAL\_RCC\_PLL\_ENABLE@{\_\_HAL\_RCC\_PLL\_ENABLE}!PLL Configuration@{PLL Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_ENABLE}{\_\_HAL\_RCC\_PLL\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+L\+L\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$) \mbox{\hyperlink{group___r_c_c___bit_address___alias_region_ga0b0a8f171b66cc0d767716ba23ad3c6f}{R\+C\+C\+\_\+\+C\+R\+\_\+\+P\+L\+L\+O\+N\+\_\+\+BB}} = \mbox{\hyperlink{group___exported__types_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf}{E\+N\+A\+B\+LE}})}



Macro to enable the main P\+LL. 

\begin{DoxyNote}{Note}
After enabling the main P\+LL, the application software should wait on P\+L\+L\+R\+DY flag to be set indicating that P\+LL clock is stable and can be used as system clock source. 

The main P\+LL is disabled by hardware when entering S\+T\+OP and S\+T\+A\+N\+D\+BY modes. 
\end{DoxyNote}
