/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [4:0] _01_;
  reg [14:0] _02_;
  reg [19:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [25:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [10:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_37z;
  wire [18:0] celloutsig_0_38z;
  wire [7:0] celloutsig_0_3z;
  wire [16:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [18:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~celloutsig_0_5z[12];
  assign celloutsig_0_10z = ~celloutsig_0_3z[5];
  assign celloutsig_0_22z = ~((celloutsig_0_5z[4] | celloutsig_0_1z[0]) & (celloutsig_0_13z | celloutsig_0_16z[10]));
  assign celloutsig_1_9z = celloutsig_1_6z[4] | ~(celloutsig_1_5z[2]);
  assign celloutsig_0_2z = in_data[49] | ~(in_data[16]);
  assign celloutsig_0_0z = in_data[49] | in_data[87];
  assign celloutsig_1_13z = in_data[134] | celloutsig_1_10z[8];
  assign celloutsig_1_18z = celloutsig_1_9z | celloutsig_1_13z;
  assign celloutsig_0_13z = celloutsig_0_7z | celloutsig_0_5z[4];
  assign celloutsig_0_20z = celloutsig_0_2z | celloutsig_0_9z[1];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _01_ <= 5'h00;
    else _01_ <= celloutsig_0_3z[5:1];
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 8'h00;
    else _00_ <= in_data[133:126];
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _02_ <= 15'h0000;
    else _02_ <= { _00_[5:0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_5z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 20'h00000;
    else _03_ <= { celloutsig_0_11z[24:6], celloutsig_0_6z };
  assign celloutsig_0_1z = { in_data[94:88], celloutsig_0_0z } & { in_data[63:59], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_11z[21:11] & celloutsig_0_11z[18:8];
  assign celloutsig_0_28z = celloutsig_0_14z[11:1] & { celloutsig_0_14z[9:0], celloutsig_0_7z };
  assign celloutsig_1_4z = { in_data[104], celloutsig_1_1z, celloutsig_1_0z } / { 1'h1, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_15z = { _01_[1:0], celloutsig_0_0z } / { 1'h1, celloutsig_0_5z[2], celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_1z[4:2], celloutsig_0_6z } === celloutsig_0_5z[16:13];
  assign celloutsig_0_17z = { _01_[2:0], celloutsig_0_10z, celloutsig_0_12z } === { celloutsig_0_9z[8:5], celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_3z[4:2], celloutsig_0_13z } === { celloutsig_0_11z[3:2], celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_26z = { celloutsig_0_16z[6:5], celloutsig_0_19z, celloutsig_0_7z } === { celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_23z };
  assign celloutsig_1_1z = in_data[154:149] >= in_data[130:125];
  assign celloutsig_1_14z = celloutsig_1_10z[7:0] >= { in_data[100:96], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_3z = { celloutsig_1_2z[2:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } > { in_data[116:113], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_23z = { in_data[41], celloutsig_0_2z, celloutsig_0_19z } > { celloutsig_0_19z, celloutsig_0_22z, celloutsig_0_20z };
  assign celloutsig_0_8z = in_data[15:11] <= { celloutsig_0_1z[7:4], celloutsig_0_7z };
  assign celloutsig_0_12z = { celloutsig_0_5z[12], celloutsig_0_0z, celloutsig_0_8z } <= celloutsig_0_3z[6:4];
  assign celloutsig_1_0z = in_data[184:182] && in_data[136:134];
  assign celloutsig_0_21z = celloutsig_0_14z[11:3] && { celloutsig_0_11z[14:7], celloutsig_0_20z };
  assign celloutsig_0_38z = { celloutsig_0_32z, celloutsig_0_15z, celloutsig_0_28z } % { 1'h1, celloutsig_0_11z[20:7], celloutsig_0_29z, celloutsig_0_21z };
  assign celloutsig_0_37z = { _03_[18:16], celloutsig_0_21z, celloutsig_0_13z } % { 1'h1, celloutsig_0_16z[8], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_26z };
  assign celloutsig_0_5z = { celloutsig_0_1z[3:1], celloutsig_0_0z, celloutsig_0_1z, _01_ } * { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, _01_, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z } * in_data[80:55];
  assign celloutsig_0_32z = celloutsig_0_22z ? _01_ : { celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_1_2z = in_data[140:137] | { in_data[118], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_2z[2:0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } >> { in_data[187], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_29z = { celloutsig_0_9z[11:10], celloutsig_0_2z } >> celloutsig_0_5z[2:0];
  assign celloutsig_1_5z = { celloutsig_1_2z[3:2], celloutsig_1_3z } << celloutsig_1_4z;
  assign celloutsig_0_14z = { celloutsig_0_3z[6:2], celloutsig_0_13z, _01_, celloutsig_0_12z } << { celloutsig_0_5z[6:0], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_3z = in_data[67:60] >> celloutsig_0_1z;
  assign celloutsig_0_9z = in_data[95:77] <<< { in_data[36:19], celloutsig_0_6z };
  assign celloutsig_1_10z = { celloutsig_1_6z[1], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z } >>> celloutsig_1_6z[10:2];
  assign celloutsig_1_19z = ~((_02_[9] & celloutsig_1_6z[7]) | (celloutsig_1_10z[8] & celloutsig_1_18z));
  assign { out_data[128], out_data[96], out_data[36:32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
