Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May  1 16:43:57 2024
| Host         : USCS-667 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AHBLITE_SYS_timing_summary_routed.rpt -pb AHBLITE_SYS_timing_summary_routed.pb -rpx AHBLITE_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : AHBLITE_SYS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-10   Warning           Wide multiplier              3           
SYNTH-16   Warning           Address collision            9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1408)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3585)
5. checking no_input_delay (10)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1408)
---------------------------
 There are 1404 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uAHB7SEGDEC/counter_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3585)
---------------------------------------------------
 There are 3585 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clk_div_reg/Q
                         net (fo=2, routed)           0.753     6.436    clk_div
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.560 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     6.560    p_0_in__0
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    14.927    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.221    clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clk_div_reg/Q
                         net (fo=2, routed)           0.285     1.909    clk_div
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.954 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.954    p_0_in__0
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3616 Endpoints
Min Delay          3616 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.242ns  (logic 9.202ns (31.469%)  route 20.040ns (68.531%))
  Logic Levels:           20  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2 LUT5=3 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=178, routed)         4.833     5.289    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X58Y91         LUT4 (Prop_lut4_I1_O)        0.153     5.442 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68/O
                         net (fo=19, routed)          1.633     7.075    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68_n_0
    SLICE_X44Y91         LUT5 (Prop_lut5_I1_O)        0.331     7.406 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_66/O
                         net (fo=1, routed)           0.643     8.049    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_66_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.173 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_32/O
                         net (fo=2, routed)           1.150     9.323    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_32_n_0
    SLICE_X55Y88         LUT2 (Prop_lut2_I1_O)        0.152     9.475 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_1/O
                         net (fo=5, routed)           0.744    10.219    u_CORTEXM0INTEGRATION/u_logic/Tgfpw6[14]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.059    14.278 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.280    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.798 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.924    16.721    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    16.845 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    16.845    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.395 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.395    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.708 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/O[3]
                         net (fo=1, routed)           1.138    18.847    u_CORTEXM0INTEGRATION/u_logic/p_2_in56_in
    SLICE_X46Y88         LUT6 (Prop_lut6_I2_O)        0.306    19.153 r  u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_5/O
                         net (fo=1, routed)           0.593    19.746    u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_5_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124    19.870 r  u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_3/O
                         net (fo=2, routed)           0.508    20.378    u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_3_n_0
    SLICE_X39Y83         LUT4 (Prop_lut4_I0_O)        0.124    20.502 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_30/O
                         net (fo=1, routed)           0.944    21.445    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_30_n_0
    SLICE_X43Y84         LUT5 (Prop_lut5_I4_O)        0.124    21.569 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_26/O
                         net (fo=1, routed)           1.025    22.594    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_26_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124    22.718 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_19/O
                         net (fo=1, routed)           0.958    23.676    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_19_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    23.800 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9/O
                         net (fo=1, routed)           1.032    24.832    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.124    24.956 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           1.095    26.051    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    26.175 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_10/O
                         net (fo=2, routed)           1.489    27.664    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_10_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.124    27.788 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3/O
                         net (fo=2, routed)           0.951    28.739    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3_n_0
    SLICE_X59Y68         LUT5 (Prop_lut5_I2_O)        0.124    28.863 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_1/O
                         net (fo=1, routed)           0.379    29.242    u_CORTEXM0INTEGRATION/u_logic/Buohu6
    SLICE_X59Y68         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.864ns  (logic 9.202ns (31.881%)  route 19.662ns (68.119%))
  Logic Levels:           20  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2 LUT5=3 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=178, routed)         4.833     5.289    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X58Y91         LUT4 (Prop_lut4_I1_O)        0.153     5.442 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68/O
                         net (fo=19, routed)          1.633     7.075    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68_n_0
    SLICE_X44Y91         LUT5 (Prop_lut5_I1_O)        0.331     7.406 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_66/O
                         net (fo=1, routed)           0.643     8.049    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_66_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.173 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_32/O
                         net (fo=2, routed)           1.150     9.323    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_32_n_0
    SLICE_X55Y88         LUT2 (Prop_lut2_I1_O)        0.152     9.475 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_1/O
                         net (fo=5, routed)           0.744    10.219    u_CORTEXM0INTEGRATION/u_logic/Tgfpw6[14]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.059    14.278 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.280    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.798 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.924    16.721    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    16.845 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    16.845    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.395 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.395    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.708 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/O[3]
                         net (fo=1, routed)           1.138    18.847    u_CORTEXM0INTEGRATION/u_logic/p_2_in56_in
    SLICE_X46Y88         LUT6 (Prop_lut6_I2_O)        0.306    19.153 r  u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_5/O
                         net (fo=1, routed)           0.593    19.746    u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_5_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124    19.870 r  u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_3/O
                         net (fo=2, routed)           0.508    20.378    u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_3_n_0
    SLICE_X39Y83         LUT4 (Prop_lut4_I0_O)        0.124    20.502 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_30/O
                         net (fo=1, routed)           0.944    21.445    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_30_n_0
    SLICE_X43Y84         LUT5 (Prop_lut5_I4_O)        0.124    21.569 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_26/O
                         net (fo=1, routed)           1.025    22.594    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_26_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124    22.718 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_19/O
                         net (fo=1, routed)           0.958    23.676    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_19_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    23.800 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9/O
                         net (fo=1, routed)           1.032    24.832    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.124    24.956 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           1.095    26.051    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    26.175 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_10/O
                         net (fo=2, routed)           1.489    27.664    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_10_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.124    27.788 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3/O
                         net (fo=2, routed)           0.952    28.740    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3_n_0
    SLICE_X59Y68         LUT5 (Prop_lut5_I2_O)        0.124    28.864 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1/O
                         net (fo=1, routed)           0.000    28.864    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1_n_0
    SLICE_X59Y68         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.639ns  (logic 9.202ns (32.131%)  route 19.437ns (67.869%))
  Logic Levels:           20  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=2 LUT4=2 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=178, routed)         4.833     5.289    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X58Y91         LUT4 (Prop_lut4_I1_O)        0.153     5.442 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68/O
                         net (fo=19, routed)          1.633     7.075    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68_n_0
    SLICE_X44Y91         LUT5 (Prop_lut5_I1_O)        0.331     7.406 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_66/O
                         net (fo=1, routed)           0.643     8.049    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_66_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.173 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_32/O
                         net (fo=2, routed)           1.150     9.323    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_32_n_0
    SLICE_X55Y88         LUT2 (Prop_lut2_I1_O)        0.152     9.475 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_1/O
                         net (fo=5, routed)           0.744    10.219    u_CORTEXM0INTEGRATION/u_logic/Tgfpw6[14]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.059    14.278 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.280    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.798 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.924    16.721    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    16.845 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    16.845    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.395 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.395    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.708 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/O[3]
                         net (fo=1, routed)           1.138    18.847    u_CORTEXM0INTEGRATION/u_logic/p_2_in56_in
    SLICE_X46Y88         LUT6 (Prop_lut6_I2_O)        0.306    19.153 r  u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_5/O
                         net (fo=1, routed)           0.593    19.746    u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_5_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124    19.870 r  u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_3/O
                         net (fo=2, routed)           0.508    20.378    u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_3_n_0
    SLICE_X39Y83         LUT4 (Prop_lut4_I0_O)        0.124    20.502 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_30/O
                         net (fo=1, routed)           0.944    21.445    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_30_n_0
    SLICE_X43Y84         LUT5 (Prop_lut5_I4_O)        0.124    21.569 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_26/O
                         net (fo=1, routed)           1.025    22.594    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_26_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124    22.718 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_19/O
                         net (fo=1, routed)           0.958    23.676    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_19_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    23.800 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9/O
                         net (fo=1, routed)           1.032    24.832    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.124    24.956 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           1.095    26.051    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X41Y79         LUT6 (Prop_lut6_I2_O)        0.124    26.175 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_10/O
                         net (fo=2, routed)           1.794    27.968    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_10_n_0
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.124    28.092 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_4/O
                         net (fo=1, routed)           0.422    28.515    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_4_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I4_O)        0.124    28.639 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_1/O
                         net (fo=1, routed)           0.000    28.639    u_CORTEXM0INTEGRATION/u_logic/Oxohu6
    SLICE_X58Y73         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.807ns  (logic 9.078ns (33.865%)  route 17.729ns (66.135%))
  Logic Levels:           19  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=2 LUT4=3 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=178, routed)         4.833     5.289    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X58Y91         LUT4 (Prop_lut4_I1_O)        0.153     5.442 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68/O
                         net (fo=19, routed)          1.633     7.075    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68_n_0
    SLICE_X44Y91         LUT5 (Prop_lut5_I1_O)        0.331     7.406 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_66/O
                         net (fo=1, routed)           0.643     8.049    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_66_n_0
    SLICE_X44Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.173 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_32/O
                         net (fo=2, routed)           1.150     9.323    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_32_n_0
    SLICE_X55Y88         LUT2 (Prop_lut2_I1_O)        0.152     9.475 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_1/O
                         net (fo=5, routed)           0.744    10.219    u_CORTEXM0INTEGRATION/u_logic/Tgfpw6[14]
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      4.059    14.278 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.280    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.798 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.924    16.721    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y89         LUT2 (Prop_lut2_I0_O)        0.124    16.845 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    16.845    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.395 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.395    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.708 f  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/O[3]
                         net (fo=1, routed)           1.138    18.847    u_CORTEXM0INTEGRATION/u_logic/p_2_in56_in
    SLICE_X46Y88         LUT6 (Prop_lut6_I2_O)        0.306    19.153 f  u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_5/O
                         net (fo=1, routed)           0.593    19.746    u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_5_n_0
    SLICE_X46Y87         LUT6 (Prop_lut6_I2_O)        0.124    19.870 f  u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_3/O
                         net (fo=2, routed)           0.508    20.378    u_CORTEXM0INTEGRATION/u_logic/P34qw6_i_3_n_0
    SLICE_X39Y83         LUT4 (Prop_lut4_I0_O)        0.124    20.502 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_30/O
                         net (fo=1, routed)           0.944    21.445    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_30_n_0
    SLICE_X43Y84         LUT5 (Prop_lut5_I4_O)        0.124    21.569 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_26/O
                         net (fo=1, routed)           1.025    22.594    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_26_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I0_O)        0.124    22.718 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_19/O
                         net (fo=1, routed)           0.958    23.676    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_19_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    23.800 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9/O
                         net (fo=1, routed)           1.032    24.832    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I5_O)        0.124    24.956 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.805    25.761    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X39Y79         LUT4 (Prop_lut4_I3_O)        0.124    25.885 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_2/O
                         net (fo=1, routed)           0.798    26.683    u_CORTEXM0INTEGRATION/u_logic_n_106
    SLICE_X39Y80         LUT5 (Prop_lut5_I2_O)        0.124    26.807 r  u_CORTEXM0INTEGRATION/Bfjpw6_i_1/O
                         net (fo=1, routed)           0.000    26.807    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg_1
    SLICE_X39Y80         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/C7wpw6_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.530ns  (logic 3.352ns (13.665%)  route 21.178ns (86.335%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=178, routed)         4.833     5.289    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X58Y91         LUT4 (Prop_lut4_I1_O)        0.153     5.442 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68/O
                         net (fo=19, routed)          1.413     6.855    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68_n_0
    SLICE_X50Y89         LUT5 (Prop_lut5_I1_O)        0.331     7.186 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100/O
                         net (fo=1, routed)           0.823     8.009    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           0.965     9.098    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     9.248 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_34/O
                         net (fo=4, routed)           1.152    10.400    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_34_n_0
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.356    10.756 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18/O
                         net (fo=42, routed)          2.241    12.997    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I3_O)        0.326    13.323 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_35/O
                         net (fo=1, routed)           0.656    13.979    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_35_n_0
    SLICE_X36Y84         LUT3 (Prop_lut3_I2_O)        0.152    14.131 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_20/O
                         net (fo=3, routed)           0.749    14.880    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_20_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I0_O)        0.352    15.232 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_37/O
                         net (fo=2, routed)           0.576    15.808    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_37_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.140 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_24/O
                         net (fo=4, routed)           1.007    17.147    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_24_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.271 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12/O
                         net (fo=6, routed)           0.937    18.208    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I0_O)        0.124    18.332 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_47/O
                         net (fo=3, routed)           0.673    19.005    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_47_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.129 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20/O
                         net (fo=2, routed)           0.808    19.936    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I3_O)        0.124    20.060 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3/O
                         net (fo=27, routed)          3.314    23.374    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I5_O)        0.124    23.498 r  u_CORTEXM0INTEGRATION/u_logic/C7wpw6_i_1/O
                         net (fo=5, routed)           1.032    24.530    u_CORTEXM0INTEGRATION/u_logic/C7wpw6_i_1_n_0
    SLICE_X63Y88         FDSE                                         r  u_CORTEXM0INTEGRATION/u_logic/C7wpw6_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Jlvpw6_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.387ns  (logic 3.352ns (13.745%)  route 21.035ns (86.255%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=178, routed)         4.833     5.289    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X58Y91         LUT4 (Prop_lut4_I1_O)        0.153     5.442 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68/O
                         net (fo=19, routed)          1.413     6.855    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68_n_0
    SLICE_X50Y89         LUT5 (Prop_lut5_I1_O)        0.331     7.186 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100/O
                         net (fo=1, routed)           0.823     8.009    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           0.965     9.098    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     9.248 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_34/O
                         net (fo=4, routed)           1.152    10.400    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_34_n_0
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.356    10.756 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18/O
                         net (fo=42, routed)          2.241    12.997    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I3_O)        0.326    13.323 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_35/O
                         net (fo=1, routed)           0.656    13.979    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_35_n_0
    SLICE_X36Y84         LUT3 (Prop_lut3_I2_O)        0.152    14.131 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_20/O
                         net (fo=3, routed)           0.749    14.880    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_20_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I0_O)        0.352    15.232 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_37/O
                         net (fo=2, routed)           0.576    15.808    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_37_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.140 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_24/O
                         net (fo=4, routed)           1.007    17.147    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_24_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.271 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12/O
                         net (fo=6, routed)           0.937    18.208    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I0_O)        0.124    18.332 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_47/O
                         net (fo=3, routed)           0.673    19.005    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_47_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.129 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20/O
                         net (fo=2, routed)           0.808    19.936    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I3_O)        0.124    20.060 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3/O
                         net (fo=27, routed)          3.314    23.374    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I5_O)        0.124    23.498 r  u_CORTEXM0INTEGRATION/u_logic/C7wpw6_i_1/O
                         net (fo=5, routed)           0.889    24.387    u_CORTEXM0INTEGRATION/u_logic/C7wpw6_i_1_n_0
    SLICE_X62Y86         FDSE                                         r  u_CORTEXM0INTEGRATION/u_logic/Jlvpw6_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/P4xpw6_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.387ns  (logic 3.352ns (13.745%)  route 21.035ns (86.255%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=178, routed)         4.833     5.289    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X58Y91         LUT4 (Prop_lut4_I1_O)        0.153     5.442 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68/O
                         net (fo=19, routed)          1.413     6.855    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68_n_0
    SLICE_X50Y89         LUT5 (Prop_lut5_I1_O)        0.331     7.186 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100/O
                         net (fo=1, routed)           0.823     8.009    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           0.965     9.098    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     9.248 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_34/O
                         net (fo=4, routed)           1.152    10.400    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_34_n_0
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.356    10.756 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18/O
                         net (fo=42, routed)          2.241    12.997    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I3_O)        0.326    13.323 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_35/O
                         net (fo=1, routed)           0.656    13.979    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_35_n_0
    SLICE_X36Y84         LUT3 (Prop_lut3_I2_O)        0.152    14.131 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_20/O
                         net (fo=3, routed)           0.749    14.880    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_20_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I0_O)        0.352    15.232 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_37/O
                         net (fo=2, routed)           0.576    15.808    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_37_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.140 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_24/O
                         net (fo=4, routed)           1.007    17.147    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_24_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.271 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12/O
                         net (fo=6, routed)           0.937    18.208    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I0_O)        0.124    18.332 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_47/O
                         net (fo=3, routed)           0.673    19.005    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_47_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.129 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20/O
                         net (fo=2, routed)           0.808    19.936    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I3_O)        0.124    20.060 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3/O
                         net (fo=27, routed)          3.314    23.374    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I5_O)        0.124    23.498 r  u_CORTEXM0INTEGRATION/u_logic/C7wpw6_i_1/O
                         net (fo=5, routed)           0.889    24.387    u_CORTEXM0INTEGRATION/u_logic/C7wpw6_i_1_n_0
    SLICE_X62Y86         FDSE                                         r  u_CORTEXM0INTEGRATION/u_logic/P4xpw6_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Mdppw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.325ns  (logic 3.352ns (13.780%)  route 20.973ns (86.220%))
  Logic Levels:           15  (FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=178, routed)         4.833     5.289    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X58Y91         LUT4 (Prop_lut4_I1_O)        0.153     5.442 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68/O
                         net (fo=19, routed)          1.413     6.855    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68_n_0
    SLICE_X50Y89         LUT5 (Prop_lut5_I1_O)        0.331     7.186 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100/O
                         net (fo=1, routed)           0.823     8.009    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           0.965     9.098    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     9.248 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_34/O
                         net (fo=4, routed)           1.152    10.400    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_34_n_0
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.356    10.756 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18/O
                         net (fo=42, routed)          2.241    12.997    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I3_O)        0.326    13.323 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_35/O
                         net (fo=1, routed)           0.656    13.979    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_35_n_0
    SLICE_X36Y84         LUT3 (Prop_lut3_I2_O)        0.152    14.131 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_20/O
                         net (fo=3, routed)           0.749    14.880    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_20_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I0_O)        0.352    15.232 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_37/O
                         net (fo=2, routed)           0.576    15.808    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_37_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.140 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_24/O
                         net (fo=4, routed)           1.007    17.147    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_24_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.271 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12/O
                         net (fo=6, routed)           0.937    18.208    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I0_O)        0.124    18.332 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_47/O
                         net (fo=3, routed)           0.458    18.790    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_47_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.914 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_24/O
                         net (fo=9, routed)           1.150    20.064    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_24_n_0
    SLICE_X34Y81         LUT4 (Prop_lut4_I0_O)        0.124    20.188 r  u_CORTEXM0INTEGRATION/u_logic/Propw6_i_3/O
                         net (fo=3, routed)           1.249    21.437    u_CORTEXM0INTEGRATION/u_logic/Propw6_i_3_n_0
    SLICE_X42Y82         LUT2 (Prop_lut2_I1_O)        0.124    21.561 r  u_CORTEXM0INTEGRATION/u_logic/Propw6_i_1/O
                         net (fo=16, routed)          2.764    24.325    u_CORTEXM0INTEGRATION/u_logic/Rkkiu6
    SLICE_X61Y85         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Mdppw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Trebx6_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.303ns  (logic 3.352ns (13.793%)  route 20.951ns (86.207%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=178, routed)         4.833     5.289    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X58Y91         LUT4 (Prop_lut4_I1_O)        0.153     5.442 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68/O
                         net (fo=19, routed)          1.413     6.855    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68_n_0
    SLICE_X50Y89         LUT5 (Prop_lut5_I1_O)        0.331     7.186 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100/O
                         net (fo=1, routed)           0.823     8.009    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           0.965     9.098    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     9.248 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_34/O
                         net (fo=4, routed)           1.152    10.400    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_34_n_0
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.356    10.756 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18/O
                         net (fo=42, routed)          2.241    12.997    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I3_O)        0.326    13.323 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_35/O
                         net (fo=1, routed)           0.656    13.979    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_35_n_0
    SLICE_X36Y84         LUT3 (Prop_lut3_I2_O)        0.152    14.131 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_20/O
                         net (fo=3, routed)           0.749    14.880    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_20_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I0_O)        0.352    15.232 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_37/O
                         net (fo=2, routed)           0.576    15.808    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_37_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.140 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_24/O
                         net (fo=4, routed)           1.007    17.147    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_24_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.271 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12/O
                         net (fo=6, routed)           0.937    18.208    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I0_O)        0.124    18.332 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_47/O
                         net (fo=3, routed)           0.673    19.005    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_47_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.129 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20/O
                         net (fo=2, routed)           0.808    19.936    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I3_O)        0.124    20.060 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3/O
                         net (fo=27, routed)          3.312    23.372    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I5_O)        0.124    23.496 r  u_CORTEXM0INTEGRATION/u_logic/U0rax6_i_1/O
                         net (fo=5, routed)           0.806    24.303    u_CORTEXM0INTEGRATION/u_logic/U0rax6_i_1_n_0
    SLICE_X62Y87         FDSE                                         r  u_CORTEXM0INTEGRATION/u_logic/Trebx6_reg/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/U0rax6_reg/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.303ns  (logic 3.352ns (13.793%)  route 20.951ns (86.207%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=178, routed)         4.833     5.289    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X58Y91         LUT4 (Prop_lut4_I1_O)        0.153     5.442 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68/O
                         net (fo=19, routed)          1.413     6.855    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_68_n_0
    SLICE_X50Y89         LUT5 (Prop_lut5_I1_O)        0.331     7.186 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100/O
                         net (fo=1, routed)           0.823     8.009    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_100_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.133 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           0.965     9.098    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.150     9.248 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_34/O
                         net (fo=4, routed)           1.152    10.400    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_34_n_0
    SLICE_X37Y82         LUT2 (Prop_lut2_I0_O)        0.356    10.756 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18/O
                         net (fo=42, routed)          2.241    12.997    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_18_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I3_O)        0.326    13.323 r  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_35/O
                         net (fo=1, routed)           0.656    13.979    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_35_n_0
    SLICE_X36Y84         LUT3 (Prop_lut3_I2_O)        0.152    14.131 f  u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_20/O
                         net (fo=3, routed)           0.749    14.880    u_CORTEXM0INTEGRATION/u_logic/Cc7bx6_i_20_n_0
    SLICE_X33Y83         LUT3 (Prop_lut3_I0_O)        0.352    15.232 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_37/O
                         net (fo=2, routed)           0.576    15.808    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_37_n_0
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.332    16.140 f  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_24/O
                         net (fo=4, routed)           1.007    17.147    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_24_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.124    17.271 r  u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12/O
                         net (fo=6, routed)           0.937    18.208    u_CORTEXM0INTEGRATION/u_logic/Z18bx6_i_12_n_0
    SLICE_X36Y76         LUT6 (Prop_lut6_I0_O)        0.124    18.332 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_47/O
                         net (fo=3, routed)           0.673    19.005    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_47_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.129 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20/O
                         net (fo=2, routed)           0.808    19.936    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_20_n_0
    SLICE_X35Y77         LUT6 (Prop_lut6_I3_O)        0.124    20.060 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3/O
                         net (fo=27, routed)          3.312    23.372    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_i_3_n_0
    SLICE_X65Y85         LUT6 (Prop_lut6_I5_O)        0.124    23.496 r  u_CORTEXM0INTEGRATION/u_logic/U0rax6_i_1/O
                         net (fo=5, routed)           0.806    24.303    u_CORTEXM0INTEGRATION/u_logic/U0rax6_i_1_n_0
    SLICE_X62Y87         FDSE                                         r  u_CORTEXM0INTEGRATION/u_logic/U0rax6_reg/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[0]/C
    SLICE_X57Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIA0
    SLICE_X56Y58         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[4]/C
    SLICE_X57Y58         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uAHBUART/uUART_RX/data_reg_reg[4]/Q
                         net (fo=2, routed)           0.075     0.203    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIC0
    SLICE_X56Y58         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
    SLICE_X14Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     0.231    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X14Y41         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reset_sync_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDCE                         0.000     0.000 r  reset_sync_reg_reg[0]/C
    SLICE_X28Y55         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  reset_sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    reset_sync_reg_reg_n_0_[0]
    SLICE_X28Y55         FDCE                                         r  reset_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBTIMER/load_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBTIMER/value_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.186ns (74.444%)  route 0.064ns (25.556%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDCE                         0.000     0.000 r  uAHBTIMER/load_reg[9]/C
    SLICE_X48Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBTIMER/load_reg[9]/Q
                         net (fo=2, routed)           0.064     0.205    uAHBTIMER/load_reg_n_0_[9]
    SLICE_X49Y61         LUT5 (Prop_lut5_I1_O)        0.045     0.250 r  uAHBTIMER/value[9]_i_1/O
                         net (fo=1, routed)           0.000     0.250    uAHBTIMER/value[9]_i_1_n_0
    SLICE_X49Y61         FDCE                                         r  uAHBTIMER/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y58         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[3]/C
    SLICE_X57Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.112     0.253    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIB1
    SLICE_X56Y58         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7__0/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[7]/C
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[7]/Q
                         net (fo=3, routed)           0.122     0.263    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7__0/D
    SLICE_X56Y59         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7__0/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7__0/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[7]/C
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[7]/Q
                         net (fo=3, routed)           0.122     0.263    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7__0/D
    SLICE_X56Y59         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.186ns (70.355%)  route 0.078ns (29.645%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/C
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[4]/Q
                         net (fo=11, routed)          0.078     0.219    uAHBVGA/uVGAInterface/HorzAddrCounter/HorzCount[4]
    SLICE_X14Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.264 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.264    uAHBVGA/uVGAInterface/HorzAddrCounter/counter[5]_i_1_n_0
    SLICE_X14Y40         FDRE                                         r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uUART_RX/data_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[6]/C
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[6]/Q
                         net (fo=3, routed)           0.124     0.265    uAHBUART/uUART_RX/Q[6]
    SLICE_X57Y58         FDCE                                         r  uAHBUART/uUART_RX/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------





