<module name="PCIE0_CPTS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIE_CPTS_IDVER_REG" acronym="PCIE_CPTS_IDVER_REG" offset="0x0" width="32" description="Identification and Version Register">
    <bitfield id="TX_IDENT" width="16" begin="31" end="16" resetval="0x4E8A" description="Identification value" range="" rwaccess="R"/>
    <bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x4" description="RTL version value" range="" rwaccess="R"/>
    <bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major version value" range="" rwaccess="R"/>
    <bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0x9" description="Minor version value" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_CPTS_RFTCLK_SEL_REG" acronym="PCIE_CPTS_RFTCLK_SEL_REG" offset="0x8" width="32" description="Added PCIE_CPTS_RFTCLK_SEL Register Bit Field Description RFTCLK Select Register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RFTCLK_SEL" width="5" begin="4" end="0" resetval="0x0" description="Reference clock select. This bit field is used to control an external multiplexer that selects one out of 8 clocks for time sync reference. 0h: Selects CPSWHSDIV_CLKOUT2 clock 1h: Selects MAINHSDIV_CLKOUT3 clock 2h: Selects MCU_CPTS0_RFT_CLK I/O pin 3h: Selects CPTS0_RFT_CLK I/O pin 4h: Selects MCU_EXT_REFCLK0 I/O pin 5h: Selects EXT_REFCLK1 I/O pin 6h: Selects PCIE0_TXI0_CLK clock 7h: Selects PCIE1_TXI0_CLK clock The RFTCLK_SEL value can be written only when the [0] CPTS_EN and [3] TSTAMP_EN bits are cleared to zero in the" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_TS_PUSH_REG" acronym="PCIE_CPTS_TS_PUSH_REG" offset="0xC" width="32" description="Time Stamp Event Push Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="TS_PUSH" width="1" begin="0" end="0" resetval="0x0" description="Time stamp event push" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_CPTS_TS_LOAD_VAL_REG" acronym="PCIE_CPTS_TS_LOAD_VAL_REG" offset="0x10" width="32" description="Time Stamp Load Low Value Register">
    <bitfield id="TS_LOAD_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp load low value" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_TS_LOAD_EN_REG" acronym="PCIE_CPTS_TS_LOAD_EN_REG" offset="0x14" width="32" description="Time Stamp Load Enable Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="TS_LOAD_EN" width="1" begin="0" end="0" resetval="0x0" description="Time stamp load enable" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_CPTS_TS_COMP_VAL_REG" acronym="PCIE_CPTS_TS_COMP_VAL_REG" offset="0x18" width="32" description="Time Stamp Comparison Low Value Register">
    <bitfield id="TS_COMP_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp comparison low value" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_TS_COMP_LEN_REG" acronym="PCIE_CPTS_TS_COMP_LEN_REG" offset="0x1C" width="32" description="Time Stamp Comparison Length Register">
    <bitfield id="TS_COMP_LENGTH" width="32" begin="31" end="0" resetval="0x0" description="Time stamp comparison length" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_INTSTAT_RAW_REG" acronym="PCIE_CPTS_INTSTAT_RAW_REG" offset="0x20" width="32" description="Interrupt Status Register Raw">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_PEND_RAW" width="1" begin="0" end="0" resetval="0x0" description="TS_PEND_RAW int read (before enable)" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_INTSTAT_MASKED_REG" acronym="PCIE_CPTS_INTSTAT_MASKED_REG" offset="0x24" width="32" description="Interrupt Status Register Masked">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="TS_PEND" width="1" begin="0" end="0" resetval="0x0" description="TS_PEND masked interrupt read (after enable)" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_CPTS_INT_ENABLE_REG" acronym="PCIE_CPTS_INT_ENABLE_REG" offset="0x28" width="32" description="Interrupt Enable Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_PEND_EN" width="1" begin="0" end="0" resetval="0x0" description="TS_PEND masked interrupt enable" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_TS_COMP_NUDGE_REG" acronym="PCIE_CPTS_TS_COMP_NUDGE_REG" offset="0x2C" width="32" description="Time Stamp Comparison Nudge Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NUDGE" width="8" begin="7" end="0" resetval="0x0" description="This 2s complement number is added to the ts_comp_length value to increase or decrease the TS_COMP length by the nudge amount" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_EVENT_POP_REG" acronym="PCIE_CPTS_EVENT_POP_REG" offset="0x30" width="32" description="Event Pop Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="EVENT_POP" width="1" begin="0" end="0" resetval="0x0" description="Event pop" range="" rwaccess="W"/>
  </register>
  <register id="PCIE_CPTS_EVENT_0_REG" acronym="PCIE_CPTS_EVENT_0_REG" offset="0x34" width="32" description="Event 0 Register">
    <bitfield id="TIME_STAMP" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_CPTS_EVENT_1_REG" acronym="PCIE_CPTS_EVENT_1_REG" offset="0x38" width="32" description="Event 1 Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PREMPT_QUEUE" width="1" begin="29" end="29" resetval="0x0" description="Prempt QUEUE" range="" rwaccess="R"/>
    <bitfield id="PORT_NUMBER" width="5" begin="28" end="24" resetval="0x0" description="Port number" range="" rwaccess="R"/>
    <bitfield id="EVENT_TYPE" width="4" begin="23" end="20" resetval="0x0" description="Event type" range="" rwaccess="R"/>
    <bitfield id="MESSAGE_TYPE" width="4" begin="19" end="16" resetval="0x0" description="Message type" range="" rwaccess="R"/>
    <bitfield id="SEQUENCE_ID" width="16" begin="15" end="0" resetval="0x0" description="Sequence ID" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_CPTS_EVENT_2_REG" acronym="PCIE_CPTS_EVENT_2_REG" offset="0x3C" width="32" description="Event 2 Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DOMAIN" width="8" begin="7" end="0" resetval="0x0" description="Domain" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_CPTS_EVENT_3_REG" acronym="PCIE_CPTS_EVENT_3_REG" offset="0x40" width="32" description="Event 3 Register">
    <bitfield id="TIME_STAMP" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp" range="" rwaccess="R"/>
  </register>
  <register id="PCIE_CPTS_TS_LOAD_HIGH_VAL_REG" acronym="PCIE_CPTS_TS_LOAD_HIGH_VAL_REG" offset="0x44" width="32" description="Time Stamp Load High Value Register">
    <bitfield id="TS_LOAD_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp load high value" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_TS_COMP_HIGH_VAL_REG" acronym="PCIE_CPTS_TS_COMP_HIGH_VAL_REG" offset="0x48" width="32" description="Time Stamp Comparison High Value Register">
    <bitfield id="TS_COMP_HIGH_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp comparison high value" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_TS_ADD_VAL_REG" acronym="PCIE_CPTS_TS_ADD_VAL_REG" offset="0x4C" width="32" description="TS Add Value Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADD_VAL" width="3" begin="2" end="0" resetval="0x0" description="Add Value" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_TS_PPM_LOW_VAL_REG" acronym="PCIE_CPTS_TS_PPM_LOW_VAL_REG" offset="0x50" width="32" description="Time Stamp PPM Low Value Register">
    <bitfield id="TS_PPM_LOW_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp PPM Low value" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_TS_PPM_HIGH_VAL_REG" acronym="PCIE_CPTS_TS_PPM_HIGH_VAL_REG" offset="0x54" width="32" description="Time Stamp PPM High Value Register">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_PPM_HIGH_VAL" width="10" begin="9" end="0" resetval="0x0" description="Time stamp PPM High value" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_TS_NUDGE_VAL_REG" acronym="PCIE_CPTS_TS_NUDGE_VAL_REG" offset="0x58" width="32" description="Time Stamp Nudge Value Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TS_NUDGE_VAL" width="8" begin="7" end="0" resetval="0x0" description="Time stamp Nudge value" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_COMP_LOW_REG" acronym="PCIE_CPTS_COMP_LOW_REG" offset="0x200" width="32" description="Time Stamp Generate Function Comparison Low Value">
    <bitfield id="COMP_LOW" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function Comparison Low Value" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_COMP_HIGH_REG" acronym="PCIE_CPTS_COMP_HIGH_REG" offset="0x204" width="32" description="Time Stamp Generate Function Comparison high Value">
    <bitfield id="COMP_HIGH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function Comparison High Value" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_CONTROL_REG" acronym="PCIE_CPTS_CONTROL_REG" offset="0x208" width="32" description="Time Sync Control Register">
    <bitfield id="TS_SYNC_SEL" width="4" begin="31" end="28" resetval="0x0" description="TS_SYNC output timestamp counter bit select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="27" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HW8_TS_PUSH_EN" width="1" begin="15" end="15" resetval="0x0" description="Hardware push 8 enable" range="" rwaccess="RW"/>
    <bitfield id="HW7_TS_PUSH_EN" width="1" begin="14" end="14" resetval="0x0" description="Hardware push 7 enable" range="" rwaccess="RW"/>
    <bitfield id="HW6_TS_PUSH_EN" width="1" begin="13" end="13" resetval="0x0" description="Hardware push 6 enable" range="" rwaccess="RW"/>
    <bitfield id="HW5_TS_PUSH_EN" width="1" begin="12" end="12" resetval="0x0" description="Hardware push 5 enable" range="" rwaccess="RW"/>
    <bitfield id="HW4_TS_PUSH_EN" width="1" begin="11" end="11" resetval="0x0" description="Hardware push 4 enable" range="" rwaccess="RW"/>
    <bitfield id="HW3_TS_PUSH_EN" width="1" begin="10" end="10" resetval="0x0" description="Hardware push 3 enable" range="" rwaccess="RW"/>
    <bitfield id="HW2_TS_PUSH_EN" width="1" begin="9" end="9" resetval="0x0" description="Hardware push 2 enable" range="" rwaccess="RW"/>
    <bitfield id="HW1_TS_PUSH_EN" width="1" begin="8" end="8" resetval="0x0" description="Hardware push 1 enable" range="" rwaccess="RW"/>
    <bitfield id="TS_PPM_DIR" width="1" begin="7" end="7" resetval="0x0" description="Timestamp PPM Direction" range="" rwaccess="RW"/>
    <bitfield id="TS_COMP_TOG" width="1" begin="6" end="6" resetval="0x0" description="Timestamp Compare Toggle mode: 0 = TS_COMP is in non-toggle mode 1 = TS_COMP is in toggle mode" range="" rwaccess="RW"/>
    <bitfield id="MODE" width="1" begin="5" end="5" resetval="0x0" description="Timestamp mode" range="" rwaccess="RW"/>
    <bitfield id="SEQUENCE_EN" width="1" begin="4" end="4" resetval="0x0" description="Sequence Enable" range="" rwaccess="RW"/>
    <bitfield id="TSTAMP_EN" width="1" begin="3" end="3" resetval="0x0" description="Host Receive Timestamp Enable" range="" rwaccess="RW"/>
    <bitfield id="TS_COMP_POLARITY" width="1" begin="2" end="2" resetval="0x1" description="TS_COMP polarity" range="" rwaccess="RW"/>
    <bitfield id="INT_TEST" width="1" begin="1" end="1" resetval="0x0" description="Interrupt test" range="" rwaccess="RW"/>
    <bitfield id="CPTS_EN" width="1" begin="0" end="0" resetval="0x0" description="Time sync enable" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_LENGTH_REG" acronym="PCIE_CPTS_LENGTH_REG" offset="0x20C" width="32" description="Time Stamp Generate Function Length Value">
    <bitfield id="LENGTH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function Length Value" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_PPM_LOW_REG" acronym="PCIE_CPTS_PPM_LOW_REG" offset="0x210" width="32" description="Time Stamp Generate Function PPM Low Value">
    <bitfield id="PPM_LOW" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function PPM Low Value" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_PPM_HIGH_REG" acronym="PCIE_CPTS_PPM_HIGH_REG" offset="0x214" width="32" description="Time Stamp Generate Function PPM High Value">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PPM_HIGH" width="10" begin="9" end="0" resetval="0x0" description="Time Stamp Generate Function PPM High Value" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_CPTS_NUDGE_REG" acronym="PCIE_CPTS_NUDGE_REG" offset="0x218" width="32" description="Time Stamp Generate Function Nudge Value">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="NUDGE" width="8" begin="7" end="0" resetval="0x0" description="Time Stamp Generate Function Nudge Value" range="" rwaccess="RW"/>
  </register>
</module>
