Running in restricted mode: identify_job

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Identify (R) Instrumentor
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: HAMAS

Implementation : axi_debug

Arguments:   -product identify_instrumentor -tsl VnlUMnqr -af _CMD_IDENTIFY_COMPILE.CML
ProductType: identify_instrumentor







*** Integrated Instrumentor ***
Added instrumentation 'synthesis' to the project
Added instrumentation 'axi_debug' to the project
Loading instrumentation 'axi_debug'
Setting IICE sampler (data compression) to 1 for IICE named 'IICE'
Setting IICE sampler (memory module type) to 'LSRAM' for IICE named 'IICE'
Setting IICE sampler (sampledepth) to 512 for IICE named 'IICE'
Setting IICE sample clock to '/master/clk' for IICE named 'IICE'
Setting IICE sampler (data compression) to 1 for IICE named 'output_leds'
Setting IICE sampler (memory module type) to 'LSRAM' for IICE named 'output_leds'
Setting IICE sampler (sampledepth) to 512 for IICE named 'output_leds'
Setting IICE sample clock to '/slave/clk' for IICE named 'output_leds'
Instrumenting design `top' in directory C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\Logic_Analyzer\AXI_Handshaking_Tut\synthesis\axi_debug
Current instrumentation information: 	IICE=IICE 
		Total instrumentation in bits: Sample Only 3, Trigger Only 0, Sample and trigger 1, Assertions 0
		Instrumentation in bits: 		Sample Only 3, Sample and trigger 1, Assertions 0
		Maximum sample clock frequency is same as maximum user clock frequency (as reported by P&R)
	IICE=output_leds 
		Total instrumentation in bits: Sample Only 6, Trigger Only 0, Sample and trigger 2, Assertions 0
		Instrumentation in bits: 		Sample Only 6, Sample and trigger 2, Assertions 0
		Maximum sample clock frequency is same as maximum user clock frequency (as reported by P&R)
exit status=0
Unloading current instrumentation 'axi_debug'
