# //  Questa Sim
# //  Version 2023.2_1 linux May 12 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project project
# reading modelsim.ini
# Loading project project
vsim work.cpu_ptb -voptargs=+acc
# vsim work.cpu_ptb -voptargs="+acc" 
# Start time: 14:36:25 on May 01,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.cache_controller(fast)
# Loading work.blockEnable(fast)
# Loading work.wordEnable(fast)
# Loading work.dcache(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.dff(fast)
# Loading work.adder_4bit(fast)
# Loading work.addsub_16bit(fast)
# Loading work.icache(fast)
# Loading work.memory4c(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.Register(fast)
# Loading work.dff(fast__1)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.BitCell(fast)
# Loading work.DCell(fast)
view -new wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave -position insertpoint  \
sim:/cpu_ptb/DUT/clk \
sim:/cpu_ptb/DUT/rst_n \
sim:/cpu_ptb/DUT/hlt \
sim:/cpu_ptb/DUT/pc \
sim:/cpu_ptb/DUT/RegWrite \
sim:/cpu_ptb/DUT/MemRead \
sim:/cpu_ptb/DUT/MemWrite \
sim:/cpu_ptb/DUT/Branch \
sim:/cpu_ptb/DUT/MemtoReg \
sim:/cpu_ptb/DUT/ALUSrc \
sim:/cpu_ptb/DUT/pcs_select \
sim:/cpu_ptb/DUT/hlt_select \
sim:/cpu_ptb/DUT/ALUSrc8bit \
sim:/cpu_ptb/DUT/LoadByte \
sim:/cpu_ptb/DUT/BranchReg \
sim:/cpu_ptb/DUT/Flush \
sim:/cpu_ptb/DUT/IF_pc_out \
sim:/cpu_ptb/DUT/IF_instruction \
sim:/cpu_ptb/DUT/IF_pc_increment \
sim:/cpu_ptb/DUT/IF_pc_choose \
sim:/cpu_ptb/DUT/IFStall \
sim:/cpu_ptb/DUT/ID_instruction \
sim:/cpu_ptb/DUT/ID_instruction_or_nop \
sim:/cpu_ptb/DUT/ID_pc_increment \
sim:/cpu_ptb/DUT/ID_pc_branch \
sim:/cpu_ptb/DUT/ID_reg_datain \
sim:/cpu_ptb/DUT/ID_dataout1 \
sim:/cpu_ptb/DUT/ID_dataout2 \
sim:/cpu_ptb/DUT/Opcode \
sim:/cpu_ptb/DUT/ID_rs \
sim:/cpu_ptb/DUT/ID_rd \
sim:/cpu_ptb/DUT/ID_rt \
sim:/cpu_ptb/DUT/imm8bit \
sim:/cpu_ptb/DUT/imm9bit \
sim:/cpu_ptb/DUT/sextimm \
sim:/cpu_ptb/DUT/ccc \
sim:/cpu_ptb/DUT/reg1 \
sim:/cpu_ptb/DUT/reg2 \
sim:/cpu_ptb/DUT/Stall \
sim:/cpu_ptb/DUT/RegWrite_NOP \
sim:/cpu_ptb/DUT/MemtoReg_NOP \
sim:/cpu_ptb/DUT/pcs_select_NOP \
sim:/cpu_ptb/DUT/MemRead_NOP \
sim:/cpu_ptb/DUT/MemWrite_NOP \
sim:/cpu_ptb/DUT/ALUSrc_NOP \
sim:/cpu_ptb/DUT/ALUSrc8bit_NOP \
sim:/cpu_ptb/DUT/hlt_select_NOP \
sim:/cpu_ptb/DUT/ID_dataout1_NOP \
sim:/cpu_ptb/DUT/ID_dataout2_NOP \
sim:/cpu_ptb/DUT/sextimm_NOP \
sim:/cpu_ptb/DUT/ID_rs_NOP \
sim:/cpu_ptb/DUT/ID_rt_NOP \
sim:/cpu_ptb/DUT/ID_rd_NOP \
sim:/cpu_ptb/DUT/Opcode_NOP \
sim:/cpu_ptb/DUT/EX_dataout1 \
sim:/cpu_ptb/DUT/EX_dataout2 \
sim:/cpu_ptb/DUT/EX_sextimm \
sim:/cpu_ptb/DUT/EX_rs \
sim:/cpu_ptb/DUT/EX_rd \
sim:/cpu_ptb/DUT/EX_rt \
sim:/cpu_ptb/DUT/EX_ALUop \
sim:/cpu_ptb/DUT/EX_ALUSrc \
sim:/cpu_ptb/DUT/EX_ALUSrc8bit \
sim:/cpu_ptb/DUT/EX_MemRead \
sim:/cpu_ptb/DUT/EX_MemWrite \
sim:/cpu_ptb/DUT/EX_pcs_select \
sim:/cpu_ptb/DUT/EX_MemtoReg \
sim:/cpu_ptb/DUT/EX_RegWrite \
sim:/cpu_ptb/DUT/EX_hlt_select \
sim:/cpu_ptb/DUT/Flags \
sim:/cpu_ptb/DUT/aluin2 \
sim:/cpu_ptb/DUT/EX_aluout \
sim:/cpu_ptb/DUT/ALUFwdIn1 \
sim:/cpu_ptb/DUT/ALUFwdIn2 \
sim:/cpu_ptb/DUT/ALUFwdReg \
sim:/cpu_ptb/DUT/EX_pc_increment \
sim:/cpu_ptb/DUT/destReg \
sim:/cpu_ptb/DUT/ALUFwd1 \
sim:/cpu_ptb/DUT/ALUFwd2 \
sim:/cpu_ptb/DUT/MEM_aluout \
sim:/cpu_ptb/DUT/MEM_dmem_in \
sim:/cpu_ptb/DUT/MEM_destReg \
sim:/cpu_ptb/DUT/MEM_mem_out \
sim:/cpu_ptb/DUT/MEMFwdIn \
sim:/cpu_ptb/DUT/MEM_pc_increment \
sim:/cpu_ptb/DUT/MEM_MemRead \
sim:/cpu_ptb/DUT/MEM_MemWrite \
sim:/cpu_ptb/DUT/MEM_pcs_select \
sim:/cpu_ptb/DUT/MEM_MemtoReg \
sim:/cpu_ptb/DUT/MEM_RegWrite \
sim:/cpu_ptb/DUT/MEM_hlt_select \
sim:/cpu_ptb/DUT/MEMFwd \
sim:/cpu_ptb/DUT/MEMStall \
sim:/cpu_ptb/DUT/WB_mem_out \
sim:/cpu_ptb/DUT/WB_aluout \
sim:/cpu_ptb/DUT/WB_pc_increment \
sim:/cpu_ptb/DUT/WB_destReg \
sim:/cpu_ptb/DUT/WB_pcs_select \
sim:/cpu_ptb/DUT/WB_MemtoReg \
sim:/cpu_ptb/DUT/WB_RegWrite \
sim:/cpu_ptb/DUT/WB_hlt_select \
sim:/cpu_ptb/DUT/error
# Error opening /filespace/s/skzhu/ece552/project/I:/ece552/project/cpu.v
# Path name '/filespace/s/skzhu/ece552/project/I:/ece552/project/cpu.v' doesn't exist.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : I:/ece552/project/project-phase3-testbench.v(88)
#    Time: 10 us  Iteration: 1  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/project/project-phase3-testbench.v line 88
# Error opening /filespace/s/skzhu/ece552/project/I:/ece552/project/project-phase3-testbench.v
# Path name '/filespace/s/skzhu/ece552/project/I:/ece552/project/project-phase3-testbench.v' doesn't exist.
# Compile of adder_4bit.v was successful.
# Compile of adder_16bit_tb.sv was successful.
# Compile of addsub_4bit_sat.v was successful.
# Compile of addsub_4bit_tb.sv was successful.
# Compile of addsub_16bit.v was successful.
# Compile of ALU.v was successful.
# Compile of BitCell.v was successful.
# Compile of blockEnable.v was successful.
# Compile of cache_controller.v was successful.
# Compile of cache_fill_FSM.v was successful.
# Compile of Control.v was successful.
# Compile of cpu.v was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of DataArray.v was successful.
# Compile of dcache.v was successful.
# Compile of dmemory.v was successful.
# Compile of FA.v was successful.
# Compile of ForwardingUnit.v was successful.
# Compile of hazard.v was successful.
# Compile of icache.v was successful.
# Compile of imemory.v was successful.
# Compile of LW_SW_tb.sv was successful.
# Compile of MetaDataArray.v was successful.
# Compile of multicycle_memory.v was successful.
# Compile of PADDSB.v was successful.
# Compile of PADDSB_tb.sv was successful.
# Compile of PC_control.v was successful.
# Compile of PC_control_tb.sv was successful.
# Compile of project-phase1-testbench.v was successful.
# Compile of project-phase2-testbench.v was successful.
# Compile of project-phase3-testbench.v was successful.
# Compile of ReadDecoder_4_16.v was successful.
# Compile of RED.v was successful.
# Compile of RED_tb.sv was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of Shifter.v was successful.
# Compile of Shifter_tb.sv was successful.
# Compile of wordEnable.v was successful.
# Compile of WriteDecoder_4_16.v was successful.
# 40 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.cache_controller(fast)
# Loading work.blockEnable(fast)
# Loading work.wordEnable(fast)
# Loading work.dcache(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.dff(fast)
# Loading work.adder_4bit(fast)
# Loading work.addsub_16bit(fast)
# Loading work.icache(fast)
# Loading work.memory4c(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.Register(fast)
# Loading work.dff(fast__1)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.BitCell(fast)
# Loading work.DCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : /filespace/s/skzhu/ece552/project/project-phase3-testbench.v(88)
#    Time: 10 us  Iteration: 1  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at /filespace/s/skzhu/ece552/project/project-phase3-testbench.v line 88
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/cpu_ptb/DUT/cache/*
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt4
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.cache_controller(fast)
# Loading work.blockEnable(fast)
# Loading work.wordEnable(fast)
# Loading work.dcache(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.dff(fast)
# Loading work.adder_4bit(fast)
# Loading work.addsub_16bit(fast)
# Loading work.icache(fast)
# Loading work.memory4c(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.Register(fast)
# Loading work.dff(fast__1)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.BitCell(fast)
# Loading work.DCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : /filespace/s/skzhu/ece552/project/project-phase3-testbench.v(88)
#    Time: 10 us  Iteration: 1  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at /filespace/s/skzhu/ece552/project/project-phase3-testbench.v line 88
# Compile of cache_controller.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.cache_controller(fast)
# Loading work.blockEnable(fast)
# Loading work.wordEnable(fast)
# Loading work.dcache(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.dff(fast)
# Loading work.adder_4bit(fast)
# Loading work.addsub_16bit(fast)
# Loading work.icache(fast)
# Loading work.memory4c(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.Register(fast)
# Loading work.dff(fast__1)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.BitCell(fast)
# Loading work.DCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : /filespace/s/skzhu/ece552/project/project-phase3-testbench.v(88)
#    Time: 10 us  Iteration: 1  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at /filespace/s/skzhu/ece552/project/project-phase3-testbench.v line 88
view -new wave
# .main_pane.wave2.interior.cs.body.pw.wf
add wave -position insertpoint sim:/cpu_ptb/DUT/cache/instCacheFSM/*
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt4
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.cache_controller(fast)
# Loading work.blockEnable(fast)
# Loading work.wordEnable(fast)
# Loading work.dcache(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.dff(fast)
# Loading work.adder_4bit(fast)
# Loading work.addsub_16bit(fast)
# Loading work.icache(fast)
# Loading work.memory4c(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.Register(fast)
# Loading work.dff(fast__1)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.BitCell(fast)
# Loading work.DCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : /filespace/s/skzhu/ece552/project/project-phase3-testbench.v(88)
#    Time: 10 us  Iteration: 1  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at /filespace/s/skzhu/ece552/project/project-phase3-testbench.v line 88
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt4
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.cache_controller(fast)
# Loading work.blockEnable(fast)
# Loading work.wordEnable(fast)
# Loading work.dcache(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.dff(fast)
# Loading work.adder_4bit(fast)
# Loading work.addsub_16bit(fast)
# Loading work.icache(fast)
# Loading work.memory4c(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.Register(fast)
# Loading work.dff(fast__1)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.BitCell(fast)
# Loading work.DCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : /filespace/s/skzhu/ece552/project/project-phase3-testbench.v(88)
#    Time: 10 us  Iteration: 1  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at /filespace/s/skzhu/ece552/project/project-phase3-testbench.v line 88
# Compile of cache_controller.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.cache_controller(fast)
# Loading work.blockEnable(fast)
# Loading work.wordEnable(fast)
# Loading work.dcache(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.dff(fast)
# Loading work.adder_4bit(fast)
# Loading work.addsub_16bit(fast)
# Loading work.icache(fast)
# Loading work.memory4c(fast)
# Loading work.PC_control(fast)
# Loading work.hazard(fast)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.Shifter(fast)
# Loading work.RED(fast)
# Loading work.PADDSB(fast)
# Loading work.adder_4bit_sat(fast)
# Loading work.ForwardingUnit(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.Register(fast)
# Loading work.dff(fast__1)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.BitCell(fast)
# Loading work.DCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# hmm....more than 100000 cycles of simulation...error?
# 
# ** Note: $finish    : /filespace/s/skzhu/ece552/project/project-phase3-testbench.v(88)
#    Time: 10 us  Iteration: 1  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at /filespace/s/skzhu/ece552/project/project-phase3-testbench.v line 88
# Causality operation skipped due to absence of debug database file
# Break key hit
# Break key hit
# End time: 15:37:08 on May 01,2024, Elapsed time: 1:00:43
# Errors: 0, Warnings: 2
