
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP1 for linux64 - Apr 14, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Initializing gui preferences from file  /home/users/hungpt/.synopsys_dc_gui/preferences.tcl
source ../common/common.tcl
. /home/dkits/synopsys/SAED14nm/stdcell_rvt/db_nldm /home/dkits/synopsys/SAED14nm/tech/milkyway  /home/dkits/synopsys/SAED14nm/tech  /home/dkits/synopsys/SAED14nm/stdcell_rvt/ndm
                             /home/dkits/synopsys/SAED14nm/tech/star_rc /home/dkits/synopsys/SAED14nm/tech/milkyway/max /home/dkits/synopsys/SAED14nm/tech/milkyway/min  /home/dkits/synopsys/SAED14nm/tech/star_rc/max /home/dkits/synopsys/SAED14nm/tech/star_rc/min
set link_library          "* $STD_CELL_LIB $RAM_LIB"
* /home/dkits/synopsys/SAED14nm/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db /home/dkits/synopsys/SAED14nm/sram/logic_synth/dual/saed14sram_tt0p8v25c.db
set target_library        "$STD_CELL_LIB $RAM_LIB"
/home/dkits/synopsys/SAED14nm/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db /home/dkits/synopsys/SAED14nm/sram/logic_synth/dual/saed14sram_tt0p8v25c.db
set dc_allow_rtl_pg	  true
true
source $DESIGN_ANALYZE_SCRIPT
Running PRESTO HDLC
Compiling source file ../src/rtl/verilog/i2c_master_bit_ctrl.v
Opening include file ../src/rtl/verilog/i2c_master_defines.v
Compiling source file ../src/rtl/verilog/i2c_master_byte_ctrl.v
Opening include file ../src/rtl/verilog/i2c_master_defines.v
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:194: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:211: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:212: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:216: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:217: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:221: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:222: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:226: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:227: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:238: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:239: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:243: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:244: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:283: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:284: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:286: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:287: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:291: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:292: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:294: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:295: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:299: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:300: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:302: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:303: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:313: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:314: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:318: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:319: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:323: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:324: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:330: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:331: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:332: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:342: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:344: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:346: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:350: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:352: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:354: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:359: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:387: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:388: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:389: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:390: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:391: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:395: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:396: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:397: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:398: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:399: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:403: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:411: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:412: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:413: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:414: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:415: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:418: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:419: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:420: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:426: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:427: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:428: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:429: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:434: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:435: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:436: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:437: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:442: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:443: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:444: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:445: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:450: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:451: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:452: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:453: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:458: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:459: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:460: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:461: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:462: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:468: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:469: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:470: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:471: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:476: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:477: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:478: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:479: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:484: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:485: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:486: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:487: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:492: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:493: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:494: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:495: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:496: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:502: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:503: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:504: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:505: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:510: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:511: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:512: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:513: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:518: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:519: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:520: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:521: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:526: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:527: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:528: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:529: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:530: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:536: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:537: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:538: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:539: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:544: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:545: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:546: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:547: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:553: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:554: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:555: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:556: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:561: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:562: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:563: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:564: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:565: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file ../src/rtl/verilog/i2c_master_defines.v
Compiling source file ../src/rtl/verilog/i2c_master_top.v
Opening include file ../src/rtl/verilog/i2c_master_defines.v
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:174: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:176: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:178: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:180: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:185: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:187: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:189: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:191: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:203: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:204: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:205: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:206: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:207: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:208: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:209: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:213: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:214: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:215: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:216: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:217: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:218: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:219: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:224: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:225: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:226: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:227: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:235: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:236: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:240: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:241: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:245: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:246: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:250: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:251: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:254: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:262: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:263: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:267: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:268: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:271: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:278: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:279: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:283: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:284: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:285: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:293: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:294: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:298: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:299: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:302: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:303: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:311: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:312: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:316: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:317: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:320: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:324: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:326: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:329: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:334: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:335: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:338: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:159: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:165: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:166: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:167: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:168: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:169: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:170: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:171: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:172: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:180: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:181: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:182: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:186: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:187: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:188: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:193: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:194: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:195: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:196: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:203: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:205: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:209: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:214: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:216: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:217: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:263: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:264: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:265: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:266: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:270: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:271: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:272: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:273: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:277: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:278: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:279: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:280: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:286: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:288: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../src/rtl/verilog/i2c_master_top.v:290: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Presto compilation completed successfully.
Loading db file '/home/dkits/synopsys/SAED14nm/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db'
Loading db file '/home/dkits/synopsys/SAED14nm/sram/logic_synth/dual/saed14sram_tt0p8v25c.db'
1
elaborate ${DESIGN_NAME} -architecture verilog -library WORK
Loading db file '/home/tools/synopsys/syn/T-2022.03-SP1/libraries/syn/gtech.db'
Loading db file '/home/tools/synopsys/syn/T-2022.03-SP1/libraries/syn/standard.sldb'
  Loading link library 'saed14rvt_tt0p8v25c'
  Loading link library 'saed14sram_tt0p8v25c'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 162 in file
	'../src/rtl/verilog/i2c_master_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           164            |    auto/user     |
===============================================

Statistics for case statements in always block at line 177 in file
	'../src/rtl/verilog/i2c_master_top.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           192            |    auto/user     |
===============================================

Inferred memory devices in process
	in routine i2c_master_top line 158 in file
		'../src/rtl/verilog/i2c_master_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wb_ack_o_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_top line 162 in file
		'../src/rtl/verilog/i2c_master_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wb_dat_o_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_top line 177 in file
		'../src/rtl/verilog/i2c_master_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       txr_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      prer_reg       | Flip-flop |  16   |  Y  | N  | N  | Y  | N  | N  | N  |
|       ctr_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_top line 201 in file
		'../src/rtl/verilog/i2c_master_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_top line 260 in file
		'../src/rtl/verilog/i2c_master_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    irq_flag_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       al_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      rxack_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       tip_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_top line 284 in file
		'../src/rtl/verilog/i2c_master_top.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wb_inta_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (i2c_master_top)
Elaborated 1 design.
Current design is now 'i2c_master_top'.
Information: Building the design 'i2c_master_byte_ctrl'. (HDL-193)
Warning:  ../src/rtl/verilog/i2c_master_byte_ctrl.v:229: Case statement is not a full case. (ELAB-909)

Statistics for case statements in always block at line 200 in file
	'../src/rtl/verilog/i2c_master_byte_ctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           229            |    user/user     |
===============================================

Inferred memory devices in process
	in routine i2c_master_byte_ctrl line 172 in file
		'../src/rtl/verilog/i2c_master_byte_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       sr_reg        | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_byte_ctrl line 183 in file
		'../src/rtl/verilog/i2c_master_byte_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dcnt_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_byte_ctrl line 200 in file
		'../src/rtl/verilog/i2c_master_byte_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ack_out_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    core_cmd_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    core_txd_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      shift_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       ld_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     cmd_ack_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     c_state_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (i2c_master_byte_ctrl)
Information: Building the design 'i2c_master_bit_ctrl'. (HDL-193)
Warning:  ../src/rtl/verilog/i2c_master_bit_ctrl.v:406: Case statement is not a full case. (ELAB-909)

Statistics for case statements in always block at line 384 in file
	'../src/rtl/verilog/i2c_master_bit_ctrl.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           406            |    user/user     |
|           410            |    user/user     |
===============================================

Inferred memory devices in process
	in routine i2c_master_bit_ctrl line 193 in file
		'../src/rtl/verilog/i2c_master_bit_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    dscl_oen_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_bit_ctrl line 198 in file
		'../src/rtl/verilog/i2c_master_bit_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   slave_wait_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_bit_ctrl line 208 in file
		'../src/rtl/verilog/i2c_master_bit_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     clk_en_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|       cnt_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_bit_ctrl line 235 in file
		'../src/rtl/verilog/i2c_master_bit_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cSDA_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      cSCL_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_bit_ctrl line 254 in file
		'../src/rtl/verilog/i2c_master_bit_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   filter_cnt_reg    | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_bit_ctrl line 261 in file
		'../src/rtl/verilog/i2c_master_bit_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      fSDA_reg       | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|      fSCL_reg       | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_bit_ctrl line 280 in file
		'../src/rtl/verilog/i2c_master_bit_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dSDA_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      sSCL_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      sSDA_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      dSCL_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_bit_ctrl line 310 in file
		'../src/rtl/verilog/i2c_master_bit_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sto_condition_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  sta_condition_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_bit_ctrl line 329 in file
		'../src/rtl/verilog/i2c_master_bit_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_bit_ctrl line 340 in file
		'../src/rtl/verilog/i2c_master_bit_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cmd_stop_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_bit_ctrl line 348 in file
		'../src/rtl/verilog/i2c_master_bit_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       al_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_bit_ctrl line 358 in file
		'../src/rtl/verilog/i2c_master_bit_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      dout_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine i2c_master_bit_ctrl line 384 in file
		'../src/rtl/verilog/i2c_master_bit_ctrl.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sda_chk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     c_state_reg     | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
|     cmd_ack_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     scl_oen_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     sda_oen_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (i2c_master_bit_ctrl)
1
current_design ${DESIGN_NAME}
Current design is 'i2c_master_top'.
{i2c_master_top}
link

  Linking design 'i2c_master_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /home/users/hungpt/icdesign/m3/lab05/syn/i2c_master_top.db, etc
  saed14rvt_tt0p8v25c (library) /home/dkits/synopsys/SAED14nm/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db
  saed14sram_tt0p8v25c (library) /home/dkits/synopsys/SAED14nm/sram/logic_synth/dual/saed14sram_tt0p8v25c.db

1
set_fix_multiple_port_nets -outputs -feedthroughs 
1
set_dont_use [get_lib_cells */*_0P*]
1
# source $Warning_file
check_design
 
****************************************
check_design summary:
Version:     T-2022.03-SP1
Date:        Fri May 24 18:30:52 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      3
    Shorted outputs (LINT-31)                                       1
    Constant outputs (LINT-52)                                      2

Cells                                                               3
    Cells do not drive (LINT-1)                                     3
--------------------------------------------------------------------------------

Warning: In design 'i2c_master_byte_ctrl', cell 'C474' does not drive any nets. (LINT-1)
Warning: In design 'i2c_master_bit_ctrl', cell 'C688' does not drive any nets. (LINT-1)
Warning: In design 'i2c_master_bit_ctrl', cell 'C714' does not drive any nets. (LINT-1)
Warning: In design 'i2c_master_bit_ctrl', output port 'scl_o' is connected directly to output port 'sda_o'. (LINT-31)
Warning: In design 'i2c_master_bit_ctrl', output port 'scl_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'i2c_master_bit_ctrl', output port 'sda_o' is connected directly to 'logic 0'. (LINT-52)
1
link

  Linking design 'i2c_master_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3 designs)               /home/users/hungpt/icdesign/m3/lab05/syn/i2c_master_top.db, etc
  saed14rvt_tt0p8v25c (library)
                              /home/dkits/synopsys/SAED14nm/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db
  saed14sram_tt0p8v25c (library)
                              /home/dkits/synopsys/SAED14nm/sram/logic_synth/dual/saed14sram_tt0p8v25c.db

1
source -echo -verbose ../inputs/i2c_master_top.sdc
set CLOCK_PERIOD 2
2
create_clock -name master_clk -period $CLOCK_PERIOD -waveform [list 0 [expr $CLOCK_PERIOD / 2.0]] wb_clk_i
1
set_clock_latency 0.5 [get_clocks {master_clk}]
1
set_clock_uncertainty 0.1 [get_clocks {master_clk}]
1
set_clock_transition 0 {master_clk}
1
set ports_clock_root [filter_collection \
	[get_attribute [get_clocks] sources] object_class==port]
{wb_clk_i}
group_path -name REGOUT -to [all_outputs]
1
group_path -name REGIN -from [remove_from_collection \
	[all_inputs] ${ports_clock_root}]
1
group_path -name FEEDTHROUGH -from [remove_from_collection \
	[all_inputs] ${ports_clock_root}] -to [all_outputs]
1
set_false_path -from [list [get_ports wb_rst_i]]
1
set input_ports_except_clk [remove_from_collection [all_inputs] wb_clk_i]
{wb_rst_i arst_i wb_adr_i[2] wb_adr_i[1] wb_adr_i[0] wb_dat_i[7] wb_dat_i[6] wb_dat_i[5] wb_dat_i[4] wb_dat_i[3] wb_dat_i[2] wb_dat_i[1] wb_dat_i[0] wb_we_i wb_stb_i wb_cyc_i scl_pad_i sda_pad_i}
set_input_delay -clock master_clk [expr $CLOCK_PERIOD / 4.0] $input_ports_except_clk
1
set_output_delay -clock master_clk [expr $CLOCK_PERIOD / 4.0] [all_outputs]
1
1
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 590                                    |
| Number of User Hierarchies                              | 2                                      |
| Sequential Cell Count                                   | 154                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 5                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 175                                    |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -feedthroughs -outputs                 |
====================================================================================================

Information: There are 6 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'i2c_master_bit_ctrl'
Loading db file '/home/dkits/synopsys/SAED14nm/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db'
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_2'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_1'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_2'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_1'. (OPT-914)
Information: The register 'c_state_reg[17]' is a constant and will be removed. (OPT-1206)
  Processing 'i2c_master_byte_ctrl'
  Processing 'i2c_master_top'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1'
  Processing 'i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08     408.0      0.00       0.0       9.5                          
    0:00:08     408.0      0.00       0.0       9.5                          
    0:00:08     408.0      0.00       0.0       9.5                          
    0:00:08     408.0      0.00       0.0       9.5                          
    0:00:08     408.0      0.00       0.0       9.5                          
    0:00:09     326.7      0.00       0.0       9.5                          
    0:00:09     326.7      0.00       0.0       9.5                          
    0:00:09     326.7      0.00       0.0       9.5                          
    0:00:09     326.7      0.00       0.0       9.5                          
    0:00:09     326.7      0.00       0.0       9.5                          
    0:00:09     326.7      0.00       0.0       9.5                          
    0:00:09     326.7      0.00       0.0       9.5                          
    0:00:09     326.7      0.00       0.0       9.5                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09     326.7      0.00       0.0       9.5                          
    0:00:09     326.7      0.00       0.0       9.5                          
    0:00:09     326.6      0.00       0.0       9.5                          


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09     326.6      0.00       0.0       9.5                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09     326.6      0.00       0.0       9.5                          
    0:00:09     326.6      0.00       0.0       9.5                          
    0:00:09     326.3      0.00       0.0       9.5                          
    0:00:09     326.0      0.00       0.0       9.5                          
    0:00:09     326.0      0.00       0.0       9.5                          
    0:00:09     326.0      0.00       0.0       9.5                          
    0:00:09     326.0      0.00       0.0       9.5                          
    0:00:09     326.0      0.00       0.0       9.5                          
    0:00:09     326.0      0.00       0.0       9.5                          
    0:00:09     326.0      0.00       0.0       9.5                          
    0:00:09     326.0      0.00       0.0       9.5                          
    0:00:09     326.0      0.00       0.0       9.5                          
    0:00:09     326.0      0.00       0.0       9.5                          
    0:00:09     325.5      0.00       0.0       9.5                          
Loading db file '/home/dkits/synopsys/SAED14nm/stdcell_rvt/db_nldm/saed14rvt_tt0p8v25c.db'
Loading db file '/home/dkits/synopsys/SAED14nm/sram/logic_synth/dual/saed14sram_tt0p8v25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
file mkdir ../reports
report_timing > ../reports/${DESIGN_NAME}_timing_reports.log
report_qor > ../reports/${DESIGN_NAME}_qor_reports.log
report_area -hierarchy  > ../reports/${DESIGN_NAME}_area_reports.log
report_power -hierarchy > ../reports/${DESIGN_NAME}_power_reports.log
change_names -rules verilog
Warning: In the design i2c_master_top, net 'sda_pad_o' is connecting multiple ports. (UCN-1)
1
write_file -format verilog -hierarchy -pg -output $DESIGN_SYN_NETLIST_FILE
Warning: No PG information is available for design. (UPF-663)
Writing verilog file '/home/users/hungpt/icdesign/m3/lab05/results/i2c_master_top.v'.
Warning: Verilog writer has added 1 nets to module i2c_master_bit_ctrl using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -format ddc -output design.ddc
Writing ddc file 'design.ddc'.
1
quit

Memory usage for this session 332 Mbytes.
Memory usage for this session including child processes 332 Mbytes.
CPU usage for this session 19 seconds ( 0.01 hours ).
Elapsed time for this session 23 seconds ( 0.01 hours ).

Thank you...
