INFO: [VRFC 10-2263] Analyzing Verilog file "F:/School/MyWork/ProjectLabs_1_2/ProjectLabs_1_2.srcs/sources_1/new/my_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/School/MyWork/ProjectLabs_1_2/ProjectLabs_1_2.srcs/sources_1/new/generate_wave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_wave
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/School/MyWork/ProjectLabs_1_2/ProjectLabs_1_2.srcs/sources_1/new/modify_amplitude.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modify_amplitude
WARNING: [VRFC 10-1315] redeclaration of ansi port new_DATA_A is not allowed [F:/School/MyWork/ProjectLabs_1_2/ProjectLabs_1_2.srcs/sources_1/new/modify_amplitude.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/School/MyWork/ProjectLabs_1_2/ProjectLabs_1_2.srcs/sources_1/new/debounce_button.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_button
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/School/MyWork/ProjectLabs_1_2/ProjectLabs_1_2.srcs/sources_1/new/modify_clock_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modify_clock_freq
WARNING: [VRFC 10-1315] redeclaration of ansi port PULSE is not allowed [F:/School/MyWork/ProjectLabs_1_2/ProjectLabs_1_2.srcs/sources_1/new/modify_clock_freq.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/School/MyWork/ProjectLabs_1_2/ProjectLabs_1_2.srcs/sources_1/new/myDAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myDAC
INFO: [VRFC 10-2458] undeclared symbol FREQ_CLOCK, assumed default net type wire [F:/School/MyWork/ProjectLabs_1_2/ProjectLabs_1_2.srcs/sources_1/new/myDAC.v:50]
INFO: [VRFC 10-2458] undeclared symbol SLOW_CLOCK, assumed default net type wire [F:/School/MyWork/ProjectLabs_1_2/ProjectLabs_1_2.srcs/sources_1/new/myDAC.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/School/MyWork/ProjectLabs_1_2/ProjectLabs_1_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
