
767_SPI_ILI9341_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000713c  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002faec  08007340  08007340  00008340  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08036e2c  08036e2c  000381e4  2**0
                  CONTENTS
  4 .ARM          00000008  08036e2c  08036e2c  00037e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08036e34  08036e34  000381e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08036e34  08036e34  00037e34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08036e38  08036e38  00037e38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08036e3c  00038000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  200001e4  08037020  000381e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004c4  08037020  000384c4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000381e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013b10  00000000  00000000  00038212  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031dc  00000000  00000000  0004bd22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001238  00000000  00000000  0004ef00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000df5  00000000  00000000  00050138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a9a8  00000000  00000000  00050f2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001881e  00000000  00000000  0007b8d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00100e05  00000000  00000000  000940f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00194ef8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057f0  00000000  00000000  00194f3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0019a72c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e4 	.word	0x200001e4
 800021c:	00000000 	.word	0x00000000
 8000220:	08007324 	.word	0x08007324

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e8 	.word	0x200001e8
 800023c:	08007324 	.word	0x08007324

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b08e      	sub	sp, #56	@ 0x38
 8000620:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000622:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000626:	2200      	movs	r2, #0
 8000628:	601a      	str	r2, [r3, #0]
 800062a:	605a      	str	r2, [r3, #4]
 800062c:	609a      	str	r2, [r3, #8]
 800062e:	60da      	str	r2, [r3, #12]
 8000630:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000632:	4bb1      	ldr	r3, [pc, #708]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000636:	4ab0      	ldr	r2, [pc, #704]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000638:	f043 0310 	orr.w	r3, r3, #16
 800063c:	6313      	str	r3, [r2, #48]	@ 0x30
 800063e:	4bae      	ldr	r3, [pc, #696]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000642:	f003 0310 	and.w	r3, r3, #16
 8000646:	623b      	str	r3, [r7, #32]
 8000648:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800064a:	4bab      	ldr	r3, [pc, #684]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064e:	4aaa      	ldr	r2, [pc, #680]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000650:	f043 0304 	orr.w	r3, r3, #4
 8000654:	6313      	str	r3, [r2, #48]	@ 0x30
 8000656:	4ba8      	ldr	r3, [pc, #672]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065a:	f003 0304 	and.w	r3, r3, #4
 800065e:	61fb      	str	r3, [r7, #28]
 8000660:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000662:	4ba5      	ldr	r3, [pc, #660]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000666:	4aa4      	ldr	r2, [pc, #656]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000668:	f043 0320 	orr.w	r3, r3, #32
 800066c:	6313      	str	r3, [r2, #48]	@ 0x30
 800066e:	4ba2      	ldr	r3, [pc, #648]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000672:	f003 0320 	and.w	r3, r3, #32
 8000676:	61bb      	str	r3, [r7, #24]
 8000678:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800067a:	4b9f      	ldr	r3, [pc, #636]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067e:	4a9e      	ldr	r2, [pc, #632]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000680:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000684:	6313      	str	r3, [r2, #48]	@ 0x30
 8000686:	4b9c      	ldr	r3, [pc, #624]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800068a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800068e:	617b      	str	r3, [r7, #20]
 8000690:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000692:	4b99      	ldr	r3, [pc, #612]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	4a98      	ldr	r2, [pc, #608]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 8000698:	f043 0301 	orr.w	r3, r3, #1
 800069c:	6313      	str	r3, [r2, #48]	@ 0x30
 800069e:	4b96      	ldr	r3, [pc, #600]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	f003 0301 	and.w	r3, r3, #1
 80006a6:	613b      	str	r3, [r7, #16]
 80006a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006aa:	4b93      	ldr	r3, [pc, #588]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ae:	4a92      	ldr	r2, [pc, #584]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006b0:	f043 0302 	orr.w	r3, r3, #2
 80006b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006b6:	4b90      	ldr	r3, [pc, #576]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ba:	f003 0302 	and.w	r3, r3, #2
 80006be:	60fb      	str	r3, [r7, #12]
 80006c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006c2:	4b8d      	ldr	r3, [pc, #564]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c6:	4a8c      	ldr	r2, [pc, #560]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006c8:	f043 0308 	orr.w	r3, r3, #8
 80006cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006ce:	4b8a      	ldr	r3, [pc, #552]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	f003 0308 	and.w	r3, r3, #8
 80006d6:	60bb      	str	r3, [r7, #8]
 80006d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80006da:	4b87      	ldr	r3, [pc, #540]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	4a86      	ldr	r2, [pc, #536]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006e6:	4b84      	ldr	r3, [pc, #528]	@ (80008f8 <MX_GPIO_Init+0x2dc>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_CLK_Pin|T_MOSI_Pin|T_CS_Pin, GPIO_PIN_RESET);
 80006f2:	2200      	movs	r2, #0
 80006f4:	2168      	movs	r1, #104	@ 0x68
 80006f6:	4881      	ldr	r0, [pc, #516]	@ (80008fc <MX_GPIO_Init+0x2e0>)
 80006f8:	f001 fcfa 	bl	80020f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80006fc:	2200      	movs	r2, #0
 80006fe:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000702:	487f      	ldr	r0, [pc, #508]	@ (8000900 <MX_GPIO_Init+0x2e4>)
 8000704:	f001 fcf4 	bl	80020f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000708:	2200      	movs	r2, #0
 800070a:	2140      	movs	r1, #64	@ 0x40
 800070c:	487d      	ldr	r0, [pc, #500]	@ (8000904 <MX_GPIO_Init+0x2e8>)
 800070e:	f001 fcef 	bl	80020f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_Pin|DC_Pin|RST_Pin, GPIO_PIN_RESET);
 8000712:	2200      	movs	r2, #0
 8000714:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000718:	487b      	ldr	r0, [pc, #492]	@ (8000908 <MX_GPIO_Init+0x2ec>)
 800071a:	f001 fce9 	bl	80020f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : T_IRQ_Pin T_MISO_Pin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|T_MISO_Pin;
 800071e:	2314      	movs	r3, #20
 8000720:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000722:	2300      	movs	r3, #0
 8000724:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000726:	2300      	movs	r3, #0
 8000728:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800072a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800072e:	4619      	mov	r1, r3
 8000730:	4872      	ldr	r0, [pc, #456]	@ (80008fc <MX_GPIO_Init+0x2e0>)
 8000732:	f001 fb31 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : T_CLK_Pin T_MOSI_Pin T_CS_Pin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_MOSI_Pin|T_CS_Pin;
 8000736:	2368      	movs	r3, #104	@ 0x68
 8000738:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800073a:	2301      	movs	r3, #1
 800073c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800073e:	2300      	movs	r3, #0
 8000740:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000742:	2303      	movs	r3, #3
 8000744:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000746:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800074a:	4619      	mov	r1, r3
 800074c:	486b      	ldr	r0, [pc, #428]	@ (80008fc <MX_GPIO_Init+0x2e0>)
 800074e:	f001 fb23 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : User_Blue_Button_Pin */
  GPIO_InitStruct.Pin = User_Blue_Button_Pin;
 8000752:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000756:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000758:	2300      	movs	r3, #0
 800075a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075c:	2300      	movs	r3, #0
 800075e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(User_Blue_Button_GPIO_Port, &GPIO_InitStruct);
 8000760:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000764:	4619      	mov	r1, r3
 8000766:	4868      	ldr	r0, [pc, #416]	@ (8000908 <MX_GPIO_Init+0x2ec>)
 8000768:	f001 fb16 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF5 PF10 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 800076c:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 8000770:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000772:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000776:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000778:	2300      	movs	r3, #0
 800077a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800077c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000780:	4619      	mov	r1, r3
 8000782:	4862      	ldr	r0, [pc, #392]	@ (800090c <MX_GPIO_Init+0x2f0>)
 8000784:	f001 fb08 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000788:	2301      	movs	r3, #1
 800078a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800078c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000790:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000792:	2300      	movs	r3, #0
 8000794:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000796:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800079a:	4619      	mov	r1, r3
 800079c:	485a      	ldr	r0, [pc, #360]	@ (8000908 <MX_GPIO_Init+0x2ec>)
 800079e:	f001 fafb 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80007a2:	2332      	movs	r3, #50	@ 0x32
 80007a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007a6:	2302      	movs	r3, #2
 80007a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007aa:	2300      	movs	r3, #0
 80007ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007ae:	2303      	movs	r3, #3
 80007b0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007b2:	230b      	movs	r3, #11
 80007b4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007ba:	4619      	mov	r1, r3
 80007bc:	4852      	ldr	r0, [pc, #328]	@ (8000908 <MX_GPIO_Init+0x2ec>)
 80007be:	f001 faeb 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80007c2:	2386      	movs	r3, #134	@ 0x86
 80007c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c6:	2302      	movs	r3, #2
 80007c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ca:	2300      	movs	r3, #0
 80007cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007ce:	2303      	movs	r3, #3
 80007d0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007d2:	230b      	movs	r3, #11
 80007d4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007da:	4619      	mov	r1, r3
 80007dc:	484c      	ldr	r0, [pc, #304]	@ (8000910 <MX_GPIO_Init+0x2f4>)
 80007de:	f001 fadb 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80007e2:	2308      	movs	r3, #8
 80007e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007e6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80007ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ec:	2300      	movs	r3, #0
 80007ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007f4:	4619      	mov	r1, r3
 80007f6:	4846      	ldr	r0, [pc, #280]	@ (8000910 <MX_GPIO_Init+0x2f4>)
 80007f8:	f001 face 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80007fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000800:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000802:	2302      	movs	r3, #2
 8000804:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000806:	2300      	movs	r3, #0
 8000808:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800080a:	2303      	movs	r3, #3
 800080c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800080e:	230b      	movs	r3, #11
 8000810:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000812:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000816:	4619      	mov	r1, r3
 8000818:	4839      	ldr	r0, [pc, #228]	@ (8000900 <MX_GPIO_Init+0x2e4>)
 800081a:	f001 fabd 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800081e:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000822:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000824:	2301      	movs	r3, #1
 8000826:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082c:	2300      	movs	r3, #0
 800082e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000830:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000834:	4619      	mov	r1, r3
 8000836:	4832      	ldr	r0, [pc, #200]	@ (8000900 <MX_GPIO_Init+0x2e4>)
 8000838:	f001 faae 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800083c:	2340      	movs	r3, #64	@ 0x40
 800083e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000840:	2301      	movs	r3, #1
 8000842:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000844:	2300      	movs	r3, #0
 8000846:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000848:	2300      	movs	r3, #0
 800084a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800084c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000850:	4619      	mov	r1, r3
 8000852:	482c      	ldr	r0, [pc, #176]	@ (8000904 <MX_GPIO_Init+0x2e8>)
 8000854:	f001 faa0 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000858:	2380      	movs	r3, #128	@ 0x80
 800085a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800085c:	2300      	movs	r3, #0
 800085e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000860:	2300      	movs	r3, #0
 8000862:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000864:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000868:	4619      	mov	r1, r3
 800086a:	4826      	ldr	r0, [pc, #152]	@ (8000904 <MX_GPIO_Init+0x2e8>)
 800086c:	f001 fa94 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_Pin DC_Pin RST_Pin */
  GPIO_InitStruct.Pin = CS_Pin|DC_Pin|RST_Pin;
 8000870:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000874:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000876:	2301      	movs	r3, #1
 8000878:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	2300      	movs	r3, #0
 800087c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800087e:	2303      	movs	r3, #3
 8000880:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000882:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000886:	4619      	mov	r1, r3
 8000888:	481f      	ldr	r0, [pc, #124]	@ (8000908 <MX_GPIO_Init+0x2ec>)
 800088a:	f001 fa85 	bl	8001d98 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800088e:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000892:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000894:	2302      	movs	r3, #2
 8000896:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000898:	2300      	movs	r3, #0
 800089a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800089c:	2303      	movs	r3, #3
 800089e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008a0:	230b      	movs	r3, #11
 80008a2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008a8:	4619      	mov	r1, r3
 80008aa:	4816      	ldr	r0, [pc, #88]	@ (8000904 <MX_GPIO_Init+0x2e8>)
 80008ac:	f001 fa74 	bl	8001d98 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 80008b0:	2200      	movs	r2, #0
 80008b2:	2101      	movs	r1, #1
 80008b4:	2006      	movs	r0, #6
 80008b6:	f001 fa38 	bl	8001d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80008ba:	2006      	movs	r0, #6
 80008bc:	f001 fa51 	bl	8001d62 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 80008c0:	2200      	movs	r2, #0
 80008c2:	2102      	movs	r1, #2
 80008c4:	2009      	movs	r0, #9
 80008c6:	f001 fa30 	bl	8001d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80008ca:	2009      	movs	r0, #9
 80008cc:	f001 fa49 	bl	8001d62 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 80008d0:	2200      	movs	r2, #0
 80008d2:	2103      	movs	r1, #3
 80008d4:	2017      	movs	r0, #23
 80008d6:	f001 fa28 	bl	8001d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80008da:	2017      	movs	r0, #23
 80008dc:	f001 fa41 	bl	8001d62 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 80008e0:	2200      	movs	r2, #0
 80008e2:	2104      	movs	r1, #4
 80008e4:	2028      	movs	r0, #40	@ 0x28
 80008e6:	f001 fa20 	bl	8001d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008ea:	2028      	movs	r0, #40	@ 0x28
 80008ec:	f001 fa39 	bl	8001d62 <HAL_NVIC_EnableIRQ>

}
 80008f0:	bf00      	nop
 80008f2:	3738      	adds	r7, #56	@ 0x38
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	40023800 	.word	0x40023800
 80008fc:	40021000 	.word	0x40021000
 8000900:	40020400 	.word	0x40020400
 8000904:	40021800 	.word	0x40021800
 8000908:	40020800 	.word	0x40020800
 800090c:	40021400 	.word	0x40021400
 8000910:	40020000 	.word	0x40020000

08000914 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000918:	f3bf 8f4f 	dsb	sy
}
 800091c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800091e:	f3bf 8f6f 	isb	sy
}
 8000922:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000924:	4b0d      	ldr	r3, [pc, #52]	@ (800095c <SCB_EnableICache+0x48>)
 8000926:	2200      	movs	r2, #0
 8000928:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800092c:	f3bf 8f4f 	dsb	sy
}
 8000930:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000932:	f3bf 8f6f 	isb	sy
}
 8000936:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000938:	4b08      	ldr	r3, [pc, #32]	@ (800095c <SCB_EnableICache+0x48>)
 800093a:	695b      	ldr	r3, [r3, #20]
 800093c:	4a07      	ldr	r2, [pc, #28]	@ (800095c <SCB_EnableICache+0x48>)
 800093e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000942:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000944:	f3bf 8f4f 	dsb	sy
}
 8000948:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800094a:	f3bf 8f6f 	isb	sy
}
 800094e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000950:	bf00      	nop
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	e000ed00 	.word	0xe000ed00

08000960 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000960:	b480      	push	{r7}
 8000962:	b085      	sub	sp, #20
 8000964:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000966:	4b1f      	ldr	r3, [pc, #124]	@ (80009e4 <SCB_EnableDCache+0x84>)
 8000968:	2200      	movs	r2, #0
 800096a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800096e:	f3bf 8f4f 	dsb	sy
}
 8000972:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000974:	4b1b      	ldr	r3, [pc, #108]	@ (80009e4 <SCB_EnableDCache+0x84>)
 8000976:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800097a:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	0b5b      	lsrs	r3, r3, #13
 8000980:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000984:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	08db      	lsrs	r3, r3, #3
 800098a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800098e:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000990:	68fb      	ldr	r3, [r7, #12]
 8000992:	015a      	lsls	r2, r3, #5
 8000994:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000998:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800099a:	68ba      	ldr	r2, [r7, #8]
 800099c:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800099e:	4911      	ldr	r1, [pc, #68]	@ (80009e4 <SCB_EnableDCache+0x84>)
 80009a0:	4313      	orrs	r3, r2
 80009a2:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80009a6:	68bb      	ldr	r3, [r7, #8]
 80009a8:	1e5a      	subs	r2, r3, #1
 80009aa:	60ba      	str	r2, [r7, #8]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d1ef      	bne.n	8000990 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	1e5a      	subs	r2, r3, #1
 80009b4:	60fa      	str	r2, [r7, #12]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d1e5      	bne.n	8000986 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80009ba:	f3bf 8f4f 	dsb	sy
}
 80009be:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80009c0:	4b08      	ldr	r3, [pc, #32]	@ (80009e4 <SCB_EnableDCache+0x84>)
 80009c2:	695b      	ldr	r3, [r3, #20]
 80009c4:	4a07      	ldr	r2, [pc, #28]	@ (80009e4 <SCB_EnableDCache+0x84>)
 80009c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80009ca:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80009cc:	f3bf 8f4f 	dsb	sy
}
 80009d0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009d2:	f3bf 8f6f 	isb	sy
}
 80009d6:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80009d8:	bf00      	nop
 80009da:	3714      	adds	r7, #20
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr
 80009e4:	e000ed00 	.word	0xe000ed00

080009e8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* Enable the CPU Cache */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 80009ee:	f7ff ff91 	bl	8000914 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 80009f2:	f7ff ffb5 	bl	8000960 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009f6:	f001 f833 	bl	8001a60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009fa:	f000 f82f 	bl	8000a5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009fe:	f7ff fe0d 	bl	800061c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000a02:	f000 fc73 	bl	80012ec <MX_USART3_UART_Init>
  MX_SPI5_Init();
 8000a06:	f000 f8e5 	bl	8000bd4 <MX_SPI5_Init>
  MX_TIM1_Init();
 8000a0a:	f000 fbbd 	bl	8001188 <MX_TIM1_Init>
  MX_RNG_Init();
 8000a0e:	f000 f899 	bl	8000b44 <MX_RNG_Init>
  /* USER CODE BEGIN 2 */

  ILI9341_Init(); // initial driver setup to drive ili9341
 8000a12:	f000 fe53 	bl	80016bc <ILI9341_Init>
  ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8000a16:	2000      	movs	r0, #0
 8000a18:	f000 fdf2 	bl	8001600 <ILI9341_Set_Rotation>
  ILI9341_Fill_Screen(DARKGREY);
 8000a1c:	f647 30ef 	movw	r0, #31727	@ 0x7bef
 8000a20:	f000 fff8 	bl	8001a14 <ILI9341_Fill_Screen>
//  Display_Screen();

  UIManager_Init(&ui);
 8000a24:	480b      	ldr	r0, [pc, #44]	@ (8000a54 <main+0x6c>)
 8000a26:	f000 fc23 	bl	8001270 <UIManager_Init>
//    {
//      shouldClearScreen = false;
//      Display_Screen();
//    }

	  uint32_t currentTime = HAL_GetTick();
 8000a2a:	f001 f873 	bl	8001b14 <HAL_GetTick>
 8000a2e:	6078      	str	r0, [r7, #4]

      UIManager_Update(&ui, currentTime);
 8000a30:	6879      	ldr	r1, [r7, #4]
 8000a32:	4808      	ldr	r0, [pc, #32]	@ (8000a54 <main+0x6c>)
 8000a34:	f000 fc3e 	bl	80012b4 <UIManager_Update>

      if (currentTime - lastUpdateTime >= 100) {
 8000a38:	4b07      	ldr	r3, [pc, #28]	@ (8000a58 <main+0x70>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	687a      	ldr	r2, [r7, #4]
 8000a3e:	1ad3      	subs	r3, r2, r3
 8000a40:	2b63      	cmp	r3, #99	@ 0x63
 8000a42:	d9f2      	bls.n	8000a2a <main+0x42>
          UIManager_Draw(&ui);
 8000a44:	4803      	ldr	r0, [pc, #12]	@ (8000a54 <main+0x6c>)
 8000a46:	f000 fc44 	bl	80012d2 <UIManager_Draw>
          lastUpdateTime = currentTime;
 8000a4a:	4a03      	ldr	r2, [pc, #12]	@ (8000a58 <main+0x70>)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	6013      	str	r3, [r2, #0]
  {
 8000a50:	e7eb      	b.n	8000a2a <main+0x42>
 8000a52:	bf00      	nop
 8000a54:	20000204 	.word	0x20000204
 8000a58:	2000020c 	.word	0x2000020c

08000a5c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b094      	sub	sp, #80	@ 0x50
 8000a60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a62:	f107 031c 	add.w	r3, r7, #28
 8000a66:	2234      	movs	r2, #52	@ 0x34
 8000a68:	2100      	movs	r1, #0
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f004 fda7 	bl	80055be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a70:	f107 0308 	add.w	r3, r7, #8
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
 8000a78:	605a      	str	r2, [r3, #4]
 8000a7a:	609a      	str	r2, [r3, #8]
 8000a7c:	60da      	str	r2, [r3, #12]
 8000a7e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
   */
  HAL_PWR_EnableBkUpAccess();
 8000a80:	f001 fb74 	bl	800216c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a84:	4b2b      	ldr	r3, [pc, #172]	@ (8000b34 <SystemClock_Config+0xd8>)
 8000a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a88:	4a2a      	ldr	r2, [pc, #168]	@ (8000b34 <SystemClock_Config+0xd8>)
 8000a8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a90:	4b28      	ldr	r3, [pc, #160]	@ (8000b34 <SystemClock_Config+0xd8>)
 8000a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a98:	607b      	str	r3, [r7, #4]
 8000a9a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a9c:	4b26      	ldr	r3, [pc, #152]	@ (8000b38 <SystemClock_Config+0xdc>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a25      	ldr	r2, [pc, #148]	@ (8000b38 <SystemClock_Config+0xdc>)
 8000aa2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000aa6:	6013      	str	r3, [r2, #0]
 8000aa8:	4b23      	ldr	r3, [pc, #140]	@ (8000b38 <SystemClock_Config+0xdc>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ab0:	603b      	str	r3, [r7, #0]
 8000ab2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ab8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000abc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000abe:	2302      	movs	r3, #2
 8000ac0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ac2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000ac6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000ac8:	2304      	movs	r3, #4
 8000aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000acc:	23d8      	movs	r3, #216	@ 0xd8
 8000ace:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8000ad4:	2309      	movs	r3, #9
 8000ad6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ad8:	2302      	movs	r3, #2
 8000ada:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000adc:	f107 031c 	add.w	r3, r7, #28
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f001 fba3 	bl	800222c <HAL_RCC_OscConfig>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000aec:	f000 f826 	bl	8000b3c <Error_Handler>
  }

  /** Activate the Over-Drive mode
   */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000af0:	f001 fb4c 	bl	800218c <HAL_PWREx_EnableOverDrive>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000afa:	f000 f81f 	bl	8000b3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000afe:	230f      	movs	r3, #15
 8000b00:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b02:	2302      	movs	r3, #2
 8000b04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b06:	2300      	movs	r3, #0
 8000b08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b0a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b0e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b14:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000b16:	f107 0308 	add.w	r3, r7, #8
 8000b1a:	2107      	movs	r1, #7
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f001 fe33 	bl	8002788 <HAL_RCC_ClockConfig>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000b28:	f000 f808 	bl	8000b3c <Error_Handler>
  }
}
 8000b2c:	bf00      	nop
 8000b2e:	3750      	adds	r7, #80	@ 0x50
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	40023800 	.word	0x40023800
 8000b38:	40007000 	.word	0x40007000

08000b3c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
 8000b40:	bf00      	nop
 8000b42:	e7fd      	b.n	8000b40 <Error_Handler+0x4>

08000b44 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8000b48:	4b06      	ldr	r3, [pc, #24]	@ (8000b64 <MX_RNG_Init+0x20>)
 8000b4a:	4a07      	ldr	r2, [pc, #28]	@ (8000b68 <MX_RNG_Init+0x24>)
 8000b4c:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000b4e:	4805      	ldr	r0, [pc, #20]	@ (8000b64 <MX_RNG_Init+0x20>)
 8000b50:	f002 fc68 	bl	8003424 <HAL_RNG_Init>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8000b5a:	f7ff ffef 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8000b5e:	bf00      	nop
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	20000210 	.word	0x20000210
 8000b68:	50060800 	.word	0x50060800

08000b6c <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b0a8      	sub	sp, #160	@ 0xa0
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b74:	f107 0310 	add.w	r3, r7, #16
 8000b78:	2290      	movs	r2, #144	@ 0x90
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f004 fd1e 	bl	80055be <memset>
  if(rngHandle->Instance==RNG)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	4a11      	ldr	r2, [pc, #68]	@ (8000bcc <HAL_RNG_MspInit+0x60>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d11b      	bne.n	8000bc4 <HAL_RNG_MspInit+0x58>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000b8c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000b90:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b98:	f107 0310 	add.w	r3, r7, #16
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f002 f819 	bl	8002bd4 <HAL_RCCEx_PeriphCLKConfig>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 8000ba8:	f7ff ffc8 	bl	8000b3c <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000bac:	4b08      	ldr	r3, [pc, #32]	@ (8000bd0 <HAL_RNG_MspInit+0x64>)
 8000bae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bb0:	4a07      	ldr	r2, [pc, #28]	@ (8000bd0 <HAL_RNG_MspInit+0x64>)
 8000bb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bb6:	6353      	str	r3, [r2, #52]	@ 0x34
 8000bb8:	4b05      	ldr	r3, [pc, #20]	@ (8000bd0 <HAL_RNG_MspInit+0x64>)
 8000bba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bc0:	60fb      	str	r3, [r7, #12]
 8000bc2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8000bc4:	bf00      	nop
 8000bc6:	37a0      	adds	r7, #160	@ 0xa0
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	50060800 	.word	0x50060800
 8000bd0:	40023800 	.word	0x40023800

08000bd4 <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8000bd8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c48 <MX_SPI5_Init+0x74>)
 8000bda:	4a1c      	ldr	r2, [pc, #112]	@ (8000c4c <MX_SPI5_Init+0x78>)
 8000bdc:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000bde:	4b1a      	ldr	r3, [pc, #104]	@ (8000c48 <MX_SPI5_Init+0x74>)
 8000be0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000be4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000be6:	4b18      	ldr	r3, [pc, #96]	@ (8000c48 <MX_SPI5_Init+0x74>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bec:	4b16      	ldr	r3, [pc, #88]	@ (8000c48 <MX_SPI5_Init+0x74>)
 8000bee:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000bf2:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bf4:	4b14      	ldr	r3, [pc, #80]	@ (8000c48 <MX_SPI5_Init+0x74>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000bfa:	4b13      	ldr	r3, [pc, #76]	@ (8000c48 <MX_SPI5_Init+0x74>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000c00:	4b11      	ldr	r3, [pc, #68]	@ (8000c48 <MX_SPI5_Init+0x74>)
 8000c02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c06:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c08:	4b0f      	ldr	r3, [pc, #60]	@ (8000c48 <MX_SPI5_Init+0x74>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c48 <MX_SPI5_Init+0x74>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c14:	4b0c      	ldr	r3, [pc, #48]	@ (8000c48 <MX_SPI5_Init+0x74>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c48 <MX_SPI5_Init+0x74>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 7;
 8000c20:	4b09      	ldr	r3, [pc, #36]	@ (8000c48 <MX_SPI5_Init+0x74>)
 8000c22:	2207      	movs	r2, #7
 8000c24:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c26:	4b08      	ldr	r3, [pc, #32]	@ (8000c48 <MX_SPI5_Init+0x74>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000c2c:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <MX_SPI5_Init+0x74>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000c32:	4805      	ldr	r0, [pc, #20]	@ (8000c48 <MX_SPI5_Init+0x74>)
 8000c34:	f002 fc20 	bl	8003478 <HAL_SPI_Init>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_SPI5_Init+0x6e>
  {
    Error_Handler();
 8000c3e:	f7ff ff7d 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	20000220 	.word	0x20000220
 8000c4c:	40015000 	.word	0x40015000

08000c50 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b08a      	sub	sp, #40	@ 0x28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a17      	ldr	r2, [pc, #92]	@ (8000ccc <HAL_SPI_MspInit+0x7c>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d128      	bne.n	8000cc4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8000c72:	4b17      	ldr	r3, [pc, #92]	@ (8000cd0 <HAL_SPI_MspInit+0x80>)
 8000c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c76:	4a16      	ldr	r2, [pc, #88]	@ (8000cd0 <HAL_SPI_MspInit+0x80>)
 8000c78:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000c7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c7e:	4b14      	ldr	r3, [pc, #80]	@ (8000cd0 <HAL_SPI_MspInit+0x80>)
 8000c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c86:	613b      	str	r3, [r7, #16]
 8000c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c8a:	4b11      	ldr	r3, [pc, #68]	@ (8000cd0 <HAL_SPI_MspInit+0x80>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8e:	4a10      	ldr	r2, [pc, #64]	@ (8000cd0 <HAL_SPI_MspInit+0x80>)
 8000c90:	f043 0320 	orr.w	r3, r3, #32
 8000c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c96:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd0 <HAL_SPI_MspInit+0x80>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9a:	f003 0320 	and.w	r3, r3, #32
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000ca2:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000ca6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8000cb4:	2305      	movs	r3, #5
 8000cb6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4805      	ldr	r0, [pc, #20]	@ (8000cd4 <HAL_SPI_MspInit+0x84>)
 8000cc0:	f001 f86a 	bl	8001d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8000cc4:	bf00      	nop
 8000cc6:	3728      	adds	r7, #40	@ 0x28
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40015000 	.word	0x40015000
 8000cd0:	40023800 	.word	0x40023800
 8000cd4:	40021400 	.word	0x40021400

08000cd8 <SpriteAnimator_Init>:
                         const uint16_t** frames,
                         uint8_t frameCount,
                         uint16_t x, uint16_t y,
                         uint16_t w, uint16_t h,
                         uint32_t frameDelay)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	60f8      	str	r0, [r7, #12]
 8000ce0:	60b9      	str	r1, [r7, #8]
 8000ce2:	4611      	mov	r1, r2
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	460b      	mov	r3, r1
 8000ce8:	71fb      	strb	r3, [r7, #7]
 8000cea:	4613      	mov	r3, r2
 8000cec:	80bb      	strh	r3, [r7, #4]
    anim->frames = frames;
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	68ba      	ldr	r2, [r7, #8]
 8000cf2:	601a      	str	r2, [r3, #0]
    anim->frameCount = frameCount;
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	79fa      	ldrb	r2, [r7, #7]
 8000cf8:	711a      	strb	r2, [r3, #4]
    anim->x = x;
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	88ba      	ldrh	r2, [r7, #4]
 8000cfe:	80da      	strh	r2, [r3, #6]
    anim->y = y;
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	8b3a      	ldrh	r2, [r7, #24]
 8000d04:	811a      	strh	r2, [r3, #8]
    anim->w = w;
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	8bba      	ldrh	r2, [r7, #28]
 8000d0a:	815a      	strh	r2, [r3, #10]
    anim->h = h;
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	8c3a      	ldrh	r2, [r7, #32]
 8000d10:	819a      	strh	r2, [r3, #12]
    anim->currentFrame = 0;
 8000d12:	68fb      	ldr	r3, [r7, #12]
 8000d14:	2200      	movs	r2, #0
 8000d16:	715a      	strb	r2, [r3, #5]
    anim->frameDelay = frameDelay;
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d1c:	611a      	str	r2, [r3, #16]
    anim->lastFrameTime = 0;
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	2200      	movs	r2, #0
 8000d22:	615a      	str	r2, [r3, #20]
}
 8000d24:	bf00      	nop
 8000d26:	3714      	adds	r7, #20
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr

08000d30 <SpriteAnimator_Update>:

void SpriteAnimator_Update(SpriteAnimator_t* anim, uint32_t currentTime)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	6039      	str	r1, [r7, #0]
    if (currentTime - anim->lastFrameTime >= anim->frameDelay) {
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	695b      	ldr	r3, [r3, #20]
 8000d3e:	683a      	ldr	r2, [r7, #0]
 8000d40:	1ad2      	subs	r2, r2, r3
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	691b      	ldr	r3, [r3, #16]
 8000d46:	429a      	cmp	r2, r3
 8000d48:	d30f      	bcc.n	8000d6a <SpriteAnimator_Update+0x3a>
        anim->currentFrame = (anim->currentFrame + 1) % anim->frameCount;
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	795b      	ldrb	r3, [r3, #5]
 8000d4e:	3301      	adds	r3, #1
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	7912      	ldrb	r2, [r2, #4]
 8000d54:	fb93 f1f2 	sdiv	r1, r3, r2
 8000d58:	fb01 f202 	mul.w	r2, r1, r2
 8000d5c:	1a9b      	subs	r3, r3, r2
 8000d5e:	b2da      	uxtb	r2, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	715a      	strb	r2, [r3, #5]
        anim->lastFrameTime = currentTime;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	683a      	ldr	r2, [r7, #0]
 8000d68:	615a      	str	r2, [r3, #20]
    }
}
 8000d6a:	bf00      	nop
 8000d6c:	370c      	adds	r7, #12
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr

08000d76 <ILI9341_Draw_PartImage>:

void ILI9341_Draw_PartImage(const uint16_t* image, uint16_t x, uint16_t y, uint16_t w, uint16_t h)
{
 8000d76:	b590      	push	{r4, r7, lr}
 8000d78:	b087      	sub	sp, #28
 8000d7a:	af00      	add	r7, sp, #0
 8000d7c:	60f8      	str	r0, [r7, #12]
 8000d7e:	4608      	mov	r0, r1
 8000d80:	4611      	mov	r1, r2
 8000d82:	461a      	mov	r2, r3
 8000d84:	4603      	mov	r3, r0
 8000d86:	817b      	strh	r3, [r7, #10]
 8000d88:	460b      	mov	r3, r1
 8000d8a:	813b      	strh	r3, [r7, #8]
 8000d8c:	4613      	mov	r3, r2
 8000d8e:	80fb      	strh	r3, [r7, #6]
    ILI9341_Set_Address(x, y, x + w - 1, y + h - 1);
 8000d90:	897a      	ldrh	r2, [r7, #10]
 8000d92:	88fb      	ldrh	r3, [r7, #6]
 8000d94:	4413      	add	r3, r2
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	3b01      	subs	r3, #1
 8000d9a:	b29c      	uxth	r4, r3
 8000d9c:	893a      	ldrh	r2, [r7, #8]
 8000d9e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000da0:	4413      	add	r3, r2
 8000da2:	b29b      	uxth	r3, r3
 8000da4:	3b01      	subs	r3, #1
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	8939      	ldrh	r1, [r7, #8]
 8000daa:	8978      	ldrh	r0, [r7, #10]
 8000dac:	4622      	mov	r2, r4
 8000dae:	f000 fbbd 	bl	800152c <ILI9341_Set_Address>

    ILI9341_Write_Command(0x2C);
 8000db2:	202c      	movs	r0, #44	@ 0x2c
 8000db4:	f000 fb76 	bl	80014a4 <ILI9341_Write_Command>
    for (uint32_t i = 0; i < w * h; i++)
 8000db8:	2300      	movs	r3, #0
 8000dba:	617b      	str	r3, [r7, #20]
 8000dbc:	e016      	b.n	8000dec <ILI9341_Draw_PartImage+0x76>
    {
        ILI9341_Write_Data(image[i] >> 8);
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	005b      	lsls	r3, r3, #1
 8000dc2:	68fa      	ldr	r2, [r7, #12]
 8000dc4:	4413      	add	r3, r2
 8000dc6:	881b      	ldrh	r3, [r3, #0]
 8000dc8:	0a1b      	lsrs	r3, r3, #8
 8000dca:	b29b      	uxth	r3, r3
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f000 fb8a 	bl	80014e8 <ILI9341_Write_Data>
        ILI9341_Write_Data(image[i] & 0xFF);
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	68fa      	ldr	r2, [r7, #12]
 8000dda:	4413      	add	r3, r2
 8000ddc:	881b      	ldrh	r3, [r3, #0]
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	4618      	mov	r0, r3
 8000de2:	f000 fb81 	bl	80014e8 <ILI9341_Write_Data>
    for (uint32_t i = 0; i < w * h; i++)
 8000de6:	697b      	ldr	r3, [r7, #20]
 8000de8:	3301      	adds	r3, #1
 8000dea:	617b      	str	r3, [r7, #20]
 8000dec:	88fb      	ldrh	r3, [r7, #6]
 8000dee:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000df0:	fb02 f303 	mul.w	r3, r2, r3
 8000df4:	461a      	mov	r2, r3
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	4293      	cmp	r3, r2
 8000dfa:	d3e0      	bcc.n	8000dbe <ILI9341_Draw_PartImage+0x48>
    }
}
 8000dfc:	bf00      	nop
 8000dfe:	bf00      	nop
 8000e00:	371c      	adds	r7, #28
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd90      	pop	{r4, r7, pc}

08000e06 <SpriteAnimator_Draw>:

void SpriteAnimator_Draw(SpriteAnimator_t* anim)
{
 8000e06:	b590      	push	{r4, r7, lr}
 8000e08:	b085      	sub	sp, #20
 8000e0a:	af02      	add	r7, sp, #8
 8000e0c:	6078      	str	r0, [r7, #4]
	ILI9341_Draw_PartImage((uint16_t*)anim->frames[anim->currentFrame], anim->x, anim->y, anim->w, anim->h);
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681a      	ldr	r2, [r3, #0]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	795b      	ldrb	r3, [r3, #5]
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	4413      	add	r3, r2
 8000e1a:	6818      	ldr	r0, [r3, #0]
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	88d9      	ldrh	r1, [r3, #6]
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	891a      	ldrh	r2, [r3, #8]
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	895c      	ldrh	r4, [r3, #10]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	899b      	ldrh	r3, [r3, #12]
 8000e2c:	9300      	str	r3, [sp, #0]
 8000e2e:	4623      	mov	r3, r4
 8000e30:	f7ff ffa1 	bl	8000d76 <ILI9341_Draw_PartImage>
}
 8000e34:	bf00      	nop
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd90      	pop	{r4, r7, pc}

08000e3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000e42:	4b0f      	ldr	r3, [pc, #60]	@ (8000e80 <HAL_MspInit+0x44>)
 8000e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e46:	4a0e      	ldr	r2, [pc, #56]	@ (8000e80 <HAL_MspInit+0x44>)
 8000e48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000e80 <HAL_MspInit+0x44>)
 8000e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e56:	607b      	str	r3, [r7, #4]
 8000e58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e5a:	4b09      	ldr	r3, [pc, #36]	@ (8000e80 <HAL_MspInit+0x44>)
 8000e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e5e:	4a08      	ldr	r2, [pc, #32]	@ (8000e80 <HAL_MspInit+0x44>)
 8000e60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e64:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e66:	4b06      	ldr	r3, [pc, #24]	@ (8000e80 <HAL_MspInit+0x44>)
 8000e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e6e:	603b      	str	r3, [r7, #0]
 8000e70:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e72:	bf00      	nop
 8000e74:	370c      	adds	r7, #12
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	40023800 	.word	0x40023800

08000e84 <SysTick_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e88:	f000 fe30 	bl	8001aec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e8c:	bf00      	nop
 8000e8e:	bd80      	pop	{r7, pc}

08000e90 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000e94:	2001      	movs	r0, #1
 8000e96:	f001 f945 	bl	8002124 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  switch(currentState) {
 8000e9a:	4b15      	ldr	r3, [pc, #84]	@ (8000ef0 <EXTI0_IRQHandler+0x60>)
 8000e9c:	781b      	ldrb	r3, [r3, #0]
 8000e9e:	2b05      	cmp	r3, #5
 8000ea0:	d81f      	bhi.n	8000ee2 <EXTI0_IRQHandler+0x52>
 8000ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8000ea8 <EXTI0_IRQHandler+0x18>)
 8000ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ea8:	08000ec1 	.word	0x08000ec1
 8000eac:	08000ee3 	.word	0x08000ee3
 8000eb0:	08000ee3 	.word	0x08000ee3
 8000eb4:	08000ee3 	.word	0x08000ee3
 8000eb8:	08000ee3 	.word	0x08000ee3
 8000ebc:	08000ee3 	.word	0x08000ee3
    case STATE_IDLE_STATUS:
        selectNextState = (selectNextState + 1) % STATE_COUNT;  
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef4 <EXTI0_IRQHandler+0x64>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	1c5a      	adds	r2, r3, #1
 8000ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ef8 <EXTI0_IRQHandler+0x68>)
 8000ec8:	fb83 3102 	smull	r3, r1, r3, r2
 8000ecc:	17d3      	asrs	r3, r2, #31
 8000ece:	1ac9      	subs	r1, r1, r3
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	005b      	lsls	r3, r3, #1
 8000ed4:	440b      	add	r3, r1
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	1ad1      	subs	r1, r2, r3
 8000eda:	b2ca      	uxtb	r2, r1
 8000edc:	4b05      	ldr	r3, [pc, #20]	@ (8000ef4 <EXTI0_IRQHandler+0x64>)
 8000ede:	701a      	strb	r2, [r3, #0]
        break;
 8000ee0:	e000      	b.n	8000ee4 <EXTI0_IRQHandler+0x54>
    case STATE_CLEANUP:
        break;
    case STATE_MEDICINE:
        break;
    default:
        break;
 8000ee2:	bf00      	nop
      }
      shouldClearScreen = true;
 8000ee4:	4b05      	ldr	r3, [pc, #20]	@ (8000efc <EXTI0_IRQHandler+0x6c>)
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI0_IRQn 1 */
}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	20000200 	.word	0x20000200
 8000ef4:	20000202 	.word	0x20000202
 8000ef8:	2aaaaaab 	.word	0x2aaaaaab
 8000efc:	20000201 	.word	0x20000201

08000f00 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8000f04:	2008      	movs	r0, #8
 8000f06:	f001 f90d 	bl	8002124 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */
  currentState = STATE_IDLE_STATUS;
 8000f0a:	4b04      	ldr	r3, [pc, #16]	@ (8000f1c <EXTI3_IRQHandler+0x1c>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	701a      	strb	r2, [r3, #0]
  shouldClearScreen = true;
 8000f10:	4b03      	ldr	r3, [pc, #12]	@ (8000f20 <EXTI3_IRQHandler+0x20>)
 8000f12:	2201      	movs	r2, #1
 8000f14:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI3_IRQn 1 */
}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	20000200 	.word	0x20000200
 8000f20:	20000201 	.word	0x20000201

08000f24 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000f28:	2020      	movs	r0, #32
 8000f2a:	f001 f8fb 	bl	8002124 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  switch(currentState) {
 8000f2e:	4b11      	ldr	r3, [pc, #68]	@ (8000f74 <EXTI9_5_IRQHandler+0x50>)
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	2b05      	cmp	r3, #5
 8000f34:	d813      	bhi.n	8000f5e <EXTI9_5_IRQHandler+0x3a>
 8000f36:	a201      	add	r2, pc, #4	@ (adr r2, 8000f3c <EXTI9_5_IRQHandler+0x18>)
 8000f38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f3c:	08000f55 	.word	0x08000f55
 8000f40:	08000f67 	.word	0x08000f67
 8000f44:	08000f67 	.word	0x08000f67
 8000f48:	08000f67 	.word	0x08000f67
 8000f4c:	08000f67 	.word	0x08000f67
 8000f50:	08000f67 	.word	0x08000f67
    case STATE_IDLE_STATUS:
        currentState = selectNextState;
 8000f54:	4b08      	ldr	r3, [pc, #32]	@ (8000f78 <EXTI9_5_IRQHandler+0x54>)
 8000f56:	781a      	ldrb	r2, [r3, #0]
 8000f58:	4b06      	ldr	r3, [pc, #24]	@ (8000f74 <EXTI9_5_IRQHandler+0x50>)
 8000f5a:	701a      	strb	r2, [r3, #0]
        break;
 8000f5c:	e004      	b.n	8000f68 <EXTI9_5_IRQHandler+0x44>
    case STATE_CLEANUP:
        break;
    case STATE_MEDICINE:
        break;
    default:
        currentState = STATE_IDLE_STATUS;
 8000f5e:	4b05      	ldr	r3, [pc, #20]	@ (8000f74 <EXTI9_5_IRQHandler+0x50>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	701a      	strb	r2, [r3, #0]
        break;
 8000f64:	e000      	b.n	8000f68 <EXTI9_5_IRQHandler+0x44>
        break;
 8000f66:	bf00      	nop
      }
      shouldClearScreen = true;
 8000f68:	4b04      	ldr	r3, [pc, #16]	@ (8000f7c <EXTI9_5_IRQHandler+0x58>)
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000200 	.word	0x20000200
 8000f78:	20000202 	.word	0x20000202
 8000f7c:	20000201 	.word	0x20000201

08000f80 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8000f84:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000f88:	f001 f8cc 	bl	8002124 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f8c:	bf00      	nop
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
	return 1;
 8000f94:	2301      	movs	r3, #1
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <_kill>:

int _kill(int pid, int sig)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000faa:	f004 fb5b 	bl	8005664 <__errno>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2216      	movs	r2, #22
 8000fb2:	601a      	str	r2, [r3, #0]
	return -1;
 8000fb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <_exit>:

void _exit (int status)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f7ff ffe7 	bl	8000fa0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8000fd2:	bf00      	nop
 8000fd4:	e7fd      	b.n	8000fd2 <_exit+0x12>

08000fd6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fd6:	b580      	push	{r7, lr}
 8000fd8:	b086      	sub	sp, #24
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	60f8      	str	r0, [r7, #12]
 8000fde:	60b9      	str	r1, [r7, #8]
 8000fe0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]
 8000fe6:	e00a      	b.n	8000ffe <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000fe8:	f3af 8000 	nop.w
 8000fec:	4601      	mov	r1, r0
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	1c5a      	adds	r2, r3, #1
 8000ff2:	60ba      	str	r2, [r7, #8]
 8000ff4:	b2ca      	uxtb	r2, r1
 8000ff6:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	617b      	str	r3, [r7, #20]
 8000ffe:	697a      	ldr	r2, [r7, #20]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	429a      	cmp	r2, r3
 8001004:	dbf0      	blt.n	8000fe8 <_read+0x12>
	}

return len;
 8001006:	687b      	ldr	r3, [r7, #4]
}
 8001008:	4618      	mov	r0, r3
 800100a:	3718      	adds	r7, #24
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	e009      	b.n	8001036 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	1c5a      	adds	r2, r3, #1
 8001026:	60ba      	str	r2, [r7, #8]
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	4618      	mov	r0, r3
 800102c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	3301      	adds	r3, #1
 8001034:	617b      	str	r3, [r7, #20]
 8001036:	697a      	ldr	r2, [r7, #20]
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	429a      	cmp	r2, r3
 800103c:	dbf1      	blt.n	8001022 <_write+0x12>
	}
	return len;
 800103e:	687b      	ldr	r3, [r7, #4]
}
 8001040:	4618      	mov	r0, r3
 8001042:	3718      	adds	r7, #24
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <_close>:

int _close(int file)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
	return -1;
 8001050:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001054:	4618      	mov	r0, r3
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001070:	605a      	str	r2, [r3, #4]
	return 0;
 8001072:	2300      	movs	r3, #0
}
 8001074:	4618      	mov	r0, r3
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <_isatty>:

int _isatty(int file)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
	return 1;
 8001088:	2301      	movs	r3, #1
}
 800108a:	4618      	mov	r0, r3
 800108c:	370c      	adds	r7, #12
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr

08001096 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001096:	b480      	push	{r7}
 8001098:	b085      	sub	sp, #20
 800109a:	af00      	add	r7, sp, #0
 800109c:	60f8      	str	r0, [r7, #12]
 800109e:	60b9      	str	r1, [r7, #8]
 80010a0:	607a      	str	r2, [r7, #4]
	return 0;
 80010a2:	2300      	movs	r3, #0
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3714      	adds	r7, #20
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010b8:	4a14      	ldr	r2, [pc, #80]	@ (800110c <_sbrk+0x5c>)
 80010ba:	4b15      	ldr	r3, [pc, #84]	@ (8001110 <_sbrk+0x60>)
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010c4:	4b13      	ldr	r3, [pc, #76]	@ (8001114 <_sbrk+0x64>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d102      	bne.n	80010d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010cc:	4b11      	ldr	r3, [pc, #68]	@ (8001114 <_sbrk+0x64>)
 80010ce:	4a12      	ldr	r2, [pc, #72]	@ (8001118 <_sbrk+0x68>)
 80010d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010d2:	4b10      	ldr	r3, [pc, #64]	@ (8001114 <_sbrk+0x64>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4413      	add	r3, r2
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d207      	bcs.n	80010f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010e0:	f004 fac0 	bl	8005664 <__errno>
 80010e4:	4603      	mov	r3, r0
 80010e6:	220c      	movs	r2, #12
 80010e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010ea:	f04f 33ff 	mov.w	r3, #4294967295
 80010ee:	e009      	b.n	8001104 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010f0:	4b08      	ldr	r3, [pc, #32]	@ (8001114 <_sbrk+0x64>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010f6:	4b07      	ldr	r3, [pc, #28]	@ (8001114 <_sbrk+0x64>)
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4413      	add	r3, r2
 80010fe:	4a05      	ldr	r2, [pc, #20]	@ (8001114 <_sbrk+0x64>)
 8001100:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001102:	68fb      	ldr	r3, [r7, #12]
}
 8001104:	4618      	mov	r0, r3
 8001106:	3718      	adds	r7, #24
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	20080000 	.word	0x20080000
 8001110:	00000400 	.word	0x00000400
 8001114:	20000284 	.word	0x20000284
 8001118:	200004c8 	.word	0x200004c8

0800111c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001120:	4b15      	ldr	r3, [pc, #84]	@ (8001178 <SystemInit+0x5c>)
 8001122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001126:	4a14      	ldr	r2, [pc, #80]	@ (8001178 <SystemInit+0x5c>)
 8001128:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800112c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001130:	4b12      	ldr	r3, [pc, #72]	@ (800117c <SystemInit+0x60>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a11      	ldr	r2, [pc, #68]	@ (800117c <SystemInit+0x60>)
 8001136:	f043 0301 	orr.w	r3, r3, #1
 800113a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800113c:	4b0f      	ldr	r3, [pc, #60]	@ (800117c <SystemInit+0x60>)
 800113e:	2200      	movs	r2, #0
 8001140:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001142:	4b0e      	ldr	r3, [pc, #56]	@ (800117c <SystemInit+0x60>)
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	490d      	ldr	r1, [pc, #52]	@ (800117c <SystemInit+0x60>)
 8001148:	4b0d      	ldr	r3, [pc, #52]	@ (8001180 <SystemInit+0x64>)
 800114a:	4013      	ands	r3, r2
 800114c:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800114e:	4b0b      	ldr	r3, [pc, #44]	@ (800117c <SystemInit+0x60>)
 8001150:	4a0c      	ldr	r2, [pc, #48]	@ (8001184 <SystemInit+0x68>)
 8001152:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001154:	4b09      	ldr	r3, [pc, #36]	@ (800117c <SystemInit+0x60>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a08      	ldr	r2, [pc, #32]	@ (800117c <SystemInit+0x60>)
 800115a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800115e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001160:	4b06      	ldr	r3, [pc, #24]	@ (800117c <SystemInit+0x60>)
 8001162:	2200      	movs	r2, #0
 8001164:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001166:	4b04      	ldr	r3, [pc, #16]	@ (8001178 <SystemInit+0x5c>)
 8001168:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800116c:	609a      	str	r2, [r3, #8]
#endif
}
 800116e:	bf00      	nop
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr
 8001178:	e000ed00 	.word	0xe000ed00
 800117c:	40023800 	.word	0x40023800
 8001180:	fef6ffff 	.word	0xfef6ffff
 8001184:	24003010 	.word	0x24003010

08001188 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b088      	sub	sp, #32
 800118c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800118e:	f107 0310 	add.w	r3, r7, #16
 8001192:	2200      	movs	r2, #0
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	605a      	str	r2, [r3, #4]
 8001198:	609a      	str	r2, [r3, #8]
 800119a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800119c:	1d3b      	adds	r3, r7, #4
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	605a      	str	r2, [r3, #4]
 80011a4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011a6:	4b20      	ldr	r3, [pc, #128]	@ (8001228 <MX_TIM1_Init+0xa0>)
 80011a8:	4a20      	ldr	r2, [pc, #128]	@ (800122c <MX_TIM1_Init+0xa4>)
 80011aa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 20000-1;
 80011ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001228 <MX_TIM1_Init+0xa0>)
 80011ae:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80011b2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001228 <MX_TIM1_Init+0xa0>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65536-1;
 80011ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001228 <MX_TIM1_Init+0xa0>)
 80011bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011c0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011c2:	4b19      	ldr	r3, [pc, #100]	@ (8001228 <MX_TIM1_Init+0xa0>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011c8:	4b17      	ldr	r3, [pc, #92]	@ (8001228 <MX_TIM1_Init+0xa0>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011ce:	4b16      	ldr	r3, [pc, #88]	@ (8001228 <MX_TIM1_Init+0xa0>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80011d4:	4814      	ldr	r0, [pc, #80]	@ (8001228 <MX_TIM1_Init+0xa0>)
 80011d6:	f002 fcf9 	bl	8003bcc <HAL_TIM_Base_Init>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 80011e0:	f7ff fcac 	bl	8000b3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011e8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011ea:	f107 0310 	add.w	r3, r7, #16
 80011ee:	4619      	mov	r1, r3
 80011f0:	480d      	ldr	r0, [pc, #52]	@ (8001228 <MX_TIM1_Init+0xa0>)
 80011f2:	f002 fd43 	bl	8003c7c <HAL_TIM_ConfigClockSource>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80011fc:	f7ff fc9e 	bl	8000b3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001200:	2300      	movs	r3, #0
 8001202:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001204:	2300      	movs	r3, #0
 8001206:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001208:	2300      	movs	r3, #0
 800120a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800120c:	1d3b      	adds	r3, r7, #4
 800120e:	4619      	mov	r1, r3
 8001210:	4805      	ldr	r0, [pc, #20]	@ (8001228 <MX_TIM1_Init+0xa0>)
 8001212:	f002 ff3d 	bl	8004090 <HAL_TIMEx_MasterConfigSynchronization>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800121c:	f7ff fc8e 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001220:	bf00      	nop
 8001222:	3720      	adds	r7, #32
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	20000288 	.word	0x20000288
 800122c:	40010000 	.word	0x40010000

08001230 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a0a      	ldr	r2, [pc, #40]	@ (8001268 <HAL_TIM_Base_MspInit+0x38>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d10b      	bne.n	800125a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001242:	4b0a      	ldr	r3, [pc, #40]	@ (800126c <HAL_TIM_Base_MspInit+0x3c>)
 8001244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001246:	4a09      	ldr	r2, [pc, #36]	@ (800126c <HAL_TIM_Base_MspInit+0x3c>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	6453      	str	r3, [r2, #68]	@ 0x44
 800124e:	4b07      	ldr	r3, [pc, #28]	@ (800126c <HAL_TIM_Base_MspInit+0x3c>)
 8001250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800125a:	bf00      	nop
 800125c:	3714      	adds	r7, #20
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
 8001266:	bf00      	nop
 8001268:	40010000 	.word	0x40010000
 800126c:	40023800 	.word	0x40023800

08001270 <UIManager_Init>:
SpriteAnimator_t idleAnim;
SpriteAnimator_t eatAnim;
SpriteAnimator_t playAnim;

void UIManager_Init(UIManager_t* ui)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af04      	add	r7, sp, #16
 8001276:	6078      	str	r0, [r7, #4]
    static const uint16_t* idleFrames[] = { idle1, idle2, idle3 };
//    static const uint16_t* feedFrames[] = { eat1, eat2, eat3 };
//    static const uint16_t* playFrames[] = { play1, play2, play3 };

    SpriteAnimator_Init(&idleAnim, idleFrames, 3, 30, 70, 180, 180, 300);
 8001278:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 800127c:	9303      	str	r3, [sp, #12]
 800127e:	23b4      	movs	r3, #180	@ 0xb4
 8001280:	9302      	str	r3, [sp, #8]
 8001282:	23b4      	movs	r3, #180	@ 0xb4
 8001284:	9301      	str	r3, [sp, #4]
 8001286:	2346      	movs	r3, #70	@ 0x46
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	231e      	movs	r3, #30
 800128c:	2203      	movs	r2, #3
 800128e:	4907      	ldr	r1, [pc, #28]	@ (80012ac <UIManager_Init+0x3c>)
 8001290:	4807      	ldr	r0, [pc, #28]	@ (80012b0 <UIManager_Init+0x40>)
 8001292:	f7ff fd21 	bl	8000cd8 <SpriteAnimator_Init>
//    SpriteAnimator_Init(&eatAnim, feedFrames, 3, 80, 60, 160, 120, 200);
//    SpriteAnimator_Init(&playAnim, playFrames, 3, 80, 60, 160, 120, 250);

    ui->menuState = MENU_MAIN;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	701a      	strb	r2, [r3, #0]
    ui->activeAnim = &idleAnim;
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	4a04      	ldr	r2, [pc, #16]	@ (80012b0 <UIManager_Init+0x40>)
 80012a0:	605a      	str	r2, [r3, #4]
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	20000004 	.word	0x20000004
 80012b0:	200002d4 	.word	0x200002d4

080012b4 <UIManager_Update>:

    ILI9341_Fill_Screen(BLACK);
}

void UIManager_Update(UIManager_t* ui, uint32_t currentTime)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	6039      	str	r1, [r7, #0]
    SpriteAnimator_Update(ui->activeAnim, currentTime);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	6839      	ldr	r1, [r7, #0]
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff fd33 	bl	8000d30 <SpriteAnimator_Update>
}
 80012ca:	bf00      	nop
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <UIManager_Draw>:

void UIManager_Draw(UIManager_t* ui)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	b082      	sub	sp, #8
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
    SpriteAnimator_Draw(ui->activeAnim);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff fd91 	bl	8000e06 <SpriteAnimator_Draw>

    // Optional: Draw UI icons or stats
//    ILI9341_Draw_Text("HP:10", 5, 5, WHITE, 1, BLACK);
//    ILI9341_Draw_Text("Mood:10", 5, 20, WHITE, 1, BLACK);
}
 80012e4:	bf00      	nop
 80012e6:	3708      	adds	r7, #8
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80012f0:	4b14      	ldr	r3, [pc, #80]	@ (8001344 <MX_USART3_UART_Init+0x58>)
 80012f2:	4a15      	ldr	r2, [pc, #84]	@ (8001348 <MX_USART3_UART_Init+0x5c>)
 80012f4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80012f6:	4b13      	ldr	r3, [pc, #76]	@ (8001344 <MX_USART3_UART_Init+0x58>)
 80012f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012fc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012fe:	4b11      	ldr	r3, [pc, #68]	@ (8001344 <MX_USART3_UART_Init+0x58>)
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001304:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <MX_USART3_UART_Init+0x58>)
 8001306:	2200      	movs	r2, #0
 8001308:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800130a:	4b0e      	ldr	r3, [pc, #56]	@ (8001344 <MX_USART3_UART_Init+0x58>)
 800130c:	2200      	movs	r2, #0
 800130e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001310:	4b0c      	ldr	r3, [pc, #48]	@ (8001344 <MX_USART3_UART_Init+0x58>)
 8001312:	220c      	movs	r2, #12
 8001314:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001316:	4b0b      	ldr	r3, [pc, #44]	@ (8001344 <MX_USART3_UART_Init+0x58>)
 8001318:	2200      	movs	r2, #0
 800131a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800131c:	4b09      	ldr	r3, [pc, #36]	@ (8001344 <MX_USART3_UART_Init+0x58>)
 800131e:	2200      	movs	r2, #0
 8001320:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001322:	4b08      	ldr	r3, [pc, #32]	@ (8001344 <MX_USART3_UART_Init+0x58>)
 8001324:	2200      	movs	r2, #0
 8001326:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001328:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <MX_USART3_UART_Init+0x58>)
 800132a:	2200      	movs	r2, #0
 800132c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800132e:	4805      	ldr	r0, [pc, #20]	@ (8001344 <MX_USART3_UART_Init+0x58>)
 8001330:	f002 ff3c 	bl	80041ac <HAL_UART_Init>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800133a:	f7ff fbff 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200002ec 	.word	0x200002ec
 8001348:	40004800 	.word	0x40004800

0800134c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b0ae      	sub	sp, #184	@ 0xb8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001354:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
 8001362:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001364:	f107 0314 	add.w	r3, r7, #20
 8001368:	2290      	movs	r2, #144	@ 0x90
 800136a:	2100      	movs	r1, #0
 800136c:	4618      	mov	r0, r3
 800136e:	f004 f926 	bl	80055be <memset>
  if(uartHandle->Instance==USART3)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a22      	ldr	r2, [pc, #136]	@ (8001400 <HAL_UART_MspInit+0xb4>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d13c      	bne.n	80013f6 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800137c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001380:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001382:	2300      	movs	r3, #0
 8001384:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001386:	f107 0314 	add.w	r3, r7, #20
 800138a:	4618      	mov	r0, r3
 800138c:	f001 fc22 	bl	8002bd4 <HAL_RCCEx_PeriphCLKConfig>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001396:	f7ff fbd1 	bl	8000b3c <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800139a:	4b1a      	ldr	r3, [pc, #104]	@ (8001404 <HAL_UART_MspInit+0xb8>)
 800139c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800139e:	4a19      	ldr	r2, [pc, #100]	@ (8001404 <HAL_UART_MspInit+0xb8>)
 80013a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80013a6:	4b17      	ldr	r3, [pc, #92]	@ (8001404 <HAL_UART_MspInit+0xb8>)
 80013a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013ae:	613b      	str	r3, [r7, #16]
 80013b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013b2:	4b14      	ldr	r3, [pc, #80]	@ (8001404 <HAL_UART_MspInit+0xb8>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b6:	4a13      	ldr	r2, [pc, #76]	@ (8001404 <HAL_UART_MspInit+0xb8>)
 80013b8:	f043 0308 	orr.w	r3, r3, #8
 80013bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013be:	4b11      	ldr	r3, [pc, #68]	@ (8001404 <HAL_UART_MspInit+0xb8>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c2:	f003 0308 	and.w	r3, r3, #8
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80013ca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d2:	2302      	movs	r3, #2
 80013d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013de:	2303      	movs	r3, #3
 80013e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80013e4:	2307      	movs	r3, #7
 80013e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013ea:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80013ee:	4619      	mov	r1, r3
 80013f0:	4805      	ldr	r0, [pc, #20]	@ (8001408 <HAL_UART_MspInit+0xbc>)
 80013f2:	f000 fcd1 	bl	8001d98 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80013f6:	bf00      	nop
 80013f8:	37b8      	adds	r7, #184	@ 0xb8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	40004800 	.word	0x40004800
 8001404:	40023800 	.word	0x40023800
 8001408:	40020c00 	.word	0x40020c00

0800140c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800140c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001444 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001410:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001412:	e003      	b.n	800141c <LoopCopyDataInit>

08001414 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001414:	4b0c      	ldr	r3, [pc, #48]	@ (8001448 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001416:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001418:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800141a:	3104      	adds	r1, #4

0800141c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800141c:	480b      	ldr	r0, [pc, #44]	@ (800144c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800141e:	4b0c      	ldr	r3, [pc, #48]	@ (8001450 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001420:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001422:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001424:	d3f6      	bcc.n	8001414 <CopyDataInit>
  ldr  r2, =_sbss
 8001426:	4a0b      	ldr	r2, [pc, #44]	@ (8001454 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001428:	e002      	b.n	8001430 <LoopFillZerobss>

0800142a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800142a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800142c:	f842 3b04 	str.w	r3, [r2], #4

08001430 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001430:	4b09      	ldr	r3, [pc, #36]	@ (8001458 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001432:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001434:	d3f9      	bcc.n	800142a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001436:	f7ff fe71 	bl	800111c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800143a:	f004 f919 	bl	8005670 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800143e:	f7ff fad3 	bl	80009e8 <main>
  bx  lr    
 8001442:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001444:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8001448:	08036e3c 	.word	0x08036e3c
  ldr  r0, =_sdata
 800144c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001450:	200001e4 	.word	0x200001e4
  ldr  r2, =_sbss
 8001454:	200001e4 	.word	0x200001e4
  ldr  r3, = _ebss
 8001458:	200004c4 	.word	0x200004c4

0800145c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800145c:	e7fe      	b.n	800145c <ADC_IRQHandler>
	...

08001460 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
MX_SPI5_Init();																							//SPI INIT
 8001464:	f7ff fbb6 	bl	8000bd4 <MX_SPI5_Init>
MX_GPIO_Init();																							//GPIO INIT
 8001468:	f7ff f8d8 	bl	800061c <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 800146c:	2200      	movs	r2, #0
 800146e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001472:	4802      	ldr	r0, [pc, #8]	@ (800147c <ILI9341_SPI_Init+0x1c>)
 8001474:	f000 fe3c 	bl	80020f0 <HAL_GPIO_WritePin>
}
 8001478:	bf00      	nop
 800147a:	bd80      	pop	{r7, pc}
 800147c:	40020800 	.word	0x40020800

08001480 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 800148a:	1df9      	adds	r1, r7, #7
 800148c:	2301      	movs	r3, #1
 800148e:	2201      	movs	r2, #1
 8001490:	4803      	ldr	r0, [pc, #12]	@ (80014a0 <ILI9341_SPI_Send+0x20>)
 8001492:	f002 f89c 	bl	80035ce <HAL_SPI_Transmit>
}
 8001496:	bf00      	nop
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	20000220 	.word	0x20000220

080014a4 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80014ae:	2200      	movs	r2, #0
 80014b0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014b4:	480b      	ldr	r0, [pc, #44]	@ (80014e4 <ILI9341_Write_Command+0x40>)
 80014b6:	f000 fe1b 	bl	80020f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80014ba:	2200      	movs	r2, #0
 80014bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014c0:	4808      	ldr	r0, [pc, #32]	@ (80014e4 <ILI9341_Write_Command+0x40>)
 80014c2:	f000 fe15 	bl	80020f0 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff ffd9 	bl	8001480 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80014ce:	2201      	movs	r2, #1
 80014d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014d4:	4803      	ldr	r0, [pc, #12]	@ (80014e4 <ILI9341_Write_Command+0x40>)
 80014d6:	f000 fe0b 	bl	80020f0 <HAL_GPIO_WritePin>
}
 80014da:	bf00      	nop
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40020800 	.word	0x40020800

080014e8 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4603      	mov	r3, r0
 80014f0:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80014f2:	2201      	movs	r2, #1
 80014f4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014f8:	480b      	ldr	r0, [pc, #44]	@ (8001528 <ILI9341_Write_Data+0x40>)
 80014fa:	f000 fdf9 	bl	80020f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80014fe:	2200      	movs	r2, #0
 8001500:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001504:	4808      	ldr	r0, [pc, #32]	@ (8001528 <ILI9341_Write_Data+0x40>)
 8001506:	f000 fdf3 	bl	80020f0 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff ffb7 	bl	8001480 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001512:	2201      	movs	r2, #1
 8001514:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001518:	4803      	ldr	r0, [pc, #12]	@ (8001528 <ILI9341_Write_Data+0x40>)
 800151a:	f000 fde9 	bl	80020f0 <HAL_GPIO_WritePin>
}
 800151e:	bf00      	nop
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	40020800 	.word	0x40020800

0800152c <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 800152c:	b590      	push	{r4, r7, lr}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	4604      	mov	r4, r0
 8001534:	4608      	mov	r0, r1
 8001536:	4611      	mov	r1, r2
 8001538:	461a      	mov	r2, r3
 800153a:	4623      	mov	r3, r4
 800153c:	80fb      	strh	r3, [r7, #6]
 800153e:	4603      	mov	r3, r0
 8001540:	80bb      	strh	r3, [r7, #4]
 8001542:	460b      	mov	r3, r1
 8001544:	807b      	strh	r3, [r7, #2]
 8001546:	4613      	mov	r3, r2
 8001548:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 800154a:	202a      	movs	r0, #42	@ 0x2a
 800154c:	f7ff ffaa 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8001550:	88fb      	ldrh	r3, [r7, #6]
 8001552:	0a1b      	lsrs	r3, r3, #8
 8001554:	b29b      	uxth	r3, r3
 8001556:	b2db      	uxtb	r3, r3
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff ffc5 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 800155e:	88fb      	ldrh	r3, [r7, #6]
 8001560:	b2db      	uxtb	r3, r3
 8001562:	4618      	mov	r0, r3
 8001564:	f7ff ffc0 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8001568:	887b      	ldrh	r3, [r7, #2]
 800156a:	0a1b      	lsrs	r3, r3, #8
 800156c:	b29b      	uxth	r3, r3
 800156e:	b2db      	uxtb	r3, r3
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff ffb9 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8001576:	887b      	ldrh	r3, [r7, #2]
 8001578:	b2db      	uxtb	r3, r3
 800157a:	4618      	mov	r0, r3
 800157c:	f7ff ffb4 	bl	80014e8 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8001580:	202b      	movs	r0, #43	@ 0x2b
 8001582:	f7ff ff8f 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8001586:	88bb      	ldrh	r3, [r7, #4]
 8001588:	0a1b      	lsrs	r3, r3, #8
 800158a:	b29b      	uxth	r3, r3
 800158c:	b2db      	uxtb	r3, r3
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff ffaa 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8001594:	88bb      	ldrh	r3, [r7, #4]
 8001596:	b2db      	uxtb	r3, r3
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff ffa5 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 800159e:	883b      	ldrh	r3, [r7, #0]
 80015a0:	0a1b      	lsrs	r3, r3, #8
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff ff9e 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 80015ac:	883b      	ldrh	r3, [r7, #0]
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff ff99 	bl	80014e8 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 80015b6:	202c      	movs	r0, #44	@ 0x2c
 80015b8:	f7ff ff74 	bl	80014a4 <ILI9341_Write_Command>
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd90      	pop	{r4, r7, pc}

080015c4 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 80015c8:	2200      	movs	r2, #0
 80015ca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015ce:	480b      	ldr	r0, [pc, #44]	@ (80015fc <ILI9341_Reset+0x38>)
 80015d0:	f000 fd8e 	bl	80020f0 <HAL_GPIO_WritePin>
HAL_Delay(200);
 80015d4:	20c8      	movs	r0, #200	@ 0xc8
 80015d6:	f000 faa9 	bl	8001b2c <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80015da:	2200      	movs	r2, #0
 80015dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015e0:	4806      	ldr	r0, [pc, #24]	@ (80015fc <ILI9341_Reset+0x38>)
 80015e2:	f000 fd85 	bl	80020f0 <HAL_GPIO_WritePin>
HAL_Delay(200);
 80015e6:	20c8      	movs	r0, #200	@ 0xc8
 80015e8:	f000 faa0 	bl	8001b2c <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 80015ec:	2201      	movs	r2, #1
 80015ee:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015f2:	4802      	ldr	r0, [pc, #8]	@ (80015fc <ILI9341_Reset+0x38>)
 80015f4:	f000 fd7c 	bl	80020f0 <HAL_GPIO_WritePin>
}
 80015f8:	bf00      	nop
 80015fa:	bd80      	pop	{r7, pc}
 80015fc:	40020800 	.word	0x40020800

08001600 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	4603      	mov	r3, r0
 8001608:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 800160a:	79fb      	ldrb	r3, [r7, #7]
 800160c:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 800160e:	2036      	movs	r0, #54	@ 0x36
 8001610:	f7ff ff48 	bl	80014a4 <ILI9341_Write_Command>
HAL_Delay(1);
 8001614:	2001      	movs	r0, #1
 8001616:	f000 fa89 	bl	8001b2c <HAL_Delay>
	
switch(screen_rotation) 
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	2b03      	cmp	r3, #3
 800161e:	d837      	bhi.n	8001690 <ILI9341_Set_Rotation+0x90>
 8001620:	a201      	add	r2, pc, #4	@ (adr r2, 8001628 <ILI9341_Set_Rotation+0x28>)
 8001622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001626:	bf00      	nop
 8001628:	08001639 	.word	0x08001639
 800162c:	0800164f 	.word	0x0800164f
 8001630:	08001665 	.word	0x08001665
 8001634:	0800167b 	.word	0x0800167b
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8001638:	2048      	movs	r0, #72	@ 0x48
 800163a:	f7ff ff55 	bl	80014e8 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 800163e:	4b17      	ldr	r3, [pc, #92]	@ (800169c <ILI9341_Set_Rotation+0x9c>)
 8001640:	22f0      	movs	r2, #240	@ 0xf0
 8001642:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8001644:	4b16      	ldr	r3, [pc, #88]	@ (80016a0 <ILI9341_Set_Rotation+0xa0>)
 8001646:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800164a:	801a      	strh	r2, [r3, #0]
			break;
 800164c:	e021      	b.n	8001692 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 800164e:	2028      	movs	r0, #40	@ 0x28
 8001650:	f7ff ff4a 	bl	80014e8 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8001654:	4b11      	ldr	r3, [pc, #68]	@ (800169c <ILI9341_Set_Rotation+0x9c>)
 8001656:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800165a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800165c:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <ILI9341_Set_Rotation+0xa0>)
 800165e:	22f0      	movs	r2, #240	@ 0xf0
 8001660:	801a      	strh	r2, [r3, #0]
			break;
 8001662:	e016      	b.n	8001692 <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8001664:	2088      	movs	r0, #136	@ 0x88
 8001666:	f7ff ff3f 	bl	80014e8 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 800166a:	4b0c      	ldr	r3, [pc, #48]	@ (800169c <ILI9341_Set_Rotation+0x9c>)
 800166c:	22f0      	movs	r2, #240	@ 0xf0
 800166e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8001670:	4b0b      	ldr	r3, [pc, #44]	@ (80016a0 <ILI9341_Set_Rotation+0xa0>)
 8001672:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001676:	801a      	strh	r2, [r3, #0]
			break;
 8001678:	e00b      	b.n	8001692 <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 800167a:	20e8      	movs	r0, #232	@ 0xe8
 800167c:	f7ff ff34 	bl	80014e8 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8001680:	4b06      	ldr	r3, [pc, #24]	@ (800169c <ILI9341_Set_Rotation+0x9c>)
 8001682:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001686:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001688:	4b05      	ldr	r3, [pc, #20]	@ (80016a0 <ILI9341_Set_Rotation+0xa0>)
 800168a:	22f0      	movs	r2, #240	@ 0xf0
 800168c:	801a      	strh	r2, [r3, #0]
			break;
 800168e:	e000      	b.n	8001692 <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8001690:	bf00      	nop
	}
}
 8001692:	bf00      	nop
 8001694:	3710      	adds	r7, #16
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20000012 	.word	0x20000012
 80016a0:	20000010 	.word	0x20000010

080016a4 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80016a8:	2201      	movs	r2, #1
 80016aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016ae:	4802      	ldr	r0, [pc, #8]	@ (80016b8 <ILI9341_Enable+0x14>)
 80016b0:	f000 fd1e 	bl	80020f0 <HAL_GPIO_WritePin>
}
 80016b4:	bf00      	nop
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	40020800 	.word	0x40020800

080016bc <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0

ILI9341_Enable();
 80016c0:	f7ff fff0 	bl	80016a4 <ILI9341_Enable>
ILI9341_SPI_Init();
 80016c4:	f7ff fecc 	bl	8001460 <ILI9341_SPI_Init>
ILI9341_Reset();
 80016c8:	f7ff ff7c 	bl	80015c4 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 80016cc:	2001      	movs	r0, #1
 80016ce:	f7ff fee9 	bl	80014a4 <ILI9341_Write_Command>
HAL_Delay(1000);
 80016d2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016d6:	f000 fa29 	bl	8001b2c <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 80016da:	20cb      	movs	r0, #203	@ 0xcb
 80016dc:	f7ff fee2 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 80016e0:	2039      	movs	r0, #57	@ 0x39
 80016e2:	f7ff ff01 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 80016e6:	202c      	movs	r0, #44	@ 0x2c
 80016e8:	f7ff fefe 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 80016ec:	2000      	movs	r0, #0
 80016ee:	f7ff fefb 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 80016f2:	2034      	movs	r0, #52	@ 0x34
 80016f4:	f7ff fef8 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 80016f8:	2002      	movs	r0, #2
 80016fa:	f7ff fef5 	bl	80014e8 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 80016fe:	20cf      	movs	r0, #207	@ 0xcf
 8001700:	f7ff fed0 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001704:	2000      	movs	r0, #0
 8001706:	f7ff feef 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 800170a:	20c1      	movs	r0, #193	@ 0xc1
 800170c:	f7ff feec 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8001710:	2030      	movs	r0, #48	@ 0x30
 8001712:	f7ff fee9 	bl	80014e8 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8001716:	20e8      	movs	r0, #232	@ 0xe8
 8001718:	f7ff fec4 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 800171c:	2085      	movs	r0, #133	@ 0x85
 800171e:	f7ff fee3 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001722:	2000      	movs	r0, #0
 8001724:	f7ff fee0 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8001728:	2078      	movs	r0, #120	@ 0x78
 800172a:	f7ff fedd 	bl	80014e8 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 800172e:	20ea      	movs	r0, #234	@ 0xea
 8001730:	f7ff feb8 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001734:	2000      	movs	r0, #0
 8001736:	f7ff fed7 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 800173a:	2000      	movs	r0, #0
 800173c:	f7ff fed4 	bl	80014e8 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8001740:	20ed      	movs	r0, #237	@ 0xed
 8001742:	f7ff feaf 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8001746:	2064      	movs	r0, #100	@ 0x64
 8001748:	f7ff fece 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 800174c:	2003      	movs	r0, #3
 800174e:	f7ff fecb 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8001752:	2012      	movs	r0, #18
 8001754:	f7ff fec8 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8001758:	2081      	movs	r0, #129	@ 0x81
 800175a:	f7ff fec5 	bl	80014e8 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 800175e:	20f7      	movs	r0, #247	@ 0xf7
 8001760:	f7ff fea0 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8001764:	2020      	movs	r0, #32
 8001766:	f7ff febf 	bl	80014e8 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 800176a:	20c0      	movs	r0, #192	@ 0xc0
 800176c:	f7ff fe9a 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8001770:	2023      	movs	r0, #35	@ 0x23
 8001772:	f7ff feb9 	bl	80014e8 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8001776:	20c1      	movs	r0, #193	@ 0xc1
 8001778:	f7ff fe94 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 800177c:	2010      	movs	r0, #16
 800177e:	f7ff feb3 	bl	80014e8 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8001782:	20c5      	movs	r0, #197	@ 0xc5
 8001784:	f7ff fe8e 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8001788:	203e      	movs	r0, #62	@ 0x3e
 800178a:	f7ff fead 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 800178e:	2028      	movs	r0, #40	@ 0x28
 8001790:	f7ff feaa 	bl	80014e8 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8001794:	20c7      	movs	r0, #199	@ 0xc7
 8001796:	f7ff fe85 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 800179a:	2086      	movs	r0, #134	@ 0x86
 800179c:	f7ff fea4 	bl	80014e8 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 80017a0:	2036      	movs	r0, #54	@ 0x36
 80017a2:	f7ff fe7f 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 80017a6:	2048      	movs	r0, #72	@ 0x48
 80017a8:	f7ff fe9e 	bl	80014e8 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 80017ac:	203a      	movs	r0, #58	@ 0x3a
 80017ae:	f7ff fe79 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 80017b2:	2055      	movs	r0, #85	@ 0x55
 80017b4:	f7ff fe98 	bl	80014e8 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 80017b8:	20b1      	movs	r0, #177	@ 0xb1
 80017ba:	f7ff fe73 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80017be:	2000      	movs	r0, #0
 80017c0:	f7ff fe92 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 80017c4:	2018      	movs	r0, #24
 80017c6:	f7ff fe8f 	bl	80014e8 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 80017ca:	20b6      	movs	r0, #182	@ 0xb6
 80017cc:	f7ff fe6a 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 80017d0:	2008      	movs	r0, #8
 80017d2:	f7ff fe89 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 80017d6:	2082      	movs	r0, #130	@ 0x82
 80017d8:	f7ff fe86 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 80017dc:	2027      	movs	r0, #39	@ 0x27
 80017de:	f7ff fe83 	bl	80014e8 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 80017e2:	20f2      	movs	r0, #242	@ 0xf2
 80017e4:	f7ff fe5e 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 80017e8:	2000      	movs	r0, #0
 80017ea:	f7ff fe7d 	bl	80014e8 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 80017ee:	2026      	movs	r0, #38	@ 0x26
 80017f0:	f7ff fe58 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 80017f4:	2001      	movs	r0, #1
 80017f6:	f7ff fe77 	bl	80014e8 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 80017fa:	20e0      	movs	r0, #224	@ 0xe0
 80017fc:	f7ff fe52 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8001800:	200f      	movs	r0, #15
 8001802:	f7ff fe71 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001806:	2031      	movs	r0, #49	@ 0x31
 8001808:	f7ff fe6e 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 800180c:	202b      	movs	r0, #43	@ 0x2b
 800180e:	f7ff fe6b 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001812:	200c      	movs	r0, #12
 8001814:	f7ff fe68 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001818:	200e      	movs	r0, #14
 800181a:	f7ff fe65 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 800181e:	2008      	movs	r0, #8
 8001820:	f7ff fe62 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8001824:	204e      	movs	r0, #78	@ 0x4e
 8001826:	f7ff fe5f 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 800182a:	20f1      	movs	r0, #241	@ 0xf1
 800182c:	f7ff fe5c 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8001830:	2037      	movs	r0, #55	@ 0x37
 8001832:	f7ff fe59 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001836:	2007      	movs	r0, #7
 8001838:	f7ff fe56 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 800183c:	2010      	movs	r0, #16
 800183e:	f7ff fe53 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001842:	2003      	movs	r0, #3
 8001844:	f7ff fe50 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001848:	200e      	movs	r0, #14
 800184a:	f7ff fe4d 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 800184e:	2009      	movs	r0, #9
 8001850:	f7ff fe4a 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001854:	2000      	movs	r0, #0
 8001856:	f7ff fe47 	bl	80014e8 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 800185a:	20e1      	movs	r0, #225	@ 0xe1
 800185c:	f7ff fe22 	bl	80014a4 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001860:	2000      	movs	r0, #0
 8001862:	f7ff fe41 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001866:	200e      	movs	r0, #14
 8001868:	f7ff fe3e 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 800186c:	2014      	movs	r0, #20
 800186e:	f7ff fe3b 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001872:	2003      	movs	r0, #3
 8001874:	f7ff fe38 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8001878:	2011      	movs	r0, #17
 800187a:	f7ff fe35 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 800187e:	2007      	movs	r0, #7
 8001880:	f7ff fe32 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001884:	2031      	movs	r0, #49	@ 0x31
 8001886:	f7ff fe2f 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 800188a:	20c1      	movs	r0, #193	@ 0xc1
 800188c:	f7ff fe2c 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8001890:	2048      	movs	r0, #72	@ 0x48
 8001892:	f7ff fe29 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001896:	2008      	movs	r0, #8
 8001898:	f7ff fe26 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 800189c:	200f      	movs	r0, #15
 800189e:	f7ff fe23 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 80018a2:	200c      	movs	r0, #12
 80018a4:	f7ff fe20 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 80018a8:	2031      	movs	r0, #49	@ 0x31
 80018aa:	f7ff fe1d 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 80018ae:	2036      	movs	r0, #54	@ 0x36
 80018b0:	f7ff fe1a 	bl	80014e8 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 80018b4:	200f      	movs	r0, #15
 80018b6:	f7ff fe17 	bl	80014e8 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 80018ba:	2011      	movs	r0, #17
 80018bc:	f7ff fdf2 	bl	80014a4 <ILI9341_Write_Command>
HAL_Delay(120);
 80018c0:	2078      	movs	r0, #120	@ 0x78
 80018c2:	f000 f933 	bl	8001b2c <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 80018c6:	2029      	movs	r0, #41	@ 0x29
 80018c8:	f7ff fdec 	bl	80014a4 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 80018cc:	2000      	movs	r0, #0
 80018ce:	f7ff fe97 	bl	8001600 <ILI9341_Set_Rotation>
}
 80018d2:	bf00      	nop
 80018d4:	bd80      	pop	{r7, pc}
	...

080018d8 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 80018d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80018dc:	b08d      	sub	sp, #52	@ 0x34
 80018de:	af00      	add	r7, sp, #0
 80018e0:	4603      	mov	r3, r0
 80018e2:	6039      	str	r1, [r7, #0]
 80018e4:	80fb      	strh	r3, [r7, #6]
 80018e6:	466b      	mov	r3, sp
 80018e8:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 80018ea:	2300      	movs	r3, #0
 80018ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
if((Size*2) < BURST_MAX_SIZE)
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80018f6:	d202      	bcs.n	80018fe <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018fc:	e002      	b.n	8001904 <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 80018fe:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001902:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001904:	2201      	movs	r2, #1
 8001906:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800190a:	4840      	ldr	r0, [pc, #256]	@ (8001a0c <ILI9341_Draw_Colour_Burst+0x134>)
 800190c:	f000 fbf0 	bl	80020f0 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001910:	2200      	movs	r2, #0
 8001912:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001916:	483d      	ldr	r0, [pc, #244]	@ (8001a0c <ILI9341_Draw_Colour_Burst+0x134>)
 8001918:	f000 fbea 	bl	80020f0 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 800191c:	88fb      	ldrh	r3, [r7, #6]
 800191e:	0a1b      	lsrs	r3, r3, #8
 8001920:	b29b      	uxth	r3, r3
 8001922:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
unsigned char burst_buffer[Buffer_Size];
 8001926:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001928:	460b      	mov	r3, r1
 800192a:	3b01      	subs	r3, #1
 800192c:	61fb      	str	r3, [r7, #28]
 800192e:	2300      	movs	r3, #0
 8001930:	4688      	mov	r8, r1
 8001932:	4699      	mov	r9, r3
 8001934:	f04f 0200 	mov.w	r2, #0
 8001938:	f04f 0300 	mov.w	r3, #0
 800193c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001940:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001944:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001948:	2300      	movs	r3, #0
 800194a:	460c      	mov	r4, r1
 800194c:	461d      	mov	r5, r3
 800194e:	f04f 0200 	mov.w	r2, #0
 8001952:	f04f 0300 	mov.w	r3, #0
 8001956:	00eb      	lsls	r3, r5, #3
 8001958:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800195c:	00e2      	lsls	r2, r4, #3
 800195e:	1dcb      	adds	r3, r1, #7
 8001960:	08db      	lsrs	r3, r3, #3
 8001962:	00db      	lsls	r3, r3, #3
 8001964:	ebad 0d03 	sub.w	sp, sp, r3
 8001968:	466b      	mov	r3, sp
 800196a:	3300      	adds	r3, #0
 800196c:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 800196e:	2300      	movs	r3, #0
 8001970:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001972:	e00e      	b.n	8001992 <ILI9341_Draw_Colour_Burst+0xba>
	{
		burst_buffer[j] = 	chifted;
 8001974:	69ba      	ldr	r2, [r7, #24]
 8001976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001978:	4413      	add	r3, r2
 800197a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800197e:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8001980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001982:	3301      	adds	r3, #1
 8001984:	88fa      	ldrh	r2, [r7, #6]
 8001986:	b2d1      	uxtb	r1, r2
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 800198c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800198e:	3302      	adds	r3, #2
 8001990:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001992:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001996:	429a      	cmp	r2, r3
 8001998:	d3ec      	bcc.n	8001974 <ILI9341_Draw_Colour_Burst+0x9c>
	}

uint32_t Sending_Size = Size*2;
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 80019a0:	697a      	ldr	r2, [r7, #20]
 80019a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a8:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 80019aa:	697b      	ldr	r3, [r7, #20]
 80019ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80019ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80019b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80019b4:	fb01 f202 	mul.w	r2, r1, r2
 80019b8:	1a9b      	subs	r3, r3, r2
 80019ba:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d010      	beq.n	80019e4 <ILI9341_Draw_Colour_Burst+0x10c>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 80019c2:	2300      	movs	r3, #0
 80019c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80019c6:	e009      	b.n	80019dc <ILI9341_Draw_Colour_Burst+0x104>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 80019c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	230a      	movs	r3, #10
 80019ce:	69b9      	ldr	r1, [r7, #24]
 80019d0:	480f      	ldr	r0, [pc, #60]	@ (8001a10 <ILI9341_Draw_Colour_Burst+0x138>)
 80019d2:	f001 fdfc 	bl	80035ce <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 80019d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d8:	3301      	adds	r3, #1
 80019da:	627b      	str	r3, [r7, #36]	@ 0x24
 80019dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d3f1      	bcc.n	80019c8 <ILI9341_Draw_Colour_Burst+0xf0>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	b29a      	uxth	r2, r3
 80019e8:	230a      	movs	r3, #10
 80019ea:	69b9      	ldr	r1, [r7, #24]
 80019ec:	4808      	ldr	r0, [pc, #32]	@ (8001a10 <ILI9341_Draw_Colour_Burst+0x138>)
 80019ee:	f001 fdee 	bl	80035ce <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80019f2:	2201      	movs	r2, #1
 80019f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019f8:	4804      	ldr	r0, [pc, #16]	@ (8001a0c <ILI9341_Draw_Colour_Burst+0x134>)
 80019fa:	f000 fb79 	bl	80020f0 <HAL_GPIO_WritePin>
 80019fe:	46b5      	mov	sp, r6
}
 8001a00:	bf00      	nop
 8001a02:	3734      	adds	r7, #52	@ 0x34
 8001a04:	46bd      	mov	sp, r7
 8001a06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40020800 	.word	0x40020800
 8001a10:	20000220 	.word	0x20000220

08001a14 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8001a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a58 <ILI9341_Fill_Screen+0x44>)
 8001a20:	881b      	ldrh	r3, [r3, #0]
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	4b0d      	ldr	r3, [pc, #52]	@ (8001a5c <ILI9341_Fill_Screen+0x48>)
 8001a26:	881b      	ldrh	r3, [r3, #0]
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	2000      	movs	r0, #0
 8001a2e:	f7ff fd7d 	bl	800152c <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 8001a32:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <ILI9341_Fill_Screen+0x44>)
 8001a34:	881b      	ldrh	r3, [r3, #0]
 8001a36:	b29b      	uxth	r3, r3
 8001a38:	461a      	mov	r2, r3
 8001a3a:	4b08      	ldr	r3, [pc, #32]	@ (8001a5c <ILI9341_Fill_Screen+0x48>)
 8001a3c:	881b      	ldrh	r3, [r3, #0]
 8001a3e:	b29b      	uxth	r3, r3
 8001a40:	fb02 f303 	mul.w	r3, r2, r3
 8001a44:	461a      	mov	r2, r3
 8001a46:	88fb      	ldrh	r3, [r7, #6]
 8001a48:	4611      	mov	r1, r2
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff ff44 	bl	80018d8 <ILI9341_Draw_Colour_Burst>
}
 8001a50:	bf00      	nop
 8001a52:	3708      	adds	r7, #8
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	20000012 	.word	0x20000012
 8001a5c:	20000010 	.word	0x20000010

08001a60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a64:	4b08      	ldr	r3, [pc, #32]	@ (8001a88 <HAL_Init+0x28>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a07      	ldr	r2, [pc, #28]	@ (8001a88 <HAL_Init+0x28>)
 8001a6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a70:	2003      	movs	r0, #3
 8001a72:	f000 f94f 	bl	8001d14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a76:	2000      	movs	r0, #0
 8001a78:	f000 f808 	bl	8001a8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a7c:	f7ff f9de 	bl	8000e3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40023c00 	.word	0x40023c00

08001a8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b082      	sub	sp, #8
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a94:	4b12      	ldr	r3, [pc, #72]	@ (8001ae0 <HAL_InitTick+0x54>)
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	4b12      	ldr	r3, [pc, #72]	@ (8001ae4 <HAL_InitTick+0x58>)
 8001a9a:	781b      	ldrb	r3, [r3, #0]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f000 f967 	bl	8001d7e <HAL_SYSTICK_Config>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e00e      	b.n	8001ad8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2b0f      	cmp	r3, #15
 8001abe:	d80a      	bhi.n	8001ad6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	6879      	ldr	r1, [r7, #4]
 8001ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ac8:	f000 f92f 	bl	8001d2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001acc:	4a06      	ldr	r2, [pc, #24]	@ (8001ae8 <HAL_InitTick+0x5c>)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	e000      	b.n	8001ad8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20000000 	.word	0x20000000
 8001ae4:	20000018 	.word	0x20000018
 8001ae8:	20000014 	.word	0x20000014

08001aec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001af0:	4b06      	ldr	r3, [pc, #24]	@ (8001b0c <HAL_IncTick+0x20>)
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	461a      	mov	r2, r3
 8001af6:	4b06      	ldr	r3, [pc, #24]	@ (8001b10 <HAL_IncTick+0x24>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4413      	add	r3, r2
 8001afc:	4a04      	ldr	r2, [pc, #16]	@ (8001b10 <HAL_IncTick+0x24>)
 8001afe:	6013      	str	r3, [r2, #0]
}
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	20000018 	.word	0x20000018
 8001b10:	20000374 	.word	0x20000374

08001b14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  return uwTick;
 8001b18:	4b03      	ldr	r3, [pc, #12]	@ (8001b28 <HAL_GetTick+0x14>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	20000374 	.word	0x20000374

08001b2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b34:	f7ff ffee 	bl	8001b14 <HAL_GetTick>
 8001b38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b44:	d005      	beq.n	8001b52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b46:	4b0a      	ldr	r3, [pc, #40]	@ (8001b70 <HAL_Delay+0x44>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	4413      	add	r3, r2
 8001b50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b52:	bf00      	nop
 8001b54:	f7ff ffde 	bl	8001b14 <HAL_GetTick>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	68fa      	ldr	r2, [r7, #12]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d8f7      	bhi.n	8001b54 <HAL_Delay+0x28>
  {
  }
}
 8001b64:	bf00      	nop
 8001b66:	bf00      	nop
 8001b68:	3710      	adds	r7, #16
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	20000018 	.word	0x20000018

08001b74 <__NVIC_SetPriorityGrouping>:
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f003 0307 	and.w	r3, r3, #7
 8001b82:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b84:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb4 <__NVIC_SetPriorityGrouping+0x40>)
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b8a:	68ba      	ldr	r2, [r7, #8]
 8001b8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b90:	4013      	ands	r3, r2
 8001b92:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b9c:	4b06      	ldr	r3, [pc, #24]	@ (8001bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ba2:	4a04      	ldr	r2, [pc, #16]	@ (8001bb4 <__NVIC_SetPriorityGrouping+0x40>)
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	60d3      	str	r3, [r2, #12]
}
 8001ba8:	bf00      	nop
 8001baa:	3714      	adds	r7, #20
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr
 8001bb4:	e000ed00 	.word	0xe000ed00
 8001bb8:	05fa0000 	.word	0x05fa0000

08001bbc <__NVIC_GetPriorityGrouping>:
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bc0:	4b04      	ldr	r3, [pc, #16]	@ (8001bd4 <__NVIC_GetPriorityGrouping+0x18>)
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	0a1b      	lsrs	r3, r3, #8
 8001bc6:	f003 0307 	and.w	r3, r3, #7
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	e000ed00 	.word	0xe000ed00

08001bd8 <__NVIC_EnableIRQ>:
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	4603      	mov	r3, r0
 8001be0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	db0b      	blt.n	8001c02 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bea:	79fb      	ldrb	r3, [r7, #7]
 8001bec:	f003 021f 	and.w	r2, r3, #31
 8001bf0:	4907      	ldr	r1, [pc, #28]	@ (8001c10 <__NVIC_EnableIRQ+0x38>)
 8001bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bf6:	095b      	lsrs	r3, r3, #5
 8001bf8:	2001      	movs	r0, #1
 8001bfa:	fa00 f202 	lsl.w	r2, r0, r2
 8001bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c02:	bf00      	nop
 8001c04:	370c      	adds	r7, #12
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	e000e100 	.word	0xe000e100

08001c14 <__NVIC_SetPriority>:
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	6039      	str	r1, [r7, #0]
 8001c1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	db0a      	blt.n	8001c3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	b2da      	uxtb	r2, r3
 8001c2c:	490c      	ldr	r1, [pc, #48]	@ (8001c60 <__NVIC_SetPriority+0x4c>)
 8001c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c32:	0112      	lsls	r2, r2, #4
 8001c34:	b2d2      	uxtb	r2, r2
 8001c36:	440b      	add	r3, r1
 8001c38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001c3c:	e00a      	b.n	8001c54 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	b2da      	uxtb	r2, r3
 8001c42:	4908      	ldr	r1, [pc, #32]	@ (8001c64 <__NVIC_SetPriority+0x50>)
 8001c44:	79fb      	ldrb	r3, [r7, #7]
 8001c46:	f003 030f 	and.w	r3, r3, #15
 8001c4a:	3b04      	subs	r3, #4
 8001c4c:	0112      	lsls	r2, r2, #4
 8001c4e:	b2d2      	uxtb	r2, r2
 8001c50:	440b      	add	r3, r1
 8001c52:	761a      	strb	r2, [r3, #24]
}
 8001c54:	bf00      	nop
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr
 8001c60:	e000e100 	.word	0xe000e100
 8001c64:	e000ed00 	.word	0xe000ed00

08001c68 <NVIC_EncodePriority>:
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b089      	sub	sp, #36	@ 0x24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	f003 0307 	and.w	r3, r3, #7
 8001c7a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c7c:	69fb      	ldr	r3, [r7, #28]
 8001c7e:	f1c3 0307 	rsb	r3, r3, #7
 8001c82:	2b04      	cmp	r3, #4
 8001c84:	bf28      	it	cs
 8001c86:	2304      	movcs	r3, #4
 8001c88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	3304      	adds	r3, #4
 8001c8e:	2b06      	cmp	r3, #6
 8001c90:	d902      	bls.n	8001c98 <NVIC_EncodePriority+0x30>
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	3b03      	subs	r3, #3
 8001c96:	e000      	b.n	8001c9a <NVIC_EncodePriority+0x32>
 8001c98:	2300      	movs	r3, #0
 8001c9a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001ca0:	69bb      	ldr	r3, [r7, #24]
 8001ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca6:	43da      	mvns	r2, r3
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	401a      	ands	r2, r3
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cba:	43d9      	mvns	r1, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc0:	4313      	orrs	r3, r2
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3724      	adds	r7, #36	@ 0x24
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
	...

08001cd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ce0:	d301      	bcc.n	8001ce6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e00f      	b.n	8001d06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8001d10 <SysTick_Config+0x40>)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	3b01      	subs	r3, #1
 8001cec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cee:	210f      	movs	r1, #15
 8001cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cf4:	f7ff ff8e 	bl	8001c14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cf8:	4b05      	ldr	r3, [pc, #20]	@ (8001d10 <SysTick_Config+0x40>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cfe:	4b04      	ldr	r3, [pc, #16]	@ (8001d10 <SysTick_Config+0x40>)
 8001d00:	2207      	movs	r2, #7
 8001d02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d04:	2300      	movs	r3, #0
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	e000e010 	.word	0xe000e010

08001d14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f7ff ff29 	bl	8001b74 <__NVIC_SetPriorityGrouping>
}
 8001d22:	bf00      	nop
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d2a:	b580      	push	{r7, lr}
 8001d2c:	b086      	sub	sp, #24
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	4603      	mov	r3, r0
 8001d32:	60b9      	str	r1, [r7, #8]
 8001d34:	607a      	str	r2, [r7, #4]
 8001d36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d3c:	f7ff ff3e 	bl	8001bbc <__NVIC_GetPriorityGrouping>
 8001d40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	68b9      	ldr	r1, [r7, #8]
 8001d46:	6978      	ldr	r0, [r7, #20]
 8001d48:	f7ff ff8e 	bl	8001c68 <NVIC_EncodePriority>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d52:	4611      	mov	r1, r2
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff ff5d 	bl	8001c14 <__NVIC_SetPriority>
}
 8001d5a:	bf00      	nop
 8001d5c:	3718      	adds	r7, #24
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b082      	sub	sp, #8
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	4603      	mov	r3, r0
 8001d6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff ff31 	bl	8001bd8 <__NVIC_EnableIRQ>
}
 8001d76:	bf00      	nop
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	b082      	sub	sp, #8
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f7ff ffa2 	bl	8001cd0 <SysTick_Config>
 8001d8c:	4603      	mov	r3, r0
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
	...

08001d98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b089      	sub	sp, #36	@ 0x24
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001da2:	2300      	movs	r3, #0
 8001da4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001da6:	2300      	movs	r3, #0
 8001da8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001daa:	2300      	movs	r3, #0
 8001dac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001dae:	2300      	movs	r3, #0
 8001db0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001db2:	2300      	movs	r3, #0
 8001db4:	61fb      	str	r3, [r7, #28]
 8001db6:	e175      	b.n	80020a4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001db8:	2201      	movs	r2, #1
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	697a      	ldr	r2, [r7, #20]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001dcc:	693a      	ldr	r2, [r7, #16]
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	f040 8164 	bne.w	800209e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f003 0303 	and.w	r3, r3, #3
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d005      	beq.n	8001dee <HAL_GPIO_Init+0x56>
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f003 0303 	and.w	r3, r3, #3
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d130      	bne.n	8001e50 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	2203      	movs	r2, #3
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	43db      	mvns	r3, r3
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	4013      	ands	r3, r2
 8001e04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	68da      	ldr	r2, [r3, #12]
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	005b      	lsls	r3, r3, #1
 8001e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e12:	69ba      	ldr	r2, [r7, #24]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	69ba      	ldr	r2, [r7, #24]
 8001e1c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e24:	2201      	movs	r2, #1
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	69ba      	ldr	r2, [r7, #24]
 8001e30:	4013      	ands	r3, r2
 8001e32:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	091b      	lsrs	r3, r3, #4
 8001e3a:	f003 0201 	and.w	r2, r3, #1
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	fa02 f303 	lsl.w	r3, r2, r3
 8001e44:	69ba      	ldr	r2, [r7, #24]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	69ba      	ldr	r2, [r7, #24]
 8001e4e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f003 0303 	and.w	r3, r3, #3
 8001e58:	2b03      	cmp	r3, #3
 8001e5a:	d017      	beq.n	8001e8c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001e62:	69fb      	ldr	r3, [r7, #28]
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	2203      	movs	r2, #3
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	69ba      	ldr	r2, [r7, #24]
 8001e70:	4013      	ands	r3, r2
 8001e72:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	689a      	ldr	r2, [r3, #8]
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	69ba      	ldr	r2, [r7, #24]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f003 0303 	and.w	r3, r3, #3
 8001e94:	2b02      	cmp	r3, #2
 8001e96:	d123      	bne.n	8001ee0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001e98:	69fb      	ldr	r3, [r7, #28]
 8001e9a:	08da      	lsrs	r2, r3, #3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	3208      	adds	r2, #8
 8001ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ea4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	f003 0307 	and.w	r3, r3, #7
 8001eac:	009b      	lsls	r3, r3, #2
 8001eae:	220f      	movs	r2, #15
 8001eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb4:	43db      	mvns	r3, r3
 8001eb6:	69ba      	ldr	r2, [r7, #24]
 8001eb8:	4013      	ands	r3, r2
 8001eba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	691a      	ldr	r2, [r3, #16]
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	f003 0307 	and.w	r3, r3, #7
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ecc:	69ba      	ldr	r2, [r7, #24]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	08da      	lsrs	r2, r3, #3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	3208      	adds	r2, #8
 8001eda:	69b9      	ldr	r1, [r7, #24]
 8001edc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	2203      	movs	r2, #3
 8001eec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef0:	43db      	mvns	r3, r3
 8001ef2:	69ba      	ldr	r2, [r7, #24]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f003 0203 	and.w	r2, r3, #3
 8001f00:	69fb      	ldr	r3, [r7, #28]
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	fa02 f303 	lsl.w	r3, r2, r3
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	f000 80be 	beq.w	800209e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f22:	4b66      	ldr	r3, [pc, #408]	@ (80020bc <HAL_GPIO_Init+0x324>)
 8001f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f26:	4a65      	ldr	r2, [pc, #404]	@ (80020bc <HAL_GPIO_Init+0x324>)
 8001f28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f2e:	4b63      	ldr	r3, [pc, #396]	@ (80020bc <HAL_GPIO_Init+0x324>)
 8001f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001f3a:	4a61      	ldr	r2, [pc, #388]	@ (80020c0 <HAL_GPIO_Init+0x328>)
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	089b      	lsrs	r3, r3, #2
 8001f40:	3302      	adds	r3, #2
 8001f42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f46:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001f48:	69fb      	ldr	r3, [r7, #28]
 8001f4a:	f003 0303 	and.w	r3, r3, #3
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	220f      	movs	r2, #15
 8001f52:	fa02 f303 	lsl.w	r3, r2, r3
 8001f56:	43db      	mvns	r3, r3
 8001f58:	69ba      	ldr	r2, [r7, #24]
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a58      	ldr	r2, [pc, #352]	@ (80020c4 <HAL_GPIO_Init+0x32c>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d037      	beq.n	8001fd6 <HAL_GPIO_Init+0x23e>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4a57      	ldr	r2, [pc, #348]	@ (80020c8 <HAL_GPIO_Init+0x330>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d031      	beq.n	8001fd2 <HAL_GPIO_Init+0x23a>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a56      	ldr	r2, [pc, #344]	@ (80020cc <HAL_GPIO_Init+0x334>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d02b      	beq.n	8001fce <HAL_GPIO_Init+0x236>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4a55      	ldr	r2, [pc, #340]	@ (80020d0 <HAL_GPIO_Init+0x338>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d025      	beq.n	8001fca <HAL_GPIO_Init+0x232>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a54      	ldr	r2, [pc, #336]	@ (80020d4 <HAL_GPIO_Init+0x33c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d01f      	beq.n	8001fc6 <HAL_GPIO_Init+0x22e>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4a53      	ldr	r2, [pc, #332]	@ (80020d8 <HAL_GPIO_Init+0x340>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d019      	beq.n	8001fc2 <HAL_GPIO_Init+0x22a>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a52      	ldr	r2, [pc, #328]	@ (80020dc <HAL_GPIO_Init+0x344>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d013      	beq.n	8001fbe <HAL_GPIO_Init+0x226>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	4a51      	ldr	r2, [pc, #324]	@ (80020e0 <HAL_GPIO_Init+0x348>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d00d      	beq.n	8001fba <HAL_GPIO_Init+0x222>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4a50      	ldr	r2, [pc, #320]	@ (80020e4 <HAL_GPIO_Init+0x34c>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d007      	beq.n	8001fb6 <HAL_GPIO_Init+0x21e>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	4a4f      	ldr	r2, [pc, #316]	@ (80020e8 <HAL_GPIO_Init+0x350>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d101      	bne.n	8001fb2 <HAL_GPIO_Init+0x21a>
 8001fae:	2309      	movs	r3, #9
 8001fb0:	e012      	b.n	8001fd8 <HAL_GPIO_Init+0x240>
 8001fb2:	230a      	movs	r3, #10
 8001fb4:	e010      	b.n	8001fd8 <HAL_GPIO_Init+0x240>
 8001fb6:	2308      	movs	r3, #8
 8001fb8:	e00e      	b.n	8001fd8 <HAL_GPIO_Init+0x240>
 8001fba:	2307      	movs	r3, #7
 8001fbc:	e00c      	b.n	8001fd8 <HAL_GPIO_Init+0x240>
 8001fbe:	2306      	movs	r3, #6
 8001fc0:	e00a      	b.n	8001fd8 <HAL_GPIO_Init+0x240>
 8001fc2:	2305      	movs	r3, #5
 8001fc4:	e008      	b.n	8001fd8 <HAL_GPIO_Init+0x240>
 8001fc6:	2304      	movs	r3, #4
 8001fc8:	e006      	b.n	8001fd8 <HAL_GPIO_Init+0x240>
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e004      	b.n	8001fd8 <HAL_GPIO_Init+0x240>
 8001fce:	2302      	movs	r3, #2
 8001fd0:	e002      	b.n	8001fd8 <HAL_GPIO_Init+0x240>
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e000      	b.n	8001fd8 <HAL_GPIO_Init+0x240>
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	69fa      	ldr	r2, [r7, #28]
 8001fda:	f002 0203 	and.w	r2, r2, #3
 8001fde:	0092      	lsls	r2, r2, #2
 8001fe0:	4093      	lsls	r3, r2
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001fe8:	4935      	ldr	r1, [pc, #212]	@ (80020c0 <HAL_GPIO_Init+0x328>)
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	089b      	lsrs	r3, r3, #2
 8001fee:	3302      	adds	r3, #2
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ff6:	4b3d      	ldr	r3, [pc, #244]	@ (80020ec <HAL_GPIO_Init+0x354>)
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	43db      	mvns	r3, r3
 8002000:	69ba      	ldr	r2, [r7, #24]
 8002002:	4013      	ands	r3, r2
 8002004:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d003      	beq.n	800201a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	4313      	orrs	r3, r2
 8002018:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800201a:	4a34      	ldr	r2, [pc, #208]	@ (80020ec <HAL_GPIO_Init+0x354>)
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002020:	4b32      	ldr	r3, [pc, #200]	@ (80020ec <HAL_GPIO_Init+0x354>)
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	43db      	mvns	r3, r3
 800202a:	69ba      	ldr	r2, [r7, #24]
 800202c:	4013      	ands	r3, r2
 800202e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002038:	2b00      	cmp	r3, #0
 800203a:	d003      	beq.n	8002044 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800203c:	69ba      	ldr	r2, [r7, #24]
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	4313      	orrs	r3, r2
 8002042:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002044:	4a29      	ldr	r2, [pc, #164]	@ (80020ec <HAL_GPIO_Init+0x354>)
 8002046:	69bb      	ldr	r3, [r7, #24]
 8002048:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800204a:	4b28      	ldr	r3, [pc, #160]	@ (80020ec <HAL_GPIO_Init+0x354>)
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	43db      	mvns	r3, r3
 8002054:	69ba      	ldr	r2, [r7, #24]
 8002056:	4013      	ands	r3, r2
 8002058:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002062:	2b00      	cmp	r3, #0
 8002064:	d003      	beq.n	800206e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002066:	69ba      	ldr	r2, [r7, #24]
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	4313      	orrs	r3, r2
 800206c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800206e:	4a1f      	ldr	r2, [pc, #124]	@ (80020ec <HAL_GPIO_Init+0x354>)
 8002070:	69bb      	ldr	r3, [r7, #24]
 8002072:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002074:	4b1d      	ldr	r3, [pc, #116]	@ (80020ec <HAL_GPIO_Init+0x354>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	43db      	mvns	r3, r3
 800207e:	69ba      	ldr	r2, [r7, #24]
 8002080:	4013      	ands	r3, r2
 8002082:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800208c:	2b00      	cmp	r3, #0
 800208e:	d003      	beq.n	8002098 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002090:	69ba      	ldr	r2, [r7, #24]
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	4313      	orrs	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002098:	4a14      	ldr	r2, [pc, #80]	@ (80020ec <HAL_GPIO_Init+0x354>)
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	3301      	adds	r3, #1
 80020a2:	61fb      	str	r3, [r7, #28]
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	2b0f      	cmp	r3, #15
 80020a8:	f67f ae86 	bls.w	8001db8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80020ac:	bf00      	nop
 80020ae:	bf00      	nop
 80020b0:	3724      	adds	r7, #36	@ 0x24
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	40023800 	.word	0x40023800
 80020c0:	40013800 	.word	0x40013800
 80020c4:	40020000 	.word	0x40020000
 80020c8:	40020400 	.word	0x40020400
 80020cc:	40020800 	.word	0x40020800
 80020d0:	40020c00 	.word	0x40020c00
 80020d4:	40021000 	.word	0x40021000
 80020d8:	40021400 	.word	0x40021400
 80020dc:	40021800 	.word	0x40021800
 80020e0:	40021c00 	.word	0x40021c00
 80020e4:	40022000 	.word	0x40022000
 80020e8:	40022400 	.word	0x40022400
 80020ec:	40013c00 	.word	0x40013c00

080020f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	460b      	mov	r3, r1
 80020fa:	807b      	strh	r3, [r7, #2]
 80020fc:	4613      	mov	r3, r2
 80020fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002100:	787b      	ldrb	r3, [r7, #1]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d003      	beq.n	800210e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002106:	887a      	ldrh	r2, [r7, #2]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800210c:	e003      	b.n	8002116 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800210e:	887b      	ldrh	r3, [r7, #2]
 8002110:	041a      	lsls	r2, r3, #16
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	619a      	str	r2, [r3, #24]
}
 8002116:	bf00      	nop
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
	...

08002124 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	4603      	mov	r3, r0
 800212c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800212e:	4b08      	ldr	r3, [pc, #32]	@ (8002150 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002130:	695a      	ldr	r2, [r3, #20]
 8002132:	88fb      	ldrh	r3, [r7, #6]
 8002134:	4013      	ands	r3, r2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d006      	beq.n	8002148 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800213a:	4a05      	ldr	r2, [pc, #20]	@ (8002150 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800213c:	88fb      	ldrh	r3, [r7, #6]
 800213e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002140:	88fb      	ldrh	r3, [r7, #6]
 8002142:	4618      	mov	r0, r3
 8002144:	f000 f806 	bl	8002154 <HAL_GPIO_EXTI_Callback>
  }
}
 8002148:	bf00      	nop
 800214a:	3708      	adds	r7, #8
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	40013c00 	.word	0x40013c00

08002154 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
	...

0800216c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002170:	4b05      	ldr	r3, [pc, #20]	@ (8002188 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a04      	ldr	r2, [pc, #16]	@ (8002188 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002176:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800217a:	6013      	str	r3, [r2, #0]
}
 800217c:	bf00      	nop
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	40007000 	.word	0x40007000

0800218c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002192:	2300      	movs	r3, #0
 8002194:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002196:	4b23      	ldr	r3, [pc, #140]	@ (8002224 <HAL_PWREx_EnableOverDrive+0x98>)
 8002198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219a:	4a22      	ldr	r2, [pc, #136]	@ (8002224 <HAL_PWREx_EnableOverDrive+0x98>)
 800219c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021a2:	4b20      	ldr	r3, [pc, #128]	@ (8002224 <HAL_PWREx_EnableOverDrive+0x98>)
 80021a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021aa:	603b      	str	r3, [r7, #0]
 80021ac:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80021ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002228 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a1d      	ldr	r2, [pc, #116]	@ (8002228 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021b8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021ba:	f7ff fcab 	bl	8001b14 <HAL_GetTick>
 80021be:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80021c0:	e009      	b.n	80021d6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80021c2:	f7ff fca7 	bl	8001b14 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80021d0:	d901      	bls.n	80021d6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e022      	b.n	800221c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80021d6:	4b14      	ldr	r3, [pc, #80]	@ (8002228 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021e2:	d1ee      	bne.n	80021c2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80021e4:	4b10      	ldr	r3, [pc, #64]	@ (8002228 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a0f      	ldr	r2, [pc, #60]	@ (8002228 <HAL_PWREx_EnableOverDrive+0x9c>)
 80021ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021ee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021f0:	f7ff fc90 	bl	8001b14 <HAL_GetTick>
 80021f4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80021f6:	e009      	b.n	800220c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80021f8:	f7ff fc8c 	bl	8001b14 <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002206:	d901      	bls.n	800220c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e007      	b.n	800221c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800220c:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <HAL_PWREx_EnableOverDrive+0x9c>)
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002214:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002218:	d1ee      	bne.n	80021f8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800221a:	2300      	movs	r3, #0
}
 800221c:	4618      	mov	r0, r3
 800221e:	3708      	adds	r7, #8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40023800 	.word	0x40023800
 8002228:	40007000 	.word	0x40007000

0800222c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b086      	sub	sp, #24
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002234:	2300      	movs	r3, #0
 8002236:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d101      	bne.n	8002242 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e29b      	b.n	800277a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0301 	and.w	r3, r3, #1
 800224a:	2b00      	cmp	r3, #0
 800224c:	f000 8087 	beq.w	800235e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002250:	4b96      	ldr	r3, [pc, #600]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f003 030c 	and.w	r3, r3, #12
 8002258:	2b04      	cmp	r3, #4
 800225a:	d00c      	beq.n	8002276 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800225c:	4b93      	ldr	r3, [pc, #588]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f003 030c 	and.w	r3, r3, #12
 8002264:	2b08      	cmp	r3, #8
 8002266:	d112      	bne.n	800228e <HAL_RCC_OscConfig+0x62>
 8002268:	4b90      	ldr	r3, [pc, #576]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002270:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002274:	d10b      	bne.n	800228e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002276:	4b8d      	ldr	r3, [pc, #564]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800227e:	2b00      	cmp	r3, #0
 8002280:	d06c      	beq.n	800235c <HAL_RCC_OscConfig+0x130>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d168      	bne.n	800235c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e275      	b.n	800277a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002296:	d106      	bne.n	80022a6 <HAL_RCC_OscConfig+0x7a>
 8002298:	4b84      	ldr	r3, [pc, #528]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a83      	ldr	r2, [pc, #524]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 800229e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022a2:	6013      	str	r3, [r2, #0]
 80022a4:	e02e      	b.n	8002304 <HAL_RCC_OscConfig+0xd8>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d10c      	bne.n	80022c8 <HAL_RCC_OscConfig+0x9c>
 80022ae:	4b7f      	ldr	r3, [pc, #508]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a7e      	ldr	r2, [pc, #504]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80022b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022b8:	6013      	str	r3, [r2, #0]
 80022ba:	4b7c      	ldr	r3, [pc, #496]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a7b      	ldr	r2, [pc, #492]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80022c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022c4:	6013      	str	r3, [r2, #0]
 80022c6:	e01d      	b.n	8002304 <HAL_RCC_OscConfig+0xd8>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022d0:	d10c      	bne.n	80022ec <HAL_RCC_OscConfig+0xc0>
 80022d2:	4b76      	ldr	r3, [pc, #472]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a75      	ldr	r2, [pc, #468]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80022d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022dc:	6013      	str	r3, [r2, #0]
 80022de:	4b73      	ldr	r3, [pc, #460]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a72      	ldr	r2, [pc, #456]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80022e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022e8:	6013      	str	r3, [r2, #0]
 80022ea:	e00b      	b.n	8002304 <HAL_RCC_OscConfig+0xd8>
 80022ec:	4b6f      	ldr	r3, [pc, #444]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a6e      	ldr	r2, [pc, #440]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80022f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022f6:	6013      	str	r3, [r2, #0]
 80022f8:	4b6c      	ldr	r3, [pc, #432]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a6b      	ldr	r2, [pc, #428]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80022fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002302:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d013      	beq.n	8002334 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230c:	f7ff fc02 	bl	8001b14 <HAL_GetTick>
 8002310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002312:	e008      	b.n	8002326 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002314:	f7ff fbfe 	bl	8001b14 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b64      	cmp	r3, #100	@ 0x64
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e229      	b.n	800277a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002326:	4b61      	ldr	r3, [pc, #388]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d0f0      	beq.n	8002314 <HAL_RCC_OscConfig+0xe8>
 8002332:	e014      	b.n	800235e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002334:	f7ff fbee 	bl	8001b14 <HAL_GetTick>
 8002338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800233a:	e008      	b.n	800234e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800233c:	f7ff fbea 	bl	8001b14 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	693b      	ldr	r3, [r7, #16]
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	2b64      	cmp	r3, #100	@ 0x64
 8002348:	d901      	bls.n	800234e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800234a:	2303      	movs	r3, #3
 800234c:	e215      	b.n	800277a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800234e:	4b57      	ldr	r3, [pc, #348]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d1f0      	bne.n	800233c <HAL_RCC_OscConfig+0x110>
 800235a:	e000      	b.n	800235e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800235c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0302 	and.w	r3, r3, #2
 8002366:	2b00      	cmp	r3, #0
 8002368:	d069      	beq.n	800243e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800236a:	4b50      	ldr	r3, [pc, #320]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f003 030c 	and.w	r3, r3, #12
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00b      	beq.n	800238e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002376:	4b4d      	ldr	r3, [pc, #308]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	f003 030c 	and.w	r3, r3, #12
 800237e:	2b08      	cmp	r3, #8
 8002380:	d11c      	bne.n	80023bc <HAL_RCC_OscConfig+0x190>
 8002382:	4b4a      	ldr	r3, [pc, #296]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d116      	bne.n	80023bc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800238e:	4b47      	ldr	r3, [pc, #284]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0302 	and.w	r3, r3, #2
 8002396:	2b00      	cmp	r3, #0
 8002398:	d005      	beq.n	80023a6 <HAL_RCC_OscConfig+0x17a>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d001      	beq.n	80023a6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e1e9      	b.n	800277a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023a6:	4b41      	ldr	r3, [pc, #260]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	00db      	lsls	r3, r3, #3
 80023b4:	493d      	ldr	r1, [pc, #244]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ba:	e040      	b.n	800243e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	68db      	ldr	r3, [r3, #12]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d023      	beq.n	800240c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023c4:	4b39      	ldr	r3, [pc, #228]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a38      	ldr	r2, [pc, #224]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80023ca:	f043 0301 	orr.w	r3, r3, #1
 80023ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023d0:	f7ff fba0 	bl	8001b14 <HAL_GetTick>
 80023d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023d6:	e008      	b.n	80023ea <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023d8:	f7ff fb9c 	bl	8001b14 <HAL_GetTick>
 80023dc:	4602      	mov	r2, r0
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d901      	bls.n	80023ea <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	e1c7      	b.n	800277a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ea:	4b30      	ldr	r3, [pc, #192]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d0f0      	beq.n	80023d8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023f6:	4b2d      	ldr	r3, [pc, #180]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	691b      	ldr	r3, [r3, #16]
 8002402:	00db      	lsls	r3, r3, #3
 8002404:	4929      	ldr	r1, [pc, #164]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 8002406:	4313      	orrs	r3, r2
 8002408:	600b      	str	r3, [r1, #0]
 800240a:	e018      	b.n	800243e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800240c:	4b27      	ldr	r3, [pc, #156]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a26      	ldr	r2, [pc, #152]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 8002412:	f023 0301 	bic.w	r3, r3, #1
 8002416:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002418:	f7ff fb7c 	bl	8001b14 <HAL_GetTick>
 800241c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800241e:	e008      	b.n	8002432 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002420:	f7ff fb78 	bl	8001b14 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	2b02      	cmp	r3, #2
 800242c:	d901      	bls.n	8002432 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e1a3      	b.n	800277a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002432:	4b1e      	ldr	r3, [pc, #120]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f003 0302 	and.w	r3, r3, #2
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1f0      	bne.n	8002420 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0308 	and.w	r3, r3, #8
 8002446:	2b00      	cmp	r3, #0
 8002448:	d038      	beq.n	80024bc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	695b      	ldr	r3, [r3, #20]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d019      	beq.n	8002486 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002452:	4b16      	ldr	r3, [pc, #88]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 8002454:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002456:	4a15      	ldr	r2, [pc, #84]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 8002458:	f043 0301 	orr.w	r3, r3, #1
 800245c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800245e:	f7ff fb59 	bl	8001b14 <HAL_GetTick>
 8002462:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002464:	e008      	b.n	8002478 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002466:	f7ff fb55 	bl	8001b14 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b02      	cmp	r3, #2
 8002472:	d901      	bls.n	8002478 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e180      	b.n	800277a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002478:	4b0c      	ldr	r3, [pc, #48]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 800247a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800247c:	f003 0302 	and.w	r3, r3, #2
 8002480:	2b00      	cmp	r3, #0
 8002482:	d0f0      	beq.n	8002466 <HAL_RCC_OscConfig+0x23a>
 8002484:	e01a      	b.n	80024bc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002486:	4b09      	ldr	r3, [pc, #36]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 8002488:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800248a:	4a08      	ldr	r2, [pc, #32]	@ (80024ac <HAL_RCC_OscConfig+0x280>)
 800248c:	f023 0301 	bic.w	r3, r3, #1
 8002490:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002492:	f7ff fb3f 	bl	8001b14 <HAL_GetTick>
 8002496:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002498:	e00a      	b.n	80024b0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800249a:	f7ff fb3b 	bl	8001b14 <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d903      	bls.n	80024b0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e166      	b.n	800277a <HAL_RCC_OscConfig+0x54e>
 80024ac:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024b0:	4b92      	ldr	r3, [pc, #584]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 80024b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024b4:	f003 0302 	and.w	r3, r3, #2
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d1ee      	bne.n	800249a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0304 	and.w	r3, r3, #4
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	f000 80a4 	beq.w	8002612 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ca:	4b8c      	ldr	r3, [pc, #560]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 80024cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d10d      	bne.n	80024f2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80024d6:	4b89      	ldr	r3, [pc, #548]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 80024d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024da:	4a88      	ldr	r2, [pc, #544]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 80024dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80024e2:	4b86      	ldr	r3, [pc, #536]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 80024e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ea:	60bb      	str	r3, [r7, #8]
 80024ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024ee:	2301      	movs	r3, #1
 80024f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024f2:	4b83      	ldr	r3, [pc, #524]	@ (8002700 <HAL_RCC_OscConfig+0x4d4>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d118      	bne.n	8002530 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80024fe:	4b80      	ldr	r3, [pc, #512]	@ (8002700 <HAL_RCC_OscConfig+0x4d4>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a7f      	ldr	r2, [pc, #508]	@ (8002700 <HAL_RCC_OscConfig+0x4d4>)
 8002504:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002508:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800250a:	f7ff fb03 	bl	8001b14 <HAL_GetTick>
 800250e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002510:	e008      	b.n	8002524 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002512:	f7ff faff 	bl	8001b14 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	2b64      	cmp	r3, #100	@ 0x64
 800251e:	d901      	bls.n	8002524 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e12a      	b.n	800277a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002524:	4b76      	ldr	r3, [pc, #472]	@ (8002700 <HAL_RCC_OscConfig+0x4d4>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800252c:	2b00      	cmp	r3, #0
 800252e:	d0f0      	beq.n	8002512 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d106      	bne.n	8002546 <HAL_RCC_OscConfig+0x31a>
 8002538:	4b70      	ldr	r3, [pc, #448]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 800253a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800253c:	4a6f      	ldr	r2, [pc, #444]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 800253e:	f043 0301 	orr.w	r3, r3, #1
 8002542:	6713      	str	r3, [r2, #112]	@ 0x70
 8002544:	e02d      	b.n	80025a2 <HAL_RCC_OscConfig+0x376>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d10c      	bne.n	8002568 <HAL_RCC_OscConfig+0x33c>
 800254e:	4b6b      	ldr	r3, [pc, #428]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 8002550:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002552:	4a6a      	ldr	r2, [pc, #424]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 8002554:	f023 0301 	bic.w	r3, r3, #1
 8002558:	6713      	str	r3, [r2, #112]	@ 0x70
 800255a:	4b68      	ldr	r3, [pc, #416]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 800255c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800255e:	4a67      	ldr	r2, [pc, #412]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 8002560:	f023 0304 	bic.w	r3, r3, #4
 8002564:	6713      	str	r3, [r2, #112]	@ 0x70
 8002566:	e01c      	b.n	80025a2 <HAL_RCC_OscConfig+0x376>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	2b05      	cmp	r3, #5
 800256e:	d10c      	bne.n	800258a <HAL_RCC_OscConfig+0x35e>
 8002570:	4b62      	ldr	r3, [pc, #392]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 8002572:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002574:	4a61      	ldr	r2, [pc, #388]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 8002576:	f043 0304 	orr.w	r3, r3, #4
 800257a:	6713      	str	r3, [r2, #112]	@ 0x70
 800257c:	4b5f      	ldr	r3, [pc, #380]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 800257e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002580:	4a5e      	ldr	r2, [pc, #376]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 8002582:	f043 0301 	orr.w	r3, r3, #1
 8002586:	6713      	str	r3, [r2, #112]	@ 0x70
 8002588:	e00b      	b.n	80025a2 <HAL_RCC_OscConfig+0x376>
 800258a:	4b5c      	ldr	r3, [pc, #368]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 800258c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800258e:	4a5b      	ldr	r2, [pc, #364]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 8002590:	f023 0301 	bic.w	r3, r3, #1
 8002594:	6713      	str	r3, [r2, #112]	@ 0x70
 8002596:	4b59      	ldr	r3, [pc, #356]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 8002598:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800259a:	4a58      	ldr	r2, [pc, #352]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 800259c:	f023 0304 	bic.w	r3, r3, #4
 80025a0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d015      	beq.n	80025d6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025aa:	f7ff fab3 	bl	8001b14 <HAL_GetTick>
 80025ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025b0:	e00a      	b.n	80025c8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025b2:	f7ff faaf 	bl	8001b14 <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d901      	bls.n	80025c8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e0d8      	b.n	800277a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025c8:	4b4c      	ldr	r3, [pc, #304]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 80025ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025cc:	f003 0302 	and.w	r3, r3, #2
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d0ee      	beq.n	80025b2 <HAL_RCC_OscConfig+0x386>
 80025d4:	e014      	b.n	8002600 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025d6:	f7ff fa9d 	bl	8001b14 <HAL_GetTick>
 80025da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025dc:	e00a      	b.n	80025f4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025de:	f7ff fa99 	bl	8001b14 <HAL_GetTick>
 80025e2:	4602      	mov	r2, r0
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e0c2      	b.n	800277a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025f4:	4b41      	ldr	r3, [pc, #260]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 80025f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025f8:	f003 0302 	and.w	r3, r3, #2
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d1ee      	bne.n	80025de <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002600:	7dfb      	ldrb	r3, [r7, #23]
 8002602:	2b01      	cmp	r3, #1
 8002604:	d105      	bne.n	8002612 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002606:	4b3d      	ldr	r3, [pc, #244]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 8002608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260a:	4a3c      	ldr	r2, [pc, #240]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 800260c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002610:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	2b00      	cmp	r3, #0
 8002618:	f000 80ae 	beq.w	8002778 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800261c:	4b37      	ldr	r3, [pc, #220]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f003 030c 	and.w	r3, r3, #12
 8002624:	2b08      	cmp	r3, #8
 8002626:	d06d      	beq.n	8002704 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	699b      	ldr	r3, [r3, #24]
 800262c:	2b02      	cmp	r3, #2
 800262e:	d14b      	bne.n	80026c8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002630:	4b32      	ldr	r3, [pc, #200]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a31      	ldr	r2, [pc, #196]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 8002636:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800263a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800263c:	f7ff fa6a 	bl	8001b14 <HAL_GetTick>
 8002640:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002642:	e008      	b.n	8002656 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002644:	f7ff fa66 	bl	8001b14 <HAL_GetTick>
 8002648:	4602      	mov	r2, r0
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d901      	bls.n	8002656 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e091      	b.n	800277a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002656:	4b29      	ldr	r3, [pc, #164]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1f0      	bne.n	8002644 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	69da      	ldr	r2, [r3, #28]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6a1b      	ldr	r3, [r3, #32]
 800266a:	431a      	orrs	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002670:	019b      	lsls	r3, r3, #6
 8002672:	431a      	orrs	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002678:	085b      	lsrs	r3, r3, #1
 800267a:	3b01      	subs	r3, #1
 800267c:	041b      	lsls	r3, r3, #16
 800267e:	431a      	orrs	r2, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002684:	061b      	lsls	r3, r3, #24
 8002686:	431a      	orrs	r2, r3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268c:	071b      	lsls	r3, r3, #28
 800268e:	491b      	ldr	r1, [pc, #108]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 8002690:	4313      	orrs	r3, r2
 8002692:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002694:	4b19      	ldr	r3, [pc, #100]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a18      	ldr	r2, [pc, #96]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 800269a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800269e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026a0:	f7ff fa38 	bl	8001b14 <HAL_GetTick>
 80026a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026a6:	e008      	b.n	80026ba <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026a8:	f7ff fa34 	bl	8001b14 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e05f      	b.n	800277a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026ba:	4b10      	ldr	r3, [pc, #64]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d0f0      	beq.n	80026a8 <HAL_RCC_OscConfig+0x47c>
 80026c6:	e057      	b.n	8002778 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026c8:	4b0c      	ldr	r3, [pc, #48]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a0b      	ldr	r2, [pc, #44]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 80026ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d4:	f7ff fa1e 	bl	8001b14 <HAL_GetTick>
 80026d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026da:	e008      	b.n	80026ee <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026dc:	f7ff fa1a 	bl	8001b14 <HAL_GetTick>
 80026e0:	4602      	mov	r2, r0
 80026e2:	693b      	ldr	r3, [r7, #16]
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d901      	bls.n	80026ee <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80026ea:	2303      	movs	r3, #3
 80026ec:	e045      	b.n	800277a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026ee:	4b03      	ldr	r3, [pc, #12]	@ (80026fc <HAL_RCC_OscConfig+0x4d0>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1f0      	bne.n	80026dc <HAL_RCC_OscConfig+0x4b0>
 80026fa:	e03d      	b.n	8002778 <HAL_RCC_OscConfig+0x54c>
 80026fc:	40023800 	.word	0x40023800
 8002700:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002704:	4b1f      	ldr	r3, [pc, #124]	@ (8002784 <HAL_RCC_OscConfig+0x558>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	699b      	ldr	r3, [r3, #24]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d030      	beq.n	8002774 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800271c:	429a      	cmp	r2, r3
 800271e:	d129      	bne.n	8002774 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800272a:	429a      	cmp	r2, r3
 800272c:	d122      	bne.n	8002774 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002734:	4013      	ands	r3, r2
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800273a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800273c:	4293      	cmp	r3, r2
 800273e:	d119      	bne.n	8002774 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274a:	085b      	lsrs	r3, r3, #1
 800274c:	3b01      	subs	r3, #1
 800274e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002750:	429a      	cmp	r2, r3
 8002752:	d10f      	bne.n	8002774 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800275e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002760:	429a      	cmp	r2, r3
 8002762:	d107      	bne.n	8002774 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800276e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002770:	429a      	cmp	r2, r3
 8002772:	d001      	beq.n	8002778 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e000      	b.n	800277a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002778:	2300      	movs	r3, #0
}
 800277a:	4618      	mov	r0, r3
 800277c:	3718      	adds	r7, #24
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	40023800 	.word	0x40023800

08002788 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002792:	2300      	movs	r3, #0
 8002794:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d101      	bne.n	80027a0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800279c:	2301      	movs	r3, #1
 800279e:	e0d0      	b.n	8002942 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027a0:	4b6a      	ldr	r3, [pc, #424]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 030f 	and.w	r3, r3, #15
 80027a8:	683a      	ldr	r2, [r7, #0]
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d910      	bls.n	80027d0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ae:	4b67      	ldr	r3, [pc, #412]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f023 020f 	bic.w	r2, r3, #15
 80027b6:	4965      	ldr	r1, [pc, #404]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	4313      	orrs	r3, r2
 80027bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027be:	4b63      	ldr	r3, [pc, #396]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 030f 	and.w	r3, r3, #15
 80027c6:	683a      	ldr	r2, [r7, #0]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d001      	beq.n	80027d0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e0b8      	b.n	8002942 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d020      	beq.n	800281e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0304 	and.w	r3, r3, #4
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d005      	beq.n	80027f4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027e8:	4b59      	ldr	r3, [pc, #356]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	4a58      	ldr	r2, [pc, #352]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 80027ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80027f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f003 0308 	and.w	r3, r3, #8
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d005      	beq.n	800280c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002800:	4b53      	ldr	r3, [pc, #332]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	4a52      	ldr	r2, [pc, #328]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 8002806:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800280a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800280c:	4b50      	ldr	r3, [pc, #320]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	494d      	ldr	r1, [pc, #308]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 800281a:	4313      	orrs	r3, r2
 800281c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f003 0301 	and.w	r3, r3, #1
 8002826:	2b00      	cmp	r3, #0
 8002828:	d040      	beq.n	80028ac <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d107      	bne.n	8002842 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002832:	4b47      	ldr	r3, [pc, #284]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d115      	bne.n	800286a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e07f      	b.n	8002942 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	2b02      	cmp	r3, #2
 8002848:	d107      	bne.n	800285a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800284a:	4b41      	ldr	r3, [pc, #260]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d109      	bne.n	800286a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e073      	b.n	8002942 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800285a:	4b3d      	ldr	r3, [pc, #244]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	2b00      	cmp	r3, #0
 8002864:	d101      	bne.n	800286a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e06b      	b.n	8002942 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800286a:	4b39      	ldr	r3, [pc, #228]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 800286c:	689b      	ldr	r3, [r3, #8]
 800286e:	f023 0203 	bic.w	r2, r3, #3
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	4936      	ldr	r1, [pc, #216]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 8002878:	4313      	orrs	r3, r2
 800287a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800287c:	f7ff f94a 	bl	8001b14 <HAL_GetTick>
 8002880:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002882:	e00a      	b.n	800289a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002884:	f7ff f946 	bl	8001b14 <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002892:	4293      	cmp	r3, r2
 8002894:	d901      	bls.n	800289a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e053      	b.n	8002942 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800289a:	4b2d      	ldr	r3, [pc, #180]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	f003 020c 	and.w	r2, r3, #12
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d1eb      	bne.n	8002884 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80028ac:	4b27      	ldr	r3, [pc, #156]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 030f 	and.w	r3, r3, #15
 80028b4:	683a      	ldr	r2, [r7, #0]
 80028b6:	429a      	cmp	r2, r3
 80028b8:	d210      	bcs.n	80028dc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ba:	4b24      	ldr	r3, [pc, #144]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f023 020f 	bic.w	r2, r3, #15
 80028c2:	4922      	ldr	r1, [pc, #136]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ca:	4b20      	ldr	r3, [pc, #128]	@ (800294c <HAL_RCC_ClockConfig+0x1c4>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f003 030f 	and.w	r3, r3, #15
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	429a      	cmp	r2, r3
 80028d6:	d001      	beq.n	80028dc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e032      	b.n	8002942 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0304 	and.w	r3, r3, #4
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d008      	beq.n	80028fa <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028e8:	4b19      	ldr	r3, [pc, #100]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	4916      	ldr	r1, [pc, #88]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 80028f6:	4313      	orrs	r3, r2
 80028f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0308 	and.w	r3, r3, #8
 8002902:	2b00      	cmp	r3, #0
 8002904:	d009      	beq.n	800291a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002906:	4b12      	ldr	r3, [pc, #72]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	00db      	lsls	r3, r3, #3
 8002914:	490e      	ldr	r1, [pc, #56]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 8002916:	4313      	orrs	r3, r2
 8002918:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800291a:	f000 f821 	bl	8002960 <HAL_RCC_GetSysClockFreq>
 800291e:	4602      	mov	r2, r0
 8002920:	4b0b      	ldr	r3, [pc, #44]	@ (8002950 <HAL_RCC_ClockConfig+0x1c8>)
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	091b      	lsrs	r3, r3, #4
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	490a      	ldr	r1, [pc, #40]	@ (8002954 <HAL_RCC_ClockConfig+0x1cc>)
 800292c:	5ccb      	ldrb	r3, [r1, r3]
 800292e:	fa22 f303 	lsr.w	r3, r2, r3
 8002932:	4a09      	ldr	r2, [pc, #36]	@ (8002958 <HAL_RCC_ClockConfig+0x1d0>)
 8002934:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002936:	4b09      	ldr	r3, [pc, #36]	@ (800295c <HAL_RCC_ClockConfig+0x1d4>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff f8a6 	bl	8001a8c <HAL_InitTick>

  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40023c00 	.word	0x40023c00
 8002950:	40023800 	.word	0x40023800
 8002954:	08036aa0 	.word	0x08036aa0
 8002958:	20000000 	.word	0x20000000
 800295c:	20000014 	.word	0x20000014

08002960 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002960:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002964:	b094      	sub	sp, #80	@ 0x50
 8002966:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002968:	2300      	movs	r3, #0
 800296a:	647b      	str	r3, [r7, #68]	@ 0x44
 800296c:	2300      	movs	r3, #0
 800296e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002970:	2300      	movs	r3, #0
 8002972:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002974:	2300      	movs	r3, #0
 8002976:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002978:	4b79      	ldr	r3, [pc, #484]	@ (8002b60 <HAL_RCC_GetSysClockFreq+0x200>)
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	f003 030c 	and.w	r3, r3, #12
 8002980:	2b08      	cmp	r3, #8
 8002982:	d00d      	beq.n	80029a0 <HAL_RCC_GetSysClockFreq+0x40>
 8002984:	2b08      	cmp	r3, #8
 8002986:	f200 80e1 	bhi.w	8002b4c <HAL_RCC_GetSysClockFreq+0x1ec>
 800298a:	2b00      	cmp	r3, #0
 800298c:	d002      	beq.n	8002994 <HAL_RCC_GetSysClockFreq+0x34>
 800298e:	2b04      	cmp	r3, #4
 8002990:	d003      	beq.n	800299a <HAL_RCC_GetSysClockFreq+0x3a>
 8002992:	e0db      	b.n	8002b4c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002994:	4b73      	ldr	r3, [pc, #460]	@ (8002b64 <HAL_RCC_GetSysClockFreq+0x204>)
 8002996:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002998:	e0db      	b.n	8002b52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800299a:	4b73      	ldr	r3, [pc, #460]	@ (8002b68 <HAL_RCC_GetSysClockFreq+0x208>)
 800299c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800299e:	e0d8      	b.n	8002b52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80029a0:	4b6f      	ldr	r3, [pc, #444]	@ (8002b60 <HAL_RCC_GetSysClockFreq+0x200>)
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80029a8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80029aa:	4b6d      	ldr	r3, [pc, #436]	@ (8002b60 <HAL_RCC_GetSysClockFreq+0x200>)
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d063      	beq.n	8002a7e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029b6:	4b6a      	ldr	r3, [pc, #424]	@ (8002b60 <HAL_RCC_GetSysClockFreq+0x200>)
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	099b      	lsrs	r3, r3, #6
 80029bc:	2200      	movs	r2, #0
 80029be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80029c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80029c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80029ca:	2300      	movs	r3, #0
 80029cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80029ce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80029d2:	4622      	mov	r2, r4
 80029d4:	462b      	mov	r3, r5
 80029d6:	f04f 0000 	mov.w	r0, #0
 80029da:	f04f 0100 	mov.w	r1, #0
 80029de:	0159      	lsls	r1, r3, #5
 80029e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029e4:	0150      	lsls	r0, r2, #5
 80029e6:	4602      	mov	r2, r0
 80029e8:	460b      	mov	r3, r1
 80029ea:	4621      	mov	r1, r4
 80029ec:	1a51      	subs	r1, r2, r1
 80029ee:	6139      	str	r1, [r7, #16]
 80029f0:	4629      	mov	r1, r5
 80029f2:	eb63 0301 	sbc.w	r3, r3, r1
 80029f6:	617b      	str	r3, [r7, #20]
 80029f8:	f04f 0200 	mov.w	r2, #0
 80029fc:	f04f 0300 	mov.w	r3, #0
 8002a00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a04:	4659      	mov	r1, fp
 8002a06:	018b      	lsls	r3, r1, #6
 8002a08:	4651      	mov	r1, sl
 8002a0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002a0e:	4651      	mov	r1, sl
 8002a10:	018a      	lsls	r2, r1, #6
 8002a12:	4651      	mov	r1, sl
 8002a14:	ebb2 0801 	subs.w	r8, r2, r1
 8002a18:	4659      	mov	r1, fp
 8002a1a:	eb63 0901 	sbc.w	r9, r3, r1
 8002a1e:	f04f 0200 	mov.w	r2, #0
 8002a22:	f04f 0300 	mov.w	r3, #0
 8002a26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a32:	4690      	mov	r8, r2
 8002a34:	4699      	mov	r9, r3
 8002a36:	4623      	mov	r3, r4
 8002a38:	eb18 0303 	adds.w	r3, r8, r3
 8002a3c:	60bb      	str	r3, [r7, #8]
 8002a3e:	462b      	mov	r3, r5
 8002a40:	eb49 0303 	adc.w	r3, r9, r3
 8002a44:	60fb      	str	r3, [r7, #12]
 8002a46:	f04f 0200 	mov.w	r2, #0
 8002a4a:	f04f 0300 	mov.w	r3, #0
 8002a4e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002a52:	4629      	mov	r1, r5
 8002a54:	024b      	lsls	r3, r1, #9
 8002a56:	4621      	mov	r1, r4
 8002a58:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002a5c:	4621      	mov	r1, r4
 8002a5e:	024a      	lsls	r2, r1, #9
 8002a60:	4610      	mov	r0, r2
 8002a62:	4619      	mov	r1, r3
 8002a64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a66:	2200      	movs	r2, #0
 8002a68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a70:	f7fd fc3e 	bl	80002f0 <__aeabi_uldivmod>
 8002a74:	4602      	mov	r2, r0
 8002a76:	460b      	mov	r3, r1
 8002a78:	4613      	mov	r3, r2
 8002a7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a7c:	e058      	b.n	8002b30 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a7e:	4b38      	ldr	r3, [pc, #224]	@ (8002b60 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	099b      	lsrs	r3, r3, #6
 8002a84:	2200      	movs	r2, #0
 8002a86:	4618      	mov	r0, r3
 8002a88:	4611      	mov	r1, r2
 8002a8a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002a8e:	623b      	str	r3, [r7, #32]
 8002a90:	2300      	movs	r3, #0
 8002a92:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a94:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002a98:	4642      	mov	r2, r8
 8002a9a:	464b      	mov	r3, r9
 8002a9c:	f04f 0000 	mov.w	r0, #0
 8002aa0:	f04f 0100 	mov.w	r1, #0
 8002aa4:	0159      	lsls	r1, r3, #5
 8002aa6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002aaa:	0150      	lsls	r0, r2, #5
 8002aac:	4602      	mov	r2, r0
 8002aae:	460b      	mov	r3, r1
 8002ab0:	4641      	mov	r1, r8
 8002ab2:	ebb2 0a01 	subs.w	sl, r2, r1
 8002ab6:	4649      	mov	r1, r9
 8002ab8:	eb63 0b01 	sbc.w	fp, r3, r1
 8002abc:	f04f 0200 	mov.w	r2, #0
 8002ac0:	f04f 0300 	mov.w	r3, #0
 8002ac4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002ac8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002acc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002ad0:	ebb2 040a 	subs.w	r4, r2, sl
 8002ad4:	eb63 050b 	sbc.w	r5, r3, fp
 8002ad8:	f04f 0200 	mov.w	r2, #0
 8002adc:	f04f 0300 	mov.w	r3, #0
 8002ae0:	00eb      	lsls	r3, r5, #3
 8002ae2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ae6:	00e2      	lsls	r2, r4, #3
 8002ae8:	4614      	mov	r4, r2
 8002aea:	461d      	mov	r5, r3
 8002aec:	4643      	mov	r3, r8
 8002aee:	18e3      	adds	r3, r4, r3
 8002af0:	603b      	str	r3, [r7, #0]
 8002af2:	464b      	mov	r3, r9
 8002af4:	eb45 0303 	adc.w	r3, r5, r3
 8002af8:	607b      	str	r3, [r7, #4]
 8002afa:	f04f 0200 	mov.w	r2, #0
 8002afe:	f04f 0300 	mov.w	r3, #0
 8002b02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002b06:	4629      	mov	r1, r5
 8002b08:	028b      	lsls	r3, r1, #10
 8002b0a:	4621      	mov	r1, r4
 8002b0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002b10:	4621      	mov	r1, r4
 8002b12:	028a      	lsls	r2, r1, #10
 8002b14:	4610      	mov	r0, r2
 8002b16:	4619      	mov	r1, r3
 8002b18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	61bb      	str	r3, [r7, #24]
 8002b1e:	61fa      	str	r2, [r7, #28]
 8002b20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b24:	f7fd fbe4 	bl	80002f0 <__aeabi_uldivmod>
 8002b28:	4602      	mov	r2, r0
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002b30:	4b0b      	ldr	r3, [pc, #44]	@ (8002b60 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	0c1b      	lsrs	r3, r3, #16
 8002b36:	f003 0303 	and.w	r3, r3, #3
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	005b      	lsls	r3, r3, #1
 8002b3e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002b40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b48:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b4a:	e002      	b.n	8002b52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b4c:	4b05      	ldr	r3, [pc, #20]	@ (8002b64 <HAL_RCC_GetSysClockFreq+0x204>)
 8002b4e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3750      	adds	r7, #80	@ 0x50
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b5e:	bf00      	nop
 8002b60:	40023800 	.word	0x40023800
 8002b64:	00f42400 	.word	0x00f42400
 8002b68:	007a1200 	.word	0x007a1200

08002b6c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b70:	4b03      	ldr	r3, [pc, #12]	@ (8002b80 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b72:	681b      	ldr	r3, [r3, #0]
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	46bd      	mov	sp, r7
 8002b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	20000000 	.word	0x20000000

08002b84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b88:	f7ff fff0 	bl	8002b6c <HAL_RCC_GetHCLKFreq>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	4b05      	ldr	r3, [pc, #20]	@ (8002ba4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	0a9b      	lsrs	r3, r3, #10
 8002b94:	f003 0307 	and.w	r3, r3, #7
 8002b98:	4903      	ldr	r1, [pc, #12]	@ (8002ba8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b9a:	5ccb      	ldrb	r3, [r1, r3]
 8002b9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	bd80      	pop	{r7, pc}
 8002ba4:	40023800 	.word	0x40023800
 8002ba8:	08036ab0 	.word	0x08036ab0

08002bac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002bb0:	f7ff ffdc 	bl	8002b6c <HAL_RCC_GetHCLKFreq>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	4b05      	ldr	r3, [pc, #20]	@ (8002bcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	0b5b      	lsrs	r3, r3, #13
 8002bbc:	f003 0307 	and.w	r3, r3, #7
 8002bc0:	4903      	ldr	r1, [pc, #12]	@ (8002bd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002bc2:	5ccb      	ldrb	r3, [r1, r3]
 8002bc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	bd80      	pop	{r7, pc}
 8002bcc:	40023800 	.word	0x40023800
 8002bd0:	08036ab0 	.word	0x08036ab0

08002bd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b088      	sub	sp, #32
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002be0:	2300      	movs	r3, #0
 8002be2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002be4:	2300      	movs	r3, #0
 8002be6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002be8:	2300      	movs	r3, #0
 8002bea:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002bec:	2300      	movs	r3, #0
 8002bee:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0301 	and.w	r3, r3, #1
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d012      	beq.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002bfc:	4b69      	ldr	r3, [pc, #420]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	4a68      	ldr	r2, [pc, #416]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c02:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002c06:	6093      	str	r3, [r2, #8]
 8002c08:	4b66      	ldr	r3, [pc, #408]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c0a:	689a      	ldr	r2, [r3, #8]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c10:	4964      	ldr	r1, [pc, #400]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c12:	4313      	orrs	r3, r2
 8002c14:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d017      	beq.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c2e:	4b5d      	ldr	r3, [pc, #372]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c30:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c34:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c3c:	4959      	ldr	r1, [pc, #356]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c48:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c4c:	d101      	bne.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d017      	beq.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c6a:	4b4e      	ldr	r3, [pc, #312]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002c70:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c78:	494a      	ldr	r1, [pc, #296]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c88:	d101      	bne.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d101      	bne.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002c96:	2301      	movs	r3, #1
 8002c98:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f003 0320 	and.w	r3, r3, #32
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	f000 808b 	beq.w	8002dce <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002cb8:	4b3a      	ldr	r3, [pc, #232]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cbc:	4a39      	ldr	r2, [pc, #228]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cc2:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cc4:	4b37      	ldr	r3, [pc, #220]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ccc:	60bb      	str	r3, [r7, #8]
 8002cce:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002cd0:	4b35      	ldr	r3, [pc, #212]	@ (8002da8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a34      	ldr	r2, [pc, #208]	@ (8002da8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002cd6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002cdc:	f7fe ff1a 	bl	8001b14 <HAL_GetTick>
 8002ce0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ce4:	f7fe ff16 	bl	8001b14 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b64      	cmp	r3, #100	@ 0x64
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e38f      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002cf6:	4b2c      	ldr	r3, [pc, #176]	@ (8002da8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d0f0      	beq.n	8002ce4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d02:	4b28      	ldr	r3, [pc, #160]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d0a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d035      	beq.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d1a:	693a      	ldr	r2, [r7, #16]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d02e      	beq.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d20:	4b20      	ldr	r3, [pc, #128]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d28:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d2a:	4b1e      	ldr	r3, [pc, #120]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d2e:	4a1d      	ldr	r2, [pc, #116]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d34:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d36:	4b1b      	ldr	r3, [pc, #108]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d3a:	4a1a      	ldr	r2, [pc, #104]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d40:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002d42:	4a18      	ldr	r2, [pc, #96]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002d48:	4b16      	ldr	r3, [pc, #88]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d114      	bne.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d54:	f7fe fede 	bl	8001b14 <HAL_GetTick>
 8002d58:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d5a:	e00a      	b.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d5c:	f7fe feda 	bl	8001b14 <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d901      	bls.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e351      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d72:	4b0c      	ldr	r3, [pc, #48]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d0ee      	beq.n	8002d5c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002d8a:	d111      	bne.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002d8c:	4b05      	ldr	r3, [pc, #20]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002d98:	4b04      	ldr	r3, [pc, #16]	@ (8002dac <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002d9a:	400b      	ands	r3, r1
 8002d9c:	4901      	ldr	r1, [pc, #4]	@ (8002da4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	608b      	str	r3, [r1, #8]
 8002da2:	e00b      	b.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002da4:	40023800 	.word	0x40023800
 8002da8:	40007000 	.word	0x40007000
 8002dac:	0ffffcff 	.word	0x0ffffcff
 8002db0:	4bac      	ldr	r3, [pc, #688]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	4aab      	ldr	r2, [pc, #684]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002db6:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002dba:	6093      	str	r3, [r2, #8]
 8002dbc:	4ba9      	ldr	r3, [pc, #676]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dbe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dc8:	49a6      	ldr	r1, [pc, #664]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0310 	and.w	r3, r3, #16
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d010      	beq.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002dda:	4ba2      	ldr	r3, [pc, #648]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ddc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002de0:	4aa0      	ldr	r2, [pc, #640]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002de2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002de6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002dea:	4b9e      	ldr	r3, [pc, #632]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dec:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002df4:	499b      	ldr	r1, [pc, #620]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002df6:	4313      	orrs	r3, r2
 8002df8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d00a      	beq.n	8002e1e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e08:	4b96      	ldr	r3, [pc, #600]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e0e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e16:	4993      	ldr	r1, [pc, #588]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00a      	beq.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002e2a:	4b8e      	ldr	r3, [pc, #568]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e30:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e38:	498a      	ldr	r1, [pc, #552]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d00a      	beq.n	8002e62 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e4c:	4b85      	ldr	r3, [pc, #532]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e52:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e5a:	4982      	ldr	r1, [pc, #520]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d00a      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002e6e:	4b7d      	ldr	r3, [pc, #500]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e74:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e7c:	4979      	ldr	r1, [pc, #484]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e7e:	4313      	orrs	r3, r2
 8002e80:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d00a      	beq.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e90:	4b74      	ldr	r3, [pc, #464]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e96:	f023 0203 	bic.w	r2, r3, #3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e9e:	4971      	ldr	r1, [pc, #452]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d00a      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002eb2:	4b6c      	ldr	r3, [pc, #432]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eb8:	f023 020c 	bic.w	r2, r3, #12
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ec0:	4968      	ldr	r1, [pc, #416]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d00a      	beq.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002ed4:	4b63      	ldr	r3, [pc, #396]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ed6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eda:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ee2:	4960      	ldr	r1, [pc, #384]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d00a      	beq.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ef6:	4b5b      	ldr	r3, [pc, #364]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002efc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f04:	4957      	ldr	r1, [pc, #348]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f06:	4313      	orrs	r3, r2
 8002f08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d00a      	beq.n	8002f2e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002f18:	4b52      	ldr	r3, [pc, #328]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f1e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f26:	494f      	ldr	r1, [pc, #316]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d00a      	beq.n	8002f50 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002f3a:	4b4a      	ldr	r3, [pc, #296]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f40:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f48:	4946      	ldr	r1, [pc, #280]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d00a      	beq.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002f5c:	4b41      	ldr	r3, [pc, #260]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f62:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f6a:	493e      	ldr	r1, [pc, #248]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d00a      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002f7e:	4b39      	ldr	r3, [pc, #228]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f84:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f8c:	4935      	ldr	r1, [pc, #212]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00a      	beq.n	8002fb6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002fa0:	4b30      	ldr	r3, [pc, #192]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fa6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002fae:	492d      	ldr	r1, [pc, #180]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d011      	beq.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002fc2:	4b28      	ldr	r3, [pc, #160]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fc8:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fd0:	4924      	ldr	r1, [pc, #144]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002fdc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002fe0:	d101      	bne.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0308 	and.w	r3, r3, #8
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d00a      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003002:	4b18      	ldr	r3, [pc, #96]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003004:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003008:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003010:	4914      	ldr	r1, [pc, #80]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003012:	4313      	orrs	r3, r2
 8003014:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d00b      	beq.n	800303c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003024:	4b0f      	ldr	r3, [pc, #60]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800302a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003034:	490b      	ldr	r1, [pc, #44]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003036:	4313      	orrs	r3, r2
 8003038:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d00f      	beq.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003048:	4b06      	ldr	r3, [pc, #24]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800304a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800304e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003058:	4902      	ldr	r1, [pc, #8]	@ (8003064 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800305a:	4313      	orrs	r3, r2
 800305c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003060:	e002      	b.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003062:	bf00      	nop
 8003064:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d00b      	beq.n	800308c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003074:	4b8a      	ldr	r3, [pc, #552]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003076:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800307a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003084:	4986      	ldr	r1, [pc, #536]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003086:	4313      	orrs	r3, r2
 8003088:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d00b      	beq.n	80030b0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003098:	4b81      	ldr	r3, [pc, #516]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800309a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800309e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80030a8:	497d      	ldr	r1, [pc, #500]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030aa:	4313      	orrs	r3, r2
 80030ac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d006      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	f000 80d6 	beq.w	8003270 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80030c4:	4b76      	ldr	r3, [pc, #472]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a75      	ldr	r2, [pc, #468]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80030ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030d0:	f7fe fd20 	bl	8001b14 <HAL_GetTick>
 80030d4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80030d6:	e008      	b.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80030d8:	f7fe fd1c 	bl	8001b14 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b64      	cmp	r3, #100	@ 0x64
 80030e4:	d901      	bls.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e195      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80030ea:	4b6d      	ldr	r3, [pc, #436]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1f0      	bne.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d021      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003106:	2b00      	cmp	r3, #0
 8003108:	d11d      	bne.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800310a:	4b65      	ldr	r3, [pc, #404]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800310c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003110:	0c1b      	lsrs	r3, r3, #16
 8003112:	f003 0303 	and.w	r3, r3, #3
 8003116:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003118:	4b61      	ldr	r3, [pc, #388]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800311a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800311e:	0e1b      	lsrs	r3, r3, #24
 8003120:	f003 030f 	and.w	r3, r3, #15
 8003124:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	019a      	lsls	r2, r3, #6
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	041b      	lsls	r3, r3, #16
 8003130:	431a      	orrs	r2, r3
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	061b      	lsls	r3, r3, #24
 8003136:	431a      	orrs	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	071b      	lsls	r3, r3, #28
 800313e:	4958      	ldr	r1, [pc, #352]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003140:	4313      	orrs	r3, r2
 8003142:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800314e:	2b00      	cmp	r3, #0
 8003150:	d004      	beq.n	800315c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003156:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800315a:	d00a      	beq.n	8003172 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003164:	2b00      	cmp	r3, #0
 8003166:	d02e      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003170:	d129      	bne.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003172:	4b4b      	ldr	r3, [pc, #300]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003174:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003178:	0c1b      	lsrs	r3, r3, #16
 800317a:	f003 0303 	and.w	r3, r3, #3
 800317e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003180:	4b47      	ldr	r3, [pc, #284]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003182:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003186:	0f1b      	lsrs	r3, r3, #28
 8003188:	f003 0307 	and.w	r3, r3, #7
 800318c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	019a      	lsls	r2, r3, #6
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	041b      	lsls	r3, r3, #16
 8003198:	431a      	orrs	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	68db      	ldr	r3, [r3, #12]
 800319e:	061b      	lsls	r3, r3, #24
 80031a0:	431a      	orrs	r2, r3
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	071b      	lsls	r3, r3, #28
 80031a6:	493e      	ldr	r1, [pc, #248]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031a8:	4313      	orrs	r3, r2
 80031aa:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80031ae:	4b3c      	ldr	r3, [pc, #240]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80031b4:	f023 021f 	bic.w	r2, r3, #31
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031bc:	3b01      	subs	r3, #1
 80031be:	4938      	ldr	r1, [pc, #224]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031c0:	4313      	orrs	r3, r2
 80031c2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d01d      	beq.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80031d2:	4b33      	ldr	r3, [pc, #204]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031d8:	0e1b      	lsrs	r3, r3, #24
 80031da:	f003 030f 	and.w	r3, r3, #15
 80031de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80031e0:	4b2f      	ldr	r3, [pc, #188]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80031e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031e6:	0f1b      	lsrs	r3, r3, #28
 80031e8:	f003 0307 	and.w	r3, r3, #7
 80031ec:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	019a      	lsls	r2, r3, #6
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	041b      	lsls	r3, r3, #16
 80031fa:	431a      	orrs	r2, r3
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	061b      	lsls	r3, r3, #24
 8003200:	431a      	orrs	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	071b      	lsls	r3, r3, #28
 8003206:	4926      	ldr	r1, [pc, #152]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003208:	4313      	orrs	r3, r2
 800320a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d011      	beq.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	019a      	lsls	r2, r3, #6
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	691b      	ldr	r3, [r3, #16]
 8003224:	041b      	lsls	r3, r3, #16
 8003226:	431a      	orrs	r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	061b      	lsls	r3, r3, #24
 800322e:	431a      	orrs	r2, r3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	071b      	lsls	r3, r3, #28
 8003236:	491a      	ldr	r1, [pc, #104]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003238:	4313      	orrs	r3, r2
 800323a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800323e:	4b18      	ldr	r3, [pc, #96]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a17      	ldr	r2, [pc, #92]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003244:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003248:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800324a:	f7fe fc63 	bl	8001b14 <HAL_GetTick>
 800324e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003250:	e008      	b.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003252:	f7fe fc5f 	bl	8001b14 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b64      	cmp	r3, #100	@ 0x64
 800325e:	d901      	bls.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e0d8      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003264:	4b0e      	ldr	r3, [pc, #56]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d0f0      	beq.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	2b01      	cmp	r3, #1
 8003274:	f040 80ce 	bne.w	8003414 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003278:	4b09      	ldr	r3, [pc, #36]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a08      	ldr	r2, [pc, #32]	@ (80032a0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800327e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003282:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003284:	f7fe fc46 	bl	8001b14 <HAL_GetTick>
 8003288:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800328a:	e00b      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800328c:	f7fe fc42 	bl	8001b14 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b64      	cmp	r3, #100	@ 0x64
 8003298:	d904      	bls.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e0bb      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800329e:	bf00      	nop
 80032a0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80032a4:	4b5e      	ldr	r3, [pc, #376]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80032ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80032b0:	d0ec      	beq.n	800328c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d003      	beq.n	80032c6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d009      	beq.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d02e      	beq.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d12a      	bne.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80032da:	4b51      	ldr	r3, [pc, #324]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032e0:	0c1b      	lsrs	r3, r3, #16
 80032e2:	f003 0303 	and.w	r3, r3, #3
 80032e6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80032e8:	4b4d      	ldr	r3, [pc, #308]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80032ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ee:	0f1b      	lsrs	r3, r3, #28
 80032f0:	f003 0307 	and.w	r3, r3, #7
 80032f4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	695b      	ldr	r3, [r3, #20]
 80032fa:	019a      	lsls	r2, r3, #6
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	041b      	lsls	r3, r3, #16
 8003300:	431a      	orrs	r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	699b      	ldr	r3, [r3, #24]
 8003306:	061b      	lsls	r3, r3, #24
 8003308:	431a      	orrs	r2, r3
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	071b      	lsls	r3, r3, #28
 800330e:	4944      	ldr	r1, [pc, #272]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003310:	4313      	orrs	r3, r2
 8003312:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003316:	4b42      	ldr	r3, [pc, #264]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003318:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800331c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003324:	3b01      	subs	r3, #1
 8003326:	021b      	lsls	r3, r3, #8
 8003328:	493d      	ldr	r1, [pc, #244]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800332a:	4313      	orrs	r3, r2
 800332c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003338:	2b00      	cmp	r3, #0
 800333a:	d022      	beq.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003340:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003344:	d11d      	bne.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003346:	4b36      	ldr	r3, [pc, #216]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003348:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800334c:	0e1b      	lsrs	r3, r3, #24
 800334e:	f003 030f 	and.w	r3, r3, #15
 8003352:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003354:	4b32      	ldr	r3, [pc, #200]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003356:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800335a:	0f1b      	lsrs	r3, r3, #28
 800335c:	f003 0307 	and.w	r3, r3, #7
 8003360:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	695b      	ldr	r3, [r3, #20]
 8003366:	019a      	lsls	r2, r3, #6
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a1b      	ldr	r3, [r3, #32]
 800336c:	041b      	lsls	r3, r3, #16
 800336e:	431a      	orrs	r2, r3
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	061b      	lsls	r3, r3, #24
 8003374:	431a      	orrs	r2, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	071b      	lsls	r3, r3, #28
 800337a:	4929      	ldr	r1, [pc, #164]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800337c:	4313      	orrs	r3, r2
 800337e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0308 	and.w	r3, r3, #8
 800338a:	2b00      	cmp	r3, #0
 800338c:	d028      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800338e:	4b24      	ldr	r3, [pc, #144]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003394:	0e1b      	lsrs	r3, r3, #24
 8003396:	f003 030f 	and.w	r3, r3, #15
 800339a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800339c:	4b20      	ldr	r3, [pc, #128]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800339e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033a2:	0c1b      	lsrs	r3, r3, #16
 80033a4:	f003 0303 	and.w	r3, r3, #3
 80033a8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	019a      	lsls	r2, r3, #6
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	041b      	lsls	r3, r3, #16
 80033b4:	431a      	orrs	r2, r3
 80033b6:	693b      	ldr	r3, [r7, #16]
 80033b8:	061b      	lsls	r3, r3, #24
 80033ba:	431a      	orrs	r2, r3
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	69db      	ldr	r3, [r3, #28]
 80033c0:	071b      	lsls	r3, r3, #28
 80033c2:	4917      	ldr	r1, [pc, #92]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033c4:	4313      	orrs	r3, r2
 80033c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80033ca:	4b15      	ldr	r3, [pc, #84]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80033d0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d8:	4911      	ldr	r1, [pc, #68]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80033e0:	4b0f      	ldr	r3, [pc, #60]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a0e      	ldr	r2, [pc, #56]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80033e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033ec:	f7fe fb92 	bl	8001b14 <HAL_GetTick>
 80033f0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80033f2:	e008      	b.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80033f4:	f7fe fb8e 	bl	8001b14 <HAL_GetTick>
 80033f8:	4602      	mov	r2, r0
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	2b64      	cmp	r3, #100	@ 0x64
 8003400:	d901      	bls.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e007      	b.n	8003416 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003406:	4b06      	ldr	r3, [pc, #24]	@ (8003420 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800340e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003412:	d1ef      	bne.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	3720      	adds	r7, #32
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	40023800 	.word	0x40023800

08003424 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e01c      	b.n	8003470 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	795b      	ldrb	r3, [r3, #5]
 800343a:	b2db      	uxtb	r3, r3
 800343c:	2b00      	cmp	r3, #0
 800343e:	d105      	bne.n	800344c <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f7fd fb90 	bl	8000b6c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2202      	movs	r2, #2
 8003450:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f042 0204 	orr.w	r2, r2, #4
 8003460:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2201      	movs	r2, #1
 8003466:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800346e:	2300      	movs	r3, #0
}
 8003470:	4618      	mov	r0, r3
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d101      	bne.n	800348a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e09d      	b.n	80035c6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348e:	2b00      	cmp	r3, #0
 8003490:	d108      	bne.n	80034a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800349a:	d009      	beq.n	80034b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2200      	movs	r2, #0
 80034a0:	61da      	str	r2, [r3, #28]
 80034a2:	e005      	b.n	80034b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2200      	movs	r2, #0
 80034a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2200      	movs	r2, #0
 80034ae:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d106      	bne.n	80034d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2200      	movs	r2, #0
 80034c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f7fd fbc0 	bl	8000c50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2202      	movs	r2, #2
 80034d4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80034e6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80034f0:	d902      	bls.n	80034f8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80034f2:	2300      	movs	r3, #0
 80034f4:	60fb      	str	r3, [r7, #12]
 80034f6:	e002      	b.n	80034fe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80034f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80034fc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003506:	d007      	beq.n	8003518 <HAL_SPI_Init+0xa0>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	68db      	ldr	r3, [r3, #12]
 800350c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003510:	d002      	beq.n	8003518 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003528:	431a      	orrs	r2, r3
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	431a      	orrs	r2, r3
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	695b      	ldr	r3, [r3, #20]
 8003538:	f003 0301 	and.w	r3, r3, #1
 800353c:	431a      	orrs	r2, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	699b      	ldr	r3, [r3, #24]
 8003542:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003546:	431a      	orrs	r2, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	69db      	ldr	r3, [r3, #28]
 800354c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003550:	431a      	orrs	r2, r3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6a1b      	ldr	r3, [r3, #32]
 8003556:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800355a:	ea42 0103 	orr.w	r1, r2, r3
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003562:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	430a      	orrs	r2, r1
 800356c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	699b      	ldr	r3, [r3, #24]
 8003572:	0c1b      	lsrs	r3, r3, #16
 8003574:	f003 0204 	and.w	r2, r3, #4
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357c:	f003 0310 	and.w	r3, r3, #16
 8003580:	431a      	orrs	r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003586:	f003 0308 	and.w	r3, r3, #8
 800358a:	431a      	orrs	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003594:	ea42 0103 	orr.w	r1, r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	69da      	ldr	r2, [r3, #28]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2201      	movs	r2, #1
 80035c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3710      	adds	r7, #16
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}

080035ce <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035ce:	b580      	push	{r7, lr}
 80035d0:	b088      	sub	sp, #32
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	60f8      	str	r0, [r7, #12]
 80035d6:	60b9      	str	r1, [r7, #8]
 80035d8:	603b      	str	r3, [r7, #0]
 80035da:	4613      	mov	r3, r2
 80035dc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035de:	f7fe fa99 	bl	8001b14 <HAL_GetTick>
 80035e2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80035e4:	88fb      	ldrh	r3, [r7, #6]
 80035e6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d001      	beq.n	80035f8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80035f4:	2302      	movs	r3, #2
 80035f6:	e15c      	b.n	80038b2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d002      	beq.n	8003604 <HAL_SPI_Transmit+0x36>
 80035fe:	88fb      	ldrh	r3, [r7, #6]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d101      	bne.n	8003608 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e154      	b.n	80038b2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800360e:	2b01      	cmp	r3, #1
 8003610:	d101      	bne.n	8003616 <HAL_SPI_Transmit+0x48>
 8003612:	2302      	movs	r3, #2
 8003614:	e14d      	b.n	80038b2 <HAL_SPI_Transmit+0x2e4>
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2201      	movs	r2, #1
 800361a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2203      	movs	r2, #3
 8003622:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2200      	movs	r2, #0
 800362a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	68ba      	ldr	r2, [r7, #8]
 8003630:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	88fa      	ldrh	r2, [r7, #6]
 8003636:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	88fa      	ldrh	r2, [r7, #6]
 800363c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2200      	movs	r2, #0
 8003642:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2200      	movs	r2, #0
 8003658:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	2200      	movs	r2, #0
 800365e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003668:	d10f      	bne.n	800368a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003678:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003688:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003694:	2b40      	cmp	r3, #64	@ 0x40
 8003696:	d007      	beq.n	80036a8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80036a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80036b0:	d952      	bls.n	8003758 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d002      	beq.n	80036c0 <HAL_SPI_Transmit+0xf2>
 80036ba:	8b7b      	ldrh	r3, [r7, #26]
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d145      	bne.n	800374c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036c4:	881a      	ldrh	r2, [r3, #0]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036d0:	1c9a      	adds	r2, r3, #2
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80036da:	b29b      	uxth	r3, r3
 80036dc:	3b01      	subs	r3, #1
 80036de:	b29a      	uxth	r2, r3
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80036e4:	e032      	b.n	800374c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	689b      	ldr	r3, [r3, #8]
 80036ec:	f003 0302 	and.w	r3, r3, #2
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d112      	bne.n	800371a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f8:	881a      	ldrh	r2, [r3, #0]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003704:	1c9a      	adds	r2, r3, #2
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800370e:	b29b      	uxth	r3, r3
 8003710:	3b01      	subs	r3, #1
 8003712:	b29a      	uxth	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003718:	e018      	b.n	800374c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800371a:	f7fe f9fb 	bl	8001b14 <HAL_GetTick>
 800371e:	4602      	mov	r2, r0
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	1ad3      	subs	r3, r2, r3
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	429a      	cmp	r2, r3
 8003728:	d803      	bhi.n	8003732 <HAL_SPI_Transmit+0x164>
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003730:	d102      	bne.n	8003738 <HAL_SPI_Transmit+0x16a>
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d109      	bne.n	800374c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e0b2      	b.n	80038b2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003750:	b29b      	uxth	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d1c7      	bne.n	80036e6 <HAL_SPI_Transmit+0x118>
 8003756:	e083      	b.n	8003860 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d002      	beq.n	8003766 <HAL_SPI_Transmit+0x198>
 8003760:	8b7b      	ldrh	r3, [r7, #26]
 8003762:	2b01      	cmp	r3, #1
 8003764:	d177      	bne.n	8003856 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800376a:	b29b      	uxth	r3, r3
 800376c:	2b01      	cmp	r3, #1
 800376e:	d912      	bls.n	8003796 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003774:	881a      	ldrh	r2, [r3, #0]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003780:	1c9a      	adds	r2, r3, #2
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800378a:	b29b      	uxth	r3, r3
 800378c:	3b02      	subs	r3, #2
 800378e:	b29a      	uxth	r2, r3
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003794:	e05f      	b.n	8003856 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	330c      	adds	r3, #12
 80037a0:	7812      	ldrb	r2, [r2, #0]
 80037a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a8:	1c5a      	adds	r2, r3, #1
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	3b01      	subs	r3, #1
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80037bc:	e04b      	b.n	8003856 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f003 0302 	and.w	r3, r3, #2
 80037c8:	2b02      	cmp	r3, #2
 80037ca:	d12b      	bne.n	8003824 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d912      	bls.n	80037fc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037da:	881a      	ldrh	r2, [r3, #0]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037e6:	1c9a      	adds	r2, r3, #2
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037f0:	b29b      	uxth	r3, r3
 80037f2:	3b02      	subs	r3, #2
 80037f4:	b29a      	uxth	r2, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80037fa:	e02c      	b.n	8003856 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	330c      	adds	r3, #12
 8003806:	7812      	ldrb	r2, [r2, #0]
 8003808:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800380e:	1c5a      	adds	r2, r3, #1
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003818:	b29b      	uxth	r3, r3
 800381a:	3b01      	subs	r3, #1
 800381c:	b29a      	uxth	r2, r3
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003822:	e018      	b.n	8003856 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003824:	f7fe f976 	bl	8001b14 <HAL_GetTick>
 8003828:	4602      	mov	r2, r0
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	683a      	ldr	r2, [r7, #0]
 8003830:	429a      	cmp	r2, r3
 8003832:	d803      	bhi.n	800383c <HAL_SPI_Transmit+0x26e>
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800383a:	d102      	bne.n	8003842 <HAL_SPI_Transmit+0x274>
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d109      	bne.n	8003856 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2201      	movs	r2, #1
 8003846:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e02d      	b.n	80038b2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800385a:	b29b      	uxth	r3, r3
 800385c:	2b00      	cmp	r3, #0
 800385e:	d1ae      	bne.n	80037be <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003860:	69fa      	ldr	r2, [r7, #28]
 8003862:	6839      	ldr	r1, [r7, #0]
 8003864:	68f8      	ldr	r0, [r7, #12]
 8003866:	f000 f947 	bl	8003af8 <SPI_EndRxTxTransaction>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d002      	beq.n	8003876 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2220      	movs	r2, #32
 8003874:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d10a      	bne.n	8003894 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800387e:	2300      	movs	r3, #0
 8003880:	617b      	str	r3, [r7, #20]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	617b      	str	r3, [r7, #20]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	617b      	str	r3, [r7, #20]
 8003892:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e000      	b.n	80038b2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80038b0:	2300      	movs	r3, #0
  }
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3720      	adds	r7, #32
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b088      	sub	sp, #32
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	603b      	str	r3, [r7, #0]
 80038c8:	4613      	mov	r3, r2
 80038ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80038cc:	f7fe f922 	bl	8001b14 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038d4:	1a9b      	subs	r3, r3, r2
 80038d6:	683a      	ldr	r2, [r7, #0]
 80038d8:	4413      	add	r3, r2
 80038da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80038dc:	f7fe f91a 	bl	8001b14 <HAL_GetTick>
 80038e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80038e2:	4b39      	ldr	r3, [pc, #228]	@ (80039c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	015b      	lsls	r3, r3, #5
 80038e8:	0d1b      	lsrs	r3, r3, #20
 80038ea:	69fa      	ldr	r2, [r7, #28]
 80038ec:	fb02 f303 	mul.w	r3, r2, r3
 80038f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038f2:	e055      	b.n	80039a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038fa:	d051      	beq.n	80039a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038fc:	f7fe f90a 	bl	8001b14 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	69fa      	ldr	r2, [r7, #28]
 8003908:	429a      	cmp	r2, r3
 800390a:	d902      	bls.n	8003912 <SPI_WaitFlagStateUntilTimeout+0x56>
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d13d      	bne.n	800398e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003920:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800392a:	d111      	bne.n	8003950 <SPI_WaitFlagStateUntilTimeout+0x94>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003934:	d004      	beq.n	8003940 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800393e:	d107      	bne.n	8003950 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800394e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003954:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003958:	d10f      	bne.n	800397a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003968:	601a      	str	r2, [r3, #0]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003978:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2201      	movs	r2, #1
 800397e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e018      	b.n	80039c0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d102      	bne.n	800399a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003994:	2300      	movs	r3, #0
 8003996:	61fb      	str	r3, [r7, #28]
 8003998:	e002      	b.n	80039a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	3b01      	subs	r3, #1
 800399e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689a      	ldr	r2, [r3, #8]
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	4013      	ands	r3, r2
 80039aa:	68ba      	ldr	r2, [r7, #8]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	bf0c      	ite	eq
 80039b0:	2301      	moveq	r3, #1
 80039b2:	2300      	movne	r3, #0
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	461a      	mov	r2, r3
 80039b8:	79fb      	ldrb	r3, [r7, #7]
 80039ba:	429a      	cmp	r2, r3
 80039bc:	d19a      	bne.n	80038f4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3720      	adds	r7, #32
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	20000000 	.word	0x20000000

080039cc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b08a      	sub	sp, #40	@ 0x28
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
 80039d8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80039da:	2300      	movs	r3, #0
 80039dc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80039de:	f7fe f899 	bl	8001b14 <HAL_GetTick>
 80039e2:	4602      	mov	r2, r0
 80039e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e6:	1a9b      	subs	r3, r3, r2
 80039e8:	683a      	ldr	r2, [r7, #0]
 80039ea:	4413      	add	r3, r2
 80039ec:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80039ee:	f7fe f891 	bl	8001b14 <HAL_GetTick>
 80039f2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	330c      	adds	r3, #12
 80039fa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80039fc:	4b3d      	ldr	r3, [pc, #244]	@ (8003af4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	4613      	mov	r3, r2
 8003a02:	009b      	lsls	r3, r3, #2
 8003a04:	4413      	add	r3, r2
 8003a06:	00da      	lsls	r2, r3, #3
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	0d1b      	lsrs	r3, r3, #20
 8003a0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a0e:	fb02 f303 	mul.w	r3, r2, r3
 8003a12:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003a14:	e061      	b.n	8003ada <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003a1c:	d107      	bne.n	8003a2e <SPI_WaitFifoStateUntilTimeout+0x62>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d104      	bne.n	8003a2e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003a2c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a34:	d051      	beq.n	8003ada <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a36:	f7fe f86d 	bl	8001b14 <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	6a3b      	ldr	r3, [r7, #32]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d902      	bls.n	8003a4c <SPI_WaitFifoStateUntilTimeout+0x80>
 8003a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d13d      	bne.n	8003ac8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	685a      	ldr	r2, [r3, #4]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003a5a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a64:	d111      	bne.n	8003a8a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a6e:	d004      	beq.n	8003a7a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a78:	d107      	bne.n	8003a8a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a88:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a92:	d10f      	bne.n	8003ab4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003aa2:	601a      	str	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003ab2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003ac4:	2303      	movs	r3, #3
 8003ac6:	e011      	b.n	8003aec <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d102      	bne.n	8003ad4 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ad2:	e002      	b.n	8003ada <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	3b01      	subs	r3, #1
 8003ad8:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d195      	bne.n	8003a16 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8003aea:	2300      	movs	r3, #0
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3728      	adds	r7, #40	@ 0x28
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}
 8003af4:	20000000 	.word	0x20000000

08003af8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b088      	sub	sp, #32
 8003afc:	af02      	add	r7, sp, #8
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	9300      	str	r3, [sp, #0]
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f7ff ff5b 	bl	80039cc <SPI_WaitFifoStateUntilTimeout>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d007      	beq.n	8003b2c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b20:	f043 0220 	orr.w	r2, r3, #32
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	e046      	b.n	8003bba <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003b2c:	4b25      	ldr	r3, [pc, #148]	@ (8003bc4 <SPI_EndRxTxTransaction+0xcc>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a25      	ldr	r2, [pc, #148]	@ (8003bc8 <SPI_EndRxTxTransaction+0xd0>)
 8003b32:	fba2 2303 	umull	r2, r3, r2, r3
 8003b36:	0d5b      	lsrs	r3, r3, #21
 8003b38:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003b3c:	fb02 f303 	mul.w	r3, r2, r3
 8003b40:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b4a:	d112      	bne.n	8003b72 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	9300      	str	r3, [sp, #0]
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	2200      	movs	r2, #0
 8003b54:	2180      	movs	r1, #128	@ 0x80
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	f7ff feb0 	bl	80038bc <SPI_WaitFlagStateUntilTimeout>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d016      	beq.n	8003b90 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b66:	f043 0220 	orr.w	r2, r3, #32
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e023      	b.n	8003bba <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d00a      	beq.n	8003b8e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	3b01      	subs	r3, #1
 8003b7c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b88:	2b80      	cmp	r3, #128	@ 0x80
 8003b8a:	d0f2      	beq.n	8003b72 <SPI_EndRxTxTransaction+0x7a>
 8003b8c:	e000      	b.n	8003b90 <SPI_EndRxTxTransaction+0x98>
        break;
 8003b8e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	9300      	str	r3, [sp, #0]
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	2200      	movs	r2, #0
 8003b98:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	f7ff ff15 	bl	80039cc <SPI_WaitFifoStateUntilTimeout>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d007      	beq.n	8003bb8 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bac:	f043 0220 	orr.w	r2, r3, #32
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e000      	b.n	8003bba <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3718      	adds	r7, #24
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	20000000 	.word	0x20000000
 8003bc8:	165e9f81 	.word	0x165e9f81

08003bcc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b082      	sub	sp, #8
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d101      	bne.n	8003bde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e049      	b.n	8003c72 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d106      	bne.n	8003bf8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f7fd fb1c 	bl	8001230 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2202      	movs	r2, #2
 8003bfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	3304      	adds	r3, #4
 8003c08:	4619      	mov	r1, r3
 8003c0a:	4610      	mov	r0, r2
 8003c0c:	f000 f900 	bl	8003e10 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2201      	movs	r2, #1
 8003c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c70:	2300      	movs	r3, #0
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3708      	adds	r7, #8
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
	...

08003c7c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c86:	2300      	movs	r3, #0
 8003c88:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d101      	bne.n	8003c98 <HAL_TIM_ConfigClockSource+0x1c>
 8003c94:	2302      	movs	r3, #2
 8003c96:	e0b4      	b.n	8003e02 <HAL_TIM_ConfigClockSource+0x186>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	689b      	ldr	r3, [r3, #8]
 8003cae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003cb0:	68ba      	ldr	r2, [r7, #8]
 8003cb2:	4b56      	ldr	r3, [pc, #344]	@ (8003e0c <HAL_TIM_ConfigClockSource+0x190>)
 8003cb4:	4013      	ands	r3, r2
 8003cb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003cbe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	68ba      	ldr	r2, [r7, #8]
 8003cc6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cd0:	d03e      	beq.n	8003d50 <HAL_TIM_ConfigClockSource+0xd4>
 8003cd2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cd6:	f200 8087 	bhi.w	8003de8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cde:	f000 8086 	beq.w	8003dee <HAL_TIM_ConfigClockSource+0x172>
 8003ce2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ce6:	d87f      	bhi.n	8003de8 <HAL_TIM_ConfigClockSource+0x16c>
 8003ce8:	2b70      	cmp	r3, #112	@ 0x70
 8003cea:	d01a      	beq.n	8003d22 <HAL_TIM_ConfigClockSource+0xa6>
 8003cec:	2b70      	cmp	r3, #112	@ 0x70
 8003cee:	d87b      	bhi.n	8003de8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cf0:	2b60      	cmp	r3, #96	@ 0x60
 8003cf2:	d050      	beq.n	8003d96 <HAL_TIM_ConfigClockSource+0x11a>
 8003cf4:	2b60      	cmp	r3, #96	@ 0x60
 8003cf6:	d877      	bhi.n	8003de8 <HAL_TIM_ConfigClockSource+0x16c>
 8003cf8:	2b50      	cmp	r3, #80	@ 0x50
 8003cfa:	d03c      	beq.n	8003d76 <HAL_TIM_ConfigClockSource+0xfa>
 8003cfc:	2b50      	cmp	r3, #80	@ 0x50
 8003cfe:	d873      	bhi.n	8003de8 <HAL_TIM_ConfigClockSource+0x16c>
 8003d00:	2b40      	cmp	r3, #64	@ 0x40
 8003d02:	d058      	beq.n	8003db6 <HAL_TIM_ConfigClockSource+0x13a>
 8003d04:	2b40      	cmp	r3, #64	@ 0x40
 8003d06:	d86f      	bhi.n	8003de8 <HAL_TIM_ConfigClockSource+0x16c>
 8003d08:	2b30      	cmp	r3, #48	@ 0x30
 8003d0a:	d064      	beq.n	8003dd6 <HAL_TIM_ConfigClockSource+0x15a>
 8003d0c:	2b30      	cmp	r3, #48	@ 0x30
 8003d0e:	d86b      	bhi.n	8003de8 <HAL_TIM_ConfigClockSource+0x16c>
 8003d10:	2b20      	cmp	r3, #32
 8003d12:	d060      	beq.n	8003dd6 <HAL_TIM_ConfigClockSource+0x15a>
 8003d14:	2b20      	cmp	r3, #32
 8003d16:	d867      	bhi.n	8003de8 <HAL_TIM_ConfigClockSource+0x16c>
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d05c      	beq.n	8003dd6 <HAL_TIM_ConfigClockSource+0x15a>
 8003d1c:	2b10      	cmp	r3, #16
 8003d1e:	d05a      	beq.n	8003dd6 <HAL_TIM_ConfigClockSource+0x15a>
 8003d20:	e062      	b.n	8003de8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d32:	f000 f98d 	bl	8004050 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003d44:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68ba      	ldr	r2, [r7, #8]
 8003d4c:	609a      	str	r2, [r3, #8]
      break;
 8003d4e:	e04f      	b.n	8003df0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d60:	f000 f976 	bl	8004050 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	689a      	ldr	r2, [r3, #8]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d72:	609a      	str	r2, [r3, #8]
      break;
 8003d74:	e03c      	b.n	8003df0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d82:	461a      	mov	r2, r3
 8003d84:	f000 f8ea 	bl	8003f5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2150      	movs	r1, #80	@ 0x50
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f000 f943 	bl	800401a <TIM_ITRx_SetConfig>
      break;
 8003d94:	e02c      	b.n	8003df0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003da2:	461a      	mov	r2, r3
 8003da4:	f000 f909 	bl	8003fba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2160      	movs	r1, #96	@ 0x60
 8003dae:	4618      	mov	r0, r3
 8003db0:	f000 f933 	bl	800401a <TIM_ITRx_SetConfig>
      break;
 8003db4:	e01c      	b.n	8003df0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	f000 f8ca 	bl	8003f5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2140      	movs	r1, #64	@ 0x40
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f000 f923 	bl	800401a <TIM_ITRx_SetConfig>
      break;
 8003dd4:	e00c      	b.n	8003df0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4619      	mov	r1, r3
 8003de0:	4610      	mov	r0, r2
 8003de2:	f000 f91a 	bl	800401a <TIM_ITRx_SetConfig>
      break;
 8003de6:	e003      	b.n	8003df0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003de8:	2301      	movs	r3, #1
 8003dea:	73fb      	strb	r3, [r7, #15]
      break;
 8003dec:	e000      	b.n	8003df0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003dee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2201      	movs	r2, #1
 8003df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3710      	adds	r7, #16
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	fffeff88 	.word	0xfffeff88

08003e10 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e10:	b480      	push	{r7}
 8003e12:	b085      	sub	sp, #20
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	4a43      	ldr	r2, [pc, #268]	@ (8003f30 <TIM_Base_SetConfig+0x120>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d013      	beq.n	8003e50 <TIM_Base_SetConfig+0x40>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e2e:	d00f      	beq.n	8003e50 <TIM_Base_SetConfig+0x40>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a40      	ldr	r2, [pc, #256]	@ (8003f34 <TIM_Base_SetConfig+0x124>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d00b      	beq.n	8003e50 <TIM_Base_SetConfig+0x40>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	4a3f      	ldr	r2, [pc, #252]	@ (8003f38 <TIM_Base_SetConfig+0x128>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d007      	beq.n	8003e50 <TIM_Base_SetConfig+0x40>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a3e      	ldr	r2, [pc, #248]	@ (8003f3c <TIM_Base_SetConfig+0x12c>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d003      	beq.n	8003e50 <TIM_Base_SetConfig+0x40>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	4a3d      	ldr	r2, [pc, #244]	@ (8003f40 <TIM_Base_SetConfig+0x130>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d108      	bne.n	8003e62 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	68fa      	ldr	r2, [r7, #12]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a32      	ldr	r2, [pc, #200]	@ (8003f30 <TIM_Base_SetConfig+0x120>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d02b      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e70:	d027      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4a2f      	ldr	r2, [pc, #188]	@ (8003f34 <TIM_Base_SetConfig+0x124>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d023      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a2e      	ldr	r2, [pc, #184]	@ (8003f38 <TIM_Base_SetConfig+0x128>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d01f      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a2d      	ldr	r2, [pc, #180]	@ (8003f3c <TIM_Base_SetConfig+0x12c>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d01b      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a2c      	ldr	r2, [pc, #176]	@ (8003f40 <TIM_Base_SetConfig+0x130>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d017      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a2b      	ldr	r2, [pc, #172]	@ (8003f44 <TIM_Base_SetConfig+0x134>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d013      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a2a      	ldr	r2, [pc, #168]	@ (8003f48 <TIM_Base_SetConfig+0x138>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d00f      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a29      	ldr	r2, [pc, #164]	@ (8003f4c <TIM_Base_SetConfig+0x13c>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d00b      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a28      	ldr	r2, [pc, #160]	@ (8003f50 <TIM_Base_SetConfig+0x140>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d007      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a27      	ldr	r2, [pc, #156]	@ (8003f54 <TIM_Base_SetConfig+0x144>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d003      	beq.n	8003ec2 <TIM_Base_SetConfig+0xb2>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	4a26      	ldr	r2, [pc, #152]	@ (8003f58 <TIM_Base_SetConfig+0x148>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d108      	bne.n	8003ed4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ec8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	695b      	ldr	r3, [r3, #20]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	689a      	ldr	r2, [r3, #8]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a0e      	ldr	r2, [pc, #56]	@ (8003f30 <TIM_Base_SetConfig+0x120>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d003      	beq.n	8003f02 <TIM_Base_SetConfig+0xf2>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a10      	ldr	r2, [pc, #64]	@ (8003f40 <TIM_Base_SetConfig+0x130>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d103      	bne.n	8003f0a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	691a      	ldr	r2, [r3, #16]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f043 0204 	orr.w	r2, r3, #4
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2201      	movs	r2, #1
 8003f1a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	601a      	str	r2, [r3, #0]
}
 8003f22:	bf00      	nop
 8003f24:	3714      	adds	r7, #20
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop
 8003f30:	40010000 	.word	0x40010000
 8003f34:	40000400 	.word	0x40000400
 8003f38:	40000800 	.word	0x40000800
 8003f3c:	40000c00 	.word	0x40000c00
 8003f40:	40010400 	.word	0x40010400
 8003f44:	40014000 	.word	0x40014000
 8003f48:	40014400 	.word	0x40014400
 8003f4c:	40014800 	.word	0x40014800
 8003f50:	40001800 	.word	0x40001800
 8003f54:	40001c00 	.word	0x40001c00
 8003f58:	40002000 	.word	0x40002000

08003f5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b087      	sub	sp, #28
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	60f8      	str	r0, [r7, #12]
 8003f64:	60b9      	str	r1, [r7, #8]
 8003f66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6a1b      	ldr	r3, [r3, #32]
 8003f6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6a1b      	ldr	r3, [r3, #32]
 8003f72:	f023 0201 	bic.w	r2, r3, #1
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	699b      	ldr	r3, [r3, #24]
 8003f7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	011b      	lsls	r3, r3, #4
 8003f8c:	693a      	ldr	r2, [r7, #16]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f92:	697b      	ldr	r3, [r7, #20]
 8003f94:	f023 030a 	bic.w	r3, r3, #10
 8003f98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f9a:	697a      	ldr	r2, [r7, #20]
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	693a      	ldr	r2, [r7, #16]
 8003fa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	697a      	ldr	r2, [r7, #20]
 8003fac:	621a      	str	r2, [r3, #32]
}
 8003fae:	bf00      	nop
 8003fb0:	371c      	adds	r7, #28
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb8:	4770      	bx	lr

08003fba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fba:	b480      	push	{r7}
 8003fbc:	b087      	sub	sp, #28
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	60f8      	str	r0, [r7, #12]
 8003fc2:	60b9      	str	r1, [r7, #8]
 8003fc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	6a1b      	ldr	r3, [r3, #32]
 8003fca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6a1b      	ldr	r3, [r3, #32]
 8003fd0:	f023 0210 	bic.w	r2, r3, #16
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003fe4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	031b      	lsls	r3, r3, #12
 8003fea:	693a      	ldr	r2, [r7, #16]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003ff6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	011b      	lsls	r3, r3, #4
 8003ffc:	697a      	ldr	r2, [r7, #20]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	693a      	ldr	r2, [r7, #16]
 8004006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	697a      	ldr	r2, [r7, #20]
 800400c:	621a      	str	r2, [r3, #32]
}
 800400e:	bf00      	nop
 8004010:	371c      	adds	r7, #28
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800401a:	b480      	push	{r7}
 800401c:	b085      	sub	sp, #20
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
 8004022:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004030:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004032:	683a      	ldr	r2, [r7, #0]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	4313      	orrs	r3, r2
 8004038:	f043 0307 	orr.w	r3, r3, #7
 800403c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	609a      	str	r2, [r3, #8]
}
 8004044:	bf00      	nop
 8004046:	3714      	adds	r7, #20
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004050:	b480      	push	{r7}
 8004052:	b087      	sub	sp, #28
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
 800405c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800406a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	021a      	lsls	r2, r3, #8
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	431a      	orrs	r2, r3
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	4313      	orrs	r3, r2
 8004078:	697a      	ldr	r2, [r7, #20]
 800407a:	4313      	orrs	r3, r2
 800407c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	609a      	str	r2, [r3, #8]
}
 8004084:	bf00      	nop
 8004086:	371c      	adds	r7, #28
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004090:	b480      	push	{r7}
 8004092:	b085      	sub	sp, #20
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d101      	bne.n	80040a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040a4:	2302      	movs	r3, #2
 80040a6:	e06d      	b.n	8004184 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2202      	movs	r2, #2
 80040b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a30      	ldr	r2, [pc, #192]	@ (8004190 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d004      	beq.n	80040dc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a2f      	ldr	r2, [pc, #188]	@ (8004194 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d108      	bne.n	80040ee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80040e2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	68fa      	ldr	r2, [r7, #12]
 80040ea:	4313      	orrs	r3, r2
 80040ec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040f4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	68fa      	ldr	r2, [r7, #12]
 8004106:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a20      	ldr	r2, [pc, #128]	@ (8004190 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d022      	beq.n	8004158 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800411a:	d01d      	beq.n	8004158 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a1d      	ldr	r2, [pc, #116]	@ (8004198 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d018      	beq.n	8004158 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a1c      	ldr	r2, [pc, #112]	@ (800419c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d013      	beq.n	8004158 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a1a      	ldr	r2, [pc, #104]	@ (80041a0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d00e      	beq.n	8004158 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a15      	ldr	r2, [pc, #84]	@ (8004194 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d009      	beq.n	8004158 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a16      	ldr	r2, [pc, #88]	@ (80041a4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d004      	beq.n	8004158 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a15      	ldr	r2, [pc, #84]	@ (80041a8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d10c      	bne.n	8004172 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004158:	68bb      	ldr	r3, [r7, #8]
 800415a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800415e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	68ba      	ldr	r2, [r7, #8]
 8004166:	4313      	orrs	r3, r2
 8004168:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	68ba      	ldr	r2, [r7, #8]
 8004170:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2201      	movs	r2, #1
 8004176:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	3714      	adds	r7, #20
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr
 8004190:	40010000 	.word	0x40010000
 8004194:	40010400 	.word	0x40010400
 8004198:	40000400 	.word	0x40000400
 800419c:	40000800 	.word	0x40000800
 80041a0:	40000c00 	.word	0x40000c00
 80041a4:	40014000 	.word	0x40014000
 80041a8:	40001800 	.word	0x40001800

080041ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e040      	b.n	8004240 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d106      	bne.n	80041d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f7fd f8bc 	bl	800134c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2224      	movs	r2, #36	@ 0x24
 80041d8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f022 0201 	bic.w	r2, r2, #1
 80041e8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d002      	beq.n	80041f8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 fa8c 	bl	8004710 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f000 f825 	bl	8004248 <UART_SetConfig>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b01      	cmp	r3, #1
 8004202:	d101      	bne.n	8004208 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e01b      	b.n	8004240 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	685a      	ldr	r2, [r3, #4]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004216:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	689a      	ldr	r2, [r3, #8]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004226:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f042 0201 	orr.w	r2, r2, #1
 8004236:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f000 fb0b 	bl	8004854 <UART_CheckIdleState>
 800423e:	4603      	mov	r3, r0
}
 8004240:	4618      	mov	r0, r3
 8004242:	3708      	adds	r7, #8
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b088      	sub	sp, #32
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004250:	2300      	movs	r3, #0
 8004252:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	689a      	ldr	r2, [r3, #8]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	691b      	ldr	r3, [r3, #16]
 800425c:	431a      	orrs	r2, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	431a      	orrs	r2, r3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	69db      	ldr	r3, [r3, #28]
 8004268:	4313      	orrs	r3, r2
 800426a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	4ba6      	ldr	r3, [pc, #664]	@ (800450c <UART_SetConfig+0x2c4>)
 8004274:	4013      	ands	r3, r2
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	6812      	ldr	r2, [r2, #0]
 800427a:	6979      	ldr	r1, [r7, #20]
 800427c:	430b      	orrs	r3, r1
 800427e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	68da      	ldr	r2, [r3, #12]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	430a      	orrs	r2, r1
 8004294:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	699b      	ldr	r3, [r3, #24]
 800429a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6a1b      	ldr	r3, [r3, #32]
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	697a      	ldr	r2, [r7, #20]
 80042b6:	430a      	orrs	r2, r1
 80042b8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a94      	ldr	r2, [pc, #592]	@ (8004510 <UART_SetConfig+0x2c8>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d120      	bne.n	8004306 <UART_SetConfig+0xbe>
 80042c4:	4b93      	ldr	r3, [pc, #588]	@ (8004514 <UART_SetConfig+0x2cc>)
 80042c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ca:	f003 0303 	and.w	r3, r3, #3
 80042ce:	2b03      	cmp	r3, #3
 80042d0:	d816      	bhi.n	8004300 <UART_SetConfig+0xb8>
 80042d2:	a201      	add	r2, pc, #4	@ (adr r2, 80042d8 <UART_SetConfig+0x90>)
 80042d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042d8:	080042e9 	.word	0x080042e9
 80042dc:	080042f5 	.word	0x080042f5
 80042e0:	080042ef 	.word	0x080042ef
 80042e4:	080042fb 	.word	0x080042fb
 80042e8:	2301      	movs	r3, #1
 80042ea:	77fb      	strb	r3, [r7, #31]
 80042ec:	e150      	b.n	8004590 <UART_SetConfig+0x348>
 80042ee:	2302      	movs	r3, #2
 80042f0:	77fb      	strb	r3, [r7, #31]
 80042f2:	e14d      	b.n	8004590 <UART_SetConfig+0x348>
 80042f4:	2304      	movs	r3, #4
 80042f6:	77fb      	strb	r3, [r7, #31]
 80042f8:	e14a      	b.n	8004590 <UART_SetConfig+0x348>
 80042fa:	2308      	movs	r3, #8
 80042fc:	77fb      	strb	r3, [r7, #31]
 80042fe:	e147      	b.n	8004590 <UART_SetConfig+0x348>
 8004300:	2310      	movs	r3, #16
 8004302:	77fb      	strb	r3, [r7, #31]
 8004304:	e144      	b.n	8004590 <UART_SetConfig+0x348>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a83      	ldr	r2, [pc, #524]	@ (8004518 <UART_SetConfig+0x2d0>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d132      	bne.n	8004376 <UART_SetConfig+0x12e>
 8004310:	4b80      	ldr	r3, [pc, #512]	@ (8004514 <UART_SetConfig+0x2cc>)
 8004312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004316:	f003 030c 	and.w	r3, r3, #12
 800431a:	2b0c      	cmp	r3, #12
 800431c:	d828      	bhi.n	8004370 <UART_SetConfig+0x128>
 800431e:	a201      	add	r2, pc, #4	@ (adr r2, 8004324 <UART_SetConfig+0xdc>)
 8004320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004324:	08004359 	.word	0x08004359
 8004328:	08004371 	.word	0x08004371
 800432c:	08004371 	.word	0x08004371
 8004330:	08004371 	.word	0x08004371
 8004334:	08004365 	.word	0x08004365
 8004338:	08004371 	.word	0x08004371
 800433c:	08004371 	.word	0x08004371
 8004340:	08004371 	.word	0x08004371
 8004344:	0800435f 	.word	0x0800435f
 8004348:	08004371 	.word	0x08004371
 800434c:	08004371 	.word	0x08004371
 8004350:	08004371 	.word	0x08004371
 8004354:	0800436b 	.word	0x0800436b
 8004358:	2300      	movs	r3, #0
 800435a:	77fb      	strb	r3, [r7, #31]
 800435c:	e118      	b.n	8004590 <UART_SetConfig+0x348>
 800435e:	2302      	movs	r3, #2
 8004360:	77fb      	strb	r3, [r7, #31]
 8004362:	e115      	b.n	8004590 <UART_SetConfig+0x348>
 8004364:	2304      	movs	r3, #4
 8004366:	77fb      	strb	r3, [r7, #31]
 8004368:	e112      	b.n	8004590 <UART_SetConfig+0x348>
 800436a:	2308      	movs	r3, #8
 800436c:	77fb      	strb	r3, [r7, #31]
 800436e:	e10f      	b.n	8004590 <UART_SetConfig+0x348>
 8004370:	2310      	movs	r3, #16
 8004372:	77fb      	strb	r3, [r7, #31]
 8004374:	e10c      	b.n	8004590 <UART_SetConfig+0x348>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a68      	ldr	r2, [pc, #416]	@ (800451c <UART_SetConfig+0x2d4>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d120      	bne.n	80043c2 <UART_SetConfig+0x17a>
 8004380:	4b64      	ldr	r3, [pc, #400]	@ (8004514 <UART_SetConfig+0x2cc>)
 8004382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004386:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800438a:	2b30      	cmp	r3, #48	@ 0x30
 800438c:	d013      	beq.n	80043b6 <UART_SetConfig+0x16e>
 800438e:	2b30      	cmp	r3, #48	@ 0x30
 8004390:	d814      	bhi.n	80043bc <UART_SetConfig+0x174>
 8004392:	2b20      	cmp	r3, #32
 8004394:	d009      	beq.n	80043aa <UART_SetConfig+0x162>
 8004396:	2b20      	cmp	r3, #32
 8004398:	d810      	bhi.n	80043bc <UART_SetConfig+0x174>
 800439a:	2b00      	cmp	r3, #0
 800439c:	d002      	beq.n	80043a4 <UART_SetConfig+0x15c>
 800439e:	2b10      	cmp	r3, #16
 80043a0:	d006      	beq.n	80043b0 <UART_SetConfig+0x168>
 80043a2:	e00b      	b.n	80043bc <UART_SetConfig+0x174>
 80043a4:	2300      	movs	r3, #0
 80043a6:	77fb      	strb	r3, [r7, #31]
 80043a8:	e0f2      	b.n	8004590 <UART_SetConfig+0x348>
 80043aa:	2302      	movs	r3, #2
 80043ac:	77fb      	strb	r3, [r7, #31]
 80043ae:	e0ef      	b.n	8004590 <UART_SetConfig+0x348>
 80043b0:	2304      	movs	r3, #4
 80043b2:	77fb      	strb	r3, [r7, #31]
 80043b4:	e0ec      	b.n	8004590 <UART_SetConfig+0x348>
 80043b6:	2308      	movs	r3, #8
 80043b8:	77fb      	strb	r3, [r7, #31]
 80043ba:	e0e9      	b.n	8004590 <UART_SetConfig+0x348>
 80043bc:	2310      	movs	r3, #16
 80043be:	77fb      	strb	r3, [r7, #31]
 80043c0:	e0e6      	b.n	8004590 <UART_SetConfig+0x348>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a56      	ldr	r2, [pc, #344]	@ (8004520 <UART_SetConfig+0x2d8>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d120      	bne.n	800440e <UART_SetConfig+0x1c6>
 80043cc:	4b51      	ldr	r3, [pc, #324]	@ (8004514 <UART_SetConfig+0x2cc>)
 80043ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043d2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80043d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80043d8:	d013      	beq.n	8004402 <UART_SetConfig+0x1ba>
 80043da:	2bc0      	cmp	r3, #192	@ 0xc0
 80043dc:	d814      	bhi.n	8004408 <UART_SetConfig+0x1c0>
 80043de:	2b80      	cmp	r3, #128	@ 0x80
 80043e0:	d009      	beq.n	80043f6 <UART_SetConfig+0x1ae>
 80043e2:	2b80      	cmp	r3, #128	@ 0x80
 80043e4:	d810      	bhi.n	8004408 <UART_SetConfig+0x1c0>
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d002      	beq.n	80043f0 <UART_SetConfig+0x1a8>
 80043ea:	2b40      	cmp	r3, #64	@ 0x40
 80043ec:	d006      	beq.n	80043fc <UART_SetConfig+0x1b4>
 80043ee:	e00b      	b.n	8004408 <UART_SetConfig+0x1c0>
 80043f0:	2300      	movs	r3, #0
 80043f2:	77fb      	strb	r3, [r7, #31]
 80043f4:	e0cc      	b.n	8004590 <UART_SetConfig+0x348>
 80043f6:	2302      	movs	r3, #2
 80043f8:	77fb      	strb	r3, [r7, #31]
 80043fa:	e0c9      	b.n	8004590 <UART_SetConfig+0x348>
 80043fc:	2304      	movs	r3, #4
 80043fe:	77fb      	strb	r3, [r7, #31]
 8004400:	e0c6      	b.n	8004590 <UART_SetConfig+0x348>
 8004402:	2308      	movs	r3, #8
 8004404:	77fb      	strb	r3, [r7, #31]
 8004406:	e0c3      	b.n	8004590 <UART_SetConfig+0x348>
 8004408:	2310      	movs	r3, #16
 800440a:	77fb      	strb	r3, [r7, #31]
 800440c:	e0c0      	b.n	8004590 <UART_SetConfig+0x348>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a44      	ldr	r2, [pc, #272]	@ (8004524 <UART_SetConfig+0x2dc>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d125      	bne.n	8004464 <UART_SetConfig+0x21c>
 8004418:	4b3e      	ldr	r3, [pc, #248]	@ (8004514 <UART_SetConfig+0x2cc>)
 800441a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800441e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004422:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004426:	d017      	beq.n	8004458 <UART_SetConfig+0x210>
 8004428:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800442c:	d817      	bhi.n	800445e <UART_SetConfig+0x216>
 800442e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004432:	d00b      	beq.n	800444c <UART_SetConfig+0x204>
 8004434:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004438:	d811      	bhi.n	800445e <UART_SetConfig+0x216>
 800443a:	2b00      	cmp	r3, #0
 800443c:	d003      	beq.n	8004446 <UART_SetConfig+0x1fe>
 800443e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004442:	d006      	beq.n	8004452 <UART_SetConfig+0x20a>
 8004444:	e00b      	b.n	800445e <UART_SetConfig+0x216>
 8004446:	2300      	movs	r3, #0
 8004448:	77fb      	strb	r3, [r7, #31]
 800444a:	e0a1      	b.n	8004590 <UART_SetConfig+0x348>
 800444c:	2302      	movs	r3, #2
 800444e:	77fb      	strb	r3, [r7, #31]
 8004450:	e09e      	b.n	8004590 <UART_SetConfig+0x348>
 8004452:	2304      	movs	r3, #4
 8004454:	77fb      	strb	r3, [r7, #31]
 8004456:	e09b      	b.n	8004590 <UART_SetConfig+0x348>
 8004458:	2308      	movs	r3, #8
 800445a:	77fb      	strb	r3, [r7, #31]
 800445c:	e098      	b.n	8004590 <UART_SetConfig+0x348>
 800445e:	2310      	movs	r3, #16
 8004460:	77fb      	strb	r3, [r7, #31]
 8004462:	e095      	b.n	8004590 <UART_SetConfig+0x348>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a2f      	ldr	r2, [pc, #188]	@ (8004528 <UART_SetConfig+0x2e0>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d125      	bne.n	80044ba <UART_SetConfig+0x272>
 800446e:	4b29      	ldr	r3, [pc, #164]	@ (8004514 <UART_SetConfig+0x2cc>)
 8004470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004474:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004478:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800447c:	d017      	beq.n	80044ae <UART_SetConfig+0x266>
 800447e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004482:	d817      	bhi.n	80044b4 <UART_SetConfig+0x26c>
 8004484:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004488:	d00b      	beq.n	80044a2 <UART_SetConfig+0x25a>
 800448a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800448e:	d811      	bhi.n	80044b4 <UART_SetConfig+0x26c>
 8004490:	2b00      	cmp	r3, #0
 8004492:	d003      	beq.n	800449c <UART_SetConfig+0x254>
 8004494:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004498:	d006      	beq.n	80044a8 <UART_SetConfig+0x260>
 800449a:	e00b      	b.n	80044b4 <UART_SetConfig+0x26c>
 800449c:	2301      	movs	r3, #1
 800449e:	77fb      	strb	r3, [r7, #31]
 80044a0:	e076      	b.n	8004590 <UART_SetConfig+0x348>
 80044a2:	2302      	movs	r3, #2
 80044a4:	77fb      	strb	r3, [r7, #31]
 80044a6:	e073      	b.n	8004590 <UART_SetConfig+0x348>
 80044a8:	2304      	movs	r3, #4
 80044aa:	77fb      	strb	r3, [r7, #31]
 80044ac:	e070      	b.n	8004590 <UART_SetConfig+0x348>
 80044ae:	2308      	movs	r3, #8
 80044b0:	77fb      	strb	r3, [r7, #31]
 80044b2:	e06d      	b.n	8004590 <UART_SetConfig+0x348>
 80044b4:	2310      	movs	r3, #16
 80044b6:	77fb      	strb	r3, [r7, #31]
 80044b8:	e06a      	b.n	8004590 <UART_SetConfig+0x348>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a1b      	ldr	r2, [pc, #108]	@ (800452c <UART_SetConfig+0x2e4>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d138      	bne.n	8004536 <UART_SetConfig+0x2ee>
 80044c4:	4b13      	ldr	r3, [pc, #76]	@ (8004514 <UART_SetConfig+0x2cc>)
 80044c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ca:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80044ce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80044d2:	d017      	beq.n	8004504 <UART_SetConfig+0x2bc>
 80044d4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80044d8:	d82a      	bhi.n	8004530 <UART_SetConfig+0x2e8>
 80044da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044de:	d00b      	beq.n	80044f8 <UART_SetConfig+0x2b0>
 80044e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044e4:	d824      	bhi.n	8004530 <UART_SetConfig+0x2e8>
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d003      	beq.n	80044f2 <UART_SetConfig+0x2aa>
 80044ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044ee:	d006      	beq.n	80044fe <UART_SetConfig+0x2b6>
 80044f0:	e01e      	b.n	8004530 <UART_SetConfig+0x2e8>
 80044f2:	2300      	movs	r3, #0
 80044f4:	77fb      	strb	r3, [r7, #31]
 80044f6:	e04b      	b.n	8004590 <UART_SetConfig+0x348>
 80044f8:	2302      	movs	r3, #2
 80044fa:	77fb      	strb	r3, [r7, #31]
 80044fc:	e048      	b.n	8004590 <UART_SetConfig+0x348>
 80044fe:	2304      	movs	r3, #4
 8004500:	77fb      	strb	r3, [r7, #31]
 8004502:	e045      	b.n	8004590 <UART_SetConfig+0x348>
 8004504:	2308      	movs	r3, #8
 8004506:	77fb      	strb	r3, [r7, #31]
 8004508:	e042      	b.n	8004590 <UART_SetConfig+0x348>
 800450a:	bf00      	nop
 800450c:	efff69f3 	.word	0xefff69f3
 8004510:	40011000 	.word	0x40011000
 8004514:	40023800 	.word	0x40023800
 8004518:	40004400 	.word	0x40004400
 800451c:	40004800 	.word	0x40004800
 8004520:	40004c00 	.word	0x40004c00
 8004524:	40005000 	.word	0x40005000
 8004528:	40011400 	.word	0x40011400
 800452c:	40007800 	.word	0x40007800
 8004530:	2310      	movs	r3, #16
 8004532:	77fb      	strb	r3, [r7, #31]
 8004534:	e02c      	b.n	8004590 <UART_SetConfig+0x348>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a72      	ldr	r2, [pc, #456]	@ (8004704 <UART_SetConfig+0x4bc>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d125      	bne.n	800458c <UART_SetConfig+0x344>
 8004540:	4b71      	ldr	r3, [pc, #452]	@ (8004708 <UART_SetConfig+0x4c0>)
 8004542:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004546:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800454a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800454e:	d017      	beq.n	8004580 <UART_SetConfig+0x338>
 8004550:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004554:	d817      	bhi.n	8004586 <UART_SetConfig+0x33e>
 8004556:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800455a:	d00b      	beq.n	8004574 <UART_SetConfig+0x32c>
 800455c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004560:	d811      	bhi.n	8004586 <UART_SetConfig+0x33e>
 8004562:	2b00      	cmp	r3, #0
 8004564:	d003      	beq.n	800456e <UART_SetConfig+0x326>
 8004566:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800456a:	d006      	beq.n	800457a <UART_SetConfig+0x332>
 800456c:	e00b      	b.n	8004586 <UART_SetConfig+0x33e>
 800456e:	2300      	movs	r3, #0
 8004570:	77fb      	strb	r3, [r7, #31]
 8004572:	e00d      	b.n	8004590 <UART_SetConfig+0x348>
 8004574:	2302      	movs	r3, #2
 8004576:	77fb      	strb	r3, [r7, #31]
 8004578:	e00a      	b.n	8004590 <UART_SetConfig+0x348>
 800457a:	2304      	movs	r3, #4
 800457c:	77fb      	strb	r3, [r7, #31]
 800457e:	e007      	b.n	8004590 <UART_SetConfig+0x348>
 8004580:	2308      	movs	r3, #8
 8004582:	77fb      	strb	r3, [r7, #31]
 8004584:	e004      	b.n	8004590 <UART_SetConfig+0x348>
 8004586:	2310      	movs	r3, #16
 8004588:	77fb      	strb	r3, [r7, #31]
 800458a:	e001      	b.n	8004590 <UART_SetConfig+0x348>
 800458c:	2310      	movs	r3, #16
 800458e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	69db      	ldr	r3, [r3, #28]
 8004594:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004598:	d15b      	bne.n	8004652 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800459a:	7ffb      	ldrb	r3, [r7, #31]
 800459c:	2b08      	cmp	r3, #8
 800459e:	d828      	bhi.n	80045f2 <UART_SetConfig+0x3aa>
 80045a0:	a201      	add	r2, pc, #4	@ (adr r2, 80045a8 <UART_SetConfig+0x360>)
 80045a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045a6:	bf00      	nop
 80045a8:	080045cd 	.word	0x080045cd
 80045ac:	080045d5 	.word	0x080045d5
 80045b0:	080045dd 	.word	0x080045dd
 80045b4:	080045f3 	.word	0x080045f3
 80045b8:	080045e3 	.word	0x080045e3
 80045bc:	080045f3 	.word	0x080045f3
 80045c0:	080045f3 	.word	0x080045f3
 80045c4:	080045f3 	.word	0x080045f3
 80045c8:	080045eb 	.word	0x080045eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045cc:	f7fe fada 	bl	8002b84 <HAL_RCC_GetPCLK1Freq>
 80045d0:	61b8      	str	r0, [r7, #24]
        break;
 80045d2:	e013      	b.n	80045fc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045d4:	f7fe faea 	bl	8002bac <HAL_RCC_GetPCLK2Freq>
 80045d8:	61b8      	str	r0, [r7, #24]
        break;
 80045da:	e00f      	b.n	80045fc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80045dc:	4b4b      	ldr	r3, [pc, #300]	@ (800470c <UART_SetConfig+0x4c4>)
 80045de:	61bb      	str	r3, [r7, #24]
        break;
 80045e0:	e00c      	b.n	80045fc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80045e2:	f7fe f9bd 	bl	8002960 <HAL_RCC_GetSysClockFreq>
 80045e6:	61b8      	str	r0, [r7, #24]
        break;
 80045e8:	e008      	b.n	80045fc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045ee:	61bb      	str	r3, [r7, #24]
        break;
 80045f0:	e004      	b.n	80045fc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80045f2:	2300      	movs	r3, #0
 80045f4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	77bb      	strb	r3, [r7, #30]
        break;
 80045fa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d074      	beq.n	80046ec <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004602:	69bb      	ldr	r3, [r7, #24]
 8004604:	005a      	lsls	r2, r3, #1
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	085b      	lsrs	r3, r3, #1
 800460c:	441a      	add	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	fbb2 f3f3 	udiv	r3, r2, r3
 8004616:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004618:	693b      	ldr	r3, [r7, #16]
 800461a:	2b0f      	cmp	r3, #15
 800461c:	d916      	bls.n	800464c <UART_SetConfig+0x404>
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004624:	d212      	bcs.n	800464c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	b29b      	uxth	r3, r3
 800462a:	f023 030f 	bic.w	r3, r3, #15
 800462e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	085b      	lsrs	r3, r3, #1
 8004634:	b29b      	uxth	r3, r3
 8004636:	f003 0307 	and.w	r3, r3, #7
 800463a:	b29a      	uxth	r2, r3
 800463c:	89fb      	ldrh	r3, [r7, #14]
 800463e:	4313      	orrs	r3, r2
 8004640:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	89fa      	ldrh	r2, [r7, #14]
 8004648:	60da      	str	r2, [r3, #12]
 800464a:	e04f      	b.n	80046ec <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	77bb      	strb	r3, [r7, #30]
 8004650:	e04c      	b.n	80046ec <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004652:	7ffb      	ldrb	r3, [r7, #31]
 8004654:	2b08      	cmp	r3, #8
 8004656:	d828      	bhi.n	80046aa <UART_SetConfig+0x462>
 8004658:	a201      	add	r2, pc, #4	@ (adr r2, 8004660 <UART_SetConfig+0x418>)
 800465a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800465e:	bf00      	nop
 8004660:	08004685 	.word	0x08004685
 8004664:	0800468d 	.word	0x0800468d
 8004668:	08004695 	.word	0x08004695
 800466c:	080046ab 	.word	0x080046ab
 8004670:	0800469b 	.word	0x0800469b
 8004674:	080046ab 	.word	0x080046ab
 8004678:	080046ab 	.word	0x080046ab
 800467c:	080046ab 	.word	0x080046ab
 8004680:	080046a3 	.word	0x080046a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004684:	f7fe fa7e 	bl	8002b84 <HAL_RCC_GetPCLK1Freq>
 8004688:	61b8      	str	r0, [r7, #24]
        break;
 800468a:	e013      	b.n	80046b4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800468c:	f7fe fa8e 	bl	8002bac <HAL_RCC_GetPCLK2Freq>
 8004690:	61b8      	str	r0, [r7, #24]
        break;
 8004692:	e00f      	b.n	80046b4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004694:	4b1d      	ldr	r3, [pc, #116]	@ (800470c <UART_SetConfig+0x4c4>)
 8004696:	61bb      	str	r3, [r7, #24]
        break;
 8004698:	e00c      	b.n	80046b4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800469a:	f7fe f961 	bl	8002960 <HAL_RCC_GetSysClockFreq>
 800469e:	61b8      	str	r0, [r7, #24]
        break;
 80046a0:	e008      	b.n	80046b4 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046a6:	61bb      	str	r3, [r7, #24]
        break;
 80046a8:	e004      	b.n	80046b4 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80046aa:	2300      	movs	r3, #0
 80046ac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	77bb      	strb	r3, [r7, #30]
        break;
 80046b2:	bf00      	nop
    }

    if (pclk != 0U)
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d018      	beq.n	80046ec <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	085a      	lsrs	r2, r3, #1
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	441a      	add	r2, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046cc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	2b0f      	cmp	r3, #15
 80046d2:	d909      	bls.n	80046e8 <UART_SetConfig+0x4a0>
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046da:	d205      	bcs.n	80046e8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	b29a      	uxth	r2, r3
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	60da      	str	r2, [r3, #12]
 80046e6:	e001      	b.n	80046ec <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80046f8:	7fbb      	ldrb	r3, [r7, #30]
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3720      	adds	r7, #32
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}
 8004702:	bf00      	nop
 8004704:	40007c00 	.word	0x40007c00
 8004708:	40023800 	.word	0x40023800
 800470c:	00f42400 	.word	0x00f42400

08004710 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800471c:	f003 0308 	and.w	r3, r3, #8
 8004720:	2b00      	cmp	r3, #0
 8004722:	d00a      	beq.n	800473a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	430a      	orrs	r2, r1
 8004738:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800473e:	f003 0301 	and.w	r3, r3, #1
 8004742:	2b00      	cmp	r3, #0
 8004744:	d00a      	beq.n	800475c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	430a      	orrs	r2, r1
 800475a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004760:	f003 0302 	and.w	r3, r3, #2
 8004764:	2b00      	cmp	r3, #0
 8004766:	d00a      	beq.n	800477e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	430a      	orrs	r2, r1
 800477c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004782:	f003 0304 	and.w	r3, r3, #4
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00a      	beq.n	80047a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	430a      	orrs	r2, r1
 800479e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047a4:	f003 0310 	and.w	r3, r3, #16
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d00a      	beq.n	80047c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	430a      	orrs	r2, r1
 80047c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c6:	f003 0320 	and.w	r3, r3, #32
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d00a      	beq.n	80047e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	430a      	orrs	r2, r1
 80047e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d01a      	beq.n	8004826 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	685b      	ldr	r3, [r3, #4]
 80047f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	430a      	orrs	r2, r1
 8004804:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800480a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800480e:	d10a      	bne.n	8004826 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	430a      	orrs	r2, r1
 8004824:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800482a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00a      	beq.n	8004848 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	430a      	orrs	r2, r1
 8004846:	605a      	str	r2, [r3, #4]
  }
}
 8004848:	bf00      	nop
 800484a:	370c      	adds	r7, #12
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr

08004854 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b098      	sub	sp, #96	@ 0x60
 8004858:	af02      	add	r7, sp, #8
 800485a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004864:	f7fd f956 	bl	8001b14 <HAL_GetTick>
 8004868:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 0308 	and.w	r3, r3, #8
 8004874:	2b08      	cmp	r3, #8
 8004876:	d12e      	bne.n	80048d6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004878:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800487c:	9300      	str	r3, [sp, #0]
 800487e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004880:	2200      	movs	r2, #0
 8004882:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 f88c 	bl	80049a4 <UART_WaitOnFlagUntilTimeout>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	d021      	beq.n	80048d6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800489a:	e853 3f00 	ldrex	r3, [r3]
 800489e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80048a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80048a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	461a      	mov	r2, r3
 80048ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80048b2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80048b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80048b8:	e841 2300 	strex	r3, r2, [r1]
 80048bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80048be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d1e6      	bne.n	8004892 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2220      	movs	r2, #32
 80048c8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048d2:	2303      	movs	r3, #3
 80048d4:	e062      	b.n	800499c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 0304 	and.w	r3, r3, #4
 80048e0:	2b04      	cmp	r3, #4
 80048e2:	d149      	bne.n	8004978 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80048e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80048e8:	9300      	str	r3, [sp, #0]
 80048ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048ec:	2200      	movs	r2, #0
 80048ee:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f000 f856 	bl	80049a4 <UART_WaitOnFlagUntilTimeout>
 80048f8:	4603      	mov	r3, r0
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d03c      	beq.n	8004978 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004906:	e853 3f00 	ldrex	r3, [r3]
 800490a:	623b      	str	r3, [r7, #32]
   return(result);
 800490c:	6a3b      	ldr	r3, [r7, #32]
 800490e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004912:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	461a      	mov	r2, r3
 800491a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800491c:	633b      	str	r3, [r7, #48]	@ 0x30
 800491e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004920:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004922:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004924:	e841 2300 	strex	r3, r2, [r1]
 8004928:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800492a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800492c:	2b00      	cmp	r3, #0
 800492e:	d1e6      	bne.n	80048fe <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	3308      	adds	r3, #8
 8004936:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	e853 3f00 	ldrex	r3, [r3]
 800493e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f023 0301 	bic.w	r3, r3, #1
 8004946:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	3308      	adds	r3, #8
 800494e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004950:	61fa      	str	r2, [r7, #28]
 8004952:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004954:	69b9      	ldr	r1, [r7, #24]
 8004956:	69fa      	ldr	r2, [r7, #28]
 8004958:	e841 2300 	strex	r3, r2, [r1]
 800495c:	617b      	str	r3, [r7, #20]
   return(result);
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d1e5      	bne.n	8004930 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2220      	movs	r2, #32
 8004968:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e011      	b.n	800499c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2220      	movs	r2, #32
 800497c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2220      	movs	r2, #32
 8004982:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800499a:	2300      	movs	r3, #0
}
 800499c:	4618      	mov	r0, r3
 800499e:	3758      	adds	r7, #88	@ 0x58
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}

080049a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	60f8      	str	r0, [r7, #12]
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	603b      	str	r3, [r7, #0]
 80049b0:	4613      	mov	r3, r2
 80049b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049b4:	e04f      	b.n	8004a56 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049b6:	69bb      	ldr	r3, [r7, #24]
 80049b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049bc:	d04b      	beq.n	8004a56 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049be:	f7fd f8a9 	bl	8001b14 <HAL_GetTick>
 80049c2:	4602      	mov	r2, r0
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	69ba      	ldr	r2, [r7, #24]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d302      	bcc.n	80049d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80049ce:	69bb      	ldr	r3, [r7, #24]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d101      	bne.n	80049d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80049d4:	2303      	movs	r3, #3
 80049d6:	e04e      	b.n	8004a76 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0304 	and.w	r3, r3, #4
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d037      	beq.n	8004a56 <UART_WaitOnFlagUntilTimeout+0xb2>
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	2b80      	cmp	r3, #128	@ 0x80
 80049ea:	d034      	beq.n	8004a56 <UART_WaitOnFlagUntilTimeout+0xb2>
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	2b40      	cmp	r3, #64	@ 0x40
 80049f0:	d031      	beq.n	8004a56 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	69db      	ldr	r3, [r3, #28]
 80049f8:	f003 0308 	and.w	r3, r3, #8
 80049fc:	2b08      	cmp	r3, #8
 80049fe:	d110      	bne.n	8004a22 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2208      	movs	r2, #8
 8004a06:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f000 f838 	bl	8004a7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2208      	movs	r2, #8
 8004a12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e029      	b.n	8004a76 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	69db      	ldr	r3, [r3, #28]
 8004a28:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a2c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a30:	d111      	bne.n	8004a56 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004a3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004a3c:	68f8      	ldr	r0, [r7, #12]
 8004a3e:	f000 f81e 	bl	8004a7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2220      	movs	r2, #32
 8004a46:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004a52:	2303      	movs	r3, #3
 8004a54:	e00f      	b.n	8004a76 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	69da      	ldr	r2, [r3, #28]
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	4013      	ands	r3, r2
 8004a60:	68ba      	ldr	r2, [r7, #8]
 8004a62:	429a      	cmp	r2, r3
 8004a64:	bf0c      	ite	eq
 8004a66:	2301      	moveq	r3, #1
 8004a68:	2300      	movne	r3, #0
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	79fb      	ldrb	r3, [r7, #7]
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d0a0      	beq.n	80049b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3710      	adds	r7, #16
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}

08004a7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a7e:	b480      	push	{r7}
 8004a80:	b095      	sub	sp, #84	@ 0x54
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a8e:	e853 3f00 	ldrex	r3, [r3]
 8004a92:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a96:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	461a      	mov	r2, r3
 8004aa2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004aa4:	643b      	str	r3, [r7, #64]	@ 0x40
 8004aa6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aa8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004aaa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004aac:	e841 2300 	strex	r3, r2, [r1]
 8004ab0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d1e6      	bne.n	8004a86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	3308      	adds	r3, #8
 8004abe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac0:	6a3b      	ldr	r3, [r7, #32]
 8004ac2:	e853 3f00 	ldrex	r3, [r3]
 8004ac6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	f023 0301 	bic.w	r3, r3, #1
 8004ace:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	3308      	adds	r3, #8
 8004ad6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ad8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ada:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004adc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ade:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ae0:	e841 2300 	strex	r3, r2, [r1]
 8004ae4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1e5      	bne.n	8004ab8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d118      	bne.n	8004b26 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	e853 3f00 	ldrex	r3, [r3]
 8004b00:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	f023 0310 	bic.w	r3, r3, #16
 8004b08:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	461a      	mov	r2, r3
 8004b10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b12:	61bb      	str	r3, [r7, #24]
 8004b14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b16:	6979      	ldr	r1, [r7, #20]
 8004b18:	69ba      	ldr	r2, [r7, #24]
 8004b1a:	e841 2300 	strex	r3, r2, [r1]
 8004b1e:	613b      	str	r3, [r7, #16]
   return(result);
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d1e6      	bne.n	8004af4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2220      	movs	r2, #32
 8004b2a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2200      	movs	r2, #0
 8004b38:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004b3a:	bf00      	nop
 8004b3c:	3754      	adds	r7, #84	@ 0x54
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr

08004b46 <__cvt>:
 8004b46:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b48:	ed2d 8b02 	vpush	{d8}
 8004b4c:	eeb0 8b40 	vmov.f64	d8, d0
 8004b50:	b085      	sub	sp, #20
 8004b52:	4617      	mov	r7, r2
 8004b54:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8004b56:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004b58:	ee18 2a90 	vmov	r2, s17
 8004b5c:	f025 0520 	bic.w	r5, r5, #32
 8004b60:	2a00      	cmp	r2, #0
 8004b62:	bfb6      	itet	lt
 8004b64:	222d      	movlt	r2, #45	@ 0x2d
 8004b66:	2200      	movge	r2, #0
 8004b68:	eeb1 8b40 	vneglt.f64	d8, d0
 8004b6c:	2d46      	cmp	r5, #70	@ 0x46
 8004b6e:	460c      	mov	r4, r1
 8004b70:	701a      	strb	r2, [r3, #0]
 8004b72:	d004      	beq.n	8004b7e <__cvt+0x38>
 8004b74:	2d45      	cmp	r5, #69	@ 0x45
 8004b76:	d100      	bne.n	8004b7a <__cvt+0x34>
 8004b78:	3401      	adds	r4, #1
 8004b7a:	2102      	movs	r1, #2
 8004b7c:	e000      	b.n	8004b80 <__cvt+0x3a>
 8004b7e:	2103      	movs	r1, #3
 8004b80:	ab03      	add	r3, sp, #12
 8004b82:	9301      	str	r3, [sp, #4]
 8004b84:	ab02      	add	r3, sp, #8
 8004b86:	9300      	str	r3, [sp, #0]
 8004b88:	4622      	mov	r2, r4
 8004b8a:	4633      	mov	r3, r6
 8004b8c:	eeb0 0b48 	vmov.f64	d0, d8
 8004b90:	f000 fe1e 	bl	80057d0 <_dtoa_r>
 8004b94:	2d47      	cmp	r5, #71	@ 0x47
 8004b96:	d114      	bne.n	8004bc2 <__cvt+0x7c>
 8004b98:	07fb      	lsls	r3, r7, #31
 8004b9a:	d50a      	bpl.n	8004bb2 <__cvt+0x6c>
 8004b9c:	1902      	adds	r2, r0, r4
 8004b9e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004ba2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ba6:	bf08      	it	eq
 8004ba8:	9203      	streq	r2, [sp, #12]
 8004baa:	2130      	movs	r1, #48	@ 0x30
 8004bac:	9b03      	ldr	r3, [sp, #12]
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d319      	bcc.n	8004be6 <__cvt+0xa0>
 8004bb2:	9b03      	ldr	r3, [sp, #12]
 8004bb4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004bb6:	1a1b      	subs	r3, r3, r0
 8004bb8:	6013      	str	r3, [r2, #0]
 8004bba:	b005      	add	sp, #20
 8004bbc:	ecbd 8b02 	vpop	{d8}
 8004bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bc2:	2d46      	cmp	r5, #70	@ 0x46
 8004bc4:	eb00 0204 	add.w	r2, r0, r4
 8004bc8:	d1e9      	bne.n	8004b9e <__cvt+0x58>
 8004bca:	7803      	ldrb	r3, [r0, #0]
 8004bcc:	2b30      	cmp	r3, #48	@ 0x30
 8004bce:	d107      	bne.n	8004be0 <__cvt+0x9a>
 8004bd0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bd8:	bf1c      	itt	ne
 8004bda:	f1c4 0401 	rsbne	r4, r4, #1
 8004bde:	6034      	strne	r4, [r6, #0]
 8004be0:	6833      	ldr	r3, [r6, #0]
 8004be2:	441a      	add	r2, r3
 8004be4:	e7db      	b.n	8004b9e <__cvt+0x58>
 8004be6:	1c5c      	adds	r4, r3, #1
 8004be8:	9403      	str	r4, [sp, #12]
 8004bea:	7019      	strb	r1, [r3, #0]
 8004bec:	e7de      	b.n	8004bac <__cvt+0x66>

08004bee <__exponent>:
 8004bee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bf0:	2900      	cmp	r1, #0
 8004bf2:	bfba      	itte	lt
 8004bf4:	4249      	neglt	r1, r1
 8004bf6:	232d      	movlt	r3, #45	@ 0x2d
 8004bf8:	232b      	movge	r3, #43	@ 0x2b
 8004bfa:	2909      	cmp	r1, #9
 8004bfc:	7002      	strb	r2, [r0, #0]
 8004bfe:	7043      	strb	r3, [r0, #1]
 8004c00:	dd29      	ble.n	8004c56 <__exponent+0x68>
 8004c02:	f10d 0307 	add.w	r3, sp, #7
 8004c06:	461d      	mov	r5, r3
 8004c08:	270a      	movs	r7, #10
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	fbb1 f6f7 	udiv	r6, r1, r7
 8004c10:	fb07 1416 	mls	r4, r7, r6, r1
 8004c14:	3430      	adds	r4, #48	@ 0x30
 8004c16:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004c1a:	460c      	mov	r4, r1
 8004c1c:	2c63      	cmp	r4, #99	@ 0x63
 8004c1e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004c22:	4631      	mov	r1, r6
 8004c24:	dcf1      	bgt.n	8004c0a <__exponent+0x1c>
 8004c26:	3130      	adds	r1, #48	@ 0x30
 8004c28:	1e94      	subs	r4, r2, #2
 8004c2a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004c2e:	1c41      	adds	r1, r0, #1
 8004c30:	4623      	mov	r3, r4
 8004c32:	42ab      	cmp	r3, r5
 8004c34:	d30a      	bcc.n	8004c4c <__exponent+0x5e>
 8004c36:	f10d 0309 	add.w	r3, sp, #9
 8004c3a:	1a9b      	subs	r3, r3, r2
 8004c3c:	42ac      	cmp	r4, r5
 8004c3e:	bf88      	it	hi
 8004c40:	2300      	movhi	r3, #0
 8004c42:	3302      	adds	r3, #2
 8004c44:	4403      	add	r3, r0
 8004c46:	1a18      	subs	r0, r3, r0
 8004c48:	b003      	add	sp, #12
 8004c4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c4c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004c50:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004c54:	e7ed      	b.n	8004c32 <__exponent+0x44>
 8004c56:	2330      	movs	r3, #48	@ 0x30
 8004c58:	3130      	adds	r1, #48	@ 0x30
 8004c5a:	7083      	strb	r3, [r0, #2]
 8004c5c:	70c1      	strb	r1, [r0, #3]
 8004c5e:	1d03      	adds	r3, r0, #4
 8004c60:	e7f1      	b.n	8004c46 <__exponent+0x58>
 8004c62:	0000      	movs	r0, r0
 8004c64:	0000      	movs	r0, r0
	...

08004c68 <_printf_float>:
 8004c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c6c:	b08d      	sub	sp, #52	@ 0x34
 8004c6e:	460c      	mov	r4, r1
 8004c70:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004c74:	4616      	mov	r6, r2
 8004c76:	461f      	mov	r7, r3
 8004c78:	4605      	mov	r5, r0
 8004c7a:	f000 fca9 	bl	80055d0 <_localeconv_r>
 8004c7e:	f8d0 b000 	ldr.w	fp, [r0]
 8004c82:	4658      	mov	r0, fp
 8004c84:	f7fb fb2c 	bl	80002e0 <strlen>
 8004c88:	2300      	movs	r3, #0
 8004c8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c8c:	f8d8 3000 	ldr.w	r3, [r8]
 8004c90:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004c94:	6822      	ldr	r2, [r4, #0]
 8004c96:	9005      	str	r0, [sp, #20]
 8004c98:	3307      	adds	r3, #7
 8004c9a:	f023 0307 	bic.w	r3, r3, #7
 8004c9e:	f103 0108 	add.w	r1, r3, #8
 8004ca2:	f8c8 1000 	str.w	r1, [r8]
 8004ca6:	ed93 0b00 	vldr	d0, [r3]
 8004caa:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8004f08 <_printf_float+0x2a0>
 8004cae:	eeb0 7bc0 	vabs.f64	d7, d0
 8004cb2:	eeb4 7b46 	vcmp.f64	d7, d6
 8004cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cba:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8004cbe:	dd24      	ble.n	8004d0a <_printf_float+0xa2>
 8004cc0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004cc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cc8:	d502      	bpl.n	8004cd0 <_printf_float+0x68>
 8004cca:	232d      	movs	r3, #45	@ 0x2d
 8004ccc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004cd0:	498f      	ldr	r1, [pc, #572]	@ (8004f10 <_printf_float+0x2a8>)
 8004cd2:	4b90      	ldr	r3, [pc, #576]	@ (8004f14 <_printf_float+0x2ac>)
 8004cd4:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8004cd8:	bf8c      	ite	hi
 8004cda:	4688      	movhi	r8, r1
 8004cdc:	4698      	movls	r8, r3
 8004cde:	f022 0204 	bic.w	r2, r2, #4
 8004ce2:	2303      	movs	r3, #3
 8004ce4:	6123      	str	r3, [r4, #16]
 8004ce6:	6022      	str	r2, [r4, #0]
 8004ce8:	f04f 0a00 	mov.w	sl, #0
 8004cec:	9700      	str	r7, [sp, #0]
 8004cee:	4633      	mov	r3, r6
 8004cf0:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004cf2:	4621      	mov	r1, r4
 8004cf4:	4628      	mov	r0, r5
 8004cf6:	f000 f9d1 	bl	800509c <_printf_common>
 8004cfa:	3001      	adds	r0, #1
 8004cfc:	f040 8089 	bne.w	8004e12 <_printf_float+0x1aa>
 8004d00:	f04f 30ff 	mov.w	r0, #4294967295
 8004d04:	b00d      	add	sp, #52	@ 0x34
 8004d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d0a:	eeb4 0b40 	vcmp.f64	d0, d0
 8004d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d12:	d709      	bvc.n	8004d28 <_printf_float+0xc0>
 8004d14:	ee10 3a90 	vmov	r3, s1
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	bfbc      	itt	lt
 8004d1c:	232d      	movlt	r3, #45	@ 0x2d
 8004d1e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004d22:	497d      	ldr	r1, [pc, #500]	@ (8004f18 <_printf_float+0x2b0>)
 8004d24:	4b7d      	ldr	r3, [pc, #500]	@ (8004f1c <_printf_float+0x2b4>)
 8004d26:	e7d5      	b.n	8004cd4 <_printf_float+0x6c>
 8004d28:	6863      	ldr	r3, [r4, #4]
 8004d2a:	1c59      	adds	r1, r3, #1
 8004d2c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8004d30:	d139      	bne.n	8004da6 <_printf_float+0x13e>
 8004d32:	2306      	movs	r3, #6
 8004d34:	6063      	str	r3, [r4, #4]
 8004d36:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	6022      	str	r2, [r4, #0]
 8004d3e:	9303      	str	r3, [sp, #12]
 8004d40:	ab0a      	add	r3, sp, #40	@ 0x28
 8004d42:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004d46:	ab09      	add	r3, sp, #36	@ 0x24
 8004d48:	9300      	str	r3, [sp, #0]
 8004d4a:	6861      	ldr	r1, [r4, #4]
 8004d4c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004d50:	4628      	mov	r0, r5
 8004d52:	f7ff fef8 	bl	8004b46 <__cvt>
 8004d56:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004d5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004d5c:	4680      	mov	r8, r0
 8004d5e:	d129      	bne.n	8004db4 <_printf_float+0x14c>
 8004d60:	1cc8      	adds	r0, r1, #3
 8004d62:	db02      	blt.n	8004d6a <_printf_float+0x102>
 8004d64:	6863      	ldr	r3, [r4, #4]
 8004d66:	4299      	cmp	r1, r3
 8004d68:	dd41      	ble.n	8004dee <_printf_float+0x186>
 8004d6a:	f1a9 0902 	sub.w	r9, r9, #2
 8004d6e:	fa5f f989 	uxtb.w	r9, r9
 8004d72:	3901      	subs	r1, #1
 8004d74:	464a      	mov	r2, r9
 8004d76:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004d7a:	9109      	str	r1, [sp, #36]	@ 0x24
 8004d7c:	f7ff ff37 	bl	8004bee <__exponent>
 8004d80:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004d82:	1813      	adds	r3, r2, r0
 8004d84:	2a01      	cmp	r2, #1
 8004d86:	4682      	mov	sl, r0
 8004d88:	6123      	str	r3, [r4, #16]
 8004d8a:	dc02      	bgt.n	8004d92 <_printf_float+0x12a>
 8004d8c:	6822      	ldr	r2, [r4, #0]
 8004d8e:	07d2      	lsls	r2, r2, #31
 8004d90:	d501      	bpl.n	8004d96 <_printf_float+0x12e>
 8004d92:	3301      	adds	r3, #1
 8004d94:	6123      	str	r3, [r4, #16]
 8004d96:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d0a6      	beq.n	8004cec <_printf_float+0x84>
 8004d9e:	232d      	movs	r3, #45	@ 0x2d
 8004da0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004da4:	e7a2      	b.n	8004cec <_printf_float+0x84>
 8004da6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004daa:	d1c4      	bne.n	8004d36 <_printf_float+0xce>
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d1c2      	bne.n	8004d36 <_printf_float+0xce>
 8004db0:	2301      	movs	r3, #1
 8004db2:	e7bf      	b.n	8004d34 <_printf_float+0xcc>
 8004db4:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8004db8:	d9db      	bls.n	8004d72 <_printf_float+0x10a>
 8004dba:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8004dbe:	d118      	bne.n	8004df2 <_printf_float+0x18a>
 8004dc0:	2900      	cmp	r1, #0
 8004dc2:	6863      	ldr	r3, [r4, #4]
 8004dc4:	dd0b      	ble.n	8004dde <_printf_float+0x176>
 8004dc6:	6121      	str	r1, [r4, #16]
 8004dc8:	b913      	cbnz	r3, 8004dd0 <_printf_float+0x168>
 8004dca:	6822      	ldr	r2, [r4, #0]
 8004dcc:	07d0      	lsls	r0, r2, #31
 8004dce:	d502      	bpl.n	8004dd6 <_printf_float+0x16e>
 8004dd0:	3301      	adds	r3, #1
 8004dd2:	440b      	add	r3, r1
 8004dd4:	6123      	str	r3, [r4, #16]
 8004dd6:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004dd8:	f04f 0a00 	mov.w	sl, #0
 8004ddc:	e7db      	b.n	8004d96 <_printf_float+0x12e>
 8004dde:	b913      	cbnz	r3, 8004de6 <_printf_float+0x17e>
 8004de0:	6822      	ldr	r2, [r4, #0]
 8004de2:	07d2      	lsls	r2, r2, #31
 8004de4:	d501      	bpl.n	8004dea <_printf_float+0x182>
 8004de6:	3302      	adds	r3, #2
 8004de8:	e7f4      	b.n	8004dd4 <_printf_float+0x16c>
 8004dea:	2301      	movs	r3, #1
 8004dec:	e7f2      	b.n	8004dd4 <_printf_float+0x16c>
 8004dee:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8004df2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004df4:	4299      	cmp	r1, r3
 8004df6:	db05      	blt.n	8004e04 <_printf_float+0x19c>
 8004df8:	6823      	ldr	r3, [r4, #0]
 8004dfa:	6121      	str	r1, [r4, #16]
 8004dfc:	07d8      	lsls	r0, r3, #31
 8004dfe:	d5ea      	bpl.n	8004dd6 <_printf_float+0x16e>
 8004e00:	1c4b      	adds	r3, r1, #1
 8004e02:	e7e7      	b.n	8004dd4 <_printf_float+0x16c>
 8004e04:	2900      	cmp	r1, #0
 8004e06:	bfd4      	ite	le
 8004e08:	f1c1 0202 	rsble	r2, r1, #2
 8004e0c:	2201      	movgt	r2, #1
 8004e0e:	4413      	add	r3, r2
 8004e10:	e7e0      	b.n	8004dd4 <_printf_float+0x16c>
 8004e12:	6823      	ldr	r3, [r4, #0]
 8004e14:	055a      	lsls	r2, r3, #21
 8004e16:	d407      	bmi.n	8004e28 <_printf_float+0x1c0>
 8004e18:	6923      	ldr	r3, [r4, #16]
 8004e1a:	4642      	mov	r2, r8
 8004e1c:	4631      	mov	r1, r6
 8004e1e:	4628      	mov	r0, r5
 8004e20:	47b8      	blx	r7
 8004e22:	3001      	adds	r0, #1
 8004e24:	d12a      	bne.n	8004e7c <_printf_float+0x214>
 8004e26:	e76b      	b.n	8004d00 <_printf_float+0x98>
 8004e28:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8004e2c:	f240 80e0 	bls.w	8004ff0 <_printf_float+0x388>
 8004e30:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8004e34:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e3c:	d133      	bne.n	8004ea6 <_printf_float+0x23e>
 8004e3e:	4a38      	ldr	r2, [pc, #224]	@ (8004f20 <_printf_float+0x2b8>)
 8004e40:	2301      	movs	r3, #1
 8004e42:	4631      	mov	r1, r6
 8004e44:	4628      	mov	r0, r5
 8004e46:	47b8      	blx	r7
 8004e48:	3001      	adds	r0, #1
 8004e4a:	f43f af59 	beq.w	8004d00 <_printf_float+0x98>
 8004e4e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004e52:	4543      	cmp	r3, r8
 8004e54:	db02      	blt.n	8004e5c <_printf_float+0x1f4>
 8004e56:	6823      	ldr	r3, [r4, #0]
 8004e58:	07d8      	lsls	r0, r3, #31
 8004e5a:	d50f      	bpl.n	8004e7c <_printf_float+0x214>
 8004e5c:	9b05      	ldr	r3, [sp, #20]
 8004e5e:	465a      	mov	r2, fp
 8004e60:	4631      	mov	r1, r6
 8004e62:	4628      	mov	r0, r5
 8004e64:	47b8      	blx	r7
 8004e66:	3001      	adds	r0, #1
 8004e68:	f43f af4a 	beq.w	8004d00 <_printf_float+0x98>
 8004e6c:	f04f 0900 	mov.w	r9, #0
 8004e70:	f108 38ff 	add.w	r8, r8, #4294967295
 8004e74:	f104 0a1a 	add.w	sl, r4, #26
 8004e78:	45c8      	cmp	r8, r9
 8004e7a:	dc09      	bgt.n	8004e90 <_printf_float+0x228>
 8004e7c:	6823      	ldr	r3, [r4, #0]
 8004e7e:	079b      	lsls	r3, r3, #30
 8004e80:	f100 8107 	bmi.w	8005092 <_printf_float+0x42a>
 8004e84:	68e0      	ldr	r0, [r4, #12]
 8004e86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e88:	4298      	cmp	r0, r3
 8004e8a:	bfb8      	it	lt
 8004e8c:	4618      	movlt	r0, r3
 8004e8e:	e739      	b.n	8004d04 <_printf_float+0x9c>
 8004e90:	2301      	movs	r3, #1
 8004e92:	4652      	mov	r2, sl
 8004e94:	4631      	mov	r1, r6
 8004e96:	4628      	mov	r0, r5
 8004e98:	47b8      	blx	r7
 8004e9a:	3001      	adds	r0, #1
 8004e9c:	f43f af30 	beq.w	8004d00 <_printf_float+0x98>
 8004ea0:	f109 0901 	add.w	r9, r9, #1
 8004ea4:	e7e8      	b.n	8004e78 <_printf_float+0x210>
 8004ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	dc3b      	bgt.n	8004f24 <_printf_float+0x2bc>
 8004eac:	4a1c      	ldr	r2, [pc, #112]	@ (8004f20 <_printf_float+0x2b8>)
 8004eae:	2301      	movs	r3, #1
 8004eb0:	4631      	mov	r1, r6
 8004eb2:	4628      	mov	r0, r5
 8004eb4:	47b8      	blx	r7
 8004eb6:	3001      	adds	r0, #1
 8004eb8:	f43f af22 	beq.w	8004d00 <_printf_float+0x98>
 8004ebc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004ec0:	ea59 0303 	orrs.w	r3, r9, r3
 8004ec4:	d102      	bne.n	8004ecc <_printf_float+0x264>
 8004ec6:	6823      	ldr	r3, [r4, #0]
 8004ec8:	07d9      	lsls	r1, r3, #31
 8004eca:	d5d7      	bpl.n	8004e7c <_printf_float+0x214>
 8004ecc:	9b05      	ldr	r3, [sp, #20]
 8004ece:	465a      	mov	r2, fp
 8004ed0:	4631      	mov	r1, r6
 8004ed2:	4628      	mov	r0, r5
 8004ed4:	47b8      	blx	r7
 8004ed6:	3001      	adds	r0, #1
 8004ed8:	f43f af12 	beq.w	8004d00 <_printf_float+0x98>
 8004edc:	f04f 0a00 	mov.w	sl, #0
 8004ee0:	f104 0b1a 	add.w	fp, r4, #26
 8004ee4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ee6:	425b      	negs	r3, r3
 8004ee8:	4553      	cmp	r3, sl
 8004eea:	dc01      	bgt.n	8004ef0 <_printf_float+0x288>
 8004eec:	464b      	mov	r3, r9
 8004eee:	e794      	b.n	8004e1a <_printf_float+0x1b2>
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	465a      	mov	r2, fp
 8004ef4:	4631      	mov	r1, r6
 8004ef6:	4628      	mov	r0, r5
 8004ef8:	47b8      	blx	r7
 8004efa:	3001      	adds	r0, #1
 8004efc:	f43f af00 	beq.w	8004d00 <_printf_float+0x98>
 8004f00:	f10a 0a01 	add.w	sl, sl, #1
 8004f04:	e7ee      	b.n	8004ee4 <_printf_float+0x27c>
 8004f06:	bf00      	nop
 8004f08:	ffffffff 	.word	0xffffffff
 8004f0c:	7fefffff 	.word	0x7fefffff
 8004f10:	08036abc 	.word	0x08036abc
 8004f14:	08036ab8 	.word	0x08036ab8
 8004f18:	08036ac4 	.word	0x08036ac4
 8004f1c:	08036ac0 	.word	0x08036ac0
 8004f20:	08036ac8 	.word	0x08036ac8
 8004f24:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004f26:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004f2a:	4553      	cmp	r3, sl
 8004f2c:	bfa8      	it	ge
 8004f2e:	4653      	movge	r3, sl
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	4699      	mov	r9, r3
 8004f34:	dc37      	bgt.n	8004fa6 <_printf_float+0x33e>
 8004f36:	2300      	movs	r3, #0
 8004f38:	9307      	str	r3, [sp, #28]
 8004f3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f3e:	f104 021a 	add.w	r2, r4, #26
 8004f42:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004f44:	9907      	ldr	r1, [sp, #28]
 8004f46:	9306      	str	r3, [sp, #24]
 8004f48:	eba3 0309 	sub.w	r3, r3, r9
 8004f4c:	428b      	cmp	r3, r1
 8004f4e:	dc31      	bgt.n	8004fb4 <_printf_float+0x34c>
 8004f50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f52:	459a      	cmp	sl, r3
 8004f54:	dc3b      	bgt.n	8004fce <_printf_float+0x366>
 8004f56:	6823      	ldr	r3, [r4, #0]
 8004f58:	07da      	lsls	r2, r3, #31
 8004f5a:	d438      	bmi.n	8004fce <_printf_float+0x366>
 8004f5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f5e:	ebaa 0903 	sub.w	r9, sl, r3
 8004f62:	9b06      	ldr	r3, [sp, #24]
 8004f64:	ebaa 0303 	sub.w	r3, sl, r3
 8004f68:	4599      	cmp	r9, r3
 8004f6a:	bfa8      	it	ge
 8004f6c:	4699      	movge	r9, r3
 8004f6e:	f1b9 0f00 	cmp.w	r9, #0
 8004f72:	dc34      	bgt.n	8004fde <_printf_float+0x376>
 8004f74:	f04f 0800 	mov.w	r8, #0
 8004f78:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f7c:	f104 0b1a 	add.w	fp, r4, #26
 8004f80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f82:	ebaa 0303 	sub.w	r3, sl, r3
 8004f86:	eba3 0309 	sub.w	r3, r3, r9
 8004f8a:	4543      	cmp	r3, r8
 8004f8c:	f77f af76 	ble.w	8004e7c <_printf_float+0x214>
 8004f90:	2301      	movs	r3, #1
 8004f92:	465a      	mov	r2, fp
 8004f94:	4631      	mov	r1, r6
 8004f96:	4628      	mov	r0, r5
 8004f98:	47b8      	blx	r7
 8004f9a:	3001      	adds	r0, #1
 8004f9c:	f43f aeb0 	beq.w	8004d00 <_printf_float+0x98>
 8004fa0:	f108 0801 	add.w	r8, r8, #1
 8004fa4:	e7ec      	b.n	8004f80 <_printf_float+0x318>
 8004fa6:	4642      	mov	r2, r8
 8004fa8:	4631      	mov	r1, r6
 8004faa:	4628      	mov	r0, r5
 8004fac:	47b8      	blx	r7
 8004fae:	3001      	adds	r0, #1
 8004fb0:	d1c1      	bne.n	8004f36 <_printf_float+0x2ce>
 8004fb2:	e6a5      	b.n	8004d00 <_printf_float+0x98>
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	4631      	mov	r1, r6
 8004fb8:	4628      	mov	r0, r5
 8004fba:	9206      	str	r2, [sp, #24]
 8004fbc:	47b8      	blx	r7
 8004fbe:	3001      	adds	r0, #1
 8004fc0:	f43f ae9e 	beq.w	8004d00 <_printf_float+0x98>
 8004fc4:	9b07      	ldr	r3, [sp, #28]
 8004fc6:	9a06      	ldr	r2, [sp, #24]
 8004fc8:	3301      	adds	r3, #1
 8004fca:	9307      	str	r3, [sp, #28]
 8004fcc:	e7b9      	b.n	8004f42 <_printf_float+0x2da>
 8004fce:	9b05      	ldr	r3, [sp, #20]
 8004fd0:	465a      	mov	r2, fp
 8004fd2:	4631      	mov	r1, r6
 8004fd4:	4628      	mov	r0, r5
 8004fd6:	47b8      	blx	r7
 8004fd8:	3001      	adds	r0, #1
 8004fda:	d1bf      	bne.n	8004f5c <_printf_float+0x2f4>
 8004fdc:	e690      	b.n	8004d00 <_printf_float+0x98>
 8004fde:	9a06      	ldr	r2, [sp, #24]
 8004fe0:	464b      	mov	r3, r9
 8004fe2:	4442      	add	r2, r8
 8004fe4:	4631      	mov	r1, r6
 8004fe6:	4628      	mov	r0, r5
 8004fe8:	47b8      	blx	r7
 8004fea:	3001      	adds	r0, #1
 8004fec:	d1c2      	bne.n	8004f74 <_printf_float+0x30c>
 8004fee:	e687      	b.n	8004d00 <_printf_float+0x98>
 8004ff0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8004ff4:	f1b9 0f01 	cmp.w	r9, #1
 8004ff8:	dc01      	bgt.n	8004ffe <_printf_float+0x396>
 8004ffa:	07db      	lsls	r3, r3, #31
 8004ffc:	d536      	bpl.n	800506c <_printf_float+0x404>
 8004ffe:	2301      	movs	r3, #1
 8005000:	4642      	mov	r2, r8
 8005002:	4631      	mov	r1, r6
 8005004:	4628      	mov	r0, r5
 8005006:	47b8      	blx	r7
 8005008:	3001      	adds	r0, #1
 800500a:	f43f ae79 	beq.w	8004d00 <_printf_float+0x98>
 800500e:	9b05      	ldr	r3, [sp, #20]
 8005010:	465a      	mov	r2, fp
 8005012:	4631      	mov	r1, r6
 8005014:	4628      	mov	r0, r5
 8005016:	47b8      	blx	r7
 8005018:	3001      	adds	r0, #1
 800501a:	f43f ae71 	beq.w	8004d00 <_printf_float+0x98>
 800501e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8005022:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800502a:	f109 39ff 	add.w	r9, r9, #4294967295
 800502e:	d018      	beq.n	8005062 <_printf_float+0x3fa>
 8005030:	464b      	mov	r3, r9
 8005032:	f108 0201 	add.w	r2, r8, #1
 8005036:	4631      	mov	r1, r6
 8005038:	4628      	mov	r0, r5
 800503a:	47b8      	blx	r7
 800503c:	3001      	adds	r0, #1
 800503e:	d10c      	bne.n	800505a <_printf_float+0x3f2>
 8005040:	e65e      	b.n	8004d00 <_printf_float+0x98>
 8005042:	2301      	movs	r3, #1
 8005044:	465a      	mov	r2, fp
 8005046:	4631      	mov	r1, r6
 8005048:	4628      	mov	r0, r5
 800504a:	47b8      	blx	r7
 800504c:	3001      	adds	r0, #1
 800504e:	f43f ae57 	beq.w	8004d00 <_printf_float+0x98>
 8005052:	f108 0801 	add.w	r8, r8, #1
 8005056:	45c8      	cmp	r8, r9
 8005058:	dbf3      	blt.n	8005042 <_printf_float+0x3da>
 800505a:	4653      	mov	r3, sl
 800505c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005060:	e6dc      	b.n	8004e1c <_printf_float+0x1b4>
 8005062:	f04f 0800 	mov.w	r8, #0
 8005066:	f104 0b1a 	add.w	fp, r4, #26
 800506a:	e7f4      	b.n	8005056 <_printf_float+0x3ee>
 800506c:	2301      	movs	r3, #1
 800506e:	4642      	mov	r2, r8
 8005070:	e7e1      	b.n	8005036 <_printf_float+0x3ce>
 8005072:	2301      	movs	r3, #1
 8005074:	464a      	mov	r2, r9
 8005076:	4631      	mov	r1, r6
 8005078:	4628      	mov	r0, r5
 800507a:	47b8      	blx	r7
 800507c:	3001      	adds	r0, #1
 800507e:	f43f ae3f 	beq.w	8004d00 <_printf_float+0x98>
 8005082:	f108 0801 	add.w	r8, r8, #1
 8005086:	68e3      	ldr	r3, [r4, #12]
 8005088:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800508a:	1a5b      	subs	r3, r3, r1
 800508c:	4543      	cmp	r3, r8
 800508e:	dcf0      	bgt.n	8005072 <_printf_float+0x40a>
 8005090:	e6f8      	b.n	8004e84 <_printf_float+0x21c>
 8005092:	f04f 0800 	mov.w	r8, #0
 8005096:	f104 0919 	add.w	r9, r4, #25
 800509a:	e7f4      	b.n	8005086 <_printf_float+0x41e>

0800509c <_printf_common>:
 800509c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050a0:	4616      	mov	r6, r2
 80050a2:	4698      	mov	r8, r3
 80050a4:	688a      	ldr	r2, [r1, #8]
 80050a6:	690b      	ldr	r3, [r1, #16]
 80050a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80050ac:	4293      	cmp	r3, r2
 80050ae:	bfb8      	it	lt
 80050b0:	4613      	movlt	r3, r2
 80050b2:	6033      	str	r3, [r6, #0]
 80050b4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80050b8:	4607      	mov	r7, r0
 80050ba:	460c      	mov	r4, r1
 80050bc:	b10a      	cbz	r2, 80050c2 <_printf_common+0x26>
 80050be:	3301      	adds	r3, #1
 80050c0:	6033      	str	r3, [r6, #0]
 80050c2:	6823      	ldr	r3, [r4, #0]
 80050c4:	0699      	lsls	r1, r3, #26
 80050c6:	bf42      	ittt	mi
 80050c8:	6833      	ldrmi	r3, [r6, #0]
 80050ca:	3302      	addmi	r3, #2
 80050cc:	6033      	strmi	r3, [r6, #0]
 80050ce:	6825      	ldr	r5, [r4, #0]
 80050d0:	f015 0506 	ands.w	r5, r5, #6
 80050d4:	d106      	bne.n	80050e4 <_printf_common+0x48>
 80050d6:	f104 0a19 	add.w	sl, r4, #25
 80050da:	68e3      	ldr	r3, [r4, #12]
 80050dc:	6832      	ldr	r2, [r6, #0]
 80050de:	1a9b      	subs	r3, r3, r2
 80050e0:	42ab      	cmp	r3, r5
 80050e2:	dc26      	bgt.n	8005132 <_printf_common+0x96>
 80050e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80050e8:	6822      	ldr	r2, [r4, #0]
 80050ea:	3b00      	subs	r3, #0
 80050ec:	bf18      	it	ne
 80050ee:	2301      	movne	r3, #1
 80050f0:	0692      	lsls	r2, r2, #26
 80050f2:	d42b      	bmi.n	800514c <_printf_common+0xb0>
 80050f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80050f8:	4641      	mov	r1, r8
 80050fa:	4638      	mov	r0, r7
 80050fc:	47c8      	blx	r9
 80050fe:	3001      	adds	r0, #1
 8005100:	d01e      	beq.n	8005140 <_printf_common+0xa4>
 8005102:	6823      	ldr	r3, [r4, #0]
 8005104:	6922      	ldr	r2, [r4, #16]
 8005106:	f003 0306 	and.w	r3, r3, #6
 800510a:	2b04      	cmp	r3, #4
 800510c:	bf02      	ittt	eq
 800510e:	68e5      	ldreq	r5, [r4, #12]
 8005110:	6833      	ldreq	r3, [r6, #0]
 8005112:	1aed      	subeq	r5, r5, r3
 8005114:	68a3      	ldr	r3, [r4, #8]
 8005116:	bf0c      	ite	eq
 8005118:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800511c:	2500      	movne	r5, #0
 800511e:	4293      	cmp	r3, r2
 8005120:	bfc4      	itt	gt
 8005122:	1a9b      	subgt	r3, r3, r2
 8005124:	18ed      	addgt	r5, r5, r3
 8005126:	2600      	movs	r6, #0
 8005128:	341a      	adds	r4, #26
 800512a:	42b5      	cmp	r5, r6
 800512c:	d11a      	bne.n	8005164 <_printf_common+0xc8>
 800512e:	2000      	movs	r0, #0
 8005130:	e008      	b.n	8005144 <_printf_common+0xa8>
 8005132:	2301      	movs	r3, #1
 8005134:	4652      	mov	r2, sl
 8005136:	4641      	mov	r1, r8
 8005138:	4638      	mov	r0, r7
 800513a:	47c8      	blx	r9
 800513c:	3001      	adds	r0, #1
 800513e:	d103      	bne.n	8005148 <_printf_common+0xac>
 8005140:	f04f 30ff 	mov.w	r0, #4294967295
 8005144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005148:	3501      	adds	r5, #1
 800514a:	e7c6      	b.n	80050da <_printf_common+0x3e>
 800514c:	18e1      	adds	r1, r4, r3
 800514e:	1c5a      	adds	r2, r3, #1
 8005150:	2030      	movs	r0, #48	@ 0x30
 8005152:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005156:	4422      	add	r2, r4
 8005158:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800515c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005160:	3302      	adds	r3, #2
 8005162:	e7c7      	b.n	80050f4 <_printf_common+0x58>
 8005164:	2301      	movs	r3, #1
 8005166:	4622      	mov	r2, r4
 8005168:	4641      	mov	r1, r8
 800516a:	4638      	mov	r0, r7
 800516c:	47c8      	blx	r9
 800516e:	3001      	adds	r0, #1
 8005170:	d0e6      	beq.n	8005140 <_printf_common+0xa4>
 8005172:	3601      	adds	r6, #1
 8005174:	e7d9      	b.n	800512a <_printf_common+0x8e>
	...

08005178 <_printf_i>:
 8005178:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800517c:	7e0f      	ldrb	r7, [r1, #24]
 800517e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005180:	2f78      	cmp	r7, #120	@ 0x78
 8005182:	4691      	mov	r9, r2
 8005184:	4680      	mov	r8, r0
 8005186:	460c      	mov	r4, r1
 8005188:	469a      	mov	sl, r3
 800518a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800518e:	d807      	bhi.n	80051a0 <_printf_i+0x28>
 8005190:	2f62      	cmp	r7, #98	@ 0x62
 8005192:	d80a      	bhi.n	80051aa <_printf_i+0x32>
 8005194:	2f00      	cmp	r7, #0
 8005196:	f000 80d1 	beq.w	800533c <_printf_i+0x1c4>
 800519a:	2f58      	cmp	r7, #88	@ 0x58
 800519c:	f000 80b8 	beq.w	8005310 <_printf_i+0x198>
 80051a0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80051a4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80051a8:	e03a      	b.n	8005220 <_printf_i+0xa8>
 80051aa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80051ae:	2b15      	cmp	r3, #21
 80051b0:	d8f6      	bhi.n	80051a0 <_printf_i+0x28>
 80051b2:	a101      	add	r1, pc, #4	@ (adr r1, 80051b8 <_printf_i+0x40>)
 80051b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80051b8:	08005211 	.word	0x08005211
 80051bc:	08005225 	.word	0x08005225
 80051c0:	080051a1 	.word	0x080051a1
 80051c4:	080051a1 	.word	0x080051a1
 80051c8:	080051a1 	.word	0x080051a1
 80051cc:	080051a1 	.word	0x080051a1
 80051d0:	08005225 	.word	0x08005225
 80051d4:	080051a1 	.word	0x080051a1
 80051d8:	080051a1 	.word	0x080051a1
 80051dc:	080051a1 	.word	0x080051a1
 80051e0:	080051a1 	.word	0x080051a1
 80051e4:	08005323 	.word	0x08005323
 80051e8:	0800524f 	.word	0x0800524f
 80051ec:	080052dd 	.word	0x080052dd
 80051f0:	080051a1 	.word	0x080051a1
 80051f4:	080051a1 	.word	0x080051a1
 80051f8:	08005345 	.word	0x08005345
 80051fc:	080051a1 	.word	0x080051a1
 8005200:	0800524f 	.word	0x0800524f
 8005204:	080051a1 	.word	0x080051a1
 8005208:	080051a1 	.word	0x080051a1
 800520c:	080052e5 	.word	0x080052e5
 8005210:	6833      	ldr	r3, [r6, #0]
 8005212:	1d1a      	adds	r2, r3, #4
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	6032      	str	r2, [r6, #0]
 8005218:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800521c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005220:	2301      	movs	r3, #1
 8005222:	e09c      	b.n	800535e <_printf_i+0x1e6>
 8005224:	6833      	ldr	r3, [r6, #0]
 8005226:	6820      	ldr	r0, [r4, #0]
 8005228:	1d19      	adds	r1, r3, #4
 800522a:	6031      	str	r1, [r6, #0]
 800522c:	0606      	lsls	r6, r0, #24
 800522e:	d501      	bpl.n	8005234 <_printf_i+0xbc>
 8005230:	681d      	ldr	r5, [r3, #0]
 8005232:	e003      	b.n	800523c <_printf_i+0xc4>
 8005234:	0645      	lsls	r5, r0, #25
 8005236:	d5fb      	bpl.n	8005230 <_printf_i+0xb8>
 8005238:	f9b3 5000 	ldrsh.w	r5, [r3]
 800523c:	2d00      	cmp	r5, #0
 800523e:	da03      	bge.n	8005248 <_printf_i+0xd0>
 8005240:	232d      	movs	r3, #45	@ 0x2d
 8005242:	426d      	negs	r5, r5
 8005244:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005248:	4858      	ldr	r0, [pc, #352]	@ (80053ac <_printf_i+0x234>)
 800524a:	230a      	movs	r3, #10
 800524c:	e011      	b.n	8005272 <_printf_i+0xfa>
 800524e:	6821      	ldr	r1, [r4, #0]
 8005250:	6833      	ldr	r3, [r6, #0]
 8005252:	0608      	lsls	r0, r1, #24
 8005254:	f853 5b04 	ldr.w	r5, [r3], #4
 8005258:	d402      	bmi.n	8005260 <_printf_i+0xe8>
 800525a:	0649      	lsls	r1, r1, #25
 800525c:	bf48      	it	mi
 800525e:	b2ad      	uxthmi	r5, r5
 8005260:	2f6f      	cmp	r7, #111	@ 0x6f
 8005262:	4852      	ldr	r0, [pc, #328]	@ (80053ac <_printf_i+0x234>)
 8005264:	6033      	str	r3, [r6, #0]
 8005266:	bf14      	ite	ne
 8005268:	230a      	movne	r3, #10
 800526a:	2308      	moveq	r3, #8
 800526c:	2100      	movs	r1, #0
 800526e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005272:	6866      	ldr	r6, [r4, #4]
 8005274:	60a6      	str	r6, [r4, #8]
 8005276:	2e00      	cmp	r6, #0
 8005278:	db05      	blt.n	8005286 <_printf_i+0x10e>
 800527a:	6821      	ldr	r1, [r4, #0]
 800527c:	432e      	orrs	r6, r5
 800527e:	f021 0104 	bic.w	r1, r1, #4
 8005282:	6021      	str	r1, [r4, #0]
 8005284:	d04b      	beq.n	800531e <_printf_i+0x1a6>
 8005286:	4616      	mov	r6, r2
 8005288:	fbb5 f1f3 	udiv	r1, r5, r3
 800528c:	fb03 5711 	mls	r7, r3, r1, r5
 8005290:	5dc7      	ldrb	r7, [r0, r7]
 8005292:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005296:	462f      	mov	r7, r5
 8005298:	42bb      	cmp	r3, r7
 800529a:	460d      	mov	r5, r1
 800529c:	d9f4      	bls.n	8005288 <_printf_i+0x110>
 800529e:	2b08      	cmp	r3, #8
 80052a0:	d10b      	bne.n	80052ba <_printf_i+0x142>
 80052a2:	6823      	ldr	r3, [r4, #0]
 80052a4:	07df      	lsls	r7, r3, #31
 80052a6:	d508      	bpl.n	80052ba <_printf_i+0x142>
 80052a8:	6923      	ldr	r3, [r4, #16]
 80052aa:	6861      	ldr	r1, [r4, #4]
 80052ac:	4299      	cmp	r1, r3
 80052ae:	bfde      	ittt	le
 80052b0:	2330      	movle	r3, #48	@ 0x30
 80052b2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80052b6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80052ba:	1b92      	subs	r2, r2, r6
 80052bc:	6122      	str	r2, [r4, #16]
 80052be:	f8cd a000 	str.w	sl, [sp]
 80052c2:	464b      	mov	r3, r9
 80052c4:	aa03      	add	r2, sp, #12
 80052c6:	4621      	mov	r1, r4
 80052c8:	4640      	mov	r0, r8
 80052ca:	f7ff fee7 	bl	800509c <_printf_common>
 80052ce:	3001      	adds	r0, #1
 80052d0:	d14a      	bne.n	8005368 <_printf_i+0x1f0>
 80052d2:	f04f 30ff 	mov.w	r0, #4294967295
 80052d6:	b004      	add	sp, #16
 80052d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052dc:	6823      	ldr	r3, [r4, #0]
 80052de:	f043 0320 	orr.w	r3, r3, #32
 80052e2:	6023      	str	r3, [r4, #0]
 80052e4:	4832      	ldr	r0, [pc, #200]	@ (80053b0 <_printf_i+0x238>)
 80052e6:	2778      	movs	r7, #120	@ 0x78
 80052e8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80052ec:	6823      	ldr	r3, [r4, #0]
 80052ee:	6831      	ldr	r1, [r6, #0]
 80052f0:	061f      	lsls	r7, r3, #24
 80052f2:	f851 5b04 	ldr.w	r5, [r1], #4
 80052f6:	d402      	bmi.n	80052fe <_printf_i+0x186>
 80052f8:	065f      	lsls	r7, r3, #25
 80052fa:	bf48      	it	mi
 80052fc:	b2ad      	uxthmi	r5, r5
 80052fe:	6031      	str	r1, [r6, #0]
 8005300:	07d9      	lsls	r1, r3, #31
 8005302:	bf44      	itt	mi
 8005304:	f043 0320 	orrmi.w	r3, r3, #32
 8005308:	6023      	strmi	r3, [r4, #0]
 800530a:	b11d      	cbz	r5, 8005314 <_printf_i+0x19c>
 800530c:	2310      	movs	r3, #16
 800530e:	e7ad      	b.n	800526c <_printf_i+0xf4>
 8005310:	4826      	ldr	r0, [pc, #152]	@ (80053ac <_printf_i+0x234>)
 8005312:	e7e9      	b.n	80052e8 <_printf_i+0x170>
 8005314:	6823      	ldr	r3, [r4, #0]
 8005316:	f023 0320 	bic.w	r3, r3, #32
 800531a:	6023      	str	r3, [r4, #0]
 800531c:	e7f6      	b.n	800530c <_printf_i+0x194>
 800531e:	4616      	mov	r6, r2
 8005320:	e7bd      	b.n	800529e <_printf_i+0x126>
 8005322:	6833      	ldr	r3, [r6, #0]
 8005324:	6825      	ldr	r5, [r4, #0]
 8005326:	6961      	ldr	r1, [r4, #20]
 8005328:	1d18      	adds	r0, r3, #4
 800532a:	6030      	str	r0, [r6, #0]
 800532c:	062e      	lsls	r6, r5, #24
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	d501      	bpl.n	8005336 <_printf_i+0x1be>
 8005332:	6019      	str	r1, [r3, #0]
 8005334:	e002      	b.n	800533c <_printf_i+0x1c4>
 8005336:	0668      	lsls	r0, r5, #25
 8005338:	d5fb      	bpl.n	8005332 <_printf_i+0x1ba>
 800533a:	8019      	strh	r1, [r3, #0]
 800533c:	2300      	movs	r3, #0
 800533e:	6123      	str	r3, [r4, #16]
 8005340:	4616      	mov	r6, r2
 8005342:	e7bc      	b.n	80052be <_printf_i+0x146>
 8005344:	6833      	ldr	r3, [r6, #0]
 8005346:	1d1a      	adds	r2, r3, #4
 8005348:	6032      	str	r2, [r6, #0]
 800534a:	681e      	ldr	r6, [r3, #0]
 800534c:	6862      	ldr	r2, [r4, #4]
 800534e:	2100      	movs	r1, #0
 8005350:	4630      	mov	r0, r6
 8005352:	f7fa ff75 	bl	8000240 <memchr>
 8005356:	b108      	cbz	r0, 800535c <_printf_i+0x1e4>
 8005358:	1b80      	subs	r0, r0, r6
 800535a:	6060      	str	r0, [r4, #4]
 800535c:	6863      	ldr	r3, [r4, #4]
 800535e:	6123      	str	r3, [r4, #16]
 8005360:	2300      	movs	r3, #0
 8005362:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005366:	e7aa      	b.n	80052be <_printf_i+0x146>
 8005368:	6923      	ldr	r3, [r4, #16]
 800536a:	4632      	mov	r2, r6
 800536c:	4649      	mov	r1, r9
 800536e:	4640      	mov	r0, r8
 8005370:	47d0      	blx	sl
 8005372:	3001      	adds	r0, #1
 8005374:	d0ad      	beq.n	80052d2 <_printf_i+0x15a>
 8005376:	6823      	ldr	r3, [r4, #0]
 8005378:	079b      	lsls	r3, r3, #30
 800537a:	d413      	bmi.n	80053a4 <_printf_i+0x22c>
 800537c:	68e0      	ldr	r0, [r4, #12]
 800537e:	9b03      	ldr	r3, [sp, #12]
 8005380:	4298      	cmp	r0, r3
 8005382:	bfb8      	it	lt
 8005384:	4618      	movlt	r0, r3
 8005386:	e7a6      	b.n	80052d6 <_printf_i+0x15e>
 8005388:	2301      	movs	r3, #1
 800538a:	4632      	mov	r2, r6
 800538c:	4649      	mov	r1, r9
 800538e:	4640      	mov	r0, r8
 8005390:	47d0      	blx	sl
 8005392:	3001      	adds	r0, #1
 8005394:	d09d      	beq.n	80052d2 <_printf_i+0x15a>
 8005396:	3501      	adds	r5, #1
 8005398:	68e3      	ldr	r3, [r4, #12]
 800539a:	9903      	ldr	r1, [sp, #12]
 800539c:	1a5b      	subs	r3, r3, r1
 800539e:	42ab      	cmp	r3, r5
 80053a0:	dcf2      	bgt.n	8005388 <_printf_i+0x210>
 80053a2:	e7eb      	b.n	800537c <_printf_i+0x204>
 80053a4:	2500      	movs	r5, #0
 80053a6:	f104 0619 	add.w	r6, r4, #25
 80053aa:	e7f5      	b.n	8005398 <_printf_i+0x220>
 80053ac:	08036aca 	.word	0x08036aca
 80053b0:	08036adb 	.word	0x08036adb

080053b4 <std>:
 80053b4:	2300      	movs	r3, #0
 80053b6:	b510      	push	{r4, lr}
 80053b8:	4604      	mov	r4, r0
 80053ba:	e9c0 3300 	strd	r3, r3, [r0]
 80053be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80053c2:	6083      	str	r3, [r0, #8]
 80053c4:	8181      	strh	r1, [r0, #12]
 80053c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80053c8:	81c2      	strh	r2, [r0, #14]
 80053ca:	6183      	str	r3, [r0, #24]
 80053cc:	4619      	mov	r1, r3
 80053ce:	2208      	movs	r2, #8
 80053d0:	305c      	adds	r0, #92	@ 0x5c
 80053d2:	f000 f8f4 	bl	80055be <memset>
 80053d6:	4b0d      	ldr	r3, [pc, #52]	@ (800540c <std+0x58>)
 80053d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80053da:	4b0d      	ldr	r3, [pc, #52]	@ (8005410 <std+0x5c>)
 80053dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80053de:	4b0d      	ldr	r3, [pc, #52]	@ (8005414 <std+0x60>)
 80053e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80053e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005418 <std+0x64>)
 80053e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80053e6:	4b0d      	ldr	r3, [pc, #52]	@ (800541c <std+0x68>)
 80053e8:	6224      	str	r4, [r4, #32]
 80053ea:	429c      	cmp	r4, r3
 80053ec:	d006      	beq.n	80053fc <std+0x48>
 80053ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80053f2:	4294      	cmp	r4, r2
 80053f4:	d002      	beq.n	80053fc <std+0x48>
 80053f6:	33d0      	adds	r3, #208	@ 0xd0
 80053f8:	429c      	cmp	r4, r3
 80053fa:	d105      	bne.n	8005408 <std+0x54>
 80053fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005404:	f000 b958 	b.w	80056b8 <__retarget_lock_init_recursive>
 8005408:	bd10      	pop	{r4, pc}
 800540a:	bf00      	nop
 800540c:	08005539 	.word	0x08005539
 8005410:	0800555b 	.word	0x0800555b
 8005414:	08005593 	.word	0x08005593
 8005418:	080055b7 	.word	0x080055b7
 800541c:	20000378 	.word	0x20000378

08005420 <stdio_exit_handler>:
 8005420:	4a02      	ldr	r2, [pc, #8]	@ (800542c <stdio_exit_handler+0xc>)
 8005422:	4903      	ldr	r1, [pc, #12]	@ (8005430 <stdio_exit_handler+0x10>)
 8005424:	4803      	ldr	r0, [pc, #12]	@ (8005434 <stdio_exit_handler+0x14>)
 8005426:	f000 b869 	b.w	80054fc <_fwalk_sglue>
 800542a:	bf00      	nop
 800542c:	2000001c 	.word	0x2000001c
 8005430:	08006c89 	.word	0x08006c89
 8005434:	2000002c 	.word	0x2000002c

08005438 <cleanup_stdio>:
 8005438:	6841      	ldr	r1, [r0, #4]
 800543a:	4b0c      	ldr	r3, [pc, #48]	@ (800546c <cleanup_stdio+0x34>)
 800543c:	4299      	cmp	r1, r3
 800543e:	b510      	push	{r4, lr}
 8005440:	4604      	mov	r4, r0
 8005442:	d001      	beq.n	8005448 <cleanup_stdio+0x10>
 8005444:	f001 fc20 	bl	8006c88 <_fflush_r>
 8005448:	68a1      	ldr	r1, [r4, #8]
 800544a:	4b09      	ldr	r3, [pc, #36]	@ (8005470 <cleanup_stdio+0x38>)
 800544c:	4299      	cmp	r1, r3
 800544e:	d002      	beq.n	8005456 <cleanup_stdio+0x1e>
 8005450:	4620      	mov	r0, r4
 8005452:	f001 fc19 	bl	8006c88 <_fflush_r>
 8005456:	68e1      	ldr	r1, [r4, #12]
 8005458:	4b06      	ldr	r3, [pc, #24]	@ (8005474 <cleanup_stdio+0x3c>)
 800545a:	4299      	cmp	r1, r3
 800545c:	d004      	beq.n	8005468 <cleanup_stdio+0x30>
 800545e:	4620      	mov	r0, r4
 8005460:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005464:	f001 bc10 	b.w	8006c88 <_fflush_r>
 8005468:	bd10      	pop	{r4, pc}
 800546a:	bf00      	nop
 800546c:	20000378 	.word	0x20000378
 8005470:	200003e0 	.word	0x200003e0
 8005474:	20000448 	.word	0x20000448

08005478 <global_stdio_init.part.0>:
 8005478:	b510      	push	{r4, lr}
 800547a:	4b0b      	ldr	r3, [pc, #44]	@ (80054a8 <global_stdio_init.part.0+0x30>)
 800547c:	4c0b      	ldr	r4, [pc, #44]	@ (80054ac <global_stdio_init.part.0+0x34>)
 800547e:	4a0c      	ldr	r2, [pc, #48]	@ (80054b0 <global_stdio_init.part.0+0x38>)
 8005480:	601a      	str	r2, [r3, #0]
 8005482:	4620      	mov	r0, r4
 8005484:	2200      	movs	r2, #0
 8005486:	2104      	movs	r1, #4
 8005488:	f7ff ff94 	bl	80053b4 <std>
 800548c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005490:	2201      	movs	r2, #1
 8005492:	2109      	movs	r1, #9
 8005494:	f7ff ff8e 	bl	80053b4 <std>
 8005498:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800549c:	2202      	movs	r2, #2
 800549e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054a2:	2112      	movs	r1, #18
 80054a4:	f7ff bf86 	b.w	80053b4 <std>
 80054a8:	200004b0 	.word	0x200004b0
 80054ac:	20000378 	.word	0x20000378
 80054b0:	08005421 	.word	0x08005421

080054b4 <__sfp_lock_acquire>:
 80054b4:	4801      	ldr	r0, [pc, #4]	@ (80054bc <__sfp_lock_acquire+0x8>)
 80054b6:	f000 b900 	b.w	80056ba <__retarget_lock_acquire_recursive>
 80054ba:	bf00      	nop
 80054bc:	200004b9 	.word	0x200004b9

080054c0 <__sfp_lock_release>:
 80054c0:	4801      	ldr	r0, [pc, #4]	@ (80054c8 <__sfp_lock_release+0x8>)
 80054c2:	f000 b8fb 	b.w	80056bc <__retarget_lock_release_recursive>
 80054c6:	bf00      	nop
 80054c8:	200004b9 	.word	0x200004b9

080054cc <__sinit>:
 80054cc:	b510      	push	{r4, lr}
 80054ce:	4604      	mov	r4, r0
 80054d0:	f7ff fff0 	bl	80054b4 <__sfp_lock_acquire>
 80054d4:	6a23      	ldr	r3, [r4, #32]
 80054d6:	b11b      	cbz	r3, 80054e0 <__sinit+0x14>
 80054d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054dc:	f7ff bff0 	b.w	80054c0 <__sfp_lock_release>
 80054e0:	4b04      	ldr	r3, [pc, #16]	@ (80054f4 <__sinit+0x28>)
 80054e2:	6223      	str	r3, [r4, #32]
 80054e4:	4b04      	ldr	r3, [pc, #16]	@ (80054f8 <__sinit+0x2c>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d1f5      	bne.n	80054d8 <__sinit+0xc>
 80054ec:	f7ff ffc4 	bl	8005478 <global_stdio_init.part.0>
 80054f0:	e7f2      	b.n	80054d8 <__sinit+0xc>
 80054f2:	bf00      	nop
 80054f4:	08005439 	.word	0x08005439
 80054f8:	200004b0 	.word	0x200004b0

080054fc <_fwalk_sglue>:
 80054fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005500:	4607      	mov	r7, r0
 8005502:	4688      	mov	r8, r1
 8005504:	4614      	mov	r4, r2
 8005506:	2600      	movs	r6, #0
 8005508:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800550c:	f1b9 0901 	subs.w	r9, r9, #1
 8005510:	d505      	bpl.n	800551e <_fwalk_sglue+0x22>
 8005512:	6824      	ldr	r4, [r4, #0]
 8005514:	2c00      	cmp	r4, #0
 8005516:	d1f7      	bne.n	8005508 <_fwalk_sglue+0xc>
 8005518:	4630      	mov	r0, r6
 800551a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800551e:	89ab      	ldrh	r3, [r5, #12]
 8005520:	2b01      	cmp	r3, #1
 8005522:	d907      	bls.n	8005534 <_fwalk_sglue+0x38>
 8005524:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005528:	3301      	adds	r3, #1
 800552a:	d003      	beq.n	8005534 <_fwalk_sglue+0x38>
 800552c:	4629      	mov	r1, r5
 800552e:	4638      	mov	r0, r7
 8005530:	47c0      	blx	r8
 8005532:	4306      	orrs	r6, r0
 8005534:	3568      	adds	r5, #104	@ 0x68
 8005536:	e7e9      	b.n	800550c <_fwalk_sglue+0x10>

08005538 <__sread>:
 8005538:	b510      	push	{r4, lr}
 800553a:	460c      	mov	r4, r1
 800553c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005540:	f000 f86c 	bl	800561c <_read_r>
 8005544:	2800      	cmp	r0, #0
 8005546:	bfab      	itete	ge
 8005548:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800554a:	89a3      	ldrhlt	r3, [r4, #12]
 800554c:	181b      	addge	r3, r3, r0
 800554e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005552:	bfac      	ite	ge
 8005554:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005556:	81a3      	strhlt	r3, [r4, #12]
 8005558:	bd10      	pop	{r4, pc}

0800555a <__swrite>:
 800555a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800555e:	461f      	mov	r7, r3
 8005560:	898b      	ldrh	r3, [r1, #12]
 8005562:	05db      	lsls	r3, r3, #23
 8005564:	4605      	mov	r5, r0
 8005566:	460c      	mov	r4, r1
 8005568:	4616      	mov	r6, r2
 800556a:	d505      	bpl.n	8005578 <__swrite+0x1e>
 800556c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005570:	2302      	movs	r3, #2
 8005572:	2200      	movs	r2, #0
 8005574:	f000 f840 	bl	80055f8 <_lseek_r>
 8005578:	89a3      	ldrh	r3, [r4, #12]
 800557a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800557e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005582:	81a3      	strh	r3, [r4, #12]
 8005584:	4632      	mov	r2, r6
 8005586:	463b      	mov	r3, r7
 8005588:	4628      	mov	r0, r5
 800558a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800558e:	f000 b857 	b.w	8005640 <_write_r>

08005592 <__sseek>:
 8005592:	b510      	push	{r4, lr}
 8005594:	460c      	mov	r4, r1
 8005596:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800559a:	f000 f82d 	bl	80055f8 <_lseek_r>
 800559e:	1c43      	adds	r3, r0, #1
 80055a0:	89a3      	ldrh	r3, [r4, #12]
 80055a2:	bf15      	itete	ne
 80055a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80055a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80055aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80055ae:	81a3      	strheq	r3, [r4, #12]
 80055b0:	bf18      	it	ne
 80055b2:	81a3      	strhne	r3, [r4, #12]
 80055b4:	bd10      	pop	{r4, pc}

080055b6 <__sclose>:
 80055b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055ba:	f000 b80d 	b.w	80055d8 <_close_r>

080055be <memset>:
 80055be:	4402      	add	r2, r0
 80055c0:	4603      	mov	r3, r0
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d100      	bne.n	80055c8 <memset+0xa>
 80055c6:	4770      	bx	lr
 80055c8:	f803 1b01 	strb.w	r1, [r3], #1
 80055cc:	e7f9      	b.n	80055c2 <memset+0x4>
	...

080055d0 <_localeconv_r>:
 80055d0:	4800      	ldr	r0, [pc, #0]	@ (80055d4 <_localeconv_r+0x4>)
 80055d2:	4770      	bx	lr
 80055d4:	20000168 	.word	0x20000168

080055d8 <_close_r>:
 80055d8:	b538      	push	{r3, r4, r5, lr}
 80055da:	4d06      	ldr	r5, [pc, #24]	@ (80055f4 <_close_r+0x1c>)
 80055dc:	2300      	movs	r3, #0
 80055de:	4604      	mov	r4, r0
 80055e0:	4608      	mov	r0, r1
 80055e2:	602b      	str	r3, [r5, #0]
 80055e4:	f7fb fd30 	bl	8001048 <_close>
 80055e8:	1c43      	adds	r3, r0, #1
 80055ea:	d102      	bne.n	80055f2 <_close_r+0x1a>
 80055ec:	682b      	ldr	r3, [r5, #0]
 80055ee:	b103      	cbz	r3, 80055f2 <_close_r+0x1a>
 80055f0:	6023      	str	r3, [r4, #0]
 80055f2:	bd38      	pop	{r3, r4, r5, pc}
 80055f4:	200004b4 	.word	0x200004b4

080055f8 <_lseek_r>:
 80055f8:	b538      	push	{r3, r4, r5, lr}
 80055fa:	4d07      	ldr	r5, [pc, #28]	@ (8005618 <_lseek_r+0x20>)
 80055fc:	4604      	mov	r4, r0
 80055fe:	4608      	mov	r0, r1
 8005600:	4611      	mov	r1, r2
 8005602:	2200      	movs	r2, #0
 8005604:	602a      	str	r2, [r5, #0]
 8005606:	461a      	mov	r2, r3
 8005608:	f7fb fd45 	bl	8001096 <_lseek>
 800560c:	1c43      	adds	r3, r0, #1
 800560e:	d102      	bne.n	8005616 <_lseek_r+0x1e>
 8005610:	682b      	ldr	r3, [r5, #0]
 8005612:	b103      	cbz	r3, 8005616 <_lseek_r+0x1e>
 8005614:	6023      	str	r3, [r4, #0]
 8005616:	bd38      	pop	{r3, r4, r5, pc}
 8005618:	200004b4 	.word	0x200004b4

0800561c <_read_r>:
 800561c:	b538      	push	{r3, r4, r5, lr}
 800561e:	4d07      	ldr	r5, [pc, #28]	@ (800563c <_read_r+0x20>)
 8005620:	4604      	mov	r4, r0
 8005622:	4608      	mov	r0, r1
 8005624:	4611      	mov	r1, r2
 8005626:	2200      	movs	r2, #0
 8005628:	602a      	str	r2, [r5, #0]
 800562a:	461a      	mov	r2, r3
 800562c:	f7fb fcd3 	bl	8000fd6 <_read>
 8005630:	1c43      	adds	r3, r0, #1
 8005632:	d102      	bne.n	800563a <_read_r+0x1e>
 8005634:	682b      	ldr	r3, [r5, #0]
 8005636:	b103      	cbz	r3, 800563a <_read_r+0x1e>
 8005638:	6023      	str	r3, [r4, #0]
 800563a:	bd38      	pop	{r3, r4, r5, pc}
 800563c:	200004b4 	.word	0x200004b4

08005640 <_write_r>:
 8005640:	b538      	push	{r3, r4, r5, lr}
 8005642:	4d07      	ldr	r5, [pc, #28]	@ (8005660 <_write_r+0x20>)
 8005644:	4604      	mov	r4, r0
 8005646:	4608      	mov	r0, r1
 8005648:	4611      	mov	r1, r2
 800564a:	2200      	movs	r2, #0
 800564c:	602a      	str	r2, [r5, #0]
 800564e:	461a      	mov	r2, r3
 8005650:	f7fb fcde 	bl	8001010 <_write>
 8005654:	1c43      	adds	r3, r0, #1
 8005656:	d102      	bne.n	800565e <_write_r+0x1e>
 8005658:	682b      	ldr	r3, [r5, #0]
 800565a:	b103      	cbz	r3, 800565e <_write_r+0x1e>
 800565c:	6023      	str	r3, [r4, #0]
 800565e:	bd38      	pop	{r3, r4, r5, pc}
 8005660:	200004b4 	.word	0x200004b4

08005664 <__errno>:
 8005664:	4b01      	ldr	r3, [pc, #4]	@ (800566c <__errno+0x8>)
 8005666:	6818      	ldr	r0, [r3, #0]
 8005668:	4770      	bx	lr
 800566a:	bf00      	nop
 800566c:	20000028 	.word	0x20000028

08005670 <__libc_init_array>:
 8005670:	b570      	push	{r4, r5, r6, lr}
 8005672:	4d0d      	ldr	r5, [pc, #52]	@ (80056a8 <__libc_init_array+0x38>)
 8005674:	4c0d      	ldr	r4, [pc, #52]	@ (80056ac <__libc_init_array+0x3c>)
 8005676:	1b64      	subs	r4, r4, r5
 8005678:	10a4      	asrs	r4, r4, #2
 800567a:	2600      	movs	r6, #0
 800567c:	42a6      	cmp	r6, r4
 800567e:	d109      	bne.n	8005694 <__libc_init_array+0x24>
 8005680:	4d0b      	ldr	r5, [pc, #44]	@ (80056b0 <__libc_init_array+0x40>)
 8005682:	4c0c      	ldr	r4, [pc, #48]	@ (80056b4 <__libc_init_array+0x44>)
 8005684:	f001 fe4e 	bl	8007324 <_init>
 8005688:	1b64      	subs	r4, r4, r5
 800568a:	10a4      	asrs	r4, r4, #2
 800568c:	2600      	movs	r6, #0
 800568e:	42a6      	cmp	r6, r4
 8005690:	d105      	bne.n	800569e <__libc_init_array+0x2e>
 8005692:	bd70      	pop	{r4, r5, r6, pc}
 8005694:	f855 3b04 	ldr.w	r3, [r5], #4
 8005698:	4798      	blx	r3
 800569a:	3601      	adds	r6, #1
 800569c:	e7ee      	b.n	800567c <__libc_init_array+0xc>
 800569e:	f855 3b04 	ldr.w	r3, [r5], #4
 80056a2:	4798      	blx	r3
 80056a4:	3601      	adds	r6, #1
 80056a6:	e7f2      	b.n	800568e <__libc_init_array+0x1e>
 80056a8:	08036e34 	.word	0x08036e34
 80056ac:	08036e34 	.word	0x08036e34
 80056b0:	08036e34 	.word	0x08036e34
 80056b4:	08036e38 	.word	0x08036e38

080056b8 <__retarget_lock_init_recursive>:
 80056b8:	4770      	bx	lr

080056ba <__retarget_lock_acquire_recursive>:
 80056ba:	4770      	bx	lr

080056bc <__retarget_lock_release_recursive>:
 80056bc:	4770      	bx	lr

080056be <quorem>:
 80056be:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056c2:	6903      	ldr	r3, [r0, #16]
 80056c4:	690c      	ldr	r4, [r1, #16]
 80056c6:	42a3      	cmp	r3, r4
 80056c8:	4607      	mov	r7, r0
 80056ca:	db7e      	blt.n	80057ca <quorem+0x10c>
 80056cc:	3c01      	subs	r4, #1
 80056ce:	f101 0814 	add.w	r8, r1, #20
 80056d2:	00a3      	lsls	r3, r4, #2
 80056d4:	f100 0514 	add.w	r5, r0, #20
 80056d8:	9300      	str	r3, [sp, #0]
 80056da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80056de:	9301      	str	r3, [sp, #4]
 80056e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80056e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80056e8:	3301      	adds	r3, #1
 80056ea:	429a      	cmp	r2, r3
 80056ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80056f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80056f4:	d32e      	bcc.n	8005754 <quorem+0x96>
 80056f6:	f04f 0a00 	mov.w	sl, #0
 80056fa:	46c4      	mov	ip, r8
 80056fc:	46ae      	mov	lr, r5
 80056fe:	46d3      	mov	fp, sl
 8005700:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005704:	b298      	uxth	r0, r3
 8005706:	fb06 a000 	mla	r0, r6, r0, sl
 800570a:	0c02      	lsrs	r2, r0, #16
 800570c:	0c1b      	lsrs	r3, r3, #16
 800570e:	fb06 2303 	mla	r3, r6, r3, r2
 8005712:	f8de 2000 	ldr.w	r2, [lr]
 8005716:	b280      	uxth	r0, r0
 8005718:	b292      	uxth	r2, r2
 800571a:	1a12      	subs	r2, r2, r0
 800571c:	445a      	add	r2, fp
 800571e:	f8de 0000 	ldr.w	r0, [lr]
 8005722:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005726:	b29b      	uxth	r3, r3
 8005728:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800572c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005730:	b292      	uxth	r2, r2
 8005732:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005736:	45e1      	cmp	r9, ip
 8005738:	f84e 2b04 	str.w	r2, [lr], #4
 800573c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005740:	d2de      	bcs.n	8005700 <quorem+0x42>
 8005742:	9b00      	ldr	r3, [sp, #0]
 8005744:	58eb      	ldr	r3, [r5, r3]
 8005746:	b92b      	cbnz	r3, 8005754 <quorem+0x96>
 8005748:	9b01      	ldr	r3, [sp, #4]
 800574a:	3b04      	subs	r3, #4
 800574c:	429d      	cmp	r5, r3
 800574e:	461a      	mov	r2, r3
 8005750:	d32f      	bcc.n	80057b2 <quorem+0xf4>
 8005752:	613c      	str	r4, [r7, #16]
 8005754:	4638      	mov	r0, r7
 8005756:	f001 f90b 	bl	8006970 <__mcmp>
 800575a:	2800      	cmp	r0, #0
 800575c:	db25      	blt.n	80057aa <quorem+0xec>
 800575e:	4629      	mov	r1, r5
 8005760:	2000      	movs	r0, #0
 8005762:	f858 2b04 	ldr.w	r2, [r8], #4
 8005766:	f8d1 c000 	ldr.w	ip, [r1]
 800576a:	fa1f fe82 	uxth.w	lr, r2
 800576e:	fa1f f38c 	uxth.w	r3, ip
 8005772:	eba3 030e 	sub.w	r3, r3, lr
 8005776:	4403      	add	r3, r0
 8005778:	0c12      	lsrs	r2, r2, #16
 800577a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800577e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005782:	b29b      	uxth	r3, r3
 8005784:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005788:	45c1      	cmp	r9, r8
 800578a:	f841 3b04 	str.w	r3, [r1], #4
 800578e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005792:	d2e6      	bcs.n	8005762 <quorem+0xa4>
 8005794:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005798:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800579c:	b922      	cbnz	r2, 80057a8 <quorem+0xea>
 800579e:	3b04      	subs	r3, #4
 80057a0:	429d      	cmp	r5, r3
 80057a2:	461a      	mov	r2, r3
 80057a4:	d30b      	bcc.n	80057be <quorem+0x100>
 80057a6:	613c      	str	r4, [r7, #16]
 80057a8:	3601      	adds	r6, #1
 80057aa:	4630      	mov	r0, r6
 80057ac:	b003      	add	sp, #12
 80057ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057b2:	6812      	ldr	r2, [r2, #0]
 80057b4:	3b04      	subs	r3, #4
 80057b6:	2a00      	cmp	r2, #0
 80057b8:	d1cb      	bne.n	8005752 <quorem+0x94>
 80057ba:	3c01      	subs	r4, #1
 80057bc:	e7c6      	b.n	800574c <quorem+0x8e>
 80057be:	6812      	ldr	r2, [r2, #0]
 80057c0:	3b04      	subs	r3, #4
 80057c2:	2a00      	cmp	r2, #0
 80057c4:	d1ef      	bne.n	80057a6 <quorem+0xe8>
 80057c6:	3c01      	subs	r4, #1
 80057c8:	e7ea      	b.n	80057a0 <quorem+0xe2>
 80057ca:	2000      	movs	r0, #0
 80057cc:	e7ee      	b.n	80057ac <quorem+0xee>
	...

080057d0 <_dtoa_r>:
 80057d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d4:	ed2d 8b02 	vpush	{d8}
 80057d8:	69c7      	ldr	r7, [r0, #28]
 80057da:	b091      	sub	sp, #68	@ 0x44
 80057dc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80057e0:	ec55 4b10 	vmov	r4, r5, d0
 80057e4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80057e6:	9107      	str	r1, [sp, #28]
 80057e8:	4681      	mov	r9, r0
 80057ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80057ec:	930d      	str	r3, [sp, #52]	@ 0x34
 80057ee:	b97f      	cbnz	r7, 8005810 <_dtoa_r+0x40>
 80057f0:	2010      	movs	r0, #16
 80057f2:	f000 fd95 	bl	8006320 <malloc>
 80057f6:	4602      	mov	r2, r0
 80057f8:	f8c9 001c 	str.w	r0, [r9, #28]
 80057fc:	b920      	cbnz	r0, 8005808 <_dtoa_r+0x38>
 80057fe:	4ba0      	ldr	r3, [pc, #640]	@ (8005a80 <_dtoa_r+0x2b0>)
 8005800:	21ef      	movs	r1, #239	@ 0xef
 8005802:	48a0      	ldr	r0, [pc, #640]	@ (8005a84 <_dtoa_r+0x2b4>)
 8005804:	f001 fa86 	bl	8006d14 <__assert_func>
 8005808:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800580c:	6007      	str	r7, [r0, #0]
 800580e:	60c7      	str	r7, [r0, #12]
 8005810:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005814:	6819      	ldr	r1, [r3, #0]
 8005816:	b159      	cbz	r1, 8005830 <_dtoa_r+0x60>
 8005818:	685a      	ldr	r2, [r3, #4]
 800581a:	604a      	str	r2, [r1, #4]
 800581c:	2301      	movs	r3, #1
 800581e:	4093      	lsls	r3, r2
 8005820:	608b      	str	r3, [r1, #8]
 8005822:	4648      	mov	r0, r9
 8005824:	f000 fe72 	bl	800650c <_Bfree>
 8005828:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800582c:	2200      	movs	r2, #0
 800582e:	601a      	str	r2, [r3, #0]
 8005830:	1e2b      	subs	r3, r5, #0
 8005832:	bfbb      	ittet	lt
 8005834:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005838:	9303      	strlt	r3, [sp, #12]
 800583a:	2300      	movge	r3, #0
 800583c:	2201      	movlt	r2, #1
 800583e:	bfac      	ite	ge
 8005840:	6033      	strge	r3, [r6, #0]
 8005842:	6032      	strlt	r2, [r6, #0]
 8005844:	4b90      	ldr	r3, [pc, #576]	@ (8005a88 <_dtoa_r+0x2b8>)
 8005846:	9e03      	ldr	r6, [sp, #12]
 8005848:	43b3      	bics	r3, r6
 800584a:	d110      	bne.n	800586e <_dtoa_r+0x9e>
 800584c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800584e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005852:	6013      	str	r3, [r2, #0]
 8005854:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8005858:	4323      	orrs	r3, r4
 800585a:	f000 84e6 	beq.w	800622a <_dtoa_r+0xa5a>
 800585e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005860:	4f8a      	ldr	r7, [pc, #552]	@ (8005a8c <_dtoa_r+0x2bc>)
 8005862:	2b00      	cmp	r3, #0
 8005864:	f000 84e8 	beq.w	8006238 <_dtoa_r+0xa68>
 8005868:	1cfb      	adds	r3, r7, #3
 800586a:	f000 bce3 	b.w	8006234 <_dtoa_r+0xa64>
 800586e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8005872:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800587a:	d10a      	bne.n	8005892 <_dtoa_r+0xc2>
 800587c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800587e:	2301      	movs	r3, #1
 8005880:	6013      	str	r3, [r2, #0]
 8005882:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005884:	b113      	cbz	r3, 800588c <_dtoa_r+0xbc>
 8005886:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8005888:	4b81      	ldr	r3, [pc, #516]	@ (8005a90 <_dtoa_r+0x2c0>)
 800588a:	6013      	str	r3, [r2, #0]
 800588c:	4f81      	ldr	r7, [pc, #516]	@ (8005a94 <_dtoa_r+0x2c4>)
 800588e:	f000 bcd3 	b.w	8006238 <_dtoa_r+0xa68>
 8005892:	aa0e      	add	r2, sp, #56	@ 0x38
 8005894:	a90f      	add	r1, sp, #60	@ 0x3c
 8005896:	4648      	mov	r0, r9
 8005898:	eeb0 0b48 	vmov.f64	d0, d8
 800589c:	f001 f918 	bl	8006ad0 <__d2b>
 80058a0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 80058a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80058a6:	9001      	str	r0, [sp, #4]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d045      	beq.n	8005938 <_dtoa_r+0x168>
 80058ac:	eeb0 7b48 	vmov.f64	d7, d8
 80058b0:	ee18 1a90 	vmov	r1, s17
 80058b4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80058b8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80058bc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80058c0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80058c4:	2500      	movs	r5, #0
 80058c6:	ee07 1a90 	vmov	s15, r1
 80058ca:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80058ce:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8005a68 <_dtoa_r+0x298>
 80058d2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80058d6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8005a70 <_dtoa_r+0x2a0>
 80058da:	eea7 6b05 	vfma.f64	d6, d7, d5
 80058de:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8005a78 <_dtoa_r+0x2a8>
 80058e2:	ee07 3a90 	vmov	s15, r3
 80058e6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80058ea:	eeb0 7b46 	vmov.f64	d7, d6
 80058ee:	eea4 7b05 	vfma.f64	d7, d4, d5
 80058f2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80058f6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80058fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058fe:	ee16 8a90 	vmov	r8, s13
 8005902:	d508      	bpl.n	8005916 <_dtoa_r+0x146>
 8005904:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8005908:	eeb4 6b47 	vcmp.f64	d6, d7
 800590c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005910:	bf18      	it	ne
 8005912:	f108 38ff 	addne.w	r8, r8, #4294967295
 8005916:	f1b8 0f16 	cmp.w	r8, #22
 800591a:	d82b      	bhi.n	8005974 <_dtoa_r+0x1a4>
 800591c:	495e      	ldr	r1, [pc, #376]	@ (8005a98 <_dtoa_r+0x2c8>)
 800591e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8005922:	ed91 7b00 	vldr	d7, [r1]
 8005926:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800592a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800592e:	d501      	bpl.n	8005934 <_dtoa_r+0x164>
 8005930:	f108 38ff 	add.w	r8, r8, #4294967295
 8005934:	2100      	movs	r1, #0
 8005936:	e01e      	b.n	8005976 <_dtoa_r+0x1a6>
 8005938:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800593a:	4413      	add	r3, r2
 800593c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8005940:	2920      	cmp	r1, #32
 8005942:	bfc1      	itttt	gt
 8005944:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8005948:	408e      	lslgt	r6, r1
 800594a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800594e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8005952:	bfd6      	itet	le
 8005954:	f1c1 0120 	rsble	r1, r1, #32
 8005958:	4331      	orrgt	r1, r6
 800595a:	fa04 f101 	lslle.w	r1, r4, r1
 800595e:	ee07 1a90 	vmov	s15, r1
 8005962:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005966:	3b01      	subs	r3, #1
 8005968:	ee17 1a90 	vmov	r1, s15
 800596c:	2501      	movs	r5, #1
 800596e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8005972:	e7a8      	b.n	80058c6 <_dtoa_r+0xf6>
 8005974:	2101      	movs	r1, #1
 8005976:	1ad2      	subs	r2, r2, r3
 8005978:	1e53      	subs	r3, r2, #1
 800597a:	9306      	str	r3, [sp, #24]
 800597c:	bf45      	ittet	mi
 800597e:	f1c2 0301 	rsbmi	r3, r2, #1
 8005982:	9304      	strmi	r3, [sp, #16]
 8005984:	2300      	movpl	r3, #0
 8005986:	2300      	movmi	r3, #0
 8005988:	bf4c      	ite	mi
 800598a:	9306      	strmi	r3, [sp, #24]
 800598c:	9304      	strpl	r3, [sp, #16]
 800598e:	f1b8 0f00 	cmp.w	r8, #0
 8005992:	910c      	str	r1, [sp, #48]	@ 0x30
 8005994:	db18      	blt.n	80059c8 <_dtoa_r+0x1f8>
 8005996:	9b06      	ldr	r3, [sp, #24]
 8005998:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800599c:	4443      	add	r3, r8
 800599e:	9306      	str	r3, [sp, #24]
 80059a0:	2300      	movs	r3, #0
 80059a2:	9a07      	ldr	r2, [sp, #28]
 80059a4:	2a09      	cmp	r2, #9
 80059a6:	d845      	bhi.n	8005a34 <_dtoa_r+0x264>
 80059a8:	2a05      	cmp	r2, #5
 80059aa:	bfc4      	itt	gt
 80059ac:	3a04      	subgt	r2, #4
 80059ae:	9207      	strgt	r2, [sp, #28]
 80059b0:	9a07      	ldr	r2, [sp, #28]
 80059b2:	f1a2 0202 	sub.w	r2, r2, #2
 80059b6:	bfcc      	ite	gt
 80059b8:	2400      	movgt	r4, #0
 80059ba:	2401      	movle	r4, #1
 80059bc:	2a03      	cmp	r2, #3
 80059be:	d844      	bhi.n	8005a4a <_dtoa_r+0x27a>
 80059c0:	e8df f002 	tbb	[pc, r2]
 80059c4:	0b173634 	.word	0x0b173634
 80059c8:	9b04      	ldr	r3, [sp, #16]
 80059ca:	2200      	movs	r2, #0
 80059cc:	eba3 0308 	sub.w	r3, r3, r8
 80059d0:	9304      	str	r3, [sp, #16]
 80059d2:	920a      	str	r2, [sp, #40]	@ 0x28
 80059d4:	f1c8 0300 	rsb	r3, r8, #0
 80059d8:	e7e3      	b.n	80059a2 <_dtoa_r+0x1d2>
 80059da:	2201      	movs	r2, #1
 80059dc:	9208      	str	r2, [sp, #32]
 80059de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059e0:	eb08 0b02 	add.w	fp, r8, r2
 80059e4:	f10b 0a01 	add.w	sl, fp, #1
 80059e8:	4652      	mov	r2, sl
 80059ea:	2a01      	cmp	r2, #1
 80059ec:	bfb8      	it	lt
 80059ee:	2201      	movlt	r2, #1
 80059f0:	e006      	b.n	8005a00 <_dtoa_r+0x230>
 80059f2:	2201      	movs	r2, #1
 80059f4:	9208      	str	r2, [sp, #32]
 80059f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80059f8:	2a00      	cmp	r2, #0
 80059fa:	dd29      	ble.n	8005a50 <_dtoa_r+0x280>
 80059fc:	4693      	mov	fp, r2
 80059fe:	4692      	mov	sl, r2
 8005a00:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8005a04:	2100      	movs	r1, #0
 8005a06:	2004      	movs	r0, #4
 8005a08:	f100 0614 	add.w	r6, r0, #20
 8005a0c:	4296      	cmp	r6, r2
 8005a0e:	d926      	bls.n	8005a5e <_dtoa_r+0x28e>
 8005a10:	6079      	str	r1, [r7, #4]
 8005a12:	4648      	mov	r0, r9
 8005a14:	9305      	str	r3, [sp, #20]
 8005a16:	f000 fd39 	bl	800648c <_Balloc>
 8005a1a:	9b05      	ldr	r3, [sp, #20]
 8005a1c:	4607      	mov	r7, r0
 8005a1e:	2800      	cmp	r0, #0
 8005a20:	d13e      	bne.n	8005aa0 <_dtoa_r+0x2d0>
 8005a22:	4b1e      	ldr	r3, [pc, #120]	@ (8005a9c <_dtoa_r+0x2cc>)
 8005a24:	4602      	mov	r2, r0
 8005a26:	f240 11af 	movw	r1, #431	@ 0x1af
 8005a2a:	e6ea      	b.n	8005802 <_dtoa_r+0x32>
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	e7e1      	b.n	80059f4 <_dtoa_r+0x224>
 8005a30:	2200      	movs	r2, #0
 8005a32:	e7d3      	b.n	80059dc <_dtoa_r+0x20c>
 8005a34:	2401      	movs	r4, #1
 8005a36:	2200      	movs	r2, #0
 8005a38:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8005a3c:	f04f 3bff 	mov.w	fp, #4294967295
 8005a40:	2100      	movs	r1, #0
 8005a42:	46da      	mov	sl, fp
 8005a44:	2212      	movs	r2, #18
 8005a46:	9109      	str	r1, [sp, #36]	@ 0x24
 8005a48:	e7da      	b.n	8005a00 <_dtoa_r+0x230>
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	9208      	str	r2, [sp, #32]
 8005a4e:	e7f5      	b.n	8005a3c <_dtoa_r+0x26c>
 8005a50:	f04f 0b01 	mov.w	fp, #1
 8005a54:	46da      	mov	sl, fp
 8005a56:	465a      	mov	r2, fp
 8005a58:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8005a5c:	e7d0      	b.n	8005a00 <_dtoa_r+0x230>
 8005a5e:	3101      	adds	r1, #1
 8005a60:	0040      	lsls	r0, r0, #1
 8005a62:	e7d1      	b.n	8005a08 <_dtoa_r+0x238>
 8005a64:	f3af 8000 	nop.w
 8005a68:	636f4361 	.word	0x636f4361
 8005a6c:	3fd287a7 	.word	0x3fd287a7
 8005a70:	8b60c8b3 	.word	0x8b60c8b3
 8005a74:	3fc68a28 	.word	0x3fc68a28
 8005a78:	509f79fb 	.word	0x509f79fb
 8005a7c:	3fd34413 	.word	0x3fd34413
 8005a80:	08036af9 	.word	0x08036af9
 8005a84:	08036b10 	.word	0x08036b10
 8005a88:	7ff00000 	.word	0x7ff00000
 8005a8c:	08036af5 	.word	0x08036af5
 8005a90:	08036ac9 	.word	0x08036ac9
 8005a94:	08036ac8 	.word	0x08036ac8
 8005a98:	08036c60 	.word	0x08036c60
 8005a9c:	08036b68 	.word	0x08036b68
 8005aa0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8005aa4:	f1ba 0f0e 	cmp.w	sl, #14
 8005aa8:	6010      	str	r0, [r2, #0]
 8005aaa:	d86e      	bhi.n	8005b8a <_dtoa_r+0x3ba>
 8005aac:	2c00      	cmp	r4, #0
 8005aae:	d06c      	beq.n	8005b8a <_dtoa_r+0x3ba>
 8005ab0:	f1b8 0f00 	cmp.w	r8, #0
 8005ab4:	f340 80b4 	ble.w	8005c20 <_dtoa_r+0x450>
 8005ab8:	4ac8      	ldr	r2, [pc, #800]	@ (8005ddc <_dtoa_r+0x60c>)
 8005aba:	f008 010f 	and.w	r1, r8, #15
 8005abe:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005ac2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8005ac6:	ed92 7b00 	vldr	d7, [r2]
 8005aca:	ea4f 1128 	mov.w	r1, r8, asr #4
 8005ace:	f000 809b 	beq.w	8005c08 <_dtoa_r+0x438>
 8005ad2:	4ac3      	ldr	r2, [pc, #780]	@ (8005de0 <_dtoa_r+0x610>)
 8005ad4:	ed92 6b08 	vldr	d6, [r2, #32]
 8005ad8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8005adc:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005ae0:	f001 010f 	and.w	r1, r1, #15
 8005ae4:	2203      	movs	r2, #3
 8005ae6:	48be      	ldr	r0, [pc, #760]	@ (8005de0 <_dtoa_r+0x610>)
 8005ae8:	2900      	cmp	r1, #0
 8005aea:	f040 808f 	bne.w	8005c0c <_dtoa_r+0x43c>
 8005aee:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005af2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005af6:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005afa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005afc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005b00:	2900      	cmp	r1, #0
 8005b02:	f000 80b3 	beq.w	8005c6c <_dtoa_r+0x49c>
 8005b06:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8005b0a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b12:	f140 80ab 	bpl.w	8005c6c <_dtoa_r+0x49c>
 8005b16:	f1ba 0f00 	cmp.w	sl, #0
 8005b1a:	f000 80a7 	beq.w	8005c6c <_dtoa_r+0x49c>
 8005b1e:	f1bb 0f00 	cmp.w	fp, #0
 8005b22:	dd30      	ble.n	8005b86 <_dtoa_r+0x3b6>
 8005b24:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8005b28:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005b2c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005b30:	f108 31ff 	add.w	r1, r8, #4294967295
 8005b34:	9105      	str	r1, [sp, #20]
 8005b36:	3201      	adds	r2, #1
 8005b38:	465c      	mov	r4, fp
 8005b3a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005b3e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8005b42:	ee07 2a90 	vmov	s15, r2
 8005b46:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005b4a:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005b4e:	ee15 2a90 	vmov	r2, s11
 8005b52:	ec51 0b15 	vmov	r0, r1, d5
 8005b56:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8005b5a:	2c00      	cmp	r4, #0
 8005b5c:	f040 808a 	bne.w	8005c74 <_dtoa_r+0x4a4>
 8005b60:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8005b64:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005b68:	ec41 0b17 	vmov	d7, r0, r1
 8005b6c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005b70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b74:	f300 826a 	bgt.w	800604c <_dtoa_r+0x87c>
 8005b78:	eeb1 7b47 	vneg.f64	d7, d7
 8005b7c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b84:	d423      	bmi.n	8005bce <_dtoa_r+0x3fe>
 8005b86:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005b8a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005b8c:	2a00      	cmp	r2, #0
 8005b8e:	f2c0 8129 	blt.w	8005de4 <_dtoa_r+0x614>
 8005b92:	f1b8 0f0e 	cmp.w	r8, #14
 8005b96:	f300 8125 	bgt.w	8005de4 <_dtoa_r+0x614>
 8005b9a:	4b90      	ldr	r3, [pc, #576]	@ (8005ddc <_dtoa_r+0x60c>)
 8005b9c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005ba0:	ed93 6b00 	vldr	d6, [r3]
 8005ba4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	f280 80c8 	bge.w	8005d3c <_dtoa_r+0x56c>
 8005bac:	f1ba 0f00 	cmp.w	sl, #0
 8005bb0:	f300 80c4 	bgt.w	8005d3c <_dtoa_r+0x56c>
 8005bb4:	d10b      	bne.n	8005bce <_dtoa_r+0x3fe>
 8005bb6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8005bba:	ee26 6b07 	vmul.f64	d6, d6, d7
 8005bbe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005bc2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bca:	f2c0 823c 	blt.w	8006046 <_dtoa_r+0x876>
 8005bce:	2400      	movs	r4, #0
 8005bd0:	4625      	mov	r5, r4
 8005bd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bd4:	43db      	mvns	r3, r3
 8005bd6:	9305      	str	r3, [sp, #20]
 8005bd8:	463e      	mov	r6, r7
 8005bda:	f04f 0800 	mov.w	r8, #0
 8005bde:	4621      	mov	r1, r4
 8005be0:	4648      	mov	r0, r9
 8005be2:	f000 fc93 	bl	800650c <_Bfree>
 8005be6:	2d00      	cmp	r5, #0
 8005be8:	f000 80a2 	beq.w	8005d30 <_dtoa_r+0x560>
 8005bec:	f1b8 0f00 	cmp.w	r8, #0
 8005bf0:	d005      	beq.n	8005bfe <_dtoa_r+0x42e>
 8005bf2:	45a8      	cmp	r8, r5
 8005bf4:	d003      	beq.n	8005bfe <_dtoa_r+0x42e>
 8005bf6:	4641      	mov	r1, r8
 8005bf8:	4648      	mov	r0, r9
 8005bfa:	f000 fc87 	bl	800650c <_Bfree>
 8005bfe:	4629      	mov	r1, r5
 8005c00:	4648      	mov	r0, r9
 8005c02:	f000 fc83 	bl	800650c <_Bfree>
 8005c06:	e093      	b.n	8005d30 <_dtoa_r+0x560>
 8005c08:	2202      	movs	r2, #2
 8005c0a:	e76c      	b.n	8005ae6 <_dtoa_r+0x316>
 8005c0c:	07cc      	lsls	r4, r1, #31
 8005c0e:	d504      	bpl.n	8005c1a <_dtoa_r+0x44a>
 8005c10:	ed90 6b00 	vldr	d6, [r0]
 8005c14:	3201      	adds	r2, #1
 8005c16:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005c1a:	1049      	asrs	r1, r1, #1
 8005c1c:	3008      	adds	r0, #8
 8005c1e:	e763      	b.n	8005ae8 <_dtoa_r+0x318>
 8005c20:	d022      	beq.n	8005c68 <_dtoa_r+0x498>
 8005c22:	f1c8 0100 	rsb	r1, r8, #0
 8005c26:	4a6d      	ldr	r2, [pc, #436]	@ (8005ddc <_dtoa_r+0x60c>)
 8005c28:	f001 000f 	and.w	r0, r1, #15
 8005c2c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8005c30:	ed92 7b00 	vldr	d7, [r2]
 8005c34:	ee28 7b07 	vmul.f64	d7, d8, d7
 8005c38:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005c3c:	4868      	ldr	r0, [pc, #416]	@ (8005de0 <_dtoa_r+0x610>)
 8005c3e:	1109      	asrs	r1, r1, #4
 8005c40:	2400      	movs	r4, #0
 8005c42:	2202      	movs	r2, #2
 8005c44:	b929      	cbnz	r1, 8005c52 <_dtoa_r+0x482>
 8005c46:	2c00      	cmp	r4, #0
 8005c48:	f43f af57 	beq.w	8005afa <_dtoa_r+0x32a>
 8005c4c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005c50:	e753      	b.n	8005afa <_dtoa_r+0x32a>
 8005c52:	07ce      	lsls	r6, r1, #31
 8005c54:	d505      	bpl.n	8005c62 <_dtoa_r+0x492>
 8005c56:	ed90 6b00 	vldr	d6, [r0]
 8005c5a:	3201      	adds	r2, #1
 8005c5c:	2401      	movs	r4, #1
 8005c5e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005c62:	1049      	asrs	r1, r1, #1
 8005c64:	3008      	adds	r0, #8
 8005c66:	e7ed      	b.n	8005c44 <_dtoa_r+0x474>
 8005c68:	2202      	movs	r2, #2
 8005c6a:	e746      	b.n	8005afa <_dtoa_r+0x32a>
 8005c6c:	f8cd 8014 	str.w	r8, [sp, #20]
 8005c70:	4654      	mov	r4, sl
 8005c72:	e762      	b.n	8005b3a <_dtoa_r+0x36a>
 8005c74:	4a59      	ldr	r2, [pc, #356]	@ (8005ddc <_dtoa_r+0x60c>)
 8005c76:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8005c7a:	ed12 4b02 	vldr	d4, [r2, #-8]
 8005c7e:	9a08      	ldr	r2, [sp, #32]
 8005c80:	ec41 0b17 	vmov	d7, r0, r1
 8005c84:	443c      	add	r4, r7
 8005c86:	b34a      	cbz	r2, 8005cdc <_dtoa_r+0x50c>
 8005c88:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8005c8c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8005c90:	463e      	mov	r6, r7
 8005c92:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005c96:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8005c9a:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005c9e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005ca2:	ee14 2a90 	vmov	r2, s9
 8005ca6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005caa:	3230      	adds	r2, #48	@ 0x30
 8005cac:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005cb0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005cb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cb8:	f806 2b01 	strb.w	r2, [r6], #1
 8005cbc:	d438      	bmi.n	8005d30 <_dtoa_r+0x560>
 8005cbe:	ee32 5b46 	vsub.f64	d5, d2, d6
 8005cc2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005cc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cca:	d46e      	bmi.n	8005daa <_dtoa_r+0x5da>
 8005ccc:	42a6      	cmp	r6, r4
 8005cce:	f43f af5a 	beq.w	8005b86 <_dtoa_r+0x3b6>
 8005cd2:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005cd6:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005cda:	e7e0      	b.n	8005c9e <_dtoa_r+0x4ce>
 8005cdc:	4621      	mov	r1, r4
 8005cde:	463e      	mov	r6, r7
 8005ce0:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005ce4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8005ce8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005cec:	ee14 2a90 	vmov	r2, s9
 8005cf0:	3230      	adds	r2, #48	@ 0x30
 8005cf2:	f806 2b01 	strb.w	r2, [r6], #1
 8005cf6:	42a6      	cmp	r6, r4
 8005cf8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005cfc:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005d00:	d119      	bne.n	8005d36 <_dtoa_r+0x566>
 8005d02:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8005d06:	ee37 4b05 	vadd.f64	d4, d7, d5
 8005d0a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8005d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d12:	dc4a      	bgt.n	8005daa <_dtoa_r+0x5da>
 8005d14:	ee35 5b47 	vsub.f64	d5, d5, d7
 8005d18:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8005d1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d20:	f57f af31 	bpl.w	8005b86 <_dtoa_r+0x3b6>
 8005d24:	460e      	mov	r6, r1
 8005d26:	3901      	subs	r1, #1
 8005d28:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005d2c:	2b30      	cmp	r3, #48	@ 0x30
 8005d2e:	d0f9      	beq.n	8005d24 <_dtoa_r+0x554>
 8005d30:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8005d34:	e027      	b.n	8005d86 <_dtoa_r+0x5b6>
 8005d36:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005d3a:	e7d5      	b.n	8005ce8 <_dtoa_r+0x518>
 8005d3c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005d40:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8005d44:	463e      	mov	r6, r7
 8005d46:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8005d4a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8005d4e:	ee15 3a10 	vmov	r3, s10
 8005d52:	3330      	adds	r3, #48	@ 0x30
 8005d54:	f806 3b01 	strb.w	r3, [r6], #1
 8005d58:	1bf3      	subs	r3, r6, r7
 8005d5a:	459a      	cmp	sl, r3
 8005d5c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005d60:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005d64:	d132      	bne.n	8005dcc <_dtoa_r+0x5fc>
 8005d66:	ee37 7b07 	vadd.f64	d7, d7, d7
 8005d6a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005d6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d72:	dc18      	bgt.n	8005da6 <_dtoa_r+0x5d6>
 8005d74:	eeb4 7b46 	vcmp.f64	d7, d6
 8005d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d7c:	d103      	bne.n	8005d86 <_dtoa_r+0x5b6>
 8005d7e:	ee15 3a10 	vmov	r3, s10
 8005d82:	07db      	lsls	r3, r3, #31
 8005d84:	d40f      	bmi.n	8005da6 <_dtoa_r+0x5d6>
 8005d86:	9901      	ldr	r1, [sp, #4]
 8005d88:	4648      	mov	r0, r9
 8005d8a:	f000 fbbf 	bl	800650c <_Bfree>
 8005d8e:	2300      	movs	r3, #0
 8005d90:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005d92:	7033      	strb	r3, [r6, #0]
 8005d94:	f108 0301 	add.w	r3, r8, #1
 8005d98:	6013      	str	r3, [r2, #0]
 8005d9a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	f000 824b 	beq.w	8006238 <_dtoa_r+0xa68>
 8005da2:	601e      	str	r6, [r3, #0]
 8005da4:	e248      	b.n	8006238 <_dtoa_r+0xa68>
 8005da6:	f8cd 8014 	str.w	r8, [sp, #20]
 8005daa:	4633      	mov	r3, r6
 8005dac:	461e      	mov	r6, r3
 8005dae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005db2:	2a39      	cmp	r2, #57	@ 0x39
 8005db4:	d106      	bne.n	8005dc4 <_dtoa_r+0x5f4>
 8005db6:	429f      	cmp	r7, r3
 8005db8:	d1f8      	bne.n	8005dac <_dtoa_r+0x5dc>
 8005dba:	9a05      	ldr	r2, [sp, #20]
 8005dbc:	3201      	adds	r2, #1
 8005dbe:	9205      	str	r2, [sp, #20]
 8005dc0:	2230      	movs	r2, #48	@ 0x30
 8005dc2:	703a      	strb	r2, [r7, #0]
 8005dc4:	781a      	ldrb	r2, [r3, #0]
 8005dc6:	3201      	adds	r2, #1
 8005dc8:	701a      	strb	r2, [r3, #0]
 8005dca:	e7b1      	b.n	8005d30 <_dtoa_r+0x560>
 8005dcc:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005dd0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005dd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dd8:	d1b5      	bne.n	8005d46 <_dtoa_r+0x576>
 8005dda:	e7d4      	b.n	8005d86 <_dtoa_r+0x5b6>
 8005ddc:	08036c60 	.word	0x08036c60
 8005de0:	08036c38 	.word	0x08036c38
 8005de4:	9908      	ldr	r1, [sp, #32]
 8005de6:	2900      	cmp	r1, #0
 8005de8:	f000 80e9 	beq.w	8005fbe <_dtoa_r+0x7ee>
 8005dec:	9907      	ldr	r1, [sp, #28]
 8005dee:	2901      	cmp	r1, #1
 8005df0:	f300 80cb 	bgt.w	8005f8a <_dtoa_r+0x7ba>
 8005df4:	2d00      	cmp	r5, #0
 8005df6:	f000 80c4 	beq.w	8005f82 <_dtoa_r+0x7b2>
 8005dfa:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005dfe:	9e04      	ldr	r6, [sp, #16]
 8005e00:	461c      	mov	r4, r3
 8005e02:	9305      	str	r3, [sp, #20]
 8005e04:	9b04      	ldr	r3, [sp, #16]
 8005e06:	4413      	add	r3, r2
 8005e08:	9304      	str	r3, [sp, #16]
 8005e0a:	9b06      	ldr	r3, [sp, #24]
 8005e0c:	2101      	movs	r1, #1
 8005e0e:	4413      	add	r3, r2
 8005e10:	4648      	mov	r0, r9
 8005e12:	9306      	str	r3, [sp, #24]
 8005e14:	f000 fc2e 	bl	8006674 <__i2b>
 8005e18:	9b05      	ldr	r3, [sp, #20]
 8005e1a:	4605      	mov	r5, r0
 8005e1c:	b166      	cbz	r6, 8005e38 <_dtoa_r+0x668>
 8005e1e:	9a06      	ldr	r2, [sp, #24]
 8005e20:	2a00      	cmp	r2, #0
 8005e22:	dd09      	ble.n	8005e38 <_dtoa_r+0x668>
 8005e24:	42b2      	cmp	r2, r6
 8005e26:	9904      	ldr	r1, [sp, #16]
 8005e28:	bfa8      	it	ge
 8005e2a:	4632      	movge	r2, r6
 8005e2c:	1a89      	subs	r1, r1, r2
 8005e2e:	9104      	str	r1, [sp, #16]
 8005e30:	9906      	ldr	r1, [sp, #24]
 8005e32:	1ab6      	subs	r6, r6, r2
 8005e34:	1a8a      	subs	r2, r1, r2
 8005e36:	9206      	str	r2, [sp, #24]
 8005e38:	b30b      	cbz	r3, 8005e7e <_dtoa_r+0x6ae>
 8005e3a:	9a08      	ldr	r2, [sp, #32]
 8005e3c:	2a00      	cmp	r2, #0
 8005e3e:	f000 80c5 	beq.w	8005fcc <_dtoa_r+0x7fc>
 8005e42:	2c00      	cmp	r4, #0
 8005e44:	f000 80bf 	beq.w	8005fc6 <_dtoa_r+0x7f6>
 8005e48:	4629      	mov	r1, r5
 8005e4a:	4622      	mov	r2, r4
 8005e4c:	4648      	mov	r0, r9
 8005e4e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005e50:	f000 fcc8 	bl	80067e4 <__pow5mult>
 8005e54:	9a01      	ldr	r2, [sp, #4]
 8005e56:	4601      	mov	r1, r0
 8005e58:	4605      	mov	r5, r0
 8005e5a:	4648      	mov	r0, r9
 8005e5c:	f000 fc20 	bl	80066a0 <__multiply>
 8005e60:	9901      	ldr	r1, [sp, #4]
 8005e62:	9005      	str	r0, [sp, #20]
 8005e64:	4648      	mov	r0, r9
 8005e66:	f000 fb51 	bl	800650c <_Bfree>
 8005e6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e6c:	1b1b      	subs	r3, r3, r4
 8005e6e:	f000 80b0 	beq.w	8005fd2 <_dtoa_r+0x802>
 8005e72:	9905      	ldr	r1, [sp, #20]
 8005e74:	461a      	mov	r2, r3
 8005e76:	4648      	mov	r0, r9
 8005e78:	f000 fcb4 	bl	80067e4 <__pow5mult>
 8005e7c:	9001      	str	r0, [sp, #4]
 8005e7e:	2101      	movs	r1, #1
 8005e80:	4648      	mov	r0, r9
 8005e82:	f000 fbf7 	bl	8006674 <__i2b>
 8005e86:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e88:	4604      	mov	r4, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	f000 81da 	beq.w	8006244 <_dtoa_r+0xa74>
 8005e90:	461a      	mov	r2, r3
 8005e92:	4601      	mov	r1, r0
 8005e94:	4648      	mov	r0, r9
 8005e96:	f000 fca5 	bl	80067e4 <__pow5mult>
 8005e9a:	9b07      	ldr	r3, [sp, #28]
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	4604      	mov	r4, r0
 8005ea0:	f300 80a0 	bgt.w	8005fe4 <_dtoa_r+0x814>
 8005ea4:	9b02      	ldr	r3, [sp, #8]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	f040 8096 	bne.w	8005fd8 <_dtoa_r+0x808>
 8005eac:	9b03      	ldr	r3, [sp, #12]
 8005eae:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8005eb2:	2a00      	cmp	r2, #0
 8005eb4:	f040 8092 	bne.w	8005fdc <_dtoa_r+0x80c>
 8005eb8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005ebc:	0d12      	lsrs	r2, r2, #20
 8005ebe:	0512      	lsls	r2, r2, #20
 8005ec0:	2a00      	cmp	r2, #0
 8005ec2:	f000 808d 	beq.w	8005fe0 <_dtoa_r+0x810>
 8005ec6:	9b04      	ldr	r3, [sp, #16]
 8005ec8:	3301      	adds	r3, #1
 8005eca:	9304      	str	r3, [sp, #16]
 8005ecc:	9b06      	ldr	r3, [sp, #24]
 8005ece:	3301      	adds	r3, #1
 8005ed0:	9306      	str	r3, [sp, #24]
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ed6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	f000 81b9 	beq.w	8006250 <_dtoa_r+0xa80>
 8005ede:	6922      	ldr	r2, [r4, #16]
 8005ee0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005ee4:	6910      	ldr	r0, [r2, #16]
 8005ee6:	f000 fb79 	bl	80065dc <__hi0bits>
 8005eea:	f1c0 0020 	rsb	r0, r0, #32
 8005eee:	9b06      	ldr	r3, [sp, #24]
 8005ef0:	4418      	add	r0, r3
 8005ef2:	f010 001f 	ands.w	r0, r0, #31
 8005ef6:	f000 8081 	beq.w	8005ffc <_dtoa_r+0x82c>
 8005efa:	f1c0 0220 	rsb	r2, r0, #32
 8005efe:	2a04      	cmp	r2, #4
 8005f00:	dd73      	ble.n	8005fea <_dtoa_r+0x81a>
 8005f02:	9b04      	ldr	r3, [sp, #16]
 8005f04:	f1c0 001c 	rsb	r0, r0, #28
 8005f08:	4403      	add	r3, r0
 8005f0a:	9304      	str	r3, [sp, #16]
 8005f0c:	9b06      	ldr	r3, [sp, #24]
 8005f0e:	4406      	add	r6, r0
 8005f10:	4403      	add	r3, r0
 8005f12:	9306      	str	r3, [sp, #24]
 8005f14:	9b04      	ldr	r3, [sp, #16]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	dd05      	ble.n	8005f26 <_dtoa_r+0x756>
 8005f1a:	9901      	ldr	r1, [sp, #4]
 8005f1c:	461a      	mov	r2, r3
 8005f1e:	4648      	mov	r0, r9
 8005f20:	f000 fcba 	bl	8006898 <__lshift>
 8005f24:	9001      	str	r0, [sp, #4]
 8005f26:	9b06      	ldr	r3, [sp, #24]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	dd05      	ble.n	8005f38 <_dtoa_r+0x768>
 8005f2c:	4621      	mov	r1, r4
 8005f2e:	461a      	mov	r2, r3
 8005f30:	4648      	mov	r0, r9
 8005f32:	f000 fcb1 	bl	8006898 <__lshift>
 8005f36:	4604      	mov	r4, r0
 8005f38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d060      	beq.n	8006000 <_dtoa_r+0x830>
 8005f3e:	9801      	ldr	r0, [sp, #4]
 8005f40:	4621      	mov	r1, r4
 8005f42:	f000 fd15 	bl	8006970 <__mcmp>
 8005f46:	2800      	cmp	r0, #0
 8005f48:	da5a      	bge.n	8006000 <_dtoa_r+0x830>
 8005f4a:	f108 33ff 	add.w	r3, r8, #4294967295
 8005f4e:	9305      	str	r3, [sp, #20]
 8005f50:	9901      	ldr	r1, [sp, #4]
 8005f52:	2300      	movs	r3, #0
 8005f54:	220a      	movs	r2, #10
 8005f56:	4648      	mov	r0, r9
 8005f58:	f000 fafa 	bl	8006550 <__multadd>
 8005f5c:	9b08      	ldr	r3, [sp, #32]
 8005f5e:	9001      	str	r0, [sp, #4]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	f000 8177 	beq.w	8006254 <_dtoa_r+0xa84>
 8005f66:	4629      	mov	r1, r5
 8005f68:	2300      	movs	r3, #0
 8005f6a:	220a      	movs	r2, #10
 8005f6c:	4648      	mov	r0, r9
 8005f6e:	f000 faef 	bl	8006550 <__multadd>
 8005f72:	f1bb 0f00 	cmp.w	fp, #0
 8005f76:	4605      	mov	r5, r0
 8005f78:	dc6e      	bgt.n	8006058 <_dtoa_r+0x888>
 8005f7a:	9b07      	ldr	r3, [sp, #28]
 8005f7c:	2b02      	cmp	r3, #2
 8005f7e:	dc48      	bgt.n	8006012 <_dtoa_r+0x842>
 8005f80:	e06a      	b.n	8006058 <_dtoa_r+0x888>
 8005f82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005f84:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8005f88:	e739      	b.n	8005dfe <_dtoa_r+0x62e>
 8005f8a:	f10a 34ff 	add.w	r4, sl, #4294967295
 8005f8e:	42a3      	cmp	r3, r4
 8005f90:	db07      	blt.n	8005fa2 <_dtoa_r+0x7d2>
 8005f92:	f1ba 0f00 	cmp.w	sl, #0
 8005f96:	eba3 0404 	sub.w	r4, r3, r4
 8005f9a:	db0b      	blt.n	8005fb4 <_dtoa_r+0x7e4>
 8005f9c:	9e04      	ldr	r6, [sp, #16]
 8005f9e:	4652      	mov	r2, sl
 8005fa0:	e72f      	b.n	8005e02 <_dtoa_r+0x632>
 8005fa2:	1ae2      	subs	r2, r4, r3
 8005fa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fa6:	9e04      	ldr	r6, [sp, #16]
 8005fa8:	4413      	add	r3, r2
 8005faa:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fac:	4652      	mov	r2, sl
 8005fae:	4623      	mov	r3, r4
 8005fb0:	2400      	movs	r4, #0
 8005fb2:	e726      	b.n	8005e02 <_dtoa_r+0x632>
 8005fb4:	9a04      	ldr	r2, [sp, #16]
 8005fb6:	eba2 060a 	sub.w	r6, r2, sl
 8005fba:	2200      	movs	r2, #0
 8005fbc:	e721      	b.n	8005e02 <_dtoa_r+0x632>
 8005fbe:	9e04      	ldr	r6, [sp, #16]
 8005fc0:	9d08      	ldr	r5, [sp, #32]
 8005fc2:	461c      	mov	r4, r3
 8005fc4:	e72a      	b.n	8005e1c <_dtoa_r+0x64c>
 8005fc6:	9a01      	ldr	r2, [sp, #4]
 8005fc8:	9205      	str	r2, [sp, #20]
 8005fca:	e752      	b.n	8005e72 <_dtoa_r+0x6a2>
 8005fcc:	9901      	ldr	r1, [sp, #4]
 8005fce:	461a      	mov	r2, r3
 8005fd0:	e751      	b.n	8005e76 <_dtoa_r+0x6a6>
 8005fd2:	9b05      	ldr	r3, [sp, #20]
 8005fd4:	9301      	str	r3, [sp, #4]
 8005fd6:	e752      	b.n	8005e7e <_dtoa_r+0x6ae>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	e77b      	b.n	8005ed4 <_dtoa_r+0x704>
 8005fdc:	9b02      	ldr	r3, [sp, #8]
 8005fde:	e779      	b.n	8005ed4 <_dtoa_r+0x704>
 8005fe0:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005fe2:	e778      	b.n	8005ed6 <_dtoa_r+0x706>
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005fe8:	e779      	b.n	8005ede <_dtoa_r+0x70e>
 8005fea:	d093      	beq.n	8005f14 <_dtoa_r+0x744>
 8005fec:	9b04      	ldr	r3, [sp, #16]
 8005fee:	321c      	adds	r2, #28
 8005ff0:	4413      	add	r3, r2
 8005ff2:	9304      	str	r3, [sp, #16]
 8005ff4:	9b06      	ldr	r3, [sp, #24]
 8005ff6:	4416      	add	r6, r2
 8005ff8:	4413      	add	r3, r2
 8005ffa:	e78a      	b.n	8005f12 <_dtoa_r+0x742>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	e7f5      	b.n	8005fec <_dtoa_r+0x81c>
 8006000:	f1ba 0f00 	cmp.w	sl, #0
 8006004:	f8cd 8014 	str.w	r8, [sp, #20]
 8006008:	46d3      	mov	fp, sl
 800600a:	dc21      	bgt.n	8006050 <_dtoa_r+0x880>
 800600c:	9b07      	ldr	r3, [sp, #28]
 800600e:	2b02      	cmp	r3, #2
 8006010:	dd1e      	ble.n	8006050 <_dtoa_r+0x880>
 8006012:	f1bb 0f00 	cmp.w	fp, #0
 8006016:	f47f addc 	bne.w	8005bd2 <_dtoa_r+0x402>
 800601a:	4621      	mov	r1, r4
 800601c:	465b      	mov	r3, fp
 800601e:	2205      	movs	r2, #5
 8006020:	4648      	mov	r0, r9
 8006022:	f000 fa95 	bl	8006550 <__multadd>
 8006026:	4601      	mov	r1, r0
 8006028:	4604      	mov	r4, r0
 800602a:	9801      	ldr	r0, [sp, #4]
 800602c:	f000 fca0 	bl	8006970 <__mcmp>
 8006030:	2800      	cmp	r0, #0
 8006032:	f77f adce 	ble.w	8005bd2 <_dtoa_r+0x402>
 8006036:	463e      	mov	r6, r7
 8006038:	2331      	movs	r3, #49	@ 0x31
 800603a:	f806 3b01 	strb.w	r3, [r6], #1
 800603e:	9b05      	ldr	r3, [sp, #20]
 8006040:	3301      	adds	r3, #1
 8006042:	9305      	str	r3, [sp, #20]
 8006044:	e5c9      	b.n	8005bda <_dtoa_r+0x40a>
 8006046:	f8cd 8014 	str.w	r8, [sp, #20]
 800604a:	4654      	mov	r4, sl
 800604c:	4625      	mov	r5, r4
 800604e:	e7f2      	b.n	8006036 <_dtoa_r+0x866>
 8006050:	9b08      	ldr	r3, [sp, #32]
 8006052:	2b00      	cmp	r3, #0
 8006054:	f000 8102 	beq.w	800625c <_dtoa_r+0xa8c>
 8006058:	2e00      	cmp	r6, #0
 800605a:	dd05      	ble.n	8006068 <_dtoa_r+0x898>
 800605c:	4629      	mov	r1, r5
 800605e:	4632      	mov	r2, r6
 8006060:	4648      	mov	r0, r9
 8006062:	f000 fc19 	bl	8006898 <__lshift>
 8006066:	4605      	mov	r5, r0
 8006068:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800606a:	2b00      	cmp	r3, #0
 800606c:	d058      	beq.n	8006120 <_dtoa_r+0x950>
 800606e:	6869      	ldr	r1, [r5, #4]
 8006070:	4648      	mov	r0, r9
 8006072:	f000 fa0b 	bl	800648c <_Balloc>
 8006076:	4606      	mov	r6, r0
 8006078:	b928      	cbnz	r0, 8006086 <_dtoa_r+0x8b6>
 800607a:	4b82      	ldr	r3, [pc, #520]	@ (8006284 <_dtoa_r+0xab4>)
 800607c:	4602      	mov	r2, r0
 800607e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006082:	f7ff bbbe 	b.w	8005802 <_dtoa_r+0x32>
 8006086:	692a      	ldr	r2, [r5, #16]
 8006088:	3202      	adds	r2, #2
 800608a:	0092      	lsls	r2, r2, #2
 800608c:	f105 010c 	add.w	r1, r5, #12
 8006090:	300c      	adds	r0, #12
 8006092:	f000 fe31 	bl	8006cf8 <memcpy>
 8006096:	2201      	movs	r2, #1
 8006098:	4631      	mov	r1, r6
 800609a:	4648      	mov	r0, r9
 800609c:	f000 fbfc 	bl	8006898 <__lshift>
 80060a0:	1c7b      	adds	r3, r7, #1
 80060a2:	9304      	str	r3, [sp, #16]
 80060a4:	eb07 030b 	add.w	r3, r7, fp
 80060a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80060aa:	9b02      	ldr	r3, [sp, #8]
 80060ac:	f003 0301 	and.w	r3, r3, #1
 80060b0:	46a8      	mov	r8, r5
 80060b2:	9308      	str	r3, [sp, #32]
 80060b4:	4605      	mov	r5, r0
 80060b6:	9b04      	ldr	r3, [sp, #16]
 80060b8:	9801      	ldr	r0, [sp, #4]
 80060ba:	4621      	mov	r1, r4
 80060bc:	f103 3bff 	add.w	fp, r3, #4294967295
 80060c0:	f7ff fafd 	bl	80056be <quorem>
 80060c4:	4641      	mov	r1, r8
 80060c6:	9002      	str	r0, [sp, #8]
 80060c8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80060cc:	9801      	ldr	r0, [sp, #4]
 80060ce:	f000 fc4f 	bl	8006970 <__mcmp>
 80060d2:	462a      	mov	r2, r5
 80060d4:	9006      	str	r0, [sp, #24]
 80060d6:	4621      	mov	r1, r4
 80060d8:	4648      	mov	r0, r9
 80060da:	f000 fc65 	bl	80069a8 <__mdiff>
 80060de:	68c2      	ldr	r2, [r0, #12]
 80060e0:	4606      	mov	r6, r0
 80060e2:	b9fa      	cbnz	r2, 8006124 <_dtoa_r+0x954>
 80060e4:	4601      	mov	r1, r0
 80060e6:	9801      	ldr	r0, [sp, #4]
 80060e8:	f000 fc42 	bl	8006970 <__mcmp>
 80060ec:	4602      	mov	r2, r0
 80060ee:	4631      	mov	r1, r6
 80060f0:	4648      	mov	r0, r9
 80060f2:	920a      	str	r2, [sp, #40]	@ 0x28
 80060f4:	f000 fa0a 	bl	800650c <_Bfree>
 80060f8:	9b07      	ldr	r3, [sp, #28]
 80060fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80060fc:	9e04      	ldr	r6, [sp, #16]
 80060fe:	ea42 0103 	orr.w	r1, r2, r3
 8006102:	9b08      	ldr	r3, [sp, #32]
 8006104:	4319      	orrs	r1, r3
 8006106:	d10f      	bne.n	8006128 <_dtoa_r+0x958>
 8006108:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800610c:	d028      	beq.n	8006160 <_dtoa_r+0x990>
 800610e:	9b06      	ldr	r3, [sp, #24]
 8006110:	2b00      	cmp	r3, #0
 8006112:	dd02      	ble.n	800611a <_dtoa_r+0x94a>
 8006114:	9b02      	ldr	r3, [sp, #8]
 8006116:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800611a:	f88b a000 	strb.w	sl, [fp]
 800611e:	e55e      	b.n	8005bde <_dtoa_r+0x40e>
 8006120:	4628      	mov	r0, r5
 8006122:	e7bd      	b.n	80060a0 <_dtoa_r+0x8d0>
 8006124:	2201      	movs	r2, #1
 8006126:	e7e2      	b.n	80060ee <_dtoa_r+0x91e>
 8006128:	9b06      	ldr	r3, [sp, #24]
 800612a:	2b00      	cmp	r3, #0
 800612c:	db04      	blt.n	8006138 <_dtoa_r+0x968>
 800612e:	9907      	ldr	r1, [sp, #28]
 8006130:	430b      	orrs	r3, r1
 8006132:	9908      	ldr	r1, [sp, #32]
 8006134:	430b      	orrs	r3, r1
 8006136:	d120      	bne.n	800617a <_dtoa_r+0x9aa>
 8006138:	2a00      	cmp	r2, #0
 800613a:	ddee      	ble.n	800611a <_dtoa_r+0x94a>
 800613c:	9901      	ldr	r1, [sp, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	4648      	mov	r0, r9
 8006142:	f000 fba9 	bl	8006898 <__lshift>
 8006146:	4621      	mov	r1, r4
 8006148:	9001      	str	r0, [sp, #4]
 800614a:	f000 fc11 	bl	8006970 <__mcmp>
 800614e:	2800      	cmp	r0, #0
 8006150:	dc03      	bgt.n	800615a <_dtoa_r+0x98a>
 8006152:	d1e2      	bne.n	800611a <_dtoa_r+0x94a>
 8006154:	f01a 0f01 	tst.w	sl, #1
 8006158:	d0df      	beq.n	800611a <_dtoa_r+0x94a>
 800615a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800615e:	d1d9      	bne.n	8006114 <_dtoa_r+0x944>
 8006160:	2339      	movs	r3, #57	@ 0x39
 8006162:	f88b 3000 	strb.w	r3, [fp]
 8006166:	4633      	mov	r3, r6
 8006168:	461e      	mov	r6, r3
 800616a:	3b01      	subs	r3, #1
 800616c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006170:	2a39      	cmp	r2, #57	@ 0x39
 8006172:	d052      	beq.n	800621a <_dtoa_r+0xa4a>
 8006174:	3201      	adds	r2, #1
 8006176:	701a      	strb	r2, [r3, #0]
 8006178:	e531      	b.n	8005bde <_dtoa_r+0x40e>
 800617a:	2a00      	cmp	r2, #0
 800617c:	dd07      	ble.n	800618e <_dtoa_r+0x9be>
 800617e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8006182:	d0ed      	beq.n	8006160 <_dtoa_r+0x990>
 8006184:	f10a 0301 	add.w	r3, sl, #1
 8006188:	f88b 3000 	strb.w	r3, [fp]
 800618c:	e527      	b.n	8005bde <_dtoa_r+0x40e>
 800618e:	9b04      	ldr	r3, [sp, #16]
 8006190:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006192:	f803 ac01 	strb.w	sl, [r3, #-1]
 8006196:	4293      	cmp	r3, r2
 8006198:	d029      	beq.n	80061ee <_dtoa_r+0xa1e>
 800619a:	9901      	ldr	r1, [sp, #4]
 800619c:	2300      	movs	r3, #0
 800619e:	220a      	movs	r2, #10
 80061a0:	4648      	mov	r0, r9
 80061a2:	f000 f9d5 	bl	8006550 <__multadd>
 80061a6:	45a8      	cmp	r8, r5
 80061a8:	9001      	str	r0, [sp, #4]
 80061aa:	f04f 0300 	mov.w	r3, #0
 80061ae:	f04f 020a 	mov.w	r2, #10
 80061b2:	4641      	mov	r1, r8
 80061b4:	4648      	mov	r0, r9
 80061b6:	d107      	bne.n	80061c8 <_dtoa_r+0x9f8>
 80061b8:	f000 f9ca 	bl	8006550 <__multadd>
 80061bc:	4680      	mov	r8, r0
 80061be:	4605      	mov	r5, r0
 80061c0:	9b04      	ldr	r3, [sp, #16]
 80061c2:	3301      	adds	r3, #1
 80061c4:	9304      	str	r3, [sp, #16]
 80061c6:	e776      	b.n	80060b6 <_dtoa_r+0x8e6>
 80061c8:	f000 f9c2 	bl	8006550 <__multadd>
 80061cc:	4629      	mov	r1, r5
 80061ce:	4680      	mov	r8, r0
 80061d0:	2300      	movs	r3, #0
 80061d2:	220a      	movs	r2, #10
 80061d4:	4648      	mov	r0, r9
 80061d6:	f000 f9bb 	bl	8006550 <__multadd>
 80061da:	4605      	mov	r5, r0
 80061dc:	e7f0      	b.n	80061c0 <_dtoa_r+0x9f0>
 80061de:	f1bb 0f00 	cmp.w	fp, #0
 80061e2:	bfcc      	ite	gt
 80061e4:	465e      	movgt	r6, fp
 80061e6:	2601      	movle	r6, #1
 80061e8:	443e      	add	r6, r7
 80061ea:	f04f 0800 	mov.w	r8, #0
 80061ee:	9901      	ldr	r1, [sp, #4]
 80061f0:	2201      	movs	r2, #1
 80061f2:	4648      	mov	r0, r9
 80061f4:	f000 fb50 	bl	8006898 <__lshift>
 80061f8:	4621      	mov	r1, r4
 80061fa:	9001      	str	r0, [sp, #4]
 80061fc:	f000 fbb8 	bl	8006970 <__mcmp>
 8006200:	2800      	cmp	r0, #0
 8006202:	dcb0      	bgt.n	8006166 <_dtoa_r+0x996>
 8006204:	d102      	bne.n	800620c <_dtoa_r+0xa3c>
 8006206:	f01a 0f01 	tst.w	sl, #1
 800620a:	d1ac      	bne.n	8006166 <_dtoa_r+0x996>
 800620c:	4633      	mov	r3, r6
 800620e:	461e      	mov	r6, r3
 8006210:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006214:	2a30      	cmp	r2, #48	@ 0x30
 8006216:	d0fa      	beq.n	800620e <_dtoa_r+0xa3e>
 8006218:	e4e1      	b.n	8005bde <_dtoa_r+0x40e>
 800621a:	429f      	cmp	r7, r3
 800621c:	d1a4      	bne.n	8006168 <_dtoa_r+0x998>
 800621e:	9b05      	ldr	r3, [sp, #20]
 8006220:	3301      	adds	r3, #1
 8006222:	9305      	str	r3, [sp, #20]
 8006224:	2331      	movs	r3, #49	@ 0x31
 8006226:	703b      	strb	r3, [r7, #0]
 8006228:	e4d9      	b.n	8005bde <_dtoa_r+0x40e>
 800622a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800622c:	4f16      	ldr	r7, [pc, #88]	@ (8006288 <_dtoa_r+0xab8>)
 800622e:	b11b      	cbz	r3, 8006238 <_dtoa_r+0xa68>
 8006230:	f107 0308 	add.w	r3, r7, #8
 8006234:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006236:	6013      	str	r3, [r2, #0]
 8006238:	4638      	mov	r0, r7
 800623a:	b011      	add	sp, #68	@ 0x44
 800623c:	ecbd 8b02 	vpop	{d8}
 8006240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006244:	9b07      	ldr	r3, [sp, #28]
 8006246:	2b01      	cmp	r3, #1
 8006248:	f77f ae2c 	ble.w	8005ea4 <_dtoa_r+0x6d4>
 800624c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800624e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006250:	2001      	movs	r0, #1
 8006252:	e64c      	b.n	8005eee <_dtoa_r+0x71e>
 8006254:	f1bb 0f00 	cmp.w	fp, #0
 8006258:	f77f aed8 	ble.w	800600c <_dtoa_r+0x83c>
 800625c:	463e      	mov	r6, r7
 800625e:	9801      	ldr	r0, [sp, #4]
 8006260:	4621      	mov	r1, r4
 8006262:	f7ff fa2c 	bl	80056be <quorem>
 8006266:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800626a:	f806 ab01 	strb.w	sl, [r6], #1
 800626e:	1bf2      	subs	r2, r6, r7
 8006270:	4593      	cmp	fp, r2
 8006272:	ddb4      	ble.n	80061de <_dtoa_r+0xa0e>
 8006274:	9901      	ldr	r1, [sp, #4]
 8006276:	2300      	movs	r3, #0
 8006278:	220a      	movs	r2, #10
 800627a:	4648      	mov	r0, r9
 800627c:	f000 f968 	bl	8006550 <__multadd>
 8006280:	9001      	str	r0, [sp, #4]
 8006282:	e7ec      	b.n	800625e <_dtoa_r+0xa8e>
 8006284:	08036b68 	.word	0x08036b68
 8006288:	08036aec 	.word	0x08036aec

0800628c <_free_r>:
 800628c:	b538      	push	{r3, r4, r5, lr}
 800628e:	4605      	mov	r5, r0
 8006290:	2900      	cmp	r1, #0
 8006292:	d041      	beq.n	8006318 <_free_r+0x8c>
 8006294:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006298:	1f0c      	subs	r4, r1, #4
 800629a:	2b00      	cmp	r3, #0
 800629c:	bfb8      	it	lt
 800629e:	18e4      	addlt	r4, r4, r3
 80062a0:	f000 f8e8 	bl	8006474 <__malloc_lock>
 80062a4:	4a1d      	ldr	r2, [pc, #116]	@ (800631c <_free_r+0x90>)
 80062a6:	6813      	ldr	r3, [r2, #0]
 80062a8:	b933      	cbnz	r3, 80062b8 <_free_r+0x2c>
 80062aa:	6063      	str	r3, [r4, #4]
 80062ac:	6014      	str	r4, [r2, #0]
 80062ae:	4628      	mov	r0, r5
 80062b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062b4:	f000 b8e4 	b.w	8006480 <__malloc_unlock>
 80062b8:	42a3      	cmp	r3, r4
 80062ba:	d908      	bls.n	80062ce <_free_r+0x42>
 80062bc:	6820      	ldr	r0, [r4, #0]
 80062be:	1821      	adds	r1, r4, r0
 80062c0:	428b      	cmp	r3, r1
 80062c2:	bf01      	itttt	eq
 80062c4:	6819      	ldreq	r1, [r3, #0]
 80062c6:	685b      	ldreq	r3, [r3, #4]
 80062c8:	1809      	addeq	r1, r1, r0
 80062ca:	6021      	streq	r1, [r4, #0]
 80062cc:	e7ed      	b.n	80062aa <_free_r+0x1e>
 80062ce:	461a      	mov	r2, r3
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	b10b      	cbz	r3, 80062d8 <_free_r+0x4c>
 80062d4:	42a3      	cmp	r3, r4
 80062d6:	d9fa      	bls.n	80062ce <_free_r+0x42>
 80062d8:	6811      	ldr	r1, [r2, #0]
 80062da:	1850      	adds	r0, r2, r1
 80062dc:	42a0      	cmp	r0, r4
 80062de:	d10b      	bne.n	80062f8 <_free_r+0x6c>
 80062e0:	6820      	ldr	r0, [r4, #0]
 80062e2:	4401      	add	r1, r0
 80062e4:	1850      	adds	r0, r2, r1
 80062e6:	4283      	cmp	r3, r0
 80062e8:	6011      	str	r1, [r2, #0]
 80062ea:	d1e0      	bne.n	80062ae <_free_r+0x22>
 80062ec:	6818      	ldr	r0, [r3, #0]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	6053      	str	r3, [r2, #4]
 80062f2:	4408      	add	r0, r1
 80062f4:	6010      	str	r0, [r2, #0]
 80062f6:	e7da      	b.n	80062ae <_free_r+0x22>
 80062f8:	d902      	bls.n	8006300 <_free_r+0x74>
 80062fa:	230c      	movs	r3, #12
 80062fc:	602b      	str	r3, [r5, #0]
 80062fe:	e7d6      	b.n	80062ae <_free_r+0x22>
 8006300:	6820      	ldr	r0, [r4, #0]
 8006302:	1821      	adds	r1, r4, r0
 8006304:	428b      	cmp	r3, r1
 8006306:	bf04      	itt	eq
 8006308:	6819      	ldreq	r1, [r3, #0]
 800630a:	685b      	ldreq	r3, [r3, #4]
 800630c:	6063      	str	r3, [r4, #4]
 800630e:	bf04      	itt	eq
 8006310:	1809      	addeq	r1, r1, r0
 8006312:	6021      	streq	r1, [r4, #0]
 8006314:	6054      	str	r4, [r2, #4]
 8006316:	e7ca      	b.n	80062ae <_free_r+0x22>
 8006318:	bd38      	pop	{r3, r4, r5, pc}
 800631a:	bf00      	nop
 800631c:	200004c0 	.word	0x200004c0

08006320 <malloc>:
 8006320:	4b02      	ldr	r3, [pc, #8]	@ (800632c <malloc+0xc>)
 8006322:	4601      	mov	r1, r0
 8006324:	6818      	ldr	r0, [r3, #0]
 8006326:	f000 b825 	b.w	8006374 <_malloc_r>
 800632a:	bf00      	nop
 800632c:	20000028 	.word	0x20000028

08006330 <sbrk_aligned>:
 8006330:	b570      	push	{r4, r5, r6, lr}
 8006332:	4e0f      	ldr	r6, [pc, #60]	@ (8006370 <sbrk_aligned+0x40>)
 8006334:	460c      	mov	r4, r1
 8006336:	6831      	ldr	r1, [r6, #0]
 8006338:	4605      	mov	r5, r0
 800633a:	b911      	cbnz	r1, 8006342 <sbrk_aligned+0x12>
 800633c:	f000 fccc 	bl	8006cd8 <_sbrk_r>
 8006340:	6030      	str	r0, [r6, #0]
 8006342:	4621      	mov	r1, r4
 8006344:	4628      	mov	r0, r5
 8006346:	f000 fcc7 	bl	8006cd8 <_sbrk_r>
 800634a:	1c43      	adds	r3, r0, #1
 800634c:	d103      	bne.n	8006356 <sbrk_aligned+0x26>
 800634e:	f04f 34ff 	mov.w	r4, #4294967295
 8006352:	4620      	mov	r0, r4
 8006354:	bd70      	pop	{r4, r5, r6, pc}
 8006356:	1cc4      	adds	r4, r0, #3
 8006358:	f024 0403 	bic.w	r4, r4, #3
 800635c:	42a0      	cmp	r0, r4
 800635e:	d0f8      	beq.n	8006352 <sbrk_aligned+0x22>
 8006360:	1a21      	subs	r1, r4, r0
 8006362:	4628      	mov	r0, r5
 8006364:	f000 fcb8 	bl	8006cd8 <_sbrk_r>
 8006368:	3001      	adds	r0, #1
 800636a:	d1f2      	bne.n	8006352 <sbrk_aligned+0x22>
 800636c:	e7ef      	b.n	800634e <sbrk_aligned+0x1e>
 800636e:	bf00      	nop
 8006370:	200004bc 	.word	0x200004bc

08006374 <_malloc_r>:
 8006374:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006378:	1ccd      	adds	r5, r1, #3
 800637a:	f025 0503 	bic.w	r5, r5, #3
 800637e:	3508      	adds	r5, #8
 8006380:	2d0c      	cmp	r5, #12
 8006382:	bf38      	it	cc
 8006384:	250c      	movcc	r5, #12
 8006386:	2d00      	cmp	r5, #0
 8006388:	4606      	mov	r6, r0
 800638a:	db01      	blt.n	8006390 <_malloc_r+0x1c>
 800638c:	42a9      	cmp	r1, r5
 800638e:	d904      	bls.n	800639a <_malloc_r+0x26>
 8006390:	230c      	movs	r3, #12
 8006392:	6033      	str	r3, [r6, #0]
 8006394:	2000      	movs	r0, #0
 8006396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800639a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006470 <_malloc_r+0xfc>
 800639e:	f000 f869 	bl	8006474 <__malloc_lock>
 80063a2:	f8d8 3000 	ldr.w	r3, [r8]
 80063a6:	461c      	mov	r4, r3
 80063a8:	bb44      	cbnz	r4, 80063fc <_malloc_r+0x88>
 80063aa:	4629      	mov	r1, r5
 80063ac:	4630      	mov	r0, r6
 80063ae:	f7ff ffbf 	bl	8006330 <sbrk_aligned>
 80063b2:	1c43      	adds	r3, r0, #1
 80063b4:	4604      	mov	r4, r0
 80063b6:	d158      	bne.n	800646a <_malloc_r+0xf6>
 80063b8:	f8d8 4000 	ldr.w	r4, [r8]
 80063bc:	4627      	mov	r7, r4
 80063be:	2f00      	cmp	r7, #0
 80063c0:	d143      	bne.n	800644a <_malloc_r+0xd6>
 80063c2:	2c00      	cmp	r4, #0
 80063c4:	d04b      	beq.n	800645e <_malloc_r+0xea>
 80063c6:	6823      	ldr	r3, [r4, #0]
 80063c8:	4639      	mov	r1, r7
 80063ca:	4630      	mov	r0, r6
 80063cc:	eb04 0903 	add.w	r9, r4, r3
 80063d0:	f000 fc82 	bl	8006cd8 <_sbrk_r>
 80063d4:	4581      	cmp	r9, r0
 80063d6:	d142      	bne.n	800645e <_malloc_r+0xea>
 80063d8:	6821      	ldr	r1, [r4, #0]
 80063da:	1a6d      	subs	r5, r5, r1
 80063dc:	4629      	mov	r1, r5
 80063de:	4630      	mov	r0, r6
 80063e0:	f7ff ffa6 	bl	8006330 <sbrk_aligned>
 80063e4:	3001      	adds	r0, #1
 80063e6:	d03a      	beq.n	800645e <_malloc_r+0xea>
 80063e8:	6823      	ldr	r3, [r4, #0]
 80063ea:	442b      	add	r3, r5
 80063ec:	6023      	str	r3, [r4, #0]
 80063ee:	f8d8 3000 	ldr.w	r3, [r8]
 80063f2:	685a      	ldr	r2, [r3, #4]
 80063f4:	bb62      	cbnz	r2, 8006450 <_malloc_r+0xdc>
 80063f6:	f8c8 7000 	str.w	r7, [r8]
 80063fa:	e00f      	b.n	800641c <_malloc_r+0xa8>
 80063fc:	6822      	ldr	r2, [r4, #0]
 80063fe:	1b52      	subs	r2, r2, r5
 8006400:	d420      	bmi.n	8006444 <_malloc_r+0xd0>
 8006402:	2a0b      	cmp	r2, #11
 8006404:	d917      	bls.n	8006436 <_malloc_r+0xc2>
 8006406:	1961      	adds	r1, r4, r5
 8006408:	42a3      	cmp	r3, r4
 800640a:	6025      	str	r5, [r4, #0]
 800640c:	bf18      	it	ne
 800640e:	6059      	strne	r1, [r3, #4]
 8006410:	6863      	ldr	r3, [r4, #4]
 8006412:	bf08      	it	eq
 8006414:	f8c8 1000 	streq.w	r1, [r8]
 8006418:	5162      	str	r2, [r4, r5]
 800641a:	604b      	str	r3, [r1, #4]
 800641c:	4630      	mov	r0, r6
 800641e:	f000 f82f 	bl	8006480 <__malloc_unlock>
 8006422:	f104 000b 	add.w	r0, r4, #11
 8006426:	1d23      	adds	r3, r4, #4
 8006428:	f020 0007 	bic.w	r0, r0, #7
 800642c:	1ac2      	subs	r2, r0, r3
 800642e:	bf1c      	itt	ne
 8006430:	1a1b      	subne	r3, r3, r0
 8006432:	50a3      	strne	r3, [r4, r2]
 8006434:	e7af      	b.n	8006396 <_malloc_r+0x22>
 8006436:	6862      	ldr	r2, [r4, #4]
 8006438:	42a3      	cmp	r3, r4
 800643a:	bf0c      	ite	eq
 800643c:	f8c8 2000 	streq.w	r2, [r8]
 8006440:	605a      	strne	r2, [r3, #4]
 8006442:	e7eb      	b.n	800641c <_malloc_r+0xa8>
 8006444:	4623      	mov	r3, r4
 8006446:	6864      	ldr	r4, [r4, #4]
 8006448:	e7ae      	b.n	80063a8 <_malloc_r+0x34>
 800644a:	463c      	mov	r4, r7
 800644c:	687f      	ldr	r7, [r7, #4]
 800644e:	e7b6      	b.n	80063be <_malloc_r+0x4a>
 8006450:	461a      	mov	r2, r3
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	42a3      	cmp	r3, r4
 8006456:	d1fb      	bne.n	8006450 <_malloc_r+0xdc>
 8006458:	2300      	movs	r3, #0
 800645a:	6053      	str	r3, [r2, #4]
 800645c:	e7de      	b.n	800641c <_malloc_r+0xa8>
 800645e:	230c      	movs	r3, #12
 8006460:	6033      	str	r3, [r6, #0]
 8006462:	4630      	mov	r0, r6
 8006464:	f000 f80c 	bl	8006480 <__malloc_unlock>
 8006468:	e794      	b.n	8006394 <_malloc_r+0x20>
 800646a:	6005      	str	r5, [r0, #0]
 800646c:	e7d6      	b.n	800641c <_malloc_r+0xa8>
 800646e:	bf00      	nop
 8006470:	200004c0 	.word	0x200004c0

08006474 <__malloc_lock>:
 8006474:	4801      	ldr	r0, [pc, #4]	@ (800647c <__malloc_lock+0x8>)
 8006476:	f7ff b920 	b.w	80056ba <__retarget_lock_acquire_recursive>
 800647a:	bf00      	nop
 800647c:	200004b8 	.word	0x200004b8

08006480 <__malloc_unlock>:
 8006480:	4801      	ldr	r0, [pc, #4]	@ (8006488 <__malloc_unlock+0x8>)
 8006482:	f7ff b91b 	b.w	80056bc <__retarget_lock_release_recursive>
 8006486:	bf00      	nop
 8006488:	200004b8 	.word	0x200004b8

0800648c <_Balloc>:
 800648c:	b570      	push	{r4, r5, r6, lr}
 800648e:	69c6      	ldr	r6, [r0, #28]
 8006490:	4604      	mov	r4, r0
 8006492:	460d      	mov	r5, r1
 8006494:	b976      	cbnz	r6, 80064b4 <_Balloc+0x28>
 8006496:	2010      	movs	r0, #16
 8006498:	f7ff ff42 	bl	8006320 <malloc>
 800649c:	4602      	mov	r2, r0
 800649e:	61e0      	str	r0, [r4, #28]
 80064a0:	b920      	cbnz	r0, 80064ac <_Balloc+0x20>
 80064a2:	4b18      	ldr	r3, [pc, #96]	@ (8006504 <_Balloc+0x78>)
 80064a4:	4818      	ldr	r0, [pc, #96]	@ (8006508 <_Balloc+0x7c>)
 80064a6:	216b      	movs	r1, #107	@ 0x6b
 80064a8:	f000 fc34 	bl	8006d14 <__assert_func>
 80064ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80064b0:	6006      	str	r6, [r0, #0]
 80064b2:	60c6      	str	r6, [r0, #12]
 80064b4:	69e6      	ldr	r6, [r4, #28]
 80064b6:	68f3      	ldr	r3, [r6, #12]
 80064b8:	b183      	cbz	r3, 80064dc <_Balloc+0x50>
 80064ba:	69e3      	ldr	r3, [r4, #28]
 80064bc:	68db      	ldr	r3, [r3, #12]
 80064be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80064c2:	b9b8      	cbnz	r0, 80064f4 <_Balloc+0x68>
 80064c4:	2101      	movs	r1, #1
 80064c6:	fa01 f605 	lsl.w	r6, r1, r5
 80064ca:	1d72      	adds	r2, r6, #5
 80064cc:	0092      	lsls	r2, r2, #2
 80064ce:	4620      	mov	r0, r4
 80064d0:	f000 fc3e 	bl	8006d50 <_calloc_r>
 80064d4:	b160      	cbz	r0, 80064f0 <_Balloc+0x64>
 80064d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80064da:	e00e      	b.n	80064fa <_Balloc+0x6e>
 80064dc:	2221      	movs	r2, #33	@ 0x21
 80064de:	2104      	movs	r1, #4
 80064e0:	4620      	mov	r0, r4
 80064e2:	f000 fc35 	bl	8006d50 <_calloc_r>
 80064e6:	69e3      	ldr	r3, [r4, #28]
 80064e8:	60f0      	str	r0, [r6, #12]
 80064ea:	68db      	ldr	r3, [r3, #12]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d1e4      	bne.n	80064ba <_Balloc+0x2e>
 80064f0:	2000      	movs	r0, #0
 80064f2:	bd70      	pop	{r4, r5, r6, pc}
 80064f4:	6802      	ldr	r2, [r0, #0]
 80064f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80064fa:	2300      	movs	r3, #0
 80064fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006500:	e7f7      	b.n	80064f2 <_Balloc+0x66>
 8006502:	bf00      	nop
 8006504:	08036af9 	.word	0x08036af9
 8006508:	08036b79 	.word	0x08036b79

0800650c <_Bfree>:
 800650c:	b570      	push	{r4, r5, r6, lr}
 800650e:	69c6      	ldr	r6, [r0, #28]
 8006510:	4605      	mov	r5, r0
 8006512:	460c      	mov	r4, r1
 8006514:	b976      	cbnz	r6, 8006534 <_Bfree+0x28>
 8006516:	2010      	movs	r0, #16
 8006518:	f7ff ff02 	bl	8006320 <malloc>
 800651c:	4602      	mov	r2, r0
 800651e:	61e8      	str	r0, [r5, #28]
 8006520:	b920      	cbnz	r0, 800652c <_Bfree+0x20>
 8006522:	4b09      	ldr	r3, [pc, #36]	@ (8006548 <_Bfree+0x3c>)
 8006524:	4809      	ldr	r0, [pc, #36]	@ (800654c <_Bfree+0x40>)
 8006526:	218f      	movs	r1, #143	@ 0x8f
 8006528:	f000 fbf4 	bl	8006d14 <__assert_func>
 800652c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006530:	6006      	str	r6, [r0, #0]
 8006532:	60c6      	str	r6, [r0, #12]
 8006534:	b13c      	cbz	r4, 8006546 <_Bfree+0x3a>
 8006536:	69eb      	ldr	r3, [r5, #28]
 8006538:	6862      	ldr	r2, [r4, #4]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006540:	6021      	str	r1, [r4, #0]
 8006542:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006546:	bd70      	pop	{r4, r5, r6, pc}
 8006548:	08036af9 	.word	0x08036af9
 800654c:	08036b79 	.word	0x08036b79

08006550 <__multadd>:
 8006550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006554:	690d      	ldr	r5, [r1, #16]
 8006556:	4607      	mov	r7, r0
 8006558:	460c      	mov	r4, r1
 800655a:	461e      	mov	r6, r3
 800655c:	f101 0c14 	add.w	ip, r1, #20
 8006560:	2000      	movs	r0, #0
 8006562:	f8dc 3000 	ldr.w	r3, [ip]
 8006566:	b299      	uxth	r1, r3
 8006568:	fb02 6101 	mla	r1, r2, r1, r6
 800656c:	0c1e      	lsrs	r6, r3, #16
 800656e:	0c0b      	lsrs	r3, r1, #16
 8006570:	fb02 3306 	mla	r3, r2, r6, r3
 8006574:	b289      	uxth	r1, r1
 8006576:	3001      	adds	r0, #1
 8006578:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800657c:	4285      	cmp	r5, r0
 800657e:	f84c 1b04 	str.w	r1, [ip], #4
 8006582:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006586:	dcec      	bgt.n	8006562 <__multadd+0x12>
 8006588:	b30e      	cbz	r6, 80065ce <__multadd+0x7e>
 800658a:	68a3      	ldr	r3, [r4, #8]
 800658c:	42ab      	cmp	r3, r5
 800658e:	dc19      	bgt.n	80065c4 <__multadd+0x74>
 8006590:	6861      	ldr	r1, [r4, #4]
 8006592:	4638      	mov	r0, r7
 8006594:	3101      	adds	r1, #1
 8006596:	f7ff ff79 	bl	800648c <_Balloc>
 800659a:	4680      	mov	r8, r0
 800659c:	b928      	cbnz	r0, 80065aa <__multadd+0x5a>
 800659e:	4602      	mov	r2, r0
 80065a0:	4b0c      	ldr	r3, [pc, #48]	@ (80065d4 <__multadd+0x84>)
 80065a2:	480d      	ldr	r0, [pc, #52]	@ (80065d8 <__multadd+0x88>)
 80065a4:	21ba      	movs	r1, #186	@ 0xba
 80065a6:	f000 fbb5 	bl	8006d14 <__assert_func>
 80065aa:	6922      	ldr	r2, [r4, #16]
 80065ac:	3202      	adds	r2, #2
 80065ae:	f104 010c 	add.w	r1, r4, #12
 80065b2:	0092      	lsls	r2, r2, #2
 80065b4:	300c      	adds	r0, #12
 80065b6:	f000 fb9f 	bl	8006cf8 <memcpy>
 80065ba:	4621      	mov	r1, r4
 80065bc:	4638      	mov	r0, r7
 80065be:	f7ff ffa5 	bl	800650c <_Bfree>
 80065c2:	4644      	mov	r4, r8
 80065c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80065c8:	3501      	adds	r5, #1
 80065ca:	615e      	str	r6, [r3, #20]
 80065cc:	6125      	str	r5, [r4, #16]
 80065ce:	4620      	mov	r0, r4
 80065d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065d4:	08036b68 	.word	0x08036b68
 80065d8:	08036b79 	.word	0x08036b79

080065dc <__hi0bits>:
 80065dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80065e0:	4603      	mov	r3, r0
 80065e2:	bf36      	itet	cc
 80065e4:	0403      	lslcc	r3, r0, #16
 80065e6:	2000      	movcs	r0, #0
 80065e8:	2010      	movcc	r0, #16
 80065ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80065ee:	bf3c      	itt	cc
 80065f0:	021b      	lslcc	r3, r3, #8
 80065f2:	3008      	addcc	r0, #8
 80065f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065f8:	bf3c      	itt	cc
 80065fa:	011b      	lslcc	r3, r3, #4
 80065fc:	3004      	addcc	r0, #4
 80065fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006602:	bf3c      	itt	cc
 8006604:	009b      	lslcc	r3, r3, #2
 8006606:	3002      	addcc	r0, #2
 8006608:	2b00      	cmp	r3, #0
 800660a:	db05      	blt.n	8006618 <__hi0bits+0x3c>
 800660c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006610:	f100 0001 	add.w	r0, r0, #1
 8006614:	bf08      	it	eq
 8006616:	2020      	moveq	r0, #32
 8006618:	4770      	bx	lr

0800661a <__lo0bits>:
 800661a:	6803      	ldr	r3, [r0, #0]
 800661c:	4602      	mov	r2, r0
 800661e:	f013 0007 	ands.w	r0, r3, #7
 8006622:	d00b      	beq.n	800663c <__lo0bits+0x22>
 8006624:	07d9      	lsls	r1, r3, #31
 8006626:	d421      	bmi.n	800666c <__lo0bits+0x52>
 8006628:	0798      	lsls	r0, r3, #30
 800662a:	bf49      	itett	mi
 800662c:	085b      	lsrmi	r3, r3, #1
 800662e:	089b      	lsrpl	r3, r3, #2
 8006630:	2001      	movmi	r0, #1
 8006632:	6013      	strmi	r3, [r2, #0]
 8006634:	bf5c      	itt	pl
 8006636:	6013      	strpl	r3, [r2, #0]
 8006638:	2002      	movpl	r0, #2
 800663a:	4770      	bx	lr
 800663c:	b299      	uxth	r1, r3
 800663e:	b909      	cbnz	r1, 8006644 <__lo0bits+0x2a>
 8006640:	0c1b      	lsrs	r3, r3, #16
 8006642:	2010      	movs	r0, #16
 8006644:	b2d9      	uxtb	r1, r3
 8006646:	b909      	cbnz	r1, 800664c <__lo0bits+0x32>
 8006648:	3008      	adds	r0, #8
 800664a:	0a1b      	lsrs	r3, r3, #8
 800664c:	0719      	lsls	r1, r3, #28
 800664e:	bf04      	itt	eq
 8006650:	091b      	lsreq	r3, r3, #4
 8006652:	3004      	addeq	r0, #4
 8006654:	0799      	lsls	r1, r3, #30
 8006656:	bf04      	itt	eq
 8006658:	089b      	lsreq	r3, r3, #2
 800665a:	3002      	addeq	r0, #2
 800665c:	07d9      	lsls	r1, r3, #31
 800665e:	d403      	bmi.n	8006668 <__lo0bits+0x4e>
 8006660:	085b      	lsrs	r3, r3, #1
 8006662:	f100 0001 	add.w	r0, r0, #1
 8006666:	d003      	beq.n	8006670 <__lo0bits+0x56>
 8006668:	6013      	str	r3, [r2, #0]
 800666a:	4770      	bx	lr
 800666c:	2000      	movs	r0, #0
 800666e:	4770      	bx	lr
 8006670:	2020      	movs	r0, #32
 8006672:	4770      	bx	lr

08006674 <__i2b>:
 8006674:	b510      	push	{r4, lr}
 8006676:	460c      	mov	r4, r1
 8006678:	2101      	movs	r1, #1
 800667a:	f7ff ff07 	bl	800648c <_Balloc>
 800667e:	4602      	mov	r2, r0
 8006680:	b928      	cbnz	r0, 800668e <__i2b+0x1a>
 8006682:	4b05      	ldr	r3, [pc, #20]	@ (8006698 <__i2b+0x24>)
 8006684:	4805      	ldr	r0, [pc, #20]	@ (800669c <__i2b+0x28>)
 8006686:	f240 1145 	movw	r1, #325	@ 0x145
 800668a:	f000 fb43 	bl	8006d14 <__assert_func>
 800668e:	2301      	movs	r3, #1
 8006690:	6144      	str	r4, [r0, #20]
 8006692:	6103      	str	r3, [r0, #16]
 8006694:	bd10      	pop	{r4, pc}
 8006696:	bf00      	nop
 8006698:	08036b68 	.word	0x08036b68
 800669c:	08036b79 	.word	0x08036b79

080066a0 <__multiply>:
 80066a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066a4:	4617      	mov	r7, r2
 80066a6:	690a      	ldr	r2, [r1, #16]
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	429a      	cmp	r2, r3
 80066ac:	bfa8      	it	ge
 80066ae:	463b      	movge	r3, r7
 80066b0:	4689      	mov	r9, r1
 80066b2:	bfa4      	itt	ge
 80066b4:	460f      	movge	r7, r1
 80066b6:	4699      	movge	r9, r3
 80066b8:	693d      	ldr	r5, [r7, #16]
 80066ba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	6879      	ldr	r1, [r7, #4]
 80066c2:	eb05 060a 	add.w	r6, r5, sl
 80066c6:	42b3      	cmp	r3, r6
 80066c8:	b085      	sub	sp, #20
 80066ca:	bfb8      	it	lt
 80066cc:	3101      	addlt	r1, #1
 80066ce:	f7ff fedd 	bl	800648c <_Balloc>
 80066d2:	b930      	cbnz	r0, 80066e2 <__multiply+0x42>
 80066d4:	4602      	mov	r2, r0
 80066d6:	4b41      	ldr	r3, [pc, #260]	@ (80067dc <__multiply+0x13c>)
 80066d8:	4841      	ldr	r0, [pc, #260]	@ (80067e0 <__multiply+0x140>)
 80066da:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80066de:	f000 fb19 	bl	8006d14 <__assert_func>
 80066e2:	f100 0414 	add.w	r4, r0, #20
 80066e6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80066ea:	4623      	mov	r3, r4
 80066ec:	2200      	movs	r2, #0
 80066ee:	4573      	cmp	r3, lr
 80066f0:	d320      	bcc.n	8006734 <__multiply+0x94>
 80066f2:	f107 0814 	add.w	r8, r7, #20
 80066f6:	f109 0114 	add.w	r1, r9, #20
 80066fa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80066fe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006702:	9302      	str	r3, [sp, #8]
 8006704:	1beb      	subs	r3, r5, r7
 8006706:	3b15      	subs	r3, #21
 8006708:	f023 0303 	bic.w	r3, r3, #3
 800670c:	3304      	adds	r3, #4
 800670e:	3715      	adds	r7, #21
 8006710:	42bd      	cmp	r5, r7
 8006712:	bf38      	it	cc
 8006714:	2304      	movcc	r3, #4
 8006716:	9301      	str	r3, [sp, #4]
 8006718:	9b02      	ldr	r3, [sp, #8]
 800671a:	9103      	str	r1, [sp, #12]
 800671c:	428b      	cmp	r3, r1
 800671e:	d80c      	bhi.n	800673a <__multiply+0x9a>
 8006720:	2e00      	cmp	r6, #0
 8006722:	dd03      	ble.n	800672c <__multiply+0x8c>
 8006724:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006728:	2b00      	cmp	r3, #0
 800672a:	d055      	beq.n	80067d8 <__multiply+0x138>
 800672c:	6106      	str	r6, [r0, #16]
 800672e:	b005      	add	sp, #20
 8006730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006734:	f843 2b04 	str.w	r2, [r3], #4
 8006738:	e7d9      	b.n	80066ee <__multiply+0x4e>
 800673a:	f8b1 a000 	ldrh.w	sl, [r1]
 800673e:	f1ba 0f00 	cmp.w	sl, #0
 8006742:	d01f      	beq.n	8006784 <__multiply+0xe4>
 8006744:	46c4      	mov	ip, r8
 8006746:	46a1      	mov	r9, r4
 8006748:	2700      	movs	r7, #0
 800674a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800674e:	f8d9 3000 	ldr.w	r3, [r9]
 8006752:	fa1f fb82 	uxth.w	fp, r2
 8006756:	b29b      	uxth	r3, r3
 8006758:	fb0a 330b 	mla	r3, sl, fp, r3
 800675c:	443b      	add	r3, r7
 800675e:	f8d9 7000 	ldr.w	r7, [r9]
 8006762:	0c12      	lsrs	r2, r2, #16
 8006764:	0c3f      	lsrs	r7, r7, #16
 8006766:	fb0a 7202 	mla	r2, sl, r2, r7
 800676a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800676e:	b29b      	uxth	r3, r3
 8006770:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006774:	4565      	cmp	r5, ip
 8006776:	f849 3b04 	str.w	r3, [r9], #4
 800677a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800677e:	d8e4      	bhi.n	800674a <__multiply+0xaa>
 8006780:	9b01      	ldr	r3, [sp, #4]
 8006782:	50e7      	str	r7, [r4, r3]
 8006784:	9b03      	ldr	r3, [sp, #12]
 8006786:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800678a:	3104      	adds	r1, #4
 800678c:	f1b9 0f00 	cmp.w	r9, #0
 8006790:	d020      	beq.n	80067d4 <__multiply+0x134>
 8006792:	6823      	ldr	r3, [r4, #0]
 8006794:	4647      	mov	r7, r8
 8006796:	46a4      	mov	ip, r4
 8006798:	f04f 0a00 	mov.w	sl, #0
 800679c:	f8b7 b000 	ldrh.w	fp, [r7]
 80067a0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80067a4:	fb09 220b 	mla	r2, r9, fp, r2
 80067a8:	4452      	add	r2, sl
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067b0:	f84c 3b04 	str.w	r3, [ip], #4
 80067b4:	f857 3b04 	ldr.w	r3, [r7], #4
 80067b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067bc:	f8bc 3000 	ldrh.w	r3, [ip]
 80067c0:	fb09 330a 	mla	r3, r9, sl, r3
 80067c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80067c8:	42bd      	cmp	r5, r7
 80067ca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067ce:	d8e5      	bhi.n	800679c <__multiply+0xfc>
 80067d0:	9a01      	ldr	r2, [sp, #4]
 80067d2:	50a3      	str	r3, [r4, r2]
 80067d4:	3404      	adds	r4, #4
 80067d6:	e79f      	b.n	8006718 <__multiply+0x78>
 80067d8:	3e01      	subs	r6, #1
 80067da:	e7a1      	b.n	8006720 <__multiply+0x80>
 80067dc:	08036b68 	.word	0x08036b68
 80067e0:	08036b79 	.word	0x08036b79

080067e4 <__pow5mult>:
 80067e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067e8:	4615      	mov	r5, r2
 80067ea:	f012 0203 	ands.w	r2, r2, #3
 80067ee:	4607      	mov	r7, r0
 80067f0:	460e      	mov	r6, r1
 80067f2:	d007      	beq.n	8006804 <__pow5mult+0x20>
 80067f4:	4c25      	ldr	r4, [pc, #148]	@ (800688c <__pow5mult+0xa8>)
 80067f6:	3a01      	subs	r2, #1
 80067f8:	2300      	movs	r3, #0
 80067fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80067fe:	f7ff fea7 	bl	8006550 <__multadd>
 8006802:	4606      	mov	r6, r0
 8006804:	10ad      	asrs	r5, r5, #2
 8006806:	d03d      	beq.n	8006884 <__pow5mult+0xa0>
 8006808:	69fc      	ldr	r4, [r7, #28]
 800680a:	b97c      	cbnz	r4, 800682c <__pow5mult+0x48>
 800680c:	2010      	movs	r0, #16
 800680e:	f7ff fd87 	bl	8006320 <malloc>
 8006812:	4602      	mov	r2, r0
 8006814:	61f8      	str	r0, [r7, #28]
 8006816:	b928      	cbnz	r0, 8006824 <__pow5mult+0x40>
 8006818:	4b1d      	ldr	r3, [pc, #116]	@ (8006890 <__pow5mult+0xac>)
 800681a:	481e      	ldr	r0, [pc, #120]	@ (8006894 <__pow5mult+0xb0>)
 800681c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006820:	f000 fa78 	bl	8006d14 <__assert_func>
 8006824:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006828:	6004      	str	r4, [r0, #0]
 800682a:	60c4      	str	r4, [r0, #12]
 800682c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006830:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006834:	b94c      	cbnz	r4, 800684a <__pow5mult+0x66>
 8006836:	f240 2171 	movw	r1, #625	@ 0x271
 800683a:	4638      	mov	r0, r7
 800683c:	f7ff ff1a 	bl	8006674 <__i2b>
 8006840:	2300      	movs	r3, #0
 8006842:	f8c8 0008 	str.w	r0, [r8, #8]
 8006846:	4604      	mov	r4, r0
 8006848:	6003      	str	r3, [r0, #0]
 800684a:	f04f 0900 	mov.w	r9, #0
 800684e:	07eb      	lsls	r3, r5, #31
 8006850:	d50a      	bpl.n	8006868 <__pow5mult+0x84>
 8006852:	4631      	mov	r1, r6
 8006854:	4622      	mov	r2, r4
 8006856:	4638      	mov	r0, r7
 8006858:	f7ff ff22 	bl	80066a0 <__multiply>
 800685c:	4631      	mov	r1, r6
 800685e:	4680      	mov	r8, r0
 8006860:	4638      	mov	r0, r7
 8006862:	f7ff fe53 	bl	800650c <_Bfree>
 8006866:	4646      	mov	r6, r8
 8006868:	106d      	asrs	r5, r5, #1
 800686a:	d00b      	beq.n	8006884 <__pow5mult+0xa0>
 800686c:	6820      	ldr	r0, [r4, #0]
 800686e:	b938      	cbnz	r0, 8006880 <__pow5mult+0x9c>
 8006870:	4622      	mov	r2, r4
 8006872:	4621      	mov	r1, r4
 8006874:	4638      	mov	r0, r7
 8006876:	f7ff ff13 	bl	80066a0 <__multiply>
 800687a:	6020      	str	r0, [r4, #0]
 800687c:	f8c0 9000 	str.w	r9, [r0]
 8006880:	4604      	mov	r4, r0
 8006882:	e7e4      	b.n	800684e <__pow5mult+0x6a>
 8006884:	4630      	mov	r0, r6
 8006886:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800688a:	bf00      	nop
 800688c:	08036c2c 	.word	0x08036c2c
 8006890:	08036af9 	.word	0x08036af9
 8006894:	08036b79 	.word	0x08036b79

08006898 <__lshift>:
 8006898:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800689c:	460c      	mov	r4, r1
 800689e:	6849      	ldr	r1, [r1, #4]
 80068a0:	6923      	ldr	r3, [r4, #16]
 80068a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80068a6:	68a3      	ldr	r3, [r4, #8]
 80068a8:	4607      	mov	r7, r0
 80068aa:	4691      	mov	r9, r2
 80068ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80068b0:	f108 0601 	add.w	r6, r8, #1
 80068b4:	42b3      	cmp	r3, r6
 80068b6:	db0b      	blt.n	80068d0 <__lshift+0x38>
 80068b8:	4638      	mov	r0, r7
 80068ba:	f7ff fde7 	bl	800648c <_Balloc>
 80068be:	4605      	mov	r5, r0
 80068c0:	b948      	cbnz	r0, 80068d6 <__lshift+0x3e>
 80068c2:	4602      	mov	r2, r0
 80068c4:	4b28      	ldr	r3, [pc, #160]	@ (8006968 <__lshift+0xd0>)
 80068c6:	4829      	ldr	r0, [pc, #164]	@ (800696c <__lshift+0xd4>)
 80068c8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80068cc:	f000 fa22 	bl	8006d14 <__assert_func>
 80068d0:	3101      	adds	r1, #1
 80068d2:	005b      	lsls	r3, r3, #1
 80068d4:	e7ee      	b.n	80068b4 <__lshift+0x1c>
 80068d6:	2300      	movs	r3, #0
 80068d8:	f100 0114 	add.w	r1, r0, #20
 80068dc:	f100 0210 	add.w	r2, r0, #16
 80068e0:	4618      	mov	r0, r3
 80068e2:	4553      	cmp	r3, sl
 80068e4:	db33      	blt.n	800694e <__lshift+0xb6>
 80068e6:	6920      	ldr	r0, [r4, #16]
 80068e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80068ec:	f104 0314 	add.w	r3, r4, #20
 80068f0:	f019 091f 	ands.w	r9, r9, #31
 80068f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80068f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80068fc:	d02b      	beq.n	8006956 <__lshift+0xbe>
 80068fe:	f1c9 0e20 	rsb	lr, r9, #32
 8006902:	468a      	mov	sl, r1
 8006904:	2200      	movs	r2, #0
 8006906:	6818      	ldr	r0, [r3, #0]
 8006908:	fa00 f009 	lsl.w	r0, r0, r9
 800690c:	4310      	orrs	r0, r2
 800690e:	f84a 0b04 	str.w	r0, [sl], #4
 8006912:	f853 2b04 	ldr.w	r2, [r3], #4
 8006916:	459c      	cmp	ip, r3
 8006918:	fa22 f20e 	lsr.w	r2, r2, lr
 800691c:	d8f3      	bhi.n	8006906 <__lshift+0x6e>
 800691e:	ebac 0304 	sub.w	r3, ip, r4
 8006922:	3b15      	subs	r3, #21
 8006924:	f023 0303 	bic.w	r3, r3, #3
 8006928:	3304      	adds	r3, #4
 800692a:	f104 0015 	add.w	r0, r4, #21
 800692e:	4560      	cmp	r0, ip
 8006930:	bf88      	it	hi
 8006932:	2304      	movhi	r3, #4
 8006934:	50ca      	str	r2, [r1, r3]
 8006936:	b10a      	cbz	r2, 800693c <__lshift+0xa4>
 8006938:	f108 0602 	add.w	r6, r8, #2
 800693c:	3e01      	subs	r6, #1
 800693e:	4638      	mov	r0, r7
 8006940:	612e      	str	r6, [r5, #16]
 8006942:	4621      	mov	r1, r4
 8006944:	f7ff fde2 	bl	800650c <_Bfree>
 8006948:	4628      	mov	r0, r5
 800694a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800694e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006952:	3301      	adds	r3, #1
 8006954:	e7c5      	b.n	80068e2 <__lshift+0x4a>
 8006956:	3904      	subs	r1, #4
 8006958:	f853 2b04 	ldr.w	r2, [r3], #4
 800695c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006960:	459c      	cmp	ip, r3
 8006962:	d8f9      	bhi.n	8006958 <__lshift+0xc0>
 8006964:	e7ea      	b.n	800693c <__lshift+0xa4>
 8006966:	bf00      	nop
 8006968:	08036b68 	.word	0x08036b68
 800696c:	08036b79 	.word	0x08036b79

08006970 <__mcmp>:
 8006970:	690a      	ldr	r2, [r1, #16]
 8006972:	4603      	mov	r3, r0
 8006974:	6900      	ldr	r0, [r0, #16]
 8006976:	1a80      	subs	r0, r0, r2
 8006978:	b530      	push	{r4, r5, lr}
 800697a:	d10e      	bne.n	800699a <__mcmp+0x2a>
 800697c:	3314      	adds	r3, #20
 800697e:	3114      	adds	r1, #20
 8006980:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006984:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006988:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800698c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006990:	4295      	cmp	r5, r2
 8006992:	d003      	beq.n	800699c <__mcmp+0x2c>
 8006994:	d205      	bcs.n	80069a2 <__mcmp+0x32>
 8006996:	f04f 30ff 	mov.w	r0, #4294967295
 800699a:	bd30      	pop	{r4, r5, pc}
 800699c:	42a3      	cmp	r3, r4
 800699e:	d3f3      	bcc.n	8006988 <__mcmp+0x18>
 80069a0:	e7fb      	b.n	800699a <__mcmp+0x2a>
 80069a2:	2001      	movs	r0, #1
 80069a4:	e7f9      	b.n	800699a <__mcmp+0x2a>
	...

080069a8 <__mdiff>:
 80069a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ac:	4689      	mov	r9, r1
 80069ae:	4606      	mov	r6, r0
 80069b0:	4611      	mov	r1, r2
 80069b2:	4648      	mov	r0, r9
 80069b4:	4614      	mov	r4, r2
 80069b6:	f7ff ffdb 	bl	8006970 <__mcmp>
 80069ba:	1e05      	subs	r5, r0, #0
 80069bc:	d112      	bne.n	80069e4 <__mdiff+0x3c>
 80069be:	4629      	mov	r1, r5
 80069c0:	4630      	mov	r0, r6
 80069c2:	f7ff fd63 	bl	800648c <_Balloc>
 80069c6:	4602      	mov	r2, r0
 80069c8:	b928      	cbnz	r0, 80069d6 <__mdiff+0x2e>
 80069ca:	4b3f      	ldr	r3, [pc, #252]	@ (8006ac8 <__mdiff+0x120>)
 80069cc:	f240 2137 	movw	r1, #567	@ 0x237
 80069d0:	483e      	ldr	r0, [pc, #248]	@ (8006acc <__mdiff+0x124>)
 80069d2:	f000 f99f 	bl	8006d14 <__assert_func>
 80069d6:	2301      	movs	r3, #1
 80069d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80069dc:	4610      	mov	r0, r2
 80069de:	b003      	add	sp, #12
 80069e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069e4:	bfbc      	itt	lt
 80069e6:	464b      	movlt	r3, r9
 80069e8:	46a1      	movlt	r9, r4
 80069ea:	4630      	mov	r0, r6
 80069ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80069f0:	bfba      	itte	lt
 80069f2:	461c      	movlt	r4, r3
 80069f4:	2501      	movlt	r5, #1
 80069f6:	2500      	movge	r5, #0
 80069f8:	f7ff fd48 	bl	800648c <_Balloc>
 80069fc:	4602      	mov	r2, r0
 80069fe:	b918      	cbnz	r0, 8006a08 <__mdiff+0x60>
 8006a00:	4b31      	ldr	r3, [pc, #196]	@ (8006ac8 <__mdiff+0x120>)
 8006a02:	f240 2145 	movw	r1, #581	@ 0x245
 8006a06:	e7e3      	b.n	80069d0 <__mdiff+0x28>
 8006a08:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006a0c:	6926      	ldr	r6, [r4, #16]
 8006a0e:	60c5      	str	r5, [r0, #12]
 8006a10:	f109 0310 	add.w	r3, r9, #16
 8006a14:	f109 0514 	add.w	r5, r9, #20
 8006a18:	f104 0e14 	add.w	lr, r4, #20
 8006a1c:	f100 0b14 	add.w	fp, r0, #20
 8006a20:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006a24:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006a28:	9301      	str	r3, [sp, #4]
 8006a2a:	46d9      	mov	r9, fp
 8006a2c:	f04f 0c00 	mov.w	ip, #0
 8006a30:	9b01      	ldr	r3, [sp, #4]
 8006a32:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006a36:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006a3a:	9301      	str	r3, [sp, #4]
 8006a3c:	fa1f f38a 	uxth.w	r3, sl
 8006a40:	4619      	mov	r1, r3
 8006a42:	b283      	uxth	r3, r0
 8006a44:	1acb      	subs	r3, r1, r3
 8006a46:	0c00      	lsrs	r0, r0, #16
 8006a48:	4463      	add	r3, ip
 8006a4a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006a4e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006a52:	b29b      	uxth	r3, r3
 8006a54:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006a58:	4576      	cmp	r6, lr
 8006a5a:	f849 3b04 	str.w	r3, [r9], #4
 8006a5e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a62:	d8e5      	bhi.n	8006a30 <__mdiff+0x88>
 8006a64:	1b33      	subs	r3, r6, r4
 8006a66:	3b15      	subs	r3, #21
 8006a68:	f023 0303 	bic.w	r3, r3, #3
 8006a6c:	3415      	adds	r4, #21
 8006a6e:	3304      	adds	r3, #4
 8006a70:	42a6      	cmp	r6, r4
 8006a72:	bf38      	it	cc
 8006a74:	2304      	movcc	r3, #4
 8006a76:	441d      	add	r5, r3
 8006a78:	445b      	add	r3, fp
 8006a7a:	461e      	mov	r6, r3
 8006a7c:	462c      	mov	r4, r5
 8006a7e:	4544      	cmp	r4, r8
 8006a80:	d30e      	bcc.n	8006aa0 <__mdiff+0xf8>
 8006a82:	f108 0103 	add.w	r1, r8, #3
 8006a86:	1b49      	subs	r1, r1, r5
 8006a88:	f021 0103 	bic.w	r1, r1, #3
 8006a8c:	3d03      	subs	r5, #3
 8006a8e:	45a8      	cmp	r8, r5
 8006a90:	bf38      	it	cc
 8006a92:	2100      	movcc	r1, #0
 8006a94:	440b      	add	r3, r1
 8006a96:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006a9a:	b191      	cbz	r1, 8006ac2 <__mdiff+0x11a>
 8006a9c:	6117      	str	r7, [r2, #16]
 8006a9e:	e79d      	b.n	80069dc <__mdiff+0x34>
 8006aa0:	f854 1b04 	ldr.w	r1, [r4], #4
 8006aa4:	46e6      	mov	lr, ip
 8006aa6:	0c08      	lsrs	r0, r1, #16
 8006aa8:	fa1c fc81 	uxtah	ip, ip, r1
 8006aac:	4471      	add	r1, lr
 8006aae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006ab2:	b289      	uxth	r1, r1
 8006ab4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006ab8:	f846 1b04 	str.w	r1, [r6], #4
 8006abc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006ac0:	e7dd      	b.n	8006a7e <__mdiff+0xd6>
 8006ac2:	3f01      	subs	r7, #1
 8006ac4:	e7e7      	b.n	8006a96 <__mdiff+0xee>
 8006ac6:	bf00      	nop
 8006ac8:	08036b68 	.word	0x08036b68
 8006acc:	08036b79 	.word	0x08036b79

08006ad0 <__d2b>:
 8006ad0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006ad4:	460f      	mov	r7, r1
 8006ad6:	2101      	movs	r1, #1
 8006ad8:	ec59 8b10 	vmov	r8, r9, d0
 8006adc:	4616      	mov	r6, r2
 8006ade:	f7ff fcd5 	bl	800648c <_Balloc>
 8006ae2:	4604      	mov	r4, r0
 8006ae4:	b930      	cbnz	r0, 8006af4 <__d2b+0x24>
 8006ae6:	4602      	mov	r2, r0
 8006ae8:	4b23      	ldr	r3, [pc, #140]	@ (8006b78 <__d2b+0xa8>)
 8006aea:	4824      	ldr	r0, [pc, #144]	@ (8006b7c <__d2b+0xac>)
 8006aec:	f240 310f 	movw	r1, #783	@ 0x30f
 8006af0:	f000 f910 	bl	8006d14 <__assert_func>
 8006af4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006af8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006afc:	b10d      	cbz	r5, 8006b02 <__d2b+0x32>
 8006afe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006b02:	9301      	str	r3, [sp, #4]
 8006b04:	f1b8 0300 	subs.w	r3, r8, #0
 8006b08:	d023      	beq.n	8006b52 <__d2b+0x82>
 8006b0a:	4668      	mov	r0, sp
 8006b0c:	9300      	str	r3, [sp, #0]
 8006b0e:	f7ff fd84 	bl	800661a <__lo0bits>
 8006b12:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006b16:	b1d0      	cbz	r0, 8006b4e <__d2b+0x7e>
 8006b18:	f1c0 0320 	rsb	r3, r0, #32
 8006b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b20:	430b      	orrs	r3, r1
 8006b22:	40c2      	lsrs	r2, r0
 8006b24:	6163      	str	r3, [r4, #20]
 8006b26:	9201      	str	r2, [sp, #4]
 8006b28:	9b01      	ldr	r3, [sp, #4]
 8006b2a:	61a3      	str	r3, [r4, #24]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	bf0c      	ite	eq
 8006b30:	2201      	moveq	r2, #1
 8006b32:	2202      	movne	r2, #2
 8006b34:	6122      	str	r2, [r4, #16]
 8006b36:	b1a5      	cbz	r5, 8006b62 <__d2b+0x92>
 8006b38:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006b3c:	4405      	add	r5, r0
 8006b3e:	603d      	str	r5, [r7, #0]
 8006b40:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006b44:	6030      	str	r0, [r6, #0]
 8006b46:	4620      	mov	r0, r4
 8006b48:	b003      	add	sp, #12
 8006b4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b4e:	6161      	str	r1, [r4, #20]
 8006b50:	e7ea      	b.n	8006b28 <__d2b+0x58>
 8006b52:	a801      	add	r0, sp, #4
 8006b54:	f7ff fd61 	bl	800661a <__lo0bits>
 8006b58:	9b01      	ldr	r3, [sp, #4]
 8006b5a:	6163      	str	r3, [r4, #20]
 8006b5c:	3020      	adds	r0, #32
 8006b5e:	2201      	movs	r2, #1
 8006b60:	e7e8      	b.n	8006b34 <__d2b+0x64>
 8006b62:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b66:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006b6a:	6038      	str	r0, [r7, #0]
 8006b6c:	6918      	ldr	r0, [r3, #16]
 8006b6e:	f7ff fd35 	bl	80065dc <__hi0bits>
 8006b72:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b76:	e7e5      	b.n	8006b44 <__d2b+0x74>
 8006b78:	08036b68 	.word	0x08036b68
 8006b7c:	08036b79 	.word	0x08036b79

08006b80 <__sflush_r>:
 8006b80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b88:	0716      	lsls	r6, r2, #28
 8006b8a:	4605      	mov	r5, r0
 8006b8c:	460c      	mov	r4, r1
 8006b8e:	d454      	bmi.n	8006c3a <__sflush_r+0xba>
 8006b90:	684b      	ldr	r3, [r1, #4]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	dc02      	bgt.n	8006b9c <__sflush_r+0x1c>
 8006b96:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	dd48      	ble.n	8006c2e <__sflush_r+0xae>
 8006b9c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006b9e:	2e00      	cmp	r6, #0
 8006ba0:	d045      	beq.n	8006c2e <__sflush_r+0xae>
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006ba8:	682f      	ldr	r7, [r5, #0]
 8006baa:	6a21      	ldr	r1, [r4, #32]
 8006bac:	602b      	str	r3, [r5, #0]
 8006bae:	d030      	beq.n	8006c12 <__sflush_r+0x92>
 8006bb0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006bb2:	89a3      	ldrh	r3, [r4, #12]
 8006bb4:	0759      	lsls	r1, r3, #29
 8006bb6:	d505      	bpl.n	8006bc4 <__sflush_r+0x44>
 8006bb8:	6863      	ldr	r3, [r4, #4]
 8006bba:	1ad2      	subs	r2, r2, r3
 8006bbc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006bbe:	b10b      	cbz	r3, 8006bc4 <__sflush_r+0x44>
 8006bc0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006bc2:	1ad2      	subs	r2, r2, r3
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006bc8:	6a21      	ldr	r1, [r4, #32]
 8006bca:	4628      	mov	r0, r5
 8006bcc:	47b0      	blx	r6
 8006bce:	1c43      	adds	r3, r0, #1
 8006bd0:	89a3      	ldrh	r3, [r4, #12]
 8006bd2:	d106      	bne.n	8006be2 <__sflush_r+0x62>
 8006bd4:	6829      	ldr	r1, [r5, #0]
 8006bd6:	291d      	cmp	r1, #29
 8006bd8:	d82b      	bhi.n	8006c32 <__sflush_r+0xb2>
 8006bda:	4a2a      	ldr	r2, [pc, #168]	@ (8006c84 <__sflush_r+0x104>)
 8006bdc:	40ca      	lsrs	r2, r1
 8006bde:	07d6      	lsls	r6, r2, #31
 8006be0:	d527      	bpl.n	8006c32 <__sflush_r+0xb2>
 8006be2:	2200      	movs	r2, #0
 8006be4:	6062      	str	r2, [r4, #4]
 8006be6:	04d9      	lsls	r1, r3, #19
 8006be8:	6922      	ldr	r2, [r4, #16]
 8006bea:	6022      	str	r2, [r4, #0]
 8006bec:	d504      	bpl.n	8006bf8 <__sflush_r+0x78>
 8006bee:	1c42      	adds	r2, r0, #1
 8006bf0:	d101      	bne.n	8006bf6 <__sflush_r+0x76>
 8006bf2:	682b      	ldr	r3, [r5, #0]
 8006bf4:	b903      	cbnz	r3, 8006bf8 <__sflush_r+0x78>
 8006bf6:	6560      	str	r0, [r4, #84]	@ 0x54
 8006bf8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006bfa:	602f      	str	r7, [r5, #0]
 8006bfc:	b1b9      	cbz	r1, 8006c2e <__sflush_r+0xae>
 8006bfe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c02:	4299      	cmp	r1, r3
 8006c04:	d002      	beq.n	8006c0c <__sflush_r+0x8c>
 8006c06:	4628      	mov	r0, r5
 8006c08:	f7ff fb40 	bl	800628c <_free_r>
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c10:	e00d      	b.n	8006c2e <__sflush_r+0xae>
 8006c12:	2301      	movs	r3, #1
 8006c14:	4628      	mov	r0, r5
 8006c16:	47b0      	blx	r6
 8006c18:	4602      	mov	r2, r0
 8006c1a:	1c50      	adds	r0, r2, #1
 8006c1c:	d1c9      	bne.n	8006bb2 <__sflush_r+0x32>
 8006c1e:	682b      	ldr	r3, [r5, #0]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d0c6      	beq.n	8006bb2 <__sflush_r+0x32>
 8006c24:	2b1d      	cmp	r3, #29
 8006c26:	d001      	beq.n	8006c2c <__sflush_r+0xac>
 8006c28:	2b16      	cmp	r3, #22
 8006c2a:	d11e      	bne.n	8006c6a <__sflush_r+0xea>
 8006c2c:	602f      	str	r7, [r5, #0]
 8006c2e:	2000      	movs	r0, #0
 8006c30:	e022      	b.n	8006c78 <__sflush_r+0xf8>
 8006c32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c36:	b21b      	sxth	r3, r3
 8006c38:	e01b      	b.n	8006c72 <__sflush_r+0xf2>
 8006c3a:	690f      	ldr	r7, [r1, #16]
 8006c3c:	2f00      	cmp	r7, #0
 8006c3e:	d0f6      	beq.n	8006c2e <__sflush_r+0xae>
 8006c40:	0793      	lsls	r3, r2, #30
 8006c42:	680e      	ldr	r6, [r1, #0]
 8006c44:	bf08      	it	eq
 8006c46:	694b      	ldreq	r3, [r1, #20]
 8006c48:	600f      	str	r7, [r1, #0]
 8006c4a:	bf18      	it	ne
 8006c4c:	2300      	movne	r3, #0
 8006c4e:	eba6 0807 	sub.w	r8, r6, r7
 8006c52:	608b      	str	r3, [r1, #8]
 8006c54:	f1b8 0f00 	cmp.w	r8, #0
 8006c58:	dde9      	ble.n	8006c2e <__sflush_r+0xae>
 8006c5a:	6a21      	ldr	r1, [r4, #32]
 8006c5c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006c5e:	4643      	mov	r3, r8
 8006c60:	463a      	mov	r2, r7
 8006c62:	4628      	mov	r0, r5
 8006c64:	47b0      	blx	r6
 8006c66:	2800      	cmp	r0, #0
 8006c68:	dc08      	bgt.n	8006c7c <__sflush_r+0xfc>
 8006c6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c72:	81a3      	strh	r3, [r4, #12]
 8006c74:	f04f 30ff 	mov.w	r0, #4294967295
 8006c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c7c:	4407      	add	r7, r0
 8006c7e:	eba8 0800 	sub.w	r8, r8, r0
 8006c82:	e7e7      	b.n	8006c54 <__sflush_r+0xd4>
 8006c84:	20400001 	.word	0x20400001

08006c88 <_fflush_r>:
 8006c88:	b538      	push	{r3, r4, r5, lr}
 8006c8a:	690b      	ldr	r3, [r1, #16]
 8006c8c:	4605      	mov	r5, r0
 8006c8e:	460c      	mov	r4, r1
 8006c90:	b913      	cbnz	r3, 8006c98 <_fflush_r+0x10>
 8006c92:	2500      	movs	r5, #0
 8006c94:	4628      	mov	r0, r5
 8006c96:	bd38      	pop	{r3, r4, r5, pc}
 8006c98:	b118      	cbz	r0, 8006ca2 <_fflush_r+0x1a>
 8006c9a:	6a03      	ldr	r3, [r0, #32]
 8006c9c:	b90b      	cbnz	r3, 8006ca2 <_fflush_r+0x1a>
 8006c9e:	f7fe fc15 	bl	80054cc <__sinit>
 8006ca2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d0f3      	beq.n	8006c92 <_fflush_r+0xa>
 8006caa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006cac:	07d0      	lsls	r0, r2, #31
 8006cae:	d404      	bmi.n	8006cba <_fflush_r+0x32>
 8006cb0:	0599      	lsls	r1, r3, #22
 8006cb2:	d402      	bmi.n	8006cba <_fflush_r+0x32>
 8006cb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cb6:	f7fe fd00 	bl	80056ba <__retarget_lock_acquire_recursive>
 8006cba:	4628      	mov	r0, r5
 8006cbc:	4621      	mov	r1, r4
 8006cbe:	f7ff ff5f 	bl	8006b80 <__sflush_r>
 8006cc2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006cc4:	07da      	lsls	r2, r3, #31
 8006cc6:	4605      	mov	r5, r0
 8006cc8:	d4e4      	bmi.n	8006c94 <_fflush_r+0xc>
 8006cca:	89a3      	ldrh	r3, [r4, #12]
 8006ccc:	059b      	lsls	r3, r3, #22
 8006cce:	d4e1      	bmi.n	8006c94 <_fflush_r+0xc>
 8006cd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cd2:	f7fe fcf3 	bl	80056bc <__retarget_lock_release_recursive>
 8006cd6:	e7dd      	b.n	8006c94 <_fflush_r+0xc>

08006cd8 <_sbrk_r>:
 8006cd8:	b538      	push	{r3, r4, r5, lr}
 8006cda:	4d06      	ldr	r5, [pc, #24]	@ (8006cf4 <_sbrk_r+0x1c>)
 8006cdc:	2300      	movs	r3, #0
 8006cde:	4604      	mov	r4, r0
 8006ce0:	4608      	mov	r0, r1
 8006ce2:	602b      	str	r3, [r5, #0]
 8006ce4:	f7fa f9e4 	bl	80010b0 <_sbrk>
 8006ce8:	1c43      	adds	r3, r0, #1
 8006cea:	d102      	bne.n	8006cf2 <_sbrk_r+0x1a>
 8006cec:	682b      	ldr	r3, [r5, #0]
 8006cee:	b103      	cbz	r3, 8006cf2 <_sbrk_r+0x1a>
 8006cf0:	6023      	str	r3, [r4, #0]
 8006cf2:	bd38      	pop	{r3, r4, r5, pc}
 8006cf4:	200004b4 	.word	0x200004b4

08006cf8 <memcpy>:
 8006cf8:	440a      	add	r2, r1
 8006cfa:	4291      	cmp	r1, r2
 8006cfc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d00:	d100      	bne.n	8006d04 <memcpy+0xc>
 8006d02:	4770      	bx	lr
 8006d04:	b510      	push	{r4, lr}
 8006d06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d0e:	4291      	cmp	r1, r2
 8006d10:	d1f9      	bne.n	8006d06 <memcpy+0xe>
 8006d12:	bd10      	pop	{r4, pc}

08006d14 <__assert_func>:
 8006d14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006d16:	4614      	mov	r4, r2
 8006d18:	461a      	mov	r2, r3
 8006d1a:	4b09      	ldr	r3, [pc, #36]	@ (8006d40 <__assert_func+0x2c>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4605      	mov	r5, r0
 8006d20:	68d8      	ldr	r0, [r3, #12]
 8006d22:	b14c      	cbz	r4, 8006d38 <__assert_func+0x24>
 8006d24:	4b07      	ldr	r3, [pc, #28]	@ (8006d44 <__assert_func+0x30>)
 8006d26:	9100      	str	r1, [sp, #0]
 8006d28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006d2c:	4906      	ldr	r1, [pc, #24]	@ (8006d48 <__assert_func+0x34>)
 8006d2e:	462b      	mov	r3, r5
 8006d30:	f000 f842 	bl	8006db8 <fiprintf>
 8006d34:	f000 f852 	bl	8006ddc <abort>
 8006d38:	4b04      	ldr	r3, [pc, #16]	@ (8006d4c <__assert_func+0x38>)
 8006d3a:	461c      	mov	r4, r3
 8006d3c:	e7f3      	b.n	8006d26 <__assert_func+0x12>
 8006d3e:	bf00      	nop
 8006d40:	20000028 	.word	0x20000028
 8006d44:	08036bdc 	.word	0x08036bdc
 8006d48:	08036be9 	.word	0x08036be9
 8006d4c:	08036c17 	.word	0x08036c17

08006d50 <_calloc_r>:
 8006d50:	b570      	push	{r4, r5, r6, lr}
 8006d52:	fba1 5402 	umull	r5, r4, r1, r2
 8006d56:	b934      	cbnz	r4, 8006d66 <_calloc_r+0x16>
 8006d58:	4629      	mov	r1, r5
 8006d5a:	f7ff fb0b 	bl	8006374 <_malloc_r>
 8006d5e:	4606      	mov	r6, r0
 8006d60:	b928      	cbnz	r0, 8006d6e <_calloc_r+0x1e>
 8006d62:	4630      	mov	r0, r6
 8006d64:	bd70      	pop	{r4, r5, r6, pc}
 8006d66:	220c      	movs	r2, #12
 8006d68:	6002      	str	r2, [r0, #0]
 8006d6a:	2600      	movs	r6, #0
 8006d6c:	e7f9      	b.n	8006d62 <_calloc_r+0x12>
 8006d6e:	462a      	mov	r2, r5
 8006d70:	4621      	mov	r1, r4
 8006d72:	f7fe fc24 	bl	80055be <memset>
 8006d76:	e7f4      	b.n	8006d62 <_calloc_r+0x12>

08006d78 <__ascii_mbtowc>:
 8006d78:	b082      	sub	sp, #8
 8006d7a:	b901      	cbnz	r1, 8006d7e <__ascii_mbtowc+0x6>
 8006d7c:	a901      	add	r1, sp, #4
 8006d7e:	b142      	cbz	r2, 8006d92 <__ascii_mbtowc+0x1a>
 8006d80:	b14b      	cbz	r3, 8006d96 <__ascii_mbtowc+0x1e>
 8006d82:	7813      	ldrb	r3, [r2, #0]
 8006d84:	600b      	str	r3, [r1, #0]
 8006d86:	7812      	ldrb	r2, [r2, #0]
 8006d88:	1e10      	subs	r0, r2, #0
 8006d8a:	bf18      	it	ne
 8006d8c:	2001      	movne	r0, #1
 8006d8e:	b002      	add	sp, #8
 8006d90:	4770      	bx	lr
 8006d92:	4610      	mov	r0, r2
 8006d94:	e7fb      	b.n	8006d8e <__ascii_mbtowc+0x16>
 8006d96:	f06f 0001 	mvn.w	r0, #1
 8006d9a:	e7f8      	b.n	8006d8e <__ascii_mbtowc+0x16>

08006d9c <__ascii_wctomb>:
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	4608      	mov	r0, r1
 8006da0:	b141      	cbz	r1, 8006db4 <__ascii_wctomb+0x18>
 8006da2:	2aff      	cmp	r2, #255	@ 0xff
 8006da4:	d904      	bls.n	8006db0 <__ascii_wctomb+0x14>
 8006da6:	228a      	movs	r2, #138	@ 0x8a
 8006da8:	601a      	str	r2, [r3, #0]
 8006daa:	f04f 30ff 	mov.w	r0, #4294967295
 8006dae:	4770      	bx	lr
 8006db0:	700a      	strb	r2, [r1, #0]
 8006db2:	2001      	movs	r0, #1
 8006db4:	4770      	bx	lr
	...

08006db8 <fiprintf>:
 8006db8:	b40e      	push	{r1, r2, r3}
 8006dba:	b503      	push	{r0, r1, lr}
 8006dbc:	4601      	mov	r1, r0
 8006dbe:	ab03      	add	r3, sp, #12
 8006dc0:	4805      	ldr	r0, [pc, #20]	@ (8006dd8 <fiprintf+0x20>)
 8006dc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006dc6:	6800      	ldr	r0, [r0, #0]
 8006dc8:	9301      	str	r3, [sp, #4]
 8006dca:	f000 f837 	bl	8006e3c <_vfiprintf_r>
 8006dce:	b002      	add	sp, #8
 8006dd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8006dd4:	b003      	add	sp, #12
 8006dd6:	4770      	bx	lr
 8006dd8:	20000028 	.word	0x20000028

08006ddc <abort>:
 8006ddc:	b508      	push	{r3, lr}
 8006dde:	2006      	movs	r0, #6
 8006de0:	f000 fa00 	bl	80071e4 <raise>
 8006de4:	2001      	movs	r0, #1
 8006de6:	f7fa f8eb 	bl	8000fc0 <_exit>

08006dea <__sfputc_r>:
 8006dea:	6893      	ldr	r3, [r2, #8]
 8006dec:	3b01      	subs	r3, #1
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	b410      	push	{r4}
 8006df2:	6093      	str	r3, [r2, #8]
 8006df4:	da08      	bge.n	8006e08 <__sfputc_r+0x1e>
 8006df6:	6994      	ldr	r4, [r2, #24]
 8006df8:	42a3      	cmp	r3, r4
 8006dfa:	db01      	blt.n	8006e00 <__sfputc_r+0x16>
 8006dfc:	290a      	cmp	r1, #10
 8006dfe:	d103      	bne.n	8006e08 <__sfputc_r+0x1e>
 8006e00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e04:	f000 b932 	b.w	800706c <__swbuf_r>
 8006e08:	6813      	ldr	r3, [r2, #0]
 8006e0a:	1c58      	adds	r0, r3, #1
 8006e0c:	6010      	str	r0, [r2, #0]
 8006e0e:	7019      	strb	r1, [r3, #0]
 8006e10:	4608      	mov	r0, r1
 8006e12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006e16:	4770      	bx	lr

08006e18 <__sfputs_r>:
 8006e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e1a:	4606      	mov	r6, r0
 8006e1c:	460f      	mov	r7, r1
 8006e1e:	4614      	mov	r4, r2
 8006e20:	18d5      	adds	r5, r2, r3
 8006e22:	42ac      	cmp	r4, r5
 8006e24:	d101      	bne.n	8006e2a <__sfputs_r+0x12>
 8006e26:	2000      	movs	r0, #0
 8006e28:	e007      	b.n	8006e3a <__sfputs_r+0x22>
 8006e2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e2e:	463a      	mov	r2, r7
 8006e30:	4630      	mov	r0, r6
 8006e32:	f7ff ffda 	bl	8006dea <__sfputc_r>
 8006e36:	1c43      	adds	r3, r0, #1
 8006e38:	d1f3      	bne.n	8006e22 <__sfputs_r+0xa>
 8006e3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006e3c <_vfiprintf_r>:
 8006e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e40:	460d      	mov	r5, r1
 8006e42:	b09d      	sub	sp, #116	@ 0x74
 8006e44:	4614      	mov	r4, r2
 8006e46:	4698      	mov	r8, r3
 8006e48:	4606      	mov	r6, r0
 8006e4a:	b118      	cbz	r0, 8006e54 <_vfiprintf_r+0x18>
 8006e4c:	6a03      	ldr	r3, [r0, #32]
 8006e4e:	b90b      	cbnz	r3, 8006e54 <_vfiprintf_r+0x18>
 8006e50:	f7fe fb3c 	bl	80054cc <__sinit>
 8006e54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e56:	07d9      	lsls	r1, r3, #31
 8006e58:	d405      	bmi.n	8006e66 <_vfiprintf_r+0x2a>
 8006e5a:	89ab      	ldrh	r3, [r5, #12]
 8006e5c:	059a      	lsls	r2, r3, #22
 8006e5e:	d402      	bmi.n	8006e66 <_vfiprintf_r+0x2a>
 8006e60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e62:	f7fe fc2a 	bl	80056ba <__retarget_lock_acquire_recursive>
 8006e66:	89ab      	ldrh	r3, [r5, #12]
 8006e68:	071b      	lsls	r3, r3, #28
 8006e6a:	d501      	bpl.n	8006e70 <_vfiprintf_r+0x34>
 8006e6c:	692b      	ldr	r3, [r5, #16]
 8006e6e:	b99b      	cbnz	r3, 8006e98 <_vfiprintf_r+0x5c>
 8006e70:	4629      	mov	r1, r5
 8006e72:	4630      	mov	r0, r6
 8006e74:	f000 f938 	bl	80070e8 <__swsetup_r>
 8006e78:	b170      	cbz	r0, 8006e98 <_vfiprintf_r+0x5c>
 8006e7a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006e7c:	07dc      	lsls	r4, r3, #31
 8006e7e:	d504      	bpl.n	8006e8a <_vfiprintf_r+0x4e>
 8006e80:	f04f 30ff 	mov.w	r0, #4294967295
 8006e84:	b01d      	add	sp, #116	@ 0x74
 8006e86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e8a:	89ab      	ldrh	r3, [r5, #12]
 8006e8c:	0598      	lsls	r0, r3, #22
 8006e8e:	d4f7      	bmi.n	8006e80 <_vfiprintf_r+0x44>
 8006e90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006e92:	f7fe fc13 	bl	80056bc <__retarget_lock_release_recursive>
 8006e96:	e7f3      	b.n	8006e80 <_vfiprintf_r+0x44>
 8006e98:	2300      	movs	r3, #0
 8006e9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e9c:	2320      	movs	r3, #32
 8006e9e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006ea2:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ea6:	2330      	movs	r3, #48	@ 0x30
 8006ea8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007058 <_vfiprintf_r+0x21c>
 8006eac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006eb0:	f04f 0901 	mov.w	r9, #1
 8006eb4:	4623      	mov	r3, r4
 8006eb6:	469a      	mov	sl, r3
 8006eb8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ebc:	b10a      	cbz	r2, 8006ec2 <_vfiprintf_r+0x86>
 8006ebe:	2a25      	cmp	r2, #37	@ 0x25
 8006ec0:	d1f9      	bne.n	8006eb6 <_vfiprintf_r+0x7a>
 8006ec2:	ebba 0b04 	subs.w	fp, sl, r4
 8006ec6:	d00b      	beq.n	8006ee0 <_vfiprintf_r+0xa4>
 8006ec8:	465b      	mov	r3, fp
 8006eca:	4622      	mov	r2, r4
 8006ecc:	4629      	mov	r1, r5
 8006ece:	4630      	mov	r0, r6
 8006ed0:	f7ff ffa2 	bl	8006e18 <__sfputs_r>
 8006ed4:	3001      	adds	r0, #1
 8006ed6:	f000 80a7 	beq.w	8007028 <_vfiprintf_r+0x1ec>
 8006eda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006edc:	445a      	add	r2, fp
 8006ede:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ee0:	f89a 3000 	ldrb.w	r3, [sl]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	f000 809f 	beq.w	8007028 <_vfiprintf_r+0x1ec>
 8006eea:	2300      	movs	r3, #0
 8006eec:	f04f 32ff 	mov.w	r2, #4294967295
 8006ef0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ef4:	f10a 0a01 	add.w	sl, sl, #1
 8006ef8:	9304      	str	r3, [sp, #16]
 8006efa:	9307      	str	r3, [sp, #28]
 8006efc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006f00:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f02:	4654      	mov	r4, sl
 8006f04:	2205      	movs	r2, #5
 8006f06:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f0a:	4853      	ldr	r0, [pc, #332]	@ (8007058 <_vfiprintf_r+0x21c>)
 8006f0c:	f7f9 f998 	bl	8000240 <memchr>
 8006f10:	9a04      	ldr	r2, [sp, #16]
 8006f12:	b9d8      	cbnz	r0, 8006f4c <_vfiprintf_r+0x110>
 8006f14:	06d1      	lsls	r1, r2, #27
 8006f16:	bf44      	itt	mi
 8006f18:	2320      	movmi	r3, #32
 8006f1a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f1e:	0713      	lsls	r3, r2, #28
 8006f20:	bf44      	itt	mi
 8006f22:	232b      	movmi	r3, #43	@ 0x2b
 8006f24:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f28:	f89a 3000 	ldrb.w	r3, [sl]
 8006f2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f2e:	d015      	beq.n	8006f5c <_vfiprintf_r+0x120>
 8006f30:	9a07      	ldr	r2, [sp, #28]
 8006f32:	4654      	mov	r4, sl
 8006f34:	2000      	movs	r0, #0
 8006f36:	f04f 0c0a 	mov.w	ip, #10
 8006f3a:	4621      	mov	r1, r4
 8006f3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f40:	3b30      	subs	r3, #48	@ 0x30
 8006f42:	2b09      	cmp	r3, #9
 8006f44:	d94b      	bls.n	8006fde <_vfiprintf_r+0x1a2>
 8006f46:	b1b0      	cbz	r0, 8006f76 <_vfiprintf_r+0x13a>
 8006f48:	9207      	str	r2, [sp, #28]
 8006f4a:	e014      	b.n	8006f76 <_vfiprintf_r+0x13a>
 8006f4c:	eba0 0308 	sub.w	r3, r0, r8
 8006f50:	fa09 f303 	lsl.w	r3, r9, r3
 8006f54:	4313      	orrs	r3, r2
 8006f56:	9304      	str	r3, [sp, #16]
 8006f58:	46a2      	mov	sl, r4
 8006f5a:	e7d2      	b.n	8006f02 <_vfiprintf_r+0xc6>
 8006f5c:	9b03      	ldr	r3, [sp, #12]
 8006f5e:	1d19      	adds	r1, r3, #4
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	9103      	str	r1, [sp, #12]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	bfbb      	ittet	lt
 8006f68:	425b      	neglt	r3, r3
 8006f6a:	f042 0202 	orrlt.w	r2, r2, #2
 8006f6e:	9307      	strge	r3, [sp, #28]
 8006f70:	9307      	strlt	r3, [sp, #28]
 8006f72:	bfb8      	it	lt
 8006f74:	9204      	strlt	r2, [sp, #16]
 8006f76:	7823      	ldrb	r3, [r4, #0]
 8006f78:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f7a:	d10a      	bne.n	8006f92 <_vfiprintf_r+0x156>
 8006f7c:	7863      	ldrb	r3, [r4, #1]
 8006f7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f80:	d132      	bne.n	8006fe8 <_vfiprintf_r+0x1ac>
 8006f82:	9b03      	ldr	r3, [sp, #12]
 8006f84:	1d1a      	adds	r2, r3, #4
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	9203      	str	r2, [sp, #12]
 8006f8a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006f8e:	3402      	adds	r4, #2
 8006f90:	9305      	str	r3, [sp, #20]
 8006f92:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007068 <_vfiprintf_r+0x22c>
 8006f96:	7821      	ldrb	r1, [r4, #0]
 8006f98:	2203      	movs	r2, #3
 8006f9a:	4650      	mov	r0, sl
 8006f9c:	f7f9 f950 	bl	8000240 <memchr>
 8006fa0:	b138      	cbz	r0, 8006fb2 <_vfiprintf_r+0x176>
 8006fa2:	9b04      	ldr	r3, [sp, #16]
 8006fa4:	eba0 000a 	sub.w	r0, r0, sl
 8006fa8:	2240      	movs	r2, #64	@ 0x40
 8006faa:	4082      	lsls	r2, r0
 8006fac:	4313      	orrs	r3, r2
 8006fae:	3401      	adds	r4, #1
 8006fb0:	9304      	str	r3, [sp, #16]
 8006fb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fb6:	4829      	ldr	r0, [pc, #164]	@ (800705c <_vfiprintf_r+0x220>)
 8006fb8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006fbc:	2206      	movs	r2, #6
 8006fbe:	f7f9 f93f 	bl	8000240 <memchr>
 8006fc2:	2800      	cmp	r0, #0
 8006fc4:	d03f      	beq.n	8007046 <_vfiprintf_r+0x20a>
 8006fc6:	4b26      	ldr	r3, [pc, #152]	@ (8007060 <_vfiprintf_r+0x224>)
 8006fc8:	bb1b      	cbnz	r3, 8007012 <_vfiprintf_r+0x1d6>
 8006fca:	9b03      	ldr	r3, [sp, #12]
 8006fcc:	3307      	adds	r3, #7
 8006fce:	f023 0307 	bic.w	r3, r3, #7
 8006fd2:	3308      	adds	r3, #8
 8006fd4:	9303      	str	r3, [sp, #12]
 8006fd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fd8:	443b      	add	r3, r7
 8006fda:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fdc:	e76a      	b.n	8006eb4 <_vfiprintf_r+0x78>
 8006fde:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fe2:	460c      	mov	r4, r1
 8006fe4:	2001      	movs	r0, #1
 8006fe6:	e7a8      	b.n	8006f3a <_vfiprintf_r+0xfe>
 8006fe8:	2300      	movs	r3, #0
 8006fea:	3401      	adds	r4, #1
 8006fec:	9305      	str	r3, [sp, #20]
 8006fee:	4619      	mov	r1, r3
 8006ff0:	f04f 0c0a 	mov.w	ip, #10
 8006ff4:	4620      	mov	r0, r4
 8006ff6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ffa:	3a30      	subs	r2, #48	@ 0x30
 8006ffc:	2a09      	cmp	r2, #9
 8006ffe:	d903      	bls.n	8007008 <_vfiprintf_r+0x1cc>
 8007000:	2b00      	cmp	r3, #0
 8007002:	d0c6      	beq.n	8006f92 <_vfiprintf_r+0x156>
 8007004:	9105      	str	r1, [sp, #20]
 8007006:	e7c4      	b.n	8006f92 <_vfiprintf_r+0x156>
 8007008:	fb0c 2101 	mla	r1, ip, r1, r2
 800700c:	4604      	mov	r4, r0
 800700e:	2301      	movs	r3, #1
 8007010:	e7f0      	b.n	8006ff4 <_vfiprintf_r+0x1b8>
 8007012:	ab03      	add	r3, sp, #12
 8007014:	9300      	str	r3, [sp, #0]
 8007016:	462a      	mov	r2, r5
 8007018:	4b12      	ldr	r3, [pc, #72]	@ (8007064 <_vfiprintf_r+0x228>)
 800701a:	a904      	add	r1, sp, #16
 800701c:	4630      	mov	r0, r6
 800701e:	f7fd fe23 	bl	8004c68 <_printf_float>
 8007022:	4607      	mov	r7, r0
 8007024:	1c78      	adds	r0, r7, #1
 8007026:	d1d6      	bne.n	8006fd6 <_vfiprintf_r+0x19a>
 8007028:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800702a:	07d9      	lsls	r1, r3, #31
 800702c:	d405      	bmi.n	800703a <_vfiprintf_r+0x1fe>
 800702e:	89ab      	ldrh	r3, [r5, #12]
 8007030:	059a      	lsls	r2, r3, #22
 8007032:	d402      	bmi.n	800703a <_vfiprintf_r+0x1fe>
 8007034:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007036:	f7fe fb41 	bl	80056bc <__retarget_lock_release_recursive>
 800703a:	89ab      	ldrh	r3, [r5, #12]
 800703c:	065b      	lsls	r3, r3, #25
 800703e:	f53f af1f 	bmi.w	8006e80 <_vfiprintf_r+0x44>
 8007042:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007044:	e71e      	b.n	8006e84 <_vfiprintf_r+0x48>
 8007046:	ab03      	add	r3, sp, #12
 8007048:	9300      	str	r3, [sp, #0]
 800704a:	462a      	mov	r2, r5
 800704c:	4b05      	ldr	r3, [pc, #20]	@ (8007064 <_vfiprintf_r+0x228>)
 800704e:	a904      	add	r1, sp, #16
 8007050:	4630      	mov	r0, r6
 8007052:	f7fe f891 	bl	8005178 <_printf_i>
 8007056:	e7e4      	b.n	8007022 <_vfiprintf_r+0x1e6>
 8007058:	08036c18 	.word	0x08036c18
 800705c:	08036c22 	.word	0x08036c22
 8007060:	08004c69 	.word	0x08004c69
 8007064:	08006e19 	.word	0x08006e19
 8007068:	08036c1e 	.word	0x08036c1e

0800706c <__swbuf_r>:
 800706c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800706e:	460e      	mov	r6, r1
 8007070:	4614      	mov	r4, r2
 8007072:	4605      	mov	r5, r0
 8007074:	b118      	cbz	r0, 800707e <__swbuf_r+0x12>
 8007076:	6a03      	ldr	r3, [r0, #32]
 8007078:	b90b      	cbnz	r3, 800707e <__swbuf_r+0x12>
 800707a:	f7fe fa27 	bl	80054cc <__sinit>
 800707e:	69a3      	ldr	r3, [r4, #24]
 8007080:	60a3      	str	r3, [r4, #8]
 8007082:	89a3      	ldrh	r3, [r4, #12]
 8007084:	071a      	lsls	r2, r3, #28
 8007086:	d501      	bpl.n	800708c <__swbuf_r+0x20>
 8007088:	6923      	ldr	r3, [r4, #16]
 800708a:	b943      	cbnz	r3, 800709e <__swbuf_r+0x32>
 800708c:	4621      	mov	r1, r4
 800708e:	4628      	mov	r0, r5
 8007090:	f000 f82a 	bl	80070e8 <__swsetup_r>
 8007094:	b118      	cbz	r0, 800709e <__swbuf_r+0x32>
 8007096:	f04f 37ff 	mov.w	r7, #4294967295
 800709a:	4638      	mov	r0, r7
 800709c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800709e:	6823      	ldr	r3, [r4, #0]
 80070a0:	6922      	ldr	r2, [r4, #16]
 80070a2:	1a98      	subs	r0, r3, r2
 80070a4:	6963      	ldr	r3, [r4, #20]
 80070a6:	b2f6      	uxtb	r6, r6
 80070a8:	4283      	cmp	r3, r0
 80070aa:	4637      	mov	r7, r6
 80070ac:	dc05      	bgt.n	80070ba <__swbuf_r+0x4e>
 80070ae:	4621      	mov	r1, r4
 80070b0:	4628      	mov	r0, r5
 80070b2:	f7ff fde9 	bl	8006c88 <_fflush_r>
 80070b6:	2800      	cmp	r0, #0
 80070b8:	d1ed      	bne.n	8007096 <__swbuf_r+0x2a>
 80070ba:	68a3      	ldr	r3, [r4, #8]
 80070bc:	3b01      	subs	r3, #1
 80070be:	60a3      	str	r3, [r4, #8]
 80070c0:	6823      	ldr	r3, [r4, #0]
 80070c2:	1c5a      	adds	r2, r3, #1
 80070c4:	6022      	str	r2, [r4, #0]
 80070c6:	701e      	strb	r6, [r3, #0]
 80070c8:	6962      	ldr	r2, [r4, #20]
 80070ca:	1c43      	adds	r3, r0, #1
 80070cc:	429a      	cmp	r2, r3
 80070ce:	d004      	beq.n	80070da <__swbuf_r+0x6e>
 80070d0:	89a3      	ldrh	r3, [r4, #12]
 80070d2:	07db      	lsls	r3, r3, #31
 80070d4:	d5e1      	bpl.n	800709a <__swbuf_r+0x2e>
 80070d6:	2e0a      	cmp	r6, #10
 80070d8:	d1df      	bne.n	800709a <__swbuf_r+0x2e>
 80070da:	4621      	mov	r1, r4
 80070dc:	4628      	mov	r0, r5
 80070de:	f7ff fdd3 	bl	8006c88 <_fflush_r>
 80070e2:	2800      	cmp	r0, #0
 80070e4:	d0d9      	beq.n	800709a <__swbuf_r+0x2e>
 80070e6:	e7d6      	b.n	8007096 <__swbuf_r+0x2a>

080070e8 <__swsetup_r>:
 80070e8:	b538      	push	{r3, r4, r5, lr}
 80070ea:	4b29      	ldr	r3, [pc, #164]	@ (8007190 <__swsetup_r+0xa8>)
 80070ec:	4605      	mov	r5, r0
 80070ee:	6818      	ldr	r0, [r3, #0]
 80070f0:	460c      	mov	r4, r1
 80070f2:	b118      	cbz	r0, 80070fc <__swsetup_r+0x14>
 80070f4:	6a03      	ldr	r3, [r0, #32]
 80070f6:	b90b      	cbnz	r3, 80070fc <__swsetup_r+0x14>
 80070f8:	f7fe f9e8 	bl	80054cc <__sinit>
 80070fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007100:	0719      	lsls	r1, r3, #28
 8007102:	d422      	bmi.n	800714a <__swsetup_r+0x62>
 8007104:	06da      	lsls	r2, r3, #27
 8007106:	d407      	bmi.n	8007118 <__swsetup_r+0x30>
 8007108:	2209      	movs	r2, #9
 800710a:	602a      	str	r2, [r5, #0]
 800710c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007110:	81a3      	strh	r3, [r4, #12]
 8007112:	f04f 30ff 	mov.w	r0, #4294967295
 8007116:	e033      	b.n	8007180 <__swsetup_r+0x98>
 8007118:	0758      	lsls	r0, r3, #29
 800711a:	d512      	bpl.n	8007142 <__swsetup_r+0x5a>
 800711c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800711e:	b141      	cbz	r1, 8007132 <__swsetup_r+0x4a>
 8007120:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007124:	4299      	cmp	r1, r3
 8007126:	d002      	beq.n	800712e <__swsetup_r+0x46>
 8007128:	4628      	mov	r0, r5
 800712a:	f7ff f8af 	bl	800628c <_free_r>
 800712e:	2300      	movs	r3, #0
 8007130:	6363      	str	r3, [r4, #52]	@ 0x34
 8007132:	89a3      	ldrh	r3, [r4, #12]
 8007134:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007138:	81a3      	strh	r3, [r4, #12]
 800713a:	2300      	movs	r3, #0
 800713c:	6063      	str	r3, [r4, #4]
 800713e:	6923      	ldr	r3, [r4, #16]
 8007140:	6023      	str	r3, [r4, #0]
 8007142:	89a3      	ldrh	r3, [r4, #12]
 8007144:	f043 0308 	orr.w	r3, r3, #8
 8007148:	81a3      	strh	r3, [r4, #12]
 800714a:	6923      	ldr	r3, [r4, #16]
 800714c:	b94b      	cbnz	r3, 8007162 <__swsetup_r+0x7a>
 800714e:	89a3      	ldrh	r3, [r4, #12]
 8007150:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007154:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007158:	d003      	beq.n	8007162 <__swsetup_r+0x7a>
 800715a:	4621      	mov	r1, r4
 800715c:	4628      	mov	r0, r5
 800715e:	f000 f883 	bl	8007268 <__smakebuf_r>
 8007162:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007166:	f013 0201 	ands.w	r2, r3, #1
 800716a:	d00a      	beq.n	8007182 <__swsetup_r+0x9a>
 800716c:	2200      	movs	r2, #0
 800716e:	60a2      	str	r2, [r4, #8]
 8007170:	6962      	ldr	r2, [r4, #20]
 8007172:	4252      	negs	r2, r2
 8007174:	61a2      	str	r2, [r4, #24]
 8007176:	6922      	ldr	r2, [r4, #16]
 8007178:	b942      	cbnz	r2, 800718c <__swsetup_r+0xa4>
 800717a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800717e:	d1c5      	bne.n	800710c <__swsetup_r+0x24>
 8007180:	bd38      	pop	{r3, r4, r5, pc}
 8007182:	0799      	lsls	r1, r3, #30
 8007184:	bf58      	it	pl
 8007186:	6962      	ldrpl	r2, [r4, #20]
 8007188:	60a2      	str	r2, [r4, #8]
 800718a:	e7f4      	b.n	8007176 <__swsetup_r+0x8e>
 800718c:	2000      	movs	r0, #0
 800718e:	e7f7      	b.n	8007180 <__swsetup_r+0x98>
 8007190:	20000028 	.word	0x20000028

08007194 <_raise_r>:
 8007194:	291f      	cmp	r1, #31
 8007196:	b538      	push	{r3, r4, r5, lr}
 8007198:	4605      	mov	r5, r0
 800719a:	460c      	mov	r4, r1
 800719c:	d904      	bls.n	80071a8 <_raise_r+0x14>
 800719e:	2316      	movs	r3, #22
 80071a0:	6003      	str	r3, [r0, #0]
 80071a2:	f04f 30ff 	mov.w	r0, #4294967295
 80071a6:	bd38      	pop	{r3, r4, r5, pc}
 80071a8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80071aa:	b112      	cbz	r2, 80071b2 <_raise_r+0x1e>
 80071ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80071b0:	b94b      	cbnz	r3, 80071c6 <_raise_r+0x32>
 80071b2:	4628      	mov	r0, r5
 80071b4:	f000 f830 	bl	8007218 <_getpid_r>
 80071b8:	4622      	mov	r2, r4
 80071ba:	4601      	mov	r1, r0
 80071bc:	4628      	mov	r0, r5
 80071be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071c2:	f000 b817 	b.w	80071f4 <_kill_r>
 80071c6:	2b01      	cmp	r3, #1
 80071c8:	d00a      	beq.n	80071e0 <_raise_r+0x4c>
 80071ca:	1c59      	adds	r1, r3, #1
 80071cc:	d103      	bne.n	80071d6 <_raise_r+0x42>
 80071ce:	2316      	movs	r3, #22
 80071d0:	6003      	str	r3, [r0, #0]
 80071d2:	2001      	movs	r0, #1
 80071d4:	e7e7      	b.n	80071a6 <_raise_r+0x12>
 80071d6:	2100      	movs	r1, #0
 80071d8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80071dc:	4620      	mov	r0, r4
 80071de:	4798      	blx	r3
 80071e0:	2000      	movs	r0, #0
 80071e2:	e7e0      	b.n	80071a6 <_raise_r+0x12>

080071e4 <raise>:
 80071e4:	4b02      	ldr	r3, [pc, #8]	@ (80071f0 <raise+0xc>)
 80071e6:	4601      	mov	r1, r0
 80071e8:	6818      	ldr	r0, [r3, #0]
 80071ea:	f7ff bfd3 	b.w	8007194 <_raise_r>
 80071ee:	bf00      	nop
 80071f0:	20000028 	.word	0x20000028

080071f4 <_kill_r>:
 80071f4:	b538      	push	{r3, r4, r5, lr}
 80071f6:	4d07      	ldr	r5, [pc, #28]	@ (8007214 <_kill_r+0x20>)
 80071f8:	2300      	movs	r3, #0
 80071fa:	4604      	mov	r4, r0
 80071fc:	4608      	mov	r0, r1
 80071fe:	4611      	mov	r1, r2
 8007200:	602b      	str	r3, [r5, #0]
 8007202:	f7f9 fecd 	bl	8000fa0 <_kill>
 8007206:	1c43      	adds	r3, r0, #1
 8007208:	d102      	bne.n	8007210 <_kill_r+0x1c>
 800720a:	682b      	ldr	r3, [r5, #0]
 800720c:	b103      	cbz	r3, 8007210 <_kill_r+0x1c>
 800720e:	6023      	str	r3, [r4, #0]
 8007210:	bd38      	pop	{r3, r4, r5, pc}
 8007212:	bf00      	nop
 8007214:	200004b4 	.word	0x200004b4

08007218 <_getpid_r>:
 8007218:	f7f9 beba 	b.w	8000f90 <_getpid>

0800721c <__swhatbuf_r>:
 800721c:	b570      	push	{r4, r5, r6, lr}
 800721e:	460c      	mov	r4, r1
 8007220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007224:	2900      	cmp	r1, #0
 8007226:	b096      	sub	sp, #88	@ 0x58
 8007228:	4615      	mov	r5, r2
 800722a:	461e      	mov	r6, r3
 800722c:	da0d      	bge.n	800724a <__swhatbuf_r+0x2e>
 800722e:	89a3      	ldrh	r3, [r4, #12]
 8007230:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007234:	f04f 0100 	mov.w	r1, #0
 8007238:	bf14      	ite	ne
 800723a:	2340      	movne	r3, #64	@ 0x40
 800723c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007240:	2000      	movs	r0, #0
 8007242:	6031      	str	r1, [r6, #0]
 8007244:	602b      	str	r3, [r5, #0]
 8007246:	b016      	add	sp, #88	@ 0x58
 8007248:	bd70      	pop	{r4, r5, r6, pc}
 800724a:	466a      	mov	r2, sp
 800724c:	f000 f848 	bl	80072e0 <_fstat_r>
 8007250:	2800      	cmp	r0, #0
 8007252:	dbec      	blt.n	800722e <__swhatbuf_r+0x12>
 8007254:	9901      	ldr	r1, [sp, #4]
 8007256:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800725a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800725e:	4259      	negs	r1, r3
 8007260:	4159      	adcs	r1, r3
 8007262:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007266:	e7eb      	b.n	8007240 <__swhatbuf_r+0x24>

08007268 <__smakebuf_r>:
 8007268:	898b      	ldrh	r3, [r1, #12]
 800726a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800726c:	079d      	lsls	r5, r3, #30
 800726e:	4606      	mov	r6, r0
 8007270:	460c      	mov	r4, r1
 8007272:	d507      	bpl.n	8007284 <__smakebuf_r+0x1c>
 8007274:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007278:	6023      	str	r3, [r4, #0]
 800727a:	6123      	str	r3, [r4, #16]
 800727c:	2301      	movs	r3, #1
 800727e:	6163      	str	r3, [r4, #20]
 8007280:	b003      	add	sp, #12
 8007282:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007284:	ab01      	add	r3, sp, #4
 8007286:	466a      	mov	r2, sp
 8007288:	f7ff ffc8 	bl	800721c <__swhatbuf_r>
 800728c:	9f00      	ldr	r7, [sp, #0]
 800728e:	4605      	mov	r5, r0
 8007290:	4639      	mov	r1, r7
 8007292:	4630      	mov	r0, r6
 8007294:	f7ff f86e 	bl	8006374 <_malloc_r>
 8007298:	b948      	cbnz	r0, 80072ae <__smakebuf_r+0x46>
 800729a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800729e:	059a      	lsls	r2, r3, #22
 80072a0:	d4ee      	bmi.n	8007280 <__smakebuf_r+0x18>
 80072a2:	f023 0303 	bic.w	r3, r3, #3
 80072a6:	f043 0302 	orr.w	r3, r3, #2
 80072aa:	81a3      	strh	r3, [r4, #12]
 80072ac:	e7e2      	b.n	8007274 <__smakebuf_r+0xc>
 80072ae:	89a3      	ldrh	r3, [r4, #12]
 80072b0:	6020      	str	r0, [r4, #0]
 80072b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072b6:	81a3      	strh	r3, [r4, #12]
 80072b8:	9b01      	ldr	r3, [sp, #4]
 80072ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80072be:	b15b      	cbz	r3, 80072d8 <__smakebuf_r+0x70>
 80072c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072c4:	4630      	mov	r0, r6
 80072c6:	f000 f81d 	bl	8007304 <_isatty_r>
 80072ca:	b128      	cbz	r0, 80072d8 <__smakebuf_r+0x70>
 80072cc:	89a3      	ldrh	r3, [r4, #12]
 80072ce:	f023 0303 	bic.w	r3, r3, #3
 80072d2:	f043 0301 	orr.w	r3, r3, #1
 80072d6:	81a3      	strh	r3, [r4, #12]
 80072d8:	89a3      	ldrh	r3, [r4, #12]
 80072da:	431d      	orrs	r5, r3
 80072dc:	81a5      	strh	r5, [r4, #12]
 80072de:	e7cf      	b.n	8007280 <__smakebuf_r+0x18>

080072e0 <_fstat_r>:
 80072e0:	b538      	push	{r3, r4, r5, lr}
 80072e2:	4d07      	ldr	r5, [pc, #28]	@ (8007300 <_fstat_r+0x20>)
 80072e4:	2300      	movs	r3, #0
 80072e6:	4604      	mov	r4, r0
 80072e8:	4608      	mov	r0, r1
 80072ea:	4611      	mov	r1, r2
 80072ec:	602b      	str	r3, [r5, #0]
 80072ee:	f7f9 feb7 	bl	8001060 <_fstat>
 80072f2:	1c43      	adds	r3, r0, #1
 80072f4:	d102      	bne.n	80072fc <_fstat_r+0x1c>
 80072f6:	682b      	ldr	r3, [r5, #0]
 80072f8:	b103      	cbz	r3, 80072fc <_fstat_r+0x1c>
 80072fa:	6023      	str	r3, [r4, #0]
 80072fc:	bd38      	pop	{r3, r4, r5, pc}
 80072fe:	bf00      	nop
 8007300:	200004b4 	.word	0x200004b4

08007304 <_isatty_r>:
 8007304:	b538      	push	{r3, r4, r5, lr}
 8007306:	4d06      	ldr	r5, [pc, #24]	@ (8007320 <_isatty_r+0x1c>)
 8007308:	2300      	movs	r3, #0
 800730a:	4604      	mov	r4, r0
 800730c:	4608      	mov	r0, r1
 800730e:	602b      	str	r3, [r5, #0]
 8007310:	f7f9 feb6 	bl	8001080 <_isatty>
 8007314:	1c43      	adds	r3, r0, #1
 8007316:	d102      	bne.n	800731e <_isatty_r+0x1a>
 8007318:	682b      	ldr	r3, [r5, #0]
 800731a:	b103      	cbz	r3, 800731e <_isatty_r+0x1a>
 800731c:	6023      	str	r3, [r4, #0]
 800731e:	bd38      	pop	{r3, r4, r5, pc}
 8007320:	200004b4 	.word	0x200004b4

08007324 <_init>:
 8007324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007326:	bf00      	nop
 8007328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800732a:	bc08      	pop	{r3}
 800732c:	469e      	mov	lr, r3
 800732e:	4770      	bx	lr

08007330 <_fini>:
 8007330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007332:	bf00      	nop
 8007334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007336:	bc08      	pop	{r3}
 8007338:	469e      	mov	lr, r3
 800733a:	4770      	bx	lr
