// Seed: 3605222484
module module_0 (
    input id_0
    , id_4,
    input id_1
    , id_5,
    output id_2,
    input logic id_3
);
  if (id_5) begin
    assign id_2 = id_5 - 1'd0;
  end else assign id_5 = id_0;
  assign id_2 = 1 - 1;
  assign id_2 = 1;
  logic id_6, id_7;
endmodule
`define pp_4 0
