Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Apr 18 12:25:33 2021
| Host         : LAPTOP-TFTI2QQT running 64-bit major release  (build 9200)
| Command      : report_methodology -file dooraccess_methodology_drc_routed.rpt -pb dooraccess_methodology_drc_routed.pb -rpx dooraccess_methodology_drc_routed.rpx
| Design       : dooraccess
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 15
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 12         |
| TIMING-20 | Warning  | Non-clocked latch             | 3          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn_X0 relative to clock(s) sysclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn_X1 relative to clock(s) sysclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btn_reset relative to clock(s) sysclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on closed_sw relative to clock(s) sysclk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on LEDs[0] relative to clock(s) sysclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on LEDs[1] relative to clock(s) sysclk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LEDs[2] relative to clock(s) sysclk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on LEDs[3] relative to clock(s) sysclk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on LEDs[4] relative to clock(s) sysclk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on LEDs[5] relative to clock(s) sysclk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LEDs[6] relative to clock(s) sysclk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on LEDs[7] relative to clock(s) sysclk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch comparator/done_reg cannot be properly analyzed as its control pin comparator/done_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch comparator/found_reg cannot be properly analyzed as its control pin comparator/found_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch fsm/reset_reg cannot be properly analyzed as its control pin fsm/reset_reg/G is not reached by a timing clock
Related violations: <none>


