vendor_name = ModelSim
source_file = 1, SM1.vhd
source_file = 1, C:/Users/Usuario/OneDrive/Escritorio/Git Hub/TEST-main/PARTED/PARTED.smf
source_file = 1, C:/Users/Usuario/OneDrive/Escritorio/Git Hub/TEST-main/PARTED/Waveform.vwf
source_file = 1, C:/Users/Usuario/OneDrive/Escritorio/Git Hub/TEST-main/PARTED/db/PARTED.cbx.xml
source_file = 1, C:/Users/Usuario/OneDrive/Escritorio/Git Hub/TEST-main/PARTED/parted.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = PARTED
instance = comp, \clock~input , clock~input, PARTED, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, PARTED, 1
instance = comp, \Led1~output , Led1~output, PARTED, 1
instance = comp, \Led2~output , Led2~output, PARTED, 1
instance = comp, \Led3~output , Led3~output, PARTED, 1
instance = comp, \Led4~output , Led4~output, PARTED, 1
instance = comp, \reset~input , reset~input, PARTED, 1
instance = comp, \fstate.state_bit_0~1 , fstate.state_bit_0~1, PARTED, 1
instance = comp, \fstate.state_bit_0 , fstate.state_bit_0, PARTED, 1
instance = comp, \X~input , X~input, PARTED, 1
instance = comp, \fstate.state_bit_1~0 , fstate.state_bit_1~0, PARTED, 1
instance = comp, \fstate.state_bit_1~1 , fstate.state_bit_1~1, PARTED, 1
instance = comp, \fstate.state_bit_1 , fstate.state_bit_1, PARTED, 1
instance = comp, \fstate.state_bit_2~0 , fstate.state_bit_2~0, PARTED, 1
instance = comp, \fstate.state_bit_2~1 , fstate.state_bit_2~1, PARTED, 1
instance = comp, \fstate.state_bit_2 , fstate.state_bit_2, PARTED, 1
instance = comp, \fstate.state_bit_0~0 , fstate.state_bit_0~0, PARTED, 1
instance = comp, \Led2~0 , Led2~0, PARTED, 1
instance = comp, \Led3~0 , Led3~0, PARTED, 1
