INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab2/Lab2_single/Lab2_single.srcs/sources_1/ip/blk_mem_gen_16x8/sim/blk_mem_gen_16x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_16x8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab2/Lab2_single/Lab2_single.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab2/Lab2_single/Lab2_single.srcs/sources_1/new/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProject/COD/Lab2/Lab2_single/Lab2_single.srcs/sim_1/new/fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_tb
