Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Tue Apr 02 10:40:03 2024
| Host             : ASUS-VB running 64-bit major release  (build 9200)
| Command          : 
| Design           : Top_Wrapper
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 15.604 (Junction temp exceeded!) |
| Dynamic (W)              | 15.327                           |
| Device Static (W)        | 0.278                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 7.0                              |
| Junction Temperature (C) | 103.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     3.663 |     1663 |       --- |             --- |
|   LUT as Logic |     3.280 |      815 |     20800 |            3.92 |
|   CARRY4       |     0.195 |       88 |      8150 |            1.08 |
|   Register     |     0.138 |      571 |     41600 |            1.37 |
|   BUFG         |     0.029 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |     0.020 |       24 |     32600 |            0.07 |
|   Others       |     0.000 |       46 |       --- |             --- |
| Signals        |     3.259 |     1354 |       --- |             --- |
| Block RAM      |     0.652 |        2 |        50 |            4.00 |
| I/O            |     7.752 |       37 |       106 |           34.91 |
| Static Power   |     0.278 |          |           |                 |
| Total          |    15.604 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     7.712 |       7.537 |      0.175 |
| Vccaux    |       1.800 |     0.316 |       0.284 |      0.032 |
| Vcco33    |       3.300 |     2.192 |       2.191 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.055 |       0.049 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| Top_Wrapper             |    15.327 |
|   CLK_MOUSE_IOBUF_inst  |     0.000 |
|   DATA_MOUSE_IOBUF_inst |    <0.001 |
|   IRWrapper             |     1.002 |
|     Counter             |     0.369 |
|     IRSM                |     0.633 |
|   LED_Driver_inst       |    <0.001 |
|   Mouse_Driver_inst     |     1.053 |
|     Mouse_transceiver   |     1.025 |
|       MSM               |     0.209 |
|       R                 |     0.315 |
|       T                 |     0.271 |
|   Processor             |     1.723 |
|     ALU0                |     0.160 |
|   RAM                   |     0.130 |
|   ROM                   |     1.388 |
|   Seven_Seg_Driver_inst |     0.207 |
|     RD                  |     0.207 |
|       Bit17Counter      |     0.205 |
|       Bit2Counter       |     0.002 |
|   Timer                 |     0.560 |
|   VGA                   |     1.404 |
|     Colour_Counter      |     0.304 |
|     Frame_Buffer        |     0.614 |
|     VGA_Sig_Gen         |     0.376 |
|       CounterCLK        |     0.061 |
|       CounterH          |     0.235 |
|       CounterV          |     0.001 |
+-------------------------+-----------+


