Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Sun Jan 14 21:29:05 2024
| Host              : inf139-desktop running 64-bit Ubuntu 22.04.3 LTS
| Command           : report_timing -file hdl_8_1_1_2/timing.post_pr.txt
| Design            : fullSysGen
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 stealSide/virtualStealServers_0/fifoHeadReg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            stealSide/virtualStealServers_0/rPause_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.105ns (30.430%)  route 2.526ns (69.570%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 7.444 - 4.000 ) 
    Source Clock Delay      (SCD):    3.867ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=15915, unset)        3.867     3.867    stealSide/virtualStealServers_0/clock
    SLICE_X110Y613       FDRE                                         r  stealSide/virtualStealServers_0/fifoHeadReg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y613       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.946 f  stealSide/virtualStealServers_0/fifoHeadReg_reg[37]/Q
                         net (fo=14, routed)          0.476     4.422    stealSide/virtualStealServers_0/_io_read_address_bits_T[42]
    SLICE_X102Y611       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     4.513 r  stealSide/virtualStealServers_0/lengthHistroy[39]_i_13/O
                         net (fo=1, routed)           0.419     4.932    stealSide/virtualStealServers_0/lengthHistroy[39]_i_13_n_0
    SLICE_X104Y612       CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.060     4.992 r  stealSide/virtualStealServers_0/lengthHistroy_reg[39]_i_3/CO[7]
                         net (fo=1, routed)           0.026     5.018    stealSide/virtualStealServers_0/lengthHistroy_reg[39]_i_3_n_0
    SLICE_X104Y613       CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     5.104 r  stealSide/virtualStealServers_0/lengthHistroy_reg[47]_i_2/O[4]
                         net (fo=3, routed)           0.422     5.526    stealSide/virtualStealServers_0/_currLen_T_5[44]
    SLICE_X102Y617       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     5.675 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg[6]_i_87/O
                         net (fo=1, routed)           0.016     5.691    stealSide/virtualStealServers_0/FSM_onehot_stateReg[6]_i_87_n_0
    SLICE_X102Y617       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     5.881 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_57/CO[7]
                         net (fo=1, routed)           0.026     5.907    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_57_n_0
    SLICE_X102Y618       CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     6.023 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_39/O[5]
                         net (fo=1, routed)           0.344     6.367    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_39_n_10
    SLICE_X103Y622       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.035     6.402 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg[6]_i_19/O
                         net (fo=1, routed)           0.009     6.411    stealSide/virtualStealServers_0/FSM_onehot_stateReg[6]_i_19_n_0
    SLICE_X103Y622       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.197     6.608 f  stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_3/CO[7]
                         net (fo=69, routed)          0.237     6.846    stealSide/virtualStealServers_0/FSM_onehot_stateReg_reg[6]_i_3_n_0
    SLICE_X105Y620       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     6.896 r  stealSide/virtualStealServers_0/FSM_onehot_stateReg[7]_i_3/O
                         net (fo=10, routed)          0.157     7.053    stealSide/virtualStealServers_0/wrReqData__deq/rPause_reg[7]_0
    SLICE_X106Y620       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     7.105 r  stealSide/virtualStealServers_0/wrReqData__deq/rPause[7]_i_1/O
                         net (fo=8, routed)           0.393     7.498    stealSide/virtualStealServers_0/wrReqData__deq_n_79
    SLICE_X108Y606       FDRE                                         r  stealSide/virtualStealServers_0/rPause_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clock (IN)
                         net (fo=15915, unset)        3.444     7.444    stealSide/virtualStealServers_0/clock
    SLICE_X108Y606       FDRE                                         r  stealSide/virtualStealServers_0/rPause_reg[0]/C
                         clock pessimism              0.323     7.767    
                         clock uncertainty           -0.035     7.732    
    SLICE_X108Y606       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.672    stealSide/virtualStealServers_0/rPause_reg[0]
  -------------------------------------------------------------------
                         required time                          7.672    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  0.174    




