#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec 18 01:07:49 2024
# Process ID: 11472
# Current directory: D:/software/Xilinx/program/FPGA_EX15_2024304066/watch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17968 D:\software\Xilinx\program\FPGA_EX15_2024304066\watch\watch.xpr
# Log file: D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/vivado.log
# Journal file: D:/software/Xilinx/program/FPGA_EX15_2024304066/watch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.xpr
update_compile_order -fileset sources_1
close [ open D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/key.v w ]
add_files D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/watch.srcs/sources_1/new/key.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/tb_top_behav.wcfg
source tb_top.tcl
run all
close_sim
launch_simulation
open_wave_config D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/tb_top_behav.wcfg
source tb_top.tcl
run all
close_sim
launch_simulation
open_wave_config D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/tb_top_behav.wcfg
source tb_top.tcl
run all
close_sim
launch_simulation
open_wave_config D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/tb_top_behav.wcfg
source tb_top.tcl
run all
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
open_wave_config D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/tb_top_behav.wcfg
source tb_top.tcl
run all
close_sim
launch_simulation
open_wave_config D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/tb_top_behav.wcfg
source tb_top.tcl
run all
relaunch_sim
run all
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/uut/uut_counter}} 
current_wave_config {tb_top_behav.wcfg}
add_wave {{/tb_top/uut/uut_key}} 
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/tb_top_behav.wcfg}
save_wave_config {D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/tb_top_behav.wcfg}
save_wave_config {D:/software/Xilinx/program/FPGA_EX15_2024304066/watch/tb_top_behav.wcfg}
close_sim
