[INF:CM0023] Creating log file ../../build/regression/BitPartSelect/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<213> s<212> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<210> c<2> s<26> l<1:1> el<1:14>
n<> u<7> t<IntegerAtomType_Int> p<9> s<8> l<2:14> el<2:17>
n<> u<8> t<Signing_Unsigned> p<9> l<2:18> el<2:26>
n<> u<9> t<Data_type> p<10> c<7> l<2:14> el<2:26>
n<> u<10> t<Data_type_or_implicit> p<20> c<9> s<19> l<2:14> el<2:26>
n<Width> u<11> t<StringConst> p<18> s<17> l<2:27> el<2:32>
n<16> u<12> t<IntConst> p<13> l<2:41> el<2:43>
n<> u<13> t<Primary_literal> p<14> c<12> l<2:41> el<2:43>
n<> u<14> t<Constant_primary> p<15> c<13> l<2:41> el<2:43>
n<> u<15> t<Constant_expression> p<16> c<14> l<2:41> el<2:43>
n<> u<16> t<Constant_mintypmax_expression> p<17> c<15> l<2:41> el<2:43>
n<> u<17> t<Constant_param_expression> p<18> c<16> l<2:41> el<2:43>
n<> u<18> t<Param_assignment> p<19> c<11> l<2:27> el<2:43>
n<> u<19> t<List_of_param_assignments> p<20> c<18> l<2:27> el<2:43>
n<> u<20> t<Parameter_declaration> p<21> c<10> l<2:4> el<2:43>
n<> u<21> t<Package_or_generate_item_declaration> p<22> c<20> l<2:4> el<2:44>
n<> u<22> t<Module_or_generate_item_declaration> p<23> c<21> l<2:4> el<2:44>
n<> u<23> t<Module_common_item> p<24> c<22> l<2:4> el<2:44>
n<> u<24> t<Module_or_generate_item> p<25> c<23> l<2:4> el<2:44>
n<> u<25> t<Non_port_module_item> p<26> c<24> l<2:4> el<2:44>
n<> u<26> t<Module_item> p<210> c<25> s<46> l<2:4> el<2:44>
n<> u<27> t<IntegerAtomType_Int> p<29> s<28> l<3:14> el<3:17>
n<> u<28> t<Signing_Unsigned> p<29> l<3:18> el<3:26>
n<> u<29> t<Data_type> p<30> c<27> l<3:14> el<3:26>
n<> u<30> t<Data_type_or_implicit> p<40> c<29> s<39> l<3:14> el<3:26>
n<Depth> u<31> t<StringConst> p<38> s<37> l<3:27> el<3:32>
n<4> u<32> t<IntConst> p<33> l<3:40> el<3:41>
n<> u<33> t<Primary_literal> p<34> c<32> l<3:40> el<3:41>
n<> u<34> t<Constant_primary> p<35> c<33> l<3:40> el<3:41>
n<> u<35> t<Constant_expression> p<36> c<34> l<3:40> el<3:41>
n<> u<36> t<Constant_mintypmax_expression> p<37> c<35> l<3:40> el<3:41>
n<> u<37> t<Constant_param_expression> p<38> c<36> l<3:40> el<3:41>
n<> u<38> t<Param_assignment> p<39> c<31> l<3:27> el<3:41>
n<> u<39> t<List_of_param_assignments> p<40> c<38> l<3:27> el<3:41>
n<> u<40> t<Parameter_declaration> p<41> c<30> l<3:4> el<3:41>
n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<3:4> el<3:42>
n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<3:4> el<3:42>
n<> u<43> t<Module_common_item> p<44> c<42> l<3:4> el<3:42>
n<> u<44> t<Module_or_generate_item> p<45> c<43> l<3:4> el<3:42>
n<> u<45> t<Non_port_module_item> p<46> c<44> l<3:4> el<3:42>
n<> u<46> t<Module_item> p<210> c<45> s<66> l<3:4> el<3:42>
n<> u<47> t<IntegerAtomType_Int> p<49> s<48> l<4:15> el<4:18>
n<> u<48> t<Signing_Unsigned> p<49> l<4:19> el<4:27>
n<> u<49> t<Data_type> p<50> c<47> l<4:15> el<4:27>
n<> u<50> t<Data_type_or_implicit> p<60> c<49> s<59> l<4:15> el<4:27>
n<PTR_WIDTH> u<51> t<StringConst> p<58> s<57> l<4:28> el<4:37>
n<2> u<52> t<IntConst> p<53> l<4:40> el<4:41>
n<> u<53> t<Primary_literal> p<54> c<52> l<4:40> el<4:41>
n<> u<54> t<Constant_primary> p<55> c<53> l<4:40> el<4:41>
n<> u<55> t<Constant_expression> p<56> c<54> l<4:40> el<4:41>
n<> u<56> t<Constant_mintypmax_expression> p<57> c<55> l<4:40> el<4:41>
n<> u<57> t<Constant_param_expression> p<58> c<56> l<4:40> el<4:41>
n<> u<58> t<Param_assignment> p<59> c<51> l<4:28> el<4:41>
n<> u<59> t<List_of_param_assignments> p<60> c<58> l<4:28> el<4:41>
n<> u<60> t<Local_parameter_declaration> p<61> c<50> l<4:4> el<4:41>
n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<4:4> el<4:42>
n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<4:4> el<4:42>
n<> u<63> t<Module_common_item> p<64> c<62> l<4:4> el<4:42>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<4:4> el<4:42>
n<> u<65> t<Non_port_module_item> p<66> c<64> l<4:4> el<4:42>
n<> u<66> t<Module_item> p<210> c<65> s<111> l<4:4> el<4:42>
n<> u<67> t<IntVec_TypeLogic> p<100> s<83> l<5:4> el<5:9>
n<Depth> u<68> t<StringConst> p<69> l<5:11> el<5:16>
n<> u<69> t<Primary_literal> p<70> c<68> l<5:11> el<5:16>
n<> u<70> t<Constant_primary> p<71> c<69> l<5:11> el<5:16>
n<> u<71> t<Constant_expression> p<77> c<70> s<76> l<5:11> el<5:16>
n<1> u<72> t<IntConst> p<73> l<5:17> el<5:18>
n<> u<73> t<Primary_literal> p<74> c<72> l<5:17> el<5:18>
n<> u<74> t<Constant_primary> p<75> c<73> l<5:17> el<5:18>
n<> u<75> t<Constant_expression> p<77> c<74> l<5:17> el<5:18>
n<> u<76> t<BinOp_Minus> p<77> s<75> l<5:16> el<5:17>
n<> u<77> t<Constant_expression> p<82> c<71> s<81> l<5:11> el<5:18>
n<0> u<78> t<IntConst> p<79> l<5:19> el<5:20>
n<> u<79> t<Primary_literal> p<80> c<78> l<5:19> el<5:20>
n<> u<80> t<Constant_primary> p<81> c<79> l<5:19> el<5:20>
n<> u<81> t<Constant_expression> p<82> c<80> l<5:19> el<5:20>
n<> u<82> t<Constant_range> p<83> c<77> l<5:11> el<5:20>
n<> u<83> t<Packed_dimension> p<100> c<82> s<99> l<5:10> el<5:21>
n<Width> u<84> t<StringConst> p<85> l<5:22> el<5:27>
n<> u<85> t<Primary_literal> p<86> c<84> l<5:22> el<5:27>
n<> u<86> t<Constant_primary> p<87> c<85> l<5:22> el<5:27>
n<> u<87> t<Constant_expression> p<93> c<86> s<92> l<5:22> el<5:27>
n<1> u<88> t<IntConst> p<89> l<5:28> el<5:29>
n<> u<89> t<Primary_literal> p<90> c<88> l<5:28> el<5:29>
n<> u<90> t<Constant_primary> p<91> c<89> l<5:28> el<5:29>
n<> u<91> t<Constant_expression> p<93> c<90> l<5:28> el<5:29>
n<> u<92> t<BinOp_Minus> p<93> s<91> l<5:27> el<5:28>
n<> u<93> t<Constant_expression> p<98> c<87> s<97> l<5:22> el<5:29>
n<0> u<94> t<IntConst> p<95> l<5:30> el<5:31>
n<> u<95> t<Primary_literal> p<96> c<94> l<5:30> el<5:31>
n<> u<96> t<Constant_primary> p<97> c<95> l<5:30> el<5:31>
n<> u<97> t<Constant_expression> p<98> c<96> l<5:30> el<5:31>
n<> u<98> t<Constant_range> p<99> c<93> l<5:22> el<5:31>
n<> u<99> t<Packed_dimension> p<100> c<98> l<5:21> el<5:32>
n<> u<100> t<Data_type> p<104> c<67> s<103> l<5:4> el<5:32>
n<storage> u<101> t<StringConst> p<102> l<5:33> el<5:40>
n<> u<102> t<Variable_decl_assignment> p<103> c<101> l<5:33> el<5:40>
n<> u<103> t<List_of_variable_decl_assignments> p<104> c<102> l<5:33> el<5:40>
n<> u<104> t<Variable_declaration> p<105> c<100> l<5:4> el<5:41>
n<> u<105> t<Data_declaration> p<106> c<104> l<5:4> el<5:41>
n<> u<106> t<Package_or_generate_item_declaration> p<107> c<105> l<5:4> el<5:41>
n<> u<107> t<Module_or_generate_item_declaration> p<108> c<106> l<5:4> el<5:41>
n<> u<108> t<Module_common_item> p<109> c<107> l<5:4> el<5:41>
n<> u<109> t<Module_or_generate_item> p<110> c<108> l<5:4> el<5:41>
n<> u<110> t<Non_port_module_item> p<111> c<109> l<5:4> el<5:41>
n<> u<111> t<Module_item> p<210> c<110> s<140> l<5:4> el<5:41>
n<> u<112> t<IntVec_TypeLogic> p<129> s<128> l<6:4> el<6:9>
n<Width> u<113> t<StringConst> p<114> l<6:11> el<6:16>
n<> u<114> t<Primary_literal> p<115> c<113> l<6:11> el<6:16>
n<> u<115> t<Constant_primary> p<116> c<114> l<6:11> el<6:16>
n<> u<116> t<Constant_expression> p<122> c<115> s<121> l<6:11> el<6:16>
n<1> u<117> t<IntConst> p<118> l<6:17> el<6:18>
n<> u<118> t<Primary_literal> p<119> c<117> l<6:17> el<6:18>
n<> u<119> t<Constant_primary> p<120> c<118> l<6:17> el<6:18>
n<> u<120> t<Constant_expression> p<122> c<119> l<6:17> el<6:18>
n<> u<121> t<BinOp_Minus> p<122> s<120> l<6:16> el<6:17>
n<> u<122> t<Constant_expression> p<127> c<116> s<126> l<6:11> el<6:18>
n<0> u<123> t<IntConst> p<124> l<6:19> el<6:20>
n<> u<124> t<Primary_literal> p<125> c<123> l<6:19> el<6:20>
n<> u<125> t<Constant_primary> p<126> c<124> l<6:19> el<6:20>
n<> u<126> t<Constant_expression> p<127> c<125> l<6:19> el<6:20>
n<> u<127> t<Constant_range> p<128> c<122> l<6:11> el<6:20>
n<> u<128> t<Packed_dimension> p<129> c<127> l<6:10> el<6:21>
n<> u<129> t<Data_type> p<133> c<112> s<132> l<6:4> el<6:21>
n<storage_rdata> u<130> t<StringConst> p<131> l<6:22> el<6:35>
n<> u<131> t<Variable_decl_assignment> p<132> c<130> l<6:22> el<6:35>
n<> u<132> t<List_of_variable_decl_assignments> p<133> c<131> l<6:22> el<6:35>
n<> u<133> t<Variable_declaration> p<134> c<129> l<6:4> el<6:36>
n<> u<134> t<Data_declaration> p<135> c<133> l<6:4> el<6:36>
n<> u<135> t<Package_or_generate_item_declaration> p<136> c<134> l<6:4> el<6:36>
n<> u<136> t<Module_or_generate_item_declaration> p<137> c<135> l<6:4> el<6:36>
n<> u<137> t<Module_common_item> p<138> c<136> l<6:4> el<6:36>
n<> u<138> t<Module_or_generate_item> p<139> c<137> l<6:4> el<6:36>
n<> u<139> t<Non_port_module_item> p<140> c<138> l<6:4> el<6:36>
n<> u<140> t<Module_item> p<210> c<139> s<169> l<6:4> el<6:36>
n<> u<141> t<IntVec_TypeLogic> p<158> s<157> l<7:3> el<7:8>
n<PTR_WIDTH> u<142> t<StringConst> p<143> l<7:10> el<7:19>
n<> u<143> t<Primary_literal> p<144> c<142> l<7:10> el<7:19>
n<> u<144> t<Constant_primary> p<145> c<143> l<7:10> el<7:19>
n<> u<145> t<Constant_expression> p<151> c<144> s<150> l<7:10> el<7:19>
n<1> u<146> t<IntConst> p<147> l<7:20> el<7:21>
n<> u<147> t<Primary_literal> p<148> c<146> l<7:20> el<7:21>
n<> u<148> t<Constant_primary> p<149> c<147> l<7:20> el<7:21>
n<> u<149> t<Constant_expression> p<151> c<148> l<7:20> el<7:21>
n<> u<150> t<BinOp_Minus> p<151> s<149> l<7:19> el<7:20>
n<> u<151> t<Constant_expression> p<156> c<145> s<155> l<7:10> el<7:21>
n<0> u<152> t<IntConst> p<153> l<7:22> el<7:23>
n<> u<153> t<Primary_literal> p<154> c<152> l<7:22> el<7:23>
n<> u<154> t<Constant_primary> p<155> c<153> l<7:22> el<7:23>
n<> u<155> t<Constant_expression> p<156> c<154> l<7:22> el<7:23>
n<> u<156> t<Constant_range> p<157> c<151> l<7:10> el<7:23>
n<> u<157> t<Packed_dimension> p<158> c<156> l<7:9> el<7:24>
n<> u<158> t<Data_type> p<162> c<141> s<161> l<7:3> el<7:24>
n<fifo_rptr> u<159> t<StringConst> p<160> l<7:25> el<7:34>
n<> u<160> t<Variable_decl_assignment> p<161> c<159> l<7:25> el<7:34>
n<> u<161> t<List_of_variable_decl_assignments> p<162> c<160> l<7:25> el<7:34>
n<> u<162> t<Variable_declaration> p<163> c<158> l<7:3> el<7:35>
n<> u<163> t<Data_declaration> p<164> c<162> l<7:3> el<7:35>
n<> u<164> t<Package_or_generate_item_declaration> p<165> c<163> l<7:3> el<7:35>
n<> u<165> t<Module_or_generate_item_declaration> p<166> c<164> l<7:3> el<7:35>
n<> u<166> t<Module_common_item> p<167> c<165> l<7:3> el<7:35>
n<> u<167> t<Module_or_generate_item> p<168> c<166> l<7:3> el<7:35>
n<> u<168> t<Non_port_module_item> p<169> c<167> l<7:3> el<7:35>
n<> u<169> t<Module_item> p<210> c<168> s<209> l<7:3> el<7:35>
n<storage_rdata> u<170> t<StringConst> p<171> l<9:11> el<9:24>
n<> u<171> t<Ps_or_hierarchical_identifier> p<174> c<170> s<173> l<9:11> el<9:24>
n<> u<172> t<Constant_bit_select> p<173> l<9:25> el<9:25>
n<> u<173> t<Constant_select> p<174> c<172> l<9:25> el<9:25>
n<> u<174> t<Net_lvalue> p<203> c<171> s<202> l<9:11> el<9:24>
n<storage> u<175> t<StringConst> p<200> s<199> l<9:27> el<9:34>
n<fifo_rptr> u<176> t<StringConst> p<195> s<194> l<9:35> el<9:44>
n<> u<177> t<Bit_select> p<194> s<193> l<9:44> el<9:44>
n<PTR_WIDTH> u<178> t<StringConst> p<179> l<9:45> el<9:54>
n<> u<179> t<Primary_literal> p<180> c<178> l<9:45> el<9:54>
n<> u<180> t<Constant_primary> p<181> c<179> l<9:45> el<9:54>
n<> u<181> t<Constant_expression> p<187> c<180> s<186> l<9:45> el<9:54>
n<2> u<182> t<IntConst> p<183> l<9:55> el<9:56>
n<> u<183> t<Primary_literal> p<184> c<182> l<9:55> el<9:56>
n<> u<184> t<Constant_primary> p<185> c<183> l<9:55> el<9:56>
n<> u<185> t<Constant_expression> p<187> c<184> l<9:55> el<9:56>
n<> u<186> t<BinOp_Minus> p<187> s<185> l<9:54> el<9:55>
n<> u<187> t<Constant_expression> p<192> c<181> s<191> l<9:45> el<9:56>
n<0> u<188> t<IntConst> p<189> l<9:57> el<9:58>
n<> u<189> t<Primary_literal> p<190> c<188> l<9:57> el<9:58>
n<> u<190> t<Constant_primary> p<191> c<189> l<9:57> el<9:58>
n<> u<191> t<Constant_expression> p<192> c<190> l<9:57> el<9:58>
n<> u<192> t<Constant_range> p<193> c<187> l<9:45> el<9:58>
n<> u<193> t<Part_select_range> p<194> c<192> l<9:45> el<9:58>
n<> u<194> t<Select> p<195> c<177> l<9:44> el<9:59>
n<> u<195> t<Complex_func_call> p<196> c<176> l<9:35> el<9:59>
n<> u<196> t<Primary> p<197> c<195> l<9:35> el<9:59>
n<> u<197> t<Expression> p<198> c<196> l<9:35> el<9:59>
n<> u<198> t<Bit_select> p<199> c<197> l<9:34> el<9:60>
n<> u<199> t<Select> p<200> c<198> l<9:34> el<9:60>
n<> u<200> t<Complex_func_call> p<201> c<175> l<9:27> el<9:60>
n<> u<201> t<Primary> p<202> c<200> l<9:27> el<9:60>
n<> u<202> t<Expression> p<203> c<201> l<9:27> el<9:60>
n<> u<203> t<Net_assignment> p<204> c<174> l<9:11> el<9:60>
n<> u<204> t<List_of_net_assignments> p<205> c<203> l<9:11> el<9:60>
n<> u<205> t<Continuous_assign> p<206> c<204> l<9:4> el<9:61>
n<> u<206> t<Module_common_item> p<207> c<205> l<9:4> el<9:61>
n<> u<207> t<Module_or_generate_item> p<208> c<206> l<9:4> el<9:61>
n<> u<208> t<Non_port_module_item> p<209> c<207> l<9:4> el<9:61>
n<> u<209> t<Module_item> p<210> c<208> l<9:4> el<9:61>
n<> u<210> t<Module_declaration> p<211> c<6> l<1:1> el<10:10>
n<> u<211> t<Description> p<212> c<210> l<1:1> el<10:10>
n<> u<212> t<Source_text> p<213> c<211> l<1:1> el<10:10>
n<> u<213> t<Top_level_rule> c<1> l<1:1> el<12:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/BitPartSelect/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/BitPartSelect/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/BitPartSelect/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.Width), line:2:27, endln:2:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |UINT:16
    |vpiTypespec:
    \_int_typespec: , line:2:14, endln:2:26
      |vpiParent:
      \_parameter: (work@top.Width), line:2:27, endln:2:32
    |vpiName:Width
    |vpiFullName:work@top.Width
  |vpiParameter:
  \_parameter: (work@top.Depth), line:3:27, endln:3:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |UINT:4
    |vpiTypespec:
    \_int_typespec: , line:3:14, endln:3:26
      |vpiParent:
      \_parameter: (work@top.Depth), line:3:27, endln:3:32
    |vpiName:Depth
    |vpiFullName:work@top.Depth
  |vpiParameter:
  \_parameter: (work@top.PTR_WIDTH), line:4:28, endln:4:37
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:4:15, endln:4:27
      |vpiParent:
      \_parameter: (work@top.PTR_WIDTH), line:4:28, endln:4:37
    |vpiLocalParam:1
    |vpiName:PTR_WIDTH
    |vpiFullName:work@top.PTR_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:2:27, endln:2:43
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_constant: , line:2:41, endln:2:43
      |vpiDecompile:16
      |vpiSize:32
      |UINT:16
      |vpiTypespec:
      \_int_typespec: , line:2:14, endln:2:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.Width), line:2:27, endln:2:32
  |vpiParamAssign:
  \_param_assign: , line:3:27, endln:3:41
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_constant: , line:3:40, endln:3:41
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: , line:3:14, endln:3:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.Depth), line:3:27, endln:3:32
  |vpiParamAssign:
  \_param_assign: , line:4:28, endln:4:41
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_constant: , line:4:40, endln:4:41
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:4:15, endln:4:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.PTR_WIDTH), line:4:28, endln:4:37
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.storage), line:5:33, endln:5:40
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |vpiName:storage
    |vpiFullName:work@top.storage
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.storage_rdata), line:6:22, endln:6:35
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |vpiName:storage_rdata
    |vpiFullName:work@top.storage_rdata
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.fifo_rptr), line:7:25, endln:7:34
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |vpiName:fifo_rptr
    |vpiFullName:work@top.fifo_rptr
    |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:9:11, endln:9:60
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_bit_select: (work@top.storage), line:9:27, endln:9:60
      |vpiParent:
      \_ref_obj: (work@top.storage)
        |vpiParent:
        \_cont_assign: , line:9:11, endln:9:60
        |vpiName:storage
        |vpiFullName:work@top.storage
      |vpiName:storage
      |vpiFullName:work@top.storage
      |vpiIndex:
      \_part_select: , line:9:35, endln:9:59
        |vpiParent:
        \_ref_obj: fifo_rptr (fifo_rptr), line:9:35, endln:9:44
          |vpiName:fifo_rptr
          |vpiDefName:fifo_rptr
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_operation: , line:9:45, endln:9:56
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (PTR_WIDTH), line:9:45, endln:9:54
            |vpiParent:
            \_operation: , line:9:45, endln:9:56
            |vpiName:PTR_WIDTH
          |vpiOperand:
          \_constant: , line:9:55, endln:9:56
            |vpiParent:
            \_operation: , line:9:45, endln:9:56
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:57, endln:9:58
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.storage_rdata), line:9:11, endln:9:24
      |vpiParent:
      \_cont_assign: , line:9:11, endln:9:60
      |vpiName:storage_rdata
      |vpiFullName:work@top.storage_rdata
      |vpiActual:
      \_logic_var: (work@top.storage_rdata), line:6:22, endln:6:35
        |vpiParent:
        \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
        |vpiTypespec:
        \_logic_typespec: , line:6:4, endln:6:21
          |vpiRange:
          \_range: , line:6:10, endln:6:21
            |vpiLeftRange:
            \_constant: , line:6:11, endln:6:16
              |vpiParent:
              \_range: , line:6:10, endln:6:21
              |vpiDecompile:15
              |vpiSize:64
              |INT:15
              |vpiConstType:7
            |vpiRightRange:
            \_constant: , line:6:19, endln:6:20
              |vpiParent:
              \_range: , line:6:10, endln:6:21
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:storage_rdata
        |vpiFullName:work@top.storage_rdata
        |vpiVisibility:1
        |vpiRange:
        \_range: , line:6:10, endln:6:21
          |vpiLeftRange:
          \_constant: , line:6:11, endln:6:16
            |vpiParent:
            \_range: , line:6:10, endln:6:21
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:6:19, endln:6:20
            |vpiParent:
            \_range: , line:6:10, endln:6:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.storage), line:5:33, endln:5:40
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_logic_typespec: , line:5:4, endln:5:32
      |vpiRange:
      \_range: , line:5:10, endln:5:21
        |vpiLeftRange:
        \_constant: , line:5:11, endln:5:16
          |vpiParent:
          \_range: , line:5:10, endln:5:21
          |vpiDecompile:3
          |vpiSize:64
          |INT:3
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:5:19, endln:5:20
          |vpiParent:
          \_range: , line:5:10, endln:5:21
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiRange:
      \_range: , line:5:21, endln:5:32
        |vpiLeftRange:
        \_constant: , line:5:22, endln:5:27
          |vpiParent:
          \_range: , line:5:21, endln:5:32
          |vpiDecompile:15
          |vpiSize:64
          |INT:15
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:5:30, endln:5:31
          |vpiParent:
          \_range: , line:5:21, endln:5:32
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:storage
    |vpiFullName:work@top.storage
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:5:10, endln:5:21
      |vpiLeftRange:
      \_constant: , line:5:11, endln:5:16
        |vpiParent:
        \_range: , line:5:10, endln:5:21
        |vpiDecompile:3
        |vpiSize:64
        |INT:3
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:5:19, endln:5:20
        |vpiParent:
        \_range: , line:5:10, endln:5:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:5:21, endln:5:32
      |vpiLeftRange:
      \_constant: , line:5:22, endln:5:27
        |vpiParent:
        \_range: , line:5:21, endln:5:32
        |vpiDecompile:15
        |vpiSize:64
        |INT:15
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:5:30, endln:5:31
        |vpiParent:
        \_range: , line:5:21, endln:5:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiVariables:
  \_logic_var: (work@top.storage_rdata), line:6:22, endln:6:35
  |vpiVariables:
  \_logic_var: (work@top.fifo_rptr), line:7:25, endln:7:34
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_logic_typespec: , line:7:3, endln:7:24
      |vpiRange:
      \_range: , line:7:9, endln:7:24
        |vpiLeftRange:
        \_constant: , line:7:10, endln:7:19
          |vpiParent:
          \_range: , line:7:9, endln:7:24
          |vpiDecompile:1
          |vpiSize:64
          |INT:1
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:7:22, endln:7:23
          |vpiParent:
          \_range: , line:7:9, endln:7:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:fifo_rptr
    |vpiFullName:work@top.fifo_rptr
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:7:9, endln:7:24
      |vpiLeftRange:
      \_constant: , line:7:10, endln:7:19
        |vpiParent:
        \_range: , line:7:9, endln:7:24
        |vpiDecompile:1
        |vpiSize:64
        |INT:1
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:7:22, endln:7:23
        |vpiParent:
        \_range: , line:7:9, endln:7:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiParameter:
  \_parameter: (work@top.Width), line:2:27, endln:2:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |UINT:16
    |vpiTypespec:
    \_int_typespec: , line:2:14, endln:2:26
      |vpiParent:
      \_parameter: (work@top.Width), line:2:27, endln:2:32
    |vpiName:Width
    |vpiFullName:work@top.Width
  |vpiParameter:
  \_parameter: (work@top.Depth), line:3:27, endln:3:32
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |UINT:4
    |vpiTypespec:
    \_int_typespec: , line:3:14, endln:3:26
      |vpiParent:
      \_parameter: (work@top.Depth), line:3:27, endln:3:32
    |vpiName:Depth
    |vpiFullName:work@top.Depth
  |vpiParameter:
  \_parameter: (work@top.PTR_WIDTH), line:4:28, endln:4:37
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |UINT:2
    |vpiTypespec:
    \_int_typespec: , line:4:15, endln:4:27
      |vpiParent:
      \_parameter: (work@top.PTR_WIDTH), line:4:28, endln:4:37
    |vpiLocalParam:1
    |vpiName:PTR_WIDTH
    |vpiFullName:work@top.PTR_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:2:27, endln:2:43
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_constant: , line:2:41, endln:2:43
      |vpiDecompile:16
      |vpiSize:32
      |UINT:16
      |vpiTypespec:
      \_int_typespec: , line:2:14, endln:2:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.Width), line:2:27, endln:2:32
  |vpiParamAssign:
  \_param_assign: , line:3:27, endln:3:41
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_constant: , line:3:40, endln:3:41
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: , line:3:14, endln:3:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.Depth), line:3:27, endln:3:32
  |vpiParamAssign:
  \_param_assign: , line:4:28, endln:4:41
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_constant: , line:4:40, endln:4:41
      |vpiDecompile:2
      |vpiSize:32
      |UINT:2
      |vpiTypespec:
      \_int_typespec: , line:4:15, endln:4:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.PTR_WIDTH), line:4:28, endln:4:37
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:9:11, endln:9:60
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_bit_select: (work@top.storage), line:9:27, endln:9:60
      |vpiParent:
      \_ref_obj: (work@top.storage)
        |vpiParent:
        \_cont_assign: , line:9:11, endln:9:60
        |vpiName:storage
        |vpiFullName:work@top.storage
        |vpiActual:
        \_logic_var: (work@top.storage), line:5:33, endln:5:40
      |vpiName:storage
      |vpiFullName:work@top.storage
      |vpiIndex:
      \_part_select: , line:9:35, endln:9:59
        |vpiParent:
        \_ref_obj: fifo_rptr (work@top.storage.fifo_rptr), line:9:35, endln:9:44
          |vpiParent:
          \_bit_select: (work@top.storage), line:9:27, endln:9:60
          |vpiName:fifo_rptr
          |vpiFullName:work@top.storage.fifo_rptr
          |vpiDefName:fifo_rptr
          |vpiActual:
          \_logic_var: (work@top.fifo_rptr), line:7:25, endln:7:34
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_operation: , line:9:45, endln:9:56
          |vpiParent:
          \_part_select: , line:9:35, endln:9:59
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@top.storage.fifo_rptr.PTR_WIDTH), line:9:45, endln:9:54
            |vpiParent:
            \_operation: , line:9:45, endln:9:56
            |vpiName:PTR_WIDTH
            |vpiFullName:work@top.storage.fifo_rptr.PTR_WIDTH
            |vpiActual:
            \_constant: , line:4:40, endln:4:41
          |vpiOperand:
          \_constant: , line:9:55, endln:9:56
        |vpiRightRange:
        \_constant: , line:9:57, endln:9:58
    |vpiLhs:
    \_ref_obj: (work@top.storage_rdata), line:9:11, endln:9:24
      |vpiParent:
      \_cont_assign: , line:9:11, endln:9:60
      |vpiName:storage_rdata
      |vpiFullName:work@top.storage_rdata
      |vpiActual:
      \_logic_var: (work@top.storage_rdata), line:6:22, endln:6:35
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/BitPartSelect/dut.sv | ${SURELOG_DIR}/build/regression/BitPartSelect/roundtrip/dut_000.sv | 4 | 10 | 

