{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Full Version " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 16:11:20 2011 " "Info: Processing started: Tue Nov 08 16:11:20 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project -c project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "project EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"project\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50_I (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0 " "Info: Destination node SRAM_Controller:SRAM_unit\|SRAM_LB_N_O~0" {  } { { "SRAM_Controller.v" "" { Text "Z:/Project/project/SRAM_Controller.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|SRAM_LB_N_O~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLOCK_O " "Info: Destination node VGA_CLOCK_O" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_CLOCK_O } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLOCK_O" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 30 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_CLOCK_O } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CLOCK_50_I } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50_I" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node SRAM_Controller:SRAM_unit\|Clock_100_PLL:Clock_100_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn  " "Info: Automatically promoted node resetn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_GREEN_O\[8\] " "Info: Destination node LED_GREEN_O\[8\]" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { LED_GREEN_O[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "LED_GREEN_O\[8\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 27 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_GREEN_O[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "project.v" "" { Text "Z:/Project/project/project.v" 53 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\] register VGA_SRAM_interface:VGA_unit\|SRAM_address\[10\] 13.555 ns " "Info: Slack time is 13.555 ns between source register \"VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\]\" and destination register \"VGA_SRAM_interface:VGA_unit\|SRAM_address\[10\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.786 ns + Largest register register " "Info: + Largest register to register requirement is 19.786 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I destination 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"CLOCK_50_I\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLOCK_50_I 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns CLOCK_50_I~clkctrl 2 COMB Unassigned 340 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 340; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns VGA_SRAM_interface:VGA_unit\|SRAM_address\[10\] 3 REG Unassigned 5 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'VGA_SRAM_interface:VGA_unit\|SRAM_address\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|SRAM_address[10] } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I destination 2.444 ns   Longest register " "Info:   Longest clock path from clock \"CLOCK_50_I\" to destination register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLOCK_50_I 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns CLOCK_50_I~clkctrl 2 COMB Unassigned 340 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 340; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns VGA_SRAM_interface:VGA_unit\|SRAM_address\[10\] 3 REG Unassigned 5 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'VGA_SRAM_interface:VGA_unit\|SRAM_address\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|SRAM_address[10] } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I source 2.444 ns   Shortest register " "Info:   Shortest clock path from clock \"CLOCK_50_I\" to source register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLOCK_50_I 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns CLOCK_50_I~clkctrl 2 COMB Unassigned 340 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 340; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\] 3 REG Unassigned 7 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50_I source 2.444 ns   Longest register " "Info:   Longest clock path from clock \"CLOCK_50_I\" to source register is 2.444 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLOCK_50_I 1 CLK Unassigned 4 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 4; CLK Node = 'CLOCK_50_I'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_I } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.116 ns) + CELL(0.000 ns) 0.876 ns CLOCK_50_I~clkctrl 2 COMB Unassigned 340 " "Info: 2: + IC(0.116 ns) + CELL(0.000 ns) = 0.876 ns; Loc. = Unassigned; Fanout = 340; COMB Node = 'CLOCK_50_I~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.116 ns" { CLOCK_50_I CLOCK_50_I~clkctrl } "NODE_NAME" } } { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.444 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\] 3 REG Unassigned 7 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.444 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLOCK_50_I~clkctrl VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 53.07 % ) " "Info: Total cell delay = 1.297 ns ( 53.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 46.93 % ) " "Info: Total interconnect delay = 1.147 ns ( 46.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "project.v" "" { Text "Z:/Project/project/project.v" 19 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 82 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.231 ns - Longest register register " "Info: - Longest register to register delay is 6.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\] 1 REG Unassigned 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.414 ns) 1.345 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~1 2 COMB Unassigned 2 " "Info: 2: + IC(0.931 ns) + CELL(0.414 ns) = 1.345 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~1 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.416 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~3 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.416 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~1 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~3 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.487 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~5 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.487 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~3 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.558 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~7 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.558 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.629 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~9 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.629 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.700 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~11 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.700 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.110 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~12 8 COMB Unassigned 4 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.110 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~12 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 3.152 ns VGA_SRAM_interface:VGA_unit\|Equal1~0 9 COMB Unassigned 2 " "Info: 9: + IC(0.892 ns) + CELL(0.150 ns) = 3.152 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|Equal1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~12 VGA_SRAM_interface:VGA_unit|Equal1~0 } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.717 ns VGA_SRAM_interface:VGA_unit\|always0~5 10 COMB Unassigned 1 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 3.717 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'VGA_SRAM_interface:VGA_unit\|always0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VGA_SRAM_interface:VGA_unit|Equal1~0 VGA_SRAM_interface:VGA_unit|always0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 4.282 ns VGA_SRAM_interface:VGA_unit\|always0~6 11 COMB Unassigned 2 " "Info: 11: + IC(0.145 ns) + CELL(0.420 ns) = 4.282 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|always0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VGA_SRAM_interface:VGA_unit|always0~5 VGA_SRAM_interface:VGA_unit|always0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 4.847 ns VGA_SRAM_interface:VGA_unit\|SRAM_address\[4\]~56 12 COMB Unassigned 16 " "Info: 12: + IC(0.290 ns) + CELL(0.275 ns) = 4.847 ns; Loc. = Unassigned; Fanout = 16; COMB Node = 'VGA_SRAM_interface:VGA_unit\|SRAM_address\[4\]~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VGA_SRAM_interface:VGA_unit|always0~6 VGA_SRAM_interface:VGA_unit|SRAM_address[4]~56 } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.660 ns) 6.231 ns VGA_SRAM_interface:VGA_unit\|SRAM_address\[10\] 13 REG Unassigned 5 " "Info: 13: + IC(0.724 ns) + CELL(0.660 ns) = 6.231 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'VGA_SRAM_interface:VGA_unit\|SRAM_address\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { VGA_SRAM_interface:VGA_unit|SRAM_address[4]~56 VGA_SRAM_interface:VGA_unit|SRAM_address[10] } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.834 ns ( 45.48 % ) " "Info: Total cell delay = 2.834 ns ( 45.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.397 ns ( 54.52 % ) " "Info: Total interconnect delay = 3.397 ns ( 54.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.231 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~1 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~3 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~12 VGA_SRAM_interface:VGA_unit|Equal1~0 VGA_SRAM_interface:VGA_unit|always0~5 VGA_SRAM_interface:VGA_unit|always0~6 VGA_SRAM_interface:VGA_unit|SRAM_address[4]~56 VGA_SRAM_interface:VGA_unit|SRAM_address[10] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.231 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~1 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~3 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~12 VGA_SRAM_interface:VGA_unit|Equal1~0 VGA_SRAM_interface:VGA_unit|always0~5 VGA_SRAM_interface:VGA_unit|always0~6 VGA_SRAM_interface:VGA_unit|SRAM_address[4]~56 VGA_SRAM_interface:VGA_unit|SRAM_address[10] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.231 ns register register " "Info: Estimated most critical path is register to register delay of 6.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\] 1 REG LAB_X30_Y15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y15; Fanout = 7; REG Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|V_Cont\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.414 ns) 1.345 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~1 2 COMB LAB_X30_Y14 2 " "Info: 2: + IC(0.931 ns) + CELL(0.414 ns) = 1.345 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.345 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~1 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.416 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~3 3 COMB LAB_X30_Y14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.416 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~1 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~3 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.487 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~5 4 COMB LAB_X30_Y14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.487 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~3 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.558 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~7 5 COMB LAB_X30_Y14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.558 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.629 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~9 6 COMB LAB_X30_Y14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.629 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.700 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~11 7 COMB LAB_X30_Y14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.700 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.110 ns VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~12 8 COMB LAB_X30_Y14 4 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.110 ns; Loc. = LAB_X30_Y14; Fanout = 4; COMB Node = 'VGA_SRAM_interface:VGA_unit\|VGA_Controller:VGA_unit\|Add1~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~12 } "NODE_NAME" } } { "VGA_Controller.v" "" { Text "Z:/Project/project/VGA_Controller.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 3.152 ns VGA_SRAM_interface:VGA_unit\|Equal1~0 9 COMB LAB_X30_Y13 2 " "Info: 9: + IC(0.892 ns) + CELL(0.150 ns) = 3.152 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|Equal1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~12 VGA_SRAM_interface:VGA_unit|Equal1~0 } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 3.717 ns VGA_SRAM_interface:VGA_unit\|always0~5 10 COMB LAB_X30_Y13 1 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 3.717 ns; Loc. = LAB_X30_Y13; Fanout = 1; COMB Node = 'VGA_SRAM_interface:VGA_unit\|always0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VGA_SRAM_interface:VGA_unit|Equal1~0 VGA_SRAM_interface:VGA_unit|always0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 4.282 ns VGA_SRAM_interface:VGA_unit\|always0~6 11 COMB LAB_X30_Y13 2 " "Info: 11: + IC(0.145 ns) + CELL(0.420 ns) = 4.282 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'VGA_SRAM_interface:VGA_unit\|always0~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VGA_SRAM_interface:VGA_unit|always0~5 VGA_SRAM_interface:VGA_unit|always0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 4.847 ns VGA_SRAM_interface:VGA_unit\|SRAM_address\[4\]~56 12 COMB LAB_X30_Y13 16 " "Info: 12: + IC(0.290 ns) + CELL(0.275 ns) = 4.847 ns; Loc. = LAB_X30_Y13; Fanout = 16; COMB Node = 'VGA_SRAM_interface:VGA_unit\|SRAM_address\[4\]~56'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { VGA_SRAM_interface:VGA_unit|always0~6 VGA_SRAM_interface:VGA_unit|SRAM_address[4]~56 } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.660 ns) 6.231 ns VGA_SRAM_interface:VGA_unit\|SRAM_address\[10\] 13 REG LAB_X29_Y12 5 " "Info: 13: + IC(0.724 ns) + CELL(0.660 ns) = 6.231 ns; Loc. = LAB_X29_Y12; Fanout = 5; REG Node = 'VGA_SRAM_interface:VGA_unit\|SRAM_address\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { VGA_SRAM_interface:VGA_unit|SRAM_address[4]~56 VGA_SRAM_interface:VGA_unit|SRAM_address[10] } "NODE_NAME" } } { "VGA_SRAM_interface.v" "" { Text "Z:/Project/project/VGA_SRAM_interface.v" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.834 ns ( 45.48 % ) " "Info: Total cell delay = 2.834 ns ( 45.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.397 ns ( 54.52 % ) " "Info: Total interconnect delay = 3.397 ns ( 54.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.231 ns" { VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|V_Cont[0] VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~1 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~3 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~5 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~7 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~9 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~11 VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit|Add1~12 VGA_SRAM_interface:VGA_unit|Equal1~0 VGA_SRAM_interface:VGA_unit|always0~5 VGA_SRAM_interface:VGA_unit|always0~6 VGA_SRAM_interface:VGA_unit|SRAM_address[4]~56 VGA_SRAM_interface:VGA_unit|SRAM_address[10] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y0 X32_Y11 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SEVEN_SEGMENT_N_O\[3\]\[1\] GND " "Info: Pin SEVEN_SEGMENT_N_O\[3\]\[1\] has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SEVEN_SEGMENT_N_O[3][1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SEVEN_SEGMENT_N_O\[3\]\[1\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 26 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SEVEN_SEGMENT_N_O[3][1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC_O GND " "Info: Pin VGA_SYNC_O has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { VGA_SYNC_O } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_O" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 34 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC_O } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "UART_TX_O VCC " "Info: Pin UART_TX_O has VCC driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { UART_TX_O } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TX_O" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 51 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TX_O } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "SRAM_Controller:SRAM_unit\|SRAM_WE_N_O " "Info: Following pins have the same output enable: SRAM_Controller:SRAM_unit\|SRAM_WE_N_O" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[1] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[1\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[3] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[3\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[5] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[5\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[7] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[7\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[9] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[9\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[11] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[11\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[13] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[13\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[15] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[15\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[0] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[0\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[2] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[2\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[4] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[4\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[6] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[6\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[8] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[8\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[10] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[10\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[12] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[12\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional SRAM_DATA_IO\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin SRAM_DATA_IO\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRAM_DATA_IO[14] } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DATA_IO\[14\]" } } } } { "project.v" "" { Text "Z:/Project/project/project.v" 40 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DATA_IO[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/Project/project/project.fit.smsg " "Info: Generated suppressed messages file Z:/Project/project/project.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 08 16:11:29 2011 " "Info: Processing ended: Tue Nov 08 16:11:29 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
