01:55:55 INFO  : Registering command handlers for SDK TCF services
01:55:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\X_Projects\lab2\lab2.sdk\temp_xsdb_launch_script.tcl
01:56:00 INFO  : XSCT server has started successfully.
01:56:02 INFO  : Successfully done setting XSCT server connection channel  
01:56:02 INFO  : Successfully done setting SDK workspace  
01:56:02 INFO  : Processing command line option -hwspec C:/X_Projects/lab2/lab2.sdk/system_wrapper.hdf.
01:56:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\X_Projects\lab2\lab2.sdk\temp_xsdb_launch_script.tcl
01:56:50 INFO  : XSCT server has started successfully.
01:56:53 INFO  : Successfully done setting XSCT server connection channel  
01:56:53 INFO  : Successfully done setting SDK workspace  
01:56:55 INFO  : Registering command handlers for SDK TCF services
01:56:55 INFO  : Processing command line option -hwspec C:/X_Projects/lab2/lab2.sdk/system_wrapper.hdf.
01:56:55 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
15:59:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\git\EEL4740\lab\lab.sdk\temp_xsdb_launch_script.tcl
15:59:09 INFO  : XSCT server has started successfully.
15:59:09 INFO  : Successfully done setting XSCT server connection channel  
15:59:11 INFO  : Successfully done setting SDK workspace  
15:59:16 INFO  : Registering command handlers for SDK TCF services
15:59:16 INFO  : Processing command line option -hwspec C:/git/EEL4740/lab/lab.sdk/system_wrapper.hdf.
16:07:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA" && level==0} -index 1' command is executed.
16:07:12 INFO  : FPGA configured successfully with bitstream "C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
16:07:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA" && level==0} -index 1' command is executed.
16:07:27 INFO  : 'fpga -state' command is executed.
16:07:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B83B3BA' is selected.
16:07:27 INFO  : 'jtag frequency' command is executed.
16:07:27 INFO  : Sourcing of 'C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:07:27 INFO  : Context for 'APU' is selected.
16:07:27 INFO  : Hardware design information is loaded from 'C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/system.hdf'.
16:07:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:27 INFO  : Context for 'APU' is selected.
16:07:27 INFO  : 'stop' command is executed.
16:07:27 INFO  : 'ps7_init' command is executed.
16:07:27 INFO  : 'ps7_post_config' command is executed.
16:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:27 INFO  : The application 'C:/git/EEL4740/lab/lab.sdk/Test/Debug/Test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
loadhw -hw C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
dow C:/git/EEL4740/lab/lab.sdk/Test/Debug/Test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:27 INFO  : 'con' command is executed.
16:07:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
con
----------------End of Script----------------

16:07:27 INFO  : Disconnected from the channel tcfchan#1.
16:26:28 INFO  : Registering command handlers for SDK TCF services
16:26:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\git\EEL4740\lab\lab.sdk\temp_xsdb_launch_script.tcl
16:26:31 INFO  : XSCT server has started successfully.
16:26:31 INFO  : Successfully done setting XSCT server connection channel  
16:26:31 INFO  : Successfully done setting SDK workspace  
16:26:31 INFO  : Processing command line option -hwspec C:/git/EEL4740/lab/lab.sdk/system_wrapper.hdf.
16:26:31 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
16:26:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1701897747952,  Project:1701760365000
16:26:33 INFO  : The hardware specification for project 'system_wrapper_hw_platform_1' is different from C:/git/EEL4740/lab/lab.sdk/system_wrapper.hdf.
16:26:33 INFO  : Copied contents of C:/git/EEL4740/lab/lab.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_1\system.hdf.
16:26:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:26:36 INFO  : 
16:26:37 INFO  : Updating hardware inferred compiler options for Test.
16:26:37 INFO  : Clearing existing target manager status.
16:30:01 INFO  : Registering command handlers for SDK TCF services
16:30:02 INFO  : Launching XSCT server: xsct.bat -interactive C:\git\EEL4740\lab\lab.sdk\temp_xsdb_launch_script.tcl
16:30:04 INFO  : XSCT server has started successfully.
16:30:04 INFO  : Successfully done setting XSCT server connection channel  
16:30:04 INFO  : Successfully done setting SDK workspace  
16:30:04 INFO  : Processing command line option -hwspec C:/git/EEL4740/lab/lab.sdk/system_wrapper.hdf.
16:30:04 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
16:38:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA" && level==0} -index 1' command is executed.
16:38:04 INFO  : FPGA configured successfully with bitstream "C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
16:38:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA" && level==0} -index 1' command is executed.
16:38:16 INFO  : 'fpga -state' command is executed.
16:38:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B83B3BA' is selected.
16:38:16 INFO  : 'jtag frequency' command is executed.
16:38:16 INFO  : Sourcing of 'C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:38:16 INFO  : Context for 'APU' is selected.
16:38:16 INFO  : Hardware design information is loaded from 'C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/system.hdf'.
16:38:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:16 INFO  : Context for 'APU' is selected.
16:38:16 INFO  : 'stop' command is executed.
16:38:16 INFO  : 'ps7_init' command is executed.
16:38:16 INFO  : 'ps7_post_config' command is executed.
16:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:16 INFO  : The application 'C:/git/EEL4740/lab/lab.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
loadhw -hw C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
dow C:/git/EEL4740/lab/lab.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:16 INFO  : 'con' command is executed.
16:38:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
con
----------------End of Script----------------

16:38:16 INFO  : Disconnected from the channel tcfchan#1.
16:38:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA" && level==0} -index 1' command is executed.
16:38:47 INFO  : FPGA configured successfully with bitstream "C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
16:39:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA" && level==0} -index 1' command is executed.
16:39:10 INFO  : 'fpga -state' command is executed.
16:39:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:10 INFO  : Jtag cable 'Digilent Zybo Z7 210351B83B3BA' is selected.
16:39:10 INFO  : 'jtag frequency' command is executed.
16:39:10 INFO  : Sourcing of 'C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:39:11 INFO  : Context for 'APU' is selected.
16:39:11 INFO  : Hardware design information is loaded from 'C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/system.hdf'.
16:39:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:11 INFO  : Context for 'APU' is selected.
16:39:11 INFO  : 'stop' command is executed.
16:39:11 INFO  : 'ps7_init' command is executed.
16:39:11 INFO  : 'ps7_post_config' command is executed.
16:39:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:11 INFO  : The application 'C:/git/EEL4740/lab/lab.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
loadhw -hw C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
dow C:/git/EEL4740/lab/lab.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:11 INFO  : 'con' command is executed.
16:39:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
con
----------------End of Script----------------

16:39:11 INFO  : Disconnected from the channel tcfchan#2.
16:40:04 INFO  : Registering command handlers for SDK TCF services
16:40:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\git\EEL4740\lab\lab.sdk\temp_xsdb_launch_script.tcl
16:40:06 INFO  : XSCT server has started successfully.
16:40:06 INFO  : Successfully done setting XSCT server connection channel  
16:40:07 INFO  : Successfully done setting SDK workspace  
16:40:07 INFO  : Processing command line option -hwspec C:/git/EEL4740/lab/lab.sdk/system_wrapper.hdf.
16:40:07 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_1.
16:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA" && level==0} -index 1' command is executed.
16:42:08 INFO  : FPGA configured successfully with bitstream "C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
16:42:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA" && level==0} -index 1' command is executed.
16:42:17 INFO  : 'fpga -state' command is executed.
16:42:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351B83B3BA' is selected.
16:42:17 INFO  : 'jtag frequency' command is executed.
16:42:17 INFO  : Sourcing of 'C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
16:42:17 INFO  : Context for 'APU' is selected.
16:42:17 INFO  : Hardware design information is loaded from 'C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/system.hdf'.
16:42:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:17 INFO  : Context for 'APU' is selected.
16:42:17 INFO  : 'stop' command is executed.
16:42:17 INFO  : 'ps7_init' command is executed.
16:42:17 INFO  : 'ps7_post_config' command is executed.
16:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:18 INFO  : The application 'C:/git/EEL4740/lab/lab.sdk/lab5/Debug/lab5.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
loadhw -hw C:/git/EEL4740/lab/lab.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
dow C:/git/EEL4740/lab/lab.sdk/lab5/Debug/lab5.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:18 INFO  : 'con' command is executed.
16:42:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B83B3BA"} -index 0
con
----------------End of Script----------------

16:42:18 INFO  : Disconnected from the channel tcfchan#1.
