<stg><name>dpu_pack.4_Pipeline_VITIS_LOOP_497_8</name>


<trans_list>

<trans id="240" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_28"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8192" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %this_5_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_5_7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:3 %this_5_6_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_6

]]></Node>
<StgValue><ssdm name="this_5_6_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i8192 %this_5_6_read, i8192 %this_5_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i6 0, i6 %i_28

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc578

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc578:0 %i = load i6 %i_28

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc578:2 %icmp_ln497 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln497"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc578:5 %br_ln497 = br i1 %icmp_ln497, void %for.inc578.split, void %for.inc584.exitStub

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
for.inc578.split:2 %ptr_load = load i32 %ptr

]]></Node>
<StgValue><ssdm name="ptr_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="32">
<![CDATA[
for.inc578.split:3 %trunc_ln499 = trunc i32 %ptr_load

]]></Node>
<StgValue><ssdm name="trunc_ln499"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
for.inc578.split:4 %zext_ln499 = zext i32 %ptr_load

]]></Node>
<StgValue><ssdm name="zext_ln499"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc578.split:5 %sk_addr_5 = getelementptr i8 %sk, i64 0, i64 %zext_ln499

]]></Node>
<StgValue><ssdm name="sk_addr_5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:6 %sk_load = load i12 %sk_addr_5

]]></Node>
<StgValue><ssdm name="sk_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc578.split:7 %add_ln499 = add i12 %trunc_ln499, i12 1

]]></Node>
<StgValue><ssdm name="add_ln499"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="12">
<![CDATA[
for.inc578.split:8 %zext_ln499_1 = zext i12 %add_ln499

]]></Node>
<StgValue><ssdm name="zext_ln499_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc578.split:9 %sk_addr_6 = getelementptr i8 %sk, i64 0, i64 %zext_ln499_1

]]></Node>
<StgValue><ssdm name="sk_addr_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:10 %sk_load_5 = load i12 %sk_addr_6

]]></Node>
<StgValue><ssdm name="sk_load_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc578.split:182 %add_ln516 = add i32 %ptr_load, i32 13

]]></Node>
<StgValue><ssdm name="add_ln516"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc578.split:183 %store_ln516 = store i32 %add_ln516, i32 %ptr

]]></Node>
<StgValue><ssdm name="store_ln516"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc578:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc578:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc578:4 %add_ln497 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln497"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.inc578.split:0 %this_5_7_load = load i8192 %this_5_7

]]></Node>
<StgValue><ssdm name="this_5_7_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:6 %sk_load = load i12 %sk_addr_5

]]></Node>
<StgValue><ssdm name="sk_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:10 %sk_load_5 = load i12 %sk_addr_6

]]></Node>
<StgValue><ssdm name="sk_load_5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="8">
<![CDATA[
for.inc578.split:11 %trunc_ln499_1 = trunc i8 %sk_load_5

]]></Node>
<StgValue><ssdm name="trunc_ln499_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
for.inc578.split:12 %t = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln499_1, i8 %sk_load

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="13">
<![CDATA[
for.inc578.split:13 %zext_ln498 = zext i13 %t

]]></Node>
<StgValue><ssdm name="zext_ln498"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc578.split:16 %add_ln500 = add i12 %trunc_ln499, i12 2

]]></Node>
<StgValue><ssdm name="add_ln500"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="12">
<![CDATA[
for.inc578.split:17 %zext_ln500 = zext i12 %add_ln500

]]></Node>
<StgValue><ssdm name="zext_ln500"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc578.split:18 %sk_addr_7 = getelementptr i8 %sk, i64 0, i64 %zext_ln500

]]></Node>
<StgValue><ssdm name="sk_addr_7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:19 %sk_load_6 = load i12 %sk_addr_7

]]></Node>
<StgValue><ssdm name="sk_load_6"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc578.split:21 %add_ln500_1 = add i12 %trunc_ln499, i12 3

]]></Node>
<StgValue><ssdm name="add_ln500_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="12">
<![CDATA[
for.inc578.split:22 %zext_ln500_2 = zext i12 %add_ln500_1

]]></Node>
<StgValue><ssdm name="zext_ln500_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc578.split:23 %sk_addr_8 = getelementptr i8 %sk, i64 0, i64 %zext_ln500_2

]]></Node>
<StgValue><ssdm name="sk_addr_8"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:24 %sk_load_7 = load i12 %sk_addr_8

]]></Node>
<StgValue><ssdm name="sk_load_7"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc578.split:101 %sub_ln508 = sub i14 4096, i14 %zext_ln498

]]></Node>
<StgValue><ssdm name="sub_ln508"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="14">
<![CDATA[
for.inc578.split:102 %sext_ln508 = sext i14 %sub_ln508

]]></Node>
<StgValue><ssdm name="sext_ln508"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="6">
<![CDATA[
for.inc578.split:103 %trunc_ln508 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln508"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
for.inc578.split:104 %shl_ln6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln508, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8192" op_0_bw="13">
<![CDATA[
for.inc578.split:105 %zext_ln508 = zext i13 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln508"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:106 %shl_ln508 = shl i8192 4294967295, i8192 %zext_ln508

]]></Node>
<StgValue><ssdm name="shl_ln508"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:107 %xor_ln508 = xor i8192 %shl_ln508, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895

]]></Node>
<StgValue><ssdm name="xor_ln508"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:108 %and_ln508 = and i8192 %this_5_7_load, i8192 %xor_ln508

]]></Node>
<StgValue><ssdm name="and_ln508"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8192" op_0_bw="32">
<![CDATA[
for.inc578.split:109 %zext_ln508_1 = zext i32 %sext_ln508

]]></Node>
<StgValue><ssdm name="zext_ln508_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:110 %shl_ln508_1 = shl i8192 %zext_ln508_1, i8192 %zext_ln508

]]></Node>
<StgValue><ssdm name="shl_ln508_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:111 %or_ln508 = or i8192 %and_ln508, i8192 %shl_ln508_1

]]></Node>
<StgValue><ssdm name="or_ln508"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc578.split:114 %or_ln509 = or i13 %shl_ln6, i13 32

]]></Node>
<StgValue><ssdm name="or_ln509"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8192" op_0_bw="13">
<![CDATA[
for.inc578.split:115 %zext_ln509 = zext i13 %or_ln509

]]></Node>
<StgValue><ssdm name="zext_ln509"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:116 %shl_ln509 = shl i8192 4294967295, i8192 %zext_ln509

]]></Node>
<StgValue><ssdm name="shl_ln509"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:117 %xor_ln509 = xor i8192 %shl_ln509, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895

]]></Node>
<StgValue><ssdm name="xor_ln509"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:118 %and_ln509 = and i8192 %or_ln508, i8192 %xor_ln509

]]></Node>
<StgValue><ssdm name="and_ln509"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc578.split:185 %store_ln497 = store i6 %add_ln497, i6 %i_28

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8192" op_0_bw="8192" op_1_bw="0">
<![CDATA[
for.inc584.exitStub:0 %this_5_7_load_1 = load i8192 %this_5_7

]]></Node>
<StgValue><ssdm name="this_5_7_load_1"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="8192" op_2_bw="8192">
<![CDATA[
for.inc584.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_5_7_out, i8192 %this_5_7_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0">
<![CDATA[
for.inc584.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc578.split:14 %lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %sk_load_5, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="3">
<![CDATA[
for.inc578.split:15 %zext_ln500_1 = zext i3 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln500_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:19 %sk_load_6 = load i12 %sk_addr_7

]]></Node>
<StgValue><ssdm name="sk_load_6"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="8">
<![CDATA[
for.inc578.split:20 %trunc_ln500 = trunc i8 %sk_load_6

]]></Node>
<StgValue><ssdm name="trunc_ln500"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:24 %sk_load_7 = load i12 %sk_addr_8

]]></Node>
<StgValue><ssdm name="sk_load_7"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="8">
<![CDATA[
for.inc578.split:25 %trunc_ln500_1 = trunc i8 %sk_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln500_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc578.split:26 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln500_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc578.split:27 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln500, i3 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc578.split:28 %or_ln500 = or i9 %tmp, i9 %tmp_s

]]></Node>
<StgValue><ssdm name="or_ln500"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc578.split:29 %tmp_1033 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_6, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1033"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="13" op_1_bw="2" op_2_bw="2" op_3_bw="9">
<![CDATA[
for.inc578.split:30 %t_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i9, i2 %trunc_ln500_1, i2 %tmp_1033, i9 %or_ln500

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="13">
<![CDATA[
for.inc578.split:31 %zext_ln498_1 = zext i13 %t_1

]]></Node>
<StgValue><ssdm name="zext_ln498_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc578.split:32 %lshr_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %sk_load_7, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc578.split:33 %add_ln501 = add i12 %trunc_ln499, i12 4

]]></Node>
<StgValue><ssdm name="add_ln501"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="12">
<![CDATA[
for.inc578.split:34 %zext_ln501 = zext i12 %add_ln501

]]></Node>
<StgValue><ssdm name="zext_ln501"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc578.split:35 %sk_addr = getelementptr i8 %sk, i64 0, i64 %zext_ln501

]]></Node>
<StgValue><ssdm name="sk_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:36 %sk_load_8 = load i12 %sk_addr

]]></Node>
<StgValue><ssdm name="sk_load_8"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc578.split:42 %add_ln502 = add i12 %trunc_ln499, i12 5

]]></Node>
<StgValue><ssdm name="add_ln502"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="12">
<![CDATA[
for.inc578.split:43 %zext_ln502 = zext i12 %add_ln502

]]></Node>
<StgValue><ssdm name="zext_ln502"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc578.split:44 %sk_addr_9 = getelementptr i8 %sk, i64 0, i64 %zext_ln502

]]></Node>
<StgValue><ssdm name="sk_addr_9"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:45 %sk_load_9 = load i12 %sk_addr_9

]]></Node>
<StgValue><ssdm name="sk_load_9"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc578.split:112 %sub_ln509 = sub i14 4096, i14 %zext_ln498_1

]]></Node>
<StgValue><ssdm name="sub_ln509"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:36 %sk_load_8 = load i12 %sk_addr

]]></Node>
<StgValue><ssdm name="sk_load_8"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="8">
<![CDATA[
for.inc578.split:37 %trunc_ln501 = trunc i8 %sk_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln501"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="7" op_2_bw="6">
<![CDATA[
for.inc578.split:38 %t_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln501, i6 %lshr_ln3

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="13">
<![CDATA[
for.inc578.split:39 %zext_ln498_2 = zext i13 %t_2

]]></Node>
<StgValue><ssdm name="zext_ln498_2"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:45 %sk_load_9 = load i12 %sk_addr_9

]]></Node>
<StgValue><ssdm name="sk_load_9"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc578.split:47 %add_ln502_1 = add i12 %trunc_ln499, i12 6

]]></Node>
<StgValue><ssdm name="add_ln502_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="12">
<![CDATA[
for.inc578.split:48 %zext_ln502_2 = zext i12 %add_ln502_1

]]></Node>
<StgValue><ssdm name="zext_ln502_2"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc578.split:49 %sk_addr_10 = getelementptr i8 %sk, i64 0, i64 %zext_ln502_2

]]></Node>
<StgValue><ssdm name="sk_addr_10"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:50 %sk_load_10 = load i12 %sk_addr_10

]]></Node>
<StgValue><ssdm name="sk_load_10"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc578.split:56 %add_ln503 = add i12 %trunc_ln499, i12 7

]]></Node>
<StgValue><ssdm name="add_ln503"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="12">
<![CDATA[
for.inc578.split:57 %zext_ln503 = zext i12 %add_ln503

]]></Node>
<StgValue><ssdm name="zext_ln503"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc578.split:58 %sk_addr_11 = getelementptr i8 %sk, i64 0, i64 %zext_ln503

]]></Node>
<StgValue><ssdm name="sk_addr_11"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:59 %sk_load_11 = load i12 %sk_addr_11

]]></Node>
<StgValue><ssdm name="sk_load_11"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="14">
<![CDATA[
for.inc578.split:113 %sext_ln509 = sext i14 %sub_ln509

]]></Node>
<StgValue><ssdm name="sext_ln509"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8192" op_0_bw="32">
<![CDATA[
for.inc578.split:119 %zext_ln509_1 = zext i32 %sext_ln509

]]></Node>
<StgValue><ssdm name="zext_ln509_1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:120 %shl_ln509_1 = shl i8192 %zext_ln509_1, i8192 %zext_ln509

]]></Node>
<StgValue><ssdm name="shl_ln509_1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:121 %or_ln509_1 = or i8192 %and_ln509, i8192 %shl_ln509_1

]]></Node>
<StgValue><ssdm name="or_ln509_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc578.split:122 %sub_ln510 = sub i14 4096, i14 %zext_ln498_2

]]></Node>
<StgValue><ssdm name="sub_ln510"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="14">
<![CDATA[
for.inc578.split:123 %sext_ln510 = sext i14 %sub_ln510

]]></Node>
<StgValue><ssdm name="sext_ln510"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc578.split:124 %add_ln510 = add i13 %or_ln509, i13 32

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8192" op_0_bw="13">
<![CDATA[
for.inc578.split:125 %zext_ln510 = zext i13 %add_ln510

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:126 %shl_ln510 = shl i8192 4294967295, i8192 %zext_ln510

]]></Node>
<StgValue><ssdm name="shl_ln510"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:127 %xor_ln510 = xor i8192 %shl_ln510, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895

]]></Node>
<StgValue><ssdm name="xor_ln510"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:128 %and_ln510 = and i8192 %or_ln509_1, i8192 %xor_ln510

]]></Node>
<StgValue><ssdm name="and_ln510"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8192" op_0_bw="32">
<![CDATA[
for.inc578.split:129 %zext_ln510_1 = zext i32 %sext_ln510

]]></Node>
<StgValue><ssdm name="zext_ln510_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:130 %shl_ln510_1 = shl i8192 %zext_ln510_1, i8192 %zext_ln510

]]></Node>
<StgValue><ssdm name="shl_ln510_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:131 %or_ln510 = or i8192 %and_ln510, i8192 %shl_ln510_1

]]></Node>
<StgValue><ssdm name="or_ln510"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc578.split:40 %tmp_1034 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_8, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1034"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="1">
<![CDATA[
for.inc578.split:41 %zext_ln502_1 = zext i1 %tmp_1034

]]></Node>
<StgValue><ssdm name="zext_ln502_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.inc578.split:46 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %sk_load_9, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:50 %sk_load_10 = load i12 %sk_addr_10

]]></Node>
<StgValue><ssdm name="sk_load_10"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="8">
<![CDATA[
for.inc578.split:51 %trunc_ln502 = trunc i8 %sk_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln502"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc578.split:52 %tmp_538 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln502_1

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc578.split:53 %or_ln502 = or i9 %tmp_538, i9 %shl_ln

]]></Node>
<StgValue><ssdm name="or_ln502"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="13" op_0_bw="13" op_1_bw="4" op_2_bw="9">
<![CDATA[
for.inc578.split:54 %t_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %trunc_ln502, i9 %or_ln502

]]></Node>
<StgValue><ssdm name="t_3"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="13">
<![CDATA[
for.inc578.split:55 %zext_ln498_3 = zext i13 %t_3

]]></Node>
<StgValue><ssdm name="zext_ln498_3"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:59 %sk_load_11 = load i12 %sk_addr_11

]]></Node>
<StgValue><ssdm name="sk_load_11"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc578.split:60 %lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %sk_load_11, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc578.split:61 %add_ln503_1 = add i12 %trunc_ln499, i12 8

]]></Node>
<StgValue><ssdm name="add_ln503_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="12">
<![CDATA[
for.inc578.split:62 %zext_ln503_1 = zext i12 %add_ln503_1

]]></Node>
<StgValue><ssdm name="zext_ln503_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc578.split:63 %sk_addr_12 = getelementptr i8 %sk, i64 0, i64 %zext_ln503_1

]]></Node>
<StgValue><ssdm name="sk_addr_12"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:64 %sk_load_12 = load i12 %sk_addr_12

]]></Node>
<StgValue><ssdm name="sk_load_12"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc578.split:69 %add_ln504 = add i12 %trunc_ln499, i12 9

]]></Node>
<StgValue><ssdm name="add_ln504"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="12">
<![CDATA[
for.inc578.split:70 %zext_ln504 = zext i12 %add_ln504

]]></Node>
<StgValue><ssdm name="zext_ln504"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc578.split:71 %sk_addr_13 = getelementptr i8 %sk, i64 0, i64 %zext_ln504

]]></Node>
<StgValue><ssdm name="sk_addr_13"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:72 %sk_load_13 = load i12 %sk_addr_13

]]></Node>
<StgValue><ssdm name="sk_load_13"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc578.split:132 %sub_ln511 = sub i14 4096, i14 %zext_ln498_3

]]></Node>
<StgValue><ssdm name="sub_ln511"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="14">
<![CDATA[
for.inc578.split:133 %sext_ln511 = sext i14 %sub_ln511

]]></Node>
<StgValue><ssdm name="sext_ln511"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc578.split:134 %or_ln511 = or i13 %shl_ln6, i13 96

]]></Node>
<StgValue><ssdm name="or_ln511"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8192" op_0_bw="13">
<![CDATA[
for.inc578.split:135 %zext_ln511 = zext i13 %or_ln511

]]></Node>
<StgValue><ssdm name="zext_ln511"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:136 %shl_ln511 = shl i8192 4294967295, i8192 %zext_ln511

]]></Node>
<StgValue><ssdm name="shl_ln511"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:137 %xor_ln511 = xor i8192 %shl_ln511, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895

]]></Node>
<StgValue><ssdm name="xor_ln511"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:138 %and_ln511 = and i8192 %or_ln510, i8192 %xor_ln511

]]></Node>
<StgValue><ssdm name="and_ln511"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8192" op_0_bw="32">
<![CDATA[
for.inc578.split:139 %zext_ln511_1 = zext i32 %sext_ln511

]]></Node>
<StgValue><ssdm name="zext_ln511_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:140 %shl_ln511_1 = shl i8192 %zext_ln511_1, i8192 %zext_ln511

]]></Node>
<StgValue><ssdm name="shl_ln511_1"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:141 %or_ln511_1 = or i8192 %and_ln511, i8192 %shl_ln511_1

]]></Node>
<StgValue><ssdm name="or_ln511_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc578.split:144 %add_ln512 = add i13 %or_ln511, i13 32

]]></Node>
<StgValue><ssdm name="add_ln512"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8192" op_0_bw="13">
<![CDATA[
for.inc578.split:145 %zext_ln512 = zext i13 %add_ln512

]]></Node>
<StgValue><ssdm name="zext_ln512"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:146 %shl_ln512 = shl i8192 4294967295, i8192 %zext_ln512

]]></Node>
<StgValue><ssdm name="shl_ln512"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:147 %xor_ln512 = xor i8192 %shl_ln512, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895

]]></Node>
<StgValue><ssdm name="xor_ln512"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:148 %and_ln512 = and i8192 %or_ln511_1, i8192 %xor_ln512

]]></Node>
<StgValue><ssdm name="and_ln512"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="149" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:64 %sk_load_12 = load i12 %sk_addr_12

]]></Node>
<StgValue><ssdm name="sk_load_12"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="8">
<![CDATA[
for.inc578.split:65 %trunc_ln503 = trunc i8 %sk_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln503"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="8" op_3_bw="4">
<![CDATA[
for.inc578.split:66 %t_4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i8.i4, i1 %trunc_ln503, i8 %sk_load_11, i4 %lshr_ln5

]]></Node>
<StgValue><ssdm name="t_4"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="13">
<![CDATA[
for.inc578.split:67 %zext_ln498_4 = zext i13 %t_4

]]></Node>
<StgValue><ssdm name="zext_ln498_4"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc578.split:68 %lshr_ln6 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %sk_load_12, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln6"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:72 %sk_load_13 = load i12 %sk_addr_13

]]></Node>
<StgValue><ssdm name="sk_load_13"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="8">
<![CDATA[
for.inc578.split:73 %trunc_ln504 = trunc i8 %sk_load_13

]]></Node>
<StgValue><ssdm name="trunc_ln504"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="7">
<![CDATA[
for.inc578.split:74 %t_5 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %trunc_ln504, i7 %lshr_ln6

]]></Node>
<StgValue><ssdm name="t_5"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="13">
<![CDATA[
for.inc578.split:75 %zext_ln498_5 = zext i13 %t_5

]]></Node>
<StgValue><ssdm name="zext_ln498_5"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc578.split:78 %add_ln505 = add i12 %trunc_ln499, i12 10

]]></Node>
<StgValue><ssdm name="add_ln505"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="12">
<![CDATA[
for.inc578.split:79 %zext_ln505 = zext i12 %add_ln505

]]></Node>
<StgValue><ssdm name="zext_ln505"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc578.split:80 %sk_addr_14 = getelementptr i8 %sk, i64 0, i64 %zext_ln505

]]></Node>
<StgValue><ssdm name="sk_addr_14"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:81 %sk_load_14 = load i12 %sk_addr_14

]]></Node>
<StgValue><ssdm name="sk_load_14"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc578.split:83 %add_ln505_1 = add i12 %trunc_ln499, i12 11

]]></Node>
<StgValue><ssdm name="add_ln505_1"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="12">
<![CDATA[
for.inc578.split:84 %zext_ln505_2 = zext i12 %add_ln505_1

]]></Node>
<StgValue><ssdm name="zext_ln505_2"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc578.split:85 %sk_addr_15 = getelementptr i8 %sk, i64 0, i64 %zext_ln505_2

]]></Node>
<StgValue><ssdm name="sk_addr_15"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:86 %sk_load_15 = load i12 %sk_addr_15

]]></Node>
<StgValue><ssdm name="sk_load_15"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc578.split:142 %sub_ln512 = sub i14 4096, i14 %zext_ln498_4

]]></Node>
<StgValue><ssdm name="sub_ln512"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="14">
<![CDATA[
for.inc578.split:143 %sext_ln512 = sext i14 %sub_ln512

]]></Node>
<StgValue><ssdm name="sext_ln512"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8192" op_0_bw="32">
<![CDATA[
for.inc578.split:149 %zext_ln512_1 = zext i32 %sext_ln512

]]></Node>
<StgValue><ssdm name="zext_ln512_1"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:150 %shl_ln512_1 = shl i8192 %zext_ln512_1, i8192 %zext_ln512

]]></Node>
<StgValue><ssdm name="shl_ln512_1"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:151 %or_ln512 = or i8192 %and_ln512, i8192 %shl_ln512_1

]]></Node>
<StgValue><ssdm name="or_ln512"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc578.split:152 %sub_ln513 = sub i14 4096, i14 %zext_ln498_5

]]></Node>
<StgValue><ssdm name="sub_ln513"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="14">
<![CDATA[
for.inc578.split:153 %sext_ln513 = sext i14 %sub_ln513

]]></Node>
<StgValue><ssdm name="sext_ln513"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc578.split:154 %add_ln513 = add i13 %or_ln511, i13 64

]]></Node>
<StgValue><ssdm name="add_ln513"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8192" op_0_bw="13">
<![CDATA[
for.inc578.split:155 %zext_ln513 = zext i13 %add_ln513

]]></Node>
<StgValue><ssdm name="zext_ln513"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:156 %shl_ln513 = shl i8192 4294967295, i8192 %zext_ln513

]]></Node>
<StgValue><ssdm name="shl_ln513"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:157 %xor_ln513 = xor i8192 %shl_ln513, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895

]]></Node>
<StgValue><ssdm name="xor_ln513"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:158 %and_ln513 = and i8192 %or_ln512, i8192 %xor_ln513

]]></Node>
<StgValue><ssdm name="and_ln513"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8192" op_0_bw="32">
<![CDATA[
for.inc578.split:159 %zext_ln513_1 = zext i32 %sext_ln513

]]></Node>
<StgValue><ssdm name="zext_ln513_1"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:160 %shl_ln513_1 = shl i8192 %zext_ln513_1, i8192 %zext_ln513

]]></Node>
<StgValue><ssdm name="shl_ln513_1"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:161 %or_ln513 = or i8192 %and_ln513, i8192 %shl_ln513_1

]]></Node>
<StgValue><ssdm name="or_ln513"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc578.split:76 %lshr_ln7 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %sk_load_13, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="2">
<![CDATA[
for.inc578.split:77 %zext_ln505_1 = zext i2 %lshr_ln7

]]></Node>
<StgValue><ssdm name="zext_ln505_1"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:81 %sk_load_14 = load i12 %sk_addr_14

]]></Node>
<StgValue><ssdm name="sk_load_14"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="8">
<![CDATA[
for.inc578.split:82 %trunc_ln505 = trunc i8 %sk_load_14

]]></Node>
<StgValue><ssdm name="trunc_ln505"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:86 %sk_load_15 = load i12 %sk_addr_15

]]></Node>
<StgValue><ssdm name="sk_load_15"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="8">
<![CDATA[
for.inc578.split:87 %trunc_ln505_1 = trunc i8 %sk_load_15

]]></Node>
<StgValue><ssdm name="trunc_ln505_1"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.inc578.split:88 %tmp_539 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %zext_ln505_1

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc578.split:89 %tmp_1035 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln505, i2 0

]]></Node>
<StgValue><ssdm name="tmp_1035"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc578.split:90 %or_ln505 = or i9 %tmp_1035, i9 %tmp_539

]]></Node>
<StgValue><ssdm name="or_ln505"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc578.split:91 %tmp_1036 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %sk_load_14, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1036"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="1" op_3_bw="9">
<![CDATA[
for.inc578.split:92 %t_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i3.i1.i9, i3 %trunc_ln505_1, i1 %tmp_1036, i9 %or_ln505

]]></Node>
<StgValue><ssdm name="t_6"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="13">
<![CDATA[
for.inc578.split:93 %zext_ln498_6 = zext i13 %t_6

]]></Node>
<StgValue><ssdm name="zext_ln498_6"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc578.split:94 %lshr_ln8 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sk_load_15, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc578.split:95 %add_ln506 = add i12 %trunc_ln499, i12 12

]]></Node>
<StgValue><ssdm name="add_ln506"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="12">
<![CDATA[
for.inc578.split:96 %zext_ln506 = zext i12 %add_ln506

]]></Node>
<StgValue><ssdm name="zext_ln506"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc578.split:97 %sk_addr_16 = getelementptr i8 %sk, i64 0, i64 %zext_ln506

]]></Node>
<StgValue><ssdm name="sk_addr_16"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:98 %sk_load_16 = load i12 %sk_addr_16

]]></Node>
<StgValue><ssdm name="sk_load_16"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc578.split:162 %sub_ln514 = sub i14 4096, i14 %zext_ln498_6

]]></Node>
<StgValue><ssdm name="sub_ln514"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="14">
<![CDATA[
for.inc578.split:163 %sext_ln514 = sext i14 %sub_ln514

]]></Node>
<StgValue><ssdm name="sext_ln514"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc578.split:164 %add_ln514 = add i13 %or_ln511, i13 96

]]></Node>
<StgValue><ssdm name="add_ln514"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8192" op_0_bw="13">
<![CDATA[
for.inc578.split:165 %zext_ln514 = zext i13 %add_ln514

]]></Node>
<StgValue><ssdm name="zext_ln514"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:166 %shl_ln514 = shl i8192 4294967295, i8192 %zext_ln514

]]></Node>
<StgValue><ssdm name="shl_ln514"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:167 %xor_ln514 = xor i8192 %shl_ln514, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895

]]></Node>
<StgValue><ssdm name="xor_ln514"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:168 %and_ln514 = and i8192 %or_ln513, i8192 %xor_ln514

]]></Node>
<StgValue><ssdm name="and_ln514"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8192" op_0_bw="32">
<![CDATA[
for.inc578.split:169 %zext_ln514_1 = zext i32 %sext_ln514

]]></Node>
<StgValue><ssdm name="zext_ln514_1"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:170 %shl_ln514_1 = shl i8192 %zext_ln514_1, i8192 %zext_ln514

]]></Node>
<StgValue><ssdm name="shl_ln514_1"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:171 %or_ln514 = or i8192 %and_ln514, i8192 %shl_ln514_1

]]></Node>
<StgValue><ssdm name="or_ln514"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc578.split:174 %or_ln515 = or i13 %shl_ln6, i13 224

]]></Node>
<StgValue><ssdm name="or_ln515"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8192" op_0_bw="13">
<![CDATA[
for.inc578.split:175 %zext_ln515 = zext i13 %or_ln515

]]></Node>
<StgValue><ssdm name="zext_ln515"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:176 %shl_ln515 = shl i8192 4294967295, i8192 %zext_ln515

]]></Node>
<StgValue><ssdm name="shl_ln515"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:177 %xor_ln515 = xor i8192 %shl_ln515, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895

]]></Node>
<StgValue><ssdm name="xor_ln515"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:178 %and_ln515 = and i8192 %or_ln514, i8192 %xor_ln515

]]></Node>
<StgValue><ssdm name="and_ln515"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc578.split:1 %specloopname_ln497 = specloopname void @_ssdm_op_SpecLoopName, void @empty_60

]]></Node>
<StgValue><ssdm name="specloopname_ln497"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="12">
<![CDATA[
for.inc578.split:98 %sk_load_16 = load i12 %sk_addr_16

]]></Node>
<StgValue><ssdm name="sk_load_16"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
for.inc578.split:99 %t_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %sk_load_16, i5 %lshr_ln8

]]></Node>
<StgValue><ssdm name="t_7"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="13">
<![CDATA[
for.inc578.split:100 %zext_ln498_7 = zext i13 %t_7

]]></Node>
<StgValue><ssdm name="zext_ln498_7"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc578.split:172 %sub_ln515 = sub i14 4096, i14 %zext_ln498_7

]]></Node>
<StgValue><ssdm name="sub_ln515"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="14">
<![CDATA[
for.inc578.split:173 %sext_ln515 = sext i14 %sub_ln515

]]></Node>
<StgValue><ssdm name="sext_ln515"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8192" op_0_bw="32">
<![CDATA[
for.inc578.split:179 %zext_ln515_1 = zext i32 %sext_ln515

]]></Node>
<StgValue><ssdm name="zext_ln515_1"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:180 %shl_ln515_1 = shl i8192 %zext_ln515_1, i8192 %zext_ln515

]]></Node>
<StgValue><ssdm name="shl_ln515_1"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc578.split:181 %or_ln515_1 = or i8192 %and_ln515, i8192 %shl_ln515_1

]]></Node>
<StgValue><ssdm name="or_ln515_1"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8192" op_1_bw="8192" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc578.split:184 %store_ln497 = store i8192 %or_ln515_1, i8192 %this_5_7

]]></Node>
<StgValue><ssdm name="store_ln497"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
for.inc578.split:186 %br_ln497 = br void %for.inc578

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
