Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 12:59:18 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_GM/fir_GM_ED97_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 Delay1No3_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 1.025ns (32.884%)  route 2.092ns (67.116%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 5.700 - 4.000 ) 
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.222ns (routing 0.170ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.155ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1359, routed)        1.222     2.159    Delay1No3_instance/clk_IBUF_BUFG
    SLICE_X128Y416       FDCE                                         r  Delay1No3_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y416       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.237 r  Delay1No3_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.383     2.620    Delay1No2_instance/Y_reg[33]_0[18]
    SLICE_X125Y415       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     2.768 r  Delay1No2_instance/geqOp_carry__0_i_15/O
                         net (fo=1, routed)           0.009     2.777    Sum7_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X125Y415       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.963 r  Sum7_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     2.989    Sum7_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y416       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.041 r  Sum7_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.271     3.312    Delay1No3_instance/CO[0]
    SLICE_X122Y417       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.099     3.411 f  Delay1No3_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.226     3.637    Delay1No2_instance/Y_reg[23]_0[0]
    SLICE_X123Y418       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     3.673 f  Delay1No2_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.060     3.733    Delay1No2_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X123Y418       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     3.881 r  Delay1No2_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=32, routed)          0.491     4.372    Delay1No3_instance/Y_reg[23]_0
    SLICE_X127Y413       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     4.462 r  Delay1No3_instance/shiftedFracY_d1[8]_i_3/O
                         net (fo=4, routed)           0.293     4.755    Delay1No3_instance/shiftedFracY_d1_reg[38][3]
    SLICE_X124Y413       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     4.844 r  Delay1No3_instance/shiftedFracY_d1[4]_i_1/O
                         net (fo=2, routed)           0.282     5.126    Delay1No2_instance/Y_reg[26]_0[0]
    SLICE_X127Y413       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     5.225 r  Delay1No2_instance/shiftedFracY_d1[20]_i_1/O
                         net (fo=1, routed)           0.051     5.276    Sum7_impl_instance/FPAddSubOp_instance/D[9]
    SLICE_X127Y413       FDRE                                         r  Sum7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1359, routed)        1.053     5.700    Sum7_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X127Y413       FDRE                                         r  Sum7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                         clock pessimism              0.359     6.058    
                         clock uncertainty           -0.035     6.023    
    SLICE_X127Y413       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.048    Sum7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.048    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  0.772    




