Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Mon Dec 28 17:11:27 2020
| Host             : DESKTOP-RCK1JH0 running 64-bit major release  (build 9200)
| Command          : report_power -file Red_CA_power_routed.rpt -pb Red_CA_power_summary_routed.pb -rpx Red_CA_power_routed.rpx
| Design           : Red_CA
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.338        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.082        |
| Device Static (W)        | 0.256        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 35.0         |
| Junction Temperature (C) | 75.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.455 |      157 |       --- |             --- |
|   LUT as Logic |     0.435 |      105 |     53200 |            0.20 |
|   F7/F8 Muxes  |     0.015 |       20 |     53200 |            0.04 |
|   Register     |     0.005 |       10 |    106400 |           <0.01 |
|   Others       |     0.000 |       20 |       --- |             --- |
| Signals        |     0.883 |      160 |       --- |             --- |
| I/O            |     2.744 |       68 |       200 |           34.00 |
| Static Power   |     0.256 |          |           |                 |
| Total          |     4.338 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.641 |       1.590 |      0.052 |
| Vccaux    |       1.800 |     0.234 |       0.204 |      0.030 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     1.181 |       1.180 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.000 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.085 |       0.000 |      0.085 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| Red_CA           |     4.082 |
|   celula0        |     0.145 |
|     FFD0         |     0.019 |
|     FFD4         |     0.013 |
|     n1a          |     0.011 |
|     n1b          |     0.007 |
|     n2a          |     0.007 |
|     n2b          |     0.007 |
|     n3a          |     0.003 |
|     n3b          |     0.006 |
|     n4a          |     0.004 |
|     n4b          |     0.006 |
|   red[1].puertas |     0.143 |
|     FFD0         |     0.016 |
|     FFD4         |     0.010 |
|     n1a          |     0.007 |
|     n1b          |     0.006 |
|     n2a          |     0.007 |
|     n2b          |     0.007 |
|     n3a          |     0.004 |
|     n3b          |     0.004 |
|     n4a          |     0.005 |
|     n4b          |     0.007 |
|   red[2].puertas |     0.145 |
|     FFD0         |     0.012 |
|     FFD4         |     0.011 |
|     n1a          |     0.005 |
|     n1b          |     0.006 |
|     n2a          |     0.005 |
|     n2b          |     0.006 |
|     n3a          |     0.004 |
|     n3b          |     0.007 |
|     n4a          |     0.005 |
|     n4b          |     0.009 |
|   red[3].puertas |     0.137 |
|     FFD0         |     0.017 |
|     FFD4         |     0.010 |
|     n1a          |     0.006 |
|     n1b          |     0.004 |
|     n2a          |     0.006 |
|     n2b          |     0.003 |
|     n3a          |     0.005 |
|     n3b          |     0.003 |
|     n4a          |     0.005 |
|     n4b          |     0.008 |
|   red[4].puertas |     0.136 |
|     FFD0         |     0.015 |
|     FFD4         |     0.011 |
|     n1a          |     0.007 |
|     n1b          |     0.007 |
|     n2a          |     0.007 |
|     n2b          |     0.006 |
|     n3a          |     0.004 |
|     n3b          |     0.003 |
|     n4a          |     0.004 |
|     n4b          |     0.005 |
+------------------+-----------+


