INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kayva/Lab6/Lab6.srcs/sources_1/new/4BitUpCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourBitUpCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kayva/Lab6/Lab6.srcs/sources_1/new/BCD2SevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexto7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kayva/Lab6/Lab6.srcs/sources_1/new/ClockDivCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kayva/Lab6/Lab6.srcs/sources_1/new/ClockDivDeb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivDeb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kayva/Lab6/Lab6.srcs/sources_1/new/ClockDivDisp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivDisp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kayva/Lab6/Lab6.srcs/sources_1/new/DecCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kayva/Lab6/Lab6.srcs/sources_1/new/DecDCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecDCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kayva/Lab6/Lab6.srcs/sources_1/new/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kayva/Lab6/Lab6.srcs/sources_1/new/FourDigDown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourDigDown
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kayva/Lab6/Lab6.srcs/sources_1/new/ModeMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ModeMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kayva/Lab6/Lab6.srcs/sources_1/new/TimerTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimerTop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kayva/Lab6/Lab6.srcs/sources_1/new/dispMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kayva/Lab6/Lab6.srcs/sim_1/new/4upSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upSim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kayva/Lab6/Lab6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
