Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2417
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00008206100028473884
power__switching__total,0.000013728689737035893
power__leakage__total,0.000001390689817526436
power__total,0.00009718038199935108
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25140615301160774
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.251655314820956
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12110224277269771
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.12086310072643
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.121102
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.743523
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25349939531701254
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2537519988178345
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6289052789885069
timing__setup__ws__corner:nom_slow_1p08V_125C,11.878426578562326
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.628905
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.953940
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2522002678080056
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25246622174107625
timing__hold__ws__corner:nom_typ_1p20V_25C,0.31383382891840184
timing__setup__ws__corner:nom_typ_1p20V_25C,13.296860877615783
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.313834
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.741495
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25140615301160774
clock__skew__worst_setup,0.251655314820956
timing__hold__ws,0.12110224277269771
timing__setup__ws,11.878426578562326
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.121102
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.953940
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,474
design__instance__area__stdcell,7477.14
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.258354
design__instance__utilization__stdcell,0.258354
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,24
design__instance__area__class:inverter,130.637
design__instance__count__class:sequential_cell,53
design__instance__area__class:sequential_cell,2683.5
design__instance__count__class:multi_input_combinational_cell,328
design__instance__area__class:multi_input_combinational_cell,3458.25
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,59
design__instance__area__class:timing_repair_buffer,1052.35
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,9116.11
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,117.936
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,38
global_route__vias,3096
global_route__wirelength,15983
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,492
route__net__special,2
route__drc_errors__iter:0,118
route__wirelength__iter:0,10162
route__drc_errors__iter:1,21
route__wirelength__iter:1,10052
route__drc_errors__iter:2,19
route__wirelength__iter:2,10037
route__drc_errors__iter:3,0
route__wirelength__iter:3,10039
route__drc_errors,0
route__wirelength,10039
route__vias,2797
route__vias__singlecut,2797
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,144.49
design__instance__count__class:fill_cell,1943
design__instance__area__class:fill_cell,21464.4
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,18
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,18
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,18
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,18
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19993
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000690614
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000936646
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000147934
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000936646
design_powergrid__voltage__worst,0.0000936646
design_powergrid__voltage__worst__net:VPWR,1.19993
design_powergrid__drop__worst,0.0000936646
design_powergrid__drop__worst__net:VPWR,0.0000690614
design_powergrid__voltage__worst__net:VGND,0.0000936646
design_powergrid__drop__worst__net:VGND,0.0000936646
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000152999999999999992017669925292722155063529498875141143798828125
ir__drop__worst,0.000069099999999999999096556013711278865230269730091094970703125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
