Source Block: hdl/library/axi_dmac/src_axi_mm.v@98:108@HdlStmAssign
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

assign sync_id_ret = sync_id;
assign response_id = data_id;

splitter #(
	.C_NUM_M(2)
) i_req_splitter (
	.clk(m_axi_aclk),

Diff Content:
+ 103 assign response_valid = 1'b0;
+ 103 assign response_resp = RESP_OKAY;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/src_axi_mm.v@95:105
wire address_enabled;

wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

assign sync_id_ret = sync_id;
assign response_id = data_id;

splitter #(

Clone Blocks 2:
hdl/library/axi_dmac/src_axi_mm.v@94:104

wire address_enabled;

wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

assign sync_id_ret = sync_id;
assign response_id = data_id;


Clone Blocks 3:
hdl/library/axi_dmac/src_axi_mm.v@97:107
wire address_req_valid;
wire address_req_ready;
wire data_req_valid;
wire data_req_ready;

assign sync_id_ret = sync_id;
assign response_id = data_id;

splitter #(
	.C_NUM_M(2)
) i_req_splitter (

