D:\LSCC\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  D:\Clases\Arqui\2doParcial\rom01\rom0   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile D:\Clases\Arqui\2doParcial\rom01\rom0\synlog\report\rom01_rom0_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  rom00  -implementation  rom0  -flow mapping  -multisrs  -oedif  D:\Clases\Arqui\2doParcial\rom01\rom0\rom01_rom0.edi   -freq 100.000   D:\Clases\Arqui\2doParcial\rom01\rom0\synwork\rom01_rom0_prem.srd  -devicelib  D:\LSCC\diamond\3.12\synpbase\lib\lucent\machxo2.v  -devicelib  D:\LSCC\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  D:\Clases\Arqui\2doParcial\rom01\rom0\syntmp\rom01_rom0.plg  -osyn  D:\Clases\Arqui\2doParcial\rom01\rom0\rom01_rom0.srm  -prjdir  D:\Clases\Arqui\2doParcial\rom01\rom0\  -prjname  proj_1  -log  D:\Clases\Arqui\2doParcial\rom01\rom0\synlog\rom01_rom0_fpga_mapper.srr  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\LSCC\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\rom0 -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\rom01_rom0_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module rom00 -implementation rom0 -flow mapping -multisrs -oedif ..\rom01_rom0.edi -freq 100.000 ..\synwork\rom01_rom0_prem.srd -devicelib ..\..\..\..\..\..\LSCC\diamond\3.12\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\LSCC\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam rom01_rom0.plg -osyn ..\rom01_rom0.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\rom01_rom0_fpga_mapper.srr -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:..\rom01_rom0.edi|io:o|time:1638207711|size:77870|exec:0|csum:
file:..\synwork\rom01_rom0_prem.srd|io:i|time:1638207708|size:11386|exec:0|csum:A63A033617E9AA4918D21E90D4ADE74A
file:..\..\..\..\..\..\LSCC\diamond\3.12\synpbase\lib\lucent\machxo2.v|io:i|time:1603984854|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\LSCC\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1603984854|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:rom01_rom0.plg|io:o|time:1638207711|size:831|exec:0|csum:
file:..\rom01_rom0.srm|io:o|time:1638207710|size:6130|exec:0|csum:
file:..\synlog\rom01_rom0_fpga_mapper.srr|io:o|time:1638207711|size:27589|exec:0|csum:
file:..\..\..\..\..\..\LSCC\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1604350408|size:39068160|exec:1|csum:CAC6F9ADE3977131E72FBFF09304A825
