{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744158683320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744158683321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  8 20:31:23 2025 " "Processing started: Tue Apr  8 20:31:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744158683321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744158683321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAMTestFPGA -c ram_test_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAMTestFPGA -c ram_test_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744158683321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744158683469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744158683469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_syn.sv 2 2 " "Found 2 design units, including 2 entities, in source file ram_syn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_test_fpga " "Found entity 1: ram_test_fpga" {  } { { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744158688459 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_display " "Found entity 2: hex_display" {  } { { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744158688459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744158688459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2_port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_2_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2_port " "Found entity 1: ram_2_port" {  } { { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744158688460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744158688460 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram_test_fpga " "Elaborating entity \"ram_test_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744158688503 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_n ram_syn.sv(13) " "Verilog HDL or VHDL warning at ram_syn.sv(13): object \"reset_n\" assigned a value but never read" {  } { { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744158688504 "|ram_test_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2_port ram_2_port:ram_inst " "Elaborating entity \"ram_2_port\" for hierarchy \"ram_2_port:ram_inst\"" {  } { { "ram_syn.sv" "ram_inst" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744158688507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_2_port:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_2_port.v" "altsyncram_component" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744158688539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_2_port:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744158688539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_2_port:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bodies.mif " "Parameter \"init_file\" = \"bodies.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 80 " "Parameter \"width_a\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 80 " "Parameter \"width_b\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744158688539 ""}  } { { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744158688539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfj2 " "Found entity 1: altsyncram_dfj2" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744158688594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744158688594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dfj2 ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated " "Elaborating entity \"altsyncram_dfj2\" for hierarchy \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744158688594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744158688615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744158688615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|decode_msa:decode2 " "Elaborating entity \"decode_msa\" for hierarchy \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|decode_msa:decode2\"" {  } { { "db/altsyncram_dfj2.tdf" "decode2" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744158688615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mob " "Found entity 1: mux_mob" {  } { { "db/mux_mob.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/mux_mob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744158688636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744158688636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mob ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|mux_mob:mux4 " "Elaborating entity \"mux_mob\" for hierarchy \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|mux_mob:mux4\"" {  } { { "db/altsyncram_dfj2.tdf" "mux4" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744158688636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:h0 " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:h0\"" {  } { { "ram_syn.sv" "h0" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744158688639 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a16 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 662 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a17 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a18 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a19 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a20 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a21 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 852 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a22 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 890 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a23 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 928 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a24 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a25 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1004 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a26 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1042 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a27 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1080 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a28 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1118 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a29 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1156 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a30 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a31 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1232 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a32 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1270 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a33 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1308 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a34 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1346 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a35 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1384 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a36 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1422 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a37 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1460 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a38 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1498 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a39 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1536 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a40 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1574 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a41 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1612 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a42 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1650 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a43 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1688 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a44 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1726 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a45 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1764 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a46 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1802 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a47 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1840 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a48 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1878 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a49 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1916 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a50 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1954 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a51 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 1992 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a52 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2030 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a53 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2068 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a54 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2106 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a55 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2144 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a56 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2182 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a57 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2220 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a58 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2258 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a59 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2296 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a60 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2334 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a61 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2372 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a62 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2410 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a63 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2448 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a64 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2486 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a65 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2524 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a66 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2562 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a67 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2600 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a68 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2638 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a69 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2676 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a70 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2714 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a71 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2752 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a72 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2790 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a73 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2828 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a74 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2866 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a75 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2904 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a76 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2942 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a77 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 2980 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a78 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 3018 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a79 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 3056 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a96 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 3702 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a97 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 3740 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a98 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 3778 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a99 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 3816 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a100 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 3854 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a101 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 3892 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a102 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 3930 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a103 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 3968 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a104 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4006 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a105 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4044 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a106 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4082 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a107 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4120 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a108 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4158 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a109 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4196 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a110 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4234 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a111 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4272 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a112 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4310 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a113 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4348 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a114 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4386 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a115 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4424 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a116 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4462 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a117 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4500 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a118 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4538 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a119 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4576 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a120 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4614 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a121 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4652 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a122 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4690 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a123 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4728 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a124 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4766 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a125 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4804 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a126 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4842 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a127 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4880 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a128 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4918 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a129 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4956 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a130 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 4994 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a131 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5032 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a132 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5070 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a133 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5108 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a134 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5146 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a135 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5184 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a136 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5222 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a137 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5260 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a138 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5298 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a139 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5336 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a140 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5374 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a141 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5412 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a142 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5450 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a143 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5488 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a144 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5526 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a145 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5564 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a146 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5602 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a147 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5640 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a148 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5678 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a149 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5716 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a150 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5754 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a151 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5792 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a152 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5830 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a153 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5868 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a154 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5906 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a155 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5944 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a156 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 5982 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a157 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 6020 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a158 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 6058 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a159 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 6096 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a176 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 6742 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a177 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 6780 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a178 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 6818 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a179 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 6856 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a180 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 6894 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a181 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 6932 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a182 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 6970 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a183 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7008 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a184 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7046 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a185 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7084 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a186 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7122 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a187 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7160 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a188 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7198 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a189 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7236 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a190 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7274 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a191 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7312 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a192 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7350 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a193 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7388 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a194 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7426 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a195 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7464 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a196 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7502 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a197 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7540 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a198 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7578 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a199 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7616 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a200 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7654 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a201 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7692 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a202 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7730 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a203 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7768 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a204 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7806 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a205 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7844 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a206 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7882 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a207 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7920 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a208 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7958 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a209 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 7996 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a210 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8034 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a211 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8072 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a212 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8110 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a213 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8148 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a214 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8186 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a215 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8224 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a216 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8262 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a217 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8300 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a218 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8338 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a219 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8376 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a220 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8414 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a221 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8452 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a222 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8490 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a223 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8528 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a224 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8566 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a225 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8604 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a226 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8642 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a227 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8680 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a228 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8718 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a229 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8756 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a230 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8794 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a231 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8832 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a232 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8870 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a233 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8908 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a234 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8946 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a235 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 8984 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a236 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 9022 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a237 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 9060 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a238 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 9098 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a239 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 9136 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a256 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 9782 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a257 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 9820 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a258 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 9858 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a259 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 9896 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a260 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 9934 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a261 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 9972 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a262 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10010 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a263 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10048 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a264 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10086 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a265 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10124 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a266 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10162 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a267 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10200 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a268 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10238 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a269 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10276 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a270 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10314 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a271 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10352 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a272 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10390 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a273 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10428 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a274 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10466 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a275 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10504 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a276 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10542 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a277 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10580 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a278 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10618 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a279 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10656 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a280 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10694 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a281 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10732 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a282 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10770 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a283 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10808 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a284 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10846 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a285 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10884 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a286 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10922 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a287 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10960 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a288 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 10998 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a289 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11036 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a290 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11074 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a291 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11112 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a292 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11150 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a292"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a293 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11188 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a293"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a294 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11226 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a294"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a295 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11264 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a295"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a296 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11302 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a296"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a297 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11340 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a297"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a298 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11378 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a298"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a299 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11416 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a299"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a300 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11454 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a300"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a301 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11492 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a301"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a302 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11530 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a302"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a303 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11568 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a303"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a304 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11606 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a304"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a305 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11644 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a305"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a306 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11682 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a306"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a307 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11720 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a307"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a308 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11758 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a308"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a309 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11796 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a309"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a310 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11834 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a310"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a311 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11872 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a311"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a312 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11910 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a312"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a313 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11948 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a313"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a314 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 11986 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a314"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a315 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 12024 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a315"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a316 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 12062 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a316"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a317 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 12100 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a317"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a318 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 12138 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a318"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a319 " "Synthesized away node \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_dfj2.tdf" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/db/altsyncram_dfj2.tdf" 12176 2 0 } } { "altsyncram.tdf" "" { Text "/afs/ece/support/altera/release/std-23.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ram_2_port.v" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_2_port.v" 101 0 0 } } { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 27 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158688749 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a319"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1744158688749 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1744158688749 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744158688997 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top_divide_fpga 24 " "Ignored 24 assignments for entity \"top_divide_fpga\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top_divide_fpga -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158689149 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1744158689149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744158689262 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744158689262 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY0 " "No output dependent on input pin \"KEY0\"" {  } { { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744158689330 "|ram_test_fpga|KEY0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744158689330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744158689330 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744158689330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744158689330 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1744158689330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744158689330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 287 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 287 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744158689356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  8 20:31:29 2025 " "Processing ended: Tue Apr  8 20:31:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744158689356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744158689356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744158689356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744158689356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1744158690395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744158690396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  8 20:31:30 2025 " "Processing started: Tue Apr  8 20:31:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744158690396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1744158690396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RAMTestFPGA -c ram_test_fpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RAMTestFPGA -c ram_test_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1744158690396 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1744158690535 ""}
{ "Info" "0" "" "Project  = RAMTestFPGA" {  } {  } 0 0 "Project  = RAMTestFPGA" 0 0 "Fitter" 0 0 1744158690535 ""}
{ "Info" "0" "" "Revision = ram_test_fpga" {  } {  } 0 0 "Revision = ram_test_fpga" 0 0 "Fitter" 0 0 1744158690535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1744158690577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1744158690578 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ram_test_fpga EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ram_test_fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1744158690597 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744158690619 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744158690619 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a80 " "Atom \"ram_2_port:ram_inst\|altsyncram:altsyncram_component\|altsyncram_dfj2:auto_generated\|ram_block1a80\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1744158690650 "|ram_test_fpga|ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1744158690650 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1744158690805 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744158690845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744158690845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744158690845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744158690845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744158690845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744158690845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744158690845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744158690845 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744158690845 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1744158690845 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/" { { 0 { 0 ""} 0 2535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744158690847 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/" { { 0 { 0 ""} 0 2537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744158690847 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/" { { 0 { 0 ""} 0 2539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744158690847 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/" { { 0 { 0 ""} 0 2541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744158690847 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/" { { 0 { 0 ""} 0 2543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744158690847 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1744158690847 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1744158690847 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1744158690866 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 45 " "No exact pin location assignment(s) for 2 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1744158691121 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ram_test_fpga.sdc " "Synopsys Design Constraints File file not found: 'ram_test_fpga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1744158691249 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1744158691249 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1744158691252 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1744158691252 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1744158691252 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AH15 (CLK12, DIFFCLK_7n)) " "Automatically promoted node CLOCK_50~input (placed in PIN AH15 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744158691274 ""}  } { { "ram_syn.sv" "" { Text "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/ram_syn.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/" { { 0 { 0 ""} 0 2517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744158691274 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1744158691450 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744158691450 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744158691451 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744158691451 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744158691451 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1744158691451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1744158691451 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1744158691451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1744158691459 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1744158691459 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1744158691459 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1744158691463 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1744158691463 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1744158691463 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744158691463 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744158691463 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744158691463 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 6 65 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744158691463 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 30 35 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744158691463 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744158691463 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 2 70 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744158691463 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1744158691463 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1744158691463 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1744158691463 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744158691493 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744158691493 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/afs/ece/support/altera/release/std-23.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744158691493 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1744158691493 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744158691493 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1744158691500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1744158692593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744158692666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1744158692690 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1744158694338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744158694338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1744158694499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X58_Y12 X68_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23"} { { 12 { 0 ""} 58 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1744158695905 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1744158695905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1744158696190 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1744158696190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744158696191 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1744158696323 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744158696335 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744158696474 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744158696475 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744158696597 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744158696840 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1744158696934 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/output_files/ram_test_fpga.fit.smsg " "Generated suppressed messages file /afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/output_files/ram_test_fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1744158696995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1851 " "Peak virtual memory: 1851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744158697570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  8 20:31:37 2025 " "Processing ended: Tue Apr  8 20:31:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744158697570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744158697570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744158697570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1744158697570 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1744158698650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744158698651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  8 20:31:38 2025 " "Processing started: Tue Apr  8 20:31:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744158698651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1744158698651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RAMTestFPGA -c ram_test_fpga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RAMTestFPGA -c ram_test_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1744158698651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1744158698795 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1744158699965 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1744158700012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "433 " "Peak virtual memory: 433 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744158700288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  8 20:31:40 2025 " "Processing ended: Tue Apr  8 20:31:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744158700288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744158700288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744158700288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1744158700288 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1744158700935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1744158701255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744158701256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  8 20:31:41 2025 " "Processing started: Tue Apr  8 20:31:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744158701256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1744158701256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RAMTestFPGA -c ram_test_fpga " "Command: quartus_sta RAMTestFPGA -c ram_test_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1744158701256 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1744158701293 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top_divide_fpga 24 " "Ignored 24 assignments for entity \"top_divide_fpga\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top_divide_fpga -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top_divide_fpga -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top_divide_fpga -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1744158701320 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1744158701320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1744158701394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1744158701394 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744158701417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744158701417 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ram_test_fpga.sdc " "Synopsys Design Constraints File file not found: 'ram_test_fpga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1744158701672 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1744158701673 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1744158701674 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744158701674 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1744158701675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744158701675 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1744158701675 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1744158701696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1744158701709 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744158701709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.204 " "Worst-case setup slack is -2.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158701714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158701714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.204            -141.056 CLOCK_50  " "   -2.204            -141.056 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158701714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744158701714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158701720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158701720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 CLOCK_50  " "    0.433               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158701720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744158701720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744158701725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744158701729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158701734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158701734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -869.900 CLOCK_50  " "   -3.000            -869.900 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158701734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744158701734 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 66 synchronizer chains. " "Report Metastability: Found 66 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744158701751 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744158701751 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744158701756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1744158701767 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1744158701916 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744158701968 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1744158701975 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744158701975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.907 " "Worst-case setup slack is -1.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158701980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158701980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.907            -122.048 CLOCK_50  " "   -1.907            -122.048 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158701980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744158701980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.399 " "Worst-case hold slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158701985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158701985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 CLOCK_50  " "    0.399               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158701985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744158701985 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744158701990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744158701995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158702000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158702000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -855.820 CLOCK_50  " "   -3.000            -855.820 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158702000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744158702000 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 66 synchronizer chains. " "Report Metastability: Found 66 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744158702017 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744158702017 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1744158702023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744158702095 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1744158702095 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1744158702095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.324 " "Worst-case setup slack is -0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158702101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158702101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324             -20.736 CLOCK_50  " "   -0.324             -20.736 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158702101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744158702101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.192 " "Worst-case hold slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158702106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158702106 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 CLOCK_50  " "    0.192               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158702106 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744158702106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744158702112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1744158702117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158702123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158702123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -365.850 CLOCK_50  " "   -3.000            -365.850 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1744158702123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1744158702123 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 66 synchronizer chains. " "Report Metastability: Found 66 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1744158702139 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1744158702139 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744158702438 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1744158702439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 30 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744158702529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  8 20:31:42 2025 " "Processing ended: Tue Apr  8 20:31:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744158702529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744158702529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744158702529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1744158702529 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1744158703756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744158703757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  8 20:31:43 2025 " "Processing started: Tue Apr  8 20:31:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744158703757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1744158703757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RAMTestFPGA -c ram_test_fpga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RAMTestFPGA -c ram_test_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1744158703757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1744158703974 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ram_test_fpga.vo /afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/simulation/questa/ simulation " "Generated file ram_test_fpga.vo in folder \"/afs/andrew.cmu.edu/usr8/exg/private/15418/n-body-on-fpga/naive/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1744158704032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744158704086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  8 20:31:44 2025 " "Processing ended: Tue Apr  8 20:31:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744158704086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744158704086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744158704086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1744158704086 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 329 s " "Quartus Prime Full Compilation was successful. 0 errors, 329 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1744158704743 ""}
