# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../memory.srcs/sources_1/ip/Ins_Rom/Ins_Rom_sim_netlist.v" \
"../../../../memory.srcs/sources_1/new/display_7seg.v" \
"../../../../memory.srcs/sources_1/new/memory.v" \
"../../../../memory.srcs/sim_1/new/memory_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
