/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the ARM target                                *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
void SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*173 cases */, 95|128,43/*5599*/, TARGET_VAL(ISD::OR),// ->5604
/*5*/         OPC_Scope, 101|128,5/*741*/, /*->749*/ // 17 children in Scope
/*8*/           OPC_MoveChild0,
/*9*/           OPC_Scope, 74, /*->85*/ // 9 children in Scope
/*11*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14*/            OPC_MoveChild0,
/*15*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*18*/            OPC_RecordChild0, // #0 = $Rm
/*19*/            OPC_CheckChild1Integer, 24, 
/*21*/            OPC_CheckChild1Type, MVT::i32,
/*23*/            OPC_MoveParent,
/*24*/            OPC_CheckChild1Integer, 16, 
/*26*/            OPC_CheckChild1Type, MVT::i32,
/*28*/            OPC_MoveParent,
/*29*/            OPC_MoveChild1,
/*30*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*33*/            OPC_MoveChild0,
/*34*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*37*/            OPC_CheckChild0Same, 0,
/*39*/            OPC_CheckChild1Integer, 8, 
/*41*/            OPC_CheckChild1Type, MVT::i32,
/*43*/            OPC_MoveParent,
/*44*/            OPC_MoveParent,
/*45*/            OPC_CheckType, MVT::i32,
/*47*/            OPC_Scope, 17, /*->66*/ // 2 children in Scope
/*49*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*51*/              OPC_EmitInteger, MVT::i32, 14, 
/*54*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*66*/            /*Scope*/ 17, /*->84*/
/*67*/              OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*69*/              OPC_EmitInteger, MVT::i32, 14, 
/*72*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*84*/            0, /*End of Scope*/
/*85*/          /*Scope*/ 74, /*->160*/
/*86*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*89*/            OPC_MoveChild0,
/*90*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*93*/            OPC_RecordChild0, // #0 = $Rm
/*94*/            OPC_CheckChild1Integer, 8, 
/*96*/            OPC_CheckChild1Type, MVT::i32,
/*98*/            OPC_MoveParent,
/*99*/            OPC_MoveParent,
/*100*/           OPC_MoveChild1,
/*101*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*104*/           OPC_MoveChild0,
/*105*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*108*/           OPC_CheckChild0Same, 0,
/*110*/           OPC_CheckChild1Integer, 24, 
/*112*/           OPC_CheckChild1Type, MVT::i32,
/*114*/           OPC_MoveParent,
/*115*/           OPC_CheckChild1Integer, 16, 
/*117*/           OPC_CheckChild1Type, MVT::i32,
/*119*/           OPC_MoveParent,
/*120*/           OPC_CheckType, MVT::i32,
/*122*/           OPC_Scope, 17, /*->141*/ // 2 children in Scope
/*124*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*126*/             OPC_EmitInteger, MVT::i32, 14, 
/*129*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*132*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*141*/           /*Scope*/ 17, /*->159*/
/*142*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*144*/             OPC_EmitInteger, MVT::i32, 14, 
/*147*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*150*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*159*/           0, /*End of Scope*/
/*160*/         /*Scope*/ 53, /*->214*/
/*161*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*165*/           OPC_RecordChild0, // #0 = $Rn
/*166*/           OPC_MoveParent,
/*167*/           OPC_MoveChild1,
/*168*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*174*/           OPC_MoveChild0,
/*175*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*178*/           OPC_RecordChild0, // #1 = $Rm
/*179*/           OPC_RecordChild1, // #2 = $sh
/*180*/           OPC_MoveChild1,
/*181*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*184*/           OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*186*/           OPC_CheckType, MVT::i32,
/*188*/           OPC_MoveParent,
/*189*/           OPC_MoveParent,
/*190*/           OPC_MoveParent,
/*191*/           OPC_CheckType, MVT::i32,
/*193*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*195*/           OPC_EmitConvertToTarget, 2,
/*197*/           OPC_EmitInteger, MVT::i32, 14, 
/*200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*203*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*214*/         /*Scope*/ 94, /*->309*/
/*215*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*221*/           OPC_RecordChild0, // #0 = $Rn
/*222*/           OPC_MoveParent,
/*223*/           OPC_MoveChild1,
/*224*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*228*/           OPC_MoveChild0,
/*229*/           OPC_SwitchOpcode /*2 cases */, 36, TARGET_VAL(ISD::SRA),// ->269
/*233*/             OPC_RecordChild0, // #1 = $Rm
/*234*/             OPC_RecordChild1, // #2 = $sh
/*235*/             OPC_MoveChild1,
/*236*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*239*/             OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*241*/             OPC_CheckType, MVT::i32,
/*243*/             OPC_MoveParent,
/*244*/             OPC_MoveParent,
/*245*/             OPC_MoveParent,
/*246*/             OPC_CheckType, MVT::i32,
/*248*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*250*/             OPC_EmitConvertToTarget, 2,
/*252*/             OPC_EmitInteger, MVT::i32, 14, 
/*255*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*258*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*269*/           /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->308
/*272*/             OPC_RecordChild0, // #1 = $src2
/*273*/             OPC_RecordChild1, // #2 = $sh
/*274*/             OPC_MoveChild1,
/*275*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*278*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*280*/             OPC_CheckType, MVT::i32,
/*282*/             OPC_MoveParent,
/*283*/             OPC_MoveParent,
/*284*/             OPC_MoveParent,
/*285*/             OPC_CheckType, MVT::i32,
/*287*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*289*/             OPC_EmitConvertToTarget, 2,
/*291*/             OPC_EmitInteger, MVT::i32, 14, 
/*294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*297*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*308*/           0, // EndSwitchOpcode
/*309*/         /*Scope*/ 53, /*->363*/
/*310*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*314*/           OPC_RecordChild0, // #0 = $Rn
/*315*/           OPC_MoveParent,
/*316*/           OPC_MoveChild1,
/*317*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*323*/           OPC_MoveChild0,
/*324*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*327*/           OPC_RecordChild0, // #1 = $Rm
/*328*/           OPC_RecordChild1, // #2 = $sh
/*329*/           OPC_MoveChild1,
/*330*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*333*/           OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*335*/           OPC_CheckType, MVT::i32,
/*337*/           OPC_MoveParent,
/*338*/           OPC_MoveParent,
/*339*/           OPC_MoveParent,
/*340*/           OPC_CheckType, MVT::i32,
/*342*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*344*/           OPC_EmitConvertToTarget, 2,
/*346*/           OPC_EmitInteger, MVT::i32, 14, 
/*349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*352*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*363*/         /*Scope*/ 17|128,1/*145*/, /*->510*/
/*365*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*371*/           OPC_Scope, 88, /*->461*/ // 2 children in Scope
/*373*/             OPC_RecordChild0, // #0 = $Rn
/*374*/             OPC_MoveParent,
/*375*/             OPC_MoveChild1,
/*376*/             OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*380*/             OPC_MoveChild0,
/*381*/             OPC_SwitchOpcode /*2 cases */, 36, TARGET_VAL(ISD::SRA),// ->421
/*385*/               OPC_RecordChild0, // #1 = $Rm
/*386*/               OPC_RecordChild1, // #2 = $sh
/*387*/               OPC_MoveChild1,
/*388*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*391*/               OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*393*/               OPC_CheckType, MVT::i32,
/*395*/               OPC_MoveParent,
/*396*/               OPC_MoveParent,
/*397*/               OPC_MoveParent,
/*398*/               OPC_CheckType, MVT::i32,
/*400*/               OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*402*/               OPC_EmitConvertToTarget, 2,
/*404*/               OPC_EmitInteger, MVT::i32, 14, 
/*407*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*410*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*421*/             /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->460
/*424*/               OPC_RecordChild0, // #1 = $src2
/*425*/               OPC_RecordChild1, // #2 = $sh
/*426*/               OPC_MoveChild1,
/*427*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*430*/               OPC_CheckPredicate, 2, // Predicate_imm1_15
/*432*/               OPC_CheckType, MVT::i32,
/*434*/               OPC_MoveParent,
/*435*/               OPC_MoveParent,
/*436*/               OPC_MoveParent,
/*437*/               OPC_CheckType, MVT::i32,
/*439*/               OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*441*/               OPC_EmitConvertToTarget, 2,
/*443*/               OPC_EmitInteger, MVT::i32, 14, 
/*446*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*449*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*460*/             0, // EndSwitchOpcode
/*461*/           /*Scope*/ 47, /*->509*/
/*462*/             OPC_MoveChild0,
/*463*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*466*/             OPC_RecordChild0, // #0 = $Rm
/*467*/             OPC_RecordChild1, // #1 = $sh
/*468*/             OPC_MoveChild1,
/*469*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*472*/             OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*474*/             OPC_CheckType, MVT::i32,
/*476*/             OPC_MoveParent,
/*477*/             OPC_MoveParent,
/*478*/             OPC_MoveParent,
/*479*/             OPC_MoveChild1,
/*480*/             OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*484*/             OPC_RecordChild0, // #2 = $Rn
/*485*/             OPC_MoveParent,
/*486*/             OPC_CheckType, MVT::i32,
/*488*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*490*/             OPC_EmitConvertToTarget, 1,
/*492*/             OPC_EmitInteger, MVT::i32, 14, 
/*495*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*498*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*509*/           0, /*End of Scope*/
/*510*/         /*Scope*/ 53, /*->564*/
/*511*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*515*/           OPC_MoveChild0,
/*516*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*519*/           OPC_RecordChild0, // #0 = $Rm
/*520*/           OPC_RecordChild1, // #1 = $sh
/*521*/           OPC_MoveChild1,
/*522*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*525*/           OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*527*/           OPC_CheckType, MVT::i32,
/*529*/           OPC_MoveParent,
/*530*/           OPC_MoveParent,
/*531*/           OPC_MoveParent,
/*532*/           OPC_MoveChild1,
/*533*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*539*/           OPC_RecordChild0, // #2 = $Rn
/*540*/           OPC_MoveParent,
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*545*/           OPC_EmitConvertToTarget, 1,
/*547*/           OPC_EmitInteger, MVT::i32, 14, 
/*550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*553*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*564*/         /*Scope*/ 53, /*->618*/
/*565*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*571*/           OPC_MoveChild0,
/*572*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*575*/           OPC_RecordChild0, // #0 = $Rm
/*576*/           OPC_RecordChild1, // #1 = $sh
/*577*/           OPC_MoveChild1,
/*578*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*581*/           OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*583*/           OPC_CheckType, MVT::i32,
/*585*/           OPC_MoveParent,
/*586*/           OPC_MoveParent,
/*587*/           OPC_MoveParent,
/*588*/           OPC_MoveChild1,
/*589*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*593*/           OPC_RecordChild0, // #2 = $Rn
/*594*/           OPC_MoveParent,
/*595*/           OPC_CheckType, MVT::i32,
/*597*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*599*/           OPC_EmitConvertToTarget, 1,
/*601*/           OPC_EmitInteger, MVT::i32, 14, 
/*604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*607*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*618*/         /*Scope*/ 0|128,1/*128*/, /*->748*/
/*620*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*624*/           OPC_MoveChild0,
/*625*/           OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::SRA),// ->674
/*629*/             OPC_RecordChild0, // #0 = $Rm
/*630*/             OPC_RecordChild1, // #1 = $sh
/*631*/             OPC_MoveChild1,
/*632*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*635*/             OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*637*/             OPC_CheckType, MVT::i32,
/*639*/             OPC_MoveParent,
/*640*/             OPC_MoveParent,
/*641*/             OPC_MoveParent,
/*642*/             OPC_MoveChild1,
/*643*/             OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*649*/             OPC_RecordChild0, // #2 = $Rn
/*650*/             OPC_MoveParent,
/*651*/             OPC_CheckType, MVT::i32,
/*653*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*655*/             OPC_EmitConvertToTarget, 1,
/*657*/             OPC_EmitInteger, MVT::i32, 14, 
/*660*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*663*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*674*/           /*SwitchOpcode*/ 70, TARGET_VAL(ISD::SRL),// ->747
/*677*/             OPC_RecordChild0, // #0 = $src2
/*678*/             OPC_RecordChild1, // #1 = $sh
/*679*/             OPC_MoveChild1,
/*680*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*683*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*685*/             OPC_CheckType, MVT::i32,
/*687*/             OPC_MoveParent,
/*688*/             OPC_MoveParent,
/*689*/             OPC_MoveParent,
/*690*/             OPC_MoveChild1,
/*691*/             OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*697*/             OPC_RecordChild0, // #2 = $src1
/*698*/             OPC_MoveParent,
/*699*/             OPC_CheckType, MVT::i32,
/*701*/             OPC_Scope, 21, /*->724*/ // 2 children in Scope
/*703*/               OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*705*/               OPC_EmitConvertToTarget, 1,
/*707*/               OPC_EmitInteger, MVT::i32, 14, 
/*710*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*713*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*724*/             /*Scope*/ 21, /*->746*/
/*725*/               OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*727*/               OPC_EmitConvertToTarget, 1,
/*729*/               OPC_EmitInteger, MVT::i32, 14, 
/*732*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*735*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*746*/             0, /*End of Scope*/
/*747*/           0, // EndSwitchOpcode
/*748*/         0, /*End of Scope*/
/*749*/       /*Scope*/ 46, /*->796*/
/*750*/         OPC_RecordChild0, // #0 = $Rn
/*751*/         OPC_MoveChild1,
/*752*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*755*/         OPC_RecordChild0, // #1 = $ShiftedRm
/*756*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*767*/         OPC_MoveParent,
/*768*/         OPC_CheckType, MVT::i32,
/*770*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*772*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*775*/         OPC_EmitInteger, MVT::i32, 14, 
/*778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*784*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrs), 0,
                    MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*796*/       /*Scope*/ 66|128,5/*706*/, /*->1504*/
/*798*/         OPC_MoveChild0,
/*799*/         OPC_Scope, 45, /*->846*/ // 11 children in Scope
/*801*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*804*/           OPC_RecordChild0, // #0 = $ShiftedRm
/*805*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*816*/           OPC_MoveParent,
/*817*/           OPC_RecordChild1, // #1 = $Rn
/*818*/           OPC_CheckType, MVT::i32,
/*820*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*822*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*825*/           OPC_EmitInteger, MVT::i32, 14, 
/*828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*834*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrs), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*846*/         /*Scope*/ 65, /*->912*/
/*847*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*851*/           OPC_RecordChild0, // #0 = $Rn
/*852*/           OPC_MoveParent,
/*853*/           OPC_MoveChild1,
/*854*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*860*/           OPC_RecordChild0, // #1 = $Rm
/*861*/           OPC_MoveParent,
/*862*/           OPC_CheckType, MVT::i32,
/*864*/           OPC_Scope, 22, /*->888*/ // 2 children in Scope
/*866*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*868*/             OPC_EmitInteger, MVT::i32, 0, 
/*871*/             OPC_EmitInteger, MVT::i32, 14, 
/*874*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*877*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*888*/           /*Scope*/ 22, /*->911*/
/*889*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*891*/             OPC_EmitInteger, MVT::i32, 0, 
/*894*/             OPC_EmitInteger, MVT::i32, 14, 
/*897*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*900*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*911*/           0, /*End of Scope*/
/*912*/         /*Scope*/ 65, /*->978*/
/*913*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*919*/           OPC_RecordChild0, // #0 = $Rm
/*920*/           OPC_MoveParent,
/*921*/           OPC_MoveChild1,
/*922*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*926*/           OPC_RecordChild0, // #1 = $Rn
/*927*/           OPC_MoveParent,
/*928*/           OPC_CheckType, MVT::i32,
/*930*/           OPC_Scope, 22, /*->954*/ // 2 children in Scope
/*932*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*934*/             OPC_EmitInteger, MVT::i32, 0, 
/*937*/             OPC_EmitInteger, MVT::i32, 14, 
/*940*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*943*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*954*/           /*Scope*/ 22, /*->977*/
/*955*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*957*/             OPC_EmitInteger, MVT::i32, 0, 
/*960*/             OPC_EmitInteger, MVT::i32, 14, 
/*963*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*966*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*977*/           0, /*End of Scope*/
/*978*/         /*Scope*/ 45, /*->1024*/
/*979*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*983*/           OPC_RecordChild0, // #0 = $Rn
/*984*/           OPC_MoveParent,
/*985*/           OPC_MoveChild1,
/*986*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*989*/           OPC_RecordChild0, // #1 = $Rm
/*990*/           OPC_RecordChild1, // #2 = $sh
/*991*/           OPC_MoveChild1,
/*992*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*995*/           OPC_CheckPredicate, 3, // Predicate_imm16_31
/*997*/           OPC_CheckType, MVT::i32,
/*999*/           OPC_MoveParent,
/*1000*/          OPC_MoveParent,
/*1001*/          OPC_CheckType, MVT::i32,
/*1003*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1005*/          OPC_EmitConvertToTarget, 2,
/*1007*/          OPC_EmitInteger, MVT::i32, 14, 
/*1010*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1013*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1024*/        /*Scope*/ 87, /*->1112*/
/*1025*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1031*/          OPC_RecordChild0, // #0 = $src1
/*1032*/          OPC_MoveParent,
/*1033*/          OPC_MoveChild1,
/*1034*/          OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::SRL),// ->1073
/*1038*/            OPC_RecordChild0, // #1 = $src2
/*1039*/            OPC_RecordChild1, // #2 = $sh
/*1040*/            OPC_MoveChild1,
/*1041*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1044*/            OPC_CheckPredicate, 4, // Predicate_imm16
/*1046*/            OPC_CheckType, MVT::i32,
/*1048*/            OPC_MoveParent,
/*1049*/            OPC_MoveParent,
/*1050*/            OPC_CheckType, MVT::i32,
/*1052*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1054*/            OPC_EmitConvertToTarget, 2,
/*1056*/            OPC_EmitInteger, MVT::i32, 14, 
/*1059*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1062*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1073*/          /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SRA),// ->1111
/*1076*/            OPC_RecordChild0, // #1 = $src2
/*1077*/            OPC_RecordChild1, // #2 = $sh
/*1078*/            OPC_MoveChild1,
/*1079*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1082*/            OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1084*/            OPC_CheckType, MVT::i32,
/*1086*/            OPC_MoveParent,
/*1087*/            OPC_MoveParent,
/*1088*/            OPC_CheckType, MVT::i32,
/*1090*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1092*/            OPC_EmitConvertToTarget, 2,
/*1094*/            OPC_EmitInteger, MVT::i32, 14, 
/*1097*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1100*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1111*/          0, // EndSwitchOpcode
/*1112*/        /*Scope*/ 45, /*->1158*/
/*1113*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1117*/          OPC_RecordChild0, // #0 = $src1
/*1118*/          OPC_MoveParent,
/*1119*/          OPC_MoveChild1,
/*1120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1123*/          OPC_RecordChild0, // #1 = $src2
/*1124*/          OPC_RecordChild1, // #2 = $sh
/*1125*/          OPC_MoveChild1,
/*1126*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1129*/          OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1131*/          OPC_CheckType, MVT::i32,
/*1133*/          OPC_MoveParent,
/*1134*/          OPC_MoveParent,
/*1135*/          OPC_CheckType, MVT::i32,
/*1137*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1139*/          OPC_EmitConvertToTarget, 2,
/*1141*/          OPC_EmitInteger, MVT::i32, 14, 
/*1144*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1147*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1158*/        /*Scope*/ 87, /*->1246*/
/*1159*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1165*/          OPC_RecordChild0, // #0 = $src1
/*1166*/          OPC_MoveParent,
/*1167*/          OPC_MoveChild1,
/*1168*/          OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::SRL),// ->1207
/*1172*/            OPC_RecordChild0, // #1 = $src2
/*1173*/            OPC_RecordChild1, // #2 = $sh
/*1174*/            OPC_MoveChild1,
/*1175*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1178*/            OPC_CheckPredicate, 4, // Predicate_imm16
/*1180*/            OPC_CheckType, MVT::i32,
/*1182*/            OPC_MoveParent,
/*1183*/            OPC_MoveParent,
/*1184*/            OPC_CheckType, MVT::i32,
/*1186*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1188*/            OPC_EmitConvertToTarget, 2,
/*1190*/            OPC_EmitInteger, MVT::i32, 14, 
/*1193*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1196*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1207*/          /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SRA),// ->1245
/*1210*/            OPC_RecordChild0, // #1 = $src2
/*1211*/            OPC_RecordChild1, // #2 = $sh
/*1212*/            OPC_MoveChild1,
/*1213*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1216*/            OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1218*/            OPC_CheckType, MVT::i32,
/*1220*/            OPC_MoveParent,
/*1221*/            OPC_MoveParent,
/*1222*/            OPC_CheckType, MVT::i32,
/*1224*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1226*/            OPC_EmitConvertToTarget, 2,
/*1228*/            OPC_EmitInteger, MVT::i32, 14, 
/*1231*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1234*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1245*/          0, // EndSwitchOpcode
/*1246*/        /*Scope*/ 70, /*->1317*/
/*1247*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1250*/          OPC_RecordChild0, // #0 = $Rm
/*1251*/          OPC_RecordChild1, // #1 = $sh
/*1252*/          OPC_MoveChild1,
/*1253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1256*/          OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1258*/          OPC_CheckType, MVT::i32,
/*1260*/          OPC_MoveParent,
/*1261*/          OPC_MoveParent,
/*1262*/          OPC_MoveChild1,
/*1263*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1267*/          OPC_RecordChild0, // #2 = $Rn
/*1268*/          OPC_MoveParent,
/*1269*/          OPC_CheckType, MVT::i32,
/*1271*/          OPC_Scope, 21, /*->1294*/ // 2 children in Scope
/*1273*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1275*/            OPC_EmitConvertToTarget, 1,
/*1277*/            OPC_EmitInteger, MVT::i32, 14, 
/*1280*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1283*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1294*/          /*Scope*/ 21, /*->1316*/
/*1295*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1297*/            OPC_EmitConvertToTarget, 1,
/*1299*/            OPC_EmitInteger, MVT::i32, 14, 
/*1302*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1305*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1316*/          0, /*End of Scope*/
/*1317*/        /*Scope*/ 72, /*->1390*/
/*1318*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1321*/          OPC_RecordChild0, // #0 = $src2
/*1322*/          OPC_RecordChild1, // #1 = $sh
/*1323*/          OPC_MoveChild1,
/*1324*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1327*/          OPC_CheckPredicate, 4, // Predicate_imm16
/*1329*/          OPC_CheckType, MVT::i32,
/*1331*/          OPC_MoveParent,
/*1332*/          OPC_MoveParent,
/*1333*/          OPC_MoveChild1,
/*1334*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1340*/          OPC_RecordChild0, // #2 = $src1
/*1341*/          OPC_MoveParent,
/*1342*/          OPC_CheckType, MVT::i32,
/*1344*/          OPC_Scope, 21, /*->1367*/ // 2 children in Scope
/*1346*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1348*/            OPC_EmitConvertToTarget, 1,
/*1350*/            OPC_EmitInteger, MVT::i32, 14, 
/*1353*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1356*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1367*/          /*Scope*/ 21, /*->1389*/
/*1368*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1370*/            OPC_EmitConvertToTarget, 1,
/*1372*/            OPC_EmitInteger, MVT::i32, 14, 
/*1375*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1378*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1389*/          0, /*End of Scope*/
/*1390*/        /*Scope*/ 72, /*->1463*/
/*1391*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1394*/          OPC_RecordChild0, // #0 = $src2
/*1395*/          OPC_RecordChild1, // #1 = $sh
/*1396*/          OPC_MoveChild1,
/*1397*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1400*/          OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1402*/          OPC_CheckType, MVT::i32,
/*1404*/          OPC_MoveParent,
/*1405*/          OPC_MoveParent,
/*1406*/          OPC_MoveChild1,
/*1407*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1413*/          OPC_RecordChild0, // #2 = $src1
/*1414*/          OPC_MoveParent,
/*1415*/          OPC_CheckType, MVT::i32,
/*1417*/          OPC_Scope, 21, /*->1440*/ // 2 children in Scope
/*1419*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1421*/            OPC_EmitConvertToTarget, 1,
/*1423*/            OPC_EmitInteger, MVT::i32, 14, 
/*1426*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1429*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1440*/          /*Scope*/ 21, /*->1462*/
/*1441*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1443*/            OPC_EmitConvertToTarget, 1,
/*1445*/            OPC_EmitInteger, MVT::i32, 14, 
/*1448*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1451*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1462*/          0, /*End of Scope*/
/*1463*/        /*Scope*/ 39, /*->1503*/
/*1464*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1468*/          OPC_RecordChild0, // #0 = $src
/*1469*/          OPC_MoveParent,
/*1470*/          OPC_RecordChild1, // #1 = $imm
/*1471*/          OPC_MoveChild1,
/*1472*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1475*/          OPC_CheckPredicate, 5, // Predicate_lo16AllZero
/*1477*/          OPC_MoveParent,
/*1478*/          OPC_CheckType, MVT::i32,
/*1480*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*1482*/          OPC_EmitConvertToTarget, 1,
/*1484*/          OPC_EmitNodeXForm, 0, 2, // hi16
/*1487*/          OPC_EmitInteger, MVT::i32, 14, 
/*1490*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1493*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*1503*/        0, /*End of Scope*/
/*1504*/      /*Scope*/ 31, /*->1536*/
/*1505*/        OPC_RecordChild0, // #0 = $Rn
/*1506*/        OPC_RecordChild1, // #1 = $shift
/*1507*/        OPC_CheckType, MVT::i32,
/*1509*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1511*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*1514*/        OPC_EmitInteger, MVT::i32, 14, 
/*1517*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1520*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1523*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsr), 0,
                    MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1536*/      /*Scope*/ 40, /*->1577*/
/*1537*/        OPC_MoveChild0,
/*1538*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1542*/        OPC_RecordChild0, // #0 = $src
/*1543*/        OPC_MoveParent,
/*1544*/        OPC_RecordChild1, // #1 = $imm
/*1545*/        OPC_MoveChild1,
/*1546*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1549*/        OPC_CheckPredicate, 5, // Predicate_lo16AllZero
/*1551*/        OPC_MoveParent,
/*1552*/        OPC_CheckType, MVT::i32,
/*1554*/        OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*1556*/        OPC_EmitConvertToTarget, 1,
/*1558*/        OPC_EmitNodeXForm, 0, 2, // hi16
/*1561*/        OPC_EmitInteger, MVT::i32, 14, 
/*1564*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1567*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVTi16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*1577*/      /*Scope*/ 8|128,1/*136*/, /*->1715*/
/*1579*/        OPC_RecordChild0, // #0 = $Rn
/*1580*/        OPC_Scope, 50, /*->1632*/ // 3 children in Scope
/*1582*/          OPC_MoveChild1,
/*1583*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1586*/          OPC_RecordChild0, // #1 = $imm
/*1587*/          OPC_MoveChild0,
/*1588*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1591*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1593*/          OPC_MoveParent,
/*1594*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1605*/          OPC_MoveParent,
/*1606*/          OPC_CheckType, MVT::i32,
/*1608*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1610*/          OPC_EmitConvertToTarget, 1,
/*1612*/          OPC_EmitInteger, MVT::i32, 14, 
/*1615*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1618*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1621*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1632*/        /*Scope*/ 30, /*->1663*/
/*1633*/          OPC_RecordChild1, // #1 = $Rn
/*1634*/          OPC_CheckType, MVT::i32,
/*1636*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1638*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*1641*/          OPC_EmitInteger, MVT::i32, 14, 
/*1644*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1647*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1650*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1663*/        /*Scope*/ 50, /*->1714*/
/*1664*/          OPC_MoveChild1,
/*1665*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1668*/          OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1679*/          OPC_RecordChild1, // #1 = $imm
/*1680*/          OPC_MoveChild1,
/*1681*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1684*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1686*/          OPC_MoveParent,
/*1687*/          OPC_MoveParent,
/*1688*/          OPC_CheckType, MVT::i32,
/*1690*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1692*/          OPC_EmitConvertToTarget, 1,
/*1694*/          OPC_EmitInteger, MVT::i32, 14, 
/*1697*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1700*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1703*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1714*/        0, /*End of Scope*/
/*1715*/      /*Scope*/ 102, /*->1818*/
/*1716*/        OPC_MoveChild0,
/*1717*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1720*/        OPC_Scope, 47, /*->1769*/ // 2 children in Scope
/*1722*/          OPC_RecordChild0, // #0 = $imm
/*1723*/          OPC_MoveChild0,
/*1724*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1727*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1729*/          OPC_MoveParent,
/*1730*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1741*/          OPC_MoveParent,
/*1742*/          OPC_RecordChild1, // #1 = $Rn
/*1743*/          OPC_CheckType, MVT::i32,
/*1745*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1747*/          OPC_EmitConvertToTarget, 0,
/*1749*/          OPC_EmitInteger, MVT::i32, 14, 
/*1752*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1755*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1758*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1769*/        /*Scope*/ 47, /*->1817*/
/*1770*/          OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1781*/          OPC_RecordChild1, // #0 = $imm
/*1782*/          OPC_MoveChild1,
/*1783*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1786*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1788*/          OPC_MoveParent,
/*1789*/          OPC_MoveParent,
/*1790*/          OPC_RecordChild1, // #1 = $Rn
/*1791*/          OPC_CheckType, MVT::i32,
/*1793*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1795*/          OPC_EmitConvertToTarget, 0,
/*1797*/          OPC_EmitInteger, MVT::i32, 14, 
/*1800*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1803*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1806*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1817*/        0, /*End of Scope*/
/*1818*/      /*Scope*/ 31|128,1/*159*/, /*->1979*/
/*1820*/        OPC_RecordChild0, // #0 = $Rn
/*1821*/        OPC_Scope, 113, /*->1936*/ // 2 children in Scope
/*1823*/          OPC_RecordChild1, // #1 = $shift
/*1824*/          OPC_CheckType, MVT::i32,
/*1826*/          OPC_Scope, 26, /*->1854*/ // 4 children in Scope
/*1828*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1830*/            OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*1833*/            OPC_EmitInteger, MVT::i32, 14, 
/*1836*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1842*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*1854*/          /*Scope*/ 26, /*->1881*/
/*1855*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1857*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*1860*/            OPC_EmitInteger, MVT::i32, 14, 
/*1863*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1866*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1869*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*1881*/          /*Scope*/ 26, /*->1908*/
/*1882*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1884*/            OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*1887*/            OPC_EmitInteger, MVT::i32, 14, 
/*1890*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1893*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1896*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*1908*/          /*Scope*/ 26, /*->1935*/
/*1909*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1911*/            OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*1914*/            OPC_EmitInteger, MVT::i32, 14, 
/*1917*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1923*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*1935*/          0, /*End of Scope*/
/*1936*/        /*Scope*/ 41, /*->1978*/
/*1937*/          OPC_MoveChild1,
/*1938*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1941*/          OPC_RecordChild0, // #1 = $Rm
/*1942*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1953*/          OPC_MoveParent,
/*1954*/          OPC_CheckType, MVT::i32,
/*1956*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1958*/          OPC_EmitInteger, MVT::i32, 14, 
/*1961*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1964*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1967*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrr), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*1978*/        0, /*End of Scope*/
/*1979*/      /*Scope*/ 42, /*->2022*/
/*1980*/        OPC_MoveChild0,
/*1981*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1984*/        OPC_RecordChild0, // #0 = $Rm
/*1985*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1996*/        OPC_MoveParent,
/*1997*/        OPC_RecordChild1, // #1 = $Rn
/*1998*/        OPC_CheckType, MVT::i32,
/*2000*/        OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2002*/        OPC_EmitInteger, MVT::i32, 14, 
/*2005*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrr), 0,
                    MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*2022*/      /*Scope*/ 59, /*->2082*/
/*2023*/        OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*2029*/        OPC_RecordChild0, // #0 = $src
/*2030*/        OPC_CheckType, MVT::i32,
/*2032*/        OPC_Scope, 23, /*->2057*/ // 2 children in Scope
/*2034*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*2036*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*2041*/          OPC_EmitInteger, MVT::i32, 14, 
/*2044*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2047*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*2057*/        /*Scope*/ 23, /*->2081*/
/*2058*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2060*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*2065*/          OPC_EmitInteger, MVT::i32, 14, 
/*2068*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2071*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*2081*/        0, /*End of Scope*/
/*2082*/      /*Scope*/ 50|128,1/*178*/, /*->2262*/
/*2084*/        OPC_RecordChild0, // #0 = $Rn
/*2085*/        OPC_RecordChild1, // #1 = $imm
/*2086*/        OPC_Scope, 99, /*->2187*/ // 2 children in Scope
/*2088*/          OPC_MoveChild1,
/*2089*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2092*/          OPC_Scope, 29, /*->2123*/ // 3 children in Scope
/*2094*/            OPC_CheckPredicate, 7, // Predicate_mod_imm
/*2096*/            OPC_MoveParent,
/*2097*/            OPC_CheckType, MVT::i32,
/*2099*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2101*/            OPC_EmitConvertToTarget, 1,
/*2103*/            OPC_EmitInteger, MVT::i32, 14, 
/*2106*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2109*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2112*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2123*/          /*Scope*/ 29, /*->2153*/
/*2124*/            OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*2126*/            OPC_MoveParent,
/*2127*/            OPC_CheckType, MVT::i32,
/*2129*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2131*/            OPC_EmitConvertToTarget, 1,
/*2133*/            OPC_EmitInteger, MVT::i32, 14, 
/*2136*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2139*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2142*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*2153*/          /*Scope*/ 32, /*->2186*/
/*2154*/            OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*2156*/            OPC_MoveParent,
/*2157*/            OPC_CheckType, MVT::i32,
/*2159*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2161*/            OPC_EmitConvertToTarget, 1,
/*2163*/            OPC_EmitNodeXForm, 1, 2, // t2_so_imm_not_XFORM
/*2166*/            OPC_EmitInteger, MVT::i32, 14, 
/*2169*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2172*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2175*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*2186*/          0, /*End of Scope*/
/*2187*/        /*Scope*/ 73, /*->2261*/
/*2188*/          OPC_CheckType, MVT::i32,
/*2190*/          OPC_Scope, 22, /*->2214*/ // 3 children in Scope
/*2192*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2194*/            OPC_EmitInteger, MVT::i32, 14, 
/*2197*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2200*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2203*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*2214*/          /*Scope*/ 22, /*->2237*/
/*2215*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2217*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2220*/            OPC_EmitInteger, MVT::i32, 14, 
/*2223*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2226*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::tORR), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*2237*/          /*Scope*/ 22, /*->2260*/
/*2238*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2240*/            OPC_EmitInteger, MVT::i32, 14, 
/*2243*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2246*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2249*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*2260*/          0, /*End of Scope*/
/*2261*/        0, /*End of Scope*/
/*2262*/      /*Scope*/ 126|128,22/*2942*/, /*->5206*/
/*2264*/        OPC_MoveChild0,
/*2265*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2268*/        OPC_Scope, 13|128,5/*653*/, /*->2924*/ // 8 children in Scope
/*2271*/          OPC_RecordChild0, // #0 = $Vn
/*2272*/          OPC_Scope, 94|128,3/*478*/, /*->2753*/ // 2 children in Scope
/*2275*/            OPC_RecordChild1, // #1 = $Vd
/*2276*/            OPC_MoveParent,
/*2277*/            OPC_MoveChild1,
/*2278*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2281*/            OPC_Scope, 44|128,1/*172*/, /*->2456*/ // 4 children in Scope
/*2284*/              OPC_RecordChild0, // #2 = $Vm
/*2285*/              OPC_MoveChild1,
/*2286*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2289*/              OPC_Scope, 119, /*->2410*/ // 2 children in Scope
/*2291*/                OPC_CheckChild0Same, 1,
/*2293*/                OPC_MoveChild1,
/*2294*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2297*/                OPC_MoveChild0,
/*2298*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2301*/                OPC_MoveChild0,
/*2302*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2305*/                OPC_MoveParent,
/*2306*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2308*/                OPC_SwitchType /*2 cases */, 48, MVT::v8i8,// ->2359
/*2311*/                  OPC_MoveParent,
/*2312*/                  OPC_MoveParent,
/*2313*/                  OPC_MoveParent,
/*2314*/                  OPC_MoveParent,
/*2315*/                  OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->2337
/*2318*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2320*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2323*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2326*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                                MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2337*/                  /*SwitchType*/ 19, MVT::v1i64,// ->2358
/*2339*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2341*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2344*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2347*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                                MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*2358*/                  0, // EndSwitchType
/*2359*/                /*SwitchType*/ 48, MVT::v16i8,// ->2409
/*2361*/                  OPC_MoveParent,
/*2362*/                  OPC_MoveParent,
/*2363*/                  OPC_MoveParent,
/*2364*/                  OPC_MoveParent,
/*2365*/                  OPC_SwitchType /*2 cases */, 19, MVT::v4i32,// ->2387
/*2368*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2370*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2373*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2376*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                                MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*2387*/                  /*SwitchType*/ 19, MVT::v2i64,// ->2408
/*2389*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2391*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2394*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2397*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                                MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*2408*/                  0, // EndSwitchType
/*2409*/                0, // EndSwitchType
/*2410*/              /*Scope*/ 44, /*->2455*/
/*2411*/                OPC_MoveChild0,
/*2412*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2415*/                OPC_MoveChild0,
/*2416*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2419*/                OPC_MoveChild0,
/*2420*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2423*/                OPC_MoveParent,
/*2424*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2426*/                OPC_CheckType, MVT::v8i8,
/*2428*/                OPC_MoveParent,
/*2429*/                OPC_MoveParent,
/*2430*/                OPC_CheckChild1Same, 1,
/*2432*/                OPC_MoveParent,
/*2433*/                OPC_MoveParent,
/*2434*/                OPC_CheckType, MVT::v2i32,
/*2436*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2438*/                OPC_EmitInteger, MVT::i32, 14, 
/*2441*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2444*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2455*/              0, /*End of Scope*/
/*2456*/            /*Scope*/ 98, /*->2555*/
/*2457*/              OPC_MoveChild0,
/*2458*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2461*/              OPC_Scope, 45, /*->2508*/ // 2 children in Scope
/*2463*/                OPC_CheckChild0Same, 1,
/*2465*/                OPC_MoveChild1,
/*2466*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2469*/                OPC_MoveChild0,
/*2470*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2473*/                OPC_MoveChild0,
/*2474*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2477*/                OPC_MoveParent,
/*2478*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2480*/                OPC_CheckType, MVT::v8i8,
/*2482*/                OPC_MoveParent,
/*2483*/                OPC_MoveParent,
/*2484*/                OPC_MoveParent,
/*2485*/                OPC_RecordChild1, // #2 = $Vm
/*2486*/                OPC_MoveParent,
/*2487*/                OPC_CheckType, MVT::v2i32,
/*2489*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2491*/                OPC_EmitInteger, MVT::i32, 14, 
/*2494*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2508*/              /*Scope*/ 45, /*->2554*/
/*2509*/                OPC_MoveChild0,
/*2510*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2513*/                OPC_MoveChild0,
/*2514*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2517*/                OPC_MoveChild0,
/*2518*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2521*/                OPC_MoveParent,
/*2522*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2524*/                OPC_CheckType, MVT::v8i8,
/*2526*/                OPC_MoveParent,
/*2527*/                OPC_MoveParent,
/*2528*/                OPC_CheckChild1Same, 1,
/*2530*/                OPC_MoveParent,
/*2531*/                OPC_RecordChild1, // #2 = $Vm
/*2532*/                OPC_MoveParent,
/*2533*/                OPC_CheckType, MVT::v2i32,
/*2535*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2537*/                OPC_EmitInteger, MVT::i32, 14, 
/*2540*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2543*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2554*/              0, /*End of Scope*/
/*2555*/            /*Scope*/ 97, /*->2653*/
/*2556*/              OPC_RecordChild0, // #2 = $Vm
/*2557*/              OPC_MoveChild1,
/*2558*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2561*/              OPC_Scope, 44, /*->2607*/ // 2 children in Scope
/*2563*/                OPC_CheckChild0Same, 0,
/*2565*/                OPC_MoveChild1,
/*2566*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2569*/                OPC_MoveChild0,
/*2570*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2573*/                OPC_MoveChild0,
/*2574*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2577*/                OPC_MoveParent,
/*2578*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2580*/                OPC_CheckType, MVT::v8i8,
/*2582*/                OPC_MoveParent,
/*2583*/                OPC_MoveParent,
/*2584*/                OPC_MoveParent,
/*2585*/                OPC_MoveParent,
/*2586*/                OPC_CheckType, MVT::v2i32,
/*2588*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2590*/                OPC_EmitInteger, MVT::i32, 14, 
/*2593*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2607*/              /*Scope*/ 44, /*->2652*/
/*2608*/                OPC_MoveChild0,
/*2609*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2612*/                OPC_MoveChild0,
/*2613*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2616*/                OPC_MoveChild0,
/*2617*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2620*/                OPC_MoveParent,
/*2621*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2623*/                OPC_CheckType, MVT::v8i8,
/*2625*/                OPC_MoveParent,
/*2626*/                OPC_MoveParent,
/*2627*/                OPC_CheckChild1Same, 0,
/*2629*/                OPC_MoveParent,
/*2630*/                OPC_MoveParent,
/*2631*/                OPC_CheckType, MVT::v2i32,
/*2633*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2635*/                OPC_EmitInteger, MVT::i32, 14, 
/*2638*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2641*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2652*/              0, /*End of Scope*/
/*2653*/            /*Scope*/ 98, /*->2752*/
/*2654*/              OPC_MoveChild0,
/*2655*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2658*/              OPC_Scope, 45, /*->2705*/ // 2 children in Scope
/*2660*/                OPC_CheckChild0Same, 0,
/*2662*/                OPC_MoveChild1,
/*2663*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2666*/                OPC_MoveChild0,
/*2667*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2670*/                OPC_MoveChild0,
/*2671*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2674*/                OPC_MoveParent,
/*2675*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2677*/                OPC_CheckType, MVT::v8i8,
/*2679*/                OPC_MoveParent,
/*2680*/                OPC_MoveParent,
/*2681*/                OPC_MoveParent,
/*2682*/                OPC_RecordChild1, // #2 = $Vm
/*2683*/                OPC_MoveParent,
/*2684*/                OPC_CheckType, MVT::v2i32,
/*2686*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2688*/                OPC_EmitInteger, MVT::i32, 14, 
/*2691*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2694*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2705*/              /*Scope*/ 45, /*->2751*/
/*2706*/                OPC_MoveChild0,
/*2707*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2710*/                OPC_MoveChild0,
/*2711*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2714*/                OPC_MoveChild0,
/*2715*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2718*/                OPC_MoveParent,
/*2719*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2721*/                OPC_CheckType, MVT::v8i8,
/*2723*/                OPC_MoveParent,
/*2724*/                OPC_MoveParent,
/*2725*/                OPC_CheckChild1Same, 0,
/*2727*/                OPC_MoveParent,
/*2728*/                OPC_RecordChild1, // #2 = $Vm
/*2729*/                OPC_MoveParent,
/*2730*/                OPC_CheckType, MVT::v2i32,
/*2732*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2734*/                OPC_EmitInteger, MVT::i32, 14, 
/*2737*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2740*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2751*/              0, /*End of Scope*/
/*2752*/            0, /*End of Scope*/
/*2753*/          /*Scope*/ 40|128,1/*168*/, /*->2923*/
/*2755*/            OPC_MoveChild1,
/*2756*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2759*/            OPC_Scope, 80, /*->2841*/ // 2 children in Scope
/*2761*/              OPC_RecordChild0, // #1 = $Vd
/*2762*/              OPC_MoveChild1,
/*2763*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2766*/              OPC_MoveChild0,
/*2767*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2770*/              OPC_MoveChild0,
/*2771*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2774*/              OPC_MoveParent,
/*2775*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2777*/              OPC_CheckType, MVT::v8i8,
/*2779*/              OPC_MoveParent,
/*2780*/              OPC_MoveParent,
/*2781*/              OPC_MoveParent,
/*2782*/              OPC_MoveParent,
/*2783*/              OPC_MoveChild1,
/*2784*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2787*/              OPC_Scope, 25, /*->2814*/ // 2 children in Scope
/*2789*/                OPC_RecordChild0, // #2 = $Vn
/*2790*/                OPC_CheckChild1Same, 1,
/*2792*/                OPC_MoveParent,
/*2793*/                OPC_CheckType, MVT::v2i32,
/*2795*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2797*/                OPC_EmitInteger, MVT::i32, 14, 
/*2800*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2803*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2814*/              /*Scope*/ 25, /*->2840*/
/*2815*/                OPC_CheckChild0Same, 1,
/*2817*/                OPC_RecordChild1, // #2 = $Vn
/*2818*/                OPC_MoveParent,
/*2819*/                OPC_CheckType, MVT::v2i32,
/*2821*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2823*/                OPC_EmitInteger, MVT::i32, 14, 
/*2826*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2829*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2840*/              0, /*End of Scope*/
/*2841*/            /*Scope*/ 80, /*->2922*/
/*2842*/              OPC_MoveChild0,
/*2843*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2846*/              OPC_MoveChild0,
/*2847*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2850*/              OPC_MoveChild0,
/*2851*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2854*/              OPC_MoveParent,
/*2855*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2857*/              OPC_CheckType, MVT::v8i8,
/*2859*/              OPC_MoveParent,
/*2860*/              OPC_MoveParent,
/*2861*/              OPC_RecordChild1, // #1 = $Vd
/*2862*/              OPC_MoveParent,
/*2863*/              OPC_MoveParent,
/*2864*/              OPC_MoveChild1,
/*2865*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2868*/              OPC_Scope, 25, /*->2895*/ // 2 children in Scope
/*2870*/                OPC_RecordChild0, // #2 = $Vn
/*2871*/                OPC_CheckChild1Same, 1,
/*2873*/                OPC_MoveParent,
/*2874*/                OPC_CheckType, MVT::v2i32,
/*2876*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2878*/                OPC_EmitInteger, MVT::i32, 14, 
/*2881*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2884*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2895*/              /*Scope*/ 25, /*->2921*/
/*2896*/                OPC_CheckChild0Same, 1,
/*2898*/                OPC_RecordChild1, // #2 = $Vn
/*2899*/                OPC_MoveParent,
/*2900*/                OPC_CheckType, MVT::v2i32,
/*2902*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2904*/                OPC_EmitInteger, MVT::i32, 14, 
/*2907*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2910*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2921*/              0, /*End of Scope*/
/*2922*/            0, /*End of Scope*/
/*2923*/          0, /*End of Scope*/
/*2924*/        /*Scope*/ 42|128,1/*170*/, /*->3096*/
/*2926*/          OPC_MoveChild0,
/*2927*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2930*/          OPC_Scope, 81, /*->3013*/ // 2 children in Scope
/*2932*/            OPC_RecordChild0, // #0 = $Vd
/*2933*/            OPC_MoveChild1,
/*2934*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2937*/            OPC_MoveChild0,
/*2938*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2941*/            OPC_MoveChild0,
/*2942*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2945*/            OPC_MoveParent,
/*2946*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2948*/            OPC_CheckType, MVT::v8i8,
/*2950*/            OPC_MoveParent,
/*2951*/            OPC_MoveParent,
/*2952*/            OPC_MoveParent,
/*2953*/            OPC_RecordChild1, // #1 = $Vm
/*2954*/            OPC_MoveParent,
/*2955*/            OPC_MoveChild1,
/*2956*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2959*/            OPC_Scope, 25, /*->2986*/ // 2 children in Scope
/*2961*/              OPC_RecordChild0, // #2 = $Vn
/*2962*/              OPC_CheckChild1Same, 0,
/*2964*/              OPC_MoveParent,
/*2965*/              OPC_CheckType, MVT::v2i32,
/*2967*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2969*/              OPC_EmitInteger, MVT::i32, 14, 
/*2972*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2975*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2986*/            /*Scope*/ 25, /*->3012*/
/*2987*/              OPC_CheckChild0Same, 0,
/*2989*/              OPC_RecordChild1, // #2 = $Vn
/*2990*/              OPC_MoveParent,
/*2991*/              OPC_CheckType, MVT::v2i32,
/*2993*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2995*/              OPC_EmitInteger, MVT::i32, 14, 
/*2998*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3001*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3012*/            0, /*End of Scope*/
/*3013*/          /*Scope*/ 81, /*->3095*/
/*3014*/            OPC_MoveChild0,
/*3015*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3018*/            OPC_MoveChild0,
/*3019*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3022*/            OPC_MoveChild0,
/*3023*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3026*/            OPC_MoveParent,
/*3027*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3029*/            OPC_CheckType, MVT::v8i8,
/*3031*/            OPC_MoveParent,
/*3032*/            OPC_MoveParent,
/*3033*/            OPC_RecordChild1, // #0 = $Vd
/*3034*/            OPC_MoveParent,
/*3035*/            OPC_RecordChild1, // #1 = $Vm
/*3036*/            OPC_MoveParent,
/*3037*/            OPC_MoveChild1,
/*3038*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3041*/            OPC_Scope, 25, /*->3068*/ // 2 children in Scope
/*3043*/              OPC_RecordChild0, // #2 = $Vn
/*3044*/              OPC_CheckChild1Same, 0,
/*3046*/              OPC_MoveParent,
/*3047*/              OPC_CheckType, MVT::v2i32,
/*3049*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3051*/              OPC_EmitInteger, MVT::i32, 14, 
/*3054*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3057*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3068*/            /*Scope*/ 25, /*->3094*/
/*3069*/              OPC_CheckChild0Same, 0,
/*3071*/              OPC_RecordChild1, // #2 = $Vn
/*3072*/              OPC_MoveParent,
/*3073*/              OPC_CheckType, MVT::v2i32,
/*3075*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3077*/              OPC_EmitInteger, MVT::i32, 14, 
/*3080*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3083*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3094*/            0, /*End of Scope*/
/*3095*/          0, /*End of Scope*/
/*3096*/        /*Scope*/ 17|128,4/*529*/, /*->3627*/
/*3098*/          OPC_RecordChild0, // #0 = $Vn
/*3099*/          OPC_Scope, 98|128,2/*354*/, /*->3456*/ // 2 children in Scope
/*3102*/            OPC_RecordChild1, // #1 = $Vd
/*3103*/            OPC_MoveParent,
/*3104*/            OPC_MoveChild1,
/*3105*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3108*/            OPC_Scope, 49, /*->3159*/ // 4 children in Scope
/*3110*/              OPC_RecordChild0, // #2 = $Vm
/*3111*/              OPC_MoveChild1,
/*3112*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3115*/              OPC_MoveChild0,
/*3116*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3119*/              OPC_MoveChild0,
/*3120*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3123*/              OPC_MoveChild0,
/*3124*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3127*/              OPC_MoveParent,
/*3128*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3130*/              OPC_CheckType, MVT::v8i8,
/*3132*/              OPC_MoveParent,
/*3133*/              OPC_MoveParent,
/*3134*/              OPC_CheckChild1Same, 1,
/*3136*/              OPC_MoveParent,
/*3137*/              OPC_MoveParent,
/*3138*/              OPC_CheckType, MVT::v1i64,
/*3140*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3142*/              OPC_EmitInteger, MVT::i32, 14, 
/*3145*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3148*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3159*/            /*Scope*/ 98, /*->3258*/
/*3160*/              OPC_MoveChild0,
/*3161*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3164*/              OPC_Scope, 45, /*->3211*/ // 2 children in Scope
/*3166*/                OPC_CheckChild0Same, 1,
/*3168*/                OPC_MoveChild1,
/*3169*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3172*/                OPC_MoveChild0,
/*3173*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3176*/                OPC_MoveChild0,
/*3177*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3180*/                OPC_MoveParent,
/*3181*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3183*/                OPC_CheckType, MVT::v8i8,
/*3185*/                OPC_MoveParent,
/*3186*/                OPC_MoveParent,
/*3187*/                OPC_MoveParent,
/*3188*/                OPC_RecordChild1, // #2 = $Vm
/*3189*/                OPC_MoveParent,
/*3190*/                OPC_CheckType, MVT::v1i64,
/*3192*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3194*/                OPC_EmitInteger, MVT::i32, 14, 
/*3197*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3200*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3211*/              /*Scope*/ 45, /*->3257*/
/*3212*/                OPC_MoveChild0,
/*3213*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3216*/                OPC_MoveChild0,
/*3217*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3220*/                OPC_MoveChild0,
/*3221*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3224*/                OPC_MoveParent,
/*3225*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3227*/                OPC_CheckType, MVT::v8i8,
/*3229*/                OPC_MoveParent,
/*3230*/                OPC_MoveParent,
/*3231*/                OPC_CheckChild1Same, 1,
/*3233*/                OPC_MoveParent,
/*3234*/                OPC_RecordChild1, // #2 = $Vm
/*3235*/                OPC_MoveParent,
/*3236*/                OPC_CheckType, MVT::v1i64,
/*3238*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3240*/                OPC_EmitInteger, MVT::i32, 14, 
/*3243*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3246*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3257*/              0, /*End of Scope*/
/*3258*/            /*Scope*/ 97, /*->3356*/
/*3259*/              OPC_RecordChild0, // #2 = $Vm
/*3260*/              OPC_MoveChild1,
/*3261*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3264*/              OPC_Scope, 44, /*->3310*/ // 2 children in Scope
/*3266*/                OPC_CheckChild0Same, 0,
/*3268*/                OPC_MoveChild1,
/*3269*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3272*/                OPC_MoveChild0,
/*3273*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3276*/                OPC_MoveChild0,
/*3277*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3280*/                OPC_MoveParent,
/*3281*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3283*/                OPC_CheckType, MVT::v8i8,
/*3285*/                OPC_MoveParent,
/*3286*/                OPC_MoveParent,
/*3287*/                OPC_MoveParent,
/*3288*/                OPC_MoveParent,
/*3289*/                OPC_CheckType, MVT::v1i64,
/*3291*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3293*/                OPC_EmitInteger, MVT::i32, 14, 
/*3296*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3299*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3310*/              /*Scope*/ 44, /*->3355*/
/*3311*/                OPC_MoveChild0,
/*3312*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3315*/                OPC_MoveChild0,
/*3316*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3319*/                OPC_MoveChild0,
/*3320*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3323*/                OPC_MoveParent,
/*3324*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3326*/                OPC_CheckType, MVT::v8i8,
/*3328*/                OPC_MoveParent,
/*3329*/                OPC_MoveParent,
/*3330*/                OPC_CheckChild1Same, 0,
/*3332*/                OPC_MoveParent,
/*3333*/                OPC_MoveParent,
/*3334*/                OPC_CheckType, MVT::v1i64,
/*3336*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3338*/                OPC_EmitInteger, MVT::i32, 14, 
/*3341*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3344*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3355*/              0, /*End of Scope*/
/*3356*/            /*Scope*/ 98, /*->3455*/
/*3357*/              OPC_MoveChild0,
/*3358*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3361*/              OPC_Scope, 45, /*->3408*/ // 2 children in Scope
/*3363*/                OPC_CheckChild0Same, 0,
/*3365*/                OPC_MoveChild1,
/*3366*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3369*/                OPC_MoveChild0,
/*3370*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3373*/                OPC_MoveChild0,
/*3374*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3377*/                OPC_MoveParent,
/*3378*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3380*/                OPC_CheckType, MVT::v8i8,
/*3382*/                OPC_MoveParent,
/*3383*/                OPC_MoveParent,
/*3384*/                OPC_MoveParent,
/*3385*/                OPC_RecordChild1, // #2 = $Vm
/*3386*/                OPC_MoveParent,
/*3387*/                OPC_CheckType, MVT::v1i64,
/*3389*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3391*/                OPC_EmitInteger, MVT::i32, 14, 
/*3394*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3397*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3408*/              /*Scope*/ 45, /*->3454*/
/*3409*/                OPC_MoveChild0,
/*3410*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3413*/                OPC_MoveChild0,
/*3414*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3417*/                OPC_MoveChild0,
/*3418*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3421*/                OPC_MoveParent,
/*3422*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3424*/                OPC_CheckType, MVT::v8i8,
/*3426*/                OPC_MoveParent,
/*3427*/                OPC_MoveParent,
/*3428*/                OPC_CheckChild1Same, 0,
/*3430*/                OPC_MoveParent,
/*3431*/                OPC_RecordChild1, // #2 = $Vm
/*3432*/                OPC_MoveParent,
/*3433*/                OPC_CheckType, MVT::v1i64,
/*3435*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3437*/                OPC_EmitInteger, MVT::i32, 14, 
/*3440*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3443*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3454*/              0, /*End of Scope*/
/*3455*/            0, /*End of Scope*/
/*3456*/          /*Scope*/ 40|128,1/*168*/, /*->3626*/
/*3458*/            OPC_MoveChild1,
/*3459*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3462*/            OPC_Scope, 80, /*->3544*/ // 2 children in Scope
/*3464*/              OPC_RecordChild0, // #1 = $Vd
/*3465*/              OPC_MoveChild1,
/*3466*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3469*/              OPC_MoveChild0,
/*3470*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3473*/              OPC_MoveChild0,
/*3474*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3477*/              OPC_MoveParent,
/*3478*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3480*/              OPC_CheckType, MVT::v8i8,
/*3482*/              OPC_MoveParent,
/*3483*/              OPC_MoveParent,
/*3484*/              OPC_MoveParent,
/*3485*/              OPC_MoveParent,
/*3486*/              OPC_MoveChild1,
/*3487*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3490*/              OPC_Scope, 25, /*->3517*/ // 2 children in Scope
/*3492*/                OPC_RecordChild0, // #2 = $Vn
/*3493*/                OPC_CheckChild1Same, 1,
/*3495*/                OPC_MoveParent,
/*3496*/                OPC_CheckType, MVT::v1i64,
/*3498*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3500*/                OPC_EmitInteger, MVT::i32, 14, 
/*3503*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3506*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3517*/              /*Scope*/ 25, /*->3543*/
/*3518*/                OPC_CheckChild0Same, 1,
/*3520*/                OPC_RecordChild1, // #2 = $Vn
/*3521*/                OPC_MoveParent,
/*3522*/                OPC_CheckType, MVT::v1i64,
/*3524*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3526*/                OPC_EmitInteger, MVT::i32, 14, 
/*3529*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3532*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3543*/              0, /*End of Scope*/
/*3544*/            /*Scope*/ 80, /*->3625*/
/*3545*/              OPC_MoveChild0,
/*3546*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3549*/              OPC_MoveChild0,
/*3550*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3553*/              OPC_MoveChild0,
/*3554*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3557*/              OPC_MoveParent,
/*3558*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3560*/              OPC_CheckType, MVT::v8i8,
/*3562*/              OPC_MoveParent,
/*3563*/              OPC_MoveParent,
/*3564*/              OPC_RecordChild1, // #1 = $Vd
/*3565*/              OPC_MoveParent,
/*3566*/              OPC_MoveParent,
/*3567*/              OPC_MoveChild1,
/*3568*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3571*/              OPC_Scope, 25, /*->3598*/ // 2 children in Scope
/*3573*/                OPC_RecordChild0, // #2 = $Vn
/*3574*/                OPC_CheckChild1Same, 1,
/*3576*/                OPC_MoveParent,
/*3577*/                OPC_CheckType, MVT::v1i64,
/*3579*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3581*/                OPC_EmitInteger, MVT::i32, 14, 
/*3584*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3587*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3598*/              /*Scope*/ 25, /*->3624*/
/*3599*/                OPC_CheckChild0Same, 1,
/*3601*/                OPC_RecordChild1, // #2 = $Vn
/*3602*/                OPC_MoveParent,
/*3603*/                OPC_CheckType, MVT::v1i64,
/*3605*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3607*/                OPC_EmitInteger, MVT::i32, 14, 
/*3610*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3613*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3624*/              0, /*End of Scope*/
/*3625*/            0, /*End of Scope*/
/*3626*/          0, /*End of Scope*/
/*3627*/        /*Scope*/ 42|128,1/*170*/, /*->3799*/
/*3629*/          OPC_MoveChild0,
/*3630*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3633*/          OPC_Scope, 81, /*->3716*/ // 2 children in Scope
/*3635*/            OPC_RecordChild0, // #0 = $Vd
/*3636*/            OPC_MoveChild1,
/*3637*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3640*/            OPC_MoveChild0,
/*3641*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3644*/            OPC_MoveChild0,
/*3645*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3648*/            OPC_MoveParent,
/*3649*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3651*/            OPC_CheckType, MVT::v8i8,
/*3653*/            OPC_MoveParent,
/*3654*/            OPC_MoveParent,
/*3655*/            OPC_MoveParent,
/*3656*/            OPC_RecordChild1, // #1 = $Vm
/*3657*/            OPC_MoveParent,
/*3658*/            OPC_MoveChild1,
/*3659*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3662*/            OPC_Scope, 25, /*->3689*/ // 2 children in Scope
/*3664*/              OPC_RecordChild0, // #2 = $Vn
/*3665*/              OPC_CheckChild1Same, 0,
/*3667*/              OPC_MoveParent,
/*3668*/              OPC_CheckType, MVT::v1i64,
/*3670*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3672*/              OPC_EmitInteger, MVT::i32, 14, 
/*3675*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3678*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3689*/            /*Scope*/ 25, /*->3715*/
/*3690*/              OPC_CheckChild0Same, 0,
/*3692*/              OPC_RecordChild1, // #2 = $Vn
/*3693*/              OPC_MoveParent,
/*3694*/              OPC_CheckType, MVT::v1i64,
/*3696*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3698*/              OPC_EmitInteger, MVT::i32, 14, 
/*3701*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3704*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3715*/            0, /*End of Scope*/
/*3716*/          /*Scope*/ 81, /*->3798*/
/*3717*/            OPC_MoveChild0,
/*3718*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3721*/            OPC_MoveChild0,
/*3722*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3725*/            OPC_MoveChild0,
/*3726*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3729*/            OPC_MoveParent,
/*3730*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3732*/            OPC_CheckType, MVT::v8i8,
/*3734*/            OPC_MoveParent,
/*3735*/            OPC_MoveParent,
/*3736*/            OPC_RecordChild1, // #0 = $Vd
/*3737*/            OPC_MoveParent,
/*3738*/            OPC_RecordChild1, // #1 = $Vm
/*3739*/            OPC_MoveParent,
/*3740*/            OPC_MoveChild1,
/*3741*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3744*/            OPC_Scope, 25, /*->3771*/ // 2 children in Scope
/*3746*/              OPC_RecordChild0, // #2 = $Vn
/*3747*/              OPC_CheckChild1Same, 0,
/*3749*/              OPC_MoveParent,
/*3750*/              OPC_CheckType, MVT::v1i64,
/*3752*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3754*/              OPC_EmitInteger, MVT::i32, 14, 
/*3757*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3760*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3771*/            /*Scope*/ 25, /*->3797*/
/*3772*/              OPC_CheckChild0Same, 0,
/*3774*/              OPC_RecordChild1, // #2 = $Vn
/*3775*/              OPC_MoveParent,
/*3776*/              OPC_CheckType, MVT::v1i64,
/*3778*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3780*/              OPC_EmitInteger, MVT::i32, 14, 
/*3783*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3786*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3797*/            0, /*End of Scope*/
/*3798*/          0, /*End of Scope*/
/*3799*/        /*Scope*/ 17|128,4/*529*/, /*->4330*/
/*3801*/          OPC_RecordChild0, // #0 = $Vn
/*3802*/          OPC_Scope, 98|128,2/*354*/, /*->4159*/ // 2 children in Scope
/*3805*/            OPC_RecordChild1, // #1 = $Vd
/*3806*/            OPC_MoveParent,
/*3807*/            OPC_MoveChild1,
/*3808*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3811*/            OPC_Scope, 49, /*->3862*/ // 4 children in Scope
/*3813*/              OPC_RecordChild0, // #2 = $Vm
/*3814*/              OPC_MoveChild1,
/*3815*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3818*/              OPC_MoveChild0,
/*3819*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3822*/              OPC_MoveChild0,
/*3823*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3826*/              OPC_MoveChild0,
/*3827*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3830*/              OPC_MoveParent,
/*3831*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3833*/              OPC_CheckType, MVT::v16i8,
/*3835*/              OPC_MoveParent,
/*3836*/              OPC_MoveParent,
/*3837*/              OPC_CheckChild1Same, 1,
/*3839*/              OPC_MoveParent,
/*3840*/              OPC_MoveParent,
/*3841*/              OPC_CheckType, MVT::v4i32,
/*3843*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3845*/              OPC_EmitInteger, MVT::i32, 14, 
/*3848*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3851*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*3862*/            /*Scope*/ 98, /*->3961*/
/*3863*/              OPC_MoveChild0,
/*3864*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3867*/              OPC_Scope, 45, /*->3914*/ // 2 children in Scope
/*3869*/                OPC_CheckChild0Same, 1,
/*3871*/                OPC_MoveChild1,
/*3872*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3875*/                OPC_MoveChild0,
/*3876*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3879*/                OPC_MoveChild0,
/*3880*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3883*/                OPC_MoveParent,
/*3884*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3886*/                OPC_CheckType, MVT::v16i8,
/*3888*/                OPC_MoveParent,
/*3889*/                OPC_MoveParent,
/*3890*/                OPC_MoveParent,
/*3891*/                OPC_RecordChild1, // #2 = $Vm
/*3892*/                OPC_MoveParent,
/*3893*/                OPC_CheckType, MVT::v4i32,
/*3895*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3897*/                OPC_EmitInteger, MVT::i32, 14, 
/*3900*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3903*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*3914*/              /*Scope*/ 45, /*->3960*/
/*3915*/                OPC_MoveChild0,
/*3916*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3919*/                OPC_MoveChild0,
/*3920*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3923*/                OPC_MoveChild0,
/*3924*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3927*/                OPC_MoveParent,
/*3928*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3930*/                OPC_CheckType, MVT::v16i8,
/*3932*/                OPC_MoveParent,
/*3933*/                OPC_MoveParent,
/*3934*/                OPC_CheckChild1Same, 1,
/*3936*/                OPC_MoveParent,
/*3937*/                OPC_RecordChild1, // #2 = $Vm
/*3938*/                OPC_MoveParent,
/*3939*/                OPC_CheckType, MVT::v4i32,
/*3941*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3943*/                OPC_EmitInteger, MVT::i32, 14, 
/*3946*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3949*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*3960*/              0, /*End of Scope*/
/*3961*/            /*Scope*/ 97, /*->4059*/
/*3962*/              OPC_RecordChild0, // #2 = $Vm
/*3963*/              OPC_MoveChild1,
/*3964*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3967*/              OPC_Scope, 44, /*->4013*/ // 2 children in Scope
/*3969*/                OPC_CheckChild0Same, 0,
/*3971*/                OPC_MoveChild1,
/*3972*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3975*/                OPC_MoveChild0,
/*3976*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3979*/                OPC_MoveChild0,
/*3980*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3983*/                OPC_MoveParent,
/*3984*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3986*/                OPC_CheckType, MVT::v16i8,
/*3988*/                OPC_MoveParent,
/*3989*/                OPC_MoveParent,
/*3990*/                OPC_MoveParent,
/*3991*/                OPC_MoveParent,
/*3992*/                OPC_CheckType, MVT::v4i32,
/*3994*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3996*/                OPC_EmitInteger, MVT::i32, 14, 
/*3999*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4002*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4013*/              /*Scope*/ 44, /*->4058*/
/*4014*/                OPC_MoveChild0,
/*4015*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4018*/                OPC_MoveChild0,
/*4019*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4022*/                OPC_MoveChild0,
/*4023*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4026*/                OPC_MoveParent,
/*4027*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4029*/                OPC_CheckType, MVT::v16i8,
/*4031*/                OPC_MoveParent,
/*4032*/                OPC_MoveParent,
/*4033*/                OPC_CheckChild1Same, 0,
/*4035*/                OPC_MoveParent,
/*4036*/                OPC_MoveParent,
/*4037*/                OPC_CheckType, MVT::v4i32,
/*4039*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4041*/                OPC_EmitInteger, MVT::i32, 14, 
/*4044*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4047*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4058*/              0, /*End of Scope*/
/*4059*/            /*Scope*/ 98, /*->4158*/
/*4060*/              OPC_MoveChild0,
/*4061*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4064*/              OPC_Scope, 45, /*->4111*/ // 2 children in Scope
/*4066*/                OPC_CheckChild0Same, 0,
/*4068*/                OPC_MoveChild1,
/*4069*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4072*/                OPC_MoveChild0,
/*4073*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4076*/                OPC_MoveChild0,
/*4077*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4080*/                OPC_MoveParent,
/*4081*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4083*/                OPC_CheckType, MVT::v16i8,
/*4085*/                OPC_MoveParent,
/*4086*/                OPC_MoveParent,
/*4087*/                OPC_MoveParent,
/*4088*/                OPC_RecordChild1, // #2 = $Vm
/*4089*/                OPC_MoveParent,
/*4090*/                OPC_CheckType, MVT::v4i32,
/*4092*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4094*/                OPC_EmitInteger, MVT::i32, 14, 
/*4097*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4100*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4111*/              /*Scope*/ 45, /*->4157*/
/*4112*/                OPC_MoveChild0,
/*4113*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4116*/                OPC_MoveChild0,
/*4117*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4120*/                OPC_MoveChild0,
/*4121*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4124*/                OPC_MoveParent,
/*4125*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4127*/                OPC_CheckType, MVT::v16i8,
/*4129*/                OPC_MoveParent,
/*4130*/                OPC_MoveParent,
/*4131*/                OPC_CheckChild1Same, 0,
/*4133*/                OPC_MoveParent,
/*4134*/                OPC_RecordChild1, // #2 = $Vm
/*4135*/                OPC_MoveParent,
/*4136*/                OPC_CheckType, MVT::v4i32,
/*4138*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4140*/                OPC_EmitInteger, MVT::i32, 14, 
/*4143*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4146*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4157*/              0, /*End of Scope*/
/*4158*/            0, /*End of Scope*/
/*4159*/          /*Scope*/ 40|128,1/*168*/, /*->4329*/
/*4161*/            OPC_MoveChild1,
/*4162*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4165*/            OPC_Scope, 80, /*->4247*/ // 2 children in Scope
/*4167*/              OPC_RecordChild0, // #1 = $Vd
/*4168*/              OPC_MoveChild1,
/*4169*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4172*/              OPC_MoveChild0,
/*4173*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4176*/              OPC_MoveChild0,
/*4177*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4180*/              OPC_MoveParent,
/*4181*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4183*/              OPC_CheckType, MVT::v16i8,
/*4185*/              OPC_MoveParent,
/*4186*/              OPC_MoveParent,
/*4187*/              OPC_MoveParent,
/*4188*/              OPC_MoveParent,
/*4189*/              OPC_MoveChild1,
/*4190*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4193*/              OPC_Scope, 25, /*->4220*/ // 2 children in Scope
/*4195*/                OPC_RecordChild0, // #2 = $Vn
/*4196*/                OPC_CheckChild1Same, 1,
/*4198*/                OPC_MoveParent,
/*4199*/                OPC_CheckType, MVT::v4i32,
/*4201*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4203*/                OPC_EmitInteger, MVT::i32, 14, 
/*4206*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4209*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4220*/              /*Scope*/ 25, /*->4246*/
/*4221*/                OPC_CheckChild0Same, 1,
/*4223*/                OPC_RecordChild1, // #2 = $Vn
/*4224*/                OPC_MoveParent,
/*4225*/                OPC_CheckType, MVT::v4i32,
/*4227*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4229*/                OPC_EmitInteger, MVT::i32, 14, 
/*4232*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4235*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4246*/              0, /*End of Scope*/
/*4247*/            /*Scope*/ 80, /*->4328*/
/*4248*/              OPC_MoveChild0,
/*4249*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4252*/              OPC_MoveChild0,
/*4253*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4256*/              OPC_MoveChild0,
/*4257*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4260*/              OPC_MoveParent,
/*4261*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4263*/              OPC_CheckType, MVT::v16i8,
/*4265*/              OPC_MoveParent,
/*4266*/              OPC_MoveParent,
/*4267*/              OPC_RecordChild1, // #1 = $Vd
/*4268*/              OPC_MoveParent,
/*4269*/              OPC_MoveParent,
/*4270*/              OPC_MoveChild1,
/*4271*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4274*/              OPC_Scope, 25, /*->4301*/ // 2 children in Scope
/*4276*/                OPC_RecordChild0, // #2 = $Vn
/*4277*/                OPC_CheckChild1Same, 1,
/*4279*/                OPC_MoveParent,
/*4280*/                OPC_CheckType, MVT::v4i32,
/*4282*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4284*/                OPC_EmitInteger, MVT::i32, 14, 
/*4287*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4290*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4301*/              /*Scope*/ 25, /*->4327*/
/*4302*/                OPC_CheckChild0Same, 1,
/*4304*/                OPC_RecordChild1, // #2 = $Vn
/*4305*/                OPC_MoveParent,
/*4306*/                OPC_CheckType, MVT::v4i32,
/*4308*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4310*/                OPC_EmitInteger, MVT::i32, 14, 
/*4313*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4316*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4327*/              0, /*End of Scope*/
/*4328*/            0, /*End of Scope*/
/*4329*/          0, /*End of Scope*/
/*4330*/        /*Scope*/ 42|128,1/*170*/, /*->4502*/
/*4332*/          OPC_MoveChild0,
/*4333*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4336*/          OPC_Scope, 81, /*->4419*/ // 2 children in Scope
/*4338*/            OPC_RecordChild0, // #0 = $Vd
/*4339*/            OPC_MoveChild1,
/*4340*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4343*/            OPC_MoveChild0,
/*4344*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4347*/            OPC_MoveChild0,
/*4348*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4351*/            OPC_MoveParent,
/*4352*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4354*/            OPC_CheckType, MVT::v16i8,
/*4356*/            OPC_MoveParent,
/*4357*/            OPC_MoveParent,
/*4358*/            OPC_MoveParent,
/*4359*/            OPC_RecordChild1, // #1 = $Vm
/*4360*/            OPC_MoveParent,
/*4361*/            OPC_MoveChild1,
/*4362*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4365*/            OPC_Scope, 25, /*->4392*/ // 2 children in Scope
/*4367*/              OPC_RecordChild0, // #2 = $Vn
/*4368*/              OPC_CheckChild1Same, 0,
/*4370*/              OPC_MoveParent,
/*4371*/              OPC_CheckType, MVT::v4i32,
/*4373*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4375*/              OPC_EmitInteger, MVT::i32, 14, 
/*4378*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4381*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4392*/            /*Scope*/ 25, /*->4418*/
/*4393*/              OPC_CheckChild0Same, 0,
/*4395*/              OPC_RecordChild1, // #2 = $Vn
/*4396*/              OPC_MoveParent,
/*4397*/              OPC_CheckType, MVT::v4i32,
/*4399*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4401*/              OPC_EmitInteger, MVT::i32, 14, 
/*4404*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4407*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4418*/            0, /*End of Scope*/
/*4419*/          /*Scope*/ 81, /*->4501*/
/*4420*/            OPC_MoveChild0,
/*4421*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4424*/            OPC_MoveChild0,
/*4425*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4428*/            OPC_MoveChild0,
/*4429*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4432*/            OPC_MoveParent,
/*4433*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4435*/            OPC_CheckType, MVT::v16i8,
/*4437*/            OPC_MoveParent,
/*4438*/            OPC_MoveParent,
/*4439*/            OPC_RecordChild1, // #0 = $Vd
/*4440*/            OPC_MoveParent,
/*4441*/            OPC_RecordChild1, // #1 = $Vm
/*4442*/            OPC_MoveParent,
/*4443*/            OPC_MoveChild1,
/*4444*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4447*/            OPC_Scope, 25, /*->4474*/ // 2 children in Scope
/*4449*/              OPC_RecordChild0, // #2 = $Vn
/*4450*/              OPC_CheckChild1Same, 0,
/*4452*/              OPC_MoveParent,
/*4453*/              OPC_CheckType, MVT::v4i32,
/*4455*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4457*/              OPC_EmitInteger, MVT::i32, 14, 
/*4460*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4463*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4474*/            /*Scope*/ 25, /*->4500*/
/*4475*/              OPC_CheckChild0Same, 0,
/*4477*/              OPC_RecordChild1, // #2 = $Vn
/*4478*/              OPC_MoveParent,
/*4479*/              OPC_CheckType, MVT::v4i32,
/*4481*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4483*/              OPC_EmitInteger, MVT::i32, 14, 
/*4486*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4489*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4500*/            0, /*End of Scope*/
/*4501*/          0, /*End of Scope*/
/*4502*/        /*Scope*/ 17|128,4/*529*/, /*->5033*/
/*4504*/          OPC_RecordChild0, // #0 = $Vn
/*4505*/          OPC_Scope, 98|128,2/*354*/, /*->4862*/ // 2 children in Scope
/*4508*/            OPC_RecordChild1, // #1 = $Vd
/*4509*/            OPC_MoveParent,
/*4510*/            OPC_MoveChild1,
/*4511*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4514*/            OPC_Scope, 49, /*->4565*/ // 4 children in Scope
/*4516*/              OPC_RecordChild0, // #2 = $Vm
/*4517*/              OPC_MoveChild1,
/*4518*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4521*/              OPC_MoveChild0,
/*4522*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4525*/              OPC_MoveChild0,
/*4526*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4529*/              OPC_MoveChild0,
/*4530*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4533*/              OPC_MoveParent,
/*4534*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4536*/              OPC_CheckType, MVT::v16i8,
/*4538*/              OPC_MoveParent,
/*4539*/              OPC_MoveParent,
/*4540*/              OPC_CheckChild1Same, 1,
/*4542*/              OPC_MoveParent,
/*4543*/              OPC_MoveParent,
/*4544*/              OPC_CheckType, MVT::v2i64,
/*4546*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4548*/              OPC_EmitInteger, MVT::i32, 14, 
/*4551*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4554*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4565*/            /*Scope*/ 98, /*->4664*/
/*4566*/              OPC_MoveChild0,
/*4567*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4570*/              OPC_Scope, 45, /*->4617*/ // 2 children in Scope
/*4572*/                OPC_CheckChild0Same, 1,
/*4574*/                OPC_MoveChild1,
/*4575*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4578*/                OPC_MoveChild0,
/*4579*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4582*/                OPC_MoveChild0,
/*4583*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4586*/                OPC_MoveParent,
/*4587*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4589*/                OPC_CheckType, MVT::v16i8,
/*4591*/                OPC_MoveParent,
/*4592*/                OPC_MoveParent,
/*4593*/                OPC_MoveParent,
/*4594*/                OPC_RecordChild1, // #2 = $Vm
/*4595*/                OPC_MoveParent,
/*4596*/                OPC_CheckType, MVT::v2i64,
/*4598*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4600*/                OPC_EmitInteger, MVT::i32, 14, 
/*4603*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4606*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4617*/              /*Scope*/ 45, /*->4663*/
/*4618*/                OPC_MoveChild0,
/*4619*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4622*/                OPC_MoveChild0,
/*4623*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4626*/                OPC_MoveChild0,
/*4627*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4630*/                OPC_MoveParent,
/*4631*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4633*/                OPC_CheckType, MVT::v16i8,
/*4635*/                OPC_MoveParent,
/*4636*/                OPC_MoveParent,
/*4637*/                OPC_CheckChild1Same, 1,
/*4639*/                OPC_MoveParent,
/*4640*/                OPC_RecordChild1, // #2 = $Vm
/*4641*/                OPC_MoveParent,
/*4642*/                OPC_CheckType, MVT::v2i64,
/*4644*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4646*/                OPC_EmitInteger, MVT::i32, 14, 
/*4649*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4652*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4663*/              0, /*End of Scope*/
/*4664*/            /*Scope*/ 97, /*->4762*/
/*4665*/              OPC_RecordChild0, // #2 = $Vm
/*4666*/              OPC_MoveChild1,
/*4667*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4670*/              OPC_Scope, 44, /*->4716*/ // 2 children in Scope
/*4672*/                OPC_CheckChild0Same, 0,
/*4674*/                OPC_MoveChild1,
/*4675*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4678*/                OPC_MoveChild0,
/*4679*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4682*/                OPC_MoveChild0,
/*4683*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4686*/                OPC_MoveParent,
/*4687*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4689*/                OPC_CheckType, MVT::v16i8,
/*4691*/                OPC_MoveParent,
/*4692*/                OPC_MoveParent,
/*4693*/                OPC_MoveParent,
/*4694*/                OPC_MoveParent,
/*4695*/                OPC_CheckType, MVT::v2i64,
/*4697*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4699*/                OPC_EmitInteger, MVT::i32, 14, 
/*4702*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4705*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4716*/              /*Scope*/ 44, /*->4761*/
/*4717*/                OPC_MoveChild0,
/*4718*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4721*/                OPC_MoveChild0,
/*4722*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4725*/                OPC_MoveChild0,
/*4726*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4729*/                OPC_MoveParent,
/*4730*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4732*/                OPC_CheckType, MVT::v16i8,
/*4734*/                OPC_MoveParent,
/*4735*/                OPC_MoveParent,
/*4736*/                OPC_CheckChild1Same, 0,
/*4738*/                OPC_MoveParent,
/*4739*/                OPC_MoveParent,
/*4740*/                OPC_CheckType, MVT::v2i64,
/*4742*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4744*/                OPC_EmitInteger, MVT::i32, 14, 
/*4747*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4750*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4761*/              0, /*End of Scope*/
/*4762*/            /*Scope*/ 98, /*->4861*/
/*4763*/              OPC_MoveChild0,
/*4764*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4767*/              OPC_Scope, 45, /*->4814*/ // 2 children in Scope
/*4769*/                OPC_CheckChild0Same, 0,
/*4771*/                OPC_MoveChild1,
/*4772*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4775*/                OPC_MoveChild0,
/*4776*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4779*/                OPC_MoveChild0,
/*4780*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4783*/                OPC_MoveParent,
/*4784*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4786*/                OPC_CheckType, MVT::v16i8,
/*4788*/                OPC_MoveParent,
/*4789*/                OPC_MoveParent,
/*4790*/                OPC_MoveParent,
/*4791*/                OPC_RecordChild1, // #2 = $Vm
/*4792*/                OPC_MoveParent,
/*4793*/                OPC_CheckType, MVT::v2i64,
/*4795*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4797*/                OPC_EmitInteger, MVT::i32, 14, 
/*4800*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4803*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4814*/              /*Scope*/ 45, /*->4860*/
/*4815*/                OPC_MoveChild0,
/*4816*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4819*/                OPC_MoveChild0,
/*4820*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4823*/                OPC_MoveChild0,
/*4824*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4827*/                OPC_MoveParent,
/*4828*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4830*/                OPC_CheckType, MVT::v16i8,
/*4832*/                OPC_MoveParent,
/*4833*/                OPC_MoveParent,
/*4834*/                OPC_CheckChild1Same, 0,
/*4836*/                OPC_MoveParent,
/*4837*/                OPC_RecordChild1, // #2 = $Vm
/*4838*/                OPC_MoveParent,
/*4839*/                OPC_CheckType, MVT::v2i64,
/*4841*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4843*/                OPC_EmitInteger, MVT::i32, 14, 
/*4846*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4849*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4860*/              0, /*End of Scope*/
/*4861*/            0, /*End of Scope*/
/*4862*/          /*Scope*/ 40|128,1/*168*/, /*->5032*/
/*4864*/            OPC_MoveChild1,
/*4865*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4868*/            OPC_Scope, 80, /*->4950*/ // 2 children in Scope
/*4870*/              OPC_RecordChild0, // #1 = $Vd
/*4871*/              OPC_MoveChild1,
/*4872*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4875*/              OPC_MoveChild0,
/*4876*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4879*/              OPC_MoveChild0,
/*4880*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4883*/              OPC_MoveParent,
/*4884*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4886*/              OPC_CheckType, MVT::v16i8,
/*4888*/              OPC_MoveParent,
/*4889*/              OPC_MoveParent,
/*4890*/              OPC_MoveParent,
/*4891*/              OPC_MoveParent,
/*4892*/              OPC_MoveChild1,
/*4893*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4896*/              OPC_Scope, 25, /*->4923*/ // 2 children in Scope
/*4898*/                OPC_RecordChild0, // #2 = $Vn
/*4899*/                OPC_CheckChild1Same, 1,
/*4901*/                OPC_MoveParent,
/*4902*/                OPC_CheckType, MVT::v2i64,
/*4904*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4906*/                OPC_EmitInteger, MVT::i32, 14, 
/*4909*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4912*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4923*/              /*Scope*/ 25, /*->4949*/
/*4924*/                OPC_CheckChild0Same, 1,
/*4926*/                OPC_RecordChild1, // #2 = $Vn
/*4927*/                OPC_MoveParent,
/*4928*/                OPC_CheckType, MVT::v2i64,
/*4930*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4932*/                OPC_EmitInteger, MVT::i32, 14, 
/*4935*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4938*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4949*/              0, /*End of Scope*/
/*4950*/            /*Scope*/ 80, /*->5031*/
/*4951*/              OPC_MoveChild0,
/*4952*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4955*/              OPC_MoveChild0,
/*4956*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4959*/              OPC_MoveChild0,
/*4960*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4963*/              OPC_MoveParent,
/*4964*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4966*/              OPC_CheckType, MVT::v16i8,
/*4968*/              OPC_MoveParent,
/*4969*/              OPC_MoveParent,
/*4970*/              OPC_RecordChild1, // #1 = $Vd
/*4971*/              OPC_MoveParent,
/*4972*/              OPC_MoveParent,
/*4973*/              OPC_MoveChild1,
/*4974*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4977*/              OPC_Scope, 25, /*->5004*/ // 2 children in Scope
/*4979*/                OPC_RecordChild0, // #2 = $Vn
/*4980*/                OPC_CheckChild1Same, 1,
/*4982*/                OPC_MoveParent,
/*4983*/                OPC_CheckType, MVT::v2i64,
/*4985*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4987*/                OPC_EmitInteger, MVT::i32, 14, 
/*4990*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4993*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5004*/              /*Scope*/ 25, /*->5030*/
/*5005*/                OPC_CheckChild0Same, 1,
/*5007*/                OPC_RecordChild1, // #2 = $Vn
/*5008*/                OPC_MoveParent,
/*5009*/                OPC_CheckType, MVT::v2i64,
/*5011*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5013*/                OPC_EmitInteger, MVT::i32, 14, 
/*5016*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5019*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5030*/              0, /*End of Scope*/
/*5031*/            0, /*End of Scope*/
/*5032*/          0, /*End of Scope*/
/*5033*/        /*Scope*/ 42|128,1/*170*/, /*->5205*/
/*5035*/          OPC_MoveChild0,
/*5036*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5039*/          OPC_Scope, 81, /*->5122*/ // 2 children in Scope
/*5041*/            OPC_RecordChild0, // #0 = $Vd
/*5042*/            OPC_MoveChild1,
/*5043*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5046*/            OPC_MoveChild0,
/*5047*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5050*/            OPC_MoveChild0,
/*5051*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5054*/            OPC_MoveParent,
/*5055*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5057*/            OPC_CheckType, MVT::v16i8,
/*5059*/            OPC_MoveParent,
/*5060*/            OPC_MoveParent,
/*5061*/            OPC_MoveParent,
/*5062*/            OPC_RecordChild1, // #1 = $Vm
/*5063*/            OPC_MoveParent,
/*5064*/            OPC_MoveChild1,
/*5065*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5068*/            OPC_Scope, 25, /*->5095*/ // 2 children in Scope
/*5070*/              OPC_RecordChild0, // #2 = $Vn
/*5071*/              OPC_CheckChild1Same, 0,
/*5073*/              OPC_MoveParent,
/*5074*/              OPC_CheckType, MVT::v2i64,
/*5076*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5078*/              OPC_EmitInteger, MVT::i32, 14, 
/*5081*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5084*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5095*/            /*Scope*/ 25, /*->5121*/
/*5096*/              OPC_CheckChild0Same, 0,
/*5098*/              OPC_RecordChild1, // #2 = $Vn
/*5099*/              OPC_MoveParent,
/*5100*/              OPC_CheckType, MVT::v2i64,
/*5102*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5104*/              OPC_EmitInteger, MVT::i32, 14, 
/*5107*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5110*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5121*/            0, /*End of Scope*/
/*5122*/          /*Scope*/ 81, /*->5204*/
/*5123*/            OPC_MoveChild0,
/*5124*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5127*/            OPC_MoveChild0,
/*5128*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5131*/            OPC_MoveChild0,
/*5132*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5135*/            OPC_MoveParent,
/*5136*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5138*/            OPC_CheckType, MVT::v16i8,
/*5140*/            OPC_MoveParent,
/*5141*/            OPC_MoveParent,
/*5142*/            OPC_RecordChild1, // #0 = $Vd
/*5143*/            OPC_MoveParent,
/*5144*/            OPC_RecordChild1, // #1 = $Vm
/*5145*/            OPC_MoveParent,
/*5146*/            OPC_MoveChild1,
/*5147*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5150*/            OPC_Scope, 25, /*->5177*/ // 2 children in Scope
/*5152*/              OPC_RecordChild0, // #2 = $Vn
/*5153*/              OPC_CheckChild1Same, 0,
/*5155*/              OPC_MoveParent,
/*5156*/              OPC_CheckType, MVT::v2i64,
/*5158*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5160*/              OPC_EmitInteger, MVT::i32, 14, 
/*5163*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5166*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5177*/            /*Scope*/ 25, /*->5203*/
/*5178*/              OPC_CheckChild0Same, 0,
/*5180*/              OPC_RecordChild1, // #2 = $Vn
/*5181*/              OPC_MoveParent,
/*5182*/              OPC_CheckType, MVT::v2i64,
/*5184*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5186*/              OPC_EmitInteger, MVT::i32, 14, 
/*5189*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5192*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5203*/            0, /*End of Scope*/
/*5204*/          0, /*End of Scope*/
/*5205*/        0, /*End of Scope*/
/*5206*/      /*Scope*/ 118, /*->5325*/
/*5207*/        OPC_RecordChild0, // #0 = $Vn
/*5208*/        OPC_MoveChild1,
/*5209*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5212*/        OPC_Scope, 68, /*->5282*/ // 2 children in Scope
/*5214*/          OPC_RecordChild0, // #1 = $Vm
/*5215*/          OPC_MoveChild1,
/*5216*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5219*/          OPC_MoveChild0,
/*5220*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5223*/          OPC_MoveChild0,
/*5224*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5227*/          OPC_MoveParent,
/*5228*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5230*/          OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->5256
/*5233*/            OPC_MoveParent,
/*5234*/            OPC_MoveParent,
/*5235*/            OPC_MoveParent,
/*5236*/            OPC_CheckType, MVT::v2i32,
/*5238*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5240*/            OPC_EmitInteger, MVT::i32, 14, 
/*5243*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5246*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5256*/          /*SwitchType*/ 23, MVT::v16i8,// ->5281
/*5258*/            OPC_MoveParent,
/*5259*/            OPC_MoveParent,
/*5260*/            OPC_MoveParent,
/*5261*/            OPC_CheckType, MVT::v4i32,
/*5263*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5265*/            OPC_EmitInteger, MVT::i32, 14, 
/*5268*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5271*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5281*/          0, // EndSwitchType
/*5282*/        /*Scope*/ 41, /*->5324*/
/*5283*/          OPC_MoveChild0,
/*5284*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5287*/          OPC_MoveChild0,
/*5288*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5291*/          OPC_MoveChild0,
/*5292*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5295*/          OPC_MoveParent,
/*5296*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5298*/          OPC_CheckType, MVT::v8i8,
/*5300*/          OPC_MoveParent,
/*5301*/          OPC_MoveParent,
/*5302*/          OPC_RecordChild1, // #1 = $Vm
/*5303*/          OPC_MoveParent,
/*5304*/          OPC_CheckType, MVT::v2i32,
/*5306*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5308*/          OPC_EmitInteger, MVT::i32, 14, 
/*5311*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5314*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5324*/        0, /*End of Scope*/
/*5325*/      /*Scope*/ 92, /*->5418*/
/*5326*/        OPC_MoveChild0,
/*5327*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5330*/        OPC_Scope, 42, /*->5374*/ // 2 children in Scope
/*5332*/          OPC_RecordChild0, // #0 = $Vm
/*5333*/          OPC_MoveChild1,
/*5334*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5337*/          OPC_MoveChild0,
/*5338*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5341*/          OPC_MoveChild0,
/*5342*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5345*/          OPC_MoveParent,
/*5346*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5348*/          OPC_CheckType, MVT::v8i8,
/*5350*/          OPC_MoveParent,
/*5351*/          OPC_MoveParent,
/*5352*/          OPC_MoveParent,
/*5353*/          OPC_RecordChild1, // #1 = $Vn
/*5354*/          OPC_CheckType, MVT::v2i32,
/*5356*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5358*/          OPC_EmitInteger, MVT::i32, 14, 
/*5361*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5364*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5374*/        /*Scope*/ 42, /*->5417*/
/*5375*/          OPC_MoveChild0,
/*5376*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5379*/          OPC_MoveChild0,
/*5380*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5383*/          OPC_MoveChild0,
/*5384*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5387*/          OPC_MoveParent,
/*5388*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5390*/          OPC_CheckType, MVT::v8i8,
/*5392*/          OPC_MoveParent,
/*5393*/          OPC_MoveParent,
/*5394*/          OPC_RecordChild1, // #0 = $Vm
/*5395*/          OPC_MoveParent,
/*5396*/          OPC_RecordChild1, // #1 = $Vn
/*5397*/          OPC_CheckType, MVT::v2i32,
/*5399*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5401*/          OPC_EmitInteger, MVT::i32, 14, 
/*5404*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5407*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5417*/        0, /*End of Scope*/
/*5418*/      /*Scope*/ 46, /*->5465*/
/*5419*/        OPC_RecordChild0, // #0 = $Vn
/*5420*/        OPC_MoveChild1,
/*5421*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5424*/        OPC_MoveChild0,
/*5425*/        OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5428*/        OPC_MoveChild0,
/*5429*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5432*/        OPC_MoveChild0,
/*5433*/        OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5436*/        OPC_MoveParent,
/*5437*/        OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5439*/        OPC_CheckType, MVT::v16i8,
/*5441*/        OPC_MoveParent,
/*5442*/        OPC_MoveParent,
/*5443*/        OPC_RecordChild1, // #1 = $Vm
/*5444*/        OPC_MoveParent,
/*5445*/        OPC_CheckType, MVT::v4i32,
/*5447*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5449*/        OPC_EmitInteger, MVT::i32, 14, 
/*5452*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5455*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5465*/      /*Scope*/ 92, /*->5558*/
/*5466*/        OPC_MoveChild0,
/*5467*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5470*/        OPC_Scope, 42, /*->5514*/ // 2 children in Scope
/*5472*/          OPC_RecordChild0, // #0 = $Vm
/*5473*/          OPC_MoveChild1,
/*5474*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5477*/          OPC_MoveChild0,
/*5478*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5481*/          OPC_MoveChild0,
/*5482*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5485*/          OPC_MoveParent,
/*5486*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5488*/          OPC_CheckType, MVT::v16i8,
/*5490*/          OPC_MoveParent,
/*5491*/          OPC_MoveParent,
/*5492*/          OPC_MoveParent,
/*5493*/          OPC_RecordChild1, // #1 = $Vn
/*5494*/          OPC_CheckType, MVT::v4i32,
/*5496*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5498*/          OPC_EmitInteger, MVT::i32, 14, 
/*5501*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5504*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5514*/        /*Scope*/ 42, /*->5557*/
/*5515*/          OPC_MoveChild0,
/*5516*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5519*/          OPC_MoveChild0,
/*5520*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5523*/          OPC_MoveChild0,
/*5524*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5527*/          OPC_MoveParent,
/*5528*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5530*/          OPC_CheckType, MVT::v16i8,
/*5532*/          OPC_MoveParent,
/*5533*/          OPC_MoveParent,
/*5534*/          OPC_RecordChild1, // #0 = $Vm
/*5535*/          OPC_MoveParent,
/*5536*/          OPC_RecordChild1, // #1 = $Vn
/*5537*/          OPC_CheckType, MVT::v4i32,
/*5539*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5541*/          OPC_EmitInteger, MVT::i32, 14, 
/*5544*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5547*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5557*/        0, /*End of Scope*/
/*5558*/      /*Scope*/ 44, /*->5603*/
/*5559*/        OPC_RecordChild0, // #0 = $Vn
/*5560*/        OPC_RecordChild1, // #1 = $Vm
/*5561*/        OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->5582
/*5564*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5566*/          OPC_EmitInteger, MVT::i32, 14, 
/*5569*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5572*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5582*/        /*SwitchType*/ 18, MVT::v4i32,// ->5602
/*5584*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5586*/          OPC_EmitInteger, MVT::i32, 14, 
/*5589*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5592*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5602*/        0, // EndSwitchType
/*5603*/      0, /*End of Scope*/
/*5604*/    /*SwitchOpcode*/ 114|128,77/*9970*/, TARGET_VAL(ISD::ADD),// ->15578
/*5608*/      OPC_Scope, 0|128,3/*384*/, /*->5995*/ // 51 children in Scope
/*5611*/        OPC_RecordChild0, // #0 = $Rn
/*5612*/        OPC_MoveChild1,
/*5613*/        OPC_Scope, 46, /*->5661*/ // 8 children in Scope
/*5615*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5618*/          OPC_MoveChild0,
/*5619*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5622*/          OPC_RecordChild0, // #1 = $Rm
/*5623*/          OPC_RecordChild1, // #2 = $rot
/*5624*/          OPC_MoveChild1,
/*5625*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5628*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5630*/          OPC_CheckType, MVT::i32,
/*5632*/          OPC_MoveParent,
/*5633*/          OPC_MoveParent,
/*5634*/          OPC_MoveParent,
/*5635*/          OPC_CheckType, MVT::i32,
/*5637*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5639*/          OPC_EmitConvertToTarget, 2,
/*5641*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5644*/          OPC_EmitInteger, MVT::i32, 14, 
/*5647*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5650*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*5661*/        /*Scope*/ 47, /*->5709*/
/*5662*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5666*/          OPC_MoveChild0,
/*5667*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5670*/          OPC_RecordChild0, // #1 = $Rm
/*5671*/          OPC_RecordChild1, // #2 = $rot
/*5672*/          OPC_MoveChild1,
/*5673*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5676*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5678*/          OPC_CheckType, MVT::i32,
/*5680*/          OPC_MoveParent,
/*5681*/          OPC_MoveParent,
/*5682*/          OPC_MoveParent,
/*5683*/          OPC_CheckType, MVT::i32,
/*5685*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5687*/          OPC_EmitConvertToTarget, 2,
/*5689*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5692*/          OPC_EmitInteger, MVT::i32, 14, 
/*5695*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5698*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*5709*/        /*Scope*/ 46, /*->5756*/
/*5710*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5713*/          OPC_MoveChild0,
/*5714*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5717*/          OPC_RecordChild0, // #1 = $Rm
/*5718*/          OPC_RecordChild1, // #2 = $rot
/*5719*/          OPC_MoveChild1,
/*5720*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5723*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5725*/          OPC_CheckType, MVT::i32,
/*5727*/          OPC_MoveParent,
/*5728*/          OPC_MoveParent,
/*5729*/          OPC_MoveParent,
/*5730*/          OPC_CheckType, MVT::i32,
/*5732*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5734*/          OPC_EmitConvertToTarget, 2,
/*5736*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5739*/          OPC_EmitInteger, MVT::i32, 14, 
/*5742*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5745*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5756*/        /*Scope*/ 47, /*->5804*/
/*5757*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5761*/          OPC_MoveChild0,
/*5762*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5765*/          OPC_RecordChild0, // #1 = $Rm
/*5766*/          OPC_RecordChild1, // #2 = $rot
/*5767*/          OPC_MoveChild1,
/*5768*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5771*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*5773*/          OPC_CheckType, MVT::i32,
/*5775*/          OPC_MoveParent,
/*5776*/          OPC_MoveParent,
/*5777*/          OPC_MoveParent,
/*5778*/          OPC_CheckType, MVT::i32,
/*5780*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5782*/          OPC_EmitConvertToTarget, 2,
/*5784*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5787*/          OPC_EmitInteger, MVT::i32, 14, 
/*5790*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5793*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5804*/        /*Scope*/ 46, /*->5851*/
/*5805*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5808*/          OPC_MoveChild0,
/*5809*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5812*/          OPC_RecordChild0, // #1 = $Rm
/*5813*/          OPC_RecordChild1, // #2 = $rot
/*5814*/          OPC_MoveChild1,
/*5815*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5818*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5820*/          OPC_CheckType, MVT::i32,
/*5822*/          OPC_MoveParent,
/*5823*/          OPC_MoveParent,
/*5824*/          OPC_MoveParent,
/*5825*/          OPC_CheckType, MVT::i32,
/*5827*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*5829*/          OPC_EmitConvertToTarget, 2,
/*5831*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5834*/          OPC_EmitInteger, MVT::i32, 14, 
/*5837*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5840*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5851*/        /*Scope*/ 47, /*->5899*/
/*5852*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5856*/          OPC_MoveChild0,
/*5857*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5860*/          OPC_RecordChild0, // #1 = $Rm
/*5861*/          OPC_RecordChild1, // #2 = $rot
/*5862*/          OPC_MoveChild1,
/*5863*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5866*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5868*/          OPC_CheckType, MVT::i32,
/*5870*/          OPC_MoveParent,
/*5871*/          OPC_MoveParent,
/*5872*/          OPC_MoveParent,
/*5873*/          OPC_CheckType, MVT::i32,
/*5875*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*5877*/          OPC_EmitConvertToTarget, 2,
/*5879*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5882*/          OPC_EmitInteger, MVT::i32, 14, 
/*5885*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5888*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5899*/        /*Scope*/ 46, /*->5946*/
/*5900*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5903*/          OPC_MoveChild0,
/*5904*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5907*/          OPC_RecordChild0, // #1 = $Rm
/*5908*/          OPC_RecordChild1, // #2 = $rot
/*5909*/          OPC_MoveChild1,
/*5910*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5913*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5915*/          OPC_CheckType, MVT::i32,
/*5917*/          OPC_MoveParent,
/*5918*/          OPC_MoveParent,
/*5919*/          OPC_MoveParent,
/*5920*/          OPC_CheckType, MVT::i32,
/*5922*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*5924*/          OPC_EmitConvertToTarget, 2,
/*5926*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5929*/          OPC_EmitInteger, MVT::i32, 14, 
/*5932*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5935*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5946*/        /*Scope*/ 47, /*->5994*/
/*5947*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5951*/          OPC_MoveChild0,
/*5952*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5955*/          OPC_RecordChild0, // #1 = $Rm
/*5956*/          OPC_RecordChild1, // #2 = $rot
/*5957*/          OPC_MoveChild1,
/*5958*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5961*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*5963*/          OPC_CheckType, MVT::i32,
/*5965*/          OPC_MoveParent,
/*5966*/          OPC_MoveParent,
/*5967*/          OPC_MoveParent,
/*5968*/          OPC_CheckType, MVT::i32,
/*5970*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*5972*/          OPC_EmitConvertToTarget, 2,
/*5974*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5977*/          OPC_EmitInteger, MVT::i32, 14, 
/*5980*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5983*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5994*/        0, /*End of Scope*/
/*5995*/      /*Scope*/ 7|128,3/*391*/, /*->6388*/
/*5997*/        OPC_MoveChild0,
/*5998*/        OPC_Scope, 47, /*->6047*/ // 8 children in Scope
/*6000*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6003*/          OPC_MoveChild0,
/*6004*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6007*/          OPC_RecordChild0, // #0 = $Rm
/*6008*/          OPC_RecordChild1, // #1 = $rot
/*6009*/          OPC_MoveChild1,
/*6010*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6013*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6015*/          OPC_CheckType, MVT::i32,
/*6017*/          OPC_MoveParent,
/*6018*/          OPC_MoveParent,
/*6019*/          OPC_MoveParent,
/*6020*/          OPC_RecordChild1, // #2 = $Rn
/*6021*/          OPC_CheckType, MVT::i32,
/*6023*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6025*/          OPC_EmitConvertToTarget, 1,
/*6027*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6030*/          OPC_EmitInteger, MVT::i32, 14, 
/*6033*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6036*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*6047*/        /*Scope*/ 48, /*->6096*/
/*6048*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6052*/          OPC_MoveChild0,
/*6053*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6056*/          OPC_RecordChild0, // #0 = $Rm
/*6057*/          OPC_RecordChild1, // #1 = $rot
/*6058*/          OPC_MoveChild1,
/*6059*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6062*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6064*/          OPC_CheckType, MVT::i32,
/*6066*/          OPC_MoveParent,
/*6067*/          OPC_MoveParent,
/*6068*/          OPC_MoveParent,
/*6069*/          OPC_RecordChild1, // #2 = $Rn
/*6070*/          OPC_CheckType, MVT::i32,
/*6072*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6074*/          OPC_EmitConvertToTarget, 1,
/*6076*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6079*/          OPC_EmitInteger, MVT::i32, 14, 
/*6082*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6085*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*6096*/        /*Scope*/ 47, /*->6144*/
/*6097*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6100*/          OPC_MoveChild0,
/*6101*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6104*/          OPC_RecordChild0, // #0 = $Rm
/*6105*/          OPC_RecordChild1, // #1 = $rot
/*6106*/          OPC_MoveChild1,
/*6107*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6110*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6112*/          OPC_CheckType, MVT::i32,
/*6114*/          OPC_MoveParent,
/*6115*/          OPC_MoveParent,
/*6116*/          OPC_MoveParent,
/*6117*/          OPC_RecordChild1, // #2 = $Rn
/*6118*/          OPC_CheckType, MVT::i32,
/*6120*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6122*/          OPC_EmitConvertToTarget, 1,
/*6124*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6127*/          OPC_EmitInteger, MVT::i32, 14, 
/*6130*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6133*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6144*/        /*Scope*/ 48, /*->6193*/
/*6145*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6149*/          OPC_MoveChild0,
/*6150*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6153*/          OPC_RecordChild0, // #0 = $Rm
/*6154*/          OPC_RecordChild1, // #1 = $rot
/*6155*/          OPC_MoveChild1,
/*6156*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6159*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*6161*/          OPC_CheckType, MVT::i32,
/*6163*/          OPC_MoveParent,
/*6164*/          OPC_MoveParent,
/*6165*/          OPC_MoveParent,
/*6166*/          OPC_RecordChild1, // #2 = $Rn
/*6167*/          OPC_CheckType, MVT::i32,
/*6169*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6171*/          OPC_EmitConvertToTarget, 1,
/*6173*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6176*/          OPC_EmitInteger, MVT::i32, 14, 
/*6179*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6182*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6193*/        /*Scope*/ 47, /*->6241*/
/*6194*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6197*/          OPC_MoveChild0,
/*6198*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6201*/          OPC_RecordChild0, // #0 = $Rm
/*6202*/          OPC_RecordChild1, // #1 = $rot
/*6203*/          OPC_MoveChild1,
/*6204*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6207*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6209*/          OPC_CheckType, MVT::i32,
/*6211*/          OPC_MoveParent,
/*6212*/          OPC_MoveParent,
/*6213*/          OPC_MoveParent,
/*6214*/          OPC_RecordChild1, // #2 = $Rn
/*6215*/          OPC_CheckType, MVT::i32,
/*6217*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6219*/          OPC_EmitConvertToTarget, 1,
/*6221*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6224*/          OPC_EmitInteger, MVT::i32, 14, 
/*6227*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6230*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6241*/        /*Scope*/ 48, /*->6290*/
/*6242*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6246*/          OPC_MoveChild0,
/*6247*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6250*/          OPC_RecordChild0, // #0 = $Rm
/*6251*/          OPC_RecordChild1, // #1 = $rot
/*6252*/          OPC_MoveChild1,
/*6253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6256*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6258*/          OPC_CheckType, MVT::i32,
/*6260*/          OPC_MoveParent,
/*6261*/          OPC_MoveParent,
/*6262*/          OPC_MoveParent,
/*6263*/          OPC_RecordChild1, // #2 = $Rn
/*6264*/          OPC_CheckType, MVT::i32,
/*6266*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6268*/          OPC_EmitConvertToTarget, 1,
/*6270*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6273*/          OPC_EmitInteger, MVT::i32, 14, 
/*6276*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6279*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6290*/        /*Scope*/ 47, /*->6338*/
/*6291*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6294*/          OPC_MoveChild0,
/*6295*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6298*/          OPC_RecordChild0, // #0 = $Rm
/*6299*/          OPC_RecordChild1, // #1 = $rot
/*6300*/          OPC_MoveChild1,
/*6301*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6304*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6306*/          OPC_CheckType, MVT::i32,
/*6308*/          OPC_MoveParent,
/*6309*/          OPC_MoveParent,
/*6310*/          OPC_MoveParent,
/*6311*/          OPC_RecordChild1, // #2 = $Rn
/*6312*/          OPC_CheckType, MVT::i32,
/*6314*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6316*/          OPC_EmitConvertToTarget, 1,
/*6318*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6321*/          OPC_EmitInteger, MVT::i32, 14, 
/*6324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6327*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6338*/        /*Scope*/ 48, /*->6387*/
/*6339*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6343*/          OPC_MoveChild0,
/*6344*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6347*/          OPC_RecordChild0, // #0 = $Rm
/*6348*/          OPC_RecordChild1, // #1 = $rot
/*6349*/          OPC_MoveChild1,
/*6350*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6353*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*6355*/          OPC_CheckType, MVT::i32,
/*6357*/          OPC_MoveParent,
/*6358*/          OPC_MoveParent,
/*6359*/          OPC_MoveParent,
/*6360*/          OPC_RecordChild1, // #2 = $Rn
/*6361*/          OPC_CheckType, MVT::i32,
/*6363*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6365*/          OPC_EmitConvertToTarget, 1,
/*6367*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6370*/          OPC_EmitInteger, MVT::i32, 14, 
/*6373*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6376*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6387*/        0, /*End of Scope*/
/*6388*/      /*Scope*/ 126, /*->6515*/
/*6389*/        OPC_RecordChild0, // #0 = $Rn
/*6390*/        OPC_MoveChild1,
/*6391*/        OPC_Scope, 29, /*->6422*/ // 4 children in Scope
/*6393*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6396*/          OPC_RecordChild0, // #1 = $Rm
/*6397*/          OPC_MoveParent,
/*6398*/          OPC_CheckType, MVT::i32,
/*6400*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6402*/          OPC_EmitInteger, MVT::i32, 0, 
/*6405*/          OPC_EmitInteger, MVT::i32, 14, 
/*6408*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6411*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6422*/        /*Scope*/ 30, /*->6453*/
/*6423*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6427*/          OPC_RecordChild0, // #1 = $Rm
/*6428*/          OPC_MoveParent,
/*6429*/          OPC_CheckType, MVT::i32,
/*6431*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6433*/          OPC_EmitInteger, MVT::i32, 0, 
/*6436*/          OPC_EmitInteger, MVT::i32, 14, 
/*6439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6442*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6453*/        /*Scope*/ 29, /*->6483*/
/*6454*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6457*/          OPC_RecordChild0, // #1 = $Rm
/*6458*/          OPC_MoveParent,
/*6459*/          OPC_CheckType, MVT::i32,
/*6461*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6463*/          OPC_EmitInteger, MVT::i32, 0, 
/*6466*/          OPC_EmitInteger, MVT::i32, 14, 
/*6469*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6472*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6483*/        /*Scope*/ 30, /*->6514*/
/*6484*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6488*/          OPC_RecordChild0, // #1 = $Rm
/*6489*/          OPC_MoveParent,
/*6490*/          OPC_CheckType, MVT::i32,
/*6492*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6494*/          OPC_EmitInteger, MVT::i32, 0, 
/*6497*/          OPC_EmitInteger, MVT::i32, 14, 
/*6500*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6503*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6514*/        0, /*End of Scope*/
/*6515*/      /*Scope*/ 1|128,1/*129*/, /*->6646*/
/*6517*/        OPC_MoveChild0,
/*6518*/        OPC_Scope, 30, /*->6550*/ // 4 children in Scope
/*6520*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6523*/          OPC_RecordChild0, // #0 = $Rm
/*6524*/          OPC_MoveParent,
/*6525*/          OPC_RecordChild1, // #1 = $Rn
/*6526*/          OPC_CheckType, MVT::i32,
/*6528*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6530*/          OPC_EmitInteger, MVT::i32, 0, 
/*6533*/          OPC_EmitInteger, MVT::i32, 14, 
/*6536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6539*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6550*/        /*Scope*/ 31, /*->6582*/
/*6551*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6555*/          OPC_RecordChild0, // #0 = $Rm
/*6556*/          OPC_MoveParent,
/*6557*/          OPC_RecordChild1, // #1 = $Rn
/*6558*/          OPC_CheckType, MVT::i32,
/*6560*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6562*/          OPC_EmitInteger, MVT::i32, 0, 
/*6565*/          OPC_EmitInteger, MVT::i32, 14, 
/*6568*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6571*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6582*/        /*Scope*/ 30, /*->6613*/
/*6583*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6586*/          OPC_RecordChild0, // #0 = $Rm
/*6587*/          OPC_MoveParent,
/*6588*/          OPC_RecordChild1, // #1 = $Rn
/*6589*/          OPC_CheckType, MVT::i32,
/*6591*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6593*/          OPC_EmitInteger, MVT::i32, 0, 
/*6596*/          OPC_EmitInteger, MVT::i32, 14, 
/*6599*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6602*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6613*/        /*Scope*/ 31, /*->6645*/
/*6614*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6618*/          OPC_RecordChild0, // #0 = $Rm
/*6619*/          OPC_MoveParent,
/*6620*/          OPC_RecordChild1, // #1 = $Rn
/*6621*/          OPC_CheckType, MVT::i32,
/*6623*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6625*/          OPC_EmitInteger, MVT::i32, 0, 
/*6628*/          OPC_EmitInteger, MVT::i32, 14, 
/*6631*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6634*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6645*/        0, /*End of Scope*/
/*6646*/      /*Scope*/ 108, /*->6755*/
/*6647*/        OPC_RecordChild0, // #0 = $Rn
/*6648*/        OPC_MoveChild1,
/*6649*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*6652*/        OPC_MoveChild0,
/*6653*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6656*/        OPC_MoveChild0,
/*6657*/        OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::SRL),// ->6706
/*6661*/          OPC_RecordChild0, // #1 = $Rm
/*6662*/          OPC_CheckChild1Integer, 24, 
/*6664*/          OPC_CheckChild1Type, MVT::i32,
/*6666*/          OPC_MoveParent,
/*6667*/          OPC_MoveChild1,
/*6668*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6671*/          OPC_CheckChild0Same, 1,
/*6673*/          OPC_CheckChild1Integer, 8, 
/*6675*/          OPC_CheckChild1Type, MVT::i32,
/*6677*/          OPC_MoveParent,
/*6678*/          OPC_MoveParent,
/*6679*/          OPC_MoveChild1,
/*6680*/          OPC_CheckValueType, MVT::i16,
/*6682*/          OPC_MoveParent,
/*6683*/          OPC_MoveParent,
/*6684*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6686*/          OPC_EmitInteger, MVT::i32, 3, 
/*6689*/          OPC_EmitInteger, MVT::i32, 14, 
/*6692*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6695*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (or:i32 (srl:i32 rGPR:i32:$Rm, 24:i32), (shl:i32 rGPR:i32:$Rm, 8:i32)), i16:Other)) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6706*/        /*SwitchOpcode*/ 45, TARGET_VAL(ISD::SHL),// ->6754
/*6709*/          OPC_RecordChild0, // #1 = $Rm
/*6710*/          OPC_CheckChild1Integer, 8, 
/*6712*/          OPC_CheckChild1Type, MVT::i32,
/*6714*/          OPC_MoveParent,
/*6715*/          OPC_MoveChild1,
/*6716*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6719*/          OPC_CheckChild0Same, 1,
/*6721*/          OPC_CheckChild1Integer, 24, 
/*6723*/          OPC_CheckChild1Type, MVT::i32,
/*6725*/          OPC_MoveParent,
/*6726*/          OPC_MoveParent,
/*6727*/          OPC_MoveChild1,
/*6728*/          OPC_CheckValueType, MVT::i16,
/*6730*/          OPC_MoveParent,
/*6731*/          OPC_MoveParent,
/*6732*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6734*/          OPC_EmitInteger, MVT::i32, 3, 
/*6737*/          OPC_EmitInteger, MVT::i32, 14, 
/*6740*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6743*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (or:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), (srl:i32 rGPR:i32:$Rm, 24:i32)), i16:Other)) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6754*/        0, // EndSwitchOpcode
/*6755*/      /*Scope*/ 109, /*->6865*/
/*6756*/        OPC_MoveChild0,
/*6757*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*6760*/        OPC_MoveChild0,
/*6761*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6764*/        OPC_MoveChild0,
/*6765*/        OPC_SwitchOpcode /*2 cases */, 46, TARGET_VAL(ISD::SRL),// ->6815
/*6769*/          OPC_RecordChild0, // #0 = $Rm
/*6770*/          OPC_CheckChild1Integer, 24, 
/*6772*/          OPC_CheckChild1Type, MVT::i32,
/*6774*/          OPC_MoveParent,
/*6775*/          OPC_MoveChild1,
/*6776*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6779*/          OPC_CheckChild0Same, 0,
/*6781*/          OPC_CheckChild1Integer, 8, 
/*6783*/          OPC_CheckChild1Type, MVT::i32,
/*6785*/          OPC_MoveParent,
/*6786*/          OPC_MoveParent,
/*6787*/          OPC_MoveChild1,
/*6788*/          OPC_CheckValueType, MVT::i16,
/*6790*/          OPC_MoveParent,
/*6791*/          OPC_MoveParent,
/*6792*/          OPC_RecordChild1, // #1 = $Rn
/*6793*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6795*/          OPC_EmitInteger, MVT::i32, 3, 
/*6798*/          OPC_EmitInteger, MVT::i32, 14, 
/*6801*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6804*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 (or:i32 (srl:i32 rGPR:i32:$Rm, 24:i32), (shl:i32 rGPR:i32:$Rm, 8:i32)), i16:Other), rGPR:i32:$Rn) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6815*/        /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SHL),// ->6864
/*6818*/          OPC_RecordChild0, // #0 = $Rm
/*6819*/          OPC_CheckChild1Integer, 8, 
/*6821*/          OPC_CheckChild1Type, MVT::i32,
/*6823*/          OPC_MoveParent,
/*6824*/          OPC_MoveChild1,
/*6825*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6828*/          OPC_CheckChild0Same, 0,
/*6830*/          OPC_CheckChild1Integer, 24, 
/*6832*/          OPC_CheckChild1Type, MVT::i32,
/*6834*/          OPC_MoveParent,
/*6835*/          OPC_MoveParent,
/*6836*/          OPC_MoveChild1,
/*6837*/          OPC_CheckValueType, MVT::i16,
/*6839*/          OPC_MoveParent,
/*6840*/          OPC_MoveParent,
/*6841*/          OPC_RecordChild1, // #1 = $Rn
/*6842*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6844*/          OPC_EmitInteger, MVT::i32, 3, 
/*6847*/          OPC_EmitInteger, MVT::i32, 14, 
/*6850*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6853*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 (or:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), (srl:i32 rGPR:i32:$Rm, 24:i32)), i16:Other), rGPR:i32:$Rn) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6864*/        0, // EndSwitchOpcode
/*6865*/      /*Scope*/ 70, /*->6936*/
/*6866*/        OPC_RecordChild0, // #0 = $Ra
/*6867*/        OPC_MoveChild1,
/*6868*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6871*/        OPC_MoveChild0,
/*6872*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6875*/        OPC_RecordChild0, // #1 = $Rn
/*6876*/        OPC_CheckChild1Integer, 16, 
/*6878*/        OPC_CheckChild1Type, MVT::i32,
/*6880*/        OPC_MoveParent,
/*6881*/        OPC_MoveChild1,
/*6882*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6885*/        OPC_RecordChild0, // #2 = $Rm
/*6886*/        OPC_CheckChild1Integer, 16, 
/*6888*/        OPC_CheckChild1Type, MVT::i32,
/*6890*/        OPC_MoveParent,
/*6891*/        OPC_MoveParent,
/*6892*/        OPC_CheckType, MVT::i32,
/*6894*/        OPC_Scope, 19, /*->6915*/ // 2 children in Scope
/*6896*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*6898*/          OPC_EmitInteger, MVT::i32, 14, 
/*6901*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6904*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*6915*/        /*Scope*/ 19, /*->6935*/
/*6916*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*6918*/          OPC_EmitInteger, MVT::i32, 14, 
/*6921*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6924*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*6935*/        0, /*End of Scope*/
/*6936*/      /*Scope*/ 70, /*->7007*/
/*6937*/        OPC_MoveChild0,
/*6938*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6941*/        OPC_MoveChild0,
/*6942*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6945*/        OPC_RecordChild0, // #0 = $Rn
/*6946*/        OPC_CheckChild1Integer, 16, 
/*6948*/        OPC_CheckChild1Type, MVT::i32,
/*6950*/        OPC_MoveParent,
/*6951*/        OPC_MoveChild1,
/*6952*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6955*/        OPC_RecordChild0, // #1 = $Rm
/*6956*/        OPC_CheckChild1Integer, 16, 
/*6958*/        OPC_CheckChild1Type, MVT::i32,
/*6960*/        OPC_MoveParent,
/*6961*/        OPC_MoveParent,
/*6962*/        OPC_RecordChild1, // #2 = $Ra
/*6963*/        OPC_CheckType, MVT::i32,
/*6965*/        OPC_Scope, 19, /*->6986*/ // 2 children in Scope
/*6967*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*6969*/          OPC_EmitInteger, MVT::i32, 14, 
/*6972*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6975*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*6986*/        /*Scope*/ 19, /*->7006*/
/*6987*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*6989*/          OPC_EmitInteger, MVT::i32, 14, 
/*6992*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6995*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7006*/        0, /*End of Scope*/
/*7007*/      /*Scope*/ 4|128,1/*132*/, /*->7141*/
/*7009*/        OPC_RecordChild0, // #0 = $Ra
/*7010*/        OPC_MoveChild1,
/*7011*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7014*/        OPC_MoveChild0,
/*7015*/        OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->7078
/*7019*/          OPC_RecordChild0, // #1 = $Rn
/*7020*/          OPC_MoveChild1,
/*7021*/          OPC_CheckValueType, MVT::i16,
/*7023*/          OPC_MoveParent,
/*7024*/          OPC_MoveParent,
/*7025*/          OPC_MoveChild1,
/*7026*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7029*/          OPC_RecordChild0, // #2 = $Rm
/*7030*/          OPC_CheckChild1Integer, 16, 
/*7032*/          OPC_CheckChild1Type, MVT::i32,
/*7034*/          OPC_MoveParent,
/*7035*/          OPC_MoveParent,
/*7036*/          OPC_Scope, 19, /*->7057*/ // 2 children in Scope
/*7038*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7040*/            OPC_EmitInteger, MVT::i32, 14, 
/*7043*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7046*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7057*/          /*Scope*/ 19, /*->7077*/
/*7058*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7060*/            OPC_EmitInteger, MVT::i32, 14, 
/*7063*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7066*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7077*/          0, /*End of Scope*/
/*7078*/        /*SwitchOpcode*/ 59, TARGET_VAL(ISD::SRA),// ->7140
/*7081*/          OPC_RecordChild0, // #1 = $Rn
/*7082*/          OPC_CheckChild1Integer, 16, 
/*7084*/          OPC_CheckChild1Type, MVT::i32,
/*7086*/          OPC_MoveParent,
/*7087*/          OPC_MoveChild1,
/*7088*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7091*/          OPC_RecordChild0, // #2 = $Rm
/*7092*/          OPC_MoveChild1,
/*7093*/          OPC_CheckValueType, MVT::i16,
/*7095*/          OPC_MoveParent,
/*7096*/          OPC_MoveParent,
/*7097*/          OPC_MoveParent,
/*7098*/          OPC_Scope, 19, /*->7119*/ // 2 children in Scope
/*7100*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7102*/            OPC_EmitInteger, MVT::i32, 14, 
/*7105*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7108*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7119*/          /*Scope*/ 19, /*->7139*/
/*7120*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7122*/            OPC_EmitInteger, MVT::i32, 14, 
/*7125*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7128*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7139*/          0, /*End of Scope*/
/*7140*/        0, // EndSwitchOpcode
/*7141*/      /*Scope*/ 5|128,1/*133*/, /*->7276*/
/*7143*/        OPC_MoveChild0,
/*7144*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7147*/        OPC_MoveChild0,
/*7148*/        OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->7212
/*7152*/          OPC_RecordChild0, // #0 = $Rn
/*7153*/          OPC_MoveChild1,
/*7154*/          OPC_CheckValueType, MVT::i16,
/*7156*/          OPC_MoveParent,
/*7157*/          OPC_MoveParent,
/*7158*/          OPC_MoveChild1,
/*7159*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7162*/          OPC_RecordChild0, // #1 = $Rm
/*7163*/          OPC_CheckChild1Integer, 16, 
/*7165*/          OPC_CheckChild1Type, MVT::i32,
/*7167*/          OPC_MoveParent,
/*7168*/          OPC_MoveParent,
/*7169*/          OPC_RecordChild1, // #2 = $Ra
/*7170*/          OPC_Scope, 19, /*->7191*/ // 2 children in Scope
/*7172*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7174*/            OPC_EmitInteger, MVT::i32, 14, 
/*7177*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7180*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7191*/          /*Scope*/ 19, /*->7211*/
/*7192*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7194*/            OPC_EmitInteger, MVT::i32, 14, 
/*7197*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7200*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7211*/          0, /*End of Scope*/
/*7212*/        /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SRA),// ->7275
/*7215*/          OPC_RecordChild0, // #0 = $Rm
/*7216*/          OPC_CheckChild1Integer, 16, 
/*7218*/          OPC_CheckChild1Type, MVT::i32,
/*7220*/          OPC_MoveParent,
/*7221*/          OPC_MoveChild1,
/*7222*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7225*/          OPC_RecordChild0, // #1 = $Rn
/*7226*/          OPC_MoveChild1,
/*7227*/          OPC_CheckValueType, MVT::i16,
/*7229*/          OPC_MoveParent,
/*7230*/          OPC_MoveParent,
/*7231*/          OPC_MoveParent,
/*7232*/          OPC_RecordChild1, // #2 = $Ra
/*7233*/          OPC_Scope, 19, /*->7254*/ // 2 children in Scope
/*7235*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7237*/            OPC_EmitInteger, MVT::i32, 14, 
/*7240*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7243*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7254*/          /*Scope*/ 19, /*->7274*/
/*7255*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7257*/            OPC_EmitInteger, MVT::i32, 14, 
/*7260*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7263*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7274*/          0, /*End of Scope*/
/*7275*/        0, // EndSwitchOpcode
/*7276*/      /*Scope*/ 97|128,1/*225*/, /*->7503*/
/*7278*/        OPC_RecordChild0, // #0 = $Rn
/*7279*/        OPC_Scope, 30, /*->7311*/ // 3 children in Scope
/*7281*/          OPC_RecordChild1, // #1 = $shift
/*7282*/          OPC_CheckType, MVT::i32,
/*7284*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*7286*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*7289*/          OPC_EmitInteger, MVT::i32, 14, 
/*7292*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7295*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7298*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*7311*/        /*Scope*/ 30|128,1/*158*/, /*->7471*/
/*7313*/          OPC_MoveChild1,
/*7314*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7317*/          OPC_Scope, 37, /*->7356*/ // 4 children in Scope
/*7319*/            OPC_RecordChild0, // #1 = $a
/*7320*/            OPC_MoveChild0,
/*7321*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7323*/            OPC_MoveParent,
/*7324*/            OPC_MoveChild1,
/*7325*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7328*/            OPC_RecordChild0, // #2 = $b
/*7329*/            OPC_CheckChild1Integer, 16, 
/*7331*/            OPC_CheckChild1Type, MVT::i32,
/*7333*/            OPC_MoveParent,
/*7334*/            OPC_MoveParent,
/*7335*/            OPC_CheckType, MVT::i32,
/*7337*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7339*/            OPC_EmitInteger, MVT::i32, 14, 
/*7342*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7345*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7356*/          /*Scope*/ 37, /*->7394*/
/*7357*/            OPC_MoveChild0,
/*7358*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7361*/            OPC_RecordChild0, // #1 = $a
/*7362*/            OPC_CheckChild1Integer, 16, 
/*7364*/            OPC_CheckChild1Type, MVT::i32,
/*7366*/            OPC_MoveParent,
/*7367*/            OPC_RecordChild1, // #2 = $b
/*7368*/            OPC_MoveChild1,
/*7369*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7371*/            OPC_MoveParent,
/*7372*/            OPC_MoveParent,
/*7373*/            OPC_CheckType, MVT::i32,
/*7375*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7377*/            OPC_EmitInteger, MVT::i32, 14, 
/*7380*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7383*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7394*/          /*Scope*/ 37, /*->7432*/
/*7395*/            OPC_RecordChild0, // #1 = $Rn
/*7396*/            OPC_MoveChild0,
/*7397*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7399*/            OPC_MoveParent,
/*7400*/            OPC_MoveChild1,
/*7401*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7404*/            OPC_RecordChild0, // #2 = $Rm
/*7405*/            OPC_CheckChild1Integer, 16, 
/*7407*/            OPC_CheckChild1Type, MVT::i32,
/*7409*/            OPC_MoveParent,
/*7410*/            OPC_MoveParent,
/*7411*/            OPC_CheckType, MVT::i32,
/*7413*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7415*/            OPC_EmitInteger, MVT::i32, 14, 
/*7418*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7421*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 15
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7432*/          /*Scope*/ 37, /*->7470*/
/*7433*/            OPC_MoveChild0,
/*7434*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7437*/            OPC_RecordChild0, // #1 = $Rn
/*7438*/            OPC_CheckChild1Integer, 16, 
/*7440*/            OPC_CheckChild1Type, MVT::i32,
/*7442*/            OPC_MoveParent,
/*7443*/            OPC_RecordChild1, // #2 = $Rm
/*7444*/            OPC_MoveChild1,
/*7445*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7447*/            OPC_MoveParent,
/*7448*/            OPC_MoveParent,
/*7449*/            OPC_CheckType, MVT::i32,
/*7451*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7453*/            OPC_EmitInteger, MVT::i32, 14, 
/*7456*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7459*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$Rm)) - Complexity = 15
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7470*/          0, /*End of Scope*/
/*7471*/        /*Scope*/ 30, /*->7502*/
/*7472*/          OPC_RecordChild1, // #1 = $Rn
/*7473*/          OPC_CheckType, MVT::i32,
/*7475*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*7477*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*7480*/          OPC_EmitInteger, MVT::i32, 14, 
/*7483*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7486*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7489*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*7502*/        0, /*End of Scope*/
/*7503*/      /*Scope*/ 34|128,1/*162*/, /*->7667*/
/*7505*/        OPC_MoveChild0,
/*7506*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7509*/        OPC_Scope, 38, /*->7549*/ // 4 children in Scope
/*7511*/          OPC_RecordChild0, // #0 = $a
/*7512*/          OPC_MoveChild0,
/*7513*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7515*/          OPC_MoveParent,
/*7516*/          OPC_MoveChild1,
/*7517*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7520*/          OPC_RecordChild0, // #1 = $b
/*7521*/          OPC_CheckChild1Integer, 16, 
/*7523*/          OPC_CheckChild1Type, MVT::i32,
/*7525*/          OPC_MoveParent,
/*7526*/          OPC_MoveParent,
/*7527*/          OPC_RecordChild1, // #2 = $acc
/*7528*/          OPC_CheckType, MVT::i32,
/*7530*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7532*/          OPC_EmitInteger, MVT::i32, 14, 
/*7535*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7538*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7549*/        /*Scope*/ 38, /*->7588*/
/*7550*/          OPC_MoveChild0,
/*7551*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7554*/          OPC_RecordChild0, // #0 = $b
/*7555*/          OPC_CheckChild1Integer, 16, 
/*7557*/          OPC_CheckChild1Type, MVT::i32,
/*7559*/          OPC_MoveParent,
/*7560*/          OPC_RecordChild1, // #1 = $a
/*7561*/          OPC_MoveChild1,
/*7562*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7564*/          OPC_MoveParent,
/*7565*/          OPC_MoveParent,
/*7566*/          OPC_RecordChild1, // #2 = $acc
/*7567*/          OPC_CheckType, MVT::i32,
/*7569*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7571*/          OPC_EmitInteger, MVT::i32, 14, 
/*7574*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7577*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7588*/        /*Scope*/ 38, /*->7627*/
/*7589*/          OPC_RecordChild0, // #0 = $Rn
/*7590*/          OPC_MoveChild0,
/*7591*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7593*/          OPC_MoveParent,
/*7594*/          OPC_MoveChild1,
/*7595*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7598*/          OPC_RecordChild0, // #1 = $Rm
/*7599*/          OPC_CheckChild1Integer, 16, 
/*7601*/          OPC_CheckChild1Type, MVT::i32,
/*7603*/          OPC_MoveParent,
/*7604*/          OPC_MoveParent,
/*7605*/          OPC_RecordChild1, // #2 = $Ra
/*7606*/          OPC_CheckType, MVT::i32,
/*7608*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7610*/          OPC_EmitInteger, MVT::i32, 14, 
/*7613*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7616*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 15
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7627*/        /*Scope*/ 38, /*->7666*/
/*7628*/          OPC_MoveChild0,
/*7629*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7632*/          OPC_RecordChild0, // #0 = $Rm
/*7633*/          OPC_CheckChild1Integer, 16, 
/*7635*/          OPC_CheckChild1Type, MVT::i32,
/*7637*/          OPC_MoveParent,
/*7638*/          OPC_RecordChild1, // #1 = $Rn
/*7639*/          OPC_MoveChild1,
/*7640*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7642*/          OPC_MoveParent,
/*7643*/          OPC_MoveParent,
/*7644*/          OPC_RecordChild1, // #2 = $Ra
/*7645*/          OPC_CheckType, MVT::i32,
/*7647*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7649*/          OPC_EmitInteger, MVT::i32, 14, 
/*7652*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7655*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$Rn), rGPR:i32:$Ra) - Complexity = 15
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7666*/        0, /*End of Scope*/
/*7667*/      /*Scope*/ 42, /*->7710*/
/*7668*/        OPC_RecordChild0, // #0 = $Rn
/*7669*/        OPC_MoveChild1,
/*7670*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7673*/        OPC_MoveChild0,
/*7674*/        OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*7677*/        OPC_RecordChild0, // #1 = $Rm
/*7678*/        OPC_CheckChild1Integer, 24, 
/*7680*/        OPC_CheckChild1Type, MVT::i32,
/*7682*/        OPC_MoveParent,
/*7683*/        OPC_MoveChild1,
/*7684*/        OPC_CheckValueType, MVT::i16,
/*7686*/        OPC_MoveParent,
/*7687*/        OPC_MoveParent,
/*7688*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*7690*/        OPC_EmitInteger, MVT::i32, 3, 
/*7693*/        OPC_EmitInteger, MVT::i32, 14, 
/*7696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7699*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, 24:i32), i16:Other)) - Complexity = 14
                // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*7710*/      /*Scope*/ 42, /*->7753*/
/*7711*/        OPC_MoveChild0,
/*7712*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7715*/        OPC_MoveChild0,
/*7716*/        OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*7719*/        OPC_RecordChild0, // #0 = $Rm
/*7720*/        OPC_CheckChild1Integer, 24, 
/*7722*/        OPC_CheckChild1Type, MVT::i32,
/*7724*/        OPC_MoveParent,
/*7725*/        OPC_MoveChild1,
/*7726*/        OPC_CheckValueType, MVT::i16,
/*7728*/        OPC_MoveParent,
/*7729*/        OPC_MoveParent,
/*7730*/        OPC_RecordChild1, // #1 = $Rn
/*7731*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*7733*/        OPC_EmitInteger, MVT::i32, 3, 
/*7736*/        OPC_EmitInteger, MVT::i32, 14, 
/*7739*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7742*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                    MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, 24:i32), i16:Other), rGPR:i32:$Rn) - Complexity = 14
                // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*7753*/      /*Scope*/ 35|128,2/*291*/, /*->8046*/
/*7755*/        OPC_RecordChild0, // #0 = $Rn
/*7756*/        OPC_MoveChild1,
/*7757*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7760*/        OPC_MoveChild0,
/*7761*/        OPC_SwitchOpcode /*2 cases */, 1|128,1/*129*/, TARGET_VAL(ISD::ROTR),// ->7895
/*7766*/          OPC_RecordChild0, // #1 = $Rm
/*7767*/          OPC_RecordChild1, // #2 = $rot
/*7768*/          OPC_MoveChild1,
/*7769*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7772*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*7774*/          OPC_CheckType, MVT::i32,
/*7776*/          OPC_MoveParent,
/*7777*/          OPC_MoveParent,
/*7778*/          OPC_MoveChild1,
/*7779*/          OPC_Scope, 56, /*->7837*/ // 2 children in Scope
/*7781*/            OPC_CheckValueType, MVT::i8,
/*7783*/            OPC_MoveParent,
/*7784*/            OPC_MoveParent,
/*7785*/            OPC_Scope, 24, /*->7811*/ // 2 children in Scope
/*7787*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7789*/              OPC_EmitConvertToTarget, 2,
/*7791*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7794*/              OPC_EmitInteger, MVT::i32, 14, 
/*7797*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7800*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*7811*/            /*Scope*/ 24, /*->7836*/
/*7812*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*7814*/              OPC_EmitConvertToTarget, 2,
/*7816*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7819*/              OPC_EmitInteger, MVT::i32, 14, 
/*7822*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7825*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7836*/            0, /*End of Scope*/
/*7837*/          /*Scope*/ 56, /*->7894*/
/*7838*/            OPC_CheckValueType, MVT::i16,
/*7840*/            OPC_MoveParent,
/*7841*/            OPC_MoveParent,
/*7842*/            OPC_Scope, 24, /*->7868*/ // 2 children in Scope
/*7844*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7846*/              OPC_EmitConvertToTarget, 2,
/*7848*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7851*/              OPC_EmitInteger, MVT::i32, 14, 
/*7854*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7857*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*7868*/            /*Scope*/ 24, /*->7893*/
/*7869*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*7871*/              OPC_EmitConvertToTarget, 2,
/*7873*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7876*/              OPC_EmitInteger, MVT::i32, 14, 
/*7879*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7882*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7893*/            0, /*End of Scope*/
/*7894*/          0, /*End of Scope*/
/*7895*/        /*SwitchOpcode*/ 18|128,1/*146*/, TARGET_VAL(ISD::SRL),// ->8045
/*7899*/          OPC_RecordChild0, // #1 = $Rm
/*7900*/          OPC_RecordChild1, // #2 = $rot
/*7901*/          OPC_MoveChild1,
/*7902*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7905*/          OPC_CheckType, MVT::i32,
/*7907*/          OPC_Scope, 33, /*->7942*/ // 4 children in Scope
/*7909*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*7911*/            OPC_MoveParent,
/*7912*/            OPC_MoveParent,
/*7913*/            OPC_MoveChild1,
/*7914*/            OPC_CheckValueType, MVT::i8,
/*7916*/            OPC_MoveParent,
/*7917*/            OPC_MoveParent,
/*7918*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7920*/            OPC_EmitConvertToTarget, 2,
/*7922*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7925*/            OPC_EmitInteger, MVT::i32, 14, 
/*7928*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7931*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7942*/          /*Scope*/ 33, /*->7976*/
/*7943*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*7945*/            OPC_MoveParent,
/*7946*/            OPC_MoveParent,
/*7947*/            OPC_MoveChild1,
/*7948*/            OPC_CheckValueType, MVT::i16,
/*7950*/            OPC_MoveParent,
/*7951*/            OPC_MoveParent,
/*7952*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7954*/            OPC_EmitConvertToTarget, 2,
/*7956*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7959*/            OPC_EmitInteger, MVT::i32, 14, 
/*7962*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7965*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7976*/          /*Scope*/ 33, /*->8010*/
/*7977*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*7979*/            OPC_MoveParent,
/*7980*/            OPC_MoveParent,
/*7981*/            OPC_MoveChild1,
/*7982*/            OPC_CheckValueType, MVT::i8,
/*7984*/            OPC_MoveParent,
/*7985*/            OPC_MoveParent,
/*7986*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*7988*/            OPC_EmitConvertToTarget, 2,
/*7990*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7993*/            OPC_EmitInteger, MVT::i32, 14, 
/*7996*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7999*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8010*/          /*Scope*/ 33, /*->8044*/
/*8011*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*8013*/            OPC_MoveParent,
/*8014*/            OPC_MoveParent,
/*8015*/            OPC_MoveChild1,
/*8016*/            OPC_CheckValueType, MVT::i16,
/*8018*/            OPC_MoveParent,
/*8019*/            OPC_MoveParent,
/*8020*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*8022*/            OPC_EmitConvertToTarget, 2,
/*8024*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8027*/            OPC_EmitInteger, MVT::i32, 14, 
/*8030*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8033*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8044*/          0, /*End of Scope*/
/*8045*/        0, // EndSwitchOpcode
/*8046*/      /*Scope*/ 40|128,2/*296*/, /*->8344*/
/*8048*/        OPC_MoveChild0,
/*8049*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8052*/        OPC_MoveChild0,
/*8053*/        OPC_SwitchOpcode /*2 cases */, 3|128,1/*131*/, TARGET_VAL(ISD::ROTR),// ->8189
/*8058*/          OPC_RecordChild0, // #0 = $Rm
/*8059*/          OPC_RecordChild1, // #1 = $rot
/*8060*/          OPC_MoveChild1,
/*8061*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8064*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*8066*/          OPC_CheckType, MVT::i32,
/*8068*/          OPC_MoveParent,
/*8069*/          OPC_MoveParent,
/*8070*/          OPC_MoveChild1,
/*8071*/          OPC_Scope, 57, /*->8130*/ // 2 children in Scope
/*8073*/            OPC_CheckValueType, MVT::i8,
/*8075*/            OPC_MoveParent,
/*8076*/            OPC_MoveParent,
/*8077*/            OPC_RecordChild1, // #2 = $Rn
/*8078*/            OPC_Scope, 24, /*->8104*/ // 2 children in Scope
/*8080*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8082*/              OPC_EmitConvertToTarget, 1,
/*8084*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8087*/              OPC_EmitInteger, MVT::i32, 14, 
/*8090*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8093*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*8104*/            /*Scope*/ 24, /*->8129*/
/*8105*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*8107*/              OPC_EmitConvertToTarget, 1,
/*8109*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8112*/              OPC_EmitInteger, MVT::i32, 14, 
/*8115*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8118*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8129*/            0, /*End of Scope*/
/*8130*/          /*Scope*/ 57, /*->8188*/
/*8131*/            OPC_CheckValueType, MVT::i16,
/*8133*/            OPC_MoveParent,
/*8134*/            OPC_MoveParent,
/*8135*/            OPC_RecordChild1, // #2 = $Rn
/*8136*/            OPC_Scope, 24, /*->8162*/ // 2 children in Scope
/*8138*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8140*/              OPC_EmitConvertToTarget, 1,
/*8142*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8145*/              OPC_EmitInteger, MVT::i32, 14, 
/*8148*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8151*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*8162*/            /*Scope*/ 24, /*->8187*/
/*8163*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*8165*/              OPC_EmitConvertToTarget, 1,
/*8167*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8170*/              OPC_EmitInteger, MVT::i32, 14, 
/*8173*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8176*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8187*/            0, /*End of Scope*/
/*8188*/          0, /*End of Scope*/
/*8189*/        /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::SRL),// ->8343
/*8193*/          OPC_RecordChild0, // #0 = $Rm
/*8194*/          OPC_RecordChild1, // #1 = $rot
/*8195*/          OPC_MoveChild1,
/*8196*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8199*/          OPC_CheckType, MVT::i32,
/*8201*/          OPC_Scope, 34, /*->8237*/ // 4 children in Scope
/*8203*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*8205*/            OPC_MoveParent,
/*8206*/            OPC_MoveParent,
/*8207*/            OPC_MoveChild1,
/*8208*/            OPC_CheckValueType, MVT::i8,
/*8210*/            OPC_MoveParent,
/*8211*/            OPC_MoveParent,
/*8212*/            OPC_RecordChild1, // #2 = $Rn
/*8213*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8215*/            OPC_EmitConvertToTarget, 1,
/*8217*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8220*/            OPC_EmitInteger, MVT::i32, 14, 
/*8223*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8226*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8237*/          /*Scope*/ 34, /*->8272*/
/*8238*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*8240*/            OPC_MoveParent,
/*8241*/            OPC_MoveParent,
/*8242*/            OPC_MoveChild1,
/*8243*/            OPC_CheckValueType, MVT::i16,
/*8245*/            OPC_MoveParent,
/*8246*/            OPC_MoveParent,
/*8247*/            OPC_RecordChild1, // #2 = $Rn
/*8248*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8250*/            OPC_EmitConvertToTarget, 1,
/*8252*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8255*/            OPC_EmitInteger, MVT::i32, 14, 
/*8258*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8261*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8272*/          /*Scope*/ 34, /*->8307*/
/*8273*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*8275*/            OPC_MoveParent,
/*8276*/            OPC_MoveParent,
/*8277*/            OPC_MoveChild1,
/*8278*/            OPC_CheckValueType, MVT::i8,
/*8280*/            OPC_MoveParent,
/*8281*/            OPC_MoveParent,
/*8282*/            OPC_RecordChild1, // #2 = $Rn
/*8283*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*8285*/            OPC_EmitConvertToTarget, 1,
/*8287*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8290*/            OPC_EmitInteger, MVT::i32, 14, 
/*8293*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8296*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8307*/          /*Scope*/ 34, /*->8342*/
/*8308*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*8310*/            OPC_MoveParent,
/*8311*/            OPC_MoveParent,
/*8312*/            OPC_MoveChild1,
/*8313*/            OPC_CheckValueType, MVT::i16,
/*8315*/            OPC_MoveParent,
/*8316*/            OPC_MoveParent,
/*8317*/            OPC_RecordChild1, // #2 = $Rn
/*8318*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*8320*/            OPC_EmitConvertToTarget, 1,
/*8322*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8325*/            OPC_EmitInteger, MVT::i32, 14, 
/*8328*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8331*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8342*/          0, /*End of Scope*/
/*8343*/        0, // EndSwitchOpcode
/*8344*/      /*Scope*/ 55|128,1/*183*/, /*->8529*/
/*8346*/        OPC_RecordChild0, // #0 = $Rn
/*8347*/        OPC_Scope, 29, /*->8378*/ // 5 children in Scope
/*8349*/          OPC_RecordChild1, // #1 = $shift
/*8350*/          OPC_CheckType, MVT::i32,
/*8352*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8354*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*8357*/          OPC_EmitInteger, MVT::i32, 14, 
/*8360*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8363*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8366*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsi), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*8378*/        /*Scope*/ 44, /*->8423*/
/*8379*/          OPC_MoveChild1,
/*8380*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8383*/          OPC_MoveChild0,
/*8384*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8387*/          OPC_RecordChild0, // #1 = $Rn
/*8388*/          OPC_MoveChild1,
/*8389*/          OPC_CheckValueType, MVT::i16,
/*8391*/          OPC_MoveParent,
/*8392*/          OPC_MoveParent,
/*8393*/          OPC_MoveChild1,
/*8394*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8397*/          OPC_RecordChild0, // #2 = $Rm
/*8398*/          OPC_MoveChild1,
/*8399*/          OPC_CheckValueType, MVT::i16,
/*8401*/          OPC_MoveParent,
/*8402*/          OPC_MoveParent,
/*8403*/          OPC_MoveParent,
/*8404*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8406*/          OPC_EmitInteger, MVT::i32, 14, 
/*8409*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8412*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*8423*/        /*Scope*/ 29, /*->8453*/
/*8424*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*8425*/          OPC_CheckType, MVT::i32,
/*8427*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*8429*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*8432*/          OPC_EmitInteger, MVT::i32, 14, 
/*8435*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8438*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8441*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrs), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8453*/        /*Scope*/ 44, /*->8498*/
/*8454*/          OPC_MoveChild1,
/*8455*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8458*/          OPC_MoveChild0,
/*8459*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8462*/          OPC_RecordChild0, // #1 = $Rn
/*8463*/          OPC_MoveChild1,
/*8464*/          OPC_CheckValueType, MVT::i16,
/*8466*/          OPC_MoveParent,
/*8467*/          OPC_MoveParent,
/*8468*/          OPC_MoveChild1,
/*8469*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8472*/          OPC_RecordChild0, // #2 = $Rm
/*8473*/          OPC_MoveChild1,
/*8474*/          OPC_CheckValueType, MVT::i16,
/*8476*/          OPC_MoveParent,
/*8477*/          OPC_MoveParent,
/*8478*/          OPC_MoveParent,
/*8479*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8481*/          OPC_EmitInteger, MVT::i32, 14, 
/*8484*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8487*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8498*/        /*Scope*/ 29, /*->8528*/
/*8499*/          OPC_RecordChild1, // #1 = $Rn
/*8500*/          OPC_CheckType, MVT::i32,
/*8502*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8504*/          OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*8507*/          OPC_EmitInteger, MVT::i32, 14, 
/*8510*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8513*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8516*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsi), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*8528*/        0, /*End of Scope*/
/*8529*/      /*Scope*/ 45, /*->8575*/
/*8530*/        OPC_MoveChild0,
/*8531*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8534*/        OPC_MoveChild0,
/*8535*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8538*/        OPC_RecordChild0, // #0 = $Rn
/*8539*/        OPC_MoveChild1,
/*8540*/        OPC_CheckValueType, MVT::i16,
/*8542*/        OPC_MoveParent,
/*8543*/        OPC_MoveParent,
/*8544*/        OPC_MoveChild1,
/*8545*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8548*/        OPC_RecordChild0, // #1 = $Rm
/*8549*/        OPC_MoveChild1,
/*8550*/        OPC_CheckValueType, MVT::i16,
/*8552*/        OPC_MoveParent,
/*8553*/        OPC_MoveParent,
/*8554*/        OPC_MoveParent,
/*8555*/        OPC_RecordChild1, // #2 = $Ra
/*8556*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8558*/        OPC_EmitInteger, MVT::i32, 14, 
/*8561*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8564*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*8575*/      /*Scope*/ 30, /*->8606*/
/*8576*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*8577*/        OPC_RecordChild1, // #1 = $Rn
/*8578*/        OPC_CheckType, MVT::i32,
/*8580*/        OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*8582*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*8585*/        OPC_EmitInteger, MVT::i32, 14, 
/*8588*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8591*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8594*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrs), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8606*/      /*Scope*/ 45, /*->8652*/
/*8607*/        OPC_MoveChild0,
/*8608*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8611*/        OPC_MoveChild0,
/*8612*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8615*/        OPC_RecordChild0, // #0 = $Rn
/*8616*/        OPC_MoveChild1,
/*8617*/        OPC_CheckValueType, MVT::i16,
/*8619*/        OPC_MoveParent,
/*8620*/        OPC_MoveParent,
/*8621*/        OPC_MoveChild1,
/*8622*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8625*/        OPC_RecordChild0, // #1 = $Rm
/*8626*/        OPC_MoveChild1,
/*8627*/        OPC_CheckValueType, MVT::i16,
/*8629*/        OPC_MoveParent,
/*8630*/        OPC_MoveParent,
/*8631*/        OPC_MoveParent,
/*8632*/        OPC_RecordChild1, // #2 = $Ra
/*8633*/        OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8635*/        OPC_EmitInteger, MVT::i32, 14, 
/*8638*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8641*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8652*/      /*Scope*/ 115, /*->8768*/
/*8653*/        OPC_RecordChild0, // #0 = $acc
/*8654*/        OPC_Scope, 36, /*->8692*/ // 3 children in Scope
/*8656*/          OPC_MoveChild1,
/*8657*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8660*/          OPC_RecordChild0, // #1 = $a
/*8661*/          OPC_MoveChild0,
/*8662*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8664*/          OPC_MoveParent,
/*8665*/          OPC_RecordChild1, // #2 = $b
/*8666*/          OPC_MoveChild1,
/*8667*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8669*/          OPC_MoveParent,
/*8670*/          OPC_MoveParent,
/*8671*/          OPC_CheckType, MVT::i32,
/*8673*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8675*/          OPC_EmitInteger, MVT::i32, 14, 
/*8678*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8681*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*8692*/        /*Scope*/ 37, /*->8730*/
/*8693*/          OPC_RecordChild1, // #1 = $imm
/*8694*/          OPC_MoveChild1,
/*8695*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8698*/          OPC_CheckPredicate, 13, // Predicate_imm1_255_neg
/*8700*/          OPC_MoveParent,
/*8701*/          OPC_CheckType, MVT::i32,
/*8703*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*8705*/          OPC_EmitConvertToTarget, 1,
/*8707*/          OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*8710*/          OPC_EmitInteger, MVT::i32, 14, 
/*8713*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8716*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8719*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*8730*/        /*Scope*/ 36, /*->8767*/
/*8731*/          OPC_MoveChild1,
/*8732*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8735*/          OPC_RecordChild0, // #1 = $Rn
/*8736*/          OPC_MoveChild0,
/*8737*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8739*/          OPC_MoveParent,
/*8740*/          OPC_RecordChild1, // #2 = $Rm
/*8741*/          OPC_MoveChild1,
/*8742*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8744*/          OPC_MoveParent,
/*8745*/          OPC_MoveParent,
/*8746*/          OPC_CheckType, MVT::i32,
/*8748*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8750*/          OPC_EmitInteger, MVT::i32, 14, 
/*8753*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8756*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, GPR:i32<<P:Predicate_sext_16_node>>:$Rm)) - Complexity = 8
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8767*/        0, /*End of Scope*/
/*8768*/      /*Scope*/ 60, /*->8829*/
/*8769*/        OPC_MoveChild0,
/*8770*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8773*/        OPC_RecordChild0, // #0 = $a
/*8774*/        OPC_MoveChild0,
/*8775*/        OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8777*/        OPC_MoveParent,
/*8778*/        OPC_RecordChild1, // #1 = $b
/*8779*/        OPC_MoveChild1,
/*8780*/        OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8782*/        OPC_MoveParent,
/*8783*/        OPC_MoveParent,
/*8784*/        OPC_RecordChild1, // #2 = $acc
/*8785*/        OPC_CheckType, MVT::i32,
/*8787*/        OPC_Scope, 19, /*->8808*/ // 2 children in Scope
/*8789*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8791*/          OPC_EmitInteger, MVT::i32, 14, 
/*8794*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8797*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*8808*/        /*Scope*/ 19, /*->8828*/
/*8809*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8811*/          OPC_EmitInteger, MVT::i32, 14, 
/*8814*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8817*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, GPR:i32<<P:Predicate_sext_16_node>>:$Rm), rGPR:i32:$Ra) - Complexity = 8
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8828*/        0, /*End of Scope*/
/*8829*/      /*Scope*/ 25|128,3/*409*/, /*->9240*/
/*8831*/        OPC_RecordChild0, // #0 = $Rn
/*8832*/        OPC_RecordChild1, // #1 = $imm
/*8833*/        OPC_MoveChild1,
/*8834*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8837*/        OPC_Scope, 29, /*->8868*/ // 11 children in Scope
/*8839*/          OPC_CheckPredicate, 7, // Predicate_mod_imm
/*8841*/          OPC_MoveParent,
/*8842*/          OPC_CheckType, MVT::i32,
/*8844*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8846*/          OPC_EmitConvertToTarget, 1,
/*8848*/          OPC_EmitInteger, MVT::i32, 14, 
/*8851*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8854*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8857*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*8868*/        /*Scope*/ 32, /*->8901*/
/*8869*/          OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*8871*/          OPC_MoveParent,
/*8872*/          OPC_CheckType, MVT::i32,
/*8874*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8876*/          OPC_EmitConvertToTarget, 1,
/*8878*/          OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*8881*/          OPC_EmitInteger, MVT::i32, 14, 
/*8884*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8887*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8890*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*8901*/        /*Scope*/ 29, /*->8931*/
/*8902*/          OPC_CheckPredicate, 15, // Predicate_imm0_7
/*8904*/          OPC_MoveParent,
/*8905*/          OPC_CheckType, MVT::i32,
/*8907*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*8909*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*8912*/          OPC_EmitConvertToTarget, 1,
/*8914*/          OPC_EmitInteger, MVT::i32, 14, 
/*8917*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8920*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi3), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*8931*/        /*Scope*/ 29, /*->8961*/
/*8932*/          OPC_CheckPredicate, 16, // Predicate_imm8_255
/*8934*/          OPC_MoveParent,
/*8935*/          OPC_CheckType, MVT::i32,
/*8937*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*8939*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*8942*/          OPC_EmitConvertToTarget, 1,
/*8944*/          OPC_EmitInteger, MVT::i32, 14, 
/*8947*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8950*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*8961*/        /*Scope*/ 32, /*->8994*/
/*8962*/          OPC_CheckPredicate, 17, // Predicate_imm0_7_neg
/*8964*/          OPC_MoveParent,
/*8965*/          OPC_CheckType, MVT::i32,
/*8967*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*8969*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*8972*/          OPC_EmitConvertToTarget, 1,
/*8974*/          OPC_EmitNodeXForm, 3, 3, // imm_neg_XFORM
/*8977*/          OPC_EmitInteger, MVT::i32, 14, 
/*8980*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8983*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi3), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*8994*/        /*Scope*/ 32, /*->9027*/
/*8995*/          OPC_CheckPredicate, 18, // Predicate_imm8_255_neg
/*8997*/          OPC_MoveParent,
/*8998*/          OPC_CheckType, MVT::i32,
/*9000*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*9002*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*9005*/          OPC_EmitConvertToTarget, 1,
/*9007*/          OPC_EmitNodeXForm, 3, 3, // imm_neg_XFORM
/*9010*/          OPC_EmitInteger, MVT::i32, 14, 
/*9013*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9016*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi8), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*9027*/        /*Scope*/ 29, /*->9057*/
/*9028*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*9030*/          OPC_MoveParent,
/*9031*/          OPC_CheckType, MVT::i32,
/*9033*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9035*/          OPC_EmitConvertToTarget, 1,
/*9037*/          OPC_EmitInteger, MVT::i32, 14, 
/*9040*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9043*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9046*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*9057*/        /*Scope*/ 25, /*->9083*/
/*9058*/          OPC_CheckPredicate, 19, // Predicate_imm0_4095
/*9060*/          OPC_MoveParent,
/*9061*/          OPC_CheckType, MVT::i32,
/*9063*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9065*/          OPC_EmitConvertToTarget, 1,
/*9067*/          OPC_EmitInteger, MVT::i32, 14, 
/*9070*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9073*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDri12), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*9083*/        /*Scope*/ 32, /*->9116*/
/*9084*/          OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*9086*/          OPC_MoveParent,
/*9087*/          OPC_CheckType, MVT::i32,
/*9089*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9091*/          OPC_EmitConvertToTarget, 1,
/*9093*/          OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*9096*/          OPC_EmitInteger, MVT::i32, 14, 
/*9099*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9102*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9105*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*9116*/        /*Scope*/ 28, /*->9145*/
/*9117*/          OPC_CheckPredicate, 21, // Predicate_imm0_4095_neg
/*9119*/          OPC_MoveParent,
/*9120*/          OPC_CheckType, MVT::i32,
/*9122*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9124*/          OPC_EmitConvertToTarget, 1,
/*9126*/          OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*9129*/          OPC_EmitInteger, MVT::i32, 14, 
/*9132*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9135*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri12), 0,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*9145*/        /*Scope*/ 93, /*->9239*/
/*9146*/          OPC_CheckPredicate, 22, // Predicate_imm0_65535_neg
/*9148*/          OPC_MoveParent,
/*9149*/          OPC_CheckType, MVT::i32,
/*9151*/          OPC_Scope, 42, /*->9195*/ // 2 children in Scope
/*9153*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*9155*/            OPC_EmitConvertToTarget, 1,
/*9157*/            OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*9160*/            OPC_EmitInteger, MVT::i32, 14, 
/*9163*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9166*/            OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*9175*/            OPC_EmitInteger, MVT::i32, 14, 
/*9178*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9181*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9184*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*9195*/          /*Scope*/ 42, /*->9238*/
/*9196*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9198*/            OPC_EmitConvertToTarget, 1,
/*9200*/            OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*9203*/            OPC_EmitInteger, MVT::i32, 14, 
/*9206*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9209*/            OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*9218*/            OPC_EmitInteger, MVT::i32, 14, 
/*9221*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9227*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*9238*/          0, /*End of Scope*/
/*9239*/        0, /*End of Scope*/
/*9240*/      /*Scope*/ 90, /*->9331*/
/*9241*/        OPC_MoveChild0,
/*9242*/        OPC_SwitchOpcode /*2 cases */, 56, TARGET_VAL(ISD::MUL),// ->9302
/*9246*/          OPC_RecordChild0, // #0 = $Rn
/*9247*/          OPC_RecordChild1, // #1 = $Rm
/*9248*/          OPC_MoveParent,
/*9249*/          OPC_RecordChild1, // #2 = $Ra
/*9250*/          OPC_CheckType, MVT::i32,
/*9252*/          OPC_Scope, 23, /*->9277*/ // 2 children in Scope
/*9254*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9256*/            OPC_EmitInteger, MVT::i32, 14, 
/*9259*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9262*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9265*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLA), 0,
                        MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9277*/          /*Scope*/ 23, /*->9301*/
/*9278*/            OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*9280*/            OPC_EmitInteger, MVT::i32, 14, 
/*9283*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9286*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9289*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLAv5), 0,
                        MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9301*/          0, /*End of Scope*/
/*9302*/        /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->9330
/*9305*/          OPC_RecordChild0, // #0 = $Rn
/*9306*/          OPC_RecordChild1, // #1 = $Rm
/*9307*/          OPC_MoveParent,
/*9308*/          OPC_RecordChild1, // #2 = $Ra
/*9309*/          OPC_CheckType, MVT::i32,
/*9311*/          OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9313*/          OPC_EmitInteger, MVT::i32, 14, 
/*9316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9319*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9330*/        0, // EndSwitchOpcode
/*9331*/      /*Scope*/ 119, /*->9451*/
/*9332*/        OPC_RecordChild0, // #0 = $Ra
/*9333*/        OPC_MoveChild1,
/*9334*/        OPC_SwitchOpcode /*3 cases */, 24, TARGET_VAL(ARMISD::SMULWB),// ->9362
/*9338*/          OPC_RecordChild0, // #1 = $Rn
/*9339*/          OPC_RecordChild1, // #2 = $Rm
/*9340*/          OPC_MoveParent,
/*9341*/          OPC_CheckType, MVT::i32,
/*9343*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9345*/          OPC_EmitInteger, MVT::i32, 14, 
/*9348*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9351*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLAWB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (ARMsmulwb:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*9362*/        /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::SMULWT),// ->9389
/*9365*/          OPC_RecordChild0, // #1 = $Rn
/*9366*/          OPC_RecordChild1, // #2 = $Rm
/*9367*/          OPC_MoveParent,
/*9368*/          OPC_CheckType, MVT::i32,
/*9370*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9372*/          OPC_EmitInteger, MVT::i32, 14, 
/*9375*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9378*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLAWT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (ARMsmulwt:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*9389*/        /*SwitchOpcode*/ 58, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->9450
/*9392*/          OPC_RecordChild0, // #1 = $Rm
/*9393*/          OPC_MoveChild1,
/*9394*/          OPC_Scope, 26, /*->9422*/ // 2 children in Scope
/*9396*/            OPC_CheckValueType, MVT::i8,
/*9398*/            OPC_MoveParent,
/*9399*/            OPC_MoveParent,
/*9400*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9402*/            OPC_EmitInteger, MVT::i32, 0, 
/*9405*/            OPC_EmitInteger, MVT::i32, 14, 
/*9408*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9411*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9422*/          /*Scope*/ 26, /*->9449*/
/*9423*/            OPC_CheckValueType, MVT::i16,
/*9425*/            OPC_MoveParent,
/*9426*/            OPC_MoveParent,
/*9427*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9429*/            OPC_EmitInteger, MVT::i32, 0, 
/*9432*/            OPC_EmitInteger, MVT::i32, 14, 
/*9435*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9438*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9449*/          0, /*End of Scope*/
/*9450*/        0, // EndSwitchOpcode
/*9451*/      /*Scope*/ 59, /*->9511*/
/*9452*/        OPC_MoveChild0,
/*9453*/        OPC_SwitchOpcode /*2 cases */, 25, TARGET_VAL(ISD::MUL),// ->9482
/*9457*/          OPC_RecordChild0, // #0 = $Rn
/*9458*/          OPC_RecordChild1, // #1 = $Rm
/*9459*/          OPC_MoveParent,
/*9460*/          OPC_RecordChild1, // #2 = $Ra
/*9461*/          OPC_CheckType, MVT::i32,
/*9463*/          OPC_CheckPatternPredicate, 12, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9465*/          OPC_EmitInteger, MVT::i32, 14, 
/*9468*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9471*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLA), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9482*/        /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->9510
/*9485*/          OPC_RecordChild0, // #0 = $Rm
/*9486*/          OPC_RecordChild1, // #1 = $Rn
/*9487*/          OPC_MoveParent,
/*9488*/          OPC_RecordChild1, // #2 = $Ra
/*9489*/          OPC_CheckType, MVT::i32,
/*9491*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9493*/          OPC_EmitInteger, MVT::i32, 14, 
/*9496*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9499*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9510*/        0, // EndSwitchOpcode
/*9511*/      /*Scope*/ 76|128,1/*204*/, /*->9717*/
/*9513*/        OPC_RecordChild0, // #0 = $Ra
/*9514*/        OPC_MoveChild1,
/*9515*/        OPC_SwitchOpcode /*5 cases */, 24, TARGET_VAL(ARMISD::SMULWB),// ->9543
/*9519*/          OPC_RecordChild0, // #1 = $Rn
/*9520*/          OPC_RecordChild1, // #2 = $Rm
/*9521*/          OPC_MoveParent,
/*9522*/          OPC_CheckType, MVT::i32,
/*9524*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9526*/          OPC_EmitInteger, MVT::i32, 14, 
/*9529*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9532*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLAWB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (ARMsmulwb:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9543*/        /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::SMULWT),// ->9570
/*9546*/          OPC_RecordChild0, // #1 = $Rn
/*9547*/          OPC_RecordChild1, // #2 = $Rm
/*9548*/          OPC_MoveParent,
/*9549*/          OPC_CheckType, MVT::i32,
/*9551*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9553*/          OPC_EmitInteger, MVT::i32, 14, 
/*9556*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9559*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLAWT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (ARMsmulwt:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9570*/        /*SwitchOpcode*/ 58, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->9631
/*9573*/          OPC_RecordChild0, // #1 = $Rm
/*9574*/          OPC_MoveChild1,
/*9575*/          OPC_Scope, 26, /*->9603*/ // 2 children in Scope
/*9577*/            OPC_CheckValueType, MVT::i8,
/*9579*/            OPC_MoveParent,
/*9580*/            OPC_MoveParent,
/*9581*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*9583*/            OPC_EmitInteger, MVT::i32, 0, 
/*9586*/            OPC_EmitInteger, MVT::i32, 14, 
/*9589*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9592*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9603*/          /*Scope*/ 26, /*->9630*/
/*9604*/            OPC_CheckValueType, MVT::i16,
/*9606*/            OPC_MoveParent,
/*9607*/            OPC_MoveParent,
/*9608*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*9610*/            OPC_EmitInteger, MVT::i32, 0, 
/*9613*/            OPC_EmitInteger, MVT::i32, 14, 
/*9616*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9619*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9630*/          0, /*End of Scope*/
/*9631*/        /*SwitchOpcode*/ 55, TARGET_VAL(ISD::MUL),// ->9689
/*9634*/          OPC_RecordChild0, // #1 = $Rn
/*9635*/          OPC_RecordChild1, // #2 = $Rm
/*9636*/          OPC_MoveParent,
/*9637*/          OPC_CheckType, MVT::i32,
/*9639*/          OPC_Scope, 23, /*->9664*/ // 2 children in Scope
/*9641*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9643*/            OPC_EmitInteger, MVT::i32, 14, 
/*9646*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9649*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9652*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLA), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9664*/          /*Scope*/ 23, /*->9688*/
/*9665*/            OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*9667*/            OPC_EmitInteger, MVT::i32, 14, 
/*9670*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9673*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9676*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLAv5), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9688*/          0, /*End of Scope*/
/*9689*/        /*SwitchOpcode*/ 24, TARGET_VAL(ISD::MULHS),// ->9716
/*9692*/          OPC_RecordChild0, // #1 = $Rn
/*9693*/          OPC_RecordChild1, // #2 = $Rm
/*9694*/          OPC_MoveParent,
/*9695*/          OPC_CheckType, MVT::i32,
/*9697*/          OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9699*/          OPC_EmitInteger, MVT::i32, 14, 
/*9702*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9705*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9716*/        0, // EndSwitchOpcode
/*9717*/      /*Scope*/ 59, /*->9777*/
/*9718*/        OPC_MoveChild0,
/*9719*/        OPC_SwitchOpcode /*2 cases */, 25, TARGET_VAL(ARMISD::SMULWB),// ->9748
/*9723*/          OPC_RecordChild0, // #0 = $Rn
/*9724*/          OPC_RecordChild1, // #1 = $Rm
/*9725*/          OPC_MoveParent,
/*9726*/          OPC_RecordChild1, // #2 = $Ra
/*9727*/          OPC_CheckType, MVT::i32,
/*9729*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9731*/          OPC_EmitInteger, MVT::i32, 14, 
/*9734*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9737*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLAWB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (ARMsmulwb:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*9748*/        /*SwitchOpcode*/ 25, TARGET_VAL(ARMISD::SMULWT),// ->9776
/*9751*/          OPC_RecordChild0, // #0 = $Rn
/*9752*/          OPC_RecordChild1, // #1 = $Rm
/*9753*/          OPC_MoveParent,
/*9754*/          OPC_RecordChild1, // #2 = $Ra
/*9755*/          OPC_CheckType, MVT::i32,
/*9757*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9759*/          OPC_EmitInteger, MVT::i32, 14, 
/*9762*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9765*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLAWT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (ARMsmulwt:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*9776*/        0, // EndSwitchOpcode
/*9777*/      /*Scope*/ 58, /*->9836*/
/*9778*/        OPC_RecordChild0, // #0 = $Ra
/*9779*/        OPC_MoveChild1,
/*9780*/        OPC_SwitchOpcode /*2 cases */, 24, TARGET_VAL(ISD::MUL),// ->9808
/*9784*/          OPC_RecordChild0, // #1 = $Rn
/*9785*/          OPC_RecordChild1, // #2 = $Rm
/*9786*/          OPC_MoveParent,
/*9787*/          OPC_CheckType, MVT::i32,
/*9789*/          OPC_CheckPatternPredicate, 12, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9791*/          OPC_EmitInteger, MVT::i32, 14, 
/*9794*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9797*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLA), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9808*/        /*SwitchOpcode*/ 24, TARGET_VAL(ISD::MULHS),// ->9835
/*9811*/          OPC_RecordChild0, // #1 = $Rm
/*9812*/          OPC_RecordChild1, // #2 = $Rn
/*9813*/          OPC_MoveParent,
/*9814*/          OPC_CheckType, MVT::i32,
/*9816*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9818*/          OPC_EmitInteger, MVT::i32, 14, 
/*9821*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9824*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9835*/        0, // EndSwitchOpcode
/*9836*/      /*Scope*/ 46|128,1/*174*/, /*->10012*/
/*9838*/        OPC_MoveChild0,
/*9839*/        OPC_SwitchOpcode /*3 cases */, 25, TARGET_VAL(ARMISD::SMULWB),// ->9868
/*9843*/          OPC_RecordChild0, // #0 = $Rn
/*9844*/          OPC_RecordChild1, // #1 = $Rm
/*9845*/          OPC_MoveParent,
/*9846*/          OPC_RecordChild1, // #2 = $Ra
/*9847*/          OPC_CheckType, MVT::i32,
/*9849*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9851*/          OPC_EmitInteger, MVT::i32, 14, 
/*9854*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9857*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLAWB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (ARMsmulwb:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9868*/        /*SwitchOpcode*/ 25, TARGET_VAL(ARMISD::SMULWT),// ->9896
/*9871*/          OPC_RecordChild0, // #0 = $Rn
/*9872*/          OPC_RecordChild1, // #1 = $Rm
/*9873*/          OPC_MoveParent,
/*9874*/          OPC_RecordChild1, // #2 = $Ra
/*9875*/          OPC_CheckType, MVT::i32,
/*9877*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9879*/          OPC_EmitInteger, MVT::i32, 14, 
/*9882*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9885*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLAWT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (ARMsmulwt:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9896*/        /*SwitchOpcode*/ 112, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->10011
/*9899*/          OPC_RecordChild0, // #0 = $Rm
/*9900*/          OPC_MoveChild1,
/*9901*/          OPC_Scope, 53, /*->9956*/ // 2 children in Scope
/*9903*/            OPC_CheckValueType, MVT::i8,
/*9905*/            OPC_MoveParent,
/*9906*/            OPC_MoveParent,
/*9907*/            OPC_RecordChild1, // #1 = $Rn
/*9908*/            OPC_Scope, 22, /*->9932*/ // 2 children in Scope
/*9910*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9912*/              OPC_EmitInteger, MVT::i32, 0, 
/*9915*/              OPC_EmitInteger, MVT::i32, 14, 
/*9918*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9921*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9932*/            /*Scope*/ 22, /*->9955*/
/*9933*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*9935*/              OPC_EmitInteger, MVT::i32, 0, 
/*9938*/              OPC_EmitInteger, MVT::i32, 14, 
/*9941*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9944*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9955*/            0, /*End of Scope*/
/*9956*/          /*Scope*/ 53, /*->10010*/
/*9957*/            OPC_CheckValueType, MVT::i16,
/*9959*/            OPC_MoveParent,
/*9960*/            OPC_MoveParent,
/*9961*/            OPC_RecordChild1, // #1 = $Rn
/*9962*/            OPC_Scope, 22, /*->9986*/ // 2 children in Scope
/*9964*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9966*/              OPC_EmitInteger, MVT::i32, 0, 
/*9969*/              OPC_EmitInteger, MVT::i32, 14, 
/*9972*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9975*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9986*/            /*Scope*/ 22, /*->10009*/
/*9987*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*9989*/              OPC_EmitInteger, MVT::i32, 0, 
/*9992*/              OPC_EmitInteger, MVT::i32, 14, 
/*9995*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9998*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*10009*/           0, /*End of Scope*/
/*10010*/         0, /*End of Scope*/
/*10011*/       0, // EndSwitchOpcode
/*10012*/     /*Scope*/ 37|128,2/*293*/, /*->10307*/
/*10014*/       OPC_RecordChild0, // #0 = $Rn
/*10015*/       OPC_Scope, 89, /*->10106*/ // 2 children in Scope
/*10017*/         OPC_RecordChild1, // #1 = $Rm
/*10018*/         OPC_CheckType, MVT::i32,
/*10020*/         OPC_Scope, 22, /*->10044*/ // 3 children in Scope
/*10022*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*10024*/           OPC_EmitInteger, MVT::i32, 14, 
/*10027*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10030*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10033*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*10044*/         /*Scope*/ 22, /*->10067*/
/*10045*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*10047*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*10050*/           OPC_EmitInteger, MVT::i32, 14, 
/*10053*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10056*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*10067*/         /*Scope*/ 37, /*->10105*/
/*10068*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*10070*/           OPC_EmitInteger, MVT::i32, 14, 
/*10073*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10079*/           OPC_Scope, 11, /*->10092*/ // 2 children in Scope
/*10081*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*10092*/           /*Scope*/ 11, /*->10104*/
/*10093*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrr), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*10104*/           0, /*End of Scope*/
/*10105*/         0, /*End of Scope*/
/*10106*/       /*Scope*/ 70|128,1/*198*/, /*->10306*/
/*10108*/         OPC_MoveChild1,
/*10109*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*10112*/         OPC_MoveChild0,
/*10113*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*10116*/         OPC_Scope, 93, /*->10211*/ // 2 children in Scope
/*10118*/           OPC_CheckChild0Integer, 87|128,4/*599*/, 
/*10121*/           OPC_RecordChild1, // #1 = $Vn
/*10122*/           OPC_Scope, 28, /*->10152*/ // 3 children in Scope
/*10124*/             OPC_CheckChild1Type, MVT::v8i8,
/*10126*/             OPC_RecordChild2, // #2 = $Vm
/*10127*/             OPC_CheckChild2Type, MVT::v8i8,
/*10129*/             OPC_MoveParent,
/*10130*/             OPC_MoveParent,
/*10131*/             OPC_CheckType, MVT::v8i16,
/*10133*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10135*/             OPC_EmitInteger, MVT::i32, 14, 
/*10138*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10141*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 599:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10152*/           /*Scope*/ 28, /*->10181*/
/*10153*/             OPC_CheckChild1Type, MVT::v4i16,
/*10155*/             OPC_RecordChild2, // #2 = $Vm
/*10156*/             OPC_CheckChild2Type, MVT::v4i16,
/*10158*/             OPC_MoveParent,
/*10159*/             OPC_MoveParent,
/*10160*/             OPC_CheckType, MVT::v4i32,
/*10162*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10164*/             OPC_EmitInteger, MVT::i32, 14, 
/*10167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10170*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 599:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10181*/           /*Scope*/ 28, /*->10210*/
/*10182*/             OPC_CheckChild1Type, MVT::v2i32,
/*10184*/             OPC_RecordChild2, // #2 = $Vm
/*10185*/             OPC_CheckChild2Type, MVT::v2i32,
/*10187*/             OPC_MoveParent,
/*10188*/             OPC_MoveParent,
/*10189*/             OPC_CheckType, MVT::v2i64,
/*10191*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10193*/             OPC_EmitInteger, MVT::i32, 14, 
/*10196*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10199*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 599:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10210*/           0, /*End of Scope*/
/*10211*/         /*Scope*/ 93, /*->10305*/
/*10212*/           OPC_CheckChild0Integer, 88|128,4/*600*/, 
/*10215*/           OPC_RecordChild1, // #1 = $Vn
/*10216*/           OPC_Scope, 28, /*->10246*/ // 3 children in Scope
/*10218*/             OPC_CheckChild1Type, MVT::v8i8,
/*10220*/             OPC_RecordChild2, // #2 = $Vm
/*10221*/             OPC_CheckChild2Type, MVT::v8i8,
/*10223*/             OPC_MoveParent,
/*10224*/             OPC_MoveParent,
/*10225*/             OPC_CheckType, MVT::v8i16,
/*10227*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10229*/             OPC_EmitInteger, MVT::i32, 14, 
/*10232*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10235*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 600:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10246*/           /*Scope*/ 28, /*->10275*/
/*10247*/             OPC_CheckChild1Type, MVT::v4i16,
/*10249*/             OPC_RecordChild2, // #2 = $Vm
/*10250*/             OPC_CheckChild2Type, MVT::v4i16,
/*10252*/             OPC_MoveParent,
/*10253*/             OPC_MoveParent,
/*10254*/             OPC_CheckType, MVT::v4i32,
/*10256*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10258*/             OPC_EmitInteger, MVT::i32, 14, 
/*10261*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10264*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 600:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10275*/           /*Scope*/ 28, /*->10304*/
/*10276*/             OPC_CheckChild1Type, MVT::v2i32,
/*10278*/             OPC_RecordChild2, // #2 = $Vm
/*10279*/             OPC_CheckChild2Type, MVT::v2i32,
/*10281*/             OPC_MoveParent,
/*10282*/             OPC_MoveParent,
/*10283*/             OPC_CheckType, MVT::v2i64,
/*10285*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10287*/             OPC_EmitInteger, MVT::i32, 14, 
/*10290*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10293*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 600:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10304*/           0, /*End of Scope*/
/*10305*/         0, /*End of Scope*/
/*10306*/       0, /*End of Scope*/
/*10307*/     /*Scope*/ 76|128,1/*204*/, /*->10513*/
/*10309*/       OPC_MoveChild0,
/*10310*/       OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*10313*/       OPC_MoveChild0,
/*10314*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*10317*/       OPC_Scope, 96, /*->10415*/ // 2 children in Scope
/*10319*/         OPC_CheckChild0Integer, 87|128,4/*599*/, 
/*10322*/         OPC_RecordChild1, // #0 = $Vn
/*10323*/         OPC_Scope, 29, /*->10354*/ // 3 children in Scope
/*10325*/           OPC_CheckChild1Type, MVT::v8i8,
/*10327*/           OPC_RecordChild2, // #1 = $Vm
/*10328*/           OPC_CheckChild2Type, MVT::v8i8,
/*10330*/           OPC_MoveParent,
/*10331*/           OPC_MoveParent,
/*10332*/           OPC_RecordChild1, // #2 = $src1
/*10333*/           OPC_CheckType, MVT::v8i16,
/*10335*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10337*/           OPC_EmitInteger, MVT::i32, 14, 
/*10340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10343*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 599:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10354*/         /*Scope*/ 29, /*->10384*/
/*10355*/           OPC_CheckChild1Type, MVT::v4i16,
/*10357*/           OPC_RecordChild2, // #1 = $Vm
/*10358*/           OPC_CheckChild2Type, MVT::v4i16,
/*10360*/           OPC_MoveParent,
/*10361*/           OPC_MoveParent,
/*10362*/           OPC_RecordChild1, // #2 = $src1
/*10363*/           OPC_CheckType, MVT::v4i32,
/*10365*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10367*/           OPC_EmitInteger, MVT::i32, 14, 
/*10370*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10373*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 599:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10384*/         /*Scope*/ 29, /*->10414*/
/*10385*/           OPC_CheckChild1Type, MVT::v2i32,
/*10387*/           OPC_RecordChild2, // #1 = $Vm
/*10388*/           OPC_CheckChild2Type, MVT::v2i32,
/*10390*/           OPC_MoveParent,
/*10391*/           OPC_MoveParent,
/*10392*/           OPC_RecordChild1, // #2 = $src1
/*10393*/           OPC_CheckType, MVT::v2i64,
/*10395*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10397*/           OPC_EmitInteger, MVT::i32, 14, 
/*10400*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10403*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 599:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10414*/         0, /*End of Scope*/
/*10415*/       /*Scope*/ 96, /*->10512*/
/*10416*/         OPC_CheckChild0Integer, 88|128,4/*600*/, 
/*10419*/         OPC_RecordChild1, // #0 = $Vn
/*10420*/         OPC_Scope, 29, /*->10451*/ // 3 children in Scope
/*10422*/           OPC_CheckChild1Type, MVT::v8i8,
/*10424*/           OPC_RecordChild2, // #1 = $Vm
/*10425*/           OPC_CheckChild2Type, MVT::v8i8,
/*10427*/           OPC_MoveParent,
/*10428*/           OPC_MoveParent,
/*10429*/           OPC_RecordChild1, // #2 = $src1
/*10430*/           OPC_CheckType, MVT::v8i16,
/*10432*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10434*/           OPC_EmitInteger, MVT::i32, 14, 
/*10437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10440*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 600:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10451*/         /*Scope*/ 29, /*->10481*/
/*10452*/           OPC_CheckChild1Type, MVT::v4i16,
/*10454*/           OPC_RecordChild2, // #1 = $Vm
/*10455*/           OPC_CheckChild2Type, MVT::v4i16,
/*10457*/           OPC_MoveParent,
/*10458*/           OPC_MoveParent,
/*10459*/           OPC_RecordChild1, // #2 = $src1
/*10460*/           OPC_CheckType, MVT::v4i32,
/*10462*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10464*/           OPC_EmitInteger, MVT::i32, 14, 
/*10467*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10470*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 600:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10481*/         /*Scope*/ 29, /*->10511*/
/*10482*/           OPC_CheckChild1Type, MVT::v2i32,
/*10484*/           OPC_RecordChild2, // #1 = $Vm
/*10485*/           OPC_CheckChild2Type, MVT::v2i32,
/*10487*/           OPC_MoveParent,
/*10488*/           OPC_MoveParent,
/*10489*/           OPC_RecordChild1, // #2 = $src1
/*10490*/           OPC_CheckType, MVT::v2i64,
/*10492*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10494*/           OPC_EmitInteger, MVT::i32, 14, 
/*10497*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10500*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 600:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10511*/         0, /*End of Scope*/
/*10512*/       0, /*End of Scope*/
/*10513*/     /*Scope*/ 107|128,2/*363*/, /*->10878*/
/*10515*/       OPC_RecordChild0, // #0 = $src1
/*10516*/       OPC_MoveChild1,
/*10517*/       OPC_SwitchOpcode /*3 cases */, 47|128,1/*175*/, TARGET_VAL(ISD::MUL),// ->10697
/*10522*/         OPC_Scope, 2|128,1/*130*/, /*->10655*/ // 2 children in Scope
/*10525*/           OPC_RecordChild0, // #1 = $Vn
/*10526*/           OPC_MoveChild1,
/*10527*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10530*/           OPC_RecordChild0, // #2 = $Vm
/*10531*/           OPC_Scope, 60, /*->10593*/ // 2 children in Scope
/*10533*/             OPC_CheckChild0Type, MVT::v4i16,
/*10535*/             OPC_RecordChild1, // #3 = $lane
/*10536*/             OPC_MoveChild1,
/*10537*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10540*/             OPC_MoveParent,
/*10541*/             OPC_MoveParent,
/*10542*/             OPC_MoveParent,
/*10543*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->10568
/*10546*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10548*/               OPC_EmitConvertToTarget, 3,
/*10550*/               OPC_EmitInteger, MVT::i32, 14, 
/*10553*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10556*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10568*/             /*SwitchType*/ 22, MVT::v8i16,// ->10592
/*10570*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10572*/               OPC_EmitConvertToTarget, 3,
/*10574*/               OPC_EmitInteger, MVT::i32, 14, 
/*10577*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10580*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10592*/             0, // EndSwitchType
/*10593*/           /*Scope*/ 60, /*->10654*/
/*10594*/             OPC_CheckChild0Type, MVT::v2i32,
/*10596*/             OPC_RecordChild1, // #3 = $lane
/*10597*/             OPC_MoveChild1,
/*10598*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10601*/             OPC_MoveParent,
/*10602*/             OPC_MoveParent,
/*10603*/             OPC_MoveParent,
/*10604*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->10629
/*10607*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10609*/               OPC_EmitConvertToTarget, 3,
/*10611*/               OPC_EmitInteger, MVT::i32, 14, 
/*10614*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10617*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10629*/             /*SwitchType*/ 22, MVT::v4i32,// ->10653
/*10631*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10633*/               OPC_EmitConvertToTarget, 3,
/*10635*/               OPC_EmitInteger, MVT::i32, 14, 
/*10638*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10641*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10653*/             0, // EndSwitchType
/*10654*/           0, /*End of Scope*/
/*10655*/         /*Scope*/ 40, /*->10696*/
/*10656*/           OPC_MoveChild0,
/*10657*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10660*/           OPC_RecordChild0, // #1 = $Vm
/*10661*/           OPC_CheckChild0Type, MVT::v4i16,
/*10663*/           OPC_RecordChild1, // #2 = $lane
/*10664*/           OPC_MoveChild1,
/*10665*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10668*/           OPC_MoveParent,
/*10669*/           OPC_MoveParent,
/*10670*/           OPC_RecordChild1, // #3 = $Vn
/*10671*/           OPC_MoveParent,
/*10672*/           OPC_CheckType, MVT::v4i16,
/*10674*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10676*/           OPC_EmitConvertToTarget, 2,
/*10678*/           OPC_EmitInteger, MVT::i32, 14, 
/*10681*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10684*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                    // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10696*/         0, /*End of Scope*/
/*10697*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->10787
/*10700*/         OPC_RecordChild0, // #1 = $Vn
/*10701*/         OPC_Scope, 41, /*->10744*/ // 2 children in Scope
/*10703*/           OPC_CheckChild0Type, MVT::v4i16,
/*10705*/           OPC_MoveChild1,
/*10706*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10709*/           OPC_RecordChild0, // #2 = $Vm
/*10710*/           OPC_CheckChild0Type, MVT::v4i16,
/*10712*/           OPC_RecordChild1, // #3 = $lane
/*10713*/           OPC_MoveChild1,
/*10714*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10717*/           OPC_MoveParent,
/*10718*/           OPC_MoveParent,
/*10719*/           OPC_MoveParent,
/*10720*/           OPC_CheckType, MVT::v4i32,
/*10722*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10724*/           OPC_EmitConvertToTarget, 3,
/*10726*/           OPC_EmitInteger, MVT::i32, 14, 
/*10729*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10732*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10744*/         /*Scope*/ 41, /*->10786*/
/*10745*/           OPC_CheckChild0Type, MVT::v2i32,
/*10747*/           OPC_MoveChild1,
/*10748*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10751*/           OPC_RecordChild0, // #2 = $Vm
/*10752*/           OPC_CheckChild0Type, MVT::v2i32,
/*10754*/           OPC_RecordChild1, // #3 = $lane
/*10755*/           OPC_MoveChild1,
/*10756*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10759*/           OPC_MoveParent,
/*10760*/           OPC_MoveParent,
/*10761*/           OPC_MoveParent,
/*10762*/           OPC_CheckType, MVT::v2i64,
/*10764*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10766*/           OPC_EmitConvertToTarget, 3,
/*10768*/           OPC_EmitInteger, MVT::i32, 14, 
/*10771*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10774*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10786*/         0, /*End of Scope*/
/*10787*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->10877
/*10790*/         OPC_RecordChild0, // #1 = $Vn
/*10791*/         OPC_Scope, 41, /*->10834*/ // 2 children in Scope
/*10793*/           OPC_CheckChild0Type, MVT::v4i16,
/*10795*/           OPC_MoveChild1,
/*10796*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10799*/           OPC_RecordChild0, // #2 = $Vm
/*10800*/           OPC_CheckChild0Type, MVT::v4i16,
/*10802*/           OPC_RecordChild1, // #3 = $lane
/*10803*/           OPC_MoveChild1,
/*10804*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10807*/           OPC_MoveParent,
/*10808*/           OPC_MoveParent,
/*10809*/           OPC_MoveParent,
/*10810*/           OPC_CheckType, MVT::v4i32,
/*10812*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10814*/           OPC_EmitConvertToTarget, 3,
/*10816*/           OPC_EmitInteger, MVT::i32, 14, 
/*10819*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10822*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10834*/         /*Scope*/ 41, /*->10876*/
/*10835*/           OPC_CheckChild0Type, MVT::v2i32,
/*10837*/           OPC_MoveChild1,
/*10838*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10841*/           OPC_RecordChild0, // #2 = $Vm
/*10842*/           OPC_CheckChild0Type, MVT::v2i32,
/*10844*/           OPC_RecordChild1, // #3 = $lane
/*10845*/           OPC_MoveChild1,
/*10846*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10849*/           OPC_MoveParent,
/*10850*/           OPC_MoveParent,
/*10851*/           OPC_MoveParent,
/*10852*/           OPC_CheckType, MVT::v2i64,
/*10854*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10856*/           OPC_EmitConvertToTarget, 3,
/*10858*/           OPC_EmitInteger, MVT::i32, 14, 
/*10861*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10864*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10876*/         0, /*End of Scope*/
/*10877*/       0, // EndSwitchOpcode
/*10878*/     /*Scope*/ 90, /*->10969*/
/*10879*/       OPC_MoveChild0,
/*10880*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10883*/       OPC_Scope, 41, /*->10926*/ // 2 children in Scope
/*10885*/         OPC_RecordChild0, // #0 = $Vn
/*10886*/         OPC_MoveChild1,
/*10887*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10890*/         OPC_RecordChild0, // #1 = $Vm
/*10891*/         OPC_CheckChild0Type, MVT::v4i16,
/*10893*/         OPC_RecordChild1, // #2 = $lane
/*10894*/         OPC_MoveChild1,
/*10895*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10898*/         OPC_MoveParent,
/*10899*/         OPC_MoveParent,
/*10900*/         OPC_MoveParent,
/*10901*/         OPC_RecordChild1, // #3 = $src1
/*10902*/         OPC_CheckType, MVT::v4i16,
/*10904*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10906*/         OPC_EmitConvertToTarget, 2,
/*10908*/         OPC_EmitInteger, MVT::i32, 14, 
/*10911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10914*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10926*/       /*Scope*/ 41, /*->10968*/
/*10927*/         OPC_MoveChild0,
/*10928*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10931*/         OPC_RecordChild0, // #0 = $Vm
/*10932*/         OPC_CheckChild0Type, MVT::v4i16,
/*10934*/         OPC_RecordChild1, // #1 = $lane
/*10935*/         OPC_MoveChild1,
/*10936*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10939*/         OPC_MoveParent,
/*10940*/         OPC_MoveParent,
/*10941*/         OPC_RecordChild1, // #2 = $Vn
/*10942*/         OPC_MoveParent,
/*10943*/         OPC_RecordChild1, // #3 = $src1
/*10944*/         OPC_CheckType, MVT::v4i16,
/*10946*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10948*/         OPC_EmitConvertToTarget, 1,
/*10950*/         OPC_EmitInteger, MVT::i32, 14, 
/*10953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10956*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10968*/       0, /*End of Scope*/
/*10969*/     /*Scope*/ 45, /*->11015*/
/*10970*/       OPC_RecordChild0, // #0 = $src1
/*10971*/       OPC_MoveChild1,
/*10972*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10975*/       OPC_MoveChild0,
/*10976*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10979*/       OPC_RecordChild0, // #1 = $Vm
/*10980*/       OPC_CheckChild0Type, MVT::v2i32,
/*10982*/       OPC_RecordChild1, // #2 = $lane
/*10983*/       OPC_MoveChild1,
/*10984*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10987*/       OPC_MoveParent,
/*10988*/       OPC_MoveParent,
/*10989*/       OPC_RecordChild1, // #3 = $Vn
/*10990*/       OPC_MoveParent,
/*10991*/       OPC_CheckType, MVT::v2i32,
/*10993*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10995*/       OPC_EmitConvertToTarget, 2,
/*10997*/       OPC_EmitInteger, MVT::i32, 14, 
/*11000*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11003*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11015*/     /*Scope*/ 90, /*->11106*/
/*11016*/       OPC_MoveChild0,
/*11017*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11020*/       OPC_Scope, 41, /*->11063*/ // 2 children in Scope
/*11022*/         OPC_RecordChild0, // #0 = $Vn
/*11023*/         OPC_MoveChild1,
/*11024*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11027*/         OPC_RecordChild0, // #1 = $Vm
/*11028*/         OPC_CheckChild0Type, MVT::v2i32,
/*11030*/         OPC_RecordChild1, // #2 = $lane
/*11031*/         OPC_MoveChild1,
/*11032*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11035*/         OPC_MoveParent,
/*11036*/         OPC_MoveParent,
/*11037*/         OPC_MoveParent,
/*11038*/         OPC_RecordChild1, // #3 = $src1
/*11039*/         OPC_CheckType, MVT::v2i32,
/*11041*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11043*/         OPC_EmitConvertToTarget, 2,
/*11045*/         OPC_EmitInteger, MVT::i32, 14, 
/*11048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11051*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11063*/       /*Scope*/ 41, /*->11105*/
/*11064*/         OPC_MoveChild0,
/*11065*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11068*/         OPC_RecordChild0, // #0 = $Vm
/*11069*/         OPC_CheckChild0Type, MVT::v2i32,
/*11071*/         OPC_RecordChild1, // #1 = $lane
/*11072*/         OPC_MoveChild1,
/*11073*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11076*/         OPC_MoveParent,
/*11077*/         OPC_MoveParent,
/*11078*/         OPC_RecordChild1, // #2 = $Vn
/*11079*/         OPC_MoveParent,
/*11080*/         OPC_RecordChild1, // #3 = $src1
/*11081*/         OPC_CheckType, MVT::v2i32,
/*11083*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11085*/         OPC_EmitConvertToTarget, 1,
/*11087*/         OPC_EmitInteger, MVT::i32, 14, 
/*11090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11093*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11105*/       0, /*End of Scope*/
/*11106*/     /*Scope*/ 45, /*->11152*/
/*11107*/       OPC_RecordChild0, // #0 = $src1
/*11108*/       OPC_MoveChild1,
/*11109*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11112*/       OPC_MoveChild0,
/*11113*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11116*/       OPC_RecordChild0, // #1 = $Vm
/*11117*/       OPC_CheckChild0Type, MVT::v4i16,
/*11119*/       OPC_RecordChild1, // #2 = $lane
/*11120*/       OPC_MoveChild1,
/*11121*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11124*/       OPC_MoveParent,
/*11125*/       OPC_MoveParent,
/*11126*/       OPC_RecordChild1, // #3 = $Vn
/*11127*/       OPC_MoveParent,
/*11128*/       OPC_CheckType, MVT::v8i16,
/*11130*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11132*/       OPC_EmitConvertToTarget, 2,
/*11134*/       OPC_EmitInteger, MVT::i32, 14, 
/*11137*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11140*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11152*/     /*Scope*/ 90, /*->11243*/
/*11153*/       OPC_MoveChild0,
/*11154*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11157*/       OPC_Scope, 41, /*->11200*/ // 2 children in Scope
/*11159*/         OPC_RecordChild0, // #0 = $Vn
/*11160*/         OPC_MoveChild1,
/*11161*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11164*/         OPC_RecordChild0, // #1 = $Vm
/*11165*/         OPC_CheckChild0Type, MVT::v4i16,
/*11167*/         OPC_RecordChild1, // #2 = $lane
/*11168*/         OPC_MoveChild1,
/*11169*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11172*/         OPC_MoveParent,
/*11173*/         OPC_MoveParent,
/*11174*/         OPC_MoveParent,
/*11175*/         OPC_RecordChild1, // #3 = $src1
/*11176*/         OPC_CheckType, MVT::v8i16,
/*11178*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11180*/         OPC_EmitConvertToTarget, 2,
/*11182*/         OPC_EmitInteger, MVT::i32, 14, 
/*11185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11188*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11200*/       /*Scope*/ 41, /*->11242*/
/*11201*/         OPC_MoveChild0,
/*11202*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11205*/         OPC_RecordChild0, // #0 = $Vm
/*11206*/         OPC_CheckChild0Type, MVT::v4i16,
/*11208*/         OPC_RecordChild1, // #1 = $lane
/*11209*/         OPC_MoveChild1,
/*11210*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11213*/         OPC_MoveParent,
/*11214*/         OPC_MoveParent,
/*11215*/         OPC_RecordChild1, // #2 = $Vn
/*11216*/         OPC_MoveParent,
/*11217*/         OPC_RecordChild1, // #3 = $src1
/*11218*/         OPC_CheckType, MVT::v8i16,
/*11220*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11222*/         OPC_EmitConvertToTarget, 1,
/*11224*/         OPC_EmitInteger, MVT::i32, 14, 
/*11227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11230*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11242*/       0, /*End of Scope*/
/*11243*/     /*Scope*/ 45, /*->11289*/
/*11244*/       OPC_RecordChild0, // #0 = $src1
/*11245*/       OPC_MoveChild1,
/*11246*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11249*/       OPC_MoveChild0,
/*11250*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11253*/       OPC_RecordChild0, // #1 = $Vm
/*11254*/       OPC_CheckChild0Type, MVT::v2i32,
/*11256*/       OPC_RecordChild1, // #2 = $lane
/*11257*/       OPC_MoveChild1,
/*11258*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11261*/       OPC_MoveParent,
/*11262*/       OPC_MoveParent,
/*11263*/       OPC_RecordChild1, // #3 = $Vn
/*11264*/       OPC_MoveParent,
/*11265*/       OPC_CheckType, MVT::v4i32,
/*11267*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11269*/       OPC_EmitConvertToTarget, 2,
/*11271*/       OPC_EmitInteger, MVT::i32, 14, 
/*11274*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11277*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11289*/     /*Scope*/ 20|128,2/*276*/, /*->11567*/
/*11291*/       OPC_MoveChild0,
/*11292*/       OPC_SwitchOpcode /*3 cases */, 86, TARGET_VAL(ISD::MUL),// ->11382
/*11296*/         OPC_Scope, 41, /*->11339*/ // 2 children in Scope
/*11298*/           OPC_RecordChild0, // #0 = $Vn
/*11299*/           OPC_MoveChild1,
/*11300*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11303*/           OPC_RecordChild0, // #1 = $Vm
/*11304*/           OPC_CheckChild0Type, MVT::v2i32,
/*11306*/           OPC_RecordChild1, // #2 = $lane
/*11307*/           OPC_MoveChild1,
/*11308*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11311*/           OPC_MoveParent,
/*11312*/           OPC_MoveParent,
/*11313*/           OPC_MoveParent,
/*11314*/           OPC_RecordChild1, // #3 = $src1
/*11315*/           OPC_CheckType, MVT::v4i32,
/*11317*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11319*/           OPC_EmitConvertToTarget, 2,
/*11321*/           OPC_EmitInteger, MVT::i32, 14, 
/*11324*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11327*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11339*/         /*Scope*/ 41, /*->11381*/
/*11340*/           OPC_MoveChild0,
/*11341*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11344*/           OPC_RecordChild0, // #0 = $Vm
/*11345*/           OPC_CheckChild0Type, MVT::v2i32,
/*11347*/           OPC_RecordChild1, // #1 = $lane
/*11348*/           OPC_MoveChild1,
/*11349*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11352*/           OPC_MoveParent,
/*11353*/           OPC_MoveParent,
/*11354*/           OPC_RecordChild1, // #2 = $Vn
/*11355*/           OPC_MoveParent,
/*11356*/           OPC_RecordChild1, // #3 = $src1
/*11357*/           OPC_CheckType, MVT::v4i32,
/*11359*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11361*/           OPC_EmitConvertToTarget, 1,
/*11363*/           OPC_EmitInteger, MVT::i32, 14, 
/*11366*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11369*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11381*/         0, /*End of Scope*/
/*11382*/       /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMULLs),// ->11474
/*11385*/         OPC_RecordChild0, // #0 = $Vn
/*11386*/         OPC_Scope, 42, /*->11430*/ // 2 children in Scope
/*11388*/           OPC_CheckChild0Type, MVT::v4i16,
/*11390*/           OPC_MoveChild1,
/*11391*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11394*/           OPC_RecordChild0, // #1 = $Vm
/*11395*/           OPC_CheckChild0Type, MVT::v4i16,
/*11397*/           OPC_RecordChild1, // #2 = $lane
/*11398*/           OPC_MoveChild1,
/*11399*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11402*/           OPC_MoveParent,
/*11403*/           OPC_MoveParent,
/*11404*/           OPC_MoveParent,
/*11405*/           OPC_RecordChild1, // #3 = $src1
/*11406*/           OPC_CheckType, MVT::v4i32,
/*11408*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11410*/           OPC_EmitConvertToTarget, 2,
/*11412*/           OPC_EmitInteger, MVT::i32, 14, 
/*11415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11418*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11430*/         /*Scope*/ 42, /*->11473*/
/*11431*/           OPC_CheckChild0Type, MVT::v2i32,
/*11433*/           OPC_MoveChild1,
/*11434*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11437*/           OPC_RecordChild0, // #1 = $Vm
/*11438*/           OPC_CheckChild0Type, MVT::v2i32,
/*11440*/           OPC_RecordChild1, // #2 = $lane
/*11441*/           OPC_MoveChild1,
/*11442*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11445*/           OPC_MoveParent,
/*11446*/           OPC_MoveParent,
/*11447*/           OPC_MoveParent,
/*11448*/           OPC_RecordChild1, // #3 = $src1
/*11449*/           OPC_CheckType, MVT::v2i64,
/*11451*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11453*/           OPC_EmitConvertToTarget, 2,
/*11455*/           OPC_EmitInteger, MVT::i32, 14, 
/*11458*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11461*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11473*/         0, /*End of Scope*/
/*11474*/       /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMULLu),// ->11566
/*11477*/         OPC_RecordChild0, // #0 = $Vn
/*11478*/         OPC_Scope, 42, /*->11522*/ // 2 children in Scope
/*11480*/           OPC_CheckChild0Type, MVT::v4i16,
/*11482*/           OPC_MoveChild1,
/*11483*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11486*/           OPC_RecordChild0, // #1 = $Vm
/*11487*/           OPC_CheckChild0Type, MVT::v4i16,
/*11489*/           OPC_RecordChild1, // #2 = $lane
/*11490*/           OPC_MoveChild1,
/*11491*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11494*/           OPC_MoveParent,
/*11495*/           OPC_MoveParent,
/*11496*/           OPC_MoveParent,
/*11497*/           OPC_RecordChild1, // #3 = $src1
/*11498*/           OPC_CheckType, MVT::v4i32,
/*11500*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11502*/           OPC_EmitConvertToTarget, 2,
/*11504*/           OPC_EmitInteger, MVT::i32, 14, 
/*11507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11510*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11522*/         /*Scope*/ 42, /*->11565*/
/*11523*/           OPC_CheckChild0Type, MVT::v2i32,
/*11525*/           OPC_MoveChild1,
/*11526*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11529*/           OPC_RecordChild0, // #1 = $Vm
/*11530*/           OPC_CheckChild0Type, MVT::v2i32,
/*11532*/           OPC_RecordChild1, // #2 = $lane
/*11533*/           OPC_MoveChild1,
/*11534*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11537*/           OPC_MoveParent,
/*11538*/           OPC_MoveParent,
/*11539*/           OPC_MoveParent,
/*11540*/           OPC_RecordChild1, // #3 = $src1
/*11541*/           OPC_CheckType, MVT::v2i64,
/*11543*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11545*/           OPC_EmitConvertToTarget, 2,
/*11547*/           OPC_EmitInteger, MVT::i32, 14, 
/*11550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11553*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11565*/         0, /*End of Scope*/
/*11566*/       0, // EndSwitchOpcode
/*11567*/     /*Scope*/ 41|128,1/*169*/, /*->11738*/
/*11569*/       OPC_RecordChild0, // #0 = $src1
/*11570*/       OPC_MoveChild1,
/*11571*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11574*/       OPC_Scope, 106, /*->11682*/ // 2 children in Scope
/*11576*/         OPC_RecordChild0, // #1 = $src2
/*11577*/         OPC_MoveChild1,
/*11578*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11581*/         OPC_RecordChild0, // #2 = $src3
/*11582*/         OPC_Scope, 48, /*->11632*/ // 2 children in Scope
/*11584*/           OPC_CheckChild0Type, MVT::v8i16,
/*11586*/           OPC_RecordChild1, // #3 = $lane
/*11587*/           OPC_MoveChild1,
/*11588*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11591*/           OPC_MoveParent,
/*11592*/           OPC_MoveParent,
/*11593*/           OPC_MoveParent,
/*11594*/           OPC_CheckType, MVT::v8i16,
/*11596*/           OPC_EmitConvertToTarget, 3,
/*11598*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11601*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*11609*/           OPC_EmitConvertToTarget, 3,
/*11611*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11614*/           OPC_EmitInteger, MVT::i32, 14, 
/*11617*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11620*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11632*/         /*Scope*/ 48, /*->11681*/
/*11633*/           OPC_CheckChild0Type, MVT::v4i32,
/*11635*/           OPC_RecordChild1, // #3 = $lane
/*11636*/           OPC_MoveChild1,
/*11637*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11640*/           OPC_MoveParent,
/*11641*/           OPC_MoveParent,
/*11642*/           OPC_MoveParent,
/*11643*/           OPC_CheckType, MVT::v4i32,
/*11645*/           OPC_EmitConvertToTarget, 3,
/*11647*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11650*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*11658*/           OPC_EmitConvertToTarget, 3,
/*11660*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11663*/           OPC_EmitInteger, MVT::i32, 14, 
/*11666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11669*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11681*/         0, /*End of Scope*/
/*11682*/       /*Scope*/ 54, /*->11737*/
/*11683*/         OPC_MoveChild0,
/*11684*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11687*/         OPC_RecordChild0, // #1 = $src3
/*11688*/         OPC_CheckChild0Type, MVT::v8i16,
/*11690*/         OPC_RecordChild1, // #2 = $lane
/*11691*/         OPC_MoveChild1,
/*11692*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11695*/         OPC_MoveParent,
/*11696*/         OPC_MoveParent,
/*11697*/         OPC_RecordChild1, // #3 = $src2
/*11698*/         OPC_MoveParent,
/*11699*/         OPC_CheckType, MVT::v8i16,
/*11701*/         OPC_EmitConvertToTarget, 2,
/*11703*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11706*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*11714*/         OPC_EmitConvertToTarget, 2,
/*11716*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11719*/         OPC_EmitInteger, MVT::i32, 14, 
/*11722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11725*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11737*/       0, /*End of Scope*/
/*11738*/     /*Scope*/ 118, /*->11857*/
/*11739*/       OPC_MoveChild0,
/*11740*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11743*/       OPC_Scope, 55, /*->11800*/ // 2 children in Scope
/*11745*/         OPC_RecordChild0, // #0 = $src2
/*11746*/         OPC_MoveChild1,
/*11747*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11750*/         OPC_RecordChild0, // #1 = $src3
/*11751*/         OPC_CheckChild0Type, MVT::v8i16,
/*11753*/         OPC_RecordChild1, // #2 = $lane
/*11754*/         OPC_MoveChild1,
/*11755*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11758*/         OPC_MoveParent,
/*11759*/         OPC_MoveParent,
/*11760*/         OPC_MoveParent,
/*11761*/         OPC_RecordChild1, // #3 = $src1
/*11762*/         OPC_CheckType, MVT::v8i16,
/*11764*/         OPC_EmitConvertToTarget, 2,
/*11766*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11769*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*11777*/         OPC_EmitConvertToTarget, 2,
/*11779*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11782*/         OPC_EmitInteger, MVT::i32, 14, 
/*11785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11788*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11800*/       /*Scope*/ 55, /*->11856*/
/*11801*/         OPC_MoveChild0,
/*11802*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11805*/         OPC_RecordChild0, // #0 = $src3
/*11806*/         OPC_CheckChild0Type, MVT::v8i16,
/*11808*/         OPC_RecordChild1, // #1 = $lane
/*11809*/         OPC_MoveChild1,
/*11810*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11813*/         OPC_MoveParent,
/*11814*/         OPC_MoveParent,
/*11815*/         OPC_RecordChild1, // #2 = $src2
/*11816*/         OPC_MoveParent,
/*11817*/         OPC_RecordChild1, // #3 = $src1
/*11818*/         OPC_CheckType, MVT::v8i16,
/*11820*/         OPC_EmitConvertToTarget, 1,
/*11822*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11825*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*11833*/         OPC_EmitConvertToTarget, 1,
/*11835*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11838*/         OPC_EmitInteger, MVT::i32, 14, 
/*11841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11844*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11856*/       0, /*End of Scope*/
/*11857*/     /*Scope*/ 59, /*->11917*/
/*11858*/       OPC_RecordChild0, // #0 = $src1
/*11859*/       OPC_MoveChild1,
/*11860*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11863*/       OPC_MoveChild0,
/*11864*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11867*/       OPC_RecordChild0, // #1 = $src3
/*11868*/       OPC_CheckChild0Type, MVT::v4i32,
/*11870*/       OPC_RecordChild1, // #2 = $lane
/*11871*/       OPC_MoveChild1,
/*11872*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11875*/       OPC_MoveParent,
/*11876*/       OPC_MoveParent,
/*11877*/       OPC_RecordChild1, // #3 = $src2
/*11878*/       OPC_MoveParent,
/*11879*/       OPC_CheckType, MVT::v4i32,
/*11881*/       OPC_EmitConvertToTarget, 2,
/*11883*/       OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11886*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*11894*/       OPC_EmitConvertToTarget, 2,
/*11896*/       OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11899*/       OPC_EmitInteger, MVT::i32, 14, 
/*11902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11905*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11917*/     /*Scope*/ 118, /*->12036*/
/*11918*/       OPC_MoveChild0,
/*11919*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11922*/       OPC_Scope, 55, /*->11979*/ // 2 children in Scope
/*11924*/         OPC_RecordChild0, // #0 = $src2
/*11925*/         OPC_MoveChild1,
/*11926*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11929*/         OPC_RecordChild0, // #1 = $src3
/*11930*/         OPC_CheckChild0Type, MVT::v4i32,
/*11932*/         OPC_RecordChild1, // #2 = $lane
/*11933*/         OPC_MoveChild1,
/*11934*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11937*/         OPC_MoveParent,
/*11938*/         OPC_MoveParent,
/*11939*/         OPC_MoveParent,
/*11940*/         OPC_RecordChild1, // #3 = $src1
/*11941*/         OPC_CheckType, MVT::v4i32,
/*11943*/         OPC_EmitConvertToTarget, 2,
/*11945*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11948*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*11956*/         OPC_EmitConvertToTarget, 2,
/*11958*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11961*/         OPC_EmitInteger, MVT::i32, 14, 
/*11964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11967*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11979*/       /*Scope*/ 55, /*->12035*/
/*11980*/         OPC_MoveChild0,
/*11981*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11984*/         OPC_RecordChild0, // #0 = $src3
/*11985*/         OPC_CheckChild0Type, MVT::v4i32,
/*11987*/         OPC_RecordChild1, // #1 = $lane
/*11988*/         OPC_MoveChild1,
/*11989*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11992*/         OPC_MoveParent,
/*11993*/         OPC_MoveParent,
/*11994*/         OPC_RecordChild1, // #2 = $src2
/*11995*/         OPC_MoveParent,
/*11996*/         OPC_RecordChild1, // #3 = $src1
/*11997*/         OPC_CheckType, MVT::v4i32,
/*11999*/         OPC_EmitConvertToTarget, 1,
/*12001*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*12004*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*12012*/         OPC_EmitConvertToTarget, 1,
/*12014*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*12017*/         OPC_EmitInteger, MVT::i32, 14, 
/*12020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12023*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*12035*/       0, /*End of Scope*/
/*12036*/     /*Scope*/ 103|128,2/*359*/, /*->12397*/
/*12038*/       OPC_RecordChild0, // #0 = $src1
/*12039*/       OPC_MoveChild1,
/*12040*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*12043*/       OPC_Scope, 46|128,1/*174*/, /*->12220*/ // 2 children in Scope
/*12046*/         OPC_CheckChild0Integer, 87|128,4/*599*/, 
/*12049*/         OPC_RecordChild1, // #1 = $Vn
/*12050*/         OPC_Scope, 27, /*->12079*/ // 6 children in Scope
/*12052*/           OPC_CheckChild1Type, MVT::v8i8,
/*12054*/           OPC_RecordChild2, // #2 = $Vm
/*12055*/           OPC_CheckChild2Type, MVT::v8i8,
/*12057*/           OPC_MoveParent,
/*12058*/           OPC_CheckType, MVT::v8i8,
/*12060*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12062*/           OPC_EmitInteger, MVT::i32, 14, 
/*12065*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12068*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 599:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12079*/         /*Scope*/ 27, /*->12107*/
/*12080*/           OPC_CheckChild1Type, MVT::v4i16,
/*12082*/           OPC_RecordChild2, // #2 = $Vm
/*12083*/           OPC_CheckChild2Type, MVT::v4i16,
/*12085*/           OPC_MoveParent,
/*12086*/           OPC_CheckType, MVT::v4i16,
/*12088*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12090*/           OPC_EmitInteger, MVT::i32, 14, 
/*12093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12096*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 599:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12107*/         /*Scope*/ 27, /*->12135*/
/*12108*/           OPC_CheckChild1Type, MVT::v2i32,
/*12110*/           OPC_RecordChild2, // #2 = $Vm
/*12111*/           OPC_CheckChild2Type, MVT::v2i32,
/*12113*/           OPC_MoveParent,
/*12114*/           OPC_CheckType, MVT::v2i32,
/*12116*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12118*/           OPC_EmitInteger, MVT::i32, 14, 
/*12121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12124*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 599:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12135*/         /*Scope*/ 27, /*->12163*/
/*12136*/           OPC_CheckChild1Type, MVT::v16i8,
/*12138*/           OPC_RecordChild2, // #2 = $Vm
/*12139*/           OPC_CheckChild2Type, MVT::v16i8,
/*12141*/           OPC_MoveParent,
/*12142*/           OPC_CheckType, MVT::v16i8,
/*12144*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12146*/           OPC_EmitInteger, MVT::i32, 14, 
/*12149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12152*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 599:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12163*/         /*Scope*/ 27, /*->12191*/
/*12164*/           OPC_CheckChild1Type, MVT::v8i16,
/*12166*/           OPC_RecordChild2, // #2 = $Vm
/*12167*/           OPC_CheckChild2Type, MVT::v8i16,
/*12169*/           OPC_MoveParent,
/*12170*/           OPC_CheckType, MVT::v8i16,
/*12172*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12174*/           OPC_EmitInteger, MVT::i32, 14, 
/*12177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12180*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 599:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12191*/         /*Scope*/ 27, /*->12219*/
/*12192*/           OPC_CheckChild1Type, MVT::v4i32,
/*12194*/           OPC_RecordChild2, // #2 = $Vm
/*12195*/           OPC_CheckChild2Type, MVT::v4i32,
/*12197*/           OPC_MoveParent,
/*12198*/           OPC_CheckType, MVT::v4i32,
/*12200*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12202*/           OPC_EmitInteger, MVT::i32, 14, 
/*12205*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12208*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 599:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12219*/         0, /*End of Scope*/
/*12220*/       /*Scope*/ 46|128,1/*174*/, /*->12396*/
/*12222*/         OPC_CheckChild0Integer, 88|128,4/*600*/, 
/*12225*/         OPC_RecordChild1, // #1 = $Vn
/*12226*/         OPC_Scope, 27, /*->12255*/ // 6 children in Scope
/*12228*/           OPC_CheckChild1Type, MVT::v8i8,
/*12230*/           OPC_RecordChild2, // #2 = $Vm
/*12231*/           OPC_CheckChild2Type, MVT::v8i8,
/*12233*/           OPC_MoveParent,
/*12234*/           OPC_CheckType, MVT::v8i8,
/*12236*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12238*/           OPC_EmitInteger, MVT::i32, 14, 
/*12241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12244*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 600:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12255*/         /*Scope*/ 27, /*->12283*/
/*12256*/           OPC_CheckChild1Type, MVT::v4i16,
/*12258*/           OPC_RecordChild2, // #2 = $Vm
/*12259*/           OPC_CheckChild2Type, MVT::v4i16,
/*12261*/           OPC_MoveParent,
/*12262*/           OPC_CheckType, MVT::v4i16,
/*12264*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12266*/           OPC_EmitInteger, MVT::i32, 14, 
/*12269*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12272*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 600:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12283*/         /*Scope*/ 27, /*->12311*/
/*12284*/           OPC_CheckChild1Type, MVT::v2i32,
/*12286*/           OPC_RecordChild2, // #2 = $Vm
/*12287*/           OPC_CheckChild2Type, MVT::v2i32,
/*12289*/           OPC_MoveParent,
/*12290*/           OPC_CheckType, MVT::v2i32,
/*12292*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12294*/           OPC_EmitInteger, MVT::i32, 14, 
/*12297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12300*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 600:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12311*/         /*Scope*/ 27, /*->12339*/
/*12312*/           OPC_CheckChild1Type, MVT::v16i8,
/*12314*/           OPC_RecordChild2, // #2 = $Vm
/*12315*/           OPC_CheckChild2Type, MVT::v16i8,
/*12317*/           OPC_MoveParent,
/*12318*/           OPC_CheckType, MVT::v16i8,
/*12320*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12322*/           OPC_EmitInteger, MVT::i32, 14, 
/*12325*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12328*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 600:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12339*/         /*Scope*/ 27, /*->12367*/
/*12340*/           OPC_CheckChild1Type, MVT::v8i16,
/*12342*/           OPC_RecordChild2, // #2 = $Vm
/*12343*/           OPC_CheckChild2Type, MVT::v8i16,
/*12345*/           OPC_MoveParent,
/*12346*/           OPC_CheckType, MVT::v8i16,
/*12348*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12350*/           OPC_EmitInteger, MVT::i32, 14, 
/*12353*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12356*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 600:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12367*/         /*Scope*/ 27, /*->12395*/
/*12368*/           OPC_CheckChild1Type, MVT::v4i32,
/*12370*/           OPC_RecordChild2, // #2 = $Vm
/*12371*/           OPC_CheckChild2Type, MVT::v4i32,
/*12373*/           OPC_MoveParent,
/*12374*/           OPC_CheckType, MVT::v4i32,
/*12376*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12378*/           OPC_EmitInteger, MVT::i32, 14, 
/*12381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12384*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 600:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12395*/         0, /*End of Scope*/
/*12396*/       0, /*End of Scope*/
/*12397*/     /*Scope*/ 7|128,4/*519*/, /*->12918*/
/*12399*/       OPC_MoveChild0,
/*12400*/       OPC_SwitchOpcode /*3 cases */, 110|128,2/*366*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->12771
/*12405*/         OPC_Scope, 52|128,1/*180*/, /*->12588*/ // 2 children in Scope
/*12408*/           OPC_CheckChild0Integer, 87|128,4/*599*/, 
/*12411*/           OPC_RecordChild1, // #0 = $Vn
/*12412*/           OPC_Scope, 28, /*->12442*/ // 6 children in Scope
/*12414*/             OPC_CheckChild1Type, MVT::v8i8,
/*12416*/             OPC_RecordChild2, // #1 = $Vm
/*12417*/             OPC_CheckChild2Type, MVT::v8i8,
/*12419*/             OPC_MoveParent,
/*12420*/             OPC_RecordChild1, // #2 = $src1
/*12421*/             OPC_CheckType, MVT::v8i8,
/*12423*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12425*/             OPC_EmitInteger, MVT::i32, 14, 
/*12428*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12431*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 599:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12442*/           /*Scope*/ 28, /*->12471*/
/*12443*/             OPC_CheckChild1Type, MVT::v4i16,
/*12445*/             OPC_RecordChild2, // #1 = $Vm
/*12446*/             OPC_CheckChild2Type, MVT::v4i16,
/*12448*/             OPC_MoveParent,
/*12449*/             OPC_RecordChild1, // #2 = $src1
/*12450*/             OPC_CheckType, MVT::v4i16,
/*12452*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12454*/             OPC_EmitInteger, MVT::i32, 14, 
/*12457*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12460*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 599:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12471*/           /*Scope*/ 28, /*->12500*/
/*12472*/             OPC_CheckChild1Type, MVT::v2i32,
/*12474*/             OPC_RecordChild2, // #1 = $Vm
/*12475*/             OPC_CheckChild2Type, MVT::v2i32,
/*12477*/             OPC_MoveParent,
/*12478*/             OPC_RecordChild1, // #2 = $src1
/*12479*/             OPC_CheckType, MVT::v2i32,
/*12481*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12483*/             OPC_EmitInteger, MVT::i32, 14, 
/*12486*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12489*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 599:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12500*/           /*Scope*/ 28, /*->12529*/
/*12501*/             OPC_CheckChild1Type, MVT::v16i8,
/*12503*/             OPC_RecordChild2, // #1 = $Vm
/*12504*/             OPC_CheckChild2Type, MVT::v16i8,
/*12506*/             OPC_MoveParent,
/*12507*/             OPC_RecordChild1, // #2 = $src1
/*12508*/             OPC_CheckType, MVT::v16i8,
/*12510*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12512*/             OPC_EmitInteger, MVT::i32, 14, 
/*12515*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12518*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 599:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12529*/           /*Scope*/ 28, /*->12558*/
/*12530*/             OPC_CheckChild1Type, MVT::v8i16,
/*12532*/             OPC_RecordChild2, // #1 = $Vm
/*12533*/             OPC_CheckChild2Type, MVT::v8i16,
/*12535*/             OPC_MoveParent,
/*12536*/             OPC_RecordChild1, // #2 = $src1
/*12537*/             OPC_CheckType, MVT::v8i16,
/*12539*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12541*/             OPC_EmitInteger, MVT::i32, 14, 
/*12544*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12547*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 599:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12558*/           /*Scope*/ 28, /*->12587*/
/*12559*/             OPC_CheckChild1Type, MVT::v4i32,
/*12561*/             OPC_RecordChild2, // #1 = $Vm
/*12562*/             OPC_CheckChild2Type, MVT::v4i32,
/*12564*/             OPC_MoveParent,
/*12565*/             OPC_RecordChild1, // #2 = $src1
/*12566*/             OPC_CheckType, MVT::v4i32,
/*12568*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12570*/             OPC_EmitInteger, MVT::i32, 14, 
/*12573*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12576*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 599:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12587*/           0, /*End of Scope*/
/*12588*/         /*Scope*/ 52|128,1/*180*/, /*->12770*/
/*12590*/           OPC_CheckChild0Integer, 88|128,4/*600*/, 
/*12593*/           OPC_RecordChild1, // #0 = $Vn
/*12594*/           OPC_Scope, 28, /*->12624*/ // 6 children in Scope
/*12596*/             OPC_CheckChild1Type, MVT::v8i8,
/*12598*/             OPC_RecordChild2, // #1 = $Vm
/*12599*/             OPC_CheckChild2Type, MVT::v8i8,
/*12601*/             OPC_MoveParent,
/*12602*/             OPC_RecordChild1, // #2 = $src1
/*12603*/             OPC_CheckType, MVT::v8i8,
/*12605*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12607*/             OPC_EmitInteger, MVT::i32, 14, 
/*12610*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12613*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 600:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12624*/           /*Scope*/ 28, /*->12653*/
/*12625*/             OPC_CheckChild1Type, MVT::v4i16,
/*12627*/             OPC_RecordChild2, // #1 = $Vm
/*12628*/             OPC_CheckChild2Type, MVT::v4i16,
/*12630*/             OPC_MoveParent,
/*12631*/             OPC_RecordChild1, // #2 = $src1
/*12632*/             OPC_CheckType, MVT::v4i16,
/*12634*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12636*/             OPC_EmitInteger, MVT::i32, 14, 
/*12639*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12642*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 600:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12653*/           /*Scope*/ 28, /*->12682*/
/*12654*/             OPC_CheckChild1Type, MVT::v2i32,
/*12656*/             OPC_RecordChild2, // #1 = $Vm
/*12657*/             OPC_CheckChild2Type, MVT::v2i32,
/*12659*/             OPC_MoveParent,
/*12660*/             OPC_RecordChild1, // #2 = $src1
/*12661*/             OPC_CheckType, MVT::v2i32,
/*12663*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12665*/             OPC_EmitInteger, MVT::i32, 14, 
/*12668*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12671*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 600:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12682*/           /*Scope*/ 28, /*->12711*/
/*12683*/             OPC_CheckChild1Type, MVT::v16i8,
/*12685*/             OPC_RecordChild2, // #1 = $Vm
/*12686*/             OPC_CheckChild2Type, MVT::v16i8,
/*12688*/             OPC_MoveParent,
/*12689*/             OPC_RecordChild1, // #2 = $src1
/*12690*/             OPC_CheckType, MVT::v16i8,
/*12692*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12694*/             OPC_EmitInteger, MVT::i32, 14, 
/*12697*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12700*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 600:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12711*/           /*Scope*/ 28, /*->12740*/
/*12712*/             OPC_CheckChild1Type, MVT::v8i16,
/*12714*/             OPC_RecordChild2, // #1 = $Vm
/*12715*/             OPC_CheckChild2Type, MVT::v8i16,
/*12717*/             OPC_MoveParent,
/*12718*/             OPC_RecordChild1, // #2 = $src1
/*12719*/             OPC_CheckType, MVT::v8i16,
/*12721*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12723*/             OPC_EmitInteger, MVT::i32, 14, 
/*12726*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12729*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 600:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12740*/           /*Scope*/ 28, /*->12769*/
/*12741*/             OPC_CheckChild1Type, MVT::v4i32,
/*12743*/             OPC_RecordChild2, // #1 = $Vm
/*12744*/             OPC_CheckChild2Type, MVT::v4i32,
/*12746*/             OPC_MoveParent,
/*12747*/             OPC_RecordChild1, // #2 = $src1
/*12748*/             OPC_CheckType, MVT::v4i32,
/*12750*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12752*/             OPC_EmitInteger, MVT::i32, 14, 
/*12755*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12758*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 600:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12769*/           0, /*End of Scope*/
/*12770*/         0, /*End of Scope*/
/*12771*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::SIGN_EXTEND),// ->12844
/*12774*/         OPC_RecordChild0, // #0 = $Vn
/*12775*/         OPC_MoveParent,
/*12776*/         OPC_MoveChild1,
/*12777*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*12780*/         OPC_RecordChild0, // #1 = $Vm
/*12781*/         OPC_MoveParent,
/*12782*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->12803
/*12785*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12787*/           OPC_EmitInteger, MVT::i32, 14, 
/*12790*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12793*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12803*/         /*SwitchType*/ 18, MVT::v4i32,// ->12823
/*12805*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12807*/           OPC_EmitInteger, MVT::i32, 14, 
/*12810*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12813*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12823*/         /*SwitchType*/ 18, MVT::v2i64,// ->12843
/*12825*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12827*/           OPC_EmitInteger, MVT::i32, 14, 
/*12830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12833*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12843*/         0, // EndSwitchType
/*12844*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::ZERO_EXTEND),// ->12917
/*12847*/         OPC_RecordChild0, // #0 = $Vn
/*12848*/         OPC_MoveParent,
/*12849*/         OPC_MoveChild1,
/*12850*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*12853*/         OPC_RecordChild0, // #1 = $Vm
/*12854*/         OPC_MoveParent,
/*12855*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->12876
/*12858*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12860*/           OPC_EmitInteger, MVT::i32, 14, 
/*12863*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12866*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12876*/         /*SwitchType*/ 18, MVT::v4i32,// ->12896
/*12878*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12880*/           OPC_EmitInteger, MVT::i32, 14, 
/*12883*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12886*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12896*/         /*SwitchType*/ 18, MVT::v2i64,// ->12916
/*12898*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12900*/           OPC_EmitInteger, MVT::i32, 14, 
/*12903*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12906*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12916*/         0, // EndSwitchType
/*12917*/       0, // EndSwitchOpcode
/*12918*/     /*Scope*/ 28|128,6/*796*/, /*->13716*/
/*12920*/       OPC_RecordChild0, // #0 = $src1
/*12921*/       OPC_MoveChild1,
/*12922*/       OPC_SwitchOpcode /*4 cases */, 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->13121
/*12927*/         OPC_RecordChild0, // #1 = $Vm
/*12928*/         OPC_RecordChild1, // #2 = $SIMM
/*12929*/         OPC_MoveChild1,
/*12930*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12933*/         OPC_MoveParent,
/*12934*/         OPC_MoveParent,
/*12935*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->12959
/*12938*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12940*/           OPC_EmitConvertToTarget, 2,
/*12942*/           OPC_EmitInteger, MVT::i32, 14, 
/*12945*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12948*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*12959*/         /*SwitchType*/ 21, MVT::v4i16,// ->12982
/*12961*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12963*/           OPC_EmitConvertToTarget, 2,
/*12965*/           OPC_EmitInteger, MVT::i32, 14, 
/*12968*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12971*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*12982*/         /*SwitchType*/ 21, MVT::v2i32,// ->13005
/*12984*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12986*/           OPC_EmitConvertToTarget, 2,
/*12988*/           OPC_EmitInteger, MVT::i32, 14, 
/*12991*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12994*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13005*/         /*SwitchType*/ 21, MVT::v1i64,// ->13028
/*13007*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13009*/           OPC_EmitConvertToTarget, 2,
/*13011*/           OPC_EmitInteger, MVT::i32, 14, 
/*13014*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13017*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13028*/         /*SwitchType*/ 21, MVT::v16i8,// ->13051
/*13030*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13032*/           OPC_EmitConvertToTarget, 2,
/*13034*/           OPC_EmitInteger, MVT::i32, 14, 
/*13037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13040*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13051*/         /*SwitchType*/ 21, MVT::v8i16,// ->13074
/*13053*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13055*/           OPC_EmitConvertToTarget, 2,
/*13057*/           OPC_EmitInteger, MVT::i32, 14, 
/*13060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13063*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13074*/         /*SwitchType*/ 21, MVT::v4i32,// ->13097
/*13076*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13078*/           OPC_EmitConvertToTarget, 2,
/*13080*/           OPC_EmitInteger, MVT::i32, 14, 
/*13083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13086*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13097*/         /*SwitchType*/ 21, MVT::v2i64,// ->13120
/*13099*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13101*/           OPC_EmitConvertToTarget, 2,
/*13103*/           OPC_EmitInteger, MVT::i32, 14, 
/*13106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13109*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13120*/         0, // EndSwitchType
/*13121*/       /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->13319
/*13125*/         OPC_RecordChild0, // #1 = $Vm
/*13126*/         OPC_RecordChild1, // #2 = $SIMM
/*13127*/         OPC_MoveChild1,
/*13128*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13131*/         OPC_MoveParent,
/*13132*/         OPC_MoveParent,
/*13133*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13157
/*13136*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13138*/           OPC_EmitConvertToTarget, 2,
/*13140*/           OPC_EmitInteger, MVT::i32, 14, 
/*13143*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13146*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13157*/         /*SwitchType*/ 21, MVT::v4i16,// ->13180
/*13159*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13161*/           OPC_EmitConvertToTarget, 2,
/*13163*/           OPC_EmitInteger, MVT::i32, 14, 
/*13166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13169*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13180*/         /*SwitchType*/ 21, MVT::v2i32,// ->13203
/*13182*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13184*/           OPC_EmitConvertToTarget, 2,
/*13186*/           OPC_EmitInteger, MVT::i32, 14, 
/*13189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13192*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13203*/         /*SwitchType*/ 21, MVT::v1i64,// ->13226
/*13205*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13207*/           OPC_EmitConvertToTarget, 2,
/*13209*/           OPC_EmitInteger, MVT::i32, 14, 
/*13212*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13215*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13226*/         /*SwitchType*/ 21, MVT::v16i8,// ->13249
/*13228*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13230*/           OPC_EmitConvertToTarget, 2,
/*13232*/           OPC_EmitInteger, MVT::i32, 14, 
/*13235*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13238*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13249*/         /*SwitchType*/ 21, MVT::v8i16,// ->13272
/*13251*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13253*/           OPC_EmitConvertToTarget, 2,
/*13255*/           OPC_EmitInteger, MVT::i32, 14, 
/*13258*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13261*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13272*/         /*SwitchType*/ 21, MVT::v4i32,// ->13295
/*13274*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13276*/           OPC_EmitConvertToTarget, 2,
/*13278*/           OPC_EmitInteger, MVT::i32, 14, 
/*13281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13284*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13295*/         /*SwitchType*/ 21, MVT::v2i64,// ->13318
/*13297*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13299*/           OPC_EmitConvertToTarget, 2,
/*13301*/           OPC_EmitInteger, MVT::i32, 14, 
/*13304*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13307*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13318*/         0, // EndSwitchType
/*13319*/       /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->13517
/*13323*/         OPC_RecordChild0, // #1 = $Vm
/*13324*/         OPC_RecordChild1, // #2 = $SIMM
/*13325*/         OPC_MoveChild1,
/*13326*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13329*/         OPC_MoveParent,
/*13330*/         OPC_MoveParent,
/*13331*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13355
/*13334*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13336*/           OPC_EmitConvertToTarget, 2,
/*13338*/           OPC_EmitInteger, MVT::i32, 14, 
/*13341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13344*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13355*/         /*SwitchType*/ 21, MVT::v4i16,// ->13378
/*13357*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13359*/           OPC_EmitConvertToTarget, 2,
/*13361*/           OPC_EmitInteger, MVT::i32, 14, 
/*13364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13367*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13378*/         /*SwitchType*/ 21, MVT::v2i32,// ->13401
/*13380*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13382*/           OPC_EmitConvertToTarget, 2,
/*13384*/           OPC_EmitInteger, MVT::i32, 14, 
/*13387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13390*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13401*/         /*SwitchType*/ 21, MVT::v1i64,// ->13424
/*13403*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13405*/           OPC_EmitConvertToTarget, 2,
/*13407*/           OPC_EmitInteger, MVT::i32, 14, 
/*13410*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13413*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13424*/         /*SwitchType*/ 21, MVT::v16i8,// ->13447
/*13426*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13428*/           OPC_EmitConvertToTarget, 2,
/*13430*/           OPC_EmitInteger, MVT::i32, 14, 
/*13433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13436*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13447*/         /*SwitchType*/ 21, MVT::v8i16,// ->13470
/*13449*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13451*/           OPC_EmitConvertToTarget, 2,
/*13453*/           OPC_EmitInteger, MVT::i32, 14, 
/*13456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13459*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13470*/         /*SwitchType*/ 21, MVT::v4i32,// ->13493
/*13472*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13474*/           OPC_EmitConvertToTarget, 2,
/*13476*/           OPC_EmitInteger, MVT::i32, 14, 
/*13479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13482*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13493*/         /*SwitchType*/ 21, MVT::v2i64,// ->13516
/*13495*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13497*/           OPC_EmitConvertToTarget, 2,
/*13499*/           OPC_EmitInteger, MVT::i32, 14, 
/*13502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13505*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13516*/         0, // EndSwitchType
/*13517*/       /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->13715
/*13521*/         OPC_RecordChild0, // #1 = $Vm
/*13522*/         OPC_RecordChild1, // #2 = $SIMM
/*13523*/         OPC_MoveChild1,
/*13524*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13527*/         OPC_MoveParent,
/*13528*/         OPC_MoveParent,
/*13529*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13553
/*13532*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13534*/           OPC_EmitConvertToTarget, 2,
/*13536*/           OPC_EmitInteger, MVT::i32, 14, 
/*13539*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13542*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13553*/         /*SwitchType*/ 21, MVT::v4i16,// ->13576
/*13555*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13557*/           OPC_EmitConvertToTarget, 2,
/*13559*/           OPC_EmitInteger, MVT::i32, 14, 
/*13562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13565*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13576*/         /*SwitchType*/ 21, MVT::v2i32,// ->13599
/*13578*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13580*/           OPC_EmitConvertToTarget, 2,
/*13582*/           OPC_EmitInteger, MVT::i32, 14, 
/*13585*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13588*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13599*/         /*SwitchType*/ 21, MVT::v1i64,// ->13622
/*13601*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13603*/           OPC_EmitConvertToTarget, 2,
/*13605*/           OPC_EmitInteger, MVT::i32, 14, 
/*13608*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13611*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13622*/         /*SwitchType*/ 21, MVT::v16i8,// ->13645
/*13624*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13626*/           OPC_EmitConvertToTarget, 2,
/*13628*/           OPC_EmitInteger, MVT::i32, 14, 
/*13631*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13634*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13645*/         /*SwitchType*/ 21, MVT::v8i16,// ->13668
/*13647*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13649*/           OPC_EmitConvertToTarget, 2,
/*13651*/           OPC_EmitInteger, MVT::i32, 14, 
/*13654*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13657*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13668*/         /*SwitchType*/ 21, MVT::v4i32,// ->13691
/*13670*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13672*/           OPC_EmitConvertToTarget, 2,
/*13674*/           OPC_EmitInteger, MVT::i32, 14, 
/*13677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13680*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13691*/         /*SwitchType*/ 21, MVT::v2i64,// ->13714
/*13693*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13695*/           OPC_EmitConvertToTarget, 2,
/*13697*/           OPC_EmitInteger, MVT::i32, 14, 
/*13700*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13703*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13714*/         0, // EndSwitchType
/*13715*/       0, // EndSwitchOpcode
/*13716*/     /*Scope*/ 31|128,6/*799*/, /*->14517*/
/*13718*/       OPC_MoveChild0,
/*13719*/       OPC_SwitchOpcode /*4 cases */, 67|128,1/*195*/, TARGET_VAL(ARMISD::VSHRs),// ->13919
/*13724*/         OPC_RecordChild0, // #0 = $Vm
/*13725*/         OPC_RecordChild1, // #1 = $SIMM
/*13726*/         OPC_MoveChild1,
/*13727*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13730*/         OPC_MoveParent,
/*13731*/         OPC_MoveParent,
/*13732*/         OPC_RecordChild1, // #2 = $src1
/*13733*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13757
/*13736*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13738*/           OPC_EmitConvertToTarget, 1,
/*13740*/           OPC_EmitInteger, MVT::i32, 14, 
/*13743*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13746*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13757*/         /*SwitchType*/ 21, MVT::v4i16,// ->13780
/*13759*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13761*/           OPC_EmitConvertToTarget, 1,
/*13763*/           OPC_EmitInteger, MVT::i32, 14, 
/*13766*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13769*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13780*/         /*SwitchType*/ 21, MVT::v2i32,// ->13803
/*13782*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13784*/           OPC_EmitConvertToTarget, 1,
/*13786*/           OPC_EmitInteger, MVT::i32, 14, 
/*13789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13792*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13803*/         /*SwitchType*/ 21, MVT::v1i64,// ->13826
/*13805*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13807*/           OPC_EmitConvertToTarget, 1,
/*13809*/           OPC_EmitInteger, MVT::i32, 14, 
/*13812*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13815*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13826*/         /*SwitchType*/ 21, MVT::v16i8,// ->13849
/*13828*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13830*/           OPC_EmitConvertToTarget, 1,
/*13832*/           OPC_EmitInteger, MVT::i32, 14, 
/*13835*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13838*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13849*/         /*SwitchType*/ 21, MVT::v8i16,// ->13872
/*13851*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13853*/           OPC_EmitConvertToTarget, 1,
/*13855*/           OPC_EmitInteger, MVT::i32, 14, 
/*13858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13861*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13872*/         /*SwitchType*/ 21, MVT::v4i32,// ->13895
/*13874*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13876*/           OPC_EmitConvertToTarget, 1,
/*13878*/           OPC_EmitInteger, MVT::i32, 14, 
/*13881*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13884*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13895*/         /*SwitchType*/ 21, MVT::v2i64,// ->13918
/*13897*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13899*/           OPC_EmitConvertToTarget, 1,
/*13901*/           OPC_EmitInteger, MVT::i32, 14, 
/*13904*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13907*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13918*/         0, // EndSwitchType
/*13919*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VSHRu),// ->14118
/*13923*/         OPC_RecordChild0, // #0 = $Vm
/*13924*/         OPC_RecordChild1, // #1 = $SIMM
/*13925*/         OPC_MoveChild1,
/*13926*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13929*/         OPC_MoveParent,
/*13930*/         OPC_MoveParent,
/*13931*/         OPC_RecordChild1, // #2 = $src1
/*13932*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13956
/*13935*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13937*/           OPC_EmitConvertToTarget, 1,
/*13939*/           OPC_EmitInteger, MVT::i32, 14, 
/*13942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13945*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13956*/         /*SwitchType*/ 21, MVT::v4i16,// ->13979
/*13958*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13960*/           OPC_EmitConvertToTarget, 1,
/*13962*/           OPC_EmitInteger, MVT::i32, 14, 
/*13965*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13968*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13979*/         /*SwitchType*/ 21, MVT::v2i32,// ->14002
/*13981*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13983*/           OPC_EmitConvertToTarget, 1,
/*13985*/           OPC_EmitInteger, MVT::i32, 14, 
/*13988*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13991*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*14002*/         /*SwitchType*/ 21, MVT::v1i64,// ->14025
/*14004*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14006*/           OPC_EmitConvertToTarget, 1,
/*14008*/           OPC_EmitInteger, MVT::i32, 14, 
/*14011*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14014*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*14025*/         /*SwitchType*/ 21, MVT::v16i8,// ->14048
/*14027*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14029*/           OPC_EmitConvertToTarget, 1,
/*14031*/           OPC_EmitInteger, MVT::i32, 14, 
/*14034*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14037*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*14048*/         /*SwitchType*/ 21, MVT::v8i16,// ->14071
/*14050*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14052*/           OPC_EmitConvertToTarget, 1,
/*14054*/           OPC_EmitInteger, MVT::i32, 14, 
/*14057*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14060*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*14071*/         /*SwitchType*/ 21, MVT::v4i32,// ->14094
/*14073*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14075*/           OPC_EmitConvertToTarget, 1,
/*14077*/           OPC_EmitInteger, MVT::i32, 14, 
/*14080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14083*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*14094*/         /*SwitchType*/ 21, MVT::v2i64,// ->14117
/*14096*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14098*/           OPC_EmitConvertToTarget, 1,
/*14100*/           OPC_EmitInteger, MVT::i32, 14, 
/*14103*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14106*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*14117*/         0, // EndSwitchType
/*14118*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VRSHRs),// ->14317
/*14122*/         OPC_RecordChild0, // #0 = $Vm
/*14123*/         OPC_RecordChild1, // #1 = $SIMM
/*14124*/         OPC_MoveChild1,
/*14125*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*14128*/         OPC_MoveParent,
/*14129*/         OPC_MoveParent,
/*14130*/         OPC_RecordChild1, // #2 = $src1
/*14131*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->14155
/*14134*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14136*/           OPC_EmitConvertToTarget, 1,
/*14138*/           OPC_EmitInteger, MVT::i32, 14, 
/*14141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14144*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*14155*/         /*SwitchType*/ 21, MVT::v4i16,// ->14178
/*14157*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14159*/           OPC_EmitConvertToTarget, 1,
/*14161*/           OPC_EmitInteger, MVT::i32, 14, 
/*14164*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14167*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*14178*/         /*SwitchType*/ 21, MVT::v2i32,// ->14201
/*14180*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14182*/           OPC_EmitConvertToTarget, 1,
/*14184*/           OPC_EmitInteger, MVT::i32, 14, 
/*14187*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14190*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*14201*/         /*SwitchType*/ 21, MVT::v1i64,// ->14224
/*14203*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14205*/           OPC_EmitConvertToTarget, 1,
/*14207*/           OPC_EmitInteger, MVT::i32, 14, 
/*14210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14213*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*14224*/         /*SwitchType*/ 21, MVT::v16i8,// ->14247
/*14226*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14228*/           OPC_EmitConvertToTarget, 1,
/*14230*/           OPC_EmitInteger, MVT::i32, 14, 
/*14233*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14236*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*14247*/         /*SwitchType*/ 21, MVT::v8i16,// ->14270
/*14249*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14251*/           OPC_EmitConvertToTarget, 1,
/*14253*/           OPC_EmitInteger, MVT::i32, 14, 
/*14256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14259*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*14270*/         /*SwitchType*/ 21, MVT::v4i32,// ->14293
/*14272*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14274*/           OPC_EmitConvertToTarget, 1,
/*14276*/           OPC_EmitInteger, MVT::i32, 14, 
/*14279*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14282*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*14293*/         /*SwitchType*/ 21, MVT::v2i64,// ->14316
/*14295*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14297*/           OPC_EmitConvertToTarget, 1,
/*14299*/           OPC_EmitInteger, MVT::i32, 14, 
/*14302*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14305*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*14316*/         0, // EndSwitchType
/*14317*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VRSHRu),// ->14516
/*14321*/         OPC_RecordChild0, // #0 = $Vm
/*14322*/         OPC_RecordChild1, // #1 = $SIMM
/*14323*/         OPC_MoveChild1,
/*14324*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*14327*/         OPC_MoveParent,
/*14328*/         OPC_MoveParent,
/*14329*/         OPC_RecordChild1, // #2 = $src1
/*14330*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->14354
/*14333*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14335*/           OPC_EmitConvertToTarget, 1,
/*14337*/           OPC_EmitInteger, MVT::i32, 14, 
/*14340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14343*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*14354*/         /*SwitchType*/ 21, MVT::v4i16,// ->14377
/*14356*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14358*/           OPC_EmitConvertToTarget, 1,
/*14360*/           OPC_EmitInteger, MVT::i32, 14, 
/*14363*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14366*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*14377*/         /*SwitchType*/ 21, MVT::v2i32,// ->14400
/*14379*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14381*/           OPC_EmitConvertToTarget, 1,
/*14383*/           OPC_EmitInteger, MVT::i32, 14, 
/*14386*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14389*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*14400*/         /*SwitchType*/ 21, MVT::v1i64,// ->14423
/*14402*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14404*/           OPC_EmitConvertToTarget, 1,
/*14406*/           OPC_EmitInteger, MVT::i32, 14, 
/*14409*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14412*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*14423*/         /*SwitchType*/ 21, MVT::v16i8,// ->14446
/*14425*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14427*/           OPC_EmitConvertToTarget, 1,
/*14429*/           OPC_EmitInteger, MVT::i32, 14, 
/*14432*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14435*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*14446*/         /*SwitchType*/ 21, MVT::v8i16,// ->14469
/*14448*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14450*/           OPC_EmitConvertToTarget, 1,
/*14452*/           OPC_EmitInteger, MVT::i32, 14, 
/*14455*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14458*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*14469*/         /*SwitchType*/ 21, MVT::v4i32,// ->14492
/*14471*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14473*/           OPC_EmitConvertToTarget, 1,
/*14475*/           OPC_EmitInteger, MVT::i32, 14, 
/*14478*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14481*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*14492*/         /*SwitchType*/ 21, MVT::v2i64,// ->14515
/*14494*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14496*/           OPC_EmitConvertToTarget, 1,
/*14498*/           OPC_EmitInteger, MVT::i32, 14, 
/*14501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14504*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*14515*/         0, // EndSwitchType
/*14516*/       0, // EndSwitchOpcode
/*14517*/     /*Scope*/ 57|128,3/*441*/, /*->14960*/
/*14519*/       OPC_RecordChild0, // #0 = $Vn
/*14520*/       OPC_MoveChild1,
/*14521*/       OPC_SwitchOpcode /*5 cases */, 64, TARGET_VAL(ISD::SIGN_EXTEND),// ->14589
/*14525*/         OPC_RecordChild0, // #1 = $Vm
/*14526*/         OPC_MoveParent,
/*14527*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->14548
/*14530*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14532*/           OPC_EmitInteger, MVT::i32, 14, 
/*14535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14538*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14548*/         /*SwitchType*/ 18, MVT::v4i32,// ->14568
/*14550*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14552*/           OPC_EmitInteger, MVT::i32, 14, 
/*14555*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14558*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*14568*/         /*SwitchType*/ 18, MVT::v2i64,// ->14588
/*14570*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14572*/           OPC_EmitInteger, MVT::i32, 14, 
/*14575*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14578*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*14588*/         0, // EndSwitchType
/*14589*/       /*SwitchOpcode*/ 64, TARGET_VAL(ISD::ZERO_EXTEND),// ->14656
/*14592*/         OPC_RecordChild0, // #1 = $Vm
/*14593*/         OPC_MoveParent,
/*14594*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->14615
/*14597*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14599*/           OPC_EmitInteger, MVT::i32, 14, 
/*14602*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14605*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14615*/         /*SwitchType*/ 18, MVT::v4i32,// ->14635
/*14617*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14619*/           OPC_EmitInteger, MVT::i32, 14, 
/*14622*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14625*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*14635*/         /*SwitchType*/ 18, MVT::v2i64,// ->14655
/*14637*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14639*/           OPC_EmitInteger, MVT::i32, 14, 
/*14642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14645*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*14655*/         0, // EndSwitchType
/*14656*/       /*SwitchOpcode*/ 3|128,1/*131*/, TARGET_VAL(ISD::MUL),// ->14791
/*14660*/         OPC_RecordChild0, // #1 = $Vn
/*14661*/         OPC_RecordChild1, // #2 = $Vm
/*14662*/         OPC_MoveParent,
/*14663*/         OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->14685
/*14666*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14668*/           OPC_EmitInteger, MVT::i32, 14, 
/*14671*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14674*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*14685*/         /*SwitchType*/ 19, MVT::v4i16,// ->14706
/*14687*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14689*/           OPC_EmitInteger, MVT::i32, 14, 
/*14692*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14695*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*14706*/         /*SwitchType*/ 19, MVT::v2i32,// ->14727
/*14708*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14710*/           OPC_EmitInteger, MVT::i32, 14, 
/*14713*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14716*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14727*/         /*SwitchType*/ 19, MVT::v16i8,// ->14748
/*14729*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14731*/           OPC_EmitInteger, MVT::i32, 14, 
/*14734*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14737*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*14748*/         /*SwitchType*/ 19, MVT::v8i16,// ->14769
/*14750*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14752*/           OPC_EmitInteger, MVT::i32, 14, 
/*14755*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14758*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*14769*/         /*SwitchType*/ 19, MVT::v4i32,// ->14790
/*14771*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14773*/           OPC_EmitInteger, MVT::i32, 14, 
/*14776*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14779*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14790*/         0, // EndSwitchType
/*14791*/       /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLs),// ->14875
/*14794*/         OPC_RecordChild0, // #1 = $Vn
/*14795*/         OPC_Scope, 25, /*->14822*/ // 3 children in Scope
/*14797*/           OPC_CheckChild0Type, MVT::v8i8,
/*14799*/           OPC_RecordChild1, // #2 = $Vm
/*14800*/           OPC_MoveParent,
/*14801*/           OPC_CheckType, MVT::v8i16,
/*14803*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14805*/           OPC_EmitInteger, MVT::i32, 14, 
/*14808*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14811*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*14822*/         /*Scope*/ 25, /*->14848*/
/*14823*/           OPC_CheckChild0Type, MVT::v4i16,
/*14825*/           OPC_RecordChild1, // #2 = $Vm
/*14826*/           OPC_MoveParent,
/*14827*/           OPC_CheckType, MVT::v4i32,
/*14829*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14831*/           OPC_EmitInteger, MVT::i32, 14, 
/*14834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14837*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*14848*/         /*Scope*/ 25, /*->14874*/
/*14849*/           OPC_CheckChild0Type, MVT::v2i32,
/*14851*/           OPC_RecordChild1, // #2 = $Vm
/*14852*/           OPC_MoveParent,
/*14853*/           OPC_CheckType, MVT::v2i64,
/*14855*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14857*/           OPC_EmitInteger, MVT::i32, 14, 
/*14860*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14863*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14874*/         0, /*End of Scope*/
/*14875*/       /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLu),// ->14959
/*14878*/         OPC_RecordChild0, // #1 = $Vn
/*14879*/         OPC_Scope, 25, /*->14906*/ // 3 children in Scope
/*14881*/           OPC_CheckChild0Type, MVT::v8i8,
/*14883*/           OPC_RecordChild1, // #2 = $Vm
/*14884*/           OPC_MoveParent,
/*14885*/           OPC_CheckType, MVT::v8i16,
/*14887*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14889*/           OPC_EmitInteger, MVT::i32, 14, 
/*14892*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14895*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*14906*/         /*Scope*/ 25, /*->14932*/
/*14907*/           OPC_CheckChild0Type, MVT::v4i16,
/*14909*/           OPC_RecordChild1, // #2 = $Vm
/*14910*/           OPC_MoveParent,
/*14911*/           OPC_CheckType, MVT::v4i32,
/*14913*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14915*/           OPC_EmitInteger, MVT::i32, 14, 
/*14918*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14921*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*14932*/         /*Scope*/ 25, /*->14958*/
/*14933*/           OPC_CheckChild0Type, MVT::v2i32,
/*14935*/           OPC_RecordChild1, // #2 = $Vm
/*14936*/           OPC_MoveParent,
/*14937*/           OPC_CheckType, MVT::v2i64,
/*14939*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14941*/           OPC_EmitInteger, MVT::i32, 14, 
/*14944*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14947*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14958*/         0, /*End of Scope*/
/*14959*/       0, // EndSwitchOpcode
/*14960*/     /*Scope*/ 65|128,3/*449*/, /*->15411*/
/*14962*/       OPC_MoveChild0,
/*14963*/       OPC_SwitchOpcode /*5 cases */, 65, TARGET_VAL(ISD::SIGN_EXTEND),// ->15032
/*14967*/         OPC_RecordChild0, // #0 = $Vm
/*14968*/         OPC_MoveParent,
/*14969*/         OPC_RecordChild1, // #1 = $Vn
/*14970*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->14991
/*14973*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14975*/           OPC_EmitInteger, MVT::i32, 14, 
/*14978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14981*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14991*/         /*SwitchType*/ 18, MVT::v4i32,// ->15011
/*14993*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14995*/           OPC_EmitInteger, MVT::i32, 14, 
/*14998*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15001*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*15011*/         /*SwitchType*/ 18, MVT::v2i64,// ->15031
/*15013*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15015*/           OPC_EmitInteger, MVT::i32, 14, 
/*15018*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15021*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*15031*/         0, // EndSwitchType
/*15032*/       /*SwitchOpcode*/ 65, TARGET_VAL(ISD::ZERO_EXTEND),// ->15100
/*15035*/         OPC_RecordChild0, // #0 = $Vm
/*15036*/         OPC_MoveParent,
/*15037*/         OPC_RecordChild1, // #1 = $Vn
/*15038*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->15059
/*15041*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15043*/           OPC_EmitInteger, MVT::i32, 14, 
/*15046*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15049*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*15059*/         /*SwitchType*/ 18, MVT::v4i32,// ->15079
/*15061*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15063*/           OPC_EmitInteger, MVT::i32, 14, 
/*15066*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15069*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*15079*/         /*SwitchType*/ 18, MVT::v2i64,// ->15099
/*15081*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15083*/           OPC_EmitInteger, MVT::i32, 14, 
/*15086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15089*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*15099*/         0, // EndSwitchType
/*15100*/       /*SwitchOpcode*/ 4|128,1/*132*/, TARGET_VAL(ISD::MUL),// ->15236
/*15104*/         OPC_RecordChild0, // #0 = $Vn
/*15105*/         OPC_RecordChild1, // #1 = $Vm
/*15106*/         OPC_MoveParent,
/*15107*/         OPC_RecordChild1, // #2 = $src1
/*15108*/         OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->15130
/*15111*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15113*/           OPC_EmitInteger, MVT::i32, 14, 
/*15116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15119*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15130*/         /*SwitchType*/ 19, MVT::v4i16,// ->15151
/*15132*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15134*/           OPC_EmitInteger, MVT::i32, 14, 
/*15137*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15140*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15151*/         /*SwitchType*/ 19, MVT::v2i32,// ->15172
/*15153*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15155*/           OPC_EmitInteger, MVT::i32, 14, 
/*15158*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15161*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15172*/         /*SwitchType*/ 19, MVT::v16i8,// ->15193
/*15174*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15176*/           OPC_EmitInteger, MVT::i32, 14, 
/*15179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15182*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*15193*/         /*SwitchType*/ 19, MVT::v8i16,// ->15214
/*15195*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15197*/           OPC_EmitInteger, MVT::i32, 14, 
/*15200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15203*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*15214*/         /*SwitchType*/ 19, MVT::v4i32,// ->15235
/*15216*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15218*/           OPC_EmitInteger, MVT::i32, 14, 
/*15221*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15224*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15235*/         0, // EndSwitchType
/*15236*/       /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->15323
/*15239*/         OPC_RecordChild0, // #0 = $Vn
/*15240*/         OPC_Scope, 26, /*->15268*/ // 3 children in Scope
/*15242*/           OPC_CheckChild0Type, MVT::v8i8,
/*15244*/           OPC_RecordChild1, // #1 = $Vm
/*15245*/           OPC_MoveParent,
/*15246*/           OPC_RecordChild1, // #2 = $src1
/*15247*/           OPC_CheckType, MVT::v8i16,
/*15249*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15251*/           OPC_EmitInteger, MVT::i32, 14, 
/*15254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15257*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15268*/         /*Scope*/ 26, /*->15295*/
/*15269*/           OPC_CheckChild0Type, MVT::v4i16,
/*15271*/           OPC_RecordChild1, // #1 = $Vm
/*15272*/           OPC_MoveParent,
/*15273*/           OPC_RecordChild1, // #2 = $src1
/*15274*/           OPC_CheckType, MVT::v4i32,
/*15276*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15278*/           OPC_EmitInteger, MVT::i32, 14, 
/*15281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15284*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15295*/         /*Scope*/ 26, /*->15322*/
/*15296*/           OPC_CheckChild0Type, MVT::v2i32,
/*15298*/           OPC_RecordChild1, // #1 = $Vm
/*15299*/           OPC_MoveParent,
/*15300*/           OPC_RecordChild1, // #2 = $src1
/*15301*/           OPC_CheckType, MVT::v2i64,
/*15303*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15305*/           OPC_EmitInteger, MVT::i32, 14, 
/*15308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15311*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15322*/         0, /*End of Scope*/
/*15323*/       /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->15410
/*15326*/         OPC_RecordChild0, // #0 = $Vn
/*15327*/         OPC_Scope, 26, /*->15355*/ // 3 children in Scope
/*15329*/           OPC_CheckChild0Type, MVT::v8i8,
/*15331*/           OPC_RecordChild1, // #1 = $Vm
/*15332*/           OPC_MoveParent,
/*15333*/           OPC_RecordChild1, // #2 = $src1
/*15334*/           OPC_CheckType, MVT::v8i16,
/*15336*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15338*/           OPC_EmitInteger, MVT::i32, 14, 
/*15341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15344*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15355*/         /*Scope*/ 26, /*->15382*/
/*15356*/           OPC_CheckChild0Type, MVT::v4i16,
/*15358*/           OPC_RecordChild1, // #1 = $Vm
/*15359*/           OPC_MoveParent,
/*15360*/           OPC_RecordChild1, // #2 = $src1
/*15361*/           OPC_CheckType, MVT::v4i32,
/*15363*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15365*/           OPC_EmitInteger, MVT::i32, 14, 
/*15368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15371*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15382*/         /*Scope*/ 26, /*->15409*/
/*15383*/           OPC_CheckChild0Type, MVT::v2i32,
/*15385*/           OPC_RecordChild1, // #1 = $Vm
/*15386*/           OPC_MoveParent,
/*15387*/           OPC_RecordChild1, // #2 = $src1
/*15388*/           OPC_CheckType, MVT::v2i64,
/*15390*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15392*/           OPC_EmitInteger, MVT::i32, 14, 
/*15395*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15398*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15409*/         0, /*End of Scope*/
/*15410*/       0, // EndSwitchOpcode
/*15411*/     /*Scope*/ 36|128,1/*164*/, /*->15577*/
/*15413*/       OPC_RecordChild0, // #0 = $Vn
/*15414*/       OPC_RecordChild1, // #1 = $Vm
/*15415*/       OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->15436
/*15418*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15420*/         OPC_EmitInteger, MVT::i32, 14, 
/*15423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15426*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15436*/       /*SwitchType*/ 18, MVT::v4i16,// ->15456
/*15438*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15440*/         OPC_EmitInteger, MVT::i32, 14, 
/*15443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15446*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15456*/       /*SwitchType*/ 18, MVT::v2i32,// ->15476
/*15458*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15460*/         OPC_EmitInteger, MVT::i32, 14, 
/*15463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15466*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15476*/       /*SwitchType*/ 18, MVT::v16i8,// ->15496
/*15478*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15480*/         OPC_EmitInteger, MVT::i32, 14, 
/*15483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15486*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*15496*/       /*SwitchType*/ 18, MVT::v8i16,// ->15516
/*15498*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15500*/         OPC_EmitInteger, MVT::i32, 14, 
/*15503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15506*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*15516*/       /*SwitchType*/ 18, MVT::v4i32,// ->15536
/*15518*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15520*/         OPC_EmitInteger, MVT::i32, 14, 
/*15523*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15526*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15536*/       /*SwitchType*/ 18, MVT::v1i64,// ->15556
/*15538*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15540*/         OPC_EmitInteger, MVT::i32, 14, 
/*15543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15546*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*15556*/       /*SwitchType*/ 18, MVT::v2i64,// ->15576
/*15558*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15560*/         OPC_EmitInteger, MVT::i32, 14, 
/*15563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15566*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15576*/       0, // EndSwitchType
/*15577*/     0, /*End of Scope*/
/*15578*/   /*SwitchOpcode*/ 37|128,19/*2469*/, TARGET_VAL(ISD::AND),// ->18051
/*15582*/     OPC_Scope, 63, /*->15647*/ // 35 children in Scope
/*15584*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15589*/       OPC_MoveChild0,
/*15590*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*15593*/       OPC_RecordChild0, // #0 = $Src
/*15594*/       OPC_CheckChild1Integer, 8, 
/*15596*/       OPC_CheckChild1Type, MVT::i32,
/*15598*/       OPC_MoveParent,
/*15599*/       OPC_CheckType, MVT::i32,
/*15601*/       OPC_Scope, 21, /*->15624*/ // 2 children in Scope
/*15603*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15605*/         OPC_EmitInteger, MVT::i32, 1, 
/*15608*/         OPC_EmitInteger, MVT::i32, 14, 
/*15611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15614*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*15624*/       /*Scope*/ 21, /*->15646*/
/*15625*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15627*/         OPC_EmitInteger, MVT::i32, 1, 
/*15630*/         OPC_EmitInteger, MVT::i32, 14, 
/*15633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15636*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*15646*/       0, /*End of Scope*/
/*15647*/     /*Scope*/ 44, /*->15692*/
/*15648*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15651*/       OPC_MoveChild0,
/*15652*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15655*/       OPC_RecordChild0, // #0 = $Rm
/*15656*/       OPC_RecordChild1, // #1 = $rot
/*15657*/       OPC_MoveChild1,
/*15658*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15661*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15663*/       OPC_CheckType, MVT::i32,
/*15665*/       OPC_MoveParent,
/*15666*/       OPC_MoveParent,
/*15667*/       OPC_CheckType, MVT::i32,
/*15669*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15671*/       OPC_EmitConvertToTarget, 1,
/*15673*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15676*/       OPC_EmitInteger, MVT::i32, 14, 
/*15679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15682*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15692*/     /*Scope*/ 45, /*->15738*/
/*15693*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15697*/       OPC_MoveChild0,
/*15698*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15701*/       OPC_RecordChild0, // #0 = $Rm
/*15702*/       OPC_RecordChild1, // #1 = $rot
/*15703*/       OPC_MoveChild1,
/*15704*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15707*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15709*/       OPC_CheckType, MVT::i32,
/*15711*/       OPC_MoveParent,
/*15712*/       OPC_MoveParent,
/*15713*/       OPC_CheckType, MVT::i32,
/*15715*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15717*/       OPC_EmitConvertToTarget, 1,
/*15719*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15722*/       OPC_EmitInteger, MVT::i32, 14, 
/*15725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15728*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15738*/     /*Scope*/ 46, /*->15785*/
/*15739*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15744*/       OPC_MoveChild0,
/*15745*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15748*/       OPC_RecordChild0, // #0 = $Rm
/*15749*/       OPC_RecordChild1, // #1 = $rot
/*15750*/       OPC_MoveChild1,
/*15751*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15754*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15756*/       OPC_CheckType, MVT::i32,
/*15758*/       OPC_MoveParent,
/*15759*/       OPC_MoveParent,
/*15760*/       OPC_CheckType, MVT::i32,
/*15762*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15764*/       OPC_EmitConvertToTarget, 1,
/*15766*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15769*/       OPC_EmitInteger, MVT::i32, 14, 
/*15772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15775*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15785*/     /*Scope*/ 44, /*->15830*/
/*15786*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15789*/       OPC_MoveChild0,
/*15790*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15793*/       OPC_RecordChild0, // #0 = $Rm
/*15794*/       OPC_RecordChild1, // #1 = $rot
/*15795*/       OPC_MoveChild1,
/*15796*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15799*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15801*/       OPC_CheckType, MVT::i32,
/*15803*/       OPC_MoveParent,
/*15804*/       OPC_MoveParent,
/*15805*/       OPC_CheckType, MVT::i32,
/*15807*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15809*/       OPC_EmitConvertToTarget, 1,
/*15811*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15814*/       OPC_EmitInteger, MVT::i32, 14, 
/*15817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15820*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*15830*/     /*Scope*/ 45, /*->15876*/
/*15831*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15835*/       OPC_MoveChild0,
/*15836*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15839*/       OPC_RecordChild0, // #0 = $Rm
/*15840*/       OPC_RecordChild1, // #1 = $rot
/*15841*/       OPC_MoveChild1,
/*15842*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15845*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15847*/       OPC_CheckType, MVT::i32,
/*15849*/       OPC_MoveParent,
/*15850*/       OPC_MoveParent,
/*15851*/       OPC_CheckType, MVT::i32,
/*15853*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15855*/       OPC_EmitConvertToTarget, 1,
/*15857*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15860*/       OPC_EmitInteger, MVT::i32, 14, 
/*15863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15866*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*15876*/     /*Scope*/ 46, /*->15923*/
/*15877*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15882*/       OPC_MoveChild0,
/*15883*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15886*/       OPC_RecordChild0, // #0 = $Rm
/*15887*/       OPC_RecordChild1, // #1 = $rot
/*15888*/       OPC_MoveChild1,
/*15889*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15892*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15894*/       OPC_CheckType, MVT::i32,
/*15896*/       OPC_MoveParent,
/*15897*/       OPC_MoveParent,
/*15898*/       OPC_CheckType, MVT::i32,
/*15900*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15902*/       OPC_EmitConvertToTarget, 1,
/*15904*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15907*/       OPC_EmitInteger, MVT::i32, 14, 
/*15910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15913*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*15923*/     /*Scope*/ 27, /*->15951*/
/*15924*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15927*/       OPC_RecordChild0, // #0 = $Src
/*15928*/       OPC_CheckType, MVT::i32,
/*15930*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15932*/       OPC_EmitInteger, MVT::i32, 0, 
/*15935*/       OPC_EmitInteger, MVT::i32, 14, 
/*15938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15941*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*15951*/     /*Scope*/ 28, /*->15980*/
/*15952*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15956*/       OPC_RecordChild0, // #0 = $Src
/*15957*/       OPC_CheckType, MVT::i32,
/*15959*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15961*/       OPC_EmitInteger, MVT::i32, 0, 
/*15964*/       OPC_EmitInteger, MVT::i32, 14, 
/*15967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15970*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*15980*/     /*Scope*/ 29, /*->16010*/
/*15981*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15986*/       OPC_RecordChild0, // #0 = $Src
/*15987*/       OPC_CheckType, MVT::i32,
/*15989*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15991*/       OPC_EmitInteger, MVT::i32, 0, 
/*15994*/       OPC_EmitInteger, MVT::i32, 14, 
/*15997*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16000*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*16010*/     /*Scope*/ 27, /*->16038*/
/*16011*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16014*/       OPC_RecordChild0, // #0 = $Rm
/*16015*/       OPC_CheckType, MVT::i32,
/*16017*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16019*/       OPC_EmitInteger, MVT::i32, 0, 
/*16022*/       OPC_EmitInteger, MVT::i32, 14, 
/*16025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16028*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*16038*/     /*Scope*/ 28, /*->16067*/
/*16039*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16043*/       OPC_RecordChild0, // #0 = $Rm
/*16044*/       OPC_CheckType, MVT::i32,
/*16046*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16048*/       OPC_EmitInteger, MVT::i32, 0, 
/*16051*/       OPC_EmitInteger, MVT::i32, 14, 
/*16054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16057*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*16067*/     /*Scope*/ 29, /*->16097*/
/*16068*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16073*/       OPC_RecordChild0, // #0 = $Rm
/*16074*/       OPC_CheckType, MVT::i32,
/*16076*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*16078*/       OPC_EmitInteger, MVT::i32, 0, 
/*16081*/       OPC_EmitInteger, MVT::i32, 14, 
/*16084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16087*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*16097*/     /*Scope*/ 47, /*->16145*/
/*16098*/       OPC_RecordChild0, // #0 = $Rn
/*16099*/       OPC_MoveChild1,
/*16100*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16103*/       OPC_RecordChild0, // #1 = $shift
/*16104*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16115*/       OPC_MoveParent,
/*16116*/       OPC_CheckType, MVT::i32,
/*16118*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16120*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*16123*/       OPC_EmitInteger, MVT::i32, 14, 
/*16126*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16132*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsr), 0,
                    MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16145*/     /*Scope*/ 39, /*->16185*/
/*16146*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16149*/       OPC_MoveChild0,
/*16150*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16153*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16154*/       OPC_CheckFoldableChainNode,
/*16155*/       OPC_CheckChild1Integer, 63|128,4/*575*/, 
/*16158*/       OPC_RecordChild2, // #1 = $addr
/*16159*/       OPC_CheckChild2Type, MVT::i32,
/*16161*/       OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*16163*/       OPC_MoveParent,
/*16164*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*16166*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16169*/       OPC_EmitMergeInputChains1_0,
/*16170*/       OPC_EmitInteger, MVT::i32, 14, 
/*16173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16176*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 575:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*16185*/     /*Scope*/ 40, /*->16226*/
/*16186*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16190*/       OPC_MoveChild0,
/*16191*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16194*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16195*/       OPC_CheckFoldableChainNode,
/*16196*/       OPC_CheckChild1Integer, 63|128,4/*575*/, 
/*16199*/       OPC_RecordChild2, // #1 = $addr
/*16200*/       OPC_CheckChild2Type, MVT::i32,
/*16202*/       OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*16204*/       OPC_MoveParent,
/*16205*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*16207*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16210*/       OPC_EmitMergeInputChains1_0,
/*16211*/       OPC_EmitInteger, MVT::i32, 14, 
/*16214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16217*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 575:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*16226*/     /*Scope*/ 39, /*->16266*/
/*16227*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16230*/       OPC_MoveChild0,
/*16231*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16234*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16235*/       OPC_CheckFoldableChainNode,
/*16236*/       OPC_CheckChild1Integer, 57|128,4/*569*/, 
/*16239*/       OPC_RecordChild2, // #1 = $addr
/*16240*/       OPC_CheckChild2Type, MVT::i32,
/*16242*/       OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*16244*/       OPC_MoveParent,
/*16245*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*16247*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16250*/       OPC_EmitMergeInputChains1_0,
/*16251*/       OPC_EmitInteger, MVT::i32, 14, 
/*16254*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16257*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 569:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*16266*/     /*Scope*/ 40, /*->16307*/
/*16267*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16271*/       OPC_MoveChild0,
/*16272*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16275*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16276*/       OPC_CheckFoldableChainNode,
/*16277*/       OPC_CheckChild1Integer, 57|128,4/*569*/, 
/*16280*/       OPC_RecordChild2, // #1 = $addr
/*16281*/       OPC_CheckChild2Type, MVT::i32,
/*16283*/       OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*16285*/       OPC_MoveParent,
/*16286*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*16288*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16291*/       OPC_EmitMergeInputChains1_0,
/*16292*/       OPC_EmitInteger, MVT::i32, 14, 
/*16295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16298*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 569:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*16307*/     /*Scope*/ 47, /*->16355*/
/*16308*/       OPC_MoveChild0,
/*16309*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16312*/       OPC_RecordChild0, // #0 = $shift
/*16313*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16324*/       OPC_MoveParent,
/*16325*/       OPC_RecordChild1, // #1 = $Rn
/*16326*/       OPC_CheckType, MVT::i32,
/*16328*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16330*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*16333*/       OPC_EmitInteger, MVT::i32, 14, 
/*16336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16342*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsr), 0,
                    MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16355*/     /*Scope*/ 76, /*->16432*/
/*16356*/       OPC_RecordChild0, // #0 = $Rn
/*16357*/       OPC_MoveChild1,
/*16358*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16361*/       OPC_RecordChild0, // #1 = $shift
/*16362*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16373*/       OPC_MoveParent,
/*16374*/       OPC_CheckType, MVT::i32,
/*16376*/       OPC_Scope, 26, /*->16404*/ // 2 children in Scope
/*16378*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16380*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*16383*/         OPC_EmitInteger, MVT::i32, 14, 
/*16386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16392*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsi), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16404*/       /*Scope*/ 26, /*->16431*/
/*16405*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16407*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16410*/         OPC_EmitInteger, MVT::i32, 14, 
/*16413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16419*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrs), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16431*/       0, /*End of Scope*/
/*16432*/     /*Scope*/ 76, /*->16509*/
/*16433*/       OPC_MoveChild0,
/*16434*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16437*/       OPC_RecordChild0, // #0 = $shift
/*16438*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16449*/       OPC_MoveParent,
/*16450*/       OPC_RecordChild1, // #1 = $Rn
/*16451*/       OPC_CheckType, MVT::i32,
/*16453*/       OPC_Scope, 26, /*->16481*/ // 2 children in Scope
/*16455*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16457*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*16460*/         OPC_EmitInteger, MVT::i32, 14, 
/*16463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16469*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsi), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16481*/       /*Scope*/ 26, /*->16508*/
/*16482*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16484*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16487*/         OPC_EmitInteger, MVT::i32, 14, 
/*16490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16496*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrs), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16508*/       0, /*End of Scope*/
/*16509*/     /*Scope*/ 84|128,1/*212*/, /*->16723*/
/*16511*/       OPC_RecordChild0, // #0 = $Rn
/*16512*/       OPC_Scope, 30, /*->16544*/ // 4 children in Scope
/*16514*/         OPC_RecordChild1, // #1 = $shift
/*16515*/         OPC_CheckType, MVT::i32,
/*16517*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16519*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*16522*/         OPC_EmitInteger, MVT::i32, 14, 
/*16525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16531*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16544*/       /*Scope*/ 95, /*->16640*/
/*16545*/         OPC_MoveChild1,
/*16546*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16549*/         OPC_RecordChild0, // #1 = $imm
/*16550*/         OPC_MoveChild0,
/*16551*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16554*/         OPC_Scope, 41, /*->16597*/ // 2 children in Scope
/*16556*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16558*/           OPC_MoveParent,
/*16559*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16570*/           OPC_MoveParent,
/*16571*/           OPC_CheckType, MVT::i32,
/*16573*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16575*/           OPC_EmitConvertToTarget, 1,
/*16577*/           OPC_EmitInteger, MVT::i32, 14, 
/*16580*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16583*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16586*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16597*/         /*Scope*/ 41, /*->16639*/
/*16598*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16600*/           OPC_MoveParent,
/*16601*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16612*/           OPC_MoveParent,
/*16613*/           OPC_CheckType, MVT::i32,
/*16615*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16617*/           OPC_EmitConvertToTarget, 1,
/*16619*/           OPC_EmitInteger, MVT::i32, 14, 
/*16622*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16625*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16628*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16639*/         0, /*End of Scope*/
/*16640*/       /*Scope*/ 30, /*->16671*/
/*16641*/         OPC_RecordChild1, // #1 = $Rn
/*16642*/         OPC_CheckType, MVT::i32,
/*16644*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16646*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*16649*/         OPC_EmitInteger, MVT::i32, 14, 
/*16652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16658*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16671*/       /*Scope*/ 50, /*->16722*/
/*16672*/         OPC_MoveChild1,
/*16673*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16676*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16687*/         OPC_RecordChild1, // #1 = $imm
/*16688*/         OPC_MoveChild1,
/*16689*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16692*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16694*/         OPC_MoveParent,
/*16695*/         OPC_MoveParent,
/*16696*/         OPC_CheckType, MVT::i32,
/*16698*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16700*/         OPC_EmitConvertToTarget, 1,
/*16702*/         OPC_EmitInteger, MVT::i32, 14, 
/*16705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16711*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16722*/       0, /*End of Scope*/
/*16723*/     /*Scope*/ 102, /*->16826*/
/*16724*/       OPC_MoveChild0,
/*16725*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16728*/       OPC_Scope, 47, /*->16777*/ // 2 children in Scope
/*16730*/         OPC_RecordChild0, // #0 = $imm
/*16731*/         OPC_MoveChild0,
/*16732*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16735*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16737*/         OPC_MoveParent,
/*16738*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16749*/         OPC_MoveParent,
/*16750*/         OPC_RecordChild1, // #1 = $Rn
/*16751*/         OPC_CheckType, MVT::i32,
/*16753*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16755*/         OPC_EmitConvertToTarget, 0,
/*16757*/         OPC_EmitInteger, MVT::i32, 14, 
/*16760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16766*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16777*/       /*Scope*/ 47, /*->16825*/
/*16778*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16789*/         OPC_RecordChild1, // #0 = $imm
/*16790*/         OPC_MoveChild1,
/*16791*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16794*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16796*/         OPC_MoveParent,
/*16797*/         OPC_MoveParent,
/*16798*/         OPC_RecordChild1, // #1 = $Rn
/*16799*/         OPC_CheckType, MVT::i32,
/*16801*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16803*/         OPC_EmitConvertToTarget, 0,
/*16805*/         OPC_EmitInteger, MVT::i32, 14, 
/*16808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16814*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16825*/       0, /*End of Scope*/
/*16826*/     /*Scope*/ 51, /*->16878*/
/*16827*/       OPC_RecordChild0, // #0 = $Rn
/*16828*/       OPC_MoveChild1,
/*16829*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16832*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16843*/       OPC_RecordChild1, // #1 = $imm
/*16844*/       OPC_MoveChild1,
/*16845*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16848*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16850*/       OPC_MoveParent,
/*16851*/       OPC_MoveParent,
/*16852*/       OPC_CheckType, MVT::i32,
/*16854*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16856*/       OPC_EmitConvertToTarget, 1,
/*16858*/       OPC_EmitInteger, MVT::i32, 14, 
/*16861*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16867*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16878*/     /*Scope*/ 102, /*->16981*/
/*16879*/       OPC_MoveChild0,
/*16880*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16883*/       OPC_Scope, 47, /*->16932*/ // 2 children in Scope
/*16885*/         OPC_RecordChild0, // #0 = $imm
/*16886*/         OPC_MoveChild0,
/*16887*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16890*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16892*/         OPC_MoveParent,
/*16893*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16904*/         OPC_MoveParent,
/*16905*/         OPC_RecordChild1, // #1 = $Rn
/*16906*/         OPC_CheckType, MVT::i32,
/*16908*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16910*/         OPC_EmitConvertToTarget, 0,
/*16912*/         OPC_EmitInteger, MVT::i32, 14, 
/*16915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16921*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16932*/       /*Scope*/ 47, /*->16980*/
/*16933*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16944*/         OPC_RecordChild1, // #0 = $imm
/*16945*/         OPC_MoveChild1,
/*16946*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16949*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16951*/         OPC_MoveParent,
/*16952*/         OPC_MoveParent,
/*16953*/         OPC_RecordChild1, // #1 = $Rn
/*16954*/         OPC_CheckType, MVT::i32,
/*16956*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16958*/         OPC_EmitConvertToTarget, 0,
/*16960*/         OPC_EmitInteger, MVT::i32, 14, 
/*16963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16969*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16980*/       0, /*End of Scope*/
/*16981*/     /*Scope*/ 80|128,1/*208*/, /*->17191*/
/*16983*/       OPC_RecordChild0, // #0 = $Rn
/*16984*/       OPC_Scope, 113, /*->17099*/ // 2 children in Scope
/*16986*/         OPC_RecordChild1, // #1 = $shift
/*16987*/         OPC_CheckType, MVT::i32,
/*16989*/         OPC_Scope, 26, /*->17017*/ // 4 children in Scope
/*16991*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16993*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*16996*/           OPC_EmitInteger, MVT::i32, 14, 
/*16999*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17005*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17017*/         /*Scope*/ 26, /*->17044*/
/*17018*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17020*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*17023*/           OPC_EmitInteger, MVT::i32, 14, 
/*17026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17029*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17032*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17044*/         /*Scope*/ 26, /*->17071*/
/*17045*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17047*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*17050*/           OPC_EmitInteger, MVT::i32, 14, 
/*17053*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17056*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17059*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17071*/         /*Scope*/ 26, /*->17098*/
/*17072*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17074*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*17077*/           OPC_EmitInteger, MVT::i32, 14, 
/*17080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17086*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17098*/         0, /*End of Scope*/
/*17099*/       /*Scope*/ 90, /*->17190*/
/*17100*/         OPC_MoveChild1,
/*17101*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17104*/         OPC_RecordChild0, // #1 = $Rm
/*17105*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17116*/         OPC_MoveParent,
/*17117*/         OPC_CheckType, MVT::i32,
/*17119*/         OPC_Scope, 22, /*->17143*/ // 3 children in Scope
/*17121*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17123*/           OPC_EmitInteger, MVT::i32, 14, 
/*17126*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17132*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17143*/         /*Scope*/ 22, /*->17166*/
/*17144*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17146*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17149*/           OPC_EmitInteger, MVT::i32, 14, 
/*17152*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17155*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBIC), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17166*/         /*Scope*/ 22, /*->17189*/
/*17167*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17169*/           OPC_EmitInteger, MVT::i32, 14, 
/*17172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17175*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17178*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17189*/         0, /*End of Scope*/
/*17190*/       0, /*End of Scope*/
/*17191*/     /*Scope*/ 91, /*->17283*/
/*17192*/       OPC_MoveChild0,
/*17193*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17196*/       OPC_RecordChild0, // #0 = $Rm
/*17197*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17208*/       OPC_MoveParent,
/*17209*/       OPC_RecordChild1, // #1 = $Rn
/*17210*/       OPC_CheckType, MVT::i32,
/*17212*/       OPC_Scope, 22, /*->17236*/ // 3 children in Scope
/*17214*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17216*/         OPC_EmitInteger, MVT::i32, 14, 
/*17219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17225*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrr), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17236*/       /*Scope*/ 22, /*->17259*/
/*17237*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17239*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17242*/         OPC_EmitInteger, MVT::i32, 14, 
/*17245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17248*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBIC), 0,
                      MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17259*/       /*Scope*/ 22, /*->17282*/
/*17260*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17262*/         OPC_EmitInteger, MVT::i32, 14, 
/*17265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17268*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17271*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrr), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17282*/       0, /*End of Scope*/
/*17283*/     /*Scope*/ 38, /*->17322*/
/*17284*/       OPC_RecordChild0, // #0 = $src
/*17285*/       OPC_RecordChild1, // #1 = $imm
/*17286*/       OPC_MoveChild1,
/*17287*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17290*/       OPC_CheckPredicate, 25, // Predicate_mod_imm_not
/*17292*/       OPC_MoveParent,
/*17293*/       OPC_CheckType, MVT::i32,
/*17295*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17297*/       OPC_EmitConvertToTarget, 1,
/*17299*/       OPC_EmitNodeXForm, 9, 2, // imm_not_XFORM
/*17302*/       OPC_EmitInteger, MVT::i32, 14, 
/*17305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17308*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17311*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                    MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 8
                // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*17322*/     /*Scope*/ 23, /*->17346*/
/*17323*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17326*/       OPC_RecordChild0, // #0 = $Rm
/*17327*/       OPC_CheckType, MVT::i32,
/*17329*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17331*/       OPC_EmitInteger, MVT::i32, 14, 
/*17334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17337*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tUXTB), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*17346*/     /*Scope*/ 24, /*->17371*/
/*17347*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17351*/       OPC_RecordChild0, // #0 = $Rm
/*17352*/       OPC_CheckType, MVT::i32,
/*17354*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17356*/       OPC_EmitInteger, MVT::i32, 14, 
/*17359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17362*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tUXTH), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*17371*/     /*Scope*/ 15|128,3/*399*/, /*->17772*/
/*17373*/       OPC_RecordChild0, // #0 = $src
/*17374*/       OPC_Scope, 37, /*->17413*/ // 4 children in Scope
/*17376*/         OPC_RecordChild1, // #1 = $imm
/*17377*/         OPC_MoveChild1,
/*17378*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17381*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*17383*/         OPC_MoveParent,
/*17384*/         OPC_CheckType, MVT::i32,
/*17386*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17388*/         OPC_EmitConvertToTarget, 1,
/*17390*/         OPC_EmitNodeXForm, 1, 2, // t2_so_imm_not_XFORM
/*17393*/         OPC_EmitInteger, MVT::i32, 14, 
/*17396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17402*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*17413*/       /*Scope*/ 41, /*->17455*/
/*17414*/         OPC_MoveChild0,
/*17415*/         OPC_CheckPredicate, 26, // Predicate_top16Zero
/*17417*/         OPC_MoveParent,
/*17418*/         OPC_RecordChild1, // #1 = $imm
/*17419*/         OPC_MoveChild1,
/*17420*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17423*/         OPC_CheckPredicate, 27, // Predicate_t2_so_imm_notSext
/*17425*/         OPC_MoveParent,
/*17426*/         OPC_CheckType, MVT::i32,
/*17428*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17430*/         OPC_EmitConvertToTarget, 1,
/*17432*/         OPC_EmitNodeXForm, 10, 2, // t2_so_imm_notSext16_XFORM
/*17435*/         OPC_EmitInteger, MVT::i32, 14, 
/*17438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17444*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*17455*/       /*Scope*/ 68|128,1/*196*/, /*->17653*/
/*17457*/         OPC_RecordChild1, // #1 = $imm
/*17458*/         OPC_Scope, 118, /*->17578*/ // 2 children in Scope
/*17460*/           OPC_MoveChild1,
/*17461*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17464*/           OPC_Scope, 29, /*->17495*/ // 4 children in Scope
/*17466*/             OPC_CheckPredicate, 7, // Predicate_mod_imm
/*17468*/             OPC_MoveParent,
/*17469*/             OPC_CheckType, MVT::i32,
/*17471*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17473*/             OPC_EmitConvertToTarget, 1,
/*17475*/             OPC_EmitInteger, MVT::i32, 14, 
/*17478*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17481*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17484*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17495*/           /*Scope*/ 25, /*->17521*/
/*17496*/             OPC_CheckPredicate, 28, // Predicate_bf_inv_mask_imm
/*17498*/             OPC_MoveParent,
/*17499*/             OPC_CheckType, MVT::i32,
/*17501*/             OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*17503*/             OPC_EmitConvertToTarget, 1,
/*17505*/             OPC_EmitInteger, MVT::i32, 14, 
/*17508*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17511*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::BFC), 0,
                          MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*17521*/           /*Scope*/ 29, /*->17551*/
/*17522*/             OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*17524*/             OPC_MoveParent,
/*17525*/             OPC_CheckType, MVT::i32,
/*17527*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17529*/             OPC_EmitConvertToTarget, 1,
/*17531*/             OPC_EmitInteger, MVT::i32, 14, 
/*17534*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17537*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17540*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17551*/           /*Scope*/ 25, /*->17577*/
/*17552*/             OPC_CheckPredicate, 28, // Predicate_bf_inv_mask_imm
/*17554*/             OPC_MoveParent,
/*17555*/             OPC_CheckType, MVT::i32,
/*17557*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17559*/             OPC_EmitConvertToTarget, 1,
/*17561*/             OPC_EmitInteger, MVT::i32, 14, 
/*17564*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17567*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BFC), 0,
                          MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*17577*/           0, /*End of Scope*/
/*17578*/         /*Scope*/ 73, /*->17652*/
/*17579*/           OPC_CheckType, MVT::i32,
/*17581*/           OPC_Scope, 22, /*->17605*/ // 3 children in Scope
/*17583*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17585*/             OPC_EmitInteger, MVT::i32, 14, 
/*17588*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17591*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17594*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17605*/           /*Scope*/ 22, /*->17628*/
/*17606*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17608*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17611*/             OPC_EmitInteger, MVT::i32, 14, 
/*17614*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17617*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tAND), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17628*/           /*Scope*/ 22, /*->17651*/
/*17629*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17631*/             OPC_EmitInteger, MVT::i32, 14, 
/*17634*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17637*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17640*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17651*/           0, /*End of Scope*/
/*17652*/         0, /*End of Scope*/
/*17653*/       /*Scope*/ 117, /*->17771*/
/*17654*/         OPC_MoveChild1,
/*17655*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17658*/         OPC_Scope, 68, /*->17728*/ // 2 children in Scope
/*17660*/           OPC_RecordChild0, // #1 = $Vm
/*17661*/           OPC_MoveChild1,
/*17662*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17665*/           OPC_MoveChild0,
/*17666*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17669*/           OPC_MoveChild0,
/*17670*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17673*/           OPC_MoveParent,
/*17674*/           OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17676*/           OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->17702
/*17679*/             OPC_MoveParent,
/*17680*/             OPC_MoveParent,
/*17681*/             OPC_MoveParent,
/*17682*/             OPC_CheckType, MVT::v2i32,
/*17684*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17686*/             OPC_EmitInteger, MVT::i32, 14, 
/*17689*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17692*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                          MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17702*/           /*SwitchType*/ 23, MVT::v16i8,// ->17727
/*17704*/             OPC_MoveParent,
/*17705*/             OPC_MoveParent,
/*17706*/             OPC_MoveParent,
/*17707*/             OPC_CheckType, MVT::v4i32,
/*17709*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17711*/             OPC_EmitInteger, MVT::i32, 14, 
/*17714*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17717*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17727*/           0, // EndSwitchType
/*17728*/         /*Scope*/ 41, /*->17770*/
/*17729*/           OPC_MoveChild0,
/*17730*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17733*/           OPC_MoveChild0,
/*17734*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17737*/           OPC_MoveChild0,
/*17738*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17741*/           OPC_MoveParent,
/*17742*/           OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17744*/           OPC_CheckType, MVT::v8i8,
/*17746*/           OPC_MoveParent,
/*17747*/           OPC_MoveParent,
/*17748*/           OPC_RecordChild1, // #1 = $Vm
/*17749*/           OPC_MoveParent,
/*17750*/           OPC_CheckType, MVT::v2i32,
/*17752*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17754*/           OPC_EmitInteger, MVT::i32, 14, 
/*17757*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17760*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17770*/         0, /*End of Scope*/
/*17771*/       0, /*End of Scope*/
/*17772*/     /*Scope*/ 92, /*->17865*/
/*17773*/       OPC_MoveChild0,
/*17774*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17777*/       OPC_Scope, 42, /*->17821*/ // 2 children in Scope
/*17779*/         OPC_RecordChild0, // #0 = $Vm
/*17780*/         OPC_MoveChild1,
/*17781*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17784*/         OPC_MoveChild0,
/*17785*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17788*/         OPC_MoveChild0,
/*17789*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17792*/         OPC_MoveParent,
/*17793*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17795*/         OPC_CheckType, MVT::v8i8,
/*17797*/         OPC_MoveParent,
/*17798*/         OPC_MoveParent,
/*17799*/         OPC_MoveParent,
/*17800*/         OPC_RecordChild1, // #1 = $Vn
/*17801*/         OPC_CheckType, MVT::v2i32,
/*17803*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17805*/         OPC_EmitInteger, MVT::i32, 14, 
/*17808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17811*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17821*/       /*Scope*/ 42, /*->17864*/
/*17822*/         OPC_MoveChild0,
/*17823*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17826*/         OPC_MoveChild0,
/*17827*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17830*/         OPC_MoveChild0,
/*17831*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17834*/         OPC_MoveParent,
/*17835*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17837*/         OPC_CheckType, MVT::v8i8,
/*17839*/         OPC_MoveParent,
/*17840*/         OPC_MoveParent,
/*17841*/         OPC_RecordChild1, // #0 = $Vm
/*17842*/         OPC_MoveParent,
/*17843*/         OPC_RecordChild1, // #1 = $Vn
/*17844*/         OPC_CheckType, MVT::v2i32,
/*17846*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17848*/         OPC_EmitInteger, MVT::i32, 14, 
/*17851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17854*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17864*/       0, /*End of Scope*/
/*17865*/     /*Scope*/ 46, /*->17912*/
/*17866*/       OPC_RecordChild0, // #0 = $Vn
/*17867*/       OPC_MoveChild1,
/*17868*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17871*/       OPC_MoveChild0,
/*17872*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17875*/       OPC_MoveChild0,
/*17876*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17879*/       OPC_MoveChild0,
/*17880*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17883*/       OPC_MoveParent,
/*17884*/       OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17886*/       OPC_CheckType, MVT::v16i8,
/*17888*/       OPC_MoveParent,
/*17889*/       OPC_MoveParent,
/*17890*/       OPC_RecordChild1, // #1 = $Vm
/*17891*/       OPC_MoveParent,
/*17892*/       OPC_CheckType, MVT::v4i32,
/*17894*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17896*/       OPC_EmitInteger, MVT::i32, 14, 
/*17899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17902*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17912*/     /*Scope*/ 92, /*->18005*/
/*17913*/       OPC_MoveChild0,
/*17914*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17917*/       OPC_Scope, 42, /*->17961*/ // 2 children in Scope
/*17919*/         OPC_RecordChild0, // #0 = $Vm
/*17920*/         OPC_MoveChild1,
/*17921*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17924*/         OPC_MoveChild0,
/*17925*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17928*/         OPC_MoveChild0,
/*17929*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17932*/         OPC_MoveParent,
/*17933*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17935*/         OPC_CheckType, MVT::v16i8,
/*17937*/         OPC_MoveParent,
/*17938*/         OPC_MoveParent,
/*17939*/         OPC_MoveParent,
/*17940*/         OPC_RecordChild1, // #1 = $Vn
/*17941*/         OPC_CheckType, MVT::v4i32,
/*17943*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17945*/         OPC_EmitInteger, MVT::i32, 14, 
/*17948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17951*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17961*/       /*Scope*/ 42, /*->18004*/
/*17962*/         OPC_MoveChild0,
/*17963*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17966*/         OPC_MoveChild0,
/*17967*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17970*/         OPC_MoveChild0,
/*17971*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17974*/         OPC_MoveParent,
/*17975*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17977*/         OPC_CheckType, MVT::v16i8,
/*17979*/         OPC_MoveParent,
/*17980*/         OPC_MoveParent,
/*17981*/         OPC_RecordChild1, // #0 = $Vm
/*17982*/         OPC_MoveParent,
/*17983*/         OPC_RecordChild1, // #1 = $Vn
/*17984*/         OPC_CheckType, MVT::v4i32,
/*17986*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17988*/         OPC_EmitInteger, MVT::i32, 14, 
/*17991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17994*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18004*/       0, /*End of Scope*/
/*18005*/     /*Scope*/ 44, /*->18050*/
/*18006*/       OPC_RecordChild0, // #0 = $Vn
/*18007*/       OPC_RecordChild1, // #1 = $Vm
/*18008*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->18029
/*18011*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18013*/         OPC_EmitInteger, MVT::i32, 14, 
/*18016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18019*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VANDd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18029*/       /*SwitchType*/ 18, MVT::v4i32,// ->18049
/*18031*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18033*/         OPC_EmitInteger, MVT::i32, 14, 
/*18036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18039*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VANDq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18049*/       0, // EndSwitchType
/*18050*/     0, /*End of Scope*/
/*18051*/   /*SwitchOpcode*/ 79|128,2/*335*/, TARGET_VAL(ISD::SRL),// ->18390
/*18055*/     OPC_Scope, 18|128,1/*146*/, /*->18204*/ // 3 children in Scope
/*18058*/       OPC_MoveChild0,
/*18059*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*18062*/       OPC_MoveChild0,
/*18063*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*18066*/       OPC_RecordMemRef,
/*18067*/       OPC_RecordNode, // #0 = 'ld' chained node
/*18068*/       OPC_CheckFoldableChainNode,
/*18069*/       OPC_RecordChild1, // #1 = $addr
/*18070*/       OPC_CheckChild1Type, MVT::i32,
/*18072*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*18074*/       OPC_CheckPredicate, 30, // Predicate_extload
/*18076*/       OPC_CheckPredicate, 31, // Predicate_extloadi16
/*18078*/       OPC_MoveParent,
/*18079*/       OPC_MoveParent,
/*18080*/       OPC_CheckChild1Integer, 16, 
/*18082*/       OPC_CheckChild1Type, MVT::i32,
/*18084*/       OPC_CheckType, MVT::i32,
/*18086*/       OPC_Scope, 38, /*->18126*/ // 2 children in Scope
/*18088*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*18090*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*18093*/         OPC_EmitMergeInputChains1_0,
/*18094*/         OPC_EmitInteger, MVT::i32, 14, 
/*18097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18100*/         OPC_EmitNode1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*18111*/         OPC_EmitInteger, MVT::i32, 14, 
/*18114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18117*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::REV16), 0,
                      MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*18126*/       /*Scope*/ 76, /*->18203*/
/*18127*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18129*/         OPC_Scope, 35, /*->18166*/ // 2 children in Scope
/*18131*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*18134*/           OPC_EmitMergeInputChains1_0,
/*18135*/           OPC_EmitInteger, MVT::i32, 14, 
/*18138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18141*/           OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*18151*/           OPC_EmitInteger, MVT::i32, 14, 
/*18154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18157*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                        MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*18166*/         /*Scope*/ 35, /*->18202*/
/*18167*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*18170*/           OPC_EmitMergeInputChains1_0,
/*18171*/           OPC_EmitInteger, MVT::i32, 14, 
/*18174*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18177*/           OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*18187*/           OPC_EmitInteger, MVT::i32, 14, 
/*18190*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18193*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                        MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*18202*/         0, /*End of Scope*/
/*18203*/       0, /*End of Scope*/
/*18204*/     /*Scope*/ 56, /*->18261*/
/*18205*/       OPC_RecordNode, // #0 = $src
/*18206*/       OPC_CheckType, MVT::i32,
/*18208*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18210*/       OPC_Scope, 24, /*->18236*/ // 2 children in Scope
/*18212*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*18215*/         OPC_EmitInteger, MVT::i32, 14, 
/*18218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18224*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*18236*/       /*Scope*/ 23, /*->18260*/
/*18237*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*18240*/         OPC_EmitInteger, MVT::i32, 14, 
/*18243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18249*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*18260*/       0, /*End of Scope*/
/*18261*/     /*Scope*/ 127, /*->18389*/
/*18262*/       OPC_RecordChild0, // #0 = $Rm
/*18263*/       OPC_RecordChild1, // #1 = $imm5
/*18264*/       OPC_Scope, 69, /*->18335*/ // 2 children in Scope
/*18266*/         OPC_MoveChild1,
/*18267*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18270*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*18272*/         OPC_CheckType, MVT::i32,
/*18274*/         OPC_MoveParent,
/*18275*/         OPC_CheckType, MVT::i32,
/*18277*/         OPC_Scope, 27, /*->18306*/ // 2 children in Scope
/*18279*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18281*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18284*/           OPC_EmitConvertToTarget, 1,
/*18286*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*18289*/           OPC_EmitInteger, MVT::i32, 14, 
/*18292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18295*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSRri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*18306*/         /*Scope*/ 27, /*->18334*/
/*18307*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*18309*/           OPC_EmitConvertToTarget, 1,
/*18311*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*18314*/           OPC_EmitInteger, MVT::i32, 14, 
/*18317*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18323*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*18334*/         0, /*End of Scope*/
/*18335*/       /*Scope*/ 52, /*->18388*/
/*18336*/         OPC_CheckChild1Type, MVT::i32,
/*18338*/         OPC_CheckType, MVT::i32,
/*18340*/         OPC_Scope, 22, /*->18364*/ // 2 children in Scope
/*18342*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18344*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18347*/           OPC_EmitInteger, MVT::i32, 14, 
/*18350*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18353*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSRrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18364*/         /*Scope*/ 22, /*->18387*/
/*18365*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*18367*/           OPC_EmitInteger, MVT::i32, 14, 
/*18370*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18376*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18387*/         0, /*End of Scope*/
/*18388*/       0, /*End of Scope*/
/*18389*/     0, /*End of Scope*/
/*18390*/   /*SwitchOpcode*/ 69|128,20/*2629*/, TARGET_VAL(ISD::STORE),// ->21023
/*18394*/     OPC_RecordMemRef,
/*18395*/     OPC_RecordNode, // #0 = 'st' chained node
/*18396*/     OPC_Scope, 88|128,3/*472*/, /*->18871*/ // 6 children in Scope
/*18399*/       OPC_MoveChild1,
/*18400*/       OPC_SwitchOpcode /*3 cases */, 12|128,1/*140*/, TARGET_VAL(ISD::SRL),// ->18545
/*18405*/         OPC_MoveChild0,
/*18406*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*18409*/         OPC_RecordChild0, // #1 = $Rn
/*18410*/         OPC_MoveParent,
/*18411*/         OPC_CheckChild1Integer, 16, 
/*18413*/         OPC_CheckChild1Type, MVT::i32,
/*18415*/         OPC_CheckType, MVT::i32,
/*18417*/         OPC_MoveParent,
/*18418*/         OPC_RecordChild2, // #2 = $addr
/*18419*/         OPC_CheckChild2Type, MVT::i32,
/*18421*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*18423*/         OPC_CheckPredicate, 34, // Predicate_truncstore
/*18425*/         OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*18427*/         OPC_Scope, 38, /*->18467*/ // 2 children in Scope
/*18429*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*18431*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*18434*/           OPC_EmitMergeInputChains1_0,
/*18435*/           OPC_EmitInteger, MVT::i32, 14, 
/*18438*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18441*/           OPC_EmitNode1, TARGET_VAL(ARM::REV16), 0,
                        MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*18450*/           OPC_EmitInteger, MVT::i32, 14, 
/*18453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18456*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*18467*/         /*Scope*/ 76, /*->18544*/
/*18468*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18470*/           OPC_Scope, 35, /*->18507*/ // 2 children in Scope
/*18472*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*18475*/             OPC_EmitMergeInputChains1_0,
/*18476*/             OPC_EmitInteger, MVT::i32, 14, 
/*18479*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18482*/             OPC_EmitNode1, TARGET_VAL(ARM::tREV16), 0,
                          MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*18491*/             OPC_EmitInteger, MVT::i32, 14, 
/*18494*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18497*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*18507*/           /*Scope*/ 35, /*->18543*/
/*18508*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*18511*/             OPC_EmitMergeInputChains1_0,
/*18512*/             OPC_EmitInteger, MVT::i32, 14, 
/*18515*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18518*/             OPC_EmitNode1, TARGET_VAL(ARM::tREV16), 0,
                          MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*18527*/             OPC_EmitInteger, MVT::i32, 14, 
/*18530*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18533*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rr:i32:$addr)
/*18543*/           0, /*End of Scope*/
/*18544*/         0, /*End of Scope*/
/*18545*/       /*SwitchOpcode*/ 83|128,1/*211*/, TARGET_VAL(ARMISD::VGETLANEu),// ->18760
/*18549*/         OPC_RecordChild0, // #1 = $Vd
/*18550*/         OPC_Scope, 51, /*->18603*/ // 4 children in Scope
/*18552*/           OPC_CheckChild0Type, MVT::v8i8,
/*18554*/           OPC_RecordChild1, // #2 = $lane
/*18555*/           OPC_MoveChild1,
/*18556*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18559*/           OPC_MoveParent,
/*18560*/           OPC_MoveParent,
/*18561*/           OPC_RecordChild2, // #3 = $Rn
/*18562*/           OPC_RecordChild3, // #4 = $Rm
/*18563*/           OPC_CheckChild3Type, MVT::i32,
/*18565*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18567*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18569*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*18571*/           OPC_CheckType, MVT::i32,
/*18573*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18575*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*18578*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*18581*/           OPC_EmitMergeInputChains1_0,
/*18582*/           OPC_EmitConvertToTarget, 2,
/*18584*/           OPC_EmitInteger, MVT::i32, 14, 
/*18587*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18590*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*18603*/         /*Scope*/ 51, /*->18655*/
/*18604*/           OPC_CheckChild0Type, MVT::v4i16,
/*18606*/           OPC_RecordChild1, // #2 = $lane
/*18607*/           OPC_MoveChild1,
/*18608*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18611*/           OPC_MoveParent,
/*18612*/           OPC_MoveParent,
/*18613*/           OPC_RecordChild2, // #3 = $Rn
/*18614*/           OPC_RecordChild3, // #4 = $Rm
/*18615*/           OPC_CheckChild3Type, MVT::i32,
/*18617*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18619*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18621*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*18623*/           OPC_CheckType, MVT::i32,
/*18625*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18627*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*18630*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*18633*/           OPC_EmitMergeInputChains1_0,
/*18634*/           OPC_EmitConvertToTarget, 2,
/*18636*/           OPC_EmitInteger, MVT::i32, 14, 
/*18639*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18642*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*18655*/         /*Scope*/ 51, /*->18707*/
/*18656*/           OPC_CheckChild0Type, MVT::v16i8,
/*18658*/           OPC_RecordChild1, // #2 = $lane
/*18659*/           OPC_MoveChild1,
/*18660*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18663*/           OPC_MoveParent,
/*18664*/           OPC_MoveParent,
/*18665*/           OPC_RecordChild2, // #3 = $addr
/*18666*/           OPC_RecordChild3, // #4 = $offset
/*18667*/           OPC_CheckChild3Type, MVT::i32,
/*18669*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18671*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18673*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*18675*/           OPC_CheckType, MVT::i32,
/*18677*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18679*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*18682*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*18685*/           OPC_EmitMergeInputChains1_0,
/*18686*/           OPC_EmitConvertToTarget, 2,
/*18688*/           OPC_EmitInteger, MVT::i32, 14, 
/*18691*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18694*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*18707*/         /*Scope*/ 51, /*->18759*/
/*18708*/           OPC_CheckChild0Type, MVT::v8i16,
/*18710*/           OPC_RecordChild1, // #2 = $lane
/*18711*/           OPC_MoveChild1,
/*18712*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18715*/           OPC_MoveParent,
/*18716*/           OPC_MoveParent,
/*18717*/           OPC_RecordChild2, // #3 = $addr
/*18718*/           OPC_RecordChild3, // #4 = $offset
/*18719*/           OPC_CheckChild3Type, MVT::i32,
/*18721*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18723*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18725*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*18727*/           OPC_CheckType, MVT::i32,
/*18729*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18731*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*18734*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*18737*/           OPC_EmitMergeInputChains1_0,
/*18738*/           OPC_EmitConvertToTarget, 2,
/*18740*/           OPC_EmitInteger, MVT::i32, 14, 
/*18743*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18746*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*18759*/         0, /*End of Scope*/
/*18760*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->18870
/*18763*/         OPC_RecordChild0, // #1 = $Vd
/*18764*/         OPC_Scope, 51, /*->18817*/ // 2 children in Scope
/*18766*/           OPC_CheckChild0Type, MVT::v2i32,
/*18768*/           OPC_RecordChild1, // #2 = $lane
/*18769*/           OPC_MoveChild1,
/*18770*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18773*/           OPC_MoveParent,
/*18774*/           OPC_CheckType, MVT::i32,
/*18776*/           OPC_MoveParent,
/*18777*/           OPC_RecordChild2, // #3 = $Rn
/*18778*/           OPC_RecordChild3, // #4 = $Rm
/*18779*/           OPC_CheckChild3Type, MVT::i32,
/*18781*/           OPC_CheckPredicate, 38, // Predicate_istore
/*18783*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*18785*/           OPC_CheckType, MVT::i32,
/*18787*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18789*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*18792*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*18795*/           OPC_EmitMergeInputChains1_0,
/*18796*/           OPC_EmitConvertToTarget, 2,
/*18798*/           OPC_EmitInteger, MVT::i32, 14, 
/*18801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18804*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*18817*/         /*Scope*/ 51, /*->18869*/
/*18818*/           OPC_CheckChild0Type, MVT::v4i32,
/*18820*/           OPC_RecordChild1, // #2 = $lane
/*18821*/           OPC_MoveChild1,
/*18822*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18825*/           OPC_MoveParent,
/*18826*/           OPC_CheckType, MVT::i32,
/*18828*/           OPC_MoveParent,
/*18829*/           OPC_RecordChild2, // #3 = $addr
/*18830*/           OPC_RecordChild3, // #4 = $offset
/*18831*/           OPC_CheckChild3Type, MVT::i32,
/*18833*/           OPC_CheckPredicate, 38, // Predicate_istore
/*18835*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*18837*/           OPC_CheckType, MVT::i32,
/*18839*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18841*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*18844*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*18847*/           OPC_EmitMergeInputChains1_0,
/*18848*/           OPC_EmitConvertToTarget, 2,
/*18850*/           OPC_EmitInteger, MVT::i32, 14, 
/*18853*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18856*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*18869*/         0, /*End of Scope*/
/*18870*/       0, // EndSwitchOpcode
/*18871*/     /*Scope*/ 125|128,1/*253*/, /*->19126*/
/*18873*/       OPC_RecordChild1, // #1 = $src
/*18874*/       OPC_CheckChild1Type, MVT::i32,
/*18876*/       OPC_RecordChild2, // #2 = $addr
/*18877*/       OPC_Scope, 86, /*->18965*/ // 2 children in Scope
/*18879*/         OPC_CheckChild2Type, MVT::i32,
/*18881*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*18883*/         OPC_Scope, 24, /*->18909*/ // 2 children in Scope
/*18885*/           OPC_CheckPredicate, 38, // Predicate_store
/*18887*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18889*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*18892*/           OPC_EmitMergeInputChains1_0,
/*18893*/           OPC_EmitInteger, MVT::i32, 14, 
/*18896*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18899*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*18909*/         /*Scope*/ 54, /*->18964*/
/*18910*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*18912*/           OPC_Scope, 24, /*->18938*/ // 2 children in Scope
/*18914*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*18916*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18918*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*18921*/             OPC_EmitMergeInputChains1_0,
/*18922*/             OPC_EmitInteger, MVT::i32, 14, 
/*18925*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18928*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*18938*/           /*Scope*/ 24, /*->18963*/
/*18939*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*18941*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18943*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*18946*/             OPC_EmitMergeInputChains1_0,
/*18947*/             OPC_EmitInteger, MVT::i32, 14, 
/*18950*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18953*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*18963*/           0, /*End of Scope*/
/*18964*/         0, /*End of Scope*/
/*18965*/       /*Scope*/ 30|128,1/*158*/, /*->19125*/
/*18967*/         OPC_RecordChild3, // #3 = $offset
/*18968*/         OPC_CheckChild3Type, MVT::i32,
/*18970*/         OPC_CheckType, MVT::i32,
/*18972*/         OPC_Scope, 57, /*->19031*/ // 2 children in Scope
/*18974*/           OPC_CheckPredicate, 38, // Predicate_istore
/*18976*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*18978*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18980*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*18983*/           OPC_Scope, 22, /*->19007*/ // 2 children in Scope
/*18985*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*18988*/             OPC_EmitMergeInputChains1_0,
/*18989*/             OPC_EmitInteger, MVT::i32, 14, 
/*18992*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18995*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*19007*/           /*Scope*/ 22, /*->19030*/
/*19008*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*19011*/             OPC_EmitMergeInputChains1_0,
/*19012*/             OPC_EmitInteger, MVT::i32, 14, 
/*19015*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19018*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*19030*/           0, /*End of Scope*/
/*19031*/         /*Scope*/ 92, /*->19124*/
/*19032*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19034*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19036*/           OPC_Scope, 55, /*->19093*/ // 2 children in Scope
/*19038*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*19040*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19042*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*19045*/             OPC_Scope, 22, /*->19069*/ // 2 children in Scope
/*19047*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*19050*/               OPC_EmitMergeInputChains1_0,
/*19051*/               OPC_EmitInteger, MVT::i32, 14, 
/*19054*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19057*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*19069*/             /*Scope*/ 22, /*->19092*/
/*19070*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*19073*/               OPC_EmitMergeInputChains1_0,
/*19074*/               OPC_EmitInteger, MVT::i32, 14, 
/*19077*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19080*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*19092*/             0, /*End of Scope*/
/*19093*/           /*Scope*/ 29, /*->19123*/
/*19094*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*19096*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19098*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*19101*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*19104*/             OPC_EmitMergeInputChains1_0,
/*19105*/             OPC_EmitInteger, MVT::i32, 14, 
/*19108*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19111*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*19123*/           0, /*End of Scope*/
/*19124*/         0, /*End of Scope*/
/*19125*/       0, /*End of Scope*/
/*19126*/     /*Scope*/ 109|128,2/*365*/, /*->19493*/
/*19128*/       OPC_MoveChild1,
/*19129*/       OPC_SwitchOpcode /*2 cases */, 51|128,1/*179*/, TARGET_VAL(ARMISD::VGETLANEu),// ->19313
/*19134*/         OPC_RecordChild0, // #1 = $Vd
/*19135*/         OPC_Scope, 43, /*->19180*/ // 4 children in Scope
/*19137*/           OPC_CheckChild0Type, MVT::v8i8,
/*19139*/           OPC_RecordChild1, // #2 = $lane
/*19140*/           OPC_MoveChild1,
/*19141*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19144*/           OPC_MoveParent,
/*19145*/           OPC_MoveParent,
/*19146*/           OPC_RecordChild2, // #3 = $Rn
/*19147*/           OPC_CheckChild2Type, MVT::i32,
/*19149*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19151*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19153*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19155*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19157*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19160*/           OPC_EmitMergeInputChains1_0,
/*19161*/           OPC_EmitConvertToTarget, 2,
/*19163*/           OPC_EmitInteger, MVT::i32, 14, 
/*19166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19169*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*19180*/         /*Scope*/ 43, /*->19224*/
/*19181*/           OPC_CheckChild0Type, MVT::v4i16,
/*19183*/           OPC_RecordChild1, // #2 = $lane
/*19184*/           OPC_MoveChild1,
/*19185*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19188*/           OPC_MoveParent,
/*19189*/           OPC_MoveParent,
/*19190*/           OPC_RecordChild2, // #3 = $Rn
/*19191*/           OPC_CheckChild2Type, MVT::i32,
/*19193*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19195*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19197*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19199*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19201*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19204*/           OPC_EmitMergeInputChains1_0,
/*19205*/           OPC_EmitConvertToTarget, 2,
/*19207*/           OPC_EmitInteger, MVT::i32, 14, 
/*19210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19213*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*19224*/         /*Scope*/ 43, /*->19268*/
/*19225*/           OPC_CheckChild0Type, MVT::v16i8,
/*19227*/           OPC_RecordChild1, // #2 = $lane
/*19228*/           OPC_MoveChild1,
/*19229*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19232*/           OPC_MoveParent,
/*19233*/           OPC_MoveParent,
/*19234*/           OPC_RecordChild2, // #3 = $addr
/*19235*/           OPC_CheckChild2Type, MVT::i32,
/*19237*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19239*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19241*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19243*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19245*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19248*/           OPC_EmitMergeInputChains1_0,
/*19249*/           OPC_EmitConvertToTarget, 2,
/*19251*/           OPC_EmitInteger, MVT::i32, 14, 
/*19254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19257*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*19268*/         /*Scope*/ 43, /*->19312*/
/*19269*/           OPC_CheckChild0Type, MVT::v8i16,
/*19271*/           OPC_RecordChild1, // #2 = $lane
/*19272*/           OPC_MoveChild1,
/*19273*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19276*/           OPC_MoveParent,
/*19277*/           OPC_MoveParent,
/*19278*/           OPC_RecordChild2, // #3 = $addr
/*19279*/           OPC_CheckChild2Type, MVT::i32,
/*19281*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19283*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19285*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19287*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19289*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19292*/           OPC_EmitMergeInputChains1_0,
/*19293*/           OPC_EmitConvertToTarget, 2,
/*19295*/           OPC_EmitInteger, MVT::i32, 14, 
/*19298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19301*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*19312*/         0, /*End of Scope*/
/*19313*/       /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->19492
/*19317*/         OPC_RecordChild0, // #1 = $Vd
/*19318*/         OPC_Scope, 43, /*->19363*/ // 4 children in Scope
/*19320*/           OPC_CheckChild0Type, MVT::v2i32,
/*19322*/           OPC_RecordChild1, // #2 = $lane
/*19323*/           OPC_MoveChild1,
/*19324*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19327*/           OPC_MoveParent,
/*19328*/           OPC_CheckType, MVT::i32,
/*19330*/           OPC_MoveParent,
/*19331*/           OPC_RecordChild2, // #3 = $Rn
/*19332*/           OPC_CheckChild2Type, MVT::i32,
/*19334*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19336*/           OPC_CheckPredicate, 38, // Predicate_store
/*19338*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19340*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19343*/           OPC_EmitMergeInputChains1_0,
/*19344*/           OPC_EmitConvertToTarget, 2,
/*19346*/           OPC_EmitInteger, MVT::i32, 14, 
/*19349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19352*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*19363*/         /*Scope*/ 43, /*->19407*/
/*19364*/           OPC_CheckChild0Type, MVT::v4i32,
/*19366*/           OPC_RecordChild1, // #2 = $lane
/*19367*/           OPC_MoveChild1,
/*19368*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19371*/           OPC_MoveParent,
/*19372*/           OPC_CheckType, MVT::i32,
/*19374*/           OPC_MoveParent,
/*19375*/           OPC_RecordChild2, // #3 = $addr
/*19376*/           OPC_CheckChild2Type, MVT::i32,
/*19378*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19380*/           OPC_CheckPredicate, 38, // Predicate_store
/*19382*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19384*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19387*/           OPC_EmitMergeInputChains1_0,
/*19388*/           OPC_EmitConvertToTarget, 2,
/*19390*/           OPC_EmitInteger, MVT::i32, 14, 
/*19393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19396*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*19407*/         /*Scope*/ 41, /*->19449*/
/*19408*/           OPC_CheckChild0Type, MVT::v2f32,
/*19410*/           OPC_RecordChild1, // #2 = $lane
/*19411*/           OPC_MoveChild1,
/*19412*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19415*/           OPC_MoveParent,
/*19416*/           OPC_CheckType, MVT::f32,
/*19418*/           OPC_MoveParent,
/*19419*/           OPC_RecordChild2, // #3 = $addr
/*19420*/           OPC_CheckChild2Type, MVT::i32,
/*19422*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19424*/           OPC_CheckPredicate, 38, // Predicate_store
/*19426*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19429*/           OPC_EmitMergeInputChains1_0,
/*19430*/           OPC_EmitConvertToTarget, 2,
/*19432*/           OPC_EmitInteger, MVT::i32, 14, 
/*19435*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19438*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*19449*/         /*Scope*/ 41, /*->19491*/
/*19450*/           OPC_CheckChild0Type, MVT::v4f32,
/*19452*/           OPC_RecordChild1, // #2 = $lane
/*19453*/           OPC_MoveChild1,
/*19454*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19457*/           OPC_MoveParent,
/*19458*/           OPC_CheckType, MVT::f32,
/*19460*/           OPC_MoveParent,
/*19461*/           OPC_RecordChild2, // #3 = $addr
/*19462*/           OPC_CheckChild2Type, MVT::i32,
/*19464*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19466*/           OPC_CheckPredicate, 38, // Predicate_store
/*19468*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19471*/           OPC_EmitMergeInputChains1_0,
/*19472*/           OPC_EmitConvertToTarget, 2,
/*19474*/           OPC_EmitInteger, MVT::i32, 14, 
/*19477*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19480*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*19491*/         0, /*End of Scope*/
/*19492*/       0, // EndSwitchOpcode
/*19493*/     /*Scope*/ 28|128,2/*284*/, /*->19779*/
/*19495*/       OPC_RecordChild1, // #1 = $Rt
/*19496*/       OPC_CheckChild1Type, MVT::i32,
/*19498*/       OPC_RecordChild2, // #2 = $shift
/*19499*/       OPC_Scope, 44|128,1/*172*/, /*->19674*/ // 2 children in Scope
/*19502*/         OPC_CheckChild2Type, MVT::i32,
/*19504*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19506*/         OPC_Scope, 25, /*->19533*/ // 4 children in Scope
/*19508*/           OPC_CheckPredicate, 38, // Predicate_store
/*19510*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19512*/           OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*19515*/           OPC_EmitMergeInputChains1_0,
/*19516*/           OPC_EmitInteger, MVT::i32, 14, 
/*19519*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19522*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*19533*/         /*Scope*/ 56, /*->19590*/
/*19534*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19536*/           OPC_Scope, 25, /*->19563*/ // 2 children in Scope
/*19538*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19540*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19542*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*19545*/             OPC_EmitMergeInputChains1_0,
/*19546*/             OPC_EmitInteger, MVT::i32, 14, 
/*19549*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19552*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*19563*/           /*Scope*/ 25, /*->19589*/
/*19564*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19566*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19568*/             OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*19571*/             OPC_EmitMergeInputChains1_0,
/*19572*/             OPC_EmitInteger, MVT::i32, 14, 
/*19575*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19578*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*19589*/           0, /*End of Scope*/
/*19590*/         /*Scope*/ 25, /*->19616*/
/*19591*/           OPC_CheckPredicate, 38, // Predicate_store
/*19593*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19595*/           OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*19598*/           OPC_EmitMergeInputChains1_0,
/*19599*/           OPC_EmitInteger, MVT::i32, 14, 
/*19602*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19605*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*19616*/         /*Scope*/ 56, /*->19673*/
/*19617*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19619*/           OPC_Scope, 25, /*->19646*/ // 2 children in Scope
/*19621*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19623*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19625*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*19628*/             OPC_EmitMergeInputChains1_0,
/*19629*/             OPC_EmitInteger, MVT::i32, 14, 
/*19632*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19635*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*19646*/           /*Scope*/ 25, /*->19672*/
/*19647*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19649*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19651*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*19654*/             OPC_EmitMergeInputChains1_0,
/*19655*/             OPC_EmitInteger, MVT::i32, 14, 
/*19658*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19661*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*19672*/           0, /*End of Scope*/
/*19673*/         0, /*End of Scope*/
/*19674*/       /*Scope*/ 103, /*->19778*/
/*19675*/         OPC_RecordChild3, // #3 = $offset
/*19676*/         OPC_CheckChild3Type, MVT::i32,
/*19678*/         OPC_CheckType, MVT::i32,
/*19680*/         OPC_Scope, 30, /*->19712*/ // 2 children in Scope
/*19682*/           OPC_CheckPredicate, 38, // Predicate_istore
/*19684*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*19686*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19688*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*19691*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*19694*/           OPC_EmitMergeInputChains1_0,
/*19695*/           OPC_EmitInteger, MVT::i32, 14, 
/*19698*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19701*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*19712*/         /*Scope*/ 64, /*->19777*/
/*19713*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19715*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19717*/           OPC_Scope, 28, /*->19747*/ // 2 children in Scope
/*19719*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*19721*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19723*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*19726*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*19729*/             OPC_EmitMergeInputChains1_0,
/*19730*/             OPC_EmitInteger, MVT::i32, 14, 
/*19733*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19736*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*19747*/           /*Scope*/ 28, /*->19776*/
/*19748*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*19750*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19752*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*19755*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*19758*/             OPC_EmitMergeInputChains1_0,
/*19759*/             OPC_EmitInteger, MVT::i32, 14, 
/*19762*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19765*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*19776*/           0, /*End of Scope*/
/*19777*/         0, /*End of Scope*/
/*19778*/       0, /*End of Scope*/
/*19779*/     /*Scope*/ 91|128,1/*219*/, /*->20000*/
/*19781*/       OPC_MoveChild1,
/*19782*/       OPC_SwitchOpcode /*2 cases */, 105, TARGET_VAL(ISD::FP_TO_SINT),// ->19891
/*19786*/         OPC_RecordChild0, // #1 = $a
/*19787*/         OPC_CheckType, MVT::i32,
/*19789*/         OPC_Scope, 49, /*->19840*/ // 2 children in Scope
/*19791*/           OPC_CheckChild0Type, MVT::f64,
/*19793*/           OPC_MoveParent,
/*19794*/           OPC_RecordChild2, // #2 = $ptr
/*19795*/           OPC_CheckChild2Type, MVT::i32,
/*19797*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19799*/           OPC_CheckPredicate, 38, // Predicate_store
/*19801*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19803*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*19805*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19808*/           OPC_EmitMergeInputChains1_0,
/*19809*/           OPC_EmitInteger, MVT::i32, 14, 
/*19812*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19815*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZD), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19824*/           OPC_EmitInteger, MVT::i32, 14, 
/*19827*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19830*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*19840*/         /*Scope*/ 49, /*->19890*/
/*19841*/           OPC_CheckChild0Type, MVT::f32,
/*19843*/           OPC_MoveParent,
/*19844*/           OPC_RecordChild2, // #2 = $ptr
/*19845*/           OPC_CheckChild2Type, MVT::i32,
/*19847*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19849*/           OPC_CheckPredicate, 38, // Predicate_store
/*19851*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19853*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*19855*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19858*/           OPC_EmitMergeInputChains1_0,
/*19859*/           OPC_EmitInteger, MVT::i32, 14, 
/*19862*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19865*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19874*/           OPC_EmitInteger, MVT::i32, 14, 
/*19877*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19880*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*19890*/         0, /*End of Scope*/
/*19891*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::FP_TO_UINT),// ->19999
/*19894*/         OPC_RecordChild0, // #1 = $a
/*19895*/         OPC_CheckType, MVT::i32,
/*19897*/         OPC_Scope, 49, /*->19948*/ // 2 children in Scope
/*19899*/           OPC_CheckChild0Type, MVT::f64,
/*19901*/           OPC_MoveParent,
/*19902*/           OPC_RecordChild2, // #2 = $ptr
/*19903*/           OPC_CheckChild2Type, MVT::i32,
/*19905*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19907*/           OPC_CheckPredicate, 38, // Predicate_store
/*19909*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19911*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*19913*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19916*/           OPC_EmitMergeInputChains1_0,
/*19917*/           OPC_EmitInteger, MVT::i32, 14, 
/*19920*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19923*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZD), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19932*/           OPC_EmitInteger, MVT::i32, 14, 
/*19935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19938*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*19948*/         /*Scope*/ 49, /*->19998*/
/*19949*/           OPC_CheckChild0Type, MVT::f32,
/*19951*/           OPC_MoveParent,
/*19952*/           OPC_RecordChild2, // #2 = $ptr
/*19953*/           OPC_CheckChild2Type, MVT::i32,
/*19955*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19957*/           OPC_CheckPredicate, 38, // Predicate_store
/*19959*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19961*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*19963*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19966*/           OPC_EmitMergeInputChains1_0,
/*19967*/           OPC_EmitInteger, MVT::i32, 14, 
/*19970*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19973*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19982*/           OPC_EmitInteger, MVT::i32, 14, 
/*19985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19988*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*19998*/         0, /*End of Scope*/
/*19999*/       0, // EndSwitchOpcode
/*20000*/     /*Scope*/ 124|128,7/*1020*/, /*->21022*/
/*20002*/       OPC_RecordChild1, // #1 = $Rt
/*20003*/       OPC_Scope, 16|128,5/*656*/, /*->20662*/ // 4 children in Scope
/*20006*/         OPC_CheckChild1Type, MVT::i32,
/*20008*/         OPC_RecordChild2, // #2 = $addr
/*20009*/         OPC_Scope, 127|128,2/*383*/, /*->20395*/ // 3 children in Scope
/*20012*/           OPC_CheckChild2Type, MVT::i32,
/*20014*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20016*/           OPC_Scope, 24, /*->20042*/ // 6 children in Scope
/*20018*/             OPC_CheckPredicate, 38, // Predicate_store
/*20020*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20022*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*20025*/             OPC_EmitMergeInputChains1_0,
/*20026*/             OPC_EmitInteger, MVT::i32, 14, 
/*20029*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20032*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*20042*/           /*Scope*/ 26, /*->20069*/
/*20043*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20045*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20047*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20049*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*20052*/             OPC_EmitMergeInputChains1_0,
/*20053*/             OPC_EmitInteger, MVT::i32, 14, 
/*20056*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20059*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*20069*/           /*Scope*/ 69, /*->20139*/
/*20070*/             OPC_CheckPredicate, 38, // Predicate_store
/*20072*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20074*/             OPC_Scope, 20, /*->20096*/ // 3 children in Scope
/*20076*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*20079*/               OPC_EmitMergeInputChains1_0,
/*20080*/               OPC_EmitInteger, MVT::i32, 14, 
/*20083*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20086*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*20096*/             /*Scope*/ 20, /*->20117*/
/*20097*/               OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*20100*/               OPC_EmitMergeInputChains1_0,
/*20101*/               OPC_EmitInteger, MVT::i32, 14, 
/*20104*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20107*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*20117*/             /*Scope*/ 20, /*->20138*/
/*20118*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20121*/               OPC_EmitMergeInputChains1_0,
/*20122*/               OPC_EmitInteger, MVT::i32, 14, 
/*20125*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20128*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20138*/             0, /*End of Scope*/
/*20139*/           /*Scope*/ 102, /*->20242*/
/*20140*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20142*/             OPC_Scope, 48, /*->20192*/ // 2 children in Scope
/*20144*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20146*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20148*/               OPC_Scope, 20, /*->20170*/ // 2 children in Scope
/*20150*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*20153*/                 OPC_EmitMergeInputChains1_0,
/*20154*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20157*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20160*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*20170*/               /*Scope*/ 20, /*->20191*/
/*20171*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20174*/                 OPC_EmitMergeInputChains1_0,
/*20175*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20178*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20181*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20191*/               0, /*End of Scope*/
/*20192*/             /*Scope*/ 48, /*->20241*/
/*20193*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20195*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20197*/               OPC_Scope, 20, /*->20219*/ // 2 children in Scope
/*20199*/                 OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*20202*/                 OPC_EmitMergeInputChains1_0,
/*20203*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20206*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20209*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*20219*/               /*Scope*/ 20, /*->20240*/
/*20220*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20223*/                 OPC_EmitMergeInputChains1_0,
/*20224*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20227*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20230*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20240*/               0, /*End of Scope*/
/*20241*/             0, /*End of Scope*/
/*20242*/           /*Scope*/ 48, /*->20291*/
/*20243*/             OPC_CheckPredicate, 38, // Predicate_store
/*20245*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20247*/             OPC_Scope, 20, /*->20269*/ // 2 children in Scope
/*20249*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20252*/               OPC_EmitMergeInputChains1_0,
/*20253*/               OPC_EmitInteger, MVT::i32, 14, 
/*20256*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20259*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20269*/             /*Scope*/ 20, /*->20290*/
/*20270*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20273*/               OPC_EmitMergeInputChains1_0,
/*20274*/               OPC_EmitInteger, MVT::i32, 14, 
/*20277*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20280*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20290*/             0, /*End of Scope*/
/*20291*/           /*Scope*/ 102, /*->20394*/
/*20292*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20294*/             OPC_Scope, 48, /*->20344*/ // 2 children in Scope
/*20296*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20298*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20300*/               OPC_Scope, 20, /*->20322*/ // 2 children in Scope
/*20302*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20305*/                 OPC_EmitMergeInputChains1_0,
/*20306*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20309*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20312*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20322*/               /*Scope*/ 20, /*->20343*/
/*20323*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20326*/                 OPC_EmitMergeInputChains1_0,
/*20327*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20330*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20333*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20343*/               0, /*End of Scope*/
/*20344*/             /*Scope*/ 48, /*->20393*/
/*20345*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20347*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20349*/               OPC_Scope, 20, /*->20371*/ // 2 children in Scope
/*20351*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20354*/                 OPC_EmitMergeInputChains1_0,
/*20355*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20358*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20361*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20371*/               /*Scope*/ 20, /*->20392*/
/*20372*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20375*/                 OPC_EmitMergeInputChains1_0,
/*20376*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20379*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20382*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20392*/               0, /*End of Scope*/
/*20393*/             0, /*End of Scope*/
/*20394*/           0, /*End of Scope*/
/*20395*/         /*Scope*/ 108|128,1/*236*/, /*->20633*/
/*20397*/           OPC_RecordChild3, // #3 = $offset
/*20398*/           OPC_CheckChild3Type, MVT::i32,
/*20400*/           OPC_CheckType, MVT::i32,
/*20402*/           OPC_Scope, 54, /*->20458*/ // 4 children in Scope
/*20404*/             OPC_CheckPredicate, 38, // Predicate_istore
/*20406*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*20408*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20410*/             OPC_Scope, 22, /*->20434*/ // 2 children in Scope
/*20412*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*20415*/               OPC_EmitMergeInputChains1_0,
/*20416*/               OPC_EmitInteger, MVT::i32, 14, 
/*20419*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20422*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*20434*/             /*Scope*/ 22, /*->20457*/
/*20435*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*20438*/               OPC_EmitMergeInputChains1_0,
/*20439*/               OPC_EmitInteger, MVT::i32, 14, 
/*20442*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20445*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*20457*/             0, /*End of Scope*/
/*20458*/           /*Scope*/ 86, /*->20545*/
/*20459*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20461*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*20463*/             OPC_Scope, 52, /*->20517*/ // 2 children in Scope
/*20465*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*20467*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20469*/               OPC_Scope, 22, /*->20493*/ // 2 children in Scope
/*20471*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*20474*/                 OPC_EmitMergeInputChains1_0,
/*20475*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20478*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20481*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*20493*/               /*Scope*/ 22, /*->20516*/
/*20494*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*20497*/                 OPC_EmitMergeInputChains1_0,
/*20498*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20501*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20504*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*20516*/               0, /*End of Scope*/
/*20517*/             /*Scope*/ 26, /*->20544*/
/*20518*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*20520*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20522*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*20525*/               OPC_EmitMergeInputChains1_0,
/*20526*/               OPC_EmitInteger, MVT::i32, 14, 
/*20529*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20532*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*20544*/             0, /*End of Scope*/
/*20545*/           /*Scope*/ 27, /*->20573*/
/*20546*/             OPC_CheckPredicate, 38, // Predicate_istore
/*20548*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*20550*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20552*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*20555*/             OPC_EmitMergeInputChains1_0,
/*20556*/             OPC_EmitInteger, MVT::i32, 14, 
/*20559*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20562*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20573*/           /*Scope*/ 58, /*->20632*/
/*20574*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20576*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*20578*/             OPC_Scope, 25, /*->20605*/ // 2 children in Scope
/*20580*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*20582*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20584*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*20587*/               OPC_EmitMergeInputChains1_0,
/*20588*/               OPC_EmitInteger, MVT::i32, 14, 
/*20591*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20594*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20605*/             /*Scope*/ 25, /*->20631*/
/*20606*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*20608*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20610*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*20613*/               OPC_EmitMergeInputChains1_0,
/*20614*/               OPC_EmitInteger, MVT::i32, 14, 
/*20617*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20620*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20631*/             0, /*End of Scope*/
/*20632*/           0, /*End of Scope*/
/*20633*/         /*Scope*/ 27, /*->20661*/
/*20634*/           OPC_CheckChild3Integer, 4, 
/*20636*/           OPC_CheckPredicate, 38, // Predicate_istore
/*20638*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*20640*/           OPC_CheckType, MVT::i32,
/*20642*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20644*/           OPC_EmitMergeInputChains1_0,
/*20645*/           OPC_EmitInteger, MVT::i32, 14, 
/*20648*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20651*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSTMIA_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 1, 
                    // Src: (ist:i32 rGPR:i32:$Rt, rGPR:i32:$Rn, 4:iPTR)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 9
                    // Dst: (tSTMIA_UPD:i32 rGPR:i32:$Rn, rGPR:i32:$Rt)
/*20661*/         0, /*End of Scope*/
/*20662*/       /*Scope*/ 111, /*->20774*/
/*20663*/         OPC_CheckChild1Type, MVT::f64,
/*20665*/         OPC_RecordChild2, // #2 = $addr
/*20666*/         OPC_CheckChild2Type, MVT::i32,
/*20668*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20670*/         OPC_CheckPredicate, 38, // Predicate_store
/*20672*/         OPC_Scope, 24, /*->20698*/ // 4 children in Scope
/*20674*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20676*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*20678*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*20681*/           OPC_EmitMergeInputChains1_0,
/*20682*/           OPC_EmitInteger, MVT::i32, 14, 
/*20685*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20688*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*20698*/         /*Scope*/ 24, /*->20723*/
/*20699*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*20701*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20703*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20706*/           OPC_EmitMergeInputChains1_0,
/*20707*/           OPC_EmitInteger, MVT::i32, 14, 
/*20710*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20713*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*20723*/         /*Scope*/ 24, /*->20748*/
/*20724*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*20726*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20728*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20731*/           OPC_EmitMergeInputChains1_0,
/*20732*/           OPC_EmitInteger, MVT::i32, 14, 
/*20735*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20738*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*20748*/         /*Scope*/ 24, /*->20773*/
/*20749*/           OPC_CheckPredicate, 43, // Predicate_non_word_alignedstore
/*20751*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*20753*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20756*/           OPC_EmitMergeInputChains1_0,
/*20757*/           OPC_EmitInteger, MVT::i32, 14, 
/*20760*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20763*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*20773*/         0, /*End of Scope*/
/*20774*/       /*Scope*/ 33, /*->20808*/
/*20775*/         OPC_CheckChild1Type, MVT::f32,
/*20777*/         OPC_RecordChild2, // #2 = $addr
/*20778*/         OPC_CheckChild2Type, MVT::i32,
/*20780*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20782*/         OPC_CheckPredicate, 38, // Predicate_store
/*20784*/         OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20786*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*20788*/         OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*20791*/         OPC_EmitMergeInputChains1_0,
/*20792*/         OPC_EmitInteger, MVT::i32, 14, 
/*20795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20798*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*20808*/       /*Scope*/ 83|128,1/*211*/, /*->21021*/
/*20810*/         OPC_CheckChild1Type, MVT::v2f64,
/*20812*/         OPC_RecordChild2, // #2 = $addr
/*20813*/         OPC_CheckChild2Type, MVT::i32,
/*20815*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20817*/         OPC_CheckPredicate, 38, // Predicate_store
/*20819*/         OPC_Scope, 22, /*->20843*/ // 6 children in Scope
/*20821*/           OPC_CheckPredicate, 44, // Predicate_dword_alignedstore
/*20823*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20826*/           OPC_EmitMergeInputChains1_0,
/*20827*/           OPC_EmitInteger, MVT::i32, 14, 
/*20830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20833*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20843*/         /*Scope*/ 24, /*->20868*/
/*20844*/           OPC_CheckPredicate, 45, // Predicate_word_alignedstore
/*20846*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20848*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20851*/           OPC_EmitMergeInputChains1_0,
/*20852*/           OPC_EmitInteger, MVT::i32, 14, 
/*20855*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20858*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20868*/         /*Scope*/ 24, /*->20893*/
/*20869*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*20871*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20873*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20876*/           OPC_EmitMergeInputChains1_0,
/*20877*/           OPC_EmitInteger, MVT::i32, 14, 
/*20880*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20883*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20893*/         /*Scope*/ 65, /*->20959*/
/*20894*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*20896*/           OPC_Scope, 22, /*->20920*/ // 2 children in Scope
/*20898*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20900*/             OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20903*/             OPC_EmitMergeInputChains1_0,
/*20904*/             OPC_EmitInteger, MVT::i32, 14, 
/*20907*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20910*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 4, 1, 5, 6, 
                      // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                      // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20920*/           /*Scope*/ 37, /*->20958*/
/*20921*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*20923*/             OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20926*/             OPC_EmitMergeInputChains1_0,
/*20927*/             OPC_EmitInteger, MVT::i32, 14, 
/*20930*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20933*/             OPC_EmitNode1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20942*/             OPC_EmitInteger, MVT::i32, 14, 
/*20945*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20948*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 4, 7, 8, 9, 
                      // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                      // Dst: (VST1q8 addrmode6:i32:$addr, (VREV64q8:v16i8 QPR:v2f64:$value))
/*20958*/           0, /*End of Scope*/
/*20959*/         /*Scope*/ 39, /*->20999*/
/*20960*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*20962*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*20964*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20967*/           OPC_EmitMergeInputChains1_0,
/*20968*/           OPC_EmitInteger, MVT::i32, 14, 
/*20971*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20974*/           OPC_EmitNode1, TARGET_VAL(ARM::VREV64q16), 0,
                        MVT::v16i8, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20983*/           OPC_EmitInteger, MVT::i32, 14, 
/*20986*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20989*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 7, 8, 9, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, (VREV64q16:v16i8 QPR:v2f64:$value))
/*20999*/         /*Scope*/ 20, /*->21020*/
/*21000*/           OPC_CheckPredicate, 45, // Predicate_word_alignedstore
/*21002*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*21004*/           OPC_EmitMergeInputChains1_0,
/*21005*/           OPC_EmitInteger, MVT::i32, 14, 
/*21008*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21011*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*21020*/         0, /*End of Scope*/
/*21021*/       0, /*End of Scope*/
/*21022*/     0, /*End of Scope*/
/*21023*/   /*SwitchOpcode*/ 18|128,12/*1554*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->22581
/*21027*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*21028*/     OPC_Scope, 111, /*->21141*/ // 22 children in Scope
/*21030*/       OPC_CheckChild1Integer, 42|128,4/*554*/, 
/*21033*/       OPC_RecordChild2, // #1 = $cop
/*21034*/       OPC_MoveChild2,
/*21035*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21038*/       OPC_MoveParent,
/*21039*/       OPC_RecordChild3, // #2 = $opc1
/*21040*/       OPC_MoveChild3,
/*21041*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21044*/       OPC_MoveParent,
/*21045*/       OPC_RecordChild4, // #3 = $CRd
/*21046*/       OPC_MoveChild4,
/*21047*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21050*/       OPC_MoveParent,
/*21051*/       OPC_RecordChild5, // #4 = $CRn
/*21052*/       OPC_MoveChild5,
/*21053*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21056*/       OPC_MoveParent,
/*21057*/       OPC_RecordChild6, // #5 = $CRm
/*21058*/       OPC_MoveChild6,
/*21059*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21062*/       OPC_MoveParent,
/*21063*/       OPC_RecordChild7, // #6 = $opc2
/*21064*/       OPC_MoveChild7,
/*21065*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21068*/       OPC_MoveParent,
/*21069*/       OPC_Scope, 34, /*->21105*/ // 2 children in Scope
/*21071*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21073*/         OPC_EmitMergeInputChains1_0,
/*21074*/         OPC_EmitConvertToTarget, 1,
/*21076*/         OPC_EmitConvertToTarget, 2,
/*21078*/         OPC_EmitConvertToTarget, 3,
/*21080*/         OPC_EmitConvertToTarget, 4,
/*21082*/         OPC_EmitConvertToTarget, 5,
/*21084*/         OPC_EmitConvertToTarget, 6,
/*21086*/         OPC_EmitInteger, MVT::i32, 14, 
/*21089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21092*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 554:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21105*/       /*Scope*/ 34, /*->21140*/
/*21106*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21108*/         OPC_EmitMergeInputChains1_0,
/*21109*/         OPC_EmitConvertToTarget, 1,
/*21111*/         OPC_EmitConvertToTarget, 2,
/*21113*/         OPC_EmitConvertToTarget, 3,
/*21115*/         OPC_EmitConvertToTarget, 4,
/*21117*/         OPC_EmitConvertToTarget, 5,
/*21119*/         OPC_EmitConvertToTarget, 6,
/*21121*/         OPC_EmitInteger, MVT::i32, 14, 
/*21124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21127*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 554:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21140*/       0, /*End of Scope*/
/*21141*/     /*Scope*/ 103, /*->21245*/
/*21142*/       OPC_CheckChild1Integer, 43|128,4/*555*/, 
/*21145*/       OPC_RecordChild2, // #1 = $cop
/*21146*/       OPC_MoveChild2,
/*21147*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21150*/       OPC_MoveParent,
/*21151*/       OPC_RecordChild3, // #2 = $opc1
/*21152*/       OPC_MoveChild3,
/*21153*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21156*/       OPC_MoveParent,
/*21157*/       OPC_RecordChild4, // #3 = $CRd
/*21158*/       OPC_MoveChild4,
/*21159*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21162*/       OPC_MoveParent,
/*21163*/       OPC_RecordChild5, // #4 = $CRn
/*21164*/       OPC_MoveChild5,
/*21165*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21168*/       OPC_MoveParent,
/*21169*/       OPC_RecordChild6, // #5 = $CRm
/*21170*/       OPC_MoveChild6,
/*21171*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21174*/       OPC_MoveParent,
/*21175*/       OPC_RecordChild7, // #6 = $opc2
/*21176*/       OPC_MoveChild7,
/*21177*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21180*/       OPC_MoveParent,
/*21181*/       OPC_Scope, 26, /*->21209*/ // 2 children in Scope
/*21183*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21185*/         OPC_EmitMergeInputChains1_0,
/*21186*/         OPC_EmitConvertToTarget, 1,
/*21188*/         OPC_EmitConvertToTarget, 2,
/*21190*/         OPC_EmitConvertToTarget, 3,
/*21192*/         OPC_EmitConvertToTarget, 4,
/*21194*/         OPC_EmitConvertToTarget, 5,
/*21196*/         OPC_EmitConvertToTarget, 6,
/*21198*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 555:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21209*/       /*Scope*/ 34, /*->21244*/
/*21210*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21212*/         OPC_EmitMergeInputChains1_0,
/*21213*/         OPC_EmitConvertToTarget, 1,
/*21215*/         OPC_EmitConvertToTarget, 2,
/*21217*/         OPC_EmitConvertToTarget, 3,
/*21219*/         OPC_EmitConvertToTarget, 4,
/*21221*/         OPC_EmitConvertToTarget, 5,
/*21223*/         OPC_EmitConvertToTarget, 6,
/*21225*/         OPC_EmitInteger, MVT::i32, 14, 
/*21228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21231*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 555:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21244*/       0, /*End of Scope*/
/*21245*/     /*Scope*/ 76, /*->21322*/
/*21246*/       OPC_CheckChild1Integer, 59|128,4/*571*/, 
/*21249*/       OPC_RecordChild2, // #1 = $cop
/*21250*/       OPC_MoveChild2,
/*21251*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21254*/       OPC_MoveParent,
/*21255*/       OPC_RecordChild3, // #2 = $CRd
/*21256*/       OPC_MoveChild3,
/*21257*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21260*/       OPC_MoveParent,
/*21261*/       OPC_RecordChild4, // #3 = $addr
/*21262*/       OPC_CheckChild4Type, MVT::i32,
/*21264*/       OPC_Scope, 27, /*->21293*/ // 2 children in Scope
/*21266*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21268*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21271*/         OPC_EmitMergeInputChains1_0,
/*21272*/         OPC_EmitConvertToTarget, 1,
/*21274*/         OPC_EmitConvertToTarget, 2,
/*21276*/         OPC_EmitInteger, MVT::i32, 14, 
/*21279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21282*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 571:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21293*/       /*Scope*/ 27, /*->21321*/
/*21294*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21296*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21299*/         OPC_EmitMergeInputChains1_0,
/*21300*/         OPC_EmitConvertToTarget, 1,
/*21302*/         OPC_EmitConvertToTarget, 2,
/*21304*/         OPC_EmitInteger, MVT::i32, 14, 
/*21307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21310*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 571:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21321*/       0, /*End of Scope*/
/*21322*/     /*Scope*/ 76, /*->21399*/
/*21323*/       OPC_CheckChild1Integer, 62|128,4/*574*/, 
/*21326*/       OPC_RecordChild2, // #1 = $cop
/*21327*/       OPC_MoveChild2,
/*21328*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21331*/       OPC_MoveParent,
/*21332*/       OPC_RecordChild3, // #2 = $CRd
/*21333*/       OPC_MoveChild3,
/*21334*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21337*/       OPC_MoveParent,
/*21338*/       OPC_RecordChild4, // #3 = $addr
/*21339*/       OPC_CheckChild4Type, MVT::i32,
/*21341*/       OPC_Scope, 27, /*->21370*/ // 2 children in Scope
/*21343*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21345*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21348*/         OPC_EmitMergeInputChains1_0,
/*21349*/         OPC_EmitConvertToTarget, 1,
/*21351*/         OPC_EmitConvertToTarget, 2,
/*21353*/         OPC_EmitInteger, MVT::i32, 14, 
/*21356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21359*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 574:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21370*/       /*Scope*/ 27, /*->21398*/
/*21371*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21373*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21376*/         OPC_EmitMergeInputChains1_0,
/*21377*/         OPC_EmitConvertToTarget, 1,
/*21379*/         OPC_EmitConvertToTarget, 2,
/*21381*/         OPC_EmitInteger, MVT::i32, 14, 
/*21384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21387*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 574:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21398*/       0, /*End of Scope*/
/*21399*/     /*Scope*/ 68, /*->21468*/
/*21400*/       OPC_CheckChild1Integer, 60|128,4/*572*/, 
/*21403*/       OPC_RecordChild2, // #1 = $cop
/*21404*/       OPC_MoveChild2,
/*21405*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21408*/       OPC_MoveParent,
/*21409*/       OPC_RecordChild3, // #2 = $CRd
/*21410*/       OPC_MoveChild3,
/*21411*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21414*/       OPC_MoveParent,
/*21415*/       OPC_RecordChild4, // #3 = $addr
/*21416*/       OPC_CheckChild4Type, MVT::i32,
/*21418*/       OPC_Scope, 19, /*->21439*/ // 2 children in Scope
/*21420*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21422*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21425*/         OPC_EmitMergeInputChains1_0,
/*21426*/         OPC_EmitConvertToTarget, 1,
/*21428*/         OPC_EmitConvertToTarget, 2,
/*21430*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC2_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 572:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21439*/       /*Scope*/ 27, /*->21467*/
/*21440*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21442*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21445*/         OPC_EmitMergeInputChains1_0,
/*21446*/         OPC_EmitConvertToTarget, 1,
/*21448*/         OPC_EmitConvertToTarget, 2,
/*21450*/         OPC_EmitInteger, MVT::i32, 14, 
/*21453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21456*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC2_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 572:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21467*/       0, /*End of Scope*/
/*21468*/     /*Scope*/ 68, /*->21537*/
/*21469*/       OPC_CheckChild1Integer, 61|128,4/*573*/, 
/*21472*/       OPC_RecordChild2, // #1 = $cop
/*21473*/       OPC_MoveChild2,
/*21474*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21477*/       OPC_MoveParent,
/*21478*/       OPC_RecordChild3, // #2 = $CRd
/*21479*/       OPC_MoveChild3,
/*21480*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21483*/       OPC_MoveParent,
/*21484*/       OPC_RecordChild4, // #3 = $addr
/*21485*/       OPC_CheckChild4Type, MVT::i32,
/*21487*/       OPC_Scope, 19, /*->21508*/ // 2 children in Scope
/*21489*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21491*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21494*/         OPC_EmitMergeInputChains1_0,
/*21495*/         OPC_EmitConvertToTarget, 1,
/*21497*/         OPC_EmitConvertToTarget, 2,
/*21499*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC2L_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 573:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21508*/       /*Scope*/ 27, /*->21536*/
/*21509*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21511*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21514*/         OPC_EmitMergeInputChains1_0,
/*21515*/         OPC_EmitConvertToTarget, 1,
/*21517*/         OPC_EmitConvertToTarget, 2,
/*21519*/         OPC_EmitInteger, MVT::i32, 14, 
/*21522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21525*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC2L_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 573:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21536*/       0, /*End of Scope*/
/*21537*/     /*Scope*/ 76, /*->21614*/
/*21538*/       OPC_CheckChild1Integer, 117|128,5/*757*/, 
/*21541*/       OPC_RecordChild2, // #1 = $cop
/*21542*/       OPC_MoveChild2,
/*21543*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21546*/       OPC_MoveParent,
/*21547*/       OPC_RecordChild3, // #2 = $CRd
/*21548*/       OPC_MoveChild3,
/*21549*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21552*/       OPC_MoveParent,
/*21553*/       OPC_RecordChild4, // #3 = $addr
/*21554*/       OPC_CheckChild4Type, MVT::i32,
/*21556*/       OPC_Scope, 27, /*->21585*/ // 2 children in Scope
/*21558*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21560*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21563*/         OPC_EmitMergeInputChains1_0,
/*21564*/         OPC_EmitConvertToTarget, 1,
/*21566*/         OPC_EmitConvertToTarget, 2,
/*21568*/         OPC_EmitInteger, MVT::i32, 14, 
/*21571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21574*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 757:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21585*/       /*Scope*/ 27, /*->21613*/
/*21586*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21588*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21591*/         OPC_EmitMergeInputChains1_0,
/*21592*/         OPC_EmitConvertToTarget, 1,
/*21594*/         OPC_EmitConvertToTarget, 2,
/*21596*/         OPC_EmitInteger, MVT::i32, 14, 
/*21599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21602*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 757:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21613*/       0, /*End of Scope*/
/*21614*/     /*Scope*/ 76, /*->21691*/
/*21615*/       OPC_CheckChild1Integer, 120|128,5/*760*/, 
/*21618*/       OPC_RecordChild2, // #1 = $cop
/*21619*/       OPC_MoveChild2,
/*21620*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21623*/       OPC_MoveParent,
/*21624*/       OPC_RecordChild3, // #2 = $CRd
/*21625*/       OPC_MoveChild3,
/*21626*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21629*/       OPC_MoveParent,
/*21630*/       OPC_RecordChild4, // #3 = $addr
/*21631*/       OPC_CheckChild4Type, MVT::i32,
/*21633*/       OPC_Scope, 27, /*->21662*/ // 2 children in Scope
/*21635*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21637*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21640*/         OPC_EmitMergeInputChains1_0,
/*21641*/         OPC_EmitConvertToTarget, 1,
/*21643*/         OPC_EmitConvertToTarget, 2,
/*21645*/         OPC_EmitInteger, MVT::i32, 14, 
/*21648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21651*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 760:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21662*/       /*Scope*/ 27, /*->21690*/
/*21663*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21665*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21668*/         OPC_EmitMergeInputChains1_0,
/*21669*/         OPC_EmitConvertToTarget, 1,
/*21671*/         OPC_EmitConvertToTarget, 2,
/*21673*/         OPC_EmitInteger, MVT::i32, 14, 
/*21676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21679*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 760:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21690*/       0, /*End of Scope*/
/*21691*/     /*Scope*/ 68, /*->21760*/
/*21692*/       OPC_CheckChild1Integer, 118|128,5/*758*/, 
/*21695*/       OPC_RecordChild2, // #1 = $cop
/*21696*/       OPC_MoveChild2,
/*21697*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21700*/       OPC_MoveParent,
/*21701*/       OPC_RecordChild3, // #2 = $CRd
/*21702*/       OPC_MoveChild3,
/*21703*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21706*/       OPC_MoveParent,
/*21707*/       OPC_RecordChild4, // #3 = $addr
/*21708*/       OPC_CheckChild4Type, MVT::i32,
/*21710*/       OPC_Scope, 19, /*->21731*/ // 2 children in Scope
/*21712*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21714*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21717*/         OPC_EmitMergeInputChains1_0,
/*21718*/         OPC_EmitConvertToTarget, 1,
/*21720*/         OPC_EmitConvertToTarget, 2,
/*21722*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC2_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 758:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21731*/       /*Scope*/ 27, /*->21759*/
/*21732*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21734*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21737*/         OPC_EmitMergeInputChains1_0,
/*21738*/         OPC_EmitConvertToTarget, 1,
/*21740*/         OPC_EmitConvertToTarget, 2,
/*21742*/         OPC_EmitInteger, MVT::i32, 14, 
/*21745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21748*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC2_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 758:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21759*/       0, /*End of Scope*/
/*21760*/     /*Scope*/ 68, /*->21829*/
/*21761*/       OPC_CheckChild1Integer, 119|128,5/*759*/, 
/*21764*/       OPC_RecordChild2, // #1 = $cop
/*21765*/       OPC_MoveChild2,
/*21766*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21769*/       OPC_MoveParent,
/*21770*/       OPC_RecordChild3, // #2 = $CRd
/*21771*/       OPC_MoveChild3,
/*21772*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21775*/       OPC_MoveParent,
/*21776*/       OPC_RecordChild4, // #3 = $addr
/*21777*/       OPC_CheckChild4Type, MVT::i32,
/*21779*/       OPC_Scope, 19, /*->21800*/ // 2 children in Scope
/*21781*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21783*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21786*/         OPC_EmitMergeInputChains1_0,
/*21787*/         OPC_EmitConvertToTarget, 1,
/*21789*/         OPC_EmitConvertToTarget, 2,
/*21791*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC2L_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 759:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21800*/       /*Scope*/ 27, /*->21828*/
/*21801*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21803*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21806*/         OPC_EmitMergeInputChains1_0,
/*21807*/         OPC_EmitConvertToTarget, 1,
/*21809*/         OPC_EmitConvertToTarget, 2,
/*21811*/         OPC_EmitInteger, MVT::i32, 14, 
/*21814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21817*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC2L_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 759:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21828*/       0, /*End of Scope*/
/*21829*/     /*Scope*/ 102, /*->21932*/
/*21830*/       OPC_CheckChild1Integer, 65|128,4/*577*/, 
/*21833*/       OPC_RecordChild2, // #1 = $cop
/*21834*/       OPC_MoveChild2,
/*21835*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21838*/       OPC_MoveParent,
/*21839*/       OPC_RecordChild3, // #2 = $opc1
/*21840*/       OPC_MoveChild3,
/*21841*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21844*/       OPC_MoveParent,
/*21845*/       OPC_RecordChild4, // #3 = $Rt
/*21846*/       OPC_RecordChild5, // #4 = $CRn
/*21847*/       OPC_MoveChild5,
/*21848*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21851*/       OPC_MoveParent,
/*21852*/       OPC_RecordChild6, // #5 = $CRm
/*21853*/       OPC_MoveChild6,
/*21854*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21857*/       OPC_MoveParent,
/*21858*/       OPC_RecordChild7, // #6 = $opc2
/*21859*/       OPC_MoveChild7,
/*21860*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21863*/       OPC_MoveParent,
/*21864*/       OPC_Scope, 32, /*->21898*/ // 2 children in Scope
/*21866*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21868*/         OPC_EmitMergeInputChains1_0,
/*21869*/         OPC_EmitConvertToTarget, 1,
/*21871*/         OPC_EmitConvertToTarget, 2,
/*21873*/         OPC_EmitConvertToTarget, 4,
/*21875*/         OPC_EmitConvertToTarget, 5,
/*21877*/         OPC_EmitConvertToTarget, 6,
/*21879*/         OPC_EmitInteger, MVT::i32, 14, 
/*21882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21885*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 577:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21898*/       /*Scope*/ 32, /*->21931*/
/*21899*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21901*/         OPC_EmitMergeInputChains1_0,
/*21902*/         OPC_EmitConvertToTarget, 1,
/*21904*/         OPC_EmitConvertToTarget, 2,
/*21906*/         OPC_EmitConvertToTarget, 4,
/*21908*/         OPC_EmitConvertToTarget, 5,
/*21910*/         OPC_EmitConvertToTarget, 6,
/*21912*/         OPC_EmitInteger, MVT::i32, 14, 
/*21915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21918*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 577:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21931*/       0, /*End of Scope*/
/*21932*/     /*Scope*/ 94, /*->22027*/
/*21933*/       OPC_CheckChild1Integer, 66|128,4/*578*/, 
/*21936*/       OPC_RecordChild2, // #1 = $cop
/*21937*/       OPC_MoveChild2,
/*21938*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21941*/       OPC_MoveParent,
/*21942*/       OPC_RecordChild3, // #2 = $opc1
/*21943*/       OPC_MoveChild3,
/*21944*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21947*/       OPC_MoveParent,
/*21948*/       OPC_RecordChild4, // #3 = $Rt
/*21949*/       OPC_RecordChild5, // #4 = $CRn
/*21950*/       OPC_MoveChild5,
/*21951*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21954*/       OPC_MoveParent,
/*21955*/       OPC_RecordChild6, // #5 = $CRm
/*21956*/       OPC_MoveChild6,
/*21957*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21960*/       OPC_MoveParent,
/*21961*/       OPC_RecordChild7, // #6 = $opc2
/*21962*/       OPC_MoveChild7,
/*21963*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21966*/       OPC_MoveParent,
/*21967*/       OPC_Scope, 24, /*->21993*/ // 2 children in Scope
/*21969*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21971*/         OPC_EmitMergeInputChains1_0,
/*21972*/         OPC_EmitConvertToTarget, 1,
/*21974*/         OPC_EmitConvertToTarget, 2,
/*21976*/         OPC_EmitConvertToTarget, 4,
/*21978*/         OPC_EmitConvertToTarget, 5,
/*21980*/         OPC_EmitConvertToTarget, 6,
/*21982*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 578:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21993*/       /*Scope*/ 32, /*->22026*/
/*21994*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21996*/         OPC_EmitMergeInputChains1_0,
/*21997*/         OPC_EmitConvertToTarget, 1,
/*21999*/         OPC_EmitConvertToTarget, 2,
/*22001*/         OPC_EmitConvertToTarget, 4,
/*22003*/         OPC_EmitConvertToTarget, 5,
/*22005*/         OPC_EmitConvertToTarget, 6,
/*22007*/         OPC_EmitInteger, MVT::i32, 14, 
/*22010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22013*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 578:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22026*/       0, /*End of Scope*/
/*22027*/     /*Scope*/ 81, /*->22109*/
/*22028*/       OPC_CheckChild1Integer, 67|128,4/*579*/, 
/*22031*/       OPC_RecordChild2, // #1 = $cop
/*22032*/       OPC_MoveChild2,
/*22033*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22036*/       OPC_MoveParent,
/*22037*/       OPC_RecordChild3, // #2 = $opc1
/*22038*/       OPC_MoveChild3,
/*22039*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22042*/       OPC_MoveParent,
/*22043*/       OPC_RecordChild4, // #3 = $Rt
/*22044*/       OPC_RecordChild5, // #4 = $Rt2
/*22045*/       OPC_RecordChild6, // #5 = $CRm
/*22046*/       OPC_MoveChild6,
/*22047*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22050*/       OPC_MoveParent,
/*22051*/       OPC_Scope, 27, /*->22080*/ // 2 children in Scope
/*22053*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22055*/         OPC_EmitMergeInputChains1_0,
/*22056*/         OPC_EmitConvertToTarget, 1,
/*22058*/         OPC_EmitConvertToTarget, 2,
/*22060*/         OPC_EmitConvertToTarget, 5,
/*22062*/         OPC_EmitInteger, MVT::i32, 14, 
/*22065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22068*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 579:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22080*/       /*Scope*/ 27, /*->22108*/
/*22081*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22083*/         OPC_EmitMergeInputChains1_0,
/*22084*/         OPC_EmitConvertToTarget, 1,
/*22086*/         OPC_EmitConvertToTarget, 2,
/*22088*/         OPC_EmitConvertToTarget, 5,
/*22090*/         OPC_EmitInteger, MVT::i32, 14, 
/*22093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22096*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 579:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22108*/       0, /*End of Scope*/
/*22109*/     /*Scope*/ 73, /*->22183*/
/*22110*/       OPC_CheckChild1Integer, 68|128,4/*580*/, 
/*22113*/       OPC_RecordChild2, // #1 = $cop
/*22114*/       OPC_MoveChild2,
/*22115*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22118*/       OPC_MoveParent,
/*22119*/       OPC_RecordChild3, // #2 = $opc1
/*22120*/       OPC_MoveChild3,
/*22121*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22124*/       OPC_MoveParent,
/*22125*/       OPC_RecordChild4, // #3 = $Rt
/*22126*/       OPC_RecordChild5, // #4 = $Rt2
/*22127*/       OPC_RecordChild6, // #5 = $CRm
/*22128*/       OPC_MoveChild6,
/*22129*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22132*/       OPC_MoveParent,
/*22133*/       OPC_Scope, 19, /*->22154*/ // 2 children in Scope
/*22135*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*22137*/         OPC_EmitMergeInputChains1_0,
/*22138*/         OPC_EmitConvertToTarget, 1,
/*22140*/         OPC_EmitConvertToTarget, 2,
/*22142*/         OPC_EmitConvertToTarget, 5,
/*22144*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 580:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22154*/       /*Scope*/ 27, /*->22182*/
/*22155*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22157*/         OPC_EmitMergeInputChains1_0,
/*22158*/         OPC_EmitConvertToTarget, 1,
/*22160*/         OPC_EmitConvertToTarget, 2,
/*22162*/         OPC_EmitConvertToTarget, 5,
/*22164*/         OPC_EmitInteger, MVT::i32, 14, 
/*22167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22170*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 580:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22182*/       0, /*End of Scope*/
/*22183*/     /*Scope*/ 70, /*->22254*/
/*22184*/       OPC_CheckChild1Integer, 8|128,6/*776*/, 
/*22187*/       OPC_Scope, 11, /*->22200*/ // 2 children in Scope
/*22189*/         OPC_CheckChild2Integer, 121|128,1/*249*/, 
/*22192*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb()) && (Subtarget->isTargetWindows())
/*22194*/         OPC_EmitMergeInputChains1_0,
/*22195*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t__brkdiv0), 0|OPFL_Chain,
                      0/*#Ops*/, 
                  // Src: (intrinsic_void 776:iPTR, 249:i32) - Complexity = 13
                  // Dst: (t__brkdiv0)
/*22200*/       /*Scope*/ 52, /*->22253*/
/*22201*/         OPC_RecordChild2, // #1 = $imm16
/*22202*/         OPC_MoveChild2,
/*22203*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22206*/         OPC_Scope, 14, /*->22222*/ // 3 children in Scope
/*22208*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*22210*/           OPC_MoveParent,
/*22211*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22213*/           OPC_EmitMergeInputChains1_0,
/*22214*/           OPC_EmitConvertToTarget, 1,
/*22216*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                        1/*#Ops*/, 2, 
                    // Src: (intrinsic_void 776:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                    // Dst: (UDF (imm:i32):$imm16)
/*22222*/         /*Scope*/ 14, /*->22237*/
/*22223*/           OPC_CheckPredicate, 47, // Predicate_imm0_255
/*22225*/           OPC_MoveParent,
/*22226*/           OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*22228*/           OPC_EmitMergeInputChains1_0,
/*22229*/           OPC_EmitConvertToTarget, 1,
/*22231*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                        1/*#Ops*/, 2, 
                    // Src: (intrinsic_void 776:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                    // Dst: (tUDF (imm:i32):$imm8)
/*22237*/         /*Scope*/ 14, /*->22252*/
/*22238*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*22240*/           OPC_MoveParent,
/*22241*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22243*/           OPC_EmitMergeInputChains1_0,
/*22244*/           OPC_EmitConvertToTarget, 1,
/*22246*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                        1/*#Ops*/, 2, 
                    // Src: (intrinsic_void 776:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                    // Dst: (t2UDF (imm:i32):$imm16)
/*22252*/         0, /*End of Scope*/
/*22253*/       0, /*End of Scope*/
/*22254*/     /*Scope*/ 79, /*->22334*/
/*22255*/       OPC_CheckChild1Integer, 55|128,4/*567*/, 
/*22258*/       OPC_RecordChild2, // #1 = $imm
/*22259*/       OPC_MoveChild2,
/*22260*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22263*/       OPC_Scope, 22, /*->22287*/ // 3 children in Scope
/*22265*/         OPC_CheckPredicate, 48, // Predicate_imm0_239
/*22267*/         OPC_MoveParent,
/*22268*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*22270*/         OPC_EmitMergeInputChains1_0,
/*22271*/         OPC_EmitConvertToTarget, 1,
/*22273*/         OPC_EmitInteger, MVT::i32, 14, 
/*22276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22279*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 567:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*22287*/       /*Scope*/ 22, /*->22310*/
/*22288*/         OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22290*/         OPC_MoveParent,
/*22291*/         OPC_CheckPatternPredicate, 24, // (Subtarget->hasV6MOps()) && (Subtarget->isThumb())
/*22293*/         OPC_EmitMergeInputChains1_0,
/*22294*/         OPC_EmitConvertToTarget, 1,
/*22296*/         OPC_EmitInteger, MVT::i32, 14, 
/*22299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22302*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 567:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*22310*/       /*Scope*/ 22, /*->22333*/
/*22311*/         OPC_CheckPredicate, 48, // Predicate_imm0_239
/*22313*/         OPC_MoveParent,
/*22314*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22316*/         OPC_EmitMergeInputChains1_0,
/*22317*/         OPC_EmitConvertToTarget, 1,
/*22319*/         OPC_EmitInteger, MVT::i32, 14, 
/*22322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22325*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 567:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*22333*/       0, /*End of Scope*/
/*22334*/     /*Scope*/ 53, /*->22388*/
/*22335*/       OPC_CheckChild1Integer, 51|128,4/*563*/, 
/*22338*/       OPC_RecordChild2, // #1 = $opt
/*22339*/       OPC_MoveChild2,
/*22340*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22343*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22345*/       OPC_MoveParent,
/*22346*/       OPC_Scope, 19, /*->22367*/ // 2 children in Scope
/*22348*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22350*/         OPC_EmitMergeInputChains1_0,
/*22351*/         OPC_EmitConvertToTarget, 1,
/*22353*/         OPC_EmitInteger, MVT::i32, 14, 
/*22356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22359*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DBG), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 563:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DBG (imm:i32):$opt)
/*22367*/       /*Scope*/ 19, /*->22387*/
/*22368*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22370*/         OPC_EmitMergeInputChains1_0,
/*22371*/         OPC_EmitConvertToTarget, 1,
/*22373*/         OPC_EmitInteger, MVT::i32, 14, 
/*22376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22379*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DBG), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 563:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DBG (imm:i32):$opt)
/*22387*/       0, /*End of Scope*/
/*22388*/     /*Scope*/ 45, /*->22434*/
/*22389*/       OPC_CheckChild1Integer, 52|128,4/*564*/, 
/*22392*/       OPC_RecordChild2, // #1 = $opt
/*22393*/       OPC_MoveChild2,
/*22394*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22397*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22399*/       OPC_MoveParent,
/*22400*/       OPC_Scope, 11, /*->22413*/ // 2 children in Scope
/*22402*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22404*/         OPC_EmitMergeInputChains1_0,
/*22405*/         OPC_EmitConvertToTarget, 1,
/*22407*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 564:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*22413*/       /*Scope*/ 19, /*->22433*/
/*22414*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22416*/         OPC_EmitMergeInputChains1_0,
/*22417*/         OPC_EmitConvertToTarget, 1,
/*22419*/         OPC_EmitInteger, MVT::i32, 14, 
/*22422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22425*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 564:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*22433*/       0, /*End of Scope*/
/*22434*/     /*Scope*/ 45, /*->22480*/
/*22435*/       OPC_CheckChild1Integer, 53|128,4/*565*/, 
/*22438*/       OPC_RecordChild2, // #1 = $opt
/*22439*/       OPC_MoveChild2,
/*22440*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22443*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22445*/       OPC_MoveParent,
/*22446*/       OPC_Scope, 11, /*->22459*/ // 2 children in Scope
/*22448*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22450*/         OPC_EmitMergeInputChains1_0,
/*22451*/         OPC_EmitConvertToTarget, 1,
/*22453*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 565:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*22459*/       /*Scope*/ 19, /*->22479*/
/*22460*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22462*/         OPC_EmitMergeInputChains1_0,
/*22463*/         OPC_EmitConvertToTarget, 1,
/*22465*/         OPC_EmitInteger, MVT::i32, 14, 
/*22468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22471*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 565:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*22479*/       0, /*End of Scope*/
/*22480*/     /*Scope*/ 45, /*->22526*/
/*22481*/       OPC_CheckChild1Integer, 56|128,4/*568*/, 
/*22484*/       OPC_RecordChild2, // #1 = $opt
/*22485*/       OPC_MoveChild2,
/*22486*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22489*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22491*/       OPC_MoveParent,
/*22492*/       OPC_Scope, 11, /*->22505*/ // 2 children in Scope
/*22494*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22496*/         OPC_EmitMergeInputChains1_0,
/*22497*/         OPC_EmitConvertToTarget, 1,
/*22499*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 568:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*22505*/       /*Scope*/ 19, /*->22525*/
/*22506*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22508*/         OPC_EmitMergeInputChains1_0,
/*22509*/         OPC_EmitConvertToTarget, 1,
/*22511*/         OPC_EmitInteger, MVT::i32, 14, 
/*22514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22517*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 568:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*22525*/       0, /*End of Scope*/
/*22526*/     /*Scope*/ 31, /*->22558*/
/*22527*/       OPC_CheckChild1Integer, 44|128,4/*556*/, 
/*22530*/       OPC_Scope, 8, /*->22540*/ // 2 children in Scope
/*22532*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasV6KOps()) && (!Subtarget->isThumb())
/*22534*/         OPC_EmitMergeInputChains1_0,
/*22535*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#Ops*/, 
                  // Src: (intrinsic_void 556:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*22540*/       /*Scope*/ 16, /*->22557*/
/*22541*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*22543*/         OPC_EmitMergeInputChains1_0,
/*22544*/         OPC_EmitInteger, MVT::i32, 14, 
/*22547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22550*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 556:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*22557*/       0, /*End of Scope*/
/*22558*/     /*Scope*/ 21, /*->22580*/
/*22559*/       OPC_CheckChild1Integer, 80|128,5/*720*/, 
/*22562*/       OPC_RecordChild2, // #1 = $src
/*22563*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*22565*/       OPC_EmitMergeInputChains1_0,
/*22566*/       OPC_EmitInteger, MVT::i32, 14, 
/*22569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22572*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 720:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*22580*/     0, /*End of Scope*/
/*22581*/   /*SwitchOpcode*/ 4|128,3/*388*/, TARGET_VAL(ARMISD::PRELOAD),// ->22973
/*22585*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*22586*/     OPC_Scope, 69|128,2/*325*/, /*->22914*/ // 2 children in Scope
/*22589*/       OPC_RecordChild1, // #1 = $shift
/*22590*/       OPC_CheckChild1Type, MVT::i32,
/*22592*/       OPC_Scope, 12|128,1/*140*/, /*->22735*/ // 2 children in Scope
/*22595*/         OPC_CheckChild2Integer, 1, 
/*22597*/         OPC_CheckChild2Type, MVT::i32,
/*22599*/         OPC_Scope, 31, /*->22632*/ // 2 children in Scope
/*22601*/           OPC_CheckChild3Integer, 1, 
/*22603*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22605*/           OPC_Scope, 12, /*->22619*/ // 2 children in Scope
/*22607*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22610*/             OPC_EmitMergeInputChains1_0,
/*22611*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*22619*/           /*Scope*/ 11, /*->22631*/
/*22620*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22623*/             OPC_EmitMergeInputChains1_0,
/*22624*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*22631*/           0, /*End of Scope*/
/*22632*/         /*Scope*/ 101, /*->22734*/
/*22633*/           OPC_CheckChild3Integer, 0, 
/*22635*/           OPC_Scope, 14, /*->22651*/ // 4 children in Scope
/*22637*/             OPC_CheckPatternPredicate, 25, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22639*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22642*/             OPC_EmitMergeInputChains1_0,
/*22643*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*22651*/           /*Scope*/ 22, /*->22674*/
/*22652*/             OPC_CheckPatternPredicate, 30, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22654*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22657*/             OPC_EmitMergeInputChains1_0,
/*22658*/             OPC_EmitInteger, MVT::i32, 14, 
/*22661*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22664*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*22674*/           /*Scope*/ 13, /*->22688*/
/*22675*/             OPC_CheckPatternPredicate, 25, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22677*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22680*/             OPC_EmitMergeInputChains1_0,
/*22681*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*22688*/           /*Scope*/ 44, /*->22733*/
/*22689*/             OPC_CheckPatternPredicate, 30, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22691*/             OPC_Scope, 19, /*->22712*/ // 2 children in Scope
/*22693*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22696*/               OPC_EmitMergeInputChains1_0,
/*22697*/               OPC_EmitInteger, MVT::i32, 14, 
/*22700*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22703*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*22712*/             /*Scope*/ 19, /*->22732*/
/*22713*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22716*/               OPC_EmitMergeInputChains1_0,
/*22717*/               OPC_EmitInteger, MVT::i32, 14, 
/*22720*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22723*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*22732*/             0, /*End of Scope*/
/*22733*/           0, /*End of Scope*/
/*22734*/         0, /*End of Scope*/
/*22735*/       /*Scope*/ 48|128,1/*176*/, /*->22913*/
/*22737*/         OPC_CheckChild2Integer, 0, 
/*22739*/         OPC_CheckChild2Type, MVT::i32,
/*22741*/         OPC_Scope, 101, /*->22844*/ // 2 children in Scope
/*22743*/           OPC_CheckChild3Integer, 1, 
/*22745*/           OPC_Scope, 14, /*->22761*/ // 4 children in Scope
/*22747*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22749*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22752*/             OPC_EmitMergeInputChains1_0,
/*22753*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*22761*/           /*Scope*/ 22, /*->22784*/
/*22762*/             OPC_CheckPatternPredicate, 32, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22764*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22767*/             OPC_EmitMergeInputChains1_0,
/*22768*/             OPC_EmitInteger, MVT::i32, 14, 
/*22771*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22774*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*22784*/           /*Scope*/ 13, /*->22798*/
/*22785*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22787*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22790*/             OPC_EmitMergeInputChains1_0,
/*22791*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*22798*/           /*Scope*/ 44, /*->22843*/
/*22799*/             OPC_CheckPatternPredicate, 32, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22801*/             OPC_Scope, 19, /*->22822*/ // 2 children in Scope
/*22803*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22806*/               OPC_EmitMergeInputChains1_0,
/*22807*/               OPC_EmitInteger, MVT::i32, 14, 
/*22810*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22813*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*22822*/             /*Scope*/ 19, /*->22842*/
/*22823*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22826*/               OPC_EmitMergeInputChains1_0,
/*22827*/               OPC_EmitInteger, MVT::i32, 14, 
/*22830*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22833*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*22842*/             0, /*End of Scope*/
/*22843*/           0, /*End of Scope*/
/*22844*/         /*Scope*/ 67, /*->22912*/
/*22845*/           OPC_CheckChild3Integer, 0, 
/*22847*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22849*/           OPC_Scope, 20, /*->22871*/ // 3 children in Scope
/*22851*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22854*/             OPC_EmitMergeInputChains1_0,
/*22855*/             OPC_EmitInteger, MVT::i32, 14, 
/*22858*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22861*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*22871*/           /*Scope*/ 19, /*->22891*/
/*22872*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22875*/             OPC_EmitMergeInputChains1_0,
/*22876*/             OPC_EmitInteger, MVT::i32, 14, 
/*22879*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22882*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*22891*/           /*Scope*/ 19, /*->22911*/
/*22892*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22895*/             OPC_EmitMergeInputChains1_0,
/*22896*/             OPC_EmitInteger, MVT::i32, 14, 
/*22899*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22902*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*22911*/           0, /*End of Scope*/
/*22912*/         0, /*End of Scope*/
/*22913*/       0, /*End of Scope*/
/*22914*/     /*Scope*/ 57, /*->22972*/
/*22915*/       OPC_MoveChild1,
/*22916*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*22919*/       OPC_RecordChild0, // #1 = $addr
/*22920*/       OPC_MoveChild0,
/*22921*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*22924*/       OPC_MoveParent,
/*22925*/       OPC_MoveParent,
/*22926*/       OPC_CheckChild2Integer, 0, 
/*22928*/       OPC_CheckChild2Type, MVT::i32,
/*22930*/       OPC_Scope, 19, /*->22951*/ // 2 children in Scope
/*22932*/         OPC_CheckChild3Integer, 0, 
/*22934*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22936*/         OPC_EmitMergeInputChains1_0,
/*22937*/         OPC_EmitInteger, MVT::i32, 14, 
/*22940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22943*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*22951*/       /*Scope*/ 19, /*->22971*/
/*22952*/         OPC_CheckChild3Integer, 1, 
/*22954*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22956*/         OPC_EmitMergeInputChains1_0,
/*22957*/         OPC_EmitInteger, MVT::i32, 14, 
/*22960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22963*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*22971*/       0, /*End of Scope*/
/*22972*/     0, /*End of Scope*/
/*22973*/   /*SwitchOpcode*/ 48|128,0|128,1/*16432*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->39410
/*22978*/     OPC_Scope, 50, /*->23030*/ // 153 children in Scope
/*22980*/       OPC_CheckChild0Integer, 23|128,6/*791*/, 
/*22983*/       OPC_RecordChild1, // #0 = $Src
/*22984*/       OPC_Scope, 21, /*->23007*/ // 2 children in Scope
/*22986*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*22988*/         OPC_EmitInteger, MVT::i32, 0, 
/*22991*/         OPC_EmitInteger, MVT::i32, 14, 
/*22994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22997*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 791:iPTR, GPR:i32:$Src) - Complexity = 24
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*23007*/       /*Scope*/ 21, /*->23029*/
/*23008*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*23010*/         OPC_EmitInteger, MVT::i32, 0, 
/*23013*/         OPC_EmitInteger, MVT::i32, 14, 
/*23016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23019*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 791:iPTR, rGPR:i32:$Rm) - Complexity = 24
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*23029*/       0, /*End of Scope*/
/*23030*/     /*Scope*/ 53, /*->23084*/
/*23031*/       OPC_CheckChild0Integer, 22|128,6/*790*/, 
/*23034*/       OPC_RecordChild1, // #0 = $Rn
/*23035*/       OPC_RecordChild2, // #1 = $Rm
/*23036*/       OPC_Scope, 22, /*->23060*/ // 2 children in Scope
/*23038*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*23040*/         OPC_EmitInteger, MVT::i32, 0, 
/*23043*/         OPC_EmitInteger, MVT::i32, 14, 
/*23046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23049*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB16), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 790:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 24
                  // Dst: (t2UXTAB16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*23060*/       /*Scope*/ 22, /*->23083*/
/*23061*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*23063*/         OPC_EmitInteger, MVT::i32, 0, 
/*23066*/         OPC_EmitInteger, MVT::i32, 14, 
/*23069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23072*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB16), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 790:iPTR, GPR:i32:$LHS, GPR:i32:$RHS) - Complexity = 8
                  // Dst: (UXTAB16:i32 GPR:i32:$LHS, GPR:i32:$RHS, 0:i32)
/*23083*/       0, /*End of Scope*/
/*23084*/     /*Scope*/ 28|128,1/*156*/, /*->23242*/
/*23086*/       OPC_CheckChild0Integer, 68|128,5/*708*/, 
/*23089*/       OPC_Scope, 52, /*->23143*/ // 2 children in Scope
/*23091*/         OPC_MoveChild1,
/*23092*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*23095*/         OPC_CheckChild0Integer, 68|128,5/*708*/, 
/*23098*/         OPC_RecordChild1, // #0 = $Rm
/*23099*/         OPC_CheckChild2Same, 0,
/*23101*/         OPC_MoveParent,
/*23102*/         OPC_RecordChild2, // #1 = $Rn
/*23103*/         OPC_Scope, 18, /*->23123*/ // 2 children in Scope
/*23105*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23107*/           OPC_EmitInteger, MVT::i32, 14, 
/*23110*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23113*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::QDADD), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:i32 708:iPTR, (intrinsic_wo_chain:i32 708:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 16
                    // Dst: (QDADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*23123*/         /*Scope*/ 18, /*->23142*/
/*23124*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*23126*/           OPC_EmitInteger, MVT::i32, 14, 
/*23129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23132*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QDADD), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:i32 708:iPTR, (intrinsic_wo_chain:i32 708:iPTR, rGPR:i32:$Rm, rGPR:i32:$Rm), rGPR:i32:$Rn) - Complexity = 16
                    // Dst: (t2QDADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*23142*/         0, /*End of Scope*/
/*23143*/       /*Scope*/ 97, /*->23241*/
/*23144*/         OPC_RecordChild1, // #0 = $Rn
/*23145*/         OPC_Scope, 51, /*->23198*/ // 2 children in Scope
/*23147*/           OPC_MoveChild2,
/*23148*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*23151*/           OPC_CheckChild0Integer, 68|128,5/*708*/, 
/*23154*/           OPC_RecordChild1, // #1 = $Rm
/*23155*/           OPC_CheckChild2Same, 1,
/*23157*/           OPC_MoveParent,
/*23158*/           OPC_Scope, 18, /*->23178*/ // 2 children in Scope
/*23160*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23162*/             OPC_EmitInteger, MVT::i32, 14, 
/*23165*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23168*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::QDADD), 0,
                          MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (intrinsic_wo_chain:i32 708:iPTR, GPRnopc:i32:$Rn, (intrinsic_wo_chain:i32 708:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rm)) - Complexity = 16
                      // Dst: (QDADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*23178*/           /*Scope*/ 18, /*->23197*/
/*23179*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*23181*/             OPC_EmitInteger, MVT::i32, 14, 
/*23184*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23187*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QDADD), 0,
                          MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (intrinsic_wo_chain:i32 708:iPTR, rGPR:i32:$Rn, (intrinsic_wo_chain:i32 708:iPTR, rGPR:i32:$Rm, rGPR:i32:$Rm)) - Complexity = 16
                      // Dst: (t2QDADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*23197*/           0, /*End of Scope*/
/*23198*/         /*Scope*/ 41, /*->23240*/
/*23199*/           OPC_RecordChild2, // #1 = $Rn
/*23200*/           OPC_Scope, 18, /*->23220*/ // 2 children in Scope
/*23202*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23204*/             OPC_EmitInteger, MVT::i32, 14, 
/*23207*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23210*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::QADD), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (intrinsic_wo_chain:i32 708:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                      // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*23220*/           /*Scope*/ 18, /*->23239*/
/*23221*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*23223*/             OPC_EmitInteger, MVT::i32, 14, 
/*23226*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23229*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QADD), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (intrinsic_wo_chain:i32 708:iPTR, rGPR:i32:$Rm, rGPR:i32:$Rn) - Complexity = 8
                      // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*23239*/           0, /*End of Scope*/
/*23240*/         0, /*End of Scope*/
/*23241*/       0, /*End of Scope*/
/*23242*/     /*Scope*/ 100, /*->23343*/
/*23243*/       OPC_CheckChild0Integer, 73|128,5/*713*/, 
/*23246*/       OPC_RecordChild1, // #0 = $Rm
/*23247*/       OPC_Scope, 51, /*->23300*/ // 2 children in Scope
/*23249*/         OPC_MoveChild2,
/*23250*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*23253*/         OPC_CheckChild0Integer, 68|128,5/*708*/, 
/*23256*/         OPC_RecordChild1, // #1 = $Rn
/*23257*/         OPC_CheckChild2Same, 1,
/*23259*/         OPC_MoveParent,
/*23260*/         OPC_Scope, 18, /*->23280*/ // 2 children in Scope
/*23262*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23264*/           OPC_EmitInteger, MVT::i32, 14, 
/*23267*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23270*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::QDSUB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:i32 713:iPTR, GPRnopc:i32:$Rm, (intrinsic_wo_chain:i32 708:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rn)) - Complexity = 16
                    // Dst: (QDSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*23280*/         /*Scope*/ 18, /*->23299*/
/*23281*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*23283*/           OPC_EmitInteger, MVT::i32, 14, 
/*23286*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23289*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QDSUB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:i32 713:iPTR, rGPR:i32:$Rm, (intrinsic_wo_chain:i32 708:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rn)) - Complexity = 16
                    // Dst: (t2QDSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*23299*/         0, /*End of Scope*/
/*23300*/       /*Scope*/ 41, /*->23342*/
/*23301*/         OPC_RecordChild2, // #1 = $Rn
/*23302*/         OPC_Scope, 18, /*->23322*/ // 2 children in Scope
/*23304*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23306*/           OPC_EmitInteger, MVT::i32, 14, 
/*23309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23312*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::QSUB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:i32 713:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                    // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*23322*/         /*Scope*/ 18, /*->23341*/
/*23323*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*23325*/           OPC_EmitInteger, MVT::i32, 14, 
/*23328*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23331*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QSUB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:i32 713:iPTR, rGPR:i32:$Rm, rGPR:i32:$Rn) - Complexity = 8
                    // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*23341*/         0, /*End of Scope*/
/*23342*/       0, /*End of Scope*/
/*23343*/     /*Scope*/ 70, /*->23414*/
/*23344*/       OPC_CheckChild0Integer, 112|128,5/*752*/, 
/*23347*/       OPC_RecordChild1, // #0 = $a
/*23348*/       OPC_RecordChild2, // #1 = $pos
/*23349*/       OPC_MoveChild2,
/*23350*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23353*/       OPC_CheckPredicate, 50, // Predicate_imm1_32
/*23355*/       OPC_MoveParent,
/*23356*/       OPC_Scope, 27, /*->23385*/ // 2 children in Scope
/*23358*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*23360*/         OPC_EmitConvertToTarget, 1,
/*23362*/         OPC_EmitNodeXForm, 12, 2, // imm1_32_XFORM
/*23365*/         OPC_EmitInteger, MVT::i32, 0, 
/*23368*/         OPC_EmitInteger, MVT::i32, 14, 
/*23371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23374*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAT), 0,
                      MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 752:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPRnopc:i32:$a, 0:i32)
/*23385*/       /*Scope*/ 27, /*->23413*/
/*23386*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23388*/         OPC_EmitConvertToTarget, 1,
/*23390*/         OPC_EmitNodeXForm, 12, 2, // imm1_32_XFORM
/*23393*/         OPC_EmitInteger, MVT::i32, 0, 
/*23396*/         OPC_EmitInteger, MVT::i32, 14, 
/*23399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23402*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAT), 0,
                      MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 752:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (t2SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPR:i32:$a, 0:i32)
/*23413*/       0, /*End of Scope*/
/*23414*/     /*Scope*/ 64, /*->23479*/
/*23415*/       OPC_CheckChild0Integer, 17|128,6/*785*/, 
/*23418*/       OPC_RecordChild1, // #0 = $a
/*23419*/       OPC_RecordChild2, // #1 = $pos
/*23420*/       OPC_MoveChild2,
/*23421*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23424*/       OPC_CheckPredicate, 51, // Predicate_imm0_31
/*23426*/       OPC_MoveParent,
/*23427*/       OPC_Scope, 24, /*->23453*/ // 2 children in Scope
/*23429*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*23431*/         OPC_EmitConvertToTarget, 1,
/*23433*/         OPC_EmitInteger, MVT::i32, 0, 
/*23436*/         OPC_EmitInteger, MVT::i32, 14, 
/*23439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23442*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::USAT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 785:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPRnopc:i32:$a, 0:i32)
/*23453*/       /*Scope*/ 24, /*->23478*/
/*23454*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23456*/         OPC_EmitConvertToTarget, 1,
/*23458*/         OPC_EmitInteger, MVT::i32, 0, 
/*23461*/         OPC_EmitInteger, MVT::i32, 14, 
/*23464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23467*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2USAT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 785:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (t2USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPR:i32:$a, 0:i32)
/*23478*/       0, /*End of Scope*/
/*23479*/     /*Scope*/ 62, /*->23542*/
/*23480*/       OPC_CheckChild0Integer, 113|128,5/*753*/, 
/*23483*/       OPC_RecordChild1, // #0 = $a
/*23484*/       OPC_RecordChild2, // #1 = $pos
/*23485*/       OPC_MoveChild2,
/*23486*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23489*/       OPC_CheckPredicate, 52, // Predicate_imm1_16
/*23491*/       OPC_MoveParent,
/*23492*/       OPC_Scope, 23, /*->23517*/ // 2 children in Scope
/*23494*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*23496*/         OPC_EmitConvertToTarget, 1,
/*23498*/         OPC_EmitNodeXForm, 13, 2, // imm1_16_XFORM
/*23501*/         OPC_EmitInteger, MVT::i32, 14, 
/*23504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23507*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAT16), 0,
                      MVT::i32, 4/*#Ops*/, 3, 0, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 753:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm1_16>><<X:imm1_16_XFORM>>:$pos) - Complexity = 12
                  // Dst: (SSAT16:i32 (imm1_16_XFORM:i32 (imm:i32)<<P:Predicate_imm1_16>>:$pos), GPRnopc:i32:$a)
/*23517*/       /*Scope*/ 23, /*->23541*/
/*23518*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23520*/         OPC_EmitConvertToTarget, 1,
/*23522*/         OPC_EmitNodeXForm, 13, 2, // imm1_16_XFORM
/*23525*/         OPC_EmitInteger, MVT::i32, 14, 
/*23528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23531*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAT16), 0,
                      MVT::i32, 4/*#Ops*/, 3, 0, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 753:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm1_16>><<X:imm1_16_XFORM>>:$pos) - Complexity = 12
                  // Dst: (t2SSAT16:i32 (imm1_16_XFORM:i32 (imm:i32)<<P:Predicate_imm1_16>>:$pos), GPR:i32:$a)
/*23541*/       0, /*End of Scope*/
/*23542*/     /*Scope*/ 56, /*->23599*/
/*23543*/       OPC_CheckChild0Integer, 18|128,6/*786*/, 
/*23546*/       OPC_RecordChild1, // #0 = $a
/*23547*/       OPC_RecordChild2, // #1 = $pos
/*23548*/       OPC_MoveChild2,
/*23549*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23552*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*23554*/       OPC_MoveParent,
/*23555*/       OPC_Scope, 20, /*->23577*/ // 2 children in Scope
/*23557*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*23559*/         OPC_EmitConvertToTarget, 1,
/*23561*/         OPC_EmitInteger, MVT::i32, 14, 
/*23564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23567*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::USAT16), 0,
                      MVT::i32, 4/*#Ops*/, 2, 0, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 786:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm0_15>>:$pos) - Complexity = 12
                  // Dst: (USAT16:i32 (imm:i32)<<P:Predicate_imm0_15>>:$pos, GPRnopc:i32:$a)
/*23577*/       /*Scope*/ 20, /*->23598*/
/*23578*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23580*/         OPC_EmitConvertToTarget, 1,
/*23582*/         OPC_EmitInteger, MVT::i32, 14, 
/*23585*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23588*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2USAT16), 0,
                      MVT::i32, 4/*#Ops*/, 2, 0, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 786:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm0_15>>:$pos) - Complexity = 12
                  // Dst: (t2USAT16:i32 (imm:i32)<<P:Predicate_imm0_15>>:$pos, GPR:i32:$a)
/*23598*/       0, /*End of Scope*/
/*23599*/     /*Scope*/ 50, /*->23650*/
/*23600*/       OPC_CheckChild0Integer, 126|128,5/*766*/, 
/*23603*/       OPC_RecordChild1, // #0 = $Src
/*23604*/       OPC_Scope, 21, /*->23627*/ // 2 children in Scope
/*23606*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*23608*/         OPC_EmitInteger, MVT::i32, 0, 
/*23611*/         OPC_EmitInteger, MVT::i32, 14, 
/*23614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23617*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 766:iPTR, GPR:i32:$Src) - Complexity = 8
                  // Dst: (SXTB16:i32 GPR:i32:$Src, 0:i32)
/*23627*/       /*Scope*/ 21, /*->23649*/
/*23628*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*23630*/         OPC_EmitInteger, MVT::i32, 0, 
/*23633*/         OPC_EmitInteger, MVT::i32, 14, 
/*23636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23639*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 766:iPTR, rGPR:i32:$Rn) - Complexity = 8
                  // Dst: (t2SXTB16:i32 rGPR:i32:$Rn, 0:i32)
/*23649*/       0, /*End of Scope*/
/*23650*/     /*Scope*/ 53, /*->23704*/
/*23651*/       OPC_CheckChild0Integer, 125|128,5/*765*/, 
/*23654*/       OPC_RecordChild1, // #0 = $LHS
/*23655*/       OPC_RecordChild2, // #1 = $RHS
/*23656*/       OPC_Scope, 22, /*->23680*/ // 2 children in Scope
/*23658*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*23660*/         OPC_EmitInteger, MVT::i32, 0, 
/*23663*/         OPC_EmitInteger, MVT::i32, 14, 
/*23666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23669*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB16), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 765:iPTR, GPR:i32:$LHS, GPR:i32:$RHS) - Complexity = 8
                  // Dst: (SXTAB16:i32 GPR:i32:$LHS, GPR:i32:$RHS, 0:i32)
/*23680*/       /*Scope*/ 22, /*->23703*/
/*23681*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*23683*/         OPC_EmitInteger, MVT::i32, 0, 
/*23686*/         OPC_EmitInteger, MVT::i32, 14, 
/*23689*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23692*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB16), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 765:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SXTAB16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*23703*/       0, /*End of Scope*/
/*23704*/     /*Scope*/ 45, /*->23750*/
/*23705*/       OPC_CheckChild0Integer, 70|128,5/*710*/, 
/*23708*/       OPC_RecordChild1, // #0 = $Rn
/*23709*/       OPC_RecordChild2, // #1 = $Rm
/*23710*/       OPC_Scope, 18, /*->23730*/ // 2 children in Scope
/*23712*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23714*/         OPC_EmitInteger, MVT::i32, 14, 
/*23717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23720*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QADD8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 710:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (QADD8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*23730*/       /*Scope*/ 18, /*->23749*/
/*23731*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*23733*/         OPC_EmitInteger, MVT::i32, 14, 
/*23736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23739*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QADD8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 710:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23749*/       0, /*End of Scope*/
/*23750*/     /*Scope*/ 45, /*->23796*/
/*23751*/       OPC_CheckChild0Integer, 69|128,5/*709*/, 
/*23754*/       OPC_RecordChild1, // #0 = $Rn
/*23755*/       OPC_RecordChild2, // #1 = $Rm
/*23756*/       OPC_Scope, 18, /*->23776*/ // 2 children in Scope
/*23758*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23760*/         OPC_EmitInteger, MVT::i32, 14, 
/*23763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23766*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QADD16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 709:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (QADD16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*23776*/       /*Scope*/ 18, /*->23795*/
/*23777*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*23779*/         OPC_EmitInteger, MVT::i32, 14, 
/*23782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23785*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QADD16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 709:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23795*/       0, /*End of Scope*/
/*23796*/     /*Scope*/ 45, /*->23842*/
/*23797*/       OPC_CheckChild0Integer, 74|128,5/*714*/, 
/*23800*/       OPC_RecordChild1, // #0 = $Rn
/*23801*/       OPC_RecordChild2, // #1 = $Rm
/*23802*/       OPC_Scope, 18, /*->23822*/ // 2 children in Scope
/*23804*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23806*/         OPC_EmitInteger, MVT::i32, 14, 
/*23809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23812*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QSUB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 714:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (QSUB16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*23822*/       /*Scope*/ 18, /*->23841*/
/*23823*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*23825*/         OPC_EmitInteger, MVT::i32, 14, 
/*23828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23831*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QSUB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 714:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23841*/       0, /*End of Scope*/
/*23842*/     /*Scope*/ 45, /*->23888*/
/*23843*/       OPC_CheckChild0Integer, 75|128,5/*715*/, 
/*23846*/       OPC_RecordChild1, // #0 = $Rn
/*23847*/       OPC_RecordChild2, // #1 = $Rm
/*23848*/       OPC_Scope, 18, /*->23868*/ // 2 children in Scope
/*23850*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23852*/         OPC_EmitInteger, MVT::i32, 14, 
/*23855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23858*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QSUB8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 715:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (QSUB8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*23868*/       /*Scope*/ 18, /*->23887*/
/*23869*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*23871*/         OPC_EmitInteger, MVT::i32, 14, 
/*23874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23877*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QSUB8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 715:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23887*/       0, /*End of Scope*/
/*23888*/     /*Scope*/ 45, /*->23934*/
/*23889*/       OPC_CheckChild0Integer, 9|128,6/*777*/, 
/*23892*/       OPC_RecordChild1, // #0 = $Rn
/*23893*/       OPC_RecordChild2, // #1 = $Rm
/*23894*/       OPC_Scope, 18, /*->23914*/ // 2 children in Scope
/*23896*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23898*/         OPC_EmitInteger, MVT::i32, 14, 
/*23901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23904*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UQADD16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 777:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (UQADD16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*23914*/       /*Scope*/ 18, /*->23933*/
/*23915*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*23917*/         OPC_EmitInteger, MVT::i32, 14, 
/*23920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23923*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UQADD16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 777:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2UQADD16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23933*/       0, /*End of Scope*/
/*23934*/     /*Scope*/ 45, /*->23980*/
/*23935*/       OPC_CheckChild0Integer, 10|128,6/*778*/, 
/*23938*/       OPC_RecordChild1, // #0 = $Rn
/*23939*/       OPC_RecordChild2, // #1 = $Rm
/*23940*/       OPC_Scope, 18, /*->23960*/ // 2 children in Scope
/*23942*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23944*/         OPC_EmitInteger, MVT::i32, 14, 
/*23947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23950*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UQADD8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 778:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (UQADD8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*23960*/       /*Scope*/ 18, /*->23979*/
/*23961*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*23963*/         OPC_EmitInteger, MVT::i32, 14, 
/*23966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23969*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UQADD8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 778:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2UQADD8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23979*/       0, /*End of Scope*/
/*23980*/     /*Scope*/ 45, /*->24026*/
/*23981*/       OPC_CheckChild0Integer, 13|128,6/*781*/, 
/*23984*/       OPC_RecordChild1, // #0 = $Rn
/*23985*/       OPC_RecordChild2, // #1 = $Rm
/*23986*/       OPC_Scope, 18, /*->24006*/ // 2 children in Scope
/*23988*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23990*/         OPC_EmitInteger, MVT::i32, 14, 
/*23993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23996*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UQSUB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 781:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (UQSUB16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24006*/       /*Scope*/ 18, /*->24025*/
/*24007*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24009*/         OPC_EmitInteger, MVT::i32, 14, 
/*24012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24015*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UQSUB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 781:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2UQSUB16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24025*/       0, /*End of Scope*/
/*24026*/     /*Scope*/ 45, /*->24072*/
/*24027*/       OPC_CheckChild0Integer, 14|128,6/*782*/, 
/*24030*/       OPC_RecordChild1, // #0 = $Rn
/*24031*/       OPC_RecordChild2, // #1 = $Rm
/*24032*/       OPC_Scope, 18, /*->24052*/ // 2 children in Scope
/*24034*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24036*/         OPC_EmitInteger, MVT::i32, 14, 
/*24039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24042*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UQSUB8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 782:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (UQSUB8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24052*/       /*Scope*/ 18, /*->24071*/
/*24053*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24055*/         OPC_EmitInteger, MVT::i32, 14, 
/*24058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24061*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UQSUB8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 782:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2UQSUB8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24071*/       0, /*End of Scope*/
/*24072*/     /*Scope*/ 45, /*->24118*/
/*24073*/       OPC_CheckChild0Integer, 71|128,5/*711*/, 
/*24076*/       OPC_RecordChild1, // #0 = $Rn
/*24077*/       OPC_RecordChild2, // #1 = $Rm
/*24078*/       OPC_Scope, 18, /*->24098*/ // 2 children in Scope
/*24080*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24082*/         OPC_EmitInteger, MVT::i32, 14, 
/*24085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24088*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QASX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 711:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (QASX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24098*/       /*Scope*/ 18, /*->24117*/
/*24099*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24101*/         OPC_EmitInteger, MVT::i32, 14, 
/*24104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24107*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QASX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 711:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QASX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24117*/       0, /*End of Scope*/
/*24118*/     /*Scope*/ 45, /*->24164*/
/*24119*/       OPC_CheckChild0Integer, 72|128,5/*712*/, 
/*24122*/       OPC_RecordChild1, // #0 = $Rn
/*24123*/       OPC_RecordChild2, // #1 = $Rm
/*24124*/       OPC_Scope, 18, /*->24144*/ // 2 children in Scope
/*24126*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24128*/         OPC_EmitInteger, MVT::i32, 14, 
/*24131*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24134*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QSAX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 712:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (QSAX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24144*/       /*Scope*/ 18, /*->24163*/
/*24145*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24147*/         OPC_EmitInteger, MVT::i32, 14, 
/*24150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24153*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QSAX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 712:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSAX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24163*/       0, /*End of Scope*/
/*24164*/     /*Scope*/ 45, /*->24210*/
/*24165*/       OPC_CheckChild0Integer, 11|128,6/*779*/, 
/*24168*/       OPC_RecordChild1, // #0 = $Rn
/*24169*/       OPC_RecordChild2, // #1 = $Rm
/*24170*/       OPC_Scope, 18, /*->24190*/ // 2 children in Scope
/*24172*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24174*/         OPC_EmitInteger, MVT::i32, 14, 
/*24177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24180*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UQASX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 779:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (UQASX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24190*/       /*Scope*/ 18, /*->24209*/
/*24191*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24193*/         OPC_EmitInteger, MVT::i32, 14, 
/*24196*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24199*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UQASX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 779:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2UQASX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24209*/       0, /*End of Scope*/
/*24210*/     /*Scope*/ 45, /*->24256*/
/*24211*/       OPC_CheckChild0Integer, 12|128,6/*780*/, 
/*24214*/       OPC_RecordChild1, // #0 = $Rn
/*24215*/       OPC_RecordChild2, // #1 = $Rm
/*24216*/       OPC_Scope, 18, /*->24236*/ // 2 children in Scope
/*24218*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24220*/         OPC_EmitInteger, MVT::i32, 14, 
/*24223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24226*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UQSAX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 780:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (UQSAX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24236*/       /*Scope*/ 18, /*->24255*/
/*24237*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24239*/         OPC_EmitInteger, MVT::i32, 14, 
/*24242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24245*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UQSAX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 780:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2UQSAX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24255*/       0, /*End of Scope*/
/*24256*/     /*Scope*/ 45, /*->24302*/
/*24257*/       OPC_CheckChild0Integer, 83|128,5/*723*/, 
/*24260*/       OPC_RecordChild1, // #0 = $Rn
/*24261*/       OPC_RecordChild2, // #1 = $Rm
/*24262*/       OPC_Scope, 18, /*->24282*/ // 2 children in Scope
/*24264*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24266*/         OPC_EmitInteger, MVT::i32, 14, 
/*24269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24272*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SHASX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 723:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SHASX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24282*/       /*Scope*/ 18, /*->24301*/
/*24283*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24285*/         OPC_EmitInteger, MVT::i32, 14, 
/*24288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24291*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SHASX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 723:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SHASX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24301*/       0, /*End of Scope*/
/*24302*/     /*Scope*/ 45, /*->24348*/
/*24303*/       OPC_CheckChild0Integer, 81|128,5/*721*/, 
/*24306*/       OPC_RecordChild1, // #0 = $Rn
/*24307*/       OPC_RecordChild2, // #1 = $Rm
/*24308*/       OPC_Scope, 18, /*->24328*/ // 2 children in Scope
/*24310*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24312*/         OPC_EmitInteger, MVT::i32, 14, 
/*24315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24318*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SHADD16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 721:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SHADD16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24328*/       /*Scope*/ 18, /*->24347*/
/*24329*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24331*/         OPC_EmitInteger, MVT::i32, 14, 
/*24334*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24337*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SHADD16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 721:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SHADD16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24347*/       0, /*End of Scope*/
/*24348*/     /*Scope*/ 45, /*->24394*/
/*24349*/       OPC_CheckChild0Integer, 82|128,5/*722*/, 
/*24352*/       OPC_RecordChild1, // #0 = $Rn
/*24353*/       OPC_RecordChild2, // #1 = $Rm
/*24354*/       OPC_Scope, 18, /*->24374*/ // 2 children in Scope
/*24356*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24358*/         OPC_EmitInteger, MVT::i32, 14, 
/*24361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24364*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SHADD8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 722:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SHADD8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24374*/       /*Scope*/ 18, /*->24393*/
/*24375*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24377*/         OPC_EmitInteger, MVT::i32, 14, 
/*24380*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24383*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SHADD8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 722:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SHADD8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24393*/       0, /*End of Scope*/
/*24394*/     /*Scope*/ 45, /*->24440*/
/*24395*/       OPC_CheckChild0Integer, 84|128,5/*724*/, 
/*24398*/       OPC_RecordChild1, // #0 = $Rn
/*24399*/       OPC_RecordChild2, // #1 = $Rm
/*24400*/       OPC_Scope, 18, /*->24420*/ // 2 children in Scope
/*24402*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24404*/         OPC_EmitInteger, MVT::i32, 14, 
/*24407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24410*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SHSAX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 724:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SHSAX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24420*/       /*Scope*/ 18, /*->24439*/
/*24421*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24423*/         OPC_EmitInteger, MVT::i32, 14, 
/*24426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24429*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SHSAX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 724:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SHSAX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24439*/       0, /*End of Scope*/
/*24440*/     /*Scope*/ 45, /*->24486*/
/*24441*/       OPC_CheckChild0Integer, 85|128,5/*725*/, 
/*24444*/       OPC_RecordChild1, // #0 = $Rn
/*24445*/       OPC_RecordChild2, // #1 = $Rm
/*24446*/       OPC_Scope, 18, /*->24466*/ // 2 children in Scope
/*24448*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24450*/         OPC_EmitInteger, MVT::i32, 14, 
/*24453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24456*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SHSUB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 725:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SHSUB16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24466*/       /*Scope*/ 18, /*->24485*/
/*24467*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24469*/         OPC_EmitInteger, MVT::i32, 14, 
/*24472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24475*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SHSUB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 725:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SHSUB16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24485*/       0, /*End of Scope*/
/*24486*/     /*Scope*/ 45, /*->24532*/
/*24487*/       OPC_CheckChild0Integer, 86|128,5/*726*/, 
/*24490*/       OPC_RecordChild1, // #0 = $Rn
/*24491*/       OPC_RecordChild2, // #1 = $Rm
/*24492*/       OPC_Scope, 18, /*->24512*/ // 2 children in Scope
/*24494*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24496*/         OPC_EmitInteger, MVT::i32, 14, 
/*24499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24502*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SHSUB8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 726:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SHSUB8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24512*/       /*Scope*/ 18, /*->24531*/
/*24513*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24515*/         OPC_EmitInteger, MVT::i32, 14, 
/*24518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24521*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SHSUB8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 726:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SHSUB8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24531*/       0, /*End of Scope*/
/*24532*/     /*Scope*/ 45, /*->24578*/
/*24533*/       OPC_CheckChild0Integer, 4|128,6/*772*/, 
/*24536*/       OPC_RecordChild1, // #0 = $Rn
/*24537*/       OPC_RecordChild2, // #1 = $Rm
/*24538*/       OPC_Scope, 18, /*->24558*/ // 2 children in Scope
/*24540*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24542*/         OPC_EmitInteger, MVT::i32, 14, 
/*24545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24548*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UHASX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 772:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (UHASX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24558*/       /*Scope*/ 18, /*->24577*/
/*24559*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24561*/         OPC_EmitInteger, MVT::i32, 14, 
/*24564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24567*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UHASX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 772:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2UHASX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24577*/       0, /*End of Scope*/
/*24578*/     /*Scope*/ 45, /*->24624*/
/*24579*/       OPC_CheckChild0Integer, 2|128,6/*770*/, 
/*24582*/       OPC_RecordChild1, // #0 = $Rn
/*24583*/       OPC_RecordChild2, // #1 = $Rm
/*24584*/       OPC_Scope, 18, /*->24604*/ // 2 children in Scope
/*24586*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24588*/         OPC_EmitInteger, MVT::i32, 14, 
/*24591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24594*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UHADD16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 770:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (UHADD16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24604*/       /*Scope*/ 18, /*->24623*/
/*24605*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24607*/         OPC_EmitInteger, MVT::i32, 14, 
/*24610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24613*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UHADD16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 770:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2UHADD16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24623*/       0, /*End of Scope*/
/*24624*/     /*Scope*/ 45, /*->24670*/
/*24625*/       OPC_CheckChild0Integer, 3|128,6/*771*/, 
/*24628*/       OPC_RecordChild1, // #0 = $Rn
/*24629*/       OPC_RecordChild2, // #1 = $Rm
/*24630*/       OPC_Scope, 18, /*->24650*/ // 2 children in Scope
/*24632*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24634*/         OPC_EmitInteger, MVT::i32, 14, 
/*24637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24640*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UHADD8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 771:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (UHADD8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24650*/       /*Scope*/ 18, /*->24669*/
/*24651*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24653*/         OPC_EmitInteger, MVT::i32, 14, 
/*24656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24659*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UHADD8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 771:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2UHADD8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24669*/       0, /*End of Scope*/
/*24670*/     /*Scope*/ 45, /*->24716*/
/*24671*/       OPC_CheckChild0Integer, 5|128,6/*773*/, 
/*24674*/       OPC_RecordChild1, // #0 = $Rn
/*24675*/       OPC_RecordChild2, // #1 = $Rm
/*24676*/       OPC_Scope, 18, /*->24696*/ // 2 children in Scope
/*24678*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24680*/         OPC_EmitInteger, MVT::i32, 14, 
/*24683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24686*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UHSAX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 773:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (UHSAX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24696*/       /*Scope*/ 18, /*->24715*/
/*24697*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24699*/         OPC_EmitInteger, MVT::i32, 14, 
/*24702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24705*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UHSAX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 773:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2UHSAX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24715*/       0, /*End of Scope*/
/*24716*/     /*Scope*/ 45, /*->24762*/
/*24717*/       OPC_CheckChild0Integer, 6|128,6/*774*/, 
/*24720*/       OPC_RecordChild1, // #0 = $Rn
/*24721*/       OPC_RecordChild2, // #1 = $Rm
/*24722*/       OPC_Scope, 18, /*->24742*/ // 2 children in Scope
/*24724*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24726*/         OPC_EmitInteger, MVT::i32, 14, 
/*24729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24732*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UHSUB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 774:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (UHSUB16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24742*/       /*Scope*/ 18, /*->24761*/
/*24743*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24745*/         OPC_EmitInteger, MVT::i32, 14, 
/*24748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24751*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UHSUB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 774:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2UHSUB16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24761*/       0, /*End of Scope*/
/*24762*/     /*Scope*/ 45, /*->24808*/
/*24763*/       OPC_CheckChild0Integer, 7|128,6/*775*/, 
/*24766*/       OPC_RecordChild1, // #0 = $Rn
/*24767*/       OPC_RecordChild2, // #1 = $Rm
/*24768*/       OPC_Scope, 18, /*->24788*/ // 2 children in Scope
/*24770*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24772*/         OPC_EmitInteger, MVT::i32, 14, 
/*24775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24778*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UHSUB8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 775:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (UHSUB8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*24788*/       /*Scope*/ 18, /*->24807*/
/*24789*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24791*/         OPC_EmitInteger, MVT::i32, 14, 
/*24794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24797*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UHSUB8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 775:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2UHSUB8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24807*/       0, /*End of Scope*/
/*24808*/     /*Scope*/ 45, /*->24854*/
/*24809*/       OPC_CheckChild0Integer, 15|128,6/*783*/, 
/*24812*/       OPC_RecordChild1, // #0 = $Rn
/*24813*/       OPC_RecordChild2, // #1 = $Rm
/*24814*/       OPC_Scope, 18, /*->24834*/ // 2 children in Scope
/*24816*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*24818*/         OPC_EmitInteger, MVT::i32, 14, 
/*24821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24824*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::USAD8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 783:iPTR, GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 8
                  // Dst: (USAD8:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24834*/       /*Scope*/ 18, /*->24853*/
/*24835*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24837*/         OPC_EmitInteger, MVT::i32, 14, 
/*24840*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24843*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2USAD8), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 783:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2USAD8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24853*/       0, /*End of Scope*/
/*24854*/     /*Scope*/ 48, /*->24903*/
/*24855*/       OPC_CheckChild0Integer, 16|128,6/*784*/, 
/*24858*/       OPC_RecordChild1, // #0 = $Rn
/*24859*/       OPC_RecordChild2, // #1 = $Rm
/*24860*/       OPC_RecordChild3, // #2 = $Ra
/*24861*/       OPC_Scope, 19, /*->24882*/ // 2 children in Scope
/*24863*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*24865*/         OPC_EmitInteger, MVT::i32, 14, 
/*24868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24871*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::USADA8), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 784:iPTR, GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra) - Complexity = 8
                  // Dst: (USADA8:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*24882*/       /*Scope*/ 19, /*->24902*/
/*24883*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24885*/         OPC_EmitInteger, MVT::i32, 14, 
/*24888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24891*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2USADA8), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 784:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra) - Complexity = 8
                  // Dst: (t2USADA8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*24902*/       0, /*End of Scope*/
/*24903*/     /*Scope*/ 48, /*->24952*/
/*24904*/       OPC_CheckChild0Integer, 89|128,5/*729*/, 
/*24907*/       OPC_RecordChild1, // #0 = $Rn
/*24908*/       OPC_RecordChild2, // #1 = $Rm
/*24909*/       OPC_RecordChild3, // #2 = $Ra
/*24910*/       OPC_Scope, 19, /*->24931*/ // 2 children in Scope
/*24912*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*24914*/         OPC_EmitInteger, MVT::i32, 14, 
/*24917*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24920*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLAD), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 729:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra) - Complexity = 8
                  // Dst: (SMLAD:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*24931*/       /*Scope*/ 19, /*->24951*/
/*24932*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24934*/         OPC_EmitInteger, MVT::i32, 14, 
/*24937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24940*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLAD), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 729:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra) - Complexity = 8
                  // Dst: (t2SMLAD:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*24951*/       0, /*End of Scope*/
/*24952*/     /*Scope*/ 48, /*->25001*/
/*24953*/       OPC_CheckChild0Integer, 90|128,5/*730*/, 
/*24956*/       OPC_RecordChild1, // #0 = $Rn
/*24957*/       OPC_RecordChild2, // #1 = $Rm
/*24958*/       OPC_RecordChild3, // #2 = $Ra
/*24959*/       OPC_Scope, 19, /*->24980*/ // 2 children in Scope
/*24961*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*24963*/         OPC_EmitInteger, MVT::i32, 14, 
/*24966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24969*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLADX), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 730:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra) - Complexity = 8
                  // Dst: (SMLADX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*24980*/       /*Scope*/ 19, /*->25000*/
/*24981*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*24983*/         OPC_EmitInteger, MVT::i32, 14, 
/*24986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24989*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLADX), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 730:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra) - Complexity = 8
                  // Dst: (t2SMLADX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*25000*/       0, /*End of Scope*/
/*25001*/     /*Scope*/ 48, /*->25050*/
/*25002*/       OPC_CheckChild0Integer, 97|128,5/*737*/, 
/*25005*/       OPC_RecordChild1, // #0 = $Rn
/*25006*/       OPC_RecordChild2, // #1 = $Rm
/*25007*/       OPC_RecordChild3, // #2 = $Ra
/*25008*/       OPC_Scope, 19, /*->25029*/ // 2 children in Scope
/*25010*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*25012*/         OPC_EmitInteger, MVT::i32, 14, 
/*25015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25018*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLSD), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 737:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra) - Complexity = 8
                  // Dst: (SMLSD:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*25029*/       /*Scope*/ 19, /*->25049*/
/*25030*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25032*/         OPC_EmitInteger, MVT::i32, 14, 
/*25035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25038*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLSD), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 737:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra) - Complexity = 8
                  // Dst: (t2SMLSD:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*25049*/       0, /*End of Scope*/
/*25050*/     /*Scope*/ 48, /*->25099*/
/*25051*/       OPC_CheckChild0Integer, 98|128,5/*738*/, 
/*25054*/       OPC_RecordChild1, // #0 = $Rn
/*25055*/       OPC_RecordChild2, // #1 = $Rm
/*25056*/       OPC_RecordChild3, // #2 = $Ra
/*25057*/       OPC_Scope, 19, /*->25078*/ // 2 children in Scope
/*25059*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*25061*/         OPC_EmitInteger, MVT::i32, 14, 
/*25064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25067*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLSDX), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 738:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra) - Complexity = 8
                  // Dst: (SMLSDX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*25078*/       /*Scope*/ 19, /*->25098*/
/*25079*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25081*/         OPC_EmitInteger, MVT::i32, 14, 
/*25084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25087*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLSDX), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 738:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra) - Complexity = 8
                  // Dst: (t2SMLSDX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*25098*/       0, /*End of Scope*/
/*25099*/     /*Scope*/ 45, /*->25145*/
/*25100*/       OPC_CheckChild0Integer, 101|128,5/*741*/, 
/*25103*/       OPC_RecordChild1, // #0 = $Rn
/*25104*/       OPC_RecordChild2, // #1 = $Rm
/*25105*/       OPC_Scope, 18, /*->25125*/ // 2 children in Scope
/*25107*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*25109*/         OPC_EmitInteger, MVT::i32, 14, 
/*25112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25115*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMUAD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 741:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SMUAD:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*25125*/       /*Scope*/ 18, /*->25144*/
/*25126*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25128*/         OPC_EmitInteger, MVT::i32, 14, 
/*25131*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25134*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMUAD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 741:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SMUAD:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25144*/       0, /*End of Scope*/
/*25145*/     /*Scope*/ 45, /*->25191*/
/*25146*/       OPC_CheckChild0Integer, 102|128,5/*742*/, 
/*25149*/       OPC_RecordChild1, // #0 = $Rn
/*25150*/       OPC_RecordChild2, // #1 = $Rm
/*25151*/       OPC_Scope, 18, /*->25171*/ // 2 children in Scope
/*25153*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*25155*/         OPC_EmitInteger, MVT::i32, 14, 
/*25158*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25161*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMUADX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 742:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SMUADX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*25171*/       /*Scope*/ 18, /*->25190*/
/*25172*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25174*/         OPC_EmitInteger, MVT::i32, 14, 
/*25177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25180*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMUADX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 742:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SMUADX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25190*/       0, /*End of Scope*/
/*25191*/     /*Scope*/ 45, /*->25237*/
/*25192*/       OPC_CheckChild0Integer, 109|128,5/*749*/, 
/*25195*/       OPC_RecordChild1, // #0 = $Rn
/*25196*/       OPC_RecordChild2, // #1 = $Rm
/*25197*/       OPC_Scope, 18, /*->25217*/ // 2 children in Scope
/*25199*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*25201*/         OPC_EmitInteger, MVT::i32, 14, 
/*25204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25207*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMUSD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 749:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SMUSD:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*25217*/       /*Scope*/ 18, /*->25236*/
/*25218*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25220*/         OPC_EmitInteger, MVT::i32, 14, 
/*25223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25226*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMUSD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 749:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SMUSD:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25236*/       0, /*End of Scope*/
/*25237*/     /*Scope*/ 45, /*->25283*/
/*25238*/       OPC_CheckChild0Integer, 110|128,5/*750*/, 
/*25241*/       OPC_RecordChild1, // #0 = $Rn
/*25242*/       OPC_RecordChild2, // #1 = $Rm
/*25243*/       OPC_Scope, 18, /*->25263*/ // 2 children in Scope
/*25245*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*25247*/         OPC_EmitInteger, MVT::i32, 14, 
/*25250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25253*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMUSDX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 750:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SMUSDX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*25263*/       /*Scope*/ 18, /*->25282*/
/*25264*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25266*/         OPC_EmitInteger, MVT::i32, 14, 
/*25269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25272*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMUSDX), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 750:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SMUSDX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25282*/       0, /*End of Scope*/
/*25283*/     /*Scope*/ 29, /*->25313*/
/*25284*/       OPC_CheckChild0Integer, 45|128,4/*557*/, 
/*25287*/       OPC_RecordChild1, // #0 = $Rn
/*25288*/       OPC_RecordChild2, // #1 = $Rm
/*25289*/       OPC_Scope, 10, /*->25301*/ // 2 children in Scope
/*25291*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*25293*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32B), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 557:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*25301*/       /*Scope*/ 10, /*->25312*/
/*25302*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*25304*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32B), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 557:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25312*/       0, /*End of Scope*/
/*25313*/     /*Scope*/ 29, /*->25343*/
/*25314*/       OPC_CheckChild0Integer, 46|128,4/*558*/, 
/*25317*/       OPC_RecordChild1, // #0 = $Rn
/*25318*/       OPC_RecordChild2, // #1 = $Rm
/*25319*/       OPC_Scope, 10, /*->25331*/ // 2 children in Scope
/*25321*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*25323*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CB), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 558:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*25331*/       /*Scope*/ 10, /*->25342*/
/*25332*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*25334*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CB), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 558:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25342*/       0, /*End of Scope*/
/*25343*/     /*Scope*/ 29, /*->25373*/
/*25344*/       OPC_CheckChild0Integer, 49|128,4/*561*/, 
/*25347*/       OPC_RecordChild1, // #0 = $Rn
/*25348*/       OPC_RecordChild2, // #1 = $Rm
/*25349*/       OPC_Scope, 10, /*->25361*/ // 2 children in Scope
/*25351*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*25353*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32H), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 561:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*25361*/       /*Scope*/ 10, /*->25372*/
/*25362*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*25364*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32H), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 561:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25372*/       0, /*End of Scope*/
/*25373*/     /*Scope*/ 29, /*->25403*/
/*25374*/       OPC_CheckChild0Integer, 47|128,4/*559*/, 
/*25377*/       OPC_RecordChild1, // #0 = $Rn
/*25378*/       OPC_RecordChild2, // #1 = $Rm
/*25379*/       OPC_Scope, 10, /*->25391*/ // 2 children in Scope
/*25381*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*25383*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CH), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 559:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*25391*/       /*Scope*/ 10, /*->25402*/
/*25392*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*25394*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CH), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 559:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25402*/       0, /*End of Scope*/
/*25403*/     /*Scope*/ 29, /*->25433*/
/*25404*/       OPC_CheckChild0Integer, 50|128,4/*562*/, 
/*25407*/       OPC_RecordChild1, // #0 = $Rn
/*25408*/       OPC_RecordChild2, // #1 = $Rm
/*25409*/       OPC_Scope, 10, /*->25421*/ // 2 children in Scope
/*25411*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*25413*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32W), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 562:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*25421*/       /*Scope*/ 10, /*->25432*/
/*25422*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*25424*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32W), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 562:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25432*/       0, /*End of Scope*/
/*25433*/     /*Scope*/ 29, /*->25463*/
/*25434*/       OPC_CheckChild0Integer, 48|128,4/*560*/, 
/*25437*/       OPC_RecordChild1, // #0 = $Rn
/*25438*/       OPC_RecordChild2, // #1 = $Rm
/*25439*/       OPC_Scope, 10, /*->25451*/ // 2 children in Scope
/*25441*/         OPC_CheckPatternPredicate, 33, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*25443*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CW), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 560:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*25451*/       /*Scope*/ 10, /*->25462*/
/*25452*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*25454*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CW), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 560:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25462*/       0, /*End of Scope*/
/*25463*/     /*Scope*/ 45, /*->25509*/
/*25464*/       OPC_CheckChild0Integer, 103|128,5/*743*/, 
/*25467*/       OPC_RecordChild1, // #0 = $a
/*25468*/       OPC_RecordChild2, // #1 = $b
/*25469*/       OPC_Scope, 18, /*->25489*/ // 2 children in Scope
/*25471*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*25473*/         OPC_EmitInteger, MVT::i32, 14, 
/*25476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25479*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 743:iPTR, GPR:i32:$a, GPR:i32:$b) - Complexity = 8
                  // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*25489*/       /*Scope*/ 18, /*->25508*/
/*25490*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25492*/         OPC_EmitInteger, MVT::i32, 14, 
/*25495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25498*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 743:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25508*/       0, /*End of Scope*/
/*25509*/     /*Scope*/ 45, /*->25555*/
/*25510*/       OPC_CheckChild0Integer, 104|128,5/*744*/, 
/*25513*/       OPC_RecordChild1, // #0 = $a
/*25514*/       OPC_RecordChild2, // #1 = $b
/*25515*/       OPC_Scope, 18, /*->25535*/ // 2 children in Scope
/*25517*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*25519*/         OPC_EmitInteger, MVT::i32, 14, 
/*25522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25525*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 744:iPTR, GPR:i32:$a, GPR:i32:$b) - Complexity = 8
                  // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*25535*/       /*Scope*/ 18, /*->25554*/
/*25536*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25538*/         OPC_EmitInteger, MVT::i32, 14, 
/*25541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25544*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBT), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 744:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25554*/       0, /*End of Scope*/
/*25555*/     /*Scope*/ 45, /*->25601*/
/*25556*/       OPC_CheckChild0Integer, 105|128,5/*745*/, 
/*25559*/       OPC_RecordChild1, // #0 = $a
/*25560*/       OPC_RecordChild2, // #1 = $b
/*25561*/       OPC_Scope, 18, /*->25581*/ // 2 children in Scope
/*25563*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*25565*/         OPC_EmitInteger, MVT::i32, 14, 
/*25568*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25571*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 745:iPTR, GPR:i32:$a, GPR:i32:$b) - Complexity = 8
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*25581*/       /*Scope*/ 18, /*->25600*/
/*25582*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25584*/         OPC_EmitInteger, MVT::i32, 14, 
/*25587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25590*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 745:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25600*/       0, /*End of Scope*/
/*25601*/     /*Scope*/ 45, /*->25647*/
/*25602*/       OPC_CheckChild0Integer, 106|128,5/*746*/, 
/*25605*/       OPC_RecordChild1, // #0 = $a
/*25606*/       OPC_RecordChild2, // #1 = $b
/*25607*/       OPC_Scope, 18, /*->25627*/ // 2 children in Scope
/*25609*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*25611*/         OPC_EmitInteger, MVT::i32, 14, 
/*25614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25617*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTT), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 746:iPTR, GPR:i32:$a, GPR:i32:$b) - Complexity = 8
                  // Dst: (SMULTT:i32 GPR:i32:$a, GPR:i32:$b)
/*25627*/       /*Scope*/ 18, /*->25646*/
/*25628*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25630*/         OPC_EmitInteger, MVT::i32, 14, 
/*25633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25636*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTT), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 746:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25646*/       0, /*End of Scope*/
/*25647*/     /*Scope*/ 45, /*->25693*/
/*25648*/       OPC_CheckChild0Integer, 107|128,5/*747*/, 
/*25651*/       OPC_RecordChild1, // #0 = $a
/*25652*/       OPC_RecordChild2, // #1 = $b
/*25653*/       OPC_Scope, 18, /*->25673*/ // 2 children in Scope
/*25655*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*25657*/         OPC_EmitInteger, MVT::i32, 14, 
/*25660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25663*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULWB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 747:iPTR, GPR:i32:$a, GPR:i32:$b) - Complexity = 8
                  // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*25673*/       /*Scope*/ 18, /*->25692*/
/*25674*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25676*/         OPC_EmitInteger, MVT::i32, 14, 
/*25679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25682*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULWB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 747:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25692*/       0, /*End of Scope*/
/*25693*/     /*Scope*/ 45, /*->25739*/
/*25694*/       OPC_CheckChild0Integer, 108|128,5/*748*/, 
/*25697*/       OPC_RecordChild1, // #0 = $a
/*25698*/       OPC_RecordChild2, // #1 = $b
/*25699*/       OPC_Scope, 18, /*->25719*/ // 2 children in Scope
/*25701*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*25703*/         OPC_EmitInteger, MVT::i32, 14, 
/*25706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25709*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULWT), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 748:iPTR, GPR:i32:$a, GPR:i32:$b) - Complexity = 8
                  // Dst: (SMULWT:i32 GPR:i32:$a, GPR:i32:$b)
/*25719*/       /*Scope*/ 18, /*->25738*/
/*25720*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25722*/         OPC_EmitInteger, MVT::i32, 14, 
/*25725*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25728*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULWT), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 748:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*25738*/       0, /*End of Scope*/
/*25739*/     /*Scope*/ 48, /*->25788*/
/*25740*/       OPC_CheckChild0Integer, 87|128,5/*727*/, 
/*25743*/       OPC_RecordChild1, // #0 = $a
/*25744*/       OPC_RecordChild2, // #1 = $b
/*25745*/       OPC_RecordChild3, // #2 = $acc
/*25746*/       OPC_Scope, 19, /*->25767*/ // 2 children in Scope
/*25748*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*25750*/         OPC_EmitInteger, MVT::i32, 14, 
/*25753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25756*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 727:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*25767*/       /*Scope*/ 19, /*->25787*/
/*25768*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25770*/         OPC_EmitInteger, MVT::i32, 14, 
/*25773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25776*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 727:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc) - Complexity = 8
                  // Dst: (t2SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*25787*/       0, /*End of Scope*/
/*25788*/     /*Scope*/ 48, /*->25837*/
/*25789*/       OPC_CheckChild0Integer, 88|128,5/*728*/, 
/*25792*/       OPC_RecordChild1, // #0 = $a
/*25793*/       OPC_RecordChild2, // #1 = $b
/*25794*/       OPC_RecordChild3, // #2 = $acc
/*25795*/       OPC_Scope, 19, /*->25816*/ // 2 children in Scope
/*25797*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*25799*/         OPC_EmitInteger, MVT::i32, 14, 
/*25802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25805*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 728:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc) - Complexity = 8
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*25816*/       /*Scope*/ 19, /*->25836*/
/*25817*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25819*/         OPC_EmitInteger, MVT::i32, 14, 
/*25822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25825*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 728:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc) - Complexity = 8
                  // Dst: (t2SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*25836*/       0, /*End of Scope*/
/*25837*/     /*Scope*/ 48, /*->25886*/
/*25838*/       OPC_CheckChild0Integer, 93|128,5/*733*/, 
/*25841*/       OPC_RecordChild1, // #0 = $a
/*25842*/       OPC_RecordChild2, // #1 = $b
/*25843*/       OPC_RecordChild3, // #2 = $acc
/*25844*/       OPC_Scope, 19, /*->25865*/ // 2 children in Scope
/*25846*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*25848*/         OPC_EmitInteger, MVT::i32, 14, 
/*25851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25854*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 733:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc) - Complexity = 8
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*25865*/       /*Scope*/ 19, /*->25885*/
/*25866*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25868*/         OPC_EmitInteger, MVT::i32, 14, 
/*25871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25874*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 733:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc) - Complexity = 8
                  // Dst: (t2SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*25885*/       0, /*End of Scope*/
/*25886*/     /*Scope*/ 48, /*->25935*/
/*25887*/       OPC_CheckChild0Integer, 94|128,5/*734*/, 
/*25890*/       OPC_RecordChild1, // #0 = $a
/*25891*/       OPC_RecordChild2, // #1 = $b
/*25892*/       OPC_RecordChild3, // #2 = $acc
/*25893*/       OPC_Scope, 19, /*->25914*/ // 2 children in Scope
/*25895*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*25897*/         OPC_EmitInteger, MVT::i32, 14, 
/*25900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25903*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 734:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc) - Complexity = 8
                  // Dst: (SMLATT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*25914*/       /*Scope*/ 19, /*->25934*/
/*25915*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25917*/         OPC_EmitInteger, MVT::i32, 14, 
/*25920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25923*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 734:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc) - Complexity = 8
                  // Dst: (t2SMLATT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*25934*/       0, /*End of Scope*/
/*25935*/     /*Scope*/ 48, /*->25984*/
/*25936*/       OPC_CheckChild0Integer, 95|128,5/*735*/, 
/*25939*/       OPC_RecordChild1, // #0 = $a
/*25940*/       OPC_RecordChild2, // #1 = $b
/*25941*/       OPC_RecordChild3, // #2 = $acc
/*25942*/       OPC_Scope, 19, /*->25963*/ // 2 children in Scope
/*25944*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*25946*/         OPC_EmitInteger, MVT::i32, 14, 
/*25949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25952*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLAWB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 735:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc) - Complexity = 8
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*25963*/       /*Scope*/ 19, /*->25983*/
/*25964*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*25966*/         OPC_EmitInteger, MVT::i32, 14, 
/*25969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25972*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLAWB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 735:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc) - Complexity = 8
                  // Dst: (t2SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*25983*/       0, /*End of Scope*/
/*25984*/     /*Scope*/ 48, /*->26033*/
/*25985*/       OPC_CheckChild0Integer, 96|128,5/*736*/, 
/*25988*/       OPC_RecordChild1, // #0 = $a
/*25989*/       OPC_RecordChild2, // #1 = $b
/*25990*/       OPC_RecordChild3, // #2 = $acc
/*25991*/       OPC_Scope, 19, /*->26012*/ // 2 children in Scope
/*25993*/         OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*25995*/         OPC_EmitInteger, MVT::i32, 14, 
/*25998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26001*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLAWT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 736:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc) - Complexity = 8
                  // Dst: (SMLAWT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*26012*/       /*Scope*/ 19, /*->26032*/
/*26013*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*26015*/         OPC_EmitInteger, MVT::i32, 14, 
/*26018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26021*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLAWT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:i32 736:iPTR, GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc) - Complexity = 8
                  // Dst: (t2SMLAWT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*26032*/       0, /*End of Scope*/
/*26033*/     /*Scope*/ 59, /*->26093*/
/*26034*/       OPC_CheckChild0Integer, 78|128,4/*590*/, 
/*26037*/       OPC_RecordChild1, // #0 = $Rn
/*26038*/       OPC_EmitInteger, MVT::i64, 0, 
/*26041*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*26044*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*26052*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*26055*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*26064*/       OPC_EmitNode1, TARGET_VAL(ARM::SHA1H), 0,
                    MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*26071*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*26074*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*26082*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*26085*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 590:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*26093*/     /*Scope*/ 46, /*->26140*/
/*26094*/       OPC_CheckChild0Integer, 24|128,6/*792*/, 
/*26097*/       OPC_RecordChild1, // #0 = $Dm
/*26098*/       OPC_Scope, 19, /*->26119*/ // 2 children in Scope
/*26100*/         OPC_CheckChild1Type, MVT::f64,
/*26102*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*26104*/         OPC_EmitInteger, MVT::i32, 14, 
/*26107*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26110*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOSIRD), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 792:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*26119*/       /*Scope*/ 19, /*->26139*/
/*26120*/         OPC_CheckChild1Type, MVT::f32,
/*26122*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*26124*/         OPC_EmitInteger, MVT::i32, 14, 
/*26127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26130*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOSIRS), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 792:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*26139*/       0, /*End of Scope*/
/*26140*/     /*Scope*/ 46, /*->26187*/
/*26141*/       OPC_CheckChild0Integer, 25|128,6/*793*/, 
/*26144*/       OPC_RecordChild1, // #0 = $Dm
/*26145*/       OPC_Scope, 19, /*->26166*/ // 2 children in Scope
/*26147*/         OPC_CheckChild1Type, MVT::f64,
/*26149*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*26151*/         OPC_EmitInteger, MVT::i32, 14, 
/*26154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26157*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOUIRD), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 793:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*26166*/       /*Scope*/ 19, /*->26186*/
/*26167*/         OPC_CheckChild1Type, MVT::f32,
/*26169*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*26171*/         OPC_EmitInteger, MVT::i32, 14, 
/*26174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26177*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOUIRS), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 793:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*26186*/       0, /*End of Scope*/
/*26187*/     /*Scope*/ 58|128,16/*2106*/, /*->28295*/
/*26189*/       OPC_CheckChild0Integer, 11|128,5/*651*/, 
/*26192*/       OPC_Scope, 17|128,2/*273*/, /*->26468*/ // 15 children in Scope
/*26195*/         OPC_RecordChild1, // #0 = $src1
/*26196*/         OPC_Scope, 105, /*->26303*/ // 4 children in Scope
/*26198*/           OPC_CheckChild1Type, MVT::v4i16,
/*26200*/           OPC_MoveChild2,
/*26201*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*26204*/           OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*26207*/           OPC_Scope, 46, /*->26255*/ // 2 children in Scope
/*26209*/             OPC_RecordChild1, // #1 = $Vn
/*26210*/             OPC_CheckChild1Type, MVT::v4i16,
/*26212*/             OPC_MoveChild2,
/*26213*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*26216*/             OPC_RecordChild0, // #2 = $Vm
/*26217*/             OPC_CheckChild0Type, MVT::v4i16,
/*26219*/             OPC_RecordChild1, // #3 = $lane
/*26220*/             OPC_MoveChild1,
/*26221*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26224*/             OPC_MoveParent,
/*26225*/             OPC_CheckType, MVT::v4i16,
/*26227*/             OPC_MoveParent,
/*26228*/             OPC_CheckType, MVT::v4i16,
/*26230*/             OPC_MoveParent,
/*26231*/             OPC_CheckType, MVT::v4i16,
/*26233*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*26235*/             OPC_EmitConvertToTarget, 3,
/*26237*/             OPC_EmitInteger, MVT::i32, 14, 
/*26240*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26243*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 651:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 659:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*26255*/           /*Scope*/ 46, /*->26302*/
/*26256*/             OPC_MoveChild1,
/*26257*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*26260*/             OPC_RecordChild0, // #1 = $Vm
/*26261*/             OPC_CheckChild0Type, MVT::v4i16,
/*26263*/             OPC_RecordChild1, // #2 = $lane
/*26264*/             OPC_MoveChild1,
/*26265*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26268*/             OPC_MoveParent,
/*26269*/             OPC_CheckType, MVT::v4i16,
/*26271*/             OPC_MoveParent,
/*26272*/             OPC_RecordChild2, // #3 = $Vn
/*26273*/             OPC_CheckChild2Type, MVT::v4i16,
/*26275*/             OPC_CheckType, MVT::v4i16,
/*26277*/             OPC_MoveParent,
/*26278*/             OPC_CheckType, MVT::v4i16,
/*26280*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*26282*/             OPC_EmitConvertToTarget, 2,
/*26284*/             OPC_EmitInteger, MVT::i32, 14, 
/*26287*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26290*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 651:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 659:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*26302*/           0, /*End of Scope*/
/*26303*/         /*Scope*/ 55, /*->26359*/
/*26304*/           OPC_CheckChild1Type, MVT::v2i32,
/*26306*/           OPC_MoveChild2,
/*26307*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*26310*/           OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*26313*/           OPC_RecordChild1, // #1 = $Vn
/*26314*/           OPC_CheckChild1Type, MVT::v2i32,
/*26316*/           OPC_MoveChild2,
/*26317*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*26320*/           OPC_RecordChild0, // #2 = $Vm
/*26321*/           OPC_CheckChild0Type, MVT::v2i32,
/*26323*/           OPC_RecordChild1, // #3 = $lane
/*26324*/           OPC_MoveChild1,
/*26325*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26328*/           OPC_MoveParent,
/*26329*/           OPC_CheckType, MVT::v2i32,
/*26331*/           OPC_MoveParent,
/*26332*/           OPC_CheckType, MVT::v2i32,
/*26334*/           OPC_MoveParent,
/*26335*/           OPC_CheckType, MVT::v2i32,
/*26337*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*26339*/           OPC_EmitConvertToTarget, 3,
/*26341*/           OPC_EmitInteger, MVT::i32, 14, 
/*26344*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26347*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 651:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 659:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*26359*/         /*Scope*/ 53, /*->26413*/
/*26360*/           OPC_CheckChild1Type, MVT::v4i32,
/*26362*/           OPC_MoveChild2,
/*26363*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*26366*/           OPC_CheckChild0Integer, 14|128,5/*654*/, 
/*26369*/           OPC_RecordChild1, // #1 = $Vn
/*26370*/           OPC_CheckChild1Type, MVT::v4i16,
/*26372*/           OPC_MoveChild2,
/*26373*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*26376*/           OPC_RecordChild0, // #2 = $Vm
/*26377*/           OPC_CheckChild0Type, MVT::v4i16,
/*26379*/           OPC_RecordChild1, // #3 = $lane
/*26380*/           OPC_MoveChild1,
/*26381*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26384*/           OPC_MoveParent,
/*26385*/           OPC_CheckType, MVT::v4i16,
/*26387*/           OPC_MoveParent,
/*26388*/           OPC_CheckType, MVT::v4i32,
/*26390*/           OPC_MoveParent,
/*26391*/           OPC_CheckType, MVT::v4i32,
/*26393*/           OPC_EmitConvertToTarget, 3,
/*26395*/           OPC_EmitInteger, MVT::i32, 14, 
/*26398*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26401*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 651:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 654:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*26413*/         /*Scope*/ 53, /*->26467*/
/*26414*/           OPC_CheckChild1Type, MVT::v2i64,
/*26416*/           OPC_MoveChild2,
/*26417*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*26420*/           OPC_CheckChild0Integer, 14|128,5/*654*/, 
/*26423*/           OPC_RecordChild1, // #1 = $Vn
/*26424*/           OPC_CheckChild1Type, MVT::v2i32,
/*26426*/           OPC_MoveChild2,
/*26427*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*26430*/           OPC_RecordChild0, // #2 = $Vm
/*26431*/           OPC_CheckChild0Type, MVT::v2i32,
/*26433*/           OPC_RecordChild1, // #3 = $lane
/*26434*/           OPC_MoveChild1,
/*26435*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26438*/           OPC_MoveParent,
/*26439*/           OPC_CheckType, MVT::v2i32,
/*26441*/           OPC_MoveParent,
/*26442*/           OPC_CheckType, MVT::v2i64,
/*26444*/           OPC_MoveParent,
/*26445*/           OPC_CheckType, MVT::v2i64,
/*26447*/           OPC_EmitConvertToTarget, 3,
/*26449*/           OPC_EmitInteger, MVT::i32, 14, 
/*26452*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26455*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 651:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 654:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*26467*/         0, /*End of Scope*/
/*26468*/       /*Scope*/ 109, /*->26578*/
/*26469*/         OPC_MoveChild1,
/*26470*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*26473*/         OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*26476*/         OPC_Scope, 49, /*->26527*/ // 2 children in Scope
/*26478*/           OPC_RecordChild1, // #0 = $Vn
/*26479*/           OPC_CheckChild1Type, MVT::v4i16,
/*26481*/           OPC_MoveChild2,
/*26482*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*26485*/           OPC_RecordChild0, // #1 = $Vm
/*26486*/           OPC_CheckChild0Type, MVT::v4i16,
/*26488*/           OPC_RecordChild1, // #2 = $lane
/*26489*/           OPC_MoveChild1,
/*26490*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26493*/           OPC_MoveParent,
/*26494*/           OPC_CheckType, MVT::v4i16,
/*26496*/           OPC_MoveParent,
/*26497*/           OPC_CheckType, MVT::v4i16,
/*26499*/           OPC_MoveParent,
/*26500*/           OPC_RecordChild2, // #3 = $src1
/*26501*/           OPC_CheckChild2Type, MVT::v4i16,
/*26503*/           OPC_CheckType, MVT::v4i16,
/*26505*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*26507*/           OPC_EmitConvertToTarget, 2,
/*26509*/           OPC_EmitInteger, MVT::i32, 14, 
/*26512*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26515*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 651:iPTR, (intrinsic_wo_chain:v4i16 659:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*26527*/         /*Scope*/ 49, /*->26577*/
/*26528*/           OPC_MoveChild1,
/*26529*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*26532*/           OPC_RecordChild0, // #0 = $Vm
/*26533*/           OPC_CheckChild0Type, MVT::v4i16,
/*26535*/           OPC_RecordChild1, // #1 = $lane
/*26536*/           OPC_MoveChild1,
/*26537*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26540*/           OPC_MoveParent,
/*26541*/           OPC_CheckType, MVT::v4i16,
/*26543*/           OPC_MoveParent,
/*26544*/           OPC_RecordChild2, // #2 = $Vn
/*26545*/           OPC_CheckChild2Type, MVT::v4i16,
/*26547*/           OPC_CheckType, MVT::v4i16,
/*26549*/           OPC_MoveParent,
/*26550*/           OPC_RecordChild2, // #3 = $src1
/*26551*/           OPC_CheckChild2Type, MVT::v4i16,
/*26553*/           OPC_CheckType, MVT::v4i16,
/*26555*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*26557*/           OPC_EmitConvertToTarget, 1,
/*26559*/           OPC_EmitInteger, MVT::i32, 14, 
/*26562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26565*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 651:iPTR, (intrinsic_wo_chain:v4i16 659:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*26577*/         0, /*End of Scope*/
/*26578*/       /*Scope*/ 56, /*->26635*/
/*26579*/         OPC_RecordChild1, // #0 = $src1
/*26580*/         OPC_CheckChild1Type, MVT::v2i32,
/*26582*/         OPC_MoveChild2,
/*26583*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*26586*/         OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*26589*/         OPC_MoveChild1,
/*26590*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*26593*/         OPC_RecordChild0, // #1 = $Vm
/*26594*/         OPC_CheckChild0Type, MVT::v2i32,
/*26596*/         OPC_RecordChild1, // #2 = $lane
/*26597*/         OPC_MoveChild1,
/*26598*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26601*/         OPC_MoveParent,
/*26602*/         OPC_CheckType, MVT::v2i32,
/*26604*/         OPC_MoveParent,
/*26605*/         OPC_RecordChild2, // #3 = $Vn
/*26606*/         OPC_CheckChild2Type, MVT::v2i32,
/*26608*/         OPC_CheckType, MVT::v2i32,
/*26610*/         OPC_MoveParent,
/*26611*/         OPC_CheckType, MVT::v2i32,
/*26613*/         OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*26615*/         OPC_EmitConvertToTarget, 2,
/*26617*/         OPC_EmitInteger, MVT::i32, 14, 
/*26620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26623*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i32 651:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 659:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*26635*/       /*Scope*/ 109, /*->26745*/
/*26636*/         OPC_MoveChild1,
/*26637*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*26640*/         OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*26643*/         OPC_Scope, 49, /*->26694*/ // 2 children in Scope
/*26645*/           OPC_RecordChild1, // #0 = $Vn
/*26646*/           OPC_CheckChild1Type, MVT::v2i32,
/*26648*/           OPC_MoveChild2,
/*26649*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*26652*/           OPC_RecordChild0, // #1 = $Vm
/*26653*/           OPC_CheckChild0Type, MVT::v2i32,
/*26655*/           OPC_RecordChild1, // #2 = $lane
/*26656*/           OPC_MoveChild1,
/*26657*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26660*/           OPC_MoveParent,
/*26661*/           OPC_CheckType, MVT::v2i32,
/*26663*/           OPC_MoveParent,
/*26664*/           OPC_CheckType, MVT::v2i32,
/*26666*/           OPC_MoveParent,
/*26667*/           OPC_RecordChild2, // #3 = $src1
/*26668*/           OPC_CheckChild2Type, MVT::v2i32,
/*26670*/           OPC_CheckType, MVT::v2i32,
/*26672*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*26674*/           OPC_EmitConvertToTarget, 2,
/*26676*/           OPC_EmitInteger, MVT::i32, 14, 
/*26679*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26682*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 651:iPTR, (intrinsic_wo_chain:v2i32 659:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*26694*/         /*Scope*/ 49, /*->26744*/
/*26695*/           OPC_MoveChild1,
/*26696*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*26699*/           OPC_RecordChild0, // #0 = $Vm
/*26700*/           OPC_CheckChild0Type, MVT::v2i32,
/*26702*/           OPC_RecordChild1, // #1 = $lane
/*26703*/           OPC_MoveChild1,
/*26704*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26707*/           OPC_MoveParent,
/*26708*/           OPC_CheckType, MVT::v2i32,
/*26710*/           OPC_MoveParent,
/*26711*/           OPC_RecordChild2, // #2 = $Vn
/*26712*/           OPC_CheckChild2Type, MVT::v2i32,
/*26714*/           OPC_CheckType, MVT::v2i32,
/*26716*/           OPC_MoveParent,
/*26717*/           OPC_RecordChild2, // #3 = $src1
/*26718*/           OPC_CheckChild2Type, MVT::v2i32,
/*26720*/           OPC_CheckType, MVT::v2i32,
/*26722*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*26724*/           OPC_EmitConvertToTarget, 1,
/*26726*/           OPC_EmitInteger, MVT::i32, 14, 
/*26729*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26732*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 651:iPTR, (intrinsic_wo_chain:v2i32 659:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*26744*/         0, /*End of Scope*/
/*26745*/       /*Scope*/ 54, /*->26800*/
/*26746*/         OPC_RecordChild1, // #0 = $src1
/*26747*/         OPC_CheckChild1Type, MVT::v4i32,
/*26749*/         OPC_MoveChild2,
/*26750*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*26753*/         OPC_CheckChild0Integer, 14|128,5/*654*/, 
/*26756*/         OPC_MoveChild1,
/*26757*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*26760*/         OPC_RecordChild0, // #1 = $Vm
/*26761*/         OPC_CheckChild0Type, MVT::v4i16,
/*26763*/         OPC_RecordChild1, // #2 = $lane
/*26764*/         OPC_MoveChild1,
/*26765*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26768*/         OPC_MoveParent,
/*26769*/         OPC_CheckType, MVT::v4i16,
/*26771*/         OPC_MoveParent,
/*26772*/         OPC_RecordChild2, // #3 = $Vn
/*26773*/         OPC_CheckChild2Type, MVT::v4i16,
/*26775*/         OPC_CheckType, MVT::v4i32,
/*26777*/         OPC_MoveParent,
/*26778*/         OPC_CheckType, MVT::v4i32,
/*26780*/         OPC_EmitConvertToTarget, 2,
/*26782*/         OPC_EmitInteger, MVT::i32, 14, 
/*26785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26788*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 651:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 654:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*26800*/       /*Scope*/ 105, /*->26906*/
/*26801*/         OPC_MoveChild1,
/*26802*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*26805*/         OPC_CheckChild0Integer, 14|128,5/*654*/, 
/*26808*/         OPC_Scope, 47, /*->26857*/ // 2 children in Scope
/*26810*/           OPC_RecordChild1, // #0 = $Vn
/*26811*/           OPC_CheckChild1Type, MVT::v4i16,
/*26813*/           OPC_MoveChild2,
/*26814*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*26817*/           OPC_RecordChild0, // #1 = $Vm
/*26818*/           OPC_CheckChild0Type, MVT::v4i16,
/*26820*/           OPC_RecordChild1, // #2 = $lane
/*26821*/           OPC_MoveChild1,
/*26822*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26825*/           OPC_MoveParent,
/*26826*/           OPC_CheckType, MVT::v4i16,
/*26828*/           OPC_MoveParent,
/*26829*/           OPC_CheckType, MVT::v4i32,
/*26831*/           OPC_MoveParent,
/*26832*/           OPC_RecordChild2, // #3 = $src1
/*26833*/           OPC_CheckChild2Type, MVT::v4i32,
/*26835*/           OPC_CheckType, MVT::v4i32,
/*26837*/           OPC_EmitConvertToTarget, 2,
/*26839*/           OPC_EmitInteger, MVT::i32, 14, 
/*26842*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26845*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 651:iPTR, (intrinsic_wo_chain:v4i32 654:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*26857*/         /*Scope*/ 47, /*->26905*/
/*26858*/           OPC_MoveChild1,
/*26859*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*26862*/           OPC_RecordChild0, // #0 = $Vm
/*26863*/           OPC_CheckChild0Type, MVT::v4i16,
/*26865*/           OPC_RecordChild1, // #1 = $lane
/*26866*/           OPC_MoveChild1,
/*26867*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26870*/           OPC_MoveParent,
/*26871*/           OPC_CheckType, MVT::v4i16,
/*26873*/           OPC_MoveParent,
/*26874*/           OPC_RecordChild2, // #2 = $Vn
/*26875*/           OPC_CheckChild2Type, MVT::v4i16,
/*26877*/           OPC_CheckType, MVT::v4i32,
/*26879*/           OPC_MoveParent,
/*26880*/           OPC_RecordChild2, // #3 = $src1
/*26881*/           OPC_CheckChild2Type, MVT::v4i32,
/*26883*/           OPC_CheckType, MVT::v4i32,
/*26885*/           OPC_EmitConvertToTarget, 1,
/*26887*/           OPC_EmitInteger, MVT::i32, 14, 
/*26890*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26893*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 651:iPTR, (intrinsic_wo_chain:v4i32 654:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*26905*/         0, /*End of Scope*/
/*26906*/       /*Scope*/ 54, /*->26961*/
/*26907*/         OPC_RecordChild1, // #0 = $src1
/*26908*/         OPC_CheckChild1Type, MVT::v2i64,
/*26910*/         OPC_MoveChild2,
/*26911*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*26914*/         OPC_CheckChild0Integer, 14|128,5/*654*/, 
/*26917*/         OPC_MoveChild1,
/*26918*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*26921*/         OPC_RecordChild0, // #1 = $Vm
/*26922*/         OPC_CheckChild0Type, MVT::v2i32,
/*26924*/         OPC_RecordChild1, // #2 = $lane
/*26925*/         OPC_MoveChild1,
/*26926*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26929*/         OPC_MoveParent,
/*26930*/         OPC_CheckType, MVT::v2i32,
/*26932*/         OPC_MoveParent,
/*26933*/         OPC_RecordChild2, // #3 = $Vn
/*26934*/         OPC_CheckChild2Type, MVT::v2i32,
/*26936*/         OPC_CheckType, MVT::v2i64,
/*26938*/         OPC_MoveParent,
/*26939*/         OPC_CheckType, MVT::v2i64,
/*26941*/         OPC_EmitConvertToTarget, 2,
/*26943*/         OPC_EmitInteger, MVT::i32, 14, 
/*26946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26949*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 651:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 654:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*26961*/       /*Scope*/ 105, /*->27067*/
/*26962*/         OPC_MoveChild1,
/*26963*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*26966*/         OPC_CheckChild0Integer, 14|128,5/*654*/, 
/*26969*/         OPC_Scope, 47, /*->27018*/ // 2 children in Scope
/*26971*/           OPC_RecordChild1, // #0 = $Vn
/*26972*/           OPC_CheckChild1Type, MVT::v2i32,
/*26974*/           OPC_MoveChild2,
/*26975*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*26978*/           OPC_RecordChild0, // #1 = $Vm
/*26979*/           OPC_CheckChild0Type, MVT::v2i32,
/*26981*/           OPC_RecordChild1, // #2 = $lane
/*26982*/           OPC_MoveChild1,
/*26983*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26986*/           OPC_MoveParent,
/*26987*/           OPC_CheckType, MVT::v2i32,
/*26989*/           OPC_MoveParent,
/*26990*/           OPC_CheckType, MVT::v2i64,
/*26992*/           OPC_MoveParent,
/*26993*/           OPC_RecordChild2, // #3 = $src1
/*26994*/           OPC_CheckChild2Type, MVT::v2i64,
/*26996*/           OPC_CheckType, MVT::v2i64,
/*26998*/           OPC_EmitConvertToTarget, 2,
/*27000*/           OPC_EmitInteger, MVT::i32, 14, 
/*27003*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27006*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 651:iPTR, (intrinsic_wo_chain:v2i64 654:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*27018*/         /*Scope*/ 47, /*->27066*/
/*27019*/           OPC_MoveChild1,
/*27020*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*27023*/           OPC_RecordChild0, // #0 = $Vm
/*27024*/           OPC_CheckChild0Type, MVT::v2i32,
/*27026*/           OPC_RecordChild1, // #1 = $lane
/*27027*/           OPC_MoveChild1,
/*27028*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27031*/           OPC_MoveParent,
/*27032*/           OPC_CheckType, MVT::v2i32,
/*27034*/           OPC_MoveParent,
/*27035*/           OPC_RecordChild2, // #2 = $Vn
/*27036*/           OPC_CheckChild2Type, MVT::v2i32,
/*27038*/           OPC_CheckType, MVT::v2i64,
/*27040*/           OPC_MoveParent,
/*27041*/           OPC_RecordChild2, // #3 = $src1
/*27042*/           OPC_CheckChild2Type, MVT::v2i64,
/*27044*/           OPC_CheckType, MVT::v2i64,
/*27046*/           OPC_EmitConvertToTarget, 1,
/*27048*/           OPC_EmitInteger, MVT::i32, 14, 
/*27051*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27054*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 651:iPTR, (intrinsic_wo_chain:v2i64 654:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*27066*/         0, /*End of Scope*/
/*27067*/       /*Scope*/ 86|128,1/*214*/, /*->27283*/
/*27069*/         OPC_RecordChild1, // #0 = $src1
/*27070*/         OPC_Scope, 9|128,1/*137*/, /*->27210*/ // 2 children in Scope
/*27073*/           OPC_CheckChild1Type, MVT::v8i16,
/*27075*/           OPC_MoveChild2,
/*27076*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*27079*/           OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*27082*/           OPC_Scope, 62, /*->27146*/ // 2 children in Scope
/*27084*/             OPC_RecordChild1, // #1 = $src2
/*27085*/             OPC_CheckChild1Type, MVT::v8i16,
/*27087*/             OPC_MoveChild2,
/*27088*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*27091*/             OPC_RecordChild0, // #2 = $src3
/*27092*/             OPC_CheckChild0Type, MVT::v8i16,
/*27094*/             OPC_RecordChild1, // #3 = $lane
/*27095*/             OPC_MoveChild1,
/*27096*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27099*/             OPC_MoveParent,
/*27100*/             OPC_CheckType, MVT::v8i16,
/*27102*/             OPC_MoveParent,
/*27103*/             OPC_CheckType, MVT::v8i16,
/*27105*/             OPC_MoveParent,
/*27106*/             OPC_CheckType, MVT::v8i16,
/*27108*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*27110*/             OPC_EmitConvertToTarget, 3,
/*27112*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*27115*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*27123*/             OPC_EmitConvertToTarget, 3,
/*27125*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*27128*/             OPC_EmitInteger, MVT::i32, 14, 
/*27131*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27134*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 651:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 659:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*27146*/           /*Scope*/ 62, /*->27209*/
/*27147*/             OPC_MoveChild1,
/*27148*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*27151*/             OPC_RecordChild0, // #1 = $src3
/*27152*/             OPC_CheckChild0Type, MVT::v8i16,
/*27154*/             OPC_RecordChild1, // #2 = $lane
/*27155*/             OPC_MoveChild1,
/*27156*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27159*/             OPC_MoveParent,
/*27160*/             OPC_CheckType, MVT::v8i16,
/*27162*/             OPC_MoveParent,
/*27163*/             OPC_RecordChild2, // #3 = $src2
/*27164*/             OPC_CheckChild2Type, MVT::v8i16,
/*27166*/             OPC_CheckType, MVT::v8i16,
/*27168*/             OPC_MoveParent,
/*27169*/             OPC_CheckType, MVT::v8i16,
/*27171*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*27173*/             OPC_EmitConvertToTarget, 2,
/*27175*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*27178*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*27186*/             OPC_EmitConvertToTarget, 2,
/*27188*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*27191*/             OPC_EmitInteger, MVT::i32, 14, 
/*27194*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27197*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 651:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 659:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*27209*/           0, /*End of Scope*/
/*27210*/         /*Scope*/ 71, /*->27282*/
/*27211*/           OPC_CheckChild1Type, MVT::v4i32,
/*27213*/           OPC_MoveChild2,
/*27214*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*27217*/           OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*27220*/           OPC_RecordChild1, // #1 = $src2
/*27221*/           OPC_CheckChild1Type, MVT::v4i32,
/*27223*/           OPC_MoveChild2,
/*27224*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*27227*/           OPC_RecordChild0, // #2 = $src3
/*27228*/           OPC_CheckChild0Type, MVT::v4i32,
/*27230*/           OPC_RecordChild1, // #3 = $lane
/*27231*/           OPC_MoveChild1,
/*27232*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27235*/           OPC_MoveParent,
/*27236*/           OPC_CheckType, MVT::v4i32,
/*27238*/           OPC_MoveParent,
/*27239*/           OPC_CheckType, MVT::v4i32,
/*27241*/           OPC_MoveParent,
/*27242*/           OPC_CheckType, MVT::v4i32,
/*27244*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*27246*/           OPC_EmitConvertToTarget, 3,
/*27248*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*27251*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*27259*/           OPC_EmitConvertToTarget, 3,
/*27261*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*27264*/           OPC_EmitInteger, MVT::i32, 14, 
/*27267*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27270*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 651:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 659:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*27282*/         0, /*End of Scope*/
/*27283*/       /*Scope*/ 13|128,1/*141*/, /*->27426*/
/*27285*/         OPC_MoveChild1,
/*27286*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*27289*/         OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*27292*/         OPC_Scope, 65, /*->27359*/ // 2 children in Scope
/*27294*/           OPC_RecordChild1, // #0 = $src2
/*27295*/           OPC_CheckChild1Type, MVT::v8i16,
/*27297*/           OPC_MoveChild2,
/*27298*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*27301*/           OPC_RecordChild0, // #1 = $src3
/*27302*/           OPC_CheckChild0Type, MVT::v8i16,
/*27304*/           OPC_RecordChild1, // #2 = $lane
/*27305*/           OPC_MoveChild1,
/*27306*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27309*/           OPC_MoveParent,
/*27310*/           OPC_CheckType, MVT::v8i16,
/*27312*/           OPC_MoveParent,
/*27313*/           OPC_CheckType, MVT::v8i16,
/*27315*/           OPC_MoveParent,
/*27316*/           OPC_RecordChild2, // #3 = $src1
/*27317*/           OPC_CheckChild2Type, MVT::v8i16,
/*27319*/           OPC_CheckType, MVT::v8i16,
/*27321*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*27323*/           OPC_EmitConvertToTarget, 2,
/*27325*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*27328*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*27336*/           OPC_EmitConvertToTarget, 2,
/*27338*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*27341*/           OPC_EmitInteger, MVT::i32, 14, 
/*27344*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27347*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 651:iPTR, (intrinsic_wo_chain:v8i16 659:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*27359*/         /*Scope*/ 65, /*->27425*/
/*27360*/           OPC_MoveChild1,
/*27361*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*27364*/           OPC_RecordChild0, // #0 = $src3
/*27365*/           OPC_CheckChild0Type, MVT::v8i16,
/*27367*/           OPC_RecordChild1, // #1 = $lane
/*27368*/           OPC_MoveChild1,
/*27369*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27372*/           OPC_MoveParent,
/*27373*/           OPC_CheckType, MVT::v8i16,
/*27375*/           OPC_MoveParent,
/*27376*/           OPC_RecordChild2, // #2 = $src2
/*27377*/           OPC_CheckChild2Type, MVT::v8i16,
/*27379*/           OPC_CheckType, MVT::v8i16,
/*27381*/           OPC_MoveParent,
/*27382*/           OPC_RecordChild2, // #3 = $src1
/*27383*/           OPC_CheckChild2Type, MVT::v8i16,
/*27385*/           OPC_CheckType, MVT::v8i16,
/*27387*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*27389*/           OPC_EmitConvertToTarget, 1,
/*27391*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*27394*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*27402*/           OPC_EmitConvertToTarget, 1,
/*27404*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*27407*/           OPC_EmitInteger, MVT::i32, 14, 
/*27410*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27413*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 651:iPTR, (intrinsic_wo_chain:v8i16 659:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*27425*/         0, /*End of Scope*/
/*27426*/       /*Scope*/ 72, /*->27499*/
/*27427*/         OPC_RecordChild1, // #0 = $src1
/*27428*/         OPC_CheckChild1Type, MVT::v4i32,
/*27430*/         OPC_MoveChild2,
/*27431*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*27434*/         OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*27437*/         OPC_MoveChild1,
/*27438*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*27441*/         OPC_RecordChild0, // #1 = $src3
/*27442*/         OPC_CheckChild0Type, MVT::v4i32,
/*27444*/         OPC_RecordChild1, // #2 = $lane
/*27445*/         OPC_MoveChild1,
/*27446*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27449*/         OPC_MoveParent,
/*27450*/         OPC_CheckType, MVT::v4i32,
/*27452*/         OPC_MoveParent,
/*27453*/         OPC_RecordChild2, // #3 = $src2
/*27454*/         OPC_CheckChild2Type, MVT::v4i32,
/*27456*/         OPC_CheckType, MVT::v4i32,
/*27458*/         OPC_MoveParent,
/*27459*/         OPC_CheckType, MVT::v4i32,
/*27461*/         OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*27463*/         OPC_EmitConvertToTarget, 2,
/*27465*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*27468*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*27476*/         OPC_EmitConvertToTarget, 2,
/*27478*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*27481*/         OPC_EmitInteger, MVT::i32, 14, 
/*27484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27487*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (intrinsic_wo_chain:v4i32 651:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 659:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                  // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*27499*/       /*Scope*/ 13|128,1/*141*/, /*->27642*/
/*27501*/         OPC_MoveChild1,
/*27502*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*27505*/         OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*27508*/         OPC_Scope, 65, /*->27575*/ // 2 children in Scope
/*27510*/           OPC_RecordChild1, // #0 = $src2
/*27511*/           OPC_CheckChild1Type, MVT::v4i32,
/*27513*/           OPC_MoveChild2,
/*27514*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*27517*/           OPC_RecordChild0, // #1 = $src3
/*27518*/           OPC_CheckChild0Type, MVT::v4i32,
/*27520*/           OPC_RecordChild1, // #2 = $lane
/*27521*/           OPC_MoveChild1,
/*27522*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27525*/           OPC_MoveParent,
/*27526*/           OPC_CheckType, MVT::v4i32,
/*27528*/           OPC_MoveParent,
/*27529*/           OPC_CheckType, MVT::v4i32,
/*27531*/           OPC_MoveParent,
/*27532*/           OPC_RecordChild2, // #3 = $src1
/*27533*/           OPC_CheckChild2Type, MVT::v4i32,
/*27535*/           OPC_CheckType, MVT::v4i32,
/*27537*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*27539*/           OPC_EmitConvertToTarget, 2,
/*27541*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*27544*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*27552*/           OPC_EmitConvertToTarget, 2,
/*27554*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*27557*/           OPC_EmitInteger, MVT::i32, 14, 
/*27560*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27563*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 651:iPTR, (intrinsic_wo_chain:v4i32 659:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*27575*/         /*Scope*/ 65, /*->27641*/
/*27576*/           OPC_MoveChild1,
/*27577*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*27580*/           OPC_RecordChild0, // #0 = $src3
/*27581*/           OPC_CheckChild0Type, MVT::v4i32,
/*27583*/           OPC_RecordChild1, // #1 = $lane
/*27584*/           OPC_MoveChild1,
/*27585*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27588*/           OPC_MoveParent,
/*27589*/           OPC_CheckType, MVT::v4i32,
/*27591*/           OPC_MoveParent,
/*27592*/           OPC_RecordChild2, // #2 = $src2
/*27593*/           OPC_CheckChild2Type, MVT::v4i32,
/*27595*/           OPC_CheckType, MVT::v4i32,
/*27597*/           OPC_MoveParent,
/*27598*/           OPC_RecordChild2, // #3 = $src1
/*27599*/           OPC_CheckChild2Type, MVT::v4i32,
/*27601*/           OPC_CheckType, MVT::v4i32,
/*27603*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*27605*/           OPC_EmitConvertToTarget, 1,
/*27607*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*27610*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*27618*/           OPC_EmitConvertToTarget, 1,
/*27620*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*27623*/           OPC_EmitInteger, MVT::i32, 14, 
/*27626*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27629*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 651:iPTR, (intrinsic_wo_chain:v4i32 659:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*27641*/         0, /*End of Scope*/
/*27642*/       /*Scope*/ 106|128,1/*234*/, /*->27878*/
/*27644*/         OPC_RecordChild1, // #0 = $src1
/*27645*/         OPC_Scope, 39, /*->27686*/ // 5 children in Scope
/*27647*/           OPC_CheckChild1Type, MVT::v4i16,
/*27649*/           OPC_MoveChild2,
/*27650*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*27653*/           OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*27656*/           OPC_RecordChild1, // #1 = $Vn
/*27657*/           OPC_CheckChild1Type, MVT::v4i16,
/*27659*/           OPC_RecordChild2, // #2 = $Vm
/*27660*/           OPC_CheckChild2Type, MVT::v4i16,
/*27662*/           OPC_CheckType, MVT::v4i16,
/*27664*/           OPC_MoveParent,
/*27665*/           OPC_CheckType, MVT::v4i16,
/*27667*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*27669*/           OPC_EmitInteger, MVT::i32, 14, 
/*27672*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27675*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i16 651:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 659:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*27686*/         /*Scope*/ 39, /*->27726*/
/*27687*/           OPC_CheckChild1Type, MVT::v2i32,
/*27689*/           OPC_MoveChild2,
/*27690*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*27693*/           OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*27696*/           OPC_RecordChild1, // #1 = $Vn
/*27697*/           OPC_CheckChild1Type, MVT::v2i32,
/*27699*/           OPC_RecordChild2, // #2 = $Vm
/*27700*/           OPC_CheckChild2Type, MVT::v2i32,
/*27702*/           OPC_CheckType, MVT::v2i32,
/*27704*/           OPC_MoveParent,
/*27705*/           OPC_CheckType, MVT::v2i32,
/*27707*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*27709*/           OPC_EmitInteger, MVT::i32, 14, 
/*27712*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27715*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i32 651:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 659:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*27726*/         /*Scope*/ 39, /*->27766*/
/*27727*/           OPC_CheckChild1Type, MVT::v8i16,
/*27729*/           OPC_MoveChild2,
/*27730*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*27733*/           OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*27736*/           OPC_RecordChild1, // #1 = $Vn
/*27737*/           OPC_CheckChild1Type, MVT::v8i16,
/*27739*/           OPC_RecordChild2, // #2 = $Vm
/*27740*/           OPC_CheckChild2Type, MVT::v8i16,
/*27742*/           OPC_CheckType, MVT::v8i16,
/*27744*/           OPC_MoveParent,
/*27745*/           OPC_CheckType, MVT::v8i16,
/*27747*/           OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*27749*/           OPC_EmitInteger, MVT::i32, 14, 
/*27752*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27755*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v8i16 651:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 659:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*27766*/         /*Scope*/ 72, /*->27839*/
/*27767*/           OPC_CheckChild1Type, MVT::v4i32,
/*27769*/           OPC_MoveChild2,
/*27770*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*27773*/           OPC_CheckType, MVT::v4i32,
/*27775*/           OPC_Scope, 31, /*->27808*/ // 2 children in Scope
/*27777*/             OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*27780*/             OPC_RecordChild1, // #1 = $Vn
/*27781*/             OPC_CheckChild1Type, MVT::v4i32,
/*27783*/             OPC_RecordChild2, // #2 = $Vm
/*27784*/             OPC_CheckChild2Type, MVT::v4i32,
/*27786*/             OPC_MoveParent,
/*27787*/             OPC_CheckType, MVT::v4i32,
/*27789*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*27791*/             OPC_EmitInteger, MVT::i32, 14, 
/*27794*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27797*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 651:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 659:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*27808*/           /*Scope*/ 29, /*->27838*/
/*27809*/             OPC_CheckChild0Integer, 14|128,5/*654*/, 
/*27812*/             OPC_RecordChild1, // #1 = $Vn
/*27813*/             OPC_CheckChild1Type, MVT::v4i16,
/*27815*/             OPC_RecordChild2, // #2 = $Vm
/*27816*/             OPC_CheckChild2Type, MVT::v4i16,
/*27818*/             OPC_MoveParent,
/*27819*/             OPC_CheckType, MVT::v4i32,
/*27821*/             OPC_EmitInteger, MVT::i32, 14, 
/*27824*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27827*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 651:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 654:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*27838*/           0, /*End of Scope*/
/*27839*/         /*Scope*/ 37, /*->27877*/
/*27840*/           OPC_CheckChild1Type, MVT::v2i64,
/*27842*/           OPC_MoveChild2,
/*27843*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*27846*/           OPC_CheckChild0Integer, 14|128,5/*654*/, 
/*27849*/           OPC_RecordChild1, // #1 = $Vn
/*27850*/           OPC_CheckChild1Type, MVT::v2i32,
/*27852*/           OPC_RecordChild2, // #2 = $Vm
/*27853*/           OPC_CheckChild2Type, MVT::v2i32,
/*27855*/           OPC_CheckType, MVT::v2i64,
/*27857*/           OPC_MoveParent,
/*27858*/           OPC_CheckType, MVT::v2i64,
/*27860*/           OPC_EmitInteger, MVT::i32, 14, 
/*27863*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27866*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 651:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 654:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*27877*/         0, /*End of Scope*/
/*27878*/       /*Scope*/ 81|128,1/*209*/, /*->28089*/
/*27880*/         OPC_MoveChild1,
/*27881*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*27884*/         OPC_Scope, 6|128,1/*134*/, /*->28021*/ // 2 children in Scope
/*27887*/           OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*27890*/           OPC_RecordChild1, // #0 = $Vn
/*27891*/           OPC_SwitchType /*4 cases */, 30, MVT::v4i16,// ->27924
/*27894*/             OPC_CheckChild1Type, MVT::v4i16,
/*27896*/             OPC_RecordChild2, // #1 = $Vm
/*27897*/             OPC_CheckChild2Type, MVT::v4i16,
/*27899*/             OPC_MoveParent,
/*27900*/             OPC_RecordChild2, // #2 = $src1
/*27901*/             OPC_CheckChild2Type, MVT::v4i16,
/*27903*/             OPC_CheckType, MVT::v4i16,
/*27905*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*27907*/             OPC_EmitInteger, MVT::i32, 14, 
/*27910*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27913*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 651:iPTR, (intrinsic_wo_chain:v4i16 659:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*27924*/           /*SwitchType*/ 30, MVT::v2i32,// ->27956
/*27926*/             OPC_CheckChild1Type, MVT::v2i32,
/*27928*/             OPC_RecordChild2, // #1 = $Vm
/*27929*/             OPC_CheckChild2Type, MVT::v2i32,
/*27931*/             OPC_MoveParent,
/*27932*/             OPC_RecordChild2, // #2 = $src1
/*27933*/             OPC_CheckChild2Type, MVT::v2i32,
/*27935*/             OPC_CheckType, MVT::v2i32,
/*27937*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*27939*/             OPC_EmitInteger, MVT::i32, 14, 
/*27942*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27945*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 651:iPTR, (intrinsic_wo_chain:v2i32 659:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*27956*/           /*SwitchType*/ 30, MVT::v8i16,// ->27988
/*27958*/             OPC_CheckChild1Type, MVT::v8i16,
/*27960*/             OPC_RecordChild2, // #1 = $Vm
/*27961*/             OPC_CheckChild2Type, MVT::v8i16,
/*27963*/             OPC_MoveParent,
/*27964*/             OPC_RecordChild2, // #2 = $src1
/*27965*/             OPC_CheckChild2Type, MVT::v8i16,
/*27967*/             OPC_CheckType, MVT::v8i16,
/*27969*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*27971*/             OPC_EmitInteger, MVT::i32, 14, 
/*27974*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27977*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 651:iPTR, (intrinsic_wo_chain:v8i16 659:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*27988*/           /*SwitchType*/ 30, MVT::v4i32,// ->28020
/*27990*/             OPC_CheckChild1Type, MVT::v4i32,
/*27992*/             OPC_RecordChild2, // #1 = $Vm
/*27993*/             OPC_CheckChild2Type, MVT::v4i32,
/*27995*/             OPC_MoveParent,
/*27996*/             OPC_RecordChild2, // #2 = $src1
/*27997*/             OPC_CheckChild2Type, MVT::v4i32,
/*27999*/             OPC_CheckType, MVT::v4i32,
/*28001*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*28003*/             OPC_EmitInteger, MVT::i32, 14, 
/*28006*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28009*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 651:iPTR, (intrinsic_wo_chain:v4i32 659:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*28020*/           0, // EndSwitchType
/*28021*/         /*Scope*/ 66, /*->28088*/
/*28022*/           OPC_CheckChild0Integer, 14|128,5/*654*/, 
/*28025*/           OPC_RecordChild1, // #0 = $Vn
/*28026*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i32,// ->28057
/*28029*/             OPC_CheckChild1Type, MVT::v4i16,
/*28031*/             OPC_RecordChild2, // #1 = $Vm
/*28032*/             OPC_CheckChild2Type, MVT::v4i16,
/*28034*/             OPC_MoveParent,
/*28035*/             OPC_RecordChild2, // #2 = $src1
/*28036*/             OPC_CheckChild2Type, MVT::v4i32,
/*28038*/             OPC_CheckType, MVT::v4i32,
/*28040*/             OPC_EmitInteger, MVT::i32, 14, 
/*28043*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28046*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 651:iPTR, (intrinsic_wo_chain:v4i32 654:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*28057*/           /*SwitchType*/ 28, MVT::v2i64,// ->28087
/*28059*/             OPC_CheckChild1Type, MVT::v2i32,
/*28061*/             OPC_RecordChild2, // #1 = $Vm
/*28062*/             OPC_CheckChild2Type, MVT::v2i32,
/*28064*/             OPC_MoveParent,
/*28065*/             OPC_RecordChild2, // #2 = $src1
/*28066*/             OPC_CheckChild2Type, MVT::v2i64,
/*28068*/             OPC_CheckType, MVT::v2i64,
/*28070*/             OPC_EmitInteger, MVT::i32, 14, 
/*28073*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28076*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 651:iPTR, (intrinsic_wo_chain:v2i64 654:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                      // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*28087*/           0, // EndSwitchType
/*28088*/         0, /*End of Scope*/
/*28089*/       /*Scope*/ 75|128,1/*203*/, /*->28294*/
/*28091*/         OPC_RecordChild1, // #0 = $Vn
/*28092*/         OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->28118
/*28095*/           OPC_CheckChild1Type, MVT::v4i16,
/*28097*/           OPC_RecordChild2, // #1 = $Vm
/*28098*/           OPC_CheckChild2Type, MVT::v4i16,
/*28100*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28102*/           OPC_EmitInteger, MVT::i32, 14, 
/*28105*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28108*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 651:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*28118*/         /*SwitchType*/ 23, MVT::v2i32,// ->28143
/*28120*/           OPC_CheckChild1Type, MVT::v2i32,
/*28122*/           OPC_RecordChild2, // #1 = $Vm
/*28123*/           OPC_CheckChild2Type, MVT::v2i32,
/*28125*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28127*/           OPC_EmitInteger, MVT::i32, 14, 
/*28130*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28133*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 651:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*28143*/         /*SwitchType*/ 23, MVT::v8i16,// ->28168
/*28145*/           OPC_CheckChild1Type, MVT::v8i16,
/*28147*/           OPC_RecordChild2, // #1 = $Vm
/*28148*/           OPC_CheckChild2Type, MVT::v8i16,
/*28150*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28152*/           OPC_EmitInteger, MVT::i32, 14, 
/*28155*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28158*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 651:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*28168*/         /*SwitchType*/ 23, MVT::v4i32,// ->28193
/*28170*/           OPC_CheckChild1Type, MVT::v4i32,
/*28172*/           OPC_RecordChild2, // #1 = $Vm
/*28173*/           OPC_CheckChild2Type, MVT::v4i32,
/*28175*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28177*/           OPC_EmitInteger, MVT::i32, 14, 
/*28180*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28183*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 651:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*28193*/         /*SwitchType*/ 23, MVT::v8i8,// ->28218
/*28195*/           OPC_CheckChild1Type, MVT::v8i8,
/*28197*/           OPC_RecordChild2, // #1 = $Vm
/*28198*/           OPC_CheckChild2Type, MVT::v8i8,
/*28200*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28202*/           OPC_EmitInteger, MVT::i32, 14, 
/*28205*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28208*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 651:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*28218*/         /*SwitchType*/ 23, MVT::v16i8,// ->28243
/*28220*/           OPC_CheckChild1Type, MVT::v16i8,
/*28222*/           OPC_RecordChild2, // #1 = $Vm
/*28223*/           OPC_CheckChild2Type, MVT::v16i8,
/*28225*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28227*/           OPC_EmitInteger, MVT::i32, 14, 
/*28230*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28233*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 651:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*28243*/         /*SwitchType*/ 23, MVT::v1i64,// ->28268
/*28245*/           OPC_CheckChild1Type, MVT::v1i64,
/*28247*/           OPC_RecordChild2, // #1 = $Vm
/*28248*/           OPC_CheckChild2Type, MVT::v1i64,
/*28250*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28252*/           OPC_EmitInteger, MVT::i32, 14, 
/*28255*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28258*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 651:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*28268*/         /*SwitchType*/ 23, MVT::v2i64,// ->28293
/*28270*/           OPC_CheckChild1Type, MVT::v2i64,
/*28272*/           OPC_RecordChild2, // #1 = $Vm
/*28273*/           OPC_CheckChild2Type, MVT::v2i64,
/*28275*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28277*/           OPC_EmitInteger, MVT::i32, 14, 
/*28280*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28283*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 651:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*28293*/         0, // EndSwitchType
/*28294*/       0, /*End of Scope*/
/*28295*/     /*Scope*/ 77|128,8/*1101*/, /*->29398*/
/*28297*/       OPC_CheckChild0Integer, 31|128,5/*671*/, 
/*28300*/       OPC_RecordChild1, // #0 = $src1
/*28301*/       OPC_Scope, 36|128,1/*164*/, /*->28468*/ // 8 children in Scope
/*28304*/         OPC_CheckChild1Type, MVT::v4i16,
/*28306*/         OPC_Scope, 6|128,1/*134*/, /*->28443*/ // 2 children in Scope
/*28309*/           OPC_MoveChild2,
/*28310*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*28313*/           OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*28316*/           OPC_Scope, 46, /*->28364*/ // 3 children in Scope
/*28318*/             OPC_RecordChild1, // #1 = $Vn
/*28319*/             OPC_CheckChild1Type, MVT::v4i16,
/*28321*/             OPC_MoveChild2,
/*28322*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*28325*/             OPC_RecordChild0, // #2 = $Vm
/*28326*/             OPC_CheckChild0Type, MVT::v4i16,
/*28328*/             OPC_RecordChild1, // #3 = $lane
/*28329*/             OPC_MoveChild1,
/*28330*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28333*/             OPC_MoveParent,
/*28334*/             OPC_CheckType, MVT::v4i16,
/*28336*/             OPC_MoveParent,
/*28337*/             OPC_CheckType, MVT::v4i16,
/*28339*/             OPC_MoveParent,
/*28340*/             OPC_CheckType, MVT::v4i16,
/*28342*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*28344*/             OPC_EmitConvertToTarget, 3,
/*28346*/             OPC_EmitInteger, MVT::i32, 14, 
/*28349*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28352*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 671:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 659:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*28364*/           /*Scope*/ 46, /*->28411*/
/*28365*/             OPC_MoveChild1,
/*28366*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*28369*/             OPC_RecordChild0, // #1 = $Vm
/*28370*/             OPC_CheckChild0Type, MVT::v4i16,
/*28372*/             OPC_RecordChild1, // #2 = $lane
/*28373*/             OPC_MoveChild1,
/*28374*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28377*/             OPC_MoveParent,
/*28378*/             OPC_CheckType, MVT::v4i16,
/*28380*/             OPC_MoveParent,
/*28381*/             OPC_RecordChild2, // #3 = $Vn
/*28382*/             OPC_CheckChild2Type, MVT::v4i16,
/*28384*/             OPC_CheckType, MVT::v4i16,
/*28386*/             OPC_MoveParent,
/*28387*/             OPC_CheckType, MVT::v4i16,
/*28389*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*28391*/             OPC_EmitConvertToTarget, 2,
/*28393*/             OPC_EmitInteger, MVT::i32, 14, 
/*28396*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28399*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 671:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 659:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*28411*/           /*Scope*/ 30, /*->28442*/
/*28412*/             OPC_RecordChild1, // #1 = $Vn
/*28413*/             OPC_CheckChild1Type, MVT::v4i16,
/*28415*/             OPC_RecordChild2, // #2 = $Vm
/*28416*/             OPC_CheckChild2Type, MVT::v4i16,
/*28418*/             OPC_CheckType, MVT::v4i16,
/*28420*/             OPC_MoveParent,
/*28421*/             OPC_CheckType, MVT::v4i16,
/*28423*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*28425*/             OPC_EmitInteger, MVT::i32, 14, 
/*28428*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28431*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 671:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 659:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*28442*/           0, /*End of Scope*/
/*28443*/         /*Scope*/ 23, /*->28467*/
/*28444*/           OPC_RecordChild2, // #1 = $Vm
/*28445*/           OPC_CheckChild2Type, MVT::v4i16,
/*28447*/           OPC_CheckType, MVT::v4i16,
/*28449*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28451*/           OPC_EmitInteger, MVT::i32, 14, 
/*28454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28457*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 671:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*28467*/         0, /*End of Scope*/
/*28468*/       /*Scope*/ 36|128,1/*164*/, /*->28634*/
/*28470*/         OPC_CheckChild1Type, MVT::v2i32,
/*28472*/         OPC_Scope, 6|128,1/*134*/, /*->28609*/ // 2 children in Scope
/*28475*/           OPC_MoveChild2,
/*28476*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*28479*/           OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*28482*/           OPC_Scope, 46, /*->28530*/ // 3 children in Scope
/*28484*/             OPC_RecordChild1, // #1 = $Vn
/*28485*/             OPC_CheckChild1Type, MVT::v2i32,
/*28487*/             OPC_MoveChild2,
/*28488*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*28491*/             OPC_RecordChild0, // #2 = $Vm
/*28492*/             OPC_CheckChild0Type, MVT::v2i32,
/*28494*/             OPC_RecordChild1, // #3 = $lane
/*28495*/             OPC_MoveChild1,
/*28496*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28499*/             OPC_MoveParent,
/*28500*/             OPC_CheckType, MVT::v2i32,
/*28502*/             OPC_MoveParent,
/*28503*/             OPC_CheckType, MVT::v2i32,
/*28505*/             OPC_MoveParent,
/*28506*/             OPC_CheckType, MVT::v2i32,
/*28508*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*28510*/             OPC_EmitConvertToTarget, 3,
/*28512*/             OPC_EmitInteger, MVT::i32, 14, 
/*28515*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28518*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 671:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 659:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*28530*/           /*Scope*/ 46, /*->28577*/
/*28531*/             OPC_MoveChild1,
/*28532*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*28535*/             OPC_RecordChild0, // #1 = $Vm
/*28536*/             OPC_CheckChild0Type, MVT::v2i32,
/*28538*/             OPC_RecordChild1, // #2 = $lane
/*28539*/             OPC_MoveChild1,
/*28540*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28543*/             OPC_MoveParent,
/*28544*/             OPC_CheckType, MVT::v2i32,
/*28546*/             OPC_MoveParent,
/*28547*/             OPC_RecordChild2, // #3 = $Vn
/*28548*/             OPC_CheckChild2Type, MVT::v2i32,
/*28550*/             OPC_CheckType, MVT::v2i32,
/*28552*/             OPC_MoveParent,
/*28553*/             OPC_CheckType, MVT::v2i32,
/*28555*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*28557*/             OPC_EmitConvertToTarget, 2,
/*28559*/             OPC_EmitInteger, MVT::i32, 14, 
/*28562*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28565*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 671:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 659:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*28577*/           /*Scope*/ 30, /*->28608*/
/*28578*/             OPC_RecordChild1, // #1 = $Vn
/*28579*/             OPC_CheckChild1Type, MVT::v2i32,
/*28581*/             OPC_RecordChild2, // #2 = $Vm
/*28582*/             OPC_CheckChild2Type, MVT::v2i32,
/*28584*/             OPC_CheckType, MVT::v2i32,
/*28586*/             OPC_MoveParent,
/*28587*/             OPC_CheckType, MVT::v2i32,
/*28589*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*28591*/             OPC_EmitInteger, MVT::i32, 14, 
/*28594*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28597*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 671:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 659:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*28608*/           0, /*End of Scope*/
/*28609*/         /*Scope*/ 23, /*->28633*/
/*28610*/           OPC_RecordChild2, // #1 = $Vm
/*28611*/           OPC_CheckChild2Type, MVT::v2i32,
/*28613*/           OPC_CheckType, MVT::v2i32,
/*28615*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28617*/           OPC_EmitInteger, MVT::i32, 14, 
/*28620*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28623*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 671:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*28633*/         0, /*End of Scope*/
/*28634*/       /*Scope*/ 69|128,2/*325*/, /*->28961*/
/*28636*/         OPC_CheckChild1Type, MVT::v4i32,
/*28638*/         OPC_Scope, 39|128,2/*295*/, /*->28936*/ // 2 children in Scope
/*28641*/           OPC_MoveChild2,
/*28642*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*28645*/           OPC_Scope, 124, /*->28771*/ // 2 children in Scope
/*28647*/             OPC_CheckChild0Integer, 14|128,5/*654*/, 
/*28650*/             OPC_Scope, 44, /*->28696*/ // 3 children in Scope
/*28652*/               OPC_RecordChild1, // #1 = $Vn
/*28653*/               OPC_CheckChild1Type, MVT::v4i16,
/*28655*/               OPC_MoveChild2,
/*28656*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*28659*/               OPC_RecordChild0, // #2 = $Vm
/*28660*/               OPC_CheckChild0Type, MVT::v4i16,
/*28662*/               OPC_RecordChild1, // #3 = $lane
/*28663*/               OPC_MoveChild1,
/*28664*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28667*/               OPC_MoveParent,
/*28668*/               OPC_CheckType, MVT::v4i16,
/*28670*/               OPC_MoveParent,
/*28671*/               OPC_CheckType, MVT::v4i32,
/*28673*/               OPC_MoveParent,
/*28674*/               OPC_CheckType, MVT::v4i32,
/*28676*/               OPC_EmitConvertToTarget, 3,
/*28678*/               OPC_EmitInteger, MVT::i32, 14, 
/*28681*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28684*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 671:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 654:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*28696*/             /*Scope*/ 44, /*->28741*/
/*28697*/               OPC_MoveChild1,
/*28698*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*28701*/               OPC_RecordChild0, // #1 = $Vm
/*28702*/               OPC_CheckChild0Type, MVT::v4i16,
/*28704*/               OPC_RecordChild1, // #2 = $lane
/*28705*/               OPC_MoveChild1,
/*28706*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28709*/               OPC_MoveParent,
/*28710*/               OPC_CheckType, MVT::v4i16,
/*28712*/               OPC_MoveParent,
/*28713*/               OPC_RecordChild2, // #3 = $Vn
/*28714*/               OPC_CheckChild2Type, MVT::v4i16,
/*28716*/               OPC_CheckType, MVT::v4i32,
/*28718*/               OPC_MoveParent,
/*28719*/               OPC_CheckType, MVT::v4i32,
/*28721*/               OPC_EmitConvertToTarget, 2,
/*28723*/               OPC_EmitInteger, MVT::i32, 14, 
/*28726*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28729*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 671:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 654:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*28741*/             /*Scope*/ 28, /*->28770*/
/*28742*/               OPC_RecordChild1, // #1 = $Vn
/*28743*/               OPC_CheckChild1Type, MVT::v4i16,
/*28745*/               OPC_RecordChild2, // #2 = $Vm
/*28746*/               OPC_CheckChild2Type, MVT::v4i16,
/*28748*/               OPC_CheckType, MVT::v4i32,
/*28750*/               OPC_MoveParent,
/*28751*/               OPC_CheckType, MVT::v4i32,
/*28753*/               OPC_EmitInteger, MVT::i32, 14, 
/*28756*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28759*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 671:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 654:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                        // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*28770*/             0, /*End of Scope*/
/*28771*/           /*Scope*/ 34|128,1/*162*/, /*->28935*/
/*28773*/             OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*28776*/             OPC_Scope, 62, /*->28840*/ // 3 children in Scope
/*28778*/               OPC_RecordChild1, // #1 = $src2
/*28779*/               OPC_CheckChild1Type, MVT::v4i32,
/*28781*/               OPC_MoveChild2,
/*28782*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*28785*/               OPC_RecordChild0, // #2 = $src3
/*28786*/               OPC_CheckChild0Type, MVT::v4i32,
/*28788*/               OPC_RecordChild1, // #3 = $lane
/*28789*/               OPC_MoveChild1,
/*28790*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28793*/               OPC_MoveParent,
/*28794*/               OPC_CheckType, MVT::v4i32,
/*28796*/               OPC_MoveParent,
/*28797*/               OPC_CheckType, MVT::v4i32,
/*28799*/               OPC_MoveParent,
/*28800*/               OPC_CheckType, MVT::v4i32,
/*28802*/               OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*28804*/               OPC_EmitConvertToTarget, 3,
/*28806*/               OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*28809*/               OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*28817*/               OPC_EmitConvertToTarget, 3,
/*28819*/               OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*28822*/               OPC_EmitInteger, MVT::i32, 14, 
/*28825*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28828*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 671:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 659:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*28840*/             /*Scope*/ 62, /*->28903*/
/*28841*/               OPC_MoveChild1,
/*28842*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*28845*/               OPC_RecordChild0, // #1 = $src3
/*28846*/               OPC_CheckChild0Type, MVT::v4i32,
/*28848*/               OPC_RecordChild1, // #2 = $lane
/*28849*/               OPC_MoveChild1,
/*28850*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28853*/               OPC_MoveParent,
/*28854*/               OPC_CheckType, MVT::v4i32,
/*28856*/               OPC_MoveParent,
/*28857*/               OPC_RecordChild2, // #3 = $src2
/*28858*/               OPC_CheckChild2Type, MVT::v4i32,
/*28860*/               OPC_CheckType, MVT::v4i32,
/*28862*/               OPC_MoveParent,
/*28863*/               OPC_CheckType, MVT::v4i32,
/*28865*/               OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*28867*/               OPC_EmitConvertToTarget, 2,
/*28869*/               OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*28872*/               OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*28880*/               OPC_EmitConvertToTarget, 2,
/*28882*/               OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*28885*/               OPC_EmitInteger, MVT::i32, 14, 
/*28888*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28891*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 671:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 659:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*28903*/             /*Scope*/ 30, /*->28934*/
/*28904*/               OPC_RecordChild1, // #1 = $Vn
/*28905*/               OPC_CheckChild1Type, MVT::v4i32,
/*28907*/               OPC_RecordChild2, // #2 = $Vm
/*28908*/               OPC_CheckChild2Type, MVT::v4i32,
/*28910*/               OPC_CheckType, MVT::v4i32,
/*28912*/               OPC_MoveParent,
/*28913*/               OPC_CheckType, MVT::v4i32,
/*28915*/               OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*28917*/               OPC_EmitInteger, MVT::i32, 14, 
/*28920*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28923*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv4i32), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 671:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 659:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                        // Dst: (VQRDMLSHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*28934*/             0, /*End of Scope*/
/*28935*/           0, /*End of Scope*/
/*28936*/         /*Scope*/ 23, /*->28960*/
/*28937*/           OPC_RecordChild2, // #1 = $Vm
/*28938*/           OPC_CheckChild2Type, MVT::v4i32,
/*28940*/           OPC_CheckType, MVT::v4i32,
/*28942*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*28944*/           OPC_EmitInteger, MVT::i32, 14, 
/*28947*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28950*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 671:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*28960*/         0, /*End of Scope*/
/*28961*/       /*Scope*/ 30|128,1/*158*/, /*->29121*/
/*28963*/         OPC_CheckChild1Type, MVT::v2i64,
/*28965*/         OPC_Scope, 0|128,1/*128*/, /*->29096*/ // 2 children in Scope
/*28968*/           OPC_MoveChild2,
/*28969*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*28972*/           OPC_CheckChild0Integer, 14|128,5/*654*/, 
/*28975*/           OPC_Scope, 44, /*->29021*/ // 3 children in Scope
/*28977*/             OPC_RecordChild1, // #1 = $Vn
/*28978*/             OPC_CheckChild1Type, MVT::v2i32,
/*28980*/             OPC_MoveChild2,
/*28981*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*28984*/             OPC_RecordChild0, // #2 = $Vm
/*28985*/             OPC_CheckChild0Type, MVT::v2i32,
/*28987*/             OPC_RecordChild1, // #3 = $lane
/*28988*/             OPC_MoveChild1,
/*28989*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28992*/             OPC_MoveParent,
/*28993*/             OPC_CheckType, MVT::v2i32,
/*28995*/             OPC_MoveParent,
/*28996*/             OPC_CheckType, MVT::v2i64,
/*28998*/             OPC_MoveParent,
/*28999*/             OPC_CheckType, MVT::v2i64,
/*29001*/             OPC_EmitConvertToTarget, 3,
/*29003*/             OPC_EmitInteger, MVT::i32, 14, 
/*29006*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29009*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 671:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 654:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*29021*/           /*Scope*/ 44, /*->29066*/
/*29022*/             OPC_MoveChild1,
/*29023*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*29026*/             OPC_RecordChild0, // #1 = $Vm
/*29027*/             OPC_CheckChild0Type, MVT::v2i32,
/*29029*/             OPC_RecordChild1, // #2 = $lane
/*29030*/             OPC_MoveChild1,
/*29031*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29034*/             OPC_MoveParent,
/*29035*/             OPC_CheckType, MVT::v2i32,
/*29037*/             OPC_MoveParent,
/*29038*/             OPC_RecordChild2, // #3 = $Vn
/*29039*/             OPC_CheckChild2Type, MVT::v2i32,
/*29041*/             OPC_CheckType, MVT::v2i64,
/*29043*/             OPC_MoveParent,
/*29044*/             OPC_CheckType, MVT::v2i64,
/*29046*/             OPC_EmitConvertToTarget, 2,
/*29048*/             OPC_EmitInteger, MVT::i32, 14, 
/*29051*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29054*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 671:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 654:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*29066*/           /*Scope*/ 28, /*->29095*/
/*29067*/             OPC_RecordChild1, // #1 = $Vn
/*29068*/             OPC_CheckChild1Type, MVT::v2i32,
/*29070*/             OPC_RecordChild2, // #2 = $Vm
/*29071*/             OPC_CheckChild2Type, MVT::v2i32,
/*29073*/             OPC_CheckType, MVT::v2i64,
/*29075*/             OPC_MoveParent,
/*29076*/             OPC_CheckType, MVT::v2i64,
/*29078*/             OPC_EmitInteger, MVT::i32, 14, 
/*29081*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29084*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 671:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 654:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*29095*/           0, /*End of Scope*/
/*29096*/         /*Scope*/ 23, /*->29120*/
/*29097*/           OPC_RecordChild2, // #1 = $Vm
/*29098*/           OPC_CheckChild2Type, MVT::v2i64,
/*29100*/           OPC_CheckType, MVT::v2i64,
/*29102*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29104*/           OPC_EmitInteger, MVT::i32, 14, 
/*29107*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29110*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 671:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*29120*/         0, /*End of Scope*/
/*29121*/       /*Scope*/ 68|128,1/*196*/, /*->29319*/
/*29123*/         OPC_CheckChild1Type, MVT::v8i16,
/*29125*/         OPC_Scope, 38|128,1/*166*/, /*->29294*/ // 2 children in Scope
/*29128*/           OPC_MoveChild2,
/*29129*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*29132*/           OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*29135*/           OPC_Scope, 62, /*->29199*/ // 3 children in Scope
/*29137*/             OPC_RecordChild1, // #1 = $src2
/*29138*/             OPC_CheckChild1Type, MVT::v8i16,
/*29140*/             OPC_MoveChild2,
/*29141*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*29144*/             OPC_RecordChild0, // #2 = $src3
/*29145*/             OPC_CheckChild0Type, MVT::v8i16,
/*29147*/             OPC_RecordChild1, // #3 = $lane
/*29148*/             OPC_MoveChild1,
/*29149*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29152*/             OPC_MoveParent,
/*29153*/             OPC_CheckType, MVT::v8i16,
/*29155*/             OPC_MoveParent,
/*29156*/             OPC_CheckType, MVT::v8i16,
/*29158*/             OPC_MoveParent,
/*29159*/             OPC_CheckType, MVT::v8i16,
/*29161*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*29163*/             OPC_EmitConvertToTarget, 3,
/*29165*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*29168*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*29176*/             OPC_EmitConvertToTarget, 3,
/*29178*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*29181*/             OPC_EmitInteger, MVT::i32, 14, 
/*29184*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29187*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 671:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 659:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*29199*/           /*Scope*/ 62, /*->29262*/
/*29200*/             OPC_MoveChild1,
/*29201*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*29204*/             OPC_RecordChild0, // #1 = $src3
/*29205*/             OPC_CheckChild0Type, MVT::v8i16,
/*29207*/             OPC_RecordChild1, // #2 = $lane
/*29208*/             OPC_MoveChild1,
/*29209*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29212*/             OPC_MoveParent,
/*29213*/             OPC_CheckType, MVT::v8i16,
/*29215*/             OPC_MoveParent,
/*29216*/             OPC_RecordChild2, // #3 = $src2
/*29217*/             OPC_CheckChild2Type, MVT::v8i16,
/*29219*/             OPC_CheckType, MVT::v8i16,
/*29221*/             OPC_MoveParent,
/*29222*/             OPC_CheckType, MVT::v8i16,
/*29224*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*29226*/             OPC_EmitConvertToTarget, 2,
/*29228*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*29231*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*29239*/             OPC_EmitConvertToTarget, 2,
/*29241*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*29244*/             OPC_EmitInteger, MVT::i32, 14, 
/*29247*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29250*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 671:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 659:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*29262*/           /*Scope*/ 30, /*->29293*/
/*29263*/             OPC_RecordChild1, // #1 = $Vn
/*29264*/             OPC_CheckChild1Type, MVT::v8i16,
/*29266*/             OPC_RecordChild2, // #2 = $Vm
/*29267*/             OPC_CheckChild2Type, MVT::v8i16,
/*29269*/             OPC_CheckType, MVT::v8i16,
/*29271*/             OPC_MoveParent,
/*29272*/             OPC_CheckType, MVT::v8i16,
/*29274*/             OPC_CheckPatternPredicate, 36, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*29276*/             OPC_EmitInteger, MVT::i32, 14, 
/*29279*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29282*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 671:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 659:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*29293*/           0, /*End of Scope*/
/*29294*/         /*Scope*/ 23, /*->29318*/
/*29295*/           OPC_RecordChild2, // #1 = $Vm
/*29296*/           OPC_CheckChild2Type, MVT::v8i16,
/*29298*/           OPC_CheckType, MVT::v8i16,
/*29300*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29302*/           OPC_EmitInteger, MVT::i32, 14, 
/*29305*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29308*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 671:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*29318*/         0, /*End of Scope*/
/*29319*/       /*Scope*/ 25, /*->29345*/
/*29320*/         OPC_CheckChild1Type, MVT::v8i8,
/*29322*/         OPC_RecordChild2, // #1 = $Vm
/*29323*/         OPC_CheckChild2Type, MVT::v8i8,
/*29325*/         OPC_CheckType, MVT::v8i8,
/*29327*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29329*/         OPC_EmitInteger, MVT::i32, 14, 
/*29332*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29335*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 671:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*29345*/       /*Scope*/ 25, /*->29371*/
/*29346*/         OPC_CheckChild1Type, MVT::v16i8,
/*29348*/         OPC_RecordChild2, // #1 = $Vm
/*29349*/         OPC_CheckChild2Type, MVT::v16i8,
/*29351*/         OPC_CheckType, MVT::v16i8,
/*29353*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29355*/         OPC_EmitInteger, MVT::i32, 14, 
/*29358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29361*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 671:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*29371*/       /*Scope*/ 25, /*->29397*/
/*29372*/         OPC_CheckChild1Type, MVT::v1i64,
/*29374*/         OPC_RecordChild2, // #1 = $Vm
/*29375*/         OPC_CheckChild2Type, MVT::v1i64,
/*29377*/         OPC_CheckType, MVT::v1i64,
/*29379*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29381*/         OPC_EmitInteger, MVT::i32, 14, 
/*29384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29387*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 671:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*29397*/       0, /*End of Scope*/
/*29398*/     /*Scope*/ 17|128,5/*657*/, /*->30057*/
/*29400*/       OPC_CheckChild0Integer, 13|128,5/*653*/, 
/*29403*/       OPC_Scope, 43|128,1/*171*/, /*->29577*/ // 5 children in Scope
/*29406*/         OPC_RecordChild1, // #0 = $Vn
/*29407*/         OPC_Scope, 41, /*->29450*/ // 4 children in Scope
/*29409*/           OPC_CheckChild1Type, MVT::v4i16,
/*29411*/           OPC_MoveChild2,
/*29412*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*29415*/           OPC_RecordChild0, // #1 = $Vm
/*29416*/           OPC_CheckChild0Type, MVT::v4i16,
/*29418*/           OPC_RecordChild1, // #2 = $lane
/*29419*/           OPC_MoveChild1,
/*29420*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29423*/           OPC_MoveParent,
/*29424*/           OPC_CheckType, MVT::v4i16,
/*29426*/           OPC_MoveParent,
/*29427*/           OPC_CheckType, MVT::v4i16,
/*29429*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29431*/           OPC_EmitConvertToTarget, 2,
/*29433*/           OPC_EmitInteger, MVT::i32, 14, 
/*29436*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29439*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 653:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*29450*/         /*Scope*/ 41, /*->29492*/
/*29451*/           OPC_CheckChild1Type, MVT::v2i32,
/*29453*/           OPC_MoveChild2,
/*29454*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*29457*/           OPC_RecordChild0, // #1 = $Vm
/*29458*/           OPC_CheckChild0Type, MVT::v2i32,
/*29460*/           OPC_RecordChild1, // #2 = $lane
/*29461*/           OPC_MoveChild1,
/*29462*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29465*/           OPC_MoveParent,
/*29466*/           OPC_CheckType, MVT::v2i32,
/*29468*/           OPC_MoveParent,
/*29469*/           OPC_CheckType, MVT::v2i32,
/*29471*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29473*/           OPC_EmitConvertToTarget, 2,
/*29475*/           OPC_EmitInteger, MVT::i32, 14, 
/*29478*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29481*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 653:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*29492*/         /*Scope*/ 41, /*->29534*/
/*29493*/           OPC_CheckChild1Type, MVT::v8i16,
/*29495*/           OPC_MoveChild2,
/*29496*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*29499*/           OPC_RecordChild0, // #1 = $Vm
/*29500*/           OPC_CheckChild0Type, MVT::v4i16,
/*29502*/           OPC_RecordChild1, // #2 = $lane
/*29503*/           OPC_MoveChild1,
/*29504*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29507*/           OPC_MoveParent,
/*29508*/           OPC_CheckType, MVT::v8i16,
/*29510*/           OPC_MoveParent,
/*29511*/           OPC_CheckType, MVT::v8i16,
/*29513*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29515*/           OPC_EmitConvertToTarget, 2,
/*29517*/           OPC_EmitInteger, MVT::i32, 14, 
/*29520*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29523*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 653:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*29534*/         /*Scope*/ 41, /*->29576*/
/*29535*/           OPC_CheckChild1Type, MVT::v4i32,
/*29537*/           OPC_MoveChild2,
/*29538*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*29541*/           OPC_RecordChild0, // #1 = $Vm
/*29542*/           OPC_CheckChild0Type, MVT::v2i32,
/*29544*/           OPC_RecordChild1, // #2 = $lane
/*29545*/           OPC_MoveChild1,
/*29546*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29549*/           OPC_MoveParent,
/*29550*/           OPC_CheckType, MVT::v4i32,
/*29552*/           OPC_MoveParent,
/*29553*/           OPC_CheckType, MVT::v4i32,
/*29555*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29557*/           OPC_EmitConvertToTarget, 2,
/*29559*/           OPC_EmitInteger, MVT::i32, 14, 
/*29562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29565*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 653:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*29576*/         0, /*End of Scope*/
/*29577*/       /*Scope*/ 17|128,1/*145*/, /*->29724*/
/*29579*/         OPC_MoveChild1,
/*29580*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*29583*/         OPC_RecordChild0, // #0 = $Vm
/*29584*/         OPC_Scope, 68, /*->29654*/ // 2 children in Scope
/*29586*/           OPC_CheckChild0Type, MVT::v4i16,
/*29588*/           OPC_RecordChild1, // #1 = $lane
/*29589*/           OPC_MoveChild1,
/*29590*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29593*/           OPC_MoveParent,
/*29594*/           OPC_SwitchType /*2 cases */, 27, MVT::v4i16,// ->29624
/*29597*/             OPC_MoveParent,
/*29598*/             OPC_RecordChild2, // #2 = $Vn
/*29599*/             OPC_CheckChild2Type, MVT::v4i16,
/*29601*/             OPC_CheckType, MVT::v4i16,
/*29603*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29605*/             OPC_EmitConvertToTarget, 1,
/*29607*/             OPC_EmitInteger, MVT::i32, 14, 
/*29610*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29613*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 653:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*29624*/           /*SwitchType*/ 27, MVT::v8i16,// ->29653
/*29626*/             OPC_MoveParent,
/*29627*/             OPC_RecordChild2, // #2 = $Vn
/*29628*/             OPC_CheckChild2Type, MVT::v8i16,
/*29630*/             OPC_CheckType, MVT::v8i16,
/*29632*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29634*/             OPC_EmitConvertToTarget, 1,
/*29636*/             OPC_EmitInteger, MVT::i32, 14, 
/*29639*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29642*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 653:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*29653*/           0, // EndSwitchType
/*29654*/         /*Scope*/ 68, /*->29723*/
/*29655*/           OPC_CheckChild0Type, MVT::v2i32,
/*29657*/           OPC_RecordChild1, // #1 = $lane
/*29658*/           OPC_MoveChild1,
/*29659*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29662*/           OPC_MoveParent,
/*29663*/           OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->29693
/*29666*/             OPC_MoveParent,
/*29667*/             OPC_RecordChild2, // #2 = $Vn
/*29668*/             OPC_CheckChild2Type, MVT::v2i32,
/*29670*/             OPC_CheckType, MVT::v2i32,
/*29672*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29674*/             OPC_EmitConvertToTarget, 1,
/*29676*/             OPC_EmitInteger, MVT::i32, 14, 
/*29679*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29682*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 653:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*29693*/           /*SwitchType*/ 27, MVT::v4i32,// ->29722
/*29695*/             OPC_MoveParent,
/*29696*/             OPC_RecordChild2, // #2 = $Vn
/*29697*/             OPC_CheckChild2Type, MVT::v4i32,
/*29699*/             OPC_CheckType, MVT::v4i32,
/*29701*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29703*/             OPC_EmitConvertToTarget, 1,
/*29705*/             OPC_EmitInteger, MVT::i32, 14, 
/*29708*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29711*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 653:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*29722*/           0, // EndSwitchType
/*29723*/         0, /*End of Scope*/
/*29724*/       /*Scope*/ 115, /*->29840*/
/*29725*/         OPC_RecordChild1, // #0 = $src1
/*29726*/         OPC_Scope, 55, /*->29783*/ // 2 children in Scope
/*29728*/           OPC_CheckChild1Type, MVT::v8i16,
/*29730*/           OPC_MoveChild2,
/*29731*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*29734*/           OPC_RecordChild0, // #1 = $src2
/*29735*/           OPC_CheckChild0Type, MVT::v8i16,
/*29737*/           OPC_RecordChild1, // #2 = $lane
/*29738*/           OPC_MoveChild1,
/*29739*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29742*/           OPC_MoveParent,
/*29743*/           OPC_CheckType, MVT::v8i16,
/*29745*/           OPC_MoveParent,
/*29746*/           OPC_CheckType, MVT::v8i16,
/*29748*/           OPC_EmitConvertToTarget, 2,
/*29750*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*29753*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*29761*/           OPC_EmitConvertToTarget, 2,
/*29763*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*29766*/           OPC_EmitInteger, MVT::i32, 14, 
/*29769*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29772*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 653:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*29783*/         /*Scope*/ 55, /*->29839*/
/*29784*/           OPC_CheckChild1Type, MVT::v4i32,
/*29786*/           OPC_MoveChild2,
/*29787*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*29790*/           OPC_RecordChild0, // #1 = $src2
/*29791*/           OPC_CheckChild0Type, MVT::v4i32,
/*29793*/           OPC_RecordChild1, // #2 = $lane
/*29794*/           OPC_MoveChild1,
/*29795*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29798*/           OPC_MoveParent,
/*29799*/           OPC_CheckType, MVT::v4i32,
/*29801*/           OPC_MoveParent,
/*29802*/           OPC_CheckType, MVT::v4i32,
/*29804*/           OPC_EmitConvertToTarget, 2,
/*29806*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*29809*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*29817*/           OPC_EmitConvertToTarget, 2,
/*29819*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*29822*/           OPC_EmitInteger, MVT::i32, 14, 
/*29825*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29828*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 653:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*29839*/         0, /*End of Scope*/
/*29840*/       /*Scope*/ 111, /*->29952*/
/*29841*/         OPC_MoveChild1,
/*29842*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*29845*/         OPC_RecordChild0, // #0 = $src2
/*29846*/         OPC_Scope, 51, /*->29899*/ // 2 children in Scope
/*29848*/           OPC_CheckChild0Type, MVT::v8i16,
/*29850*/           OPC_RecordChild1, // #1 = $lane
/*29851*/           OPC_MoveChild1,
/*29852*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29855*/           OPC_MoveParent,
/*29856*/           OPC_CheckType, MVT::v8i16,
/*29858*/           OPC_MoveParent,
/*29859*/           OPC_RecordChild2, // #2 = $src1
/*29860*/           OPC_CheckChild2Type, MVT::v8i16,
/*29862*/           OPC_CheckType, MVT::v8i16,
/*29864*/           OPC_EmitConvertToTarget, 1,
/*29866*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*29869*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*29877*/           OPC_EmitConvertToTarget, 1,
/*29879*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*29882*/           OPC_EmitInteger, MVT::i32, 14, 
/*29885*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29888*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 653:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*29899*/         /*Scope*/ 51, /*->29951*/
/*29900*/           OPC_CheckChild0Type, MVT::v4i32,
/*29902*/           OPC_RecordChild1, // #1 = $lane
/*29903*/           OPC_MoveChild1,
/*29904*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29907*/           OPC_MoveParent,
/*29908*/           OPC_CheckType, MVT::v4i32,
/*29910*/           OPC_MoveParent,
/*29911*/           OPC_RecordChild2, // #2 = $src1
/*29912*/           OPC_CheckChild2Type, MVT::v4i32,
/*29914*/           OPC_CheckType, MVT::v4i32,
/*29916*/           OPC_EmitConvertToTarget, 1,
/*29918*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*29921*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*29929*/           OPC_EmitConvertToTarget, 1,
/*29931*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*29934*/           OPC_EmitInteger, MVT::i32, 14, 
/*29937*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29940*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 653:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*29951*/         0, /*End of Scope*/
/*29952*/       /*Scope*/ 103, /*->30056*/
/*29953*/         OPC_RecordChild1, // #0 = $Vn
/*29954*/         OPC_SwitchType /*4 cases */, 23, MVT::v4i16,// ->29980
/*29957*/           OPC_CheckChild1Type, MVT::v4i16,
/*29959*/           OPC_RecordChild2, // #1 = $Vm
/*29960*/           OPC_CheckChild2Type, MVT::v4i16,
/*29962*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29964*/           OPC_EmitInteger, MVT::i32, 14, 
/*29967*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29970*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 653:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*29980*/         /*SwitchType*/ 23, MVT::v2i32,// ->30005
/*29982*/           OPC_CheckChild1Type, MVT::v2i32,
/*29984*/           OPC_RecordChild2, // #1 = $Vm
/*29985*/           OPC_CheckChild2Type, MVT::v2i32,
/*29987*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*29989*/           OPC_EmitInteger, MVT::i32, 14, 
/*29992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29995*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 653:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*30005*/         /*SwitchType*/ 23, MVT::v8i16,// ->30030
/*30007*/           OPC_CheckChild1Type, MVT::v8i16,
/*30009*/           OPC_RecordChild2, // #1 = $Vm
/*30010*/           OPC_CheckChild2Type, MVT::v8i16,
/*30012*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30014*/           OPC_EmitInteger, MVT::i32, 14, 
/*30017*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30020*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 653:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*30030*/         /*SwitchType*/ 23, MVT::v4i32,// ->30055
/*30032*/           OPC_CheckChild1Type, MVT::v4i32,
/*30034*/           OPC_RecordChild2, // #1 = $Vm
/*30035*/           OPC_CheckChild2Type, MVT::v4i32,
/*30037*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30039*/           OPC_EmitInteger, MVT::i32, 14, 
/*30042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30045*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 653:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*30055*/         0, // EndSwitchType
/*30056*/       0, /*End of Scope*/
/*30057*/     /*Scope*/ 17|128,5/*657*/, /*->30716*/
/*30059*/       OPC_CheckChild0Integer, 19|128,5/*659*/, 
/*30062*/       OPC_Scope, 43|128,1/*171*/, /*->30236*/ // 5 children in Scope
/*30065*/         OPC_RecordChild1, // #0 = $Vn
/*30066*/         OPC_Scope, 41, /*->30109*/ // 4 children in Scope
/*30068*/           OPC_CheckChild1Type, MVT::v4i16,
/*30070*/           OPC_MoveChild2,
/*30071*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30074*/           OPC_RecordChild0, // #1 = $Vm
/*30075*/           OPC_CheckChild0Type, MVT::v4i16,
/*30077*/           OPC_RecordChild1, // #2 = $lane
/*30078*/           OPC_MoveChild1,
/*30079*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30082*/           OPC_MoveParent,
/*30083*/           OPC_CheckType, MVT::v4i16,
/*30085*/           OPC_MoveParent,
/*30086*/           OPC_CheckType, MVT::v4i16,
/*30088*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30090*/           OPC_EmitConvertToTarget, 2,
/*30092*/           OPC_EmitInteger, MVT::i32, 14, 
/*30095*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30098*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 659:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*30109*/         /*Scope*/ 41, /*->30151*/
/*30110*/           OPC_CheckChild1Type, MVT::v2i32,
/*30112*/           OPC_MoveChild2,
/*30113*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30116*/           OPC_RecordChild0, // #1 = $Vm
/*30117*/           OPC_CheckChild0Type, MVT::v2i32,
/*30119*/           OPC_RecordChild1, // #2 = $lane
/*30120*/           OPC_MoveChild1,
/*30121*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30124*/           OPC_MoveParent,
/*30125*/           OPC_CheckType, MVT::v2i32,
/*30127*/           OPC_MoveParent,
/*30128*/           OPC_CheckType, MVT::v2i32,
/*30130*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30132*/           OPC_EmitConvertToTarget, 2,
/*30134*/           OPC_EmitInteger, MVT::i32, 14, 
/*30137*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30140*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 659:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*30151*/         /*Scope*/ 41, /*->30193*/
/*30152*/           OPC_CheckChild1Type, MVT::v8i16,
/*30154*/           OPC_MoveChild2,
/*30155*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30158*/           OPC_RecordChild0, // #1 = $Vm
/*30159*/           OPC_CheckChild0Type, MVT::v4i16,
/*30161*/           OPC_RecordChild1, // #2 = $lane
/*30162*/           OPC_MoveChild1,
/*30163*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30166*/           OPC_MoveParent,
/*30167*/           OPC_CheckType, MVT::v8i16,
/*30169*/           OPC_MoveParent,
/*30170*/           OPC_CheckType, MVT::v8i16,
/*30172*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30174*/           OPC_EmitConvertToTarget, 2,
/*30176*/           OPC_EmitInteger, MVT::i32, 14, 
/*30179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30182*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 659:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*30193*/         /*Scope*/ 41, /*->30235*/
/*30194*/           OPC_CheckChild1Type, MVT::v4i32,
/*30196*/           OPC_MoveChild2,
/*30197*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30200*/           OPC_RecordChild0, // #1 = $Vm
/*30201*/           OPC_CheckChild0Type, MVT::v2i32,
/*30203*/           OPC_RecordChild1, // #2 = $lane
/*30204*/           OPC_MoveChild1,
/*30205*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30208*/           OPC_MoveParent,
/*30209*/           OPC_CheckType, MVT::v4i32,
/*30211*/           OPC_MoveParent,
/*30212*/           OPC_CheckType, MVT::v4i32,
/*30214*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30216*/           OPC_EmitConvertToTarget, 2,
/*30218*/           OPC_EmitInteger, MVT::i32, 14, 
/*30221*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30224*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 659:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*30235*/         0, /*End of Scope*/
/*30236*/       /*Scope*/ 17|128,1/*145*/, /*->30383*/
/*30238*/         OPC_MoveChild1,
/*30239*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30242*/         OPC_RecordChild0, // #0 = $Vm
/*30243*/         OPC_Scope, 68, /*->30313*/ // 2 children in Scope
/*30245*/           OPC_CheckChild0Type, MVT::v4i16,
/*30247*/           OPC_RecordChild1, // #1 = $lane
/*30248*/           OPC_MoveChild1,
/*30249*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30252*/           OPC_MoveParent,
/*30253*/           OPC_SwitchType /*2 cases */, 27, MVT::v4i16,// ->30283
/*30256*/             OPC_MoveParent,
/*30257*/             OPC_RecordChild2, // #2 = $Vn
/*30258*/             OPC_CheckChild2Type, MVT::v4i16,
/*30260*/             OPC_CheckType, MVT::v4i16,
/*30262*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30264*/             OPC_EmitConvertToTarget, 1,
/*30266*/             OPC_EmitInteger, MVT::i32, 14, 
/*30269*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30272*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 659:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*30283*/           /*SwitchType*/ 27, MVT::v8i16,// ->30312
/*30285*/             OPC_MoveParent,
/*30286*/             OPC_RecordChild2, // #2 = $Vn
/*30287*/             OPC_CheckChild2Type, MVT::v8i16,
/*30289*/             OPC_CheckType, MVT::v8i16,
/*30291*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30293*/             OPC_EmitConvertToTarget, 1,
/*30295*/             OPC_EmitInteger, MVT::i32, 14, 
/*30298*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30301*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 659:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*30312*/           0, // EndSwitchType
/*30313*/         /*Scope*/ 68, /*->30382*/
/*30314*/           OPC_CheckChild0Type, MVT::v2i32,
/*30316*/           OPC_RecordChild1, // #1 = $lane
/*30317*/           OPC_MoveChild1,
/*30318*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30321*/           OPC_MoveParent,
/*30322*/           OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->30352
/*30325*/             OPC_MoveParent,
/*30326*/             OPC_RecordChild2, // #2 = $Vn
/*30327*/             OPC_CheckChild2Type, MVT::v2i32,
/*30329*/             OPC_CheckType, MVT::v2i32,
/*30331*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30333*/             OPC_EmitConvertToTarget, 1,
/*30335*/             OPC_EmitInteger, MVT::i32, 14, 
/*30338*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30341*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 659:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*30352*/           /*SwitchType*/ 27, MVT::v4i32,// ->30381
/*30354*/             OPC_MoveParent,
/*30355*/             OPC_RecordChild2, // #2 = $Vn
/*30356*/             OPC_CheckChild2Type, MVT::v4i32,
/*30358*/             OPC_CheckType, MVT::v4i32,
/*30360*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30362*/             OPC_EmitConvertToTarget, 1,
/*30364*/             OPC_EmitInteger, MVT::i32, 14, 
/*30367*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30370*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 659:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*30381*/           0, // EndSwitchType
/*30382*/         0, /*End of Scope*/
/*30383*/       /*Scope*/ 115, /*->30499*/
/*30384*/         OPC_RecordChild1, // #0 = $src1
/*30385*/         OPC_Scope, 55, /*->30442*/ // 2 children in Scope
/*30387*/           OPC_CheckChild1Type, MVT::v8i16,
/*30389*/           OPC_MoveChild2,
/*30390*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30393*/           OPC_RecordChild0, // #1 = $src2
/*30394*/           OPC_CheckChild0Type, MVT::v8i16,
/*30396*/           OPC_RecordChild1, // #2 = $lane
/*30397*/           OPC_MoveChild1,
/*30398*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30401*/           OPC_MoveParent,
/*30402*/           OPC_CheckType, MVT::v8i16,
/*30404*/           OPC_MoveParent,
/*30405*/           OPC_CheckType, MVT::v8i16,
/*30407*/           OPC_EmitConvertToTarget, 2,
/*30409*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*30412*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*30420*/           OPC_EmitConvertToTarget, 2,
/*30422*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*30425*/           OPC_EmitInteger, MVT::i32, 14, 
/*30428*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30431*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 659:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*30442*/         /*Scope*/ 55, /*->30498*/
/*30443*/           OPC_CheckChild1Type, MVT::v4i32,
/*30445*/           OPC_MoveChild2,
/*30446*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30449*/           OPC_RecordChild0, // #1 = $src2
/*30450*/           OPC_CheckChild0Type, MVT::v4i32,
/*30452*/           OPC_RecordChild1, // #2 = $lane
/*30453*/           OPC_MoveChild1,
/*30454*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30457*/           OPC_MoveParent,
/*30458*/           OPC_CheckType, MVT::v4i32,
/*30460*/           OPC_MoveParent,
/*30461*/           OPC_CheckType, MVT::v4i32,
/*30463*/           OPC_EmitConvertToTarget, 2,
/*30465*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*30468*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*30476*/           OPC_EmitConvertToTarget, 2,
/*30478*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*30481*/           OPC_EmitInteger, MVT::i32, 14, 
/*30484*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30487*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 659:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*30498*/         0, /*End of Scope*/
/*30499*/       /*Scope*/ 111, /*->30611*/
/*30500*/         OPC_MoveChild1,
/*30501*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30504*/         OPC_RecordChild0, // #0 = $src2
/*30505*/         OPC_Scope, 51, /*->30558*/ // 2 children in Scope
/*30507*/           OPC_CheckChild0Type, MVT::v8i16,
/*30509*/           OPC_RecordChild1, // #1 = $lane
/*30510*/           OPC_MoveChild1,
/*30511*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30514*/           OPC_MoveParent,
/*30515*/           OPC_CheckType, MVT::v8i16,
/*30517*/           OPC_MoveParent,
/*30518*/           OPC_RecordChild2, // #2 = $src1
/*30519*/           OPC_CheckChild2Type, MVT::v8i16,
/*30521*/           OPC_CheckType, MVT::v8i16,
/*30523*/           OPC_EmitConvertToTarget, 1,
/*30525*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*30528*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*30536*/           OPC_EmitConvertToTarget, 1,
/*30538*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*30541*/           OPC_EmitInteger, MVT::i32, 14, 
/*30544*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30547*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 659:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*30558*/         /*Scope*/ 51, /*->30610*/
/*30559*/           OPC_CheckChild0Type, MVT::v4i32,
/*30561*/           OPC_RecordChild1, // #1 = $lane
/*30562*/           OPC_MoveChild1,
/*30563*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30566*/           OPC_MoveParent,
/*30567*/           OPC_CheckType, MVT::v4i32,
/*30569*/           OPC_MoveParent,
/*30570*/           OPC_RecordChild2, // #2 = $src1
/*30571*/           OPC_CheckChild2Type, MVT::v4i32,
/*30573*/           OPC_CheckType, MVT::v4i32,
/*30575*/           OPC_EmitConvertToTarget, 1,
/*30577*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*30580*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*30588*/           OPC_EmitConvertToTarget, 1,
/*30590*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*30593*/           OPC_EmitInteger, MVT::i32, 14, 
/*30596*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30599*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 659:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*30610*/         0, /*End of Scope*/
/*30611*/       /*Scope*/ 103, /*->30715*/
/*30612*/         OPC_RecordChild1, // #0 = $Vn
/*30613*/         OPC_SwitchType /*4 cases */, 23, MVT::v4i16,// ->30639
/*30616*/           OPC_CheckChild1Type, MVT::v4i16,
/*30618*/           OPC_RecordChild2, // #1 = $Vm
/*30619*/           OPC_CheckChild2Type, MVT::v4i16,
/*30621*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30623*/           OPC_EmitInteger, MVT::i32, 14, 
/*30626*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30629*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 659:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*30639*/         /*SwitchType*/ 23, MVT::v2i32,// ->30664
/*30641*/           OPC_CheckChild1Type, MVT::v2i32,
/*30643*/           OPC_RecordChild2, // #1 = $Vm
/*30644*/           OPC_CheckChild2Type, MVT::v2i32,
/*30646*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30648*/           OPC_EmitInteger, MVT::i32, 14, 
/*30651*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30654*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 659:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*30664*/         /*SwitchType*/ 23, MVT::v8i16,// ->30689
/*30666*/           OPC_CheckChild1Type, MVT::v8i16,
/*30668*/           OPC_RecordChild2, // #1 = $Vm
/*30669*/           OPC_CheckChild2Type, MVT::v8i16,
/*30671*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30673*/           OPC_EmitInteger, MVT::i32, 14, 
/*30676*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30679*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 659:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*30689*/         /*SwitchType*/ 23, MVT::v4i32,// ->30714
/*30691*/           OPC_CheckChild1Type, MVT::v4i32,
/*30693*/           OPC_RecordChild2, // #1 = $Vm
/*30694*/           OPC_CheckChild2Type, MVT::v4i32,
/*30696*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30698*/           OPC_EmitInteger, MVT::i32, 14, 
/*30701*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30704*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 659:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*30714*/         0, // EndSwitchType
/*30715*/       0, /*End of Scope*/
/*30716*/     /*Scope*/ 103|128,1/*231*/, /*->30949*/
/*30718*/       OPC_CheckChild0Integer, 14|128,5/*654*/, 
/*30721*/       OPC_Scope, 87, /*->30810*/ // 3 children in Scope
/*30723*/         OPC_RecordChild1, // #0 = $Vn
/*30724*/         OPC_Scope, 41, /*->30767*/ // 2 children in Scope
/*30726*/           OPC_CheckChild1Type, MVT::v4i16,
/*30728*/           OPC_MoveChild2,
/*30729*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30732*/           OPC_RecordChild0, // #1 = $Vm
/*30733*/           OPC_CheckChild0Type, MVT::v4i16,
/*30735*/           OPC_RecordChild1, // #2 = $lane
/*30736*/           OPC_MoveChild1,
/*30737*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30740*/           OPC_MoveParent,
/*30741*/           OPC_CheckType, MVT::v4i16,
/*30743*/           OPC_MoveParent,
/*30744*/           OPC_CheckType, MVT::v4i32,
/*30746*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30748*/           OPC_EmitConvertToTarget, 2,
/*30750*/           OPC_EmitInteger, MVT::i32, 14, 
/*30753*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30756*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 654:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*30767*/         /*Scope*/ 41, /*->30809*/
/*30768*/           OPC_CheckChild1Type, MVT::v2i32,
/*30770*/           OPC_MoveChild2,
/*30771*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30774*/           OPC_RecordChild0, // #1 = $Vm
/*30775*/           OPC_CheckChild0Type, MVT::v2i32,
/*30777*/           OPC_RecordChild1, // #2 = $lane
/*30778*/           OPC_MoveChild1,
/*30779*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30782*/           OPC_MoveParent,
/*30783*/           OPC_CheckType, MVT::v2i32,
/*30785*/           OPC_MoveParent,
/*30786*/           OPC_CheckType, MVT::v2i64,
/*30788*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30790*/           OPC_EmitConvertToTarget, 2,
/*30792*/           OPC_EmitInteger, MVT::i32, 14, 
/*30795*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30798*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 654:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*30809*/         0, /*End of Scope*/
/*30810*/       /*Scope*/ 83, /*->30894*/
/*30811*/         OPC_MoveChild1,
/*30812*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*30815*/         OPC_RecordChild0, // #0 = $Vm
/*30816*/         OPC_Scope, 37, /*->30855*/ // 2 children in Scope
/*30818*/           OPC_CheckChild0Type, MVT::v4i16,
/*30820*/           OPC_RecordChild1, // #1 = $lane
/*30821*/           OPC_MoveChild1,
/*30822*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30825*/           OPC_MoveParent,
/*30826*/           OPC_CheckType, MVT::v4i16,
/*30828*/           OPC_MoveParent,
/*30829*/           OPC_RecordChild2, // #2 = $Vn
/*30830*/           OPC_CheckChild2Type, MVT::v4i16,
/*30832*/           OPC_CheckType, MVT::v4i32,
/*30834*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30836*/           OPC_EmitConvertToTarget, 1,
/*30838*/           OPC_EmitInteger, MVT::i32, 14, 
/*30841*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30844*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 654:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*30855*/         /*Scope*/ 37, /*->30893*/
/*30856*/           OPC_CheckChild0Type, MVT::v2i32,
/*30858*/           OPC_RecordChild1, // #1 = $lane
/*30859*/           OPC_MoveChild1,
/*30860*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30863*/           OPC_MoveParent,
/*30864*/           OPC_CheckType, MVT::v2i32,
/*30866*/           OPC_MoveParent,
/*30867*/           OPC_RecordChild2, // #2 = $Vn
/*30868*/           OPC_CheckChild2Type, MVT::v2i32,
/*30870*/           OPC_CheckType, MVT::v2i64,
/*30872*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30874*/           OPC_EmitConvertToTarget, 1,
/*30876*/           OPC_EmitInteger, MVT::i32, 14, 
/*30879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30882*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 654:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*30893*/         0, /*End of Scope*/
/*30894*/       /*Scope*/ 53, /*->30948*/
/*30895*/         OPC_RecordChild1, // #0 = $Vn
/*30896*/         OPC_SwitchType /*2 cases */, 23, MVT::v4i32,// ->30922
/*30899*/           OPC_CheckChild1Type, MVT::v4i16,
/*30901*/           OPC_RecordChild2, // #1 = $Vm
/*30902*/           OPC_CheckChild2Type, MVT::v4i16,
/*30904*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30906*/           OPC_EmitInteger, MVT::i32, 14, 
/*30909*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30912*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 654:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*30922*/         /*SwitchType*/ 23, MVT::v2i64,// ->30947
/*30924*/           OPC_CheckChild1Type, MVT::v2i32,
/*30926*/           OPC_RecordChild2, // #1 = $Vm
/*30927*/           OPC_CheckChild2Type, MVT::v2i32,
/*30929*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30931*/           OPC_EmitInteger, MVT::i32, 14, 
/*30934*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30937*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 654:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*30947*/         0, // EndSwitchType
/*30948*/       0, /*End of Scope*/
/*30949*/     /*Scope*/ 2|128,1/*130*/, /*->31081*/
/*30951*/       OPC_CheckChild0Integer, 96|128,4/*608*/, 
/*30954*/       OPC_RecordChild1, // #0 = $Vm
/*30955*/       OPC_Scope, 30, /*->30987*/ // 4 children in Scope
/*30957*/         OPC_CheckChild1Type, MVT::v2f32,
/*30959*/         OPC_RecordChild2, // #1 = $SIMM
/*30960*/         OPC_MoveChild2,
/*30961*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30964*/         OPC_MoveParent,
/*30965*/         OPC_CheckType, MVT::v2i32,
/*30967*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*30969*/         OPC_EmitConvertToTarget, 1,
/*30971*/         OPC_EmitInteger, MVT::i32, 14, 
/*30974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30977*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 608:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*30987*/       /*Scope*/ 30, /*->31018*/
/*30988*/         OPC_CheckChild1Type, MVT::v4f16,
/*30990*/         OPC_RecordChild2, // #1 = $SIMM
/*30991*/         OPC_MoveChild2,
/*30992*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30995*/         OPC_MoveParent,
/*30996*/         OPC_CheckType, MVT::v4i16,
/*30998*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*31000*/         OPC_EmitConvertToTarget, 1,
/*31002*/         OPC_EmitInteger, MVT::i32, 14, 
/*31005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31008*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xsd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 608:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsd:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*31018*/       /*Scope*/ 30, /*->31049*/
/*31019*/         OPC_CheckChild1Type, MVT::v4f32,
/*31021*/         OPC_RecordChild2, // #1 = $SIMM
/*31022*/         OPC_MoveChild2,
/*31023*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31026*/         OPC_MoveParent,
/*31027*/         OPC_CheckType, MVT::v4i32,
/*31029*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31031*/         OPC_EmitConvertToTarget, 1,
/*31033*/         OPC_EmitInteger, MVT::i32, 14, 
/*31036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31039*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 608:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*31049*/       /*Scope*/ 30, /*->31080*/
/*31050*/         OPC_CheckChild1Type, MVT::v8f16,
/*31052*/         OPC_RecordChild2, // #1 = $SIMM
/*31053*/         OPC_MoveChild2,
/*31054*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31057*/         OPC_MoveParent,
/*31058*/         OPC_CheckType, MVT::v8i16,
/*31060*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*31062*/         OPC_EmitConvertToTarget, 1,
/*31064*/         OPC_EmitInteger, MVT::i32, 14, 
/*31067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31070*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xsq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 608:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*31080*/       0, /*End of Scope*/
/*31081*/     /*Scope*/ 2|128,1/*130*/, /*->31213*/
/*31083*/       OPC_CheckChild0Integer, 97|128,4/*609*/, 
/*31086*/       OPC_RecordChild1, // #0 = $Vm
/*31087*/       OPC_Scope, 30, /*->31119*/ // 4 children in Scope
/*31089*/         OPC_CheckChild1Type, MVT::v2f32,
/*31091*/         OPC_RecordChild2, // #1 = $SIMM
/*31092*/         OPC_MoveChild2,
/*31093*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31096*/         OPC_MoveParent,
/*31097*/         OPC_CheckType, MVT::v2i32,
/*31099*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31101*/         OPC_EmitConvertToTarget, 1,
/*31103*/         OPC_EmitInteger, MVT::i32, 14, 
/*31106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31109*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xud), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 609:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*31119*/       /*Scope*/ 30, /*->31150*/
/*31120*/         OPC_CheckChild1Type, MVT::v4f16,
/*31122*/         OPC_RecordChild2, // #1 = $SIMM
/*31123*/         OPC_MoveChild2,
/*31124*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31127*/         OPC_MoveParent,
/*31128*/         OPC_CheckType, MVT::v4i16,
/*31130*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*31132*/         OPC_EmitConvertToTarget, 1,
/*31134*/         OPC_EmitInteger, MVT::i32, 14, 
/*31137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31140*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xud), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 609:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xud:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*31150*/       /*Scope*/ 30, /*->31181*/
/*31151*/         OPC_CheckChild1Type, MVT::v4f32,
/*31153*/         OPC_RecordChild2, // #1 = $SIMM
/*31154*/         OPC_MoveChild2,
/*31155*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31158*/         OPC_MoveParent,
/*31159*/         OPC_CheckType, MVT::v4i32,
/*31161*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31163*/         OPC_EmitConvertToTarget, 1,
/*31165*/         OPC_EmitInteger, MVT::i32, 14, 
/*31168*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31171*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 609:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*31181*/       /*Scope*/ 30, /*->31212*/
/*31182*/         OPC_CheckChild1Type, MVT::v8f16,
/*31184*/         OPC_RecordChild2, // #1 = $SIMM
/*31185*/         OPC_MoveChild2,
/*31186*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31189*/         OPC_MoveParent,
/*31190*/         OPC_CheckType, MVT::v8i16,
/*31192*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*31194*/         OPC_EmitConvertToTarget, 1,
/*31196*/         OPC_EmitInteger, MVT::i32, 14, 
/*31199*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31202*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xuq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 609:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xuq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*31212*/       0, /*End of Scope*/
/*31213*/     /*Scope*/ 28|128,1/*156*/, /*->31371*/
/*31215*/       OPC_CheckChild0Integer, 108|128,4/*620*/, 
/*31218*/       OPC_RecordChild1, // #0 = $Vn
/*31219*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->31245
/*31222*/         OPC_CheckChild1Type, MVT::v4i16,
/*31224*/         OPC_RecordChild2, // #1 = $Vm
/*31225*/         OPC_CheckChild2Type, MVT::v4i16,
/*31227*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31229*/         OPC_EmitInteger, MVT::i32, 14, 
/*31232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31235*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 620:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*31245*/       /*SwitchType*/ 23, MVT::v2i32,// ->31270
/*31247*/         OPC_CheckChild1Type, MVT::v2i32,
/*31249*/         OPC_RecordChild2, // #1 = $Vm
/*31250*/         OPC_CheckChild2Type, MVT::v2i32,
/*31252*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31254*/         OPC_EmitInteger, MVT::i32, 14, 
/*31257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31260*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 620:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*31270*/       /*SwitchType*/ 23, MVT::v8i16,// ->31295
/*31272*/         OPC_CheckChild1Type, MVT::v8i16,
/*31274*/         OPC_RecordChild2, // #1 = $Vm
/*31275*/         OPC_CheckChild2Type, MVT::v8i16,
/*31277*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31279*/         OPC_EmitInteger, MVT::i32, 14, 
/*31282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31285*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 620:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*31295*/       /*SwitchType*/ 23, MVT::v4i32,// ->31320
/*31297*/         OPC_CheckChild1Type, MVT::v4i32,
/*31299*/         OPC_RecordChild2, // #1 = $Vm
/*31300*/         OPC_CheckChild2Type, MVT::v4i32,
/*31302*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31304*/         OPC_EmitInteger, MVT::i32, 14, 
/*31307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31310*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 620:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*31320*/       /*SwitchType*/ 23, MVT::v8i8,// ->31345
/*31322*/         OPC_CheckChild1Type, MVT::v8i8,
/*31324*/         OPC_RecordChild2, // #1 = $Vm
/*31325*/         OPC_CheckChild2Type, MVT::v8i8,
/*31327*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31329*/         OPC_EmitInteger, MVT::i32, 14, 
/*31332*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31335*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 620:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*31345*/       /*SwitchType*/ 23, MVT::v16i8,// ->31370
/*31347*/         OPC_CheckChild1Type, MVT::v16i8,
/*31349*/         OPC_RecordChild2, // #1 = $Vm
/*31350*/         OPC_CheckChild2Type, MVT::v16i8,
/*31352*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31354*/         OPC_EmitInteger, MVT::i32, 14, 
/*31357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31360*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 620:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*31370*/       0, // EndSwitchType
/*31371*/     /*Scope*/ 28|128,1/*156*/, /*->31529*/
/*31373*/       OPC_CheckChild0Integer, 109|128,4/*621*/, 
/*31376*/       OPC_RecordChild1, // #0 = $Vn
/*31377*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->31403
/*31380*/         OPC_CheckChild1Type, MVT::v4i16,
/*31382*/         OPC_RecordChild2, // #1 = $Vm
/*31383*/         OPC_CheckChild2Type, MVT::v4i16,
/*31385*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31387*/         OPC_EmitInteger, MVT::i32, 14, 
/*31390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31393*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 621:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*31403*/       /*SwitchType*/ 23, MVT::v2i32,// ->31428
/*31405*/         OPC_CheckChild1Type, MVT::v2i32,
/*31407*/         OPC_RecordChild2, // #1 = $Vm
/*31408*/         OPC_CheckChild2Type, MVT::v2i32,
/*31410*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31412*/         OPC_EmitInteger, MVT::i32, 14, 
/*31415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31418*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 621:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*31428*/       /*SwitchType*/ 23, MVT::v8i16,// ->31453
/*31430*/         OPC_CheckChild1Type, MVT::v8i16,
/*31432*/         OPC_RecordChild2, // #1 = $Vm
/*31433*/         OPC_CheckChild2Type, MVT::v8i16,
/*31435*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31437*/         OPC_EmitInteger, MVT::i32, 14, 
/*31440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31443*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 621:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*31453*/       /*SwitchType*/ 23, MVT::v4i32,// ->31478
/*31455*/         OPC_CheckChild1Type, MVT::v4i32,
/*31457*/         OPC_RecordChild2, // #1 = $Vm
/*31458*/         OPC_CheckChild2Type, MVT::v4i32,
/*31460*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31462*/         OPC_EmitInteger, MVT::i32, 14, 
/*31465*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31468*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 621:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*31478*/       /*SwitchType*/ 23, MVT::v8i8,// ->31503
/*31480*/         OPC_CheckChild1Type, MVT::v8i8,
/*31482*/         OPC_RecordChild2, // #1 = $Vm
/*31483*/         OPC_CheckChild2Type, MVT::v8i8,
/*31485*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31487*/         OPC_EmitInteger, MVT::i32, 14, 
/*31490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31493*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 621:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*31503*/       /*SwitchType*/ 23, MVT::v16i8,// ->31528
/*31505*/         OPC_CheckChild1Type, MVT::v16i8,
/*31507*/         OPC_RecordChild2, // #1 = $Vm
/*31508*/         OPC_CheckChild2Type, MVT::v16i8,
/*31510*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31512*/         OPC_EmitInteger, MVT::i32, 14, 
/*31515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31518*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 621:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*31528*/       0, // EndSwitchType
/*31529*/     /*Scope*/ 28|128,1/*156*/, /*->31687*/
/*31531*/       OPC_CheckChild0Integer, 36|128,5/*676*/, 
/*31534*/       OPC_RecordChild1, // #0 = $Vn
/*31535*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->31561
/*31538*/         OPC_CheckChild1Type, MVT::v4i16,
/*31540*/         OPC_RecordChild2, // #1 = $Vm
/*31541*/         OPC_CheckChild2Type, MVT::v4i16,
/*31543*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31545*/         OPC_EmitInteger, MVT::i32, 14, 
/*31548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31551*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 676:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*31561*/       /*SwitchType*/ 23, MVT::v2i32,// ->31586
/*31563*/         OPC_CheckChild1Type, MVT::v2i32,
/*31565*/         OPC_RecordChild2, // #1 = $Vm
/*31566*/         OPC_CheckChild2Type, MVT::v2i32,
/*31568*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31570*/         OPC_EmitInteger, MVT::i32, 14, 
/*31573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31576*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 676:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*31586*/       /*SwitchType*/ 23, MVT::v8i16,// ->31611
/*31588*/         OPC_CheckChild1Type, MVT::v8i16,
/*31590*/         OPC_RecordChild2, // #1 = $Vm
/*31591*/         OPC_CheckChild2Type, MVT::v8i16,
/*31593*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31595*/         OPC_EmitInteger, MVT::i32, 14, 
/*31598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31601*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 676:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*31611*/       /*SwitchType*/ 23, MVT::v4i32,// ->31636
/*31613*/         OPC_CheckChild1Type, MVT::v4i32,
/*31615*/         OPC_RecordChild2, // #1 = $Vm
/*31616*/         OPC_CheckChild2Type, MVT::v4i32,
/*31618*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31620*/         OPC_EmitInteger, MVT::i32, 14, 
/*31623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31626*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 676:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*31636*/       /*SwitchType*/ 23, MVT::v8i8,// ->31661
/*31638*/         OPC_CheckChild1Type, MVT::v8i8,
/*31640*/         OPC_RecordChild2, // #1 = $Vm
/*31641*/         OPC_CheckChild2Type, MVT::v8i8,
/*31643*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31645*/         OPC_EmitInteger, MVT::i32, 14, 
/*31648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31651*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 676:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*31661*/       /*SwitchType*/ 23, MVT::v16i8,// ->31686
/*31663*/         OPC_CheckChild1Type, MVT::v16i8,
/*31665*/         OPC_RecordChild2, // #1 = $Vm
/*31666*/         OPC_CheckChild2Type, MVT::v16i8,
/*31668*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31670*/         OPC_EmitInteger, MVT::i32, 14, 
/*31673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31676*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 676:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*31686*/       0, // EndSwitchType
/*31687*/     /*Scope*/ 28|128,1/*156*/, /*->31845*/
/*31689*/       OPC_CheckChild0Integer, 37|128,5/*677*/, 
/*31692*/       OPC_RecordChild1, // #0 = $Vn
/*31693*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->31719
/*31696*/         OPC_CheckChild1Type, MVT::v4i16,
/*31698*/         OPC_RecordChild2, // #1 = $Vm
/*31699*/         OPC_CheckChild2Type, MVT::v4i16,
/*31701*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31703*/         OPC_EmitInteger, MVT::i32, 14, 
/*31706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31709*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 677:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*31719*/       /*SwitchType*/ 23, MVT::v2i32,// ->31744
/*31721*/         OPC_CheckChild1Type, MVT::v2i32,
/*31723*/         OPC_RecordChild2, // #1 = $Vm
/*31724*/         OPC_CheckChild2Type, MVT::v2i32,
/*31726*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31728*/         OPC_EmitInteger, MVT::i32, 14, 
/*31731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31734*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 677:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*31744*/       /*SwitchType*/ 23, MVT::v8i16,// ->31769
/*31746*/         OPC_CheckChild1Type, MVT::v8i16,
/*31748*/         OPC_RecordChild2, // #1 = $Vm
/*31749*/         OPC_CheckChild2Type, MVT::v8i16,
/*31751*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31753*/         OPC_EmitInteger, MVT::i32, 14, 
/*31756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31759*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 677:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*31769*/       /*SwitchType*/ 23, MVT::v4i32,// ->31794
/*31771*/         OPC_CheckChild1Type, MVT::v4i32,
/*31773*/         OPC_RecordChild2, // #1 = $Vm
/*31774*/         OPC_CheckChild2Type, MVT::v4i32,
/*31776*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31778*/         OPC_EmitInteger, MVT::i32, 14, 
/*31781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31784*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 677:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*31794*/       /*SwitchType*/ 23, MVT::v8i8,// ->31819
/*31796*/         OPC_CheckChild1Type, MVT::v8i8,
/*31798*/         OPC_RecordChild2, // #1 = $Vm
/*31799*/         OPC_CheckChild2Type, MVT::v8i8,
/*31801*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31803*/         OPC_EmitInteger, MVT::i32, 14, 
/*31806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31809*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 677:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*31819*/       /*SwitchType*/ 23, MVT::v16i8,// ->31844
/*31821*/         OPC_CheckChild1Type, MVT::v16i8,
/*31823*/         OPC_RecordChild2, // #1 = $Vm
/*31824*/         OPC_CheckChild2Type, MVT::v16i8,
/*31826*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31828*/         OPC_EmitInteger, MVT::i32, 14, 
/*31831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31834*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 677:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*31844*/       0, // EndSwitchType
/*31845*/     /*Scope*/ 78|128,1/*206*/, /*->32053*/
/*31847*/       OPC_CheckChild0Integer, 12|128,5/*652*/, 
/*31850*/       OPC_RecordChild1, // #0 = $Vn
/*31851*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->31877
/*31854*/         OPC_CheckChild1Type, MVT::v4i16,
/*31856*/         OPC_RecordChild2, // #1 = $Vm
/*31857*/         OPC_CheckChild2Type, MVT::v4i16,
/*31859*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31861*/         OPC_EmitInteger, MVT::i32, 14, 
/*31864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31867*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 652:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*31877*/       /*SwitchType*/ 23, MVT::v2i32,// ->31902
/*31879*/         OPC_CheckChild1Type, MVT::v2i32,
/*31881*/         OPC_RecordChild2, // #1 = $Vm
/*31882*/         OPC_CheckChild2Type, MVT::v2i32,
/*31884*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31886*/         OPC_EmitInteger, MVT::i32, 14, 
/*31889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31892*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 652:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*31902*/       /*SwitchType*/ 23, MVT::v8i16,// ->31927
/*31904*/         OPC_CheckChild1Type, MVT::v8i16,
/*31906*/         OPC_RecordChild2, // #1 = $Vm
/*31907*/         OPC_CheckChild2Type, MVT::v8i16,
/*31909*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31911*/         OPC_EmitInteger, MVT::i32, 14, 
/*31914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31917*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 652:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*31927*/       /*SwitchType*/ 23, MVT::v4i32,// ->31952
/*31929*/         OPC_CheckChild1Type, MVT::v4i32,
/*31931*/         OPC_RecordChild2, // #1 = $Vm
/*31932*/         OPC_CheckChild2Type, MVT::v4i32,
/*31934*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31936*/         OPC_EmitInteger, MVT::i32, 14, 
/*31939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31942*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 652:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*31952*/       /*SwitchType*/ 23, MVT::v8i8,// ->31977
/*31954*/         OPC_CheckChild1Type, MVT::v8i8,
/*31956*/         OPC_RecordChild2, // #1 = $Vm
/*31957*/         OPC_CheckChild2Type, MVT::v8i8,
/*31959*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31961*/         OPC_EmitInteger, MVT::i32, 14, 
/*31964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31967*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 652:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*31977*/       /*SwitchType*/ 23, MVT::v16i8,// ->32002
/*31979*/         OPC_CheckChild1Type, MVT::v16i8,
/*31981*/         OPC_RecordChild2, // #1 = $Vm
/*31982*/         OPC_CheckChild2Type, MVT::v16i8,
/*31984*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*31986*/         OPC_EmitInteger, MVT::i32, 14, 
/*31989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31992*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 652:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*32002*/       /*SwitchType*/ 23, MVT::v1i64,// ->32027
/*32004*/         OPC_CheckChild1Type, MVT::v1i64,
/*32006*/         OPC_RecordChild2, // #1 = $Vm
/*32007*/         OPC_CheckChild2Type, MVT::v1i64,
/*32009*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32011*/         OPC_EmitInteger, MVT::i32, 14, 
/*32014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32017*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 652:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*32027*/       /*SwitchType*/ 23, MVT::v2i64,// ->32052
/*32029*/         OPC_CheckChild1Type, MVT::v2i64,
/*32031*/         OPC_RecordChild2, // #1 = $Vm
/*32032*/         OPC_CheckChild2Type, MVT::v2i64,
/*32034*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32036*/         OPC_EmitInteger, MVT::i32, 14, 
/*32039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32042*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 652:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*32052*/       0, // EndSwitchType
/*32053*/     /*Scope*/ 81, /*->32135*/
/*32054*/       OPC_CheckChild0Integer, 33|128,5/*673*/, 
/*32057*/       OPC_RecordChild1, // #0 = $Vn
/*32058*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->32084
/*32061*/         OPC_CheckChild1Type, MVT::v8i16,
/*32063*/         OPC_RecordChild2, // #1 = $Vm
/*32064*/         OPC_CheckChild2Type, MVT::v8i16,
/*32066*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32068*/         OPC_EmitInteger, MVT::i32, 14, 
/*32071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32074*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 673:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*32084*/       /*SwitchType*/ 23, MVT::v4i16,// ->32109
/*32086*/         OPC_CheckChild1Type, MVT::v4i32,
/*32088*/         OPC_RecordChild2, // #1 = $Vm
/*32089*/         OPC_CheckChild2Type, MVT::v4i32,
/*32091*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32093*/         OPC_EmitInteger, MVT::i32, 14, 
/*32096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32099*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 673:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*32109*/       /*SwitchType*/ 23, MVT::v2i32,// ->32134
/*32111*/         OPC_CheckChild1Type, MVT::v2i64,
/*32113*/         OPC_RecordChild2, // #1 = $Vm
/*32114*/         OPC_CheckChild2Type, MVT::v2i64,
/*32116*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32118*/         OPC_EmitInteger, MVT::i32, 14, 
/*32121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32124*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 673:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*32134*/       0, // EndSwitchType
/*32135*/     /*Scope*/ 56, /*->32192*/
/*32136*/       OPC_CheckChild0Integer, 0|128,5/*640*/, 
/*32139*/       OPC_RecordChild1, // #0 = $Vn
/*32140*/       OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->32166
/*32143*/         OPC_CheckChild1Type, MVT::v8i8,
/*32145*/         OPC_RecordChild2, // #1 = $Vm
/*32146*/         OPC_CheckChild2Type, MVT::v8i8,
/*32148*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32150*/         OPC_EmitInteger, MVT::i32, 14, 
/*32153*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32156*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULpd), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 640:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*32166*/       /*SwitchType*/ 23, MVT::v16i8,// ->32191
/*32168*/         OPC_CheckChild1Type, MVT::v16i8,
/*32170*/         OPC_RecordChild2, // #1 = $Vm
/*32171*/         OPC_CheckChild2Type, MVT::v16i8,
/*32173*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32175*/         OPC_EmitInteger, MVT::i32, 14, 
/*32178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32181*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULpq), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 640:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*32191*/       0, // EndSwitchType
/*32192*/     /*Scope*/ 48, /*->32241*/
/*32193*/       OPC_CheckChild0Integer, 125|128,4/*637*/, 
/*32196*/       OPC_RecordChild1, // #0 = $Vn
/*32197*/       OPC_SwitchType /*2 cases */, 23, MVT::v8i16,// ->32223
/*32200*/         OPC_CheckChild1Type, MVT::v8i8,
/*32202*/         OPC_RecordChild2, // #1 = $Vm
/*32203*/         OPC_CheckChild2Type, MVT::v8i8,
/*32205*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32207*/         OPC_EmitInteger, MVT::i32, 14, 
/*32210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32213*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLp8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 637:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*32223*/       /*SwitchType*/ 15, MVT::v2i64,// ->32240
/*32225*/         OPC_CheckChild1Type, MVT::v1i64,
/*32227*/         OPC_RecordChild2, // #1 = $Vm
/*32228*/         OPC_CheckChild2Type, MVT::v1i64,
/*32230*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*32232*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLp64), 0,
                      MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 637:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*32240*/       0, // EndSwitchType
/*32241*/     /*Scope*/ 28|128,1/*156*/, /*->32399*/
/*32243*/       OPC_CheckChild0Integer, 110|128,4/*622*/, 
/*32246*/       OPC_RecordChild1, // #0 = $Vn
/*32247*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->32273
/*32250*/         OPC_CheckChild1Type, MVT::v4i16,
/*32252*/         OPC_RecordChild2, // #1 = $Vm
/*32253*/         OPC_CheckChild2Type, MVT::v4i16,
/*32255*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32257*/         OPC_EmitInteger, MVT::i32, 14, 
/*32260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32263*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 622:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*32273*/       /*SwitchType*/ 23, MVT::v2i32,// ->32298
/*32275*/         OPC_CheckChild1Type, MVT::v2i32,
/*32277*/         OPC_RecordChild2, // #1 = $Vm
/*32278*/         OPC_CheckChild2Type, MVT::v2i32,
/*32280*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32282*/         OPC_EmitInteger, MVT::i32, 14, 
/*32285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32288*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 622:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*32298*/       /*SwitchType*/ 23, MVT::v8i16,// ->32323
/*32300*/         OPC_CheckChild1Type, MVT::v8i16,
/*32302*/         OPC_RecordChild2, // #1 = $Vm
/*32303*/         OPC_CheckChild2Type, MVT::v8i16,
/*32305*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32307*/         OPC_EmitInteger, MVT::i32, 14, 
/*32310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32313*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 622:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*32323*/       /*SwitchType*/ 23, MVT::v4i32,// ->32348
/*32325*/         OPC_CheckChild1Type, MVT::v4i32,
/*32327*/         OPC_RecordChild2, // #1 = $Vm
/*32328*/         OPC_CheckChild2Type, MVT::v4i32,
/*32330*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32332*/         OPC_EmitInteger, MVT::i32, 14, 
/*32335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32338*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 622:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*32348*/       /*SwitchType*/ 23, MVT::v8i8,// ->32373
/*32350*/         OPC_CheckChild1Type, MVT::v8i8,
/*32352*/         OPC_RecordChild2, // #1 = $Vm
/*32353*/         OPC_CheckChild2Type, MVT::v8i8,
/*32355*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32357*/         OPC_EmitInteger, MVT::i32, 14, 
/*32360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32363*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 622:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*32373*/       /*SwitchType*/ 23, MVT::v16i8,// ->32398
/*32375*/         OPC_CheckChild1Type, MVT::v16i8,
/*32377*/         OPC_RecordChild2, // #1 = $Vm
/*32378*/         OPC_CheckChild2Type, MVT::v16i8,
/*32380*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32382*/         OPC_EmitInteger, MVT::i32, 14, 
/*32385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32388*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 622:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*32398*/       0, // EndSwitchType
/*32399*/     /*Scope*/ 28|128,1/*156*/, /*->32557*/
/*32401*/       OPC_CheckChild0Integer, 111|128,4/*623*/, 
/*32404*/       OPC_RecordChild1, // #0 = $Vn
/*32405*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->32431
/*32408*/         OPC_CheckChild1Type, MVT::v4i16,
/*32410*/         OPC_RecordChild2, // #1 = $Vm
/*32411*/         OPC_CheckChild2Type, MVT::v4i16,
/*32413*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32415*/         OPC_EmitInteger, MVT::i32, 14, 
/*32418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32421*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 623:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*32431*/       /*SwitchType*/ 23, MVT::v2i32,// ->32456
/*32433*/         OPC_CheckChild1Type, MVT::v2i32,
/*32435*/         OPC_RecordChild2, // #1 = $Vm
/*32436*/         OPC_CheckChild2Type, MVT::v2i32,
/*32438*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32440*/         OPC_EmitInteger, MVT::i32, 14, 
/*32443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32446*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 623:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*32456*/       /*SwitchType*/ 23, MVT::v8i16,// ->32481
/*32458*/         OPC_CheckChild1Type, MVT::v8i16,
/*32460*/         OPC_RecordChild2, // #1 = $Vm
/*32461*/         OPC_CheckChild2Type, MVT::v8i16,
/*32463*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32465*/         OPC_EmitInteger, MVT::i32, 14, 
/*32468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32471*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 623:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*32481*/       /*SwitchType*/ 23, MVT::v4i32,// ->32506
/*32483*/         OPC_CheckChild1Type, MVT::v4i32,
/*32485*/         OPC_RecordChild2, // #1 = $Vm
/*32486*/         OPC_CheckChild2Type, MVT::v4i32,
/*32488*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32490*/         OPC_EmitInteger, MVT::i32, 14, 
/*32493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32496*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 623:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*32506*/       /*SwitchType*/ 23, MVT::v8i8,// ->32531
/*32508*/         OPC_CheckChild1Type, MVT::v8i8,
/*32510*/         OPC_RecordChild2, // #1 = $Vm
/*32511*/         OPC_CheckChild2Type, MVT::v8i8,
/*32513*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32515*/         OPC_EmitInteger, MVT::i32, 14, 
/*32518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32521*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 623:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*32531*/       /*SwitchType*/ 23, MVT::v16i8,// ->32556
/*32533*/         OPC_CheckChild1Type, MVT::v16i8,
/*32535*/         OPC_RecordChild2, // #1 = $Vm
/*32536*/         OPC_CheckChild2Type, MVT::v16i8,
/*32538*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32540*/         OPC_EmitInteger, MVT::i32, 14, 
/*32543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32546*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 623:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*32556*/       0, // EndSwitchType
/*32557*/     /*Scope*/ 78|128,1/*206*/, /*->32765*/
/*32559*/       OPC_CheckChild0Integer, 32|128,5/*672*/, 
/*32562*/       OPC_RecordChild1, // #0 = $Vn
/*32563*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->32589
/*32566*/         OPC_CheckChild1Type, MVT::v4i16,
/*32568*/         OPC_RecordChild2, // #1 = $Vm
/*32569*/         OPC_CheckChild2Type, MVT::v4i16,
/*32571*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32573*/         OPC_EmitInteger, MVT::i32, 14, 
/*32576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32579*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 672:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*32589*/       /*SwitchType*/ 23, MVT::v2i32,// ->32614
/*32591*/         OPC_CheckChild1Type, MVT::v2i32,
/*32593*/         OPC_RecordChild2, // #1 = $Vm
/*32594*/         OPC_CheckChild2Type, MVT::v2i32,
/*32596*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32598*/         OPC_EmitInteger, MVT::i32, 14, 
/*32601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32604*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 672:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*32614*/       /*SwitchType*/ 23, MVT::v8i16,// ->32639
/*32616*/         OPC_CheckChild1Type, MVT::v8i16,
/*32618*/         OPC_RecordChild2, // #1 = $Vm
/*32619*/         OPC_CheckChild2Type, MVT::v8i16,
/*32621*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32623*/         OPC_EmitInteger, MVT::i32, 14, 
/*32626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32629*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 672:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*32639*/       /*SwitchType*/ 23, MVT::v4i32,// ->32664
/*32641*/         OPC_CheckChild1Type, MVT::v4i32,
/*32643*/         OPC_RecordChild2, // #1 = $Vm
/*32644*/         OPC_CheckChild2Type, MVT::v4i32,
/*32646*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32648*/         OPC_EmitInteger, MVT::i32, 14, 
/*32651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32654*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 672:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*32664*/       /*SwitchType*/ 23, MVT::v8i8,// ->32689
/*32666*/         OPC_CheckChild1Type, MVT::v8i8,
/*32668*/         OPC_RecordChild2, // #1 = $Vm
/*32669*/         OPC_CheckChild2Type, MVT::v8i8,
/*32671*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32673*/         OPC_EmitInteger, MVT::i32, 14, 
/*32676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32679*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 672:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*32689*/       /*SwitchType*/ 23, MVT::v16i8,// ->32714
/*32691*/         OPC_CheckChild1Type, MVT::v16i8,
/*32693*/         OPC_RecordChild2, // #1 = $Vm
/*32694*/         OPC_CheckChild2Type, MVT::v16i8,
/*32696*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32698*/         OPC_EmitInteger, MVT::i32, 14, 
/*32701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32704*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 672:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*32714*/       /*SwitchType*/ 23, MVT::v1i64,// ->32739
/*32716*/         OPC_CheckChild1Type, MVT::v1i64,
/*32718*/         OPC_RecordChild2, // #1 = $Vm
/*32719*/         OPC_CheckChild2Type, MVT::v1i64,
/*32721*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32723*/         OPC_EmitInteger, MVT::i32, 14, 
/*32726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32729*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 672:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*32739*/       /*SwitchType*/ 23, MVT::v2i64,// ->32764
/*32741*/         OPC_CheckChild1Type, MVT::v2i64,
/*32743*/         OPC_RecordChild2, // #1 = $Vm
/*32744*/         OPC_CheckChild2Type, MVT::v2i64,
/*32746*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32748*/         OPC_EmitInteger, MVT::i32, 14, 
/*32751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32754*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 672:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*32764*/       0, // EndSwitchType
/*32765*/     /*Scope*/ 81, /*->32847*/
/*32766*/       OPC_CheckChild0Integer, 49|128,5/*689*/, 
/*32769*/       OPC_RecordChild1, // #0 = $Vn
/*32770*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->32796
/*32773*/         OPC_CheckChild1Type, MVT::v8i16,
/*32775*/         OPC_RecordChild2, // #1 = $Vm
/*32776*/         OPC_CheckChild2Type, MVT::v8i16,
/*32778*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32780*/         OPC_EmitInteger, MVT::i32, 14, 
/*32783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32786*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 689:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*32796*/       /*SwitchType*/ 23, MVT::v4i16,// ->32821
/*32798*/         OPC_CheckChild1Type, MVT::v4i32,
/*32800*/         OPC_RecordChild2, // #1 = $Vm
/*32801*/         OPC_CheckChild2Type, MVT::v4i32,
/*32803*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32805*/         OPC_EmitInteger, MVT::i32, 14, 
/*32808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32811*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 689:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*32821*/       /*SwitchType*/ 23, MVT::v2i32,// ->32846
/*32823*/         OPC_CheckChild1Type, MVT::v2i64,
/*32825*/         OPC_RecordChild2, // #1 = $Vm
/*32826*/         OPC_CheckChild2Type, MVT::v2i64,
/*32828*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32830*/         OPC_EmitInteger, MVT::i32, 14, 
/*32833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32836*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 689:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*32846*/       0, // EndSwitchType
/*32847*/     /*Scope*/ 106, /*->32954*/
/*32848*/       OPC_CheckChild0Integer, 90|128,4/*602*/, 
/*32851*/       OPC_RecordChild1, // #0 = $Vn
/*32852*/       OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->32878
/*32855*/         OPC_CheckChild1Type, MVT::v2f32,
/*32857*/         OPC_RecordChild2, // #1 = $Vm
/*32858*/         OPC_CheckChild2Type, MVT::v2f32,
/*32860*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32862*/         OPC_EmitInteger, MVT::i32, 14, 
/*32865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32868*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 602:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*32878*/       /*SwitchType*/ 23, MVT::v4i32,// ->32903
/*32880*/         OPC_CheckChild1Type, MVT::v4f32,
/*32882*/         OPC_RecordChild2, // #1 = $Vm
/*32883*/         OPC_CheckChild2Type, MVT::v4f32,
/*32885*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32887*/         OPC_EmitInteger, MVT::i32, 14, 
/*32890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32893*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 602:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*32903*/       /*SwitchType*/ 23, MVT::v4i16,// ->32928
/*32905*/         OPC_CheckChild1Type, MVT::v4f16,
/*32907*/         OPC_RecordChild2, // #1 = $Vm
/*32908*/         OPC_CheckChild2Type, MVT::v4f16,
/*32910*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*32912*/         OPC_EmitInteger, MVT::i32, 14, 
/*32915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32918*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 602:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*32928*/       /*SwitchType*/ 23, MVT::v8i16,// ->32953
/*32930*/         OPC_CheckChild1Type, MVT::v8f16,
/*32932*/         OPC_RecordChild2, // #1 = $Vm
/*32933*/         OPC_CheckChild2Type, MVT::v8f16,
/*32935*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*32937*/         OPC_EmitInteger, MVT::i32, 14, 
/*32940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32943*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 602:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*32953*/       0, // EndSwitchType
/*32954*/     /*Scope*/ 106, /*->33061*/
/*32955*/       OPC_CheckChild0Integer, 91|128,4/*603*/, 
/*32958*/       OPC_RecordChild1, // #0 = $Vn
/*32959*/       OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->32985
/*32962*/         OPC_CheckChild1Type, MVT::v2f32,
/*32964*/         OPC_RecordChild2, // #1 = $Vm
/*32965*/         OPC_CheckChild2Type, MVT::v2f32,
/*32967*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32969*/         OPC_EmitInteger, MVT::i32, 14, 
/*32972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32975*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGTfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 603:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*32985*/       /*SwitchType*/ 23, MVT::v4i32,// ->33010
/*32987*/         OPC_CheckChild1Type, MVT::v4f32,
/*32989*/         OPC_RecordChild2, // #1 = $Vm
/*32990*/         OPC_CheckChild2Type, MVT::v4f32,
/*32992*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*32994*/         OPC_EmitInteger, MVT::i32, 14, 
/*32997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33000*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGTfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 603:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*33010*/       /*SwitchType*/ 23, MVT::v4i16,// ->33035
/*33012*/         OPC_CheckChild1Type, MVT::v4f16,
/*33014*/         OPC_RecordChild2, // #1 = $Vm
/*33015*/         OPC_CheckChild2Type, MVT::v4f16,
/*33017*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*33019*/         OPC_EmitInteger, MVT::i32, 14, 
/*33022*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33025*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGThd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 603:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*33035*/       /*SwitchType*/ 23, MVT::v8f16,// ->33060
/*33037*/         OPC_CheckChild1Type, MVT::v8f16,
/*33039*/         OPC_RecordChild2, // #1 = $Vm
/*33040*/         OPC_CheckChild2Type, MVT::v8f16,
/*33042*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*33044*/         OPC_EmitInteger, MVT::i32, 14, 
/*33047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33050*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGThq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 603:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGThq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*33060*/       0, // EndSwitchType
/*33061*/     /*Scope*/ 40|128,2/*296*/, /*->33359*/
/*33063*/       OPC_CheckChild0Integer, 92|128,4/*604*/, 
/*33066*/       OPC_RecordChild1, // #0 = $src1
/*33067*/       OPC_SwitchType /*10 cases */, 27, MVT::v8i8,// ->33097
/*33070*/         OPC_CheckChild1Type, MVT::v8i8,
/*33072*/         OPC_RecordChild2, // #1 = $Vn
/*33073*/         OPC_CheckChild2Type, MVT::v8i8,
/*33075*/         OPC_RecordChild3, // #2 = $Vm
/*33076*/         OPC_CheckChild3Type, MVT::v8i8,
/*33078*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33080*/         OPC_EmitInteger, MVT::i32, 14, 
/*33083*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33086*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 604:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*33097*/       /*SwitchType*/ 27, MVT::v4i16,// ->33126
/*33099*/         OPC_CheckChild1Type, MVT::v4i16,
/*33101*/         OPC_RecordChild2, // #1 = $Vn
/*33102*/         OPC_CheckChild2Type, MVT::v4i16,
/*33104*/         OPC_RecordChild3, // #2 = $Vm
/*33105*/         OPC_CheckChild3Type, MVT::v4i16,
/*33107*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33109*/         OPC_EmitInteger, MVT::i32, 14, 
/*33112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33115*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 604:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*33126*/       /*SwitchType*/ 27, MVT::v2i32,// ->33155
/*33128*/         OPC_CheckChild1Type, MVT::v2i32,
/*33130*/         OPC_RecordChild2, // #1 = $Vn
/*33131*/         OPC_CheckChild2Type, MVT::v2i32,
/*33133*/         OPC_RecordChild3, // #2 = $Vm
/*33134*/         OPC_CheckChild3Type, MVT::v2i32,
/*33136*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33138*/         OPC_EmitInteger, MVT::i32, 14, 
/*33141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33144*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 604:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*33155*/       /*SwitchType*/ 27, MVT::v1i64,// ->33184
/*33157*/         OPC_CheckChild1Type, MVT::v1i64,
/*33159*/         OPC_RecordChild2, // #1 = $Vn
/*33160*/         OPC_CheckChild2Type, MVT::v1i64,
/*33162*/         OPC_RecordChild3, // #2 = $Vm
/*33163*/         OPC_CheckChild3Type, MVT::v1i64,
/*33165*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33167*/         OPC_EmitInteger, MVT::i32, 14, 
/*33170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33173*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 604:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*33184*/       /*SwitchType*/ 27, MVT::v16i8,// ->33213
/*33186*/         OPC_CheckChild1Type, MVT::v16i8,
/*33188*/         OPC_RecordChild2, // #1 = $Vn
/*33189*/         OPC_CheckChild2Type, MVT::v16i8,
/*33191*/         OPC_RecordChild3, // #2 = $Vm
/*33192*/         OPC_CheckChild3Type, MVT::v16i8,
/*33194*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33196*/         OPC_EmitInteger, MVT::i32, 14, 
/*33199*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33202*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 604:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*33213*/       /*SwitchType*/ 27, MVT::v8i16,// ->33242
/*33215*/         OPC_CheckChild1Type, MVT::v8i16,
/*33217*/         OPC_RecordChild2, // #1 = $Vn
/*33218*/         OPC_CheckChild2Type, MVT::v8i16,
/*33220*/         OPC_RecordChild3, // #2 = $Vm
/*33221*/         OPC_CheckChild3Type, MVT::v8i16,
/*33223*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33225*/         OPC_EmitInteger, MVT::i32, 14, 
/*33228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33231*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 604:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*33242*/       /*SwitchType*/ 27, MVT::v4i32,// ->33271
/*33244*/         OPC_CheckChild1Type, MVT::v4i32,
/*33246*/         OPC_RecordChild2, // #1 = $Vn
/*33247*/         OPC_CheckChild2Type, MVT::v4i32,
/*33249*/         OPC_RecordChild3, // #2 = $Vm
/*33250*/         OPC_CheckChild3Type, MVT::v4i32,
/*33252*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33254*/         OPC_EmitInteger, MVT::i32, 14, 
/*33257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33260*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 604:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*33271*/       /*SwitchType*/ 27, MVT::v2i64,// ->33300
/*33273*/         OPC_CheckChild1Type, MVT::v2i64,
/*33275*/         OPC_RecordChild2, // #1 = $Vn
/*33276*/         OPC_CheckChild2Type, MVT::v2i64,
/*33278*/         OPC_RecordChild3, // #2 = $Vm
/*33279*/         OPC_CheckChild3Type, MVT::v2i64,
/*33281*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33283*/         OPC_EmitInteger, MVT::i32, 14, 
/*33286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33289*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 604:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*33300*/       /*SwitchType*/ 27, MVT::v2f32,// ->33329
/*33302*/         OPC_CheckChild1Type, MVT::v2f32,
/*33304*/         OPC_RecordChild2, // #1 = $Vn
/*33305*/         OPC_CheckChild2Type, MVT::v2f32,
/*33307*/         OPC_RecordChild3, // #2 = $Vm
/*33308*/         OPC_CheckChild3Type, MVT::v2f32,
/*33310*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33312*/         OPC_EmitInteger, MVT::i32, 14, 
/*33315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33318*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 604:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*33329*/       /*SwitchType*/ 27, MVT::v4f32,// ->33358
/*33331*/         OPC_CheckChild1Type, MVT::v4f32,
/*33333*/         OPC_RecordChild2, // #1 = $Vn
/*33334*/         OPC_CheckChild2Type, MVT::v4f32,
/*33336*/         OPC_RecordChild3, // #2 = $Vm
/*33337*/         OPC_CheckChild3Type, MVT::v4f32,
/*33339*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33341*/         OPC_EmitInteger, MVT::i32, 14, 
/*33344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33347*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 604:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*33358*/       0, // EndSwitchType
/*33359*/     /*Scope*/ 0|128,2/*256*/, /*->33617*/
/*33361*/       OPC_CheckChild0Integer, 87|128,4/*599*/, 
/*33364*/       OPC_RecordChild1, // #0 = $Vn
/*33365*/       OPC_SwitchType /*10 cases */, 23, MVT::v4i16,// ->33391
/*33368*/         OPC_CheckChild1Type, MVT::v4i16,
/*33370*/         OPC_RecordChild2, // #1 = $Vm
/*33371*/         OPC_CheckChild2Type, MVT::v4i16,
/*33373*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33375*/         OPC_EmitInteger, MVT::i32, 14, 
/*33378*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33381*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 599:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*33391*/       /*SwitchType*/ 23, MVT::v2i32,// ->33416
/*33393*/         OPC_CheckChild1Type, MVT::v2i32,
/*33395*/         OPC_RecordChild2, // #1 = $Vm
/*33396*/         OPC_CheckChild2Type, MVT::v2i32,
/*33398*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33400*/         OPC_EmitInteger, MVT::i32, 14, 
/*33403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33406*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 599:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*33416*/       /*SwitchType*/ 23, MVT::v8i16,// ->33441
/*33418*/         OPC_CheckChild1Type, MVT::v8i16,
/*33420*/         OPC_RecordChild2, // #1 = $Vm
/*33421*/         OPC_CheckChild2Type, MVT::v8i16,
/*33423*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33425*/         OPC_EmitInteger, MVT::i32, 14, 
/*33428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33431*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 599:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*33441*/       /*SwitchType*/ 23, MVT::v4i32,// ->33466
/*33443*/         OPC_CheckChild1Type, MVT::v4i32,
/*33445*/         OPC_RecordChild2, // #1 = $Vm
/*33446*/         OPC_CheckChild2Type, MVT::v4i32,
/*33448*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33450*/         OPC_EmitInteger, MVT::i32, 14, 
/*33453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33456*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 599:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*33466*/       /*SwitchType*/ 23, MVT::v8i8,// ->33491
/*33468*/         OPC_CheckChild1Type, MVT::v8i8,
/*33470*/         OPC_RecordChild2, // #1 = $Vm
/*33471*/         OPC_CheckChild2Type, MVT::v8i8,
/*33473*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33475*/         OPC_EmitInteger, MVT::i32, 14, 
/*33478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33481*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 599:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*33491*/       /*SwitchType*/ 23, MVT::v16i8,// ->33516
/*33493*/         OPC_CheckChild1Type, MVT::v16i8,
/*33495*/         OPC_RecordChild2, // #1 = $Vm
/*33496*/         OPC_CheckChild2Type, MVT::v16i8,
/*33498*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33500*/         OPC_EmitInteger, MVT::i32, 14, 
/*33503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33506*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 599:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*33516*/       /*SwitchType*/ 23, MVT::v2f32,// ->33541
/*33518*/         OPC_CheckChild1Type, MVT::v2f32,
/*33520*/         OPC_RecordChild2, // #1 = $Vm
/*33521*/         OPC_CheckChild2Type, MVT::v2f32,
/*33523*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33525*/         OPC_EmitInteger, MVT::i32, 14, 
/*33528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33531*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 599:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*33541*/       /*SwitchType*/ 23, MVT::v4f32,// ->33566
/*33543*/         OPC_CheckChild1Type, MVT::v4f32,
/*33545*/         OPC_RecordChild2, // #1 = $Vm
/*33546*/         OPC_CheckChild2Type, MVT::v4f32,
/*33548*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33550*/         OPC_EmitInteger, MVT::i32, 14, 
/*33553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33556*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 599:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*33566*/       /*SwitchType*/ 23, MVT::v4f16,// ->33591
/*33568*/         OPC_CheckChild1Type, MVT::v4f16,
/*33570*/         OPC_RecordChild2, // #1 = $Vm
/*33571*/         OPC_CheckChild2Type, MVT::v4f16,
/*33573*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*33575*/         OPC_EmitInteger, MVT::i32, 14, 
/*33578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33581*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 599:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VABDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*33591*/       /*SwitchType*/ 23, MVT::v8f16,// ->33616
/*33593*/         OPC_CheckChild1Type, MVT::v8f16,
/*33595*/         OPC_RecordChild2, // #1 = $Vm
/*33596*/         OPC_CheckChild2Type, MVT::v8f16,
/*33598*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*33600*/         OPC_EmitInteger, MVT::i32, 14, 
/*33603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33606*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 599:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VABDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*33616*/       0, // EndSwitchType
/*33617*/     /*Scope*/ 28|128,1/*156*/, /*->33775*/
/*33619*/       OPC_CheckChild0Integer, 88|128,4/*600*/, 
/*33622*/       OPC_RecordChild1, // #0 = $Vn
/*33623*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->33649
/*33626*/         OPC_CheckChild1Type, MVT::v4i16,
/*33628*/         OPC_RecordChild2, // #1 = $Vm
/*33629*/         OPC_CheckChild2Type, MVT::v4i16,
/*33631*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33633*/         OPC_EmitInteger, MVT::i32, 14, 
/*33636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33639*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 600:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*33649*/       /*SwitchType*/ 23, MVT::v2i32,// ->33674
/*33651*/         OPC_CheckChild1Type, MVT::v2i32,
/*33653*/         OPC_RecordChild2, // #1 = $Vm
/*33654*/         OPC_CheckChild2Type, MVT::v2i32,
/*33656*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33658*/         OPC_EmitInteger, MVT::i32, 14, 
/*33661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33664*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 600:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*33674*/       /*SwitchType*/ 23, MVT::v8i16,// ->33699
/*33676*/         OPC_CheckChild1Type, MVT::v8i16,
/*33678*/         OPC_RecordChild2, // #1 = $Vm
/*33679*/         OPC_CheckChild2Type, MVT::v8i16,
/*33681*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33683*/         OPC_EmitInteger, MVT::i32, 14, 
/*33686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33689*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 600:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*33699*/       /*SwitchType*/ 23, MVT::v4i32,// ->33724
/*33701*/         OPC_CheckChild1Type, MVT::v4i32,
/*33703*/         OPC_RecordChild2, // #1 = $Vm
/*33704*/         OPC_CheckChild2Type, MVT::v4i32,
/*33706*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33708*/         OPC_EmitInteger, MVT::i32, 14, 
/*33711*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33714*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 600:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*33724*/       /*SwitchType*/ 23, MVT::v8i8,// ->33749
/*33726*/         OPC_CheckChild1Type, MVT::v8i8,
/*33728*/         OPC_RecordChild2, // #1 = $Vm
/*33729*/         OPC_CheckChild2Type, MVT::v8i8,
/*33731*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33733*/         OPC_EmitInteger, MVT::i32, 14, 
/*33736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33739*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 600:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*33749*/       /*SwitchType*/ 23, MVT::v16i8,// ->33774
/*33751*/         OPC_CheckChild1Type, MVT::v16i8,
/*33753*/         OPC_RecordChild2, // #1 = $Vm
/*33754*/         OPC_CheckChild2Type, MVT::v16i8,
/*33756*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33758*/         OPC_EmitInteger, MVT::i32, 14, 
/*33761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33764*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 600:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*33774*/       0, // EndSwitchType
/*33775*/     /*Scope*/ 3|128,1/*131*/, /*->33908*/
/*33777*/       OPC_CheckChild0Integer, 3|128,5/*643*/, 
/*33780*/       OPC_RecordChild1, // #0 = $Vn
/*33781*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->33807
/*33784*/         OPC_CheckChild1Type, MVT::v8i8,
/*33786*/         OPC_RecordChild2, // #1 = $Vm
/*33787*/         OPC_CheckChild2Type, MVT::v8i8,
/*33789*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33791*/         OPC_EmitInteger, MVT::i32, 14, 
/*33794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33797*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 643:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*33807*/       /*SwitchType*/ 23, MVT::v4i16,// ->33832
/*33809*/         OPC_CheckChild1Type, MVT::v4i16,
/*33811*/         OPC_RecordChild2, // #1 = $Vm
/*33812*/         OPC_CheckChild2Type, MVT::v4i16,
/*33814*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33816*/         OPC_EmitInteger, MVT::i32, 14, 
/*33819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33822*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 643:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*33832*/       /*SwitchType*/ 23, MVT::v2i32,// ->33857
/*33834*/         OPC_CheckChild1Type, MVT::v2i32,
/*33836*/         OPC_RecordChild2, // #1 = $Vm
/*33837*/         OPC_CheckChild2Type, MVT::v2i32,
/*33839*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33841*/         OPC_EmitInteger, MVT::i32, 14, 
/*33844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33847*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 643:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*33857*/       /*SwitchType*/ 23, MVT::v2f32,// ->33882
/*33859*/         OPC_CheckChild1Type, MVT::v2f32,
/*33861*/         OPC_RecordChild2, // #1 = $Vm
/*33862*/         OPC_CheckChild2Type, MVT::v2f32,
/*33864*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33866*/         OPC_EmitInteger, MVT::i32, 14, 
/*33869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33872*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 643:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*33882*/       /*SwitchType*/ 23, MVT::v4f16,// ->33907
/*33884*/         OPC_CheckChild1Type, MVT::v4f16,
/*33886*/         OPC_RecordChild2, // #1 = $Vm
/*33887*/         OPC_CheckChild2Type, MVT::v4f16,
/*33889*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*33891*/         OPC_EmitInteger, MVT::i32, 14, 
/*33894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33897*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 643:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPADDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*33907*/       0, // EndSwitchType
/*33908*/     /*Scope*/ 4|128,1/*132*/, /*->34042*/
/*33910*/       OPC_CheckChild0Integer, 4|128,5/*644*/, 
/*33913*/       OPC_RecordChild1, // #0 = $Vm
/*33914*/       OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->33936
/*33917*/         OPC_CheckChild1Type, MVT::v8i8,
/*33919*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33921*/         OPC_EmitInteger, MVT::i32, 14, 
/*33924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33927*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 644:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*33936*/       /*SwitchType*/ 19, MVT::v2i32,// ->33957
/*33938*/         OPC_CheckChild1Type, MVT::v4i16,
/*33940*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33942*/         OPC_EmitInteger, MVT::i32, 14, 
/*33945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33948*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 644:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*33957*/       /*SwitchType*/ 19, MVT::v1i64,// ->33978
/*33959*/         OPC_CheckChild1Type, MVT::v2i32,
/*33961*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33963*/         OPC_EmitInteger, MVT::i32, 14, 
/*33966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33969*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 644:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*33978*/       /*SwitchType*/ 19, MVT::v8i16,// ->33999
/*33980*/         OPC_CheckChild1Type, MVT::v16i8,
/*33982*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*33984*/         OPC_EmitInteger, MVT::i32, 14, 
/*33987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33990*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 644:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*33999*/       /*SwitchType*/ 19, MVT::v4i32,// ->34020
/*34001*/         OPC_CheckChild1Type, MVT::v8i16,
/*34003*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34005*/         OPC_EmitInteger, MVT::i32, 14, 
/*34008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34011*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 644:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*34020*/       /*SwitchType*/ 19, MVT::v2i64,// ->34041
/*34022*/         OPC_CheckChild1Type, MVT::v4i32,
/*34024*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34026*/         OPC_EmitInteger, MVT::i32, 14, 
/*34029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34032*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 644:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*34041*/       0, // EndSwitchType
/*34042*/     /*Scope*/ 4|128,1/*132*/, /*->34176*/
/*34044*/       OPC_CheckChild0Integer, 5|128,5/*645*/, 
/*34047*/       OPC_RecordChild1, // #0 = $Vm
/*34048*/       OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->34070
/*34051*/         OPC_CheckChild1Type, MVT::v8i8,
/*34053*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34055*/         OPC_EmitInteger, MVT::i32, 14, 
/*34058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34061*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 645:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*34070*/       /*SwitchType*/ 19, MVT::v2i32,// ->34091
/*34072*/         OPC_CheckChild1Type, MVT::v4i16,
/*34074*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34076*/         OPC_EmitInteger, MVT::i32, 14, 
/*34079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34082*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 645:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*34091*/       /*SwitchType*/ 19, MVT::v1i64,// ->34112
/*34093*/         OPC_CheckChild1Type, MVT::v2i32,
/*34095*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34097*/         OPC_EmitInteger, MVT::i32, 14, 
/*34100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34103*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 645:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*34112*/       /*SwitchType*/ 19, MVT::v8i16,// ->34133
/*34114*/         OPC_CheckChild1Type, MVT::v16i8,
/*34116*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34118*/         OPC_EmitInteger, MVT::i32, 14, 
/*34121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34124*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 645:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*34133*/       /*SwitchType*/ 19, MVT::v4i32,// ->34154
/*34135*/         OPC_CheckChild1Type, MVT::v8i16,
/*34137*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34139*/         OPC_EmitInteger, MVT::i32, 14, 
/*34142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34145*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 645:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*34154*/       /*SwitchType*/ 19, MVT::v2i64,// ->34175
/*34156*/         OPC_CheckChild1Type, MVT::v4i32,
/*34158*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34160*/         OPC_EmitInteger, MVT::i32, 14, 
/*34163*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34166*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 645:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*34175*/       0, // EndSwitchType
/*34176*/     /*Scope*/ 28|128,1/*156*/, /*->34334*/
/*34178*/       OPC_CheckChild0Integer, 1|128,5/*641*/, 
/*34181*/       OPC_RecordChild1, // #0 = $src1
/*34182*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->34208
/*34185*/         OPC_CheckChild1Type, MVT::v4i16,
/*34187*/         OPC_RecordChild2, // #1 = $Vm
/*34188*/         OPC_CheckChild2Type, MVT::v8i8,
/*34190*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34192*/         OPC_EmitInteger, MVT::i32, 14, 
/*34195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34198*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 641:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*34208*/       /*SwitchType*/ 23, MVT::v2i32,// ->34233
/*34210*/         OPC_CheckChild1Type, MVT::v2i32,
/*34212*/         OPC_RecordChild2, // #1 = $Vm
/*34213*/         OPC_CheckChild2Type, MVT::v4i16,
/*34215*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34217*/         OPC_EmitInteger, MVT::i32, 14, 
/*34220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34223*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 641:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*34233*/       /*SwitchType*/ 23, MVT::v1i64,// ->34258
/*34235*/         OPC_CheckChild1Type, MVT::v1i64,
/*34237*/         OPC_RecordChild2, // #1 = $Vm
/*34238*/         OPC_CheckChild2Type, MVT::v2i32,
/*34240*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34242*/         OPC_EmitInteger, MVT::i32, 14, 
/*34245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34248*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 641:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*34258*/       /*SwitchType*/ 23, MVT::v8i16,// ->34283
/*34260*/         OPC_CheckChild1Type, MVT::v8i16,
/*34262*/         OPC_RecordChild2, // #1 = $Vm
/*34263*/         OPC_CheckChild2Type, MVT::v16i8,
/*34265*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34267*/         OPC_EmitInteger, MVT::i32, 14, 
/*34270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34273*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 641:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*34283*/       /*SwitchType*/ 23, MVT::v4i32,// ->34308
/*34285*/         OPC_CheckChild1Type, MVT::v4i32,
/*34287*/         OPC_RecordChild2, // #1 = $Vm
/*34288*/         OPC_CheckChild2Type, MVT::v8i16,
/*34290*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34292*/         OPC_EmitInteger, MVT::i32, 14, 
/*34295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34298*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 641:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*34308*/       /*SwitchType*/ 23, MVT::v2i64,// ->34333
/*34310*/         OPC_CheckChild1Type, MVT::v2i64,
/*34312*/         OPC_RecordChild2, // #1 = $Vm
/*34313*/         OPC_CheckChild2Type, MVT::v4i32,
/*34315*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34317*/         OPC_EmitInteger, MVT::i32, 14, 
/*34320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34323*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 641:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*34333*/       0, // EndSwitchType
/*34334*/     /*Scope*/ 28|128,1/*156*/, /*->34492*/
/*34336*/       OPC_CheckChild0Integer, 2|128,5/*642*/, 
/*34339*/       OPC_RecordChild1, // #0 = $src1
/*34340*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->34366
/*34343*/         OPC_CheckChild1Type, MVT::v4i16,
/*34345*/         OPC_RecordChild2, // #1 = $Vm
/*34346*/         OPC_CheckChild2Type, MVT::v8i8,
/*34348*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34350*/         OPC_EmitInteger, MVT::i32, 14, 
/*34353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34356*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 642:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*34366*/       /*SwitchType*/ 23, MVT::v2i32,// ->34391
/*34368*/         OPC_CheckChild1Type, MVT::v2i32,
/*34370*/         OPC_RecordChild2, // #1 = $Vm
/*34371*/         OPC_CheckChild2Type, MVT::v4i16,
/*34373*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34375*/         OPC_EmitInteger, MVT::i32, 14, 
/*34378*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34381*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 642:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*34391*/       /*SwitchType*/ 23, MVT::v1i64,// ->34416
/*34393*/         OPC_CheckChild1Type, MVT::v1i64,
/*34395*/         OPC_RecordChild2, // #1 = $Vm
/*34396*/         OPC_CheckChild2Type, MVT::v2i32,
/*34398*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34400*/         OPC_EmitInteger, MVT::i32, 14, 
/*34403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34406*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 642:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*34416*/       /*SwitchType*/ 23, MVT::v8i16,// ->34441
/*34418*/         OPC_CheckChild1Type, MVT::v8i16,
/*34420*/         OPC_RecordChild2, // #1 = $Vm
/*34421*/         OPC_CheckChild2Type, MVT::v16i8,
/*34423*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34425*/         OPC_EmitInteger, MVT::i32, 14, 
/*34428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34431*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 642:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*34441*/       /*SwitchType*/ 23, MVT::v4i32,// ->34466
/*34443*/         OPC_CheckChild1Type, MVT::v4i32,
/*34445*/         OPC_RecordChild2, // #1 = $Vm
/*34446*/         OPC_CheckChild2Type, MVT::v8i16,
/*34448*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34450*/         OPC_EmitInteger, MVT::i32, 14, 
/*34453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34456*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 642:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*34466*/       /*SwitchType*/ 23, MVT::v2i64,// ->34491
/*34468*/         OPC_CheckChild1Type, MVT::v2i64,
/*34470*/         OPC_RecordChild2, // #1 = $Vm
/*34471*/         OPC_CheckChild2Type, MVT::v4i32,
/*34473*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34475*/         OPC_EmitInteger, MVT::i32, 14, 
/*34478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34481*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 642:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*34491*/       0, // EndSwitchType
/*34492*/     /*Scope*/ 3|128,1/*131*/, /*->34625*/
/*34494*/       OPC_CheckChild0Integer, 6|128,5/*646*/, 
/*34497*/       OPC_RecordChild1, // #0 = $Vn
/*34498*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->34524
/*34501*/         OPC_CheckChild1Type, MVT::v8i8,
/*34503*/         OPC_RecordChild2, // #1 = $Vm
/*34504*/         OPC_CheckChild2Type, MVT::v8i8,
/*34506*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34508*/         OPC_EmitInteger, MVT::i32, 14, 
/*34511*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34514*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 646:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*34524*/       /*SwitchType*/ 23, MVT::v4i16,// ->34549
/*34526*/         OPC_CheckChild1Type, MVT::v4i16,
/*34528*/         OPC_RecordChild2, // #1 = $Vm
/*34529*/         OPC_CheckChild2Type, MVT::v4i16,
/*34531*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34533*/         OPC_EmitInteger, MVT::i32, 14, 
/*34536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34539*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 646:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*34549*/       /*SwitchType*/ 23, MVT::v2i32,// ->34574
/*34551*/         OPC_CheckChild1Type, MVT::v2i32,
/*34553*/         OPC_RecordChild2, // #1 = $Vm
/*34554*/         OPC_CheckChild2Type, MVT::v2i32,
/*34556*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34558*/         OPC_EmitInteger, MVT::i32, 14, 
/*34561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34564*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 646:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*34574*/       /*SwitchType*/ 23, MVT::v2f32,// ->34599
/*34576*/         OPC_CheckChild1Type, MVT::v2f32,
/*34578*/         OPC_RecordChild2, // #1 = $Vm
/*34579*/         OPC_CheckChild2Type, MVT::v2f32,
/*34581*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34583*/         OPC_EmitInteger, MVT::i32, 14, 
/*34586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34589*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 646:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*34599*/       /*SwitchType*/ 23, MVT::v4f16,// ->34624
/*34601*/         OPC_CheckChild1Type, MVT::v4f16,
/*34603*/         OPC_RecordChild2, // #1 = $Vm
/*34604*/         OPC_CheckChild2Type, MVT::v4f16,
/*34606*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*34608*/         OPC_EmitInteger, MVT::i32, 14, 
/*34611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34614*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 646:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMAXh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*34624*/       0, // EndSwitchType
/*34625*/     /*Scope*/ 81, /*->34707*/
/*34626*/       OPC_CheckChild0Integer, 7|128,5/*647*/, 
/*34629*/       OPC_RecordChild1, // #0 = $Vn
/*34630*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->34656
/*34633*/         OPC_CheckChild1Type, MVT::v8i8,
/*34635*/         OPC_RecordChild2, // #1 = $Vm
/*34636*/         OPC_CheckChild2Type, MVT::v8i8,
/*34638*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34640*/         OPC_EmitInteger, MVT::i32, 14, 
/*34643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34646*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 647:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*34656*/       /*SwitchType*/ 23, MVT::v4i16,// ->34681
/*34658*/         OPC_CheckChild1Type, MVT::v4i16,
/*34660*/         OPC_RecordChild2, // #1 = $Vm
/*34661*/         OPC_CheckChild2Type, MVT::v4i16,
/*34663*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34665*/         OPC_EmitInteger, MVT::i32, 14, 
/*34668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34671*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 647:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*34681*/       /*SwitchType*/ 23, MVT::v2i32,// ->34706
/*34683*/         OPC_CheckChild1Type, MVT::v2i32,
/*34685*/         OPC_RecordChild2, // #1 = $Vm
/*34686*/         OPC_CheckChild2Type, MVT::v2i32,
/*34688*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34690*/         OPC_EmitInteger, MVT::i32, 14, 
/*34693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34696*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 647:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*34706*/       0, // EndSwitchType
/*34707*/     /*Scope*/ 3|128,1/*131*/, /*->34840*/
/*34709*/       OPC_CheckChild0Integer, 8|128,5/*648*/, 
/*34712*/       OPC_RecordChild1, // #0 = $Vn
/*34713*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->34739
/*34716*/         OPC_CheckChild1Type, MVT::v8i8,
/*34718*/         OPC_RecordChild2, // #1 = $Vm
/*34719*/         OPC_CheckChild2Type, MVT::v8i8,
/*34721*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34723*/         OPC_EmitInteger, MVT::i32, 14, 
/*34726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34729*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 648:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*34739*/       /*SwitchType*/ 23, MVT::v4i16,// ->34764
/*34741*/         OPC_CheckChild1Type, MVT::v4i16,
/*34743*/         OPC_RecordChild2, // #1 = $Vm
/*34744*/         OPC_CheckChild2Type, MVT::v4i16,
/*34746*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34748*/         OPC_EmitInteger, MVT::i32, 14, 
/*34751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34754*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 648:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*34764*/       /*SwitchType*/ 23, MVT::v2i32,// ->34789
/*34766*/         OPC_CheckChild1Type, MVT::v2i32,
/*34768*/         OPC_RecordChild2, // #1 = $Vm
/*34769*/         OPC_CheckChild2Type, MVT::v2i32,
/*34771*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34773*/         OPC_EmitInteger, MVT::i32, 14, 
/*34776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34779*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 648:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*34789*/       /*SwitchType*/ 23, MVT::v2f32,// ->34814
/*34791*/         OPC_CheckChild1Type, MVT::v2f32,
/*34793*/         OPC_RecordChild2, // #1 = $Vm
/*34794*/         OPC_CheckChild2Type, MVT::v2f32,
/*34796*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34798*/         OPC_EmitInteger, MVT::i32, 14, 
/*34801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34804*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 648:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*34814*/       /*SwitchType*/ 23, MVT::v4f16,// ->34839
/*34816*/         OPC_CheckChild1Type, MVT::v4f16,
/*34818*/         OPC_RecordChild2, // #1 = $Vm
/*34819*/         OPC_CheckChild2Type, MVT::v4f16,
/*34821*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*34823*/         OPC_EmitInteger, MVT::i32, 14, 
/*34826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34829*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 648:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMINh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*34839*/       0, // EndSwitchType
/*34840*/     /*Scope*/ 81, /*->34922*/
/*34841*/       OPC_CheckChild0Integer, 9|128,5/*649*/, 
/*34844*/       OPC_RecordChild1, // #0 = $Vn
/*34845*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->34871
/*34848*/         OPC_CheckChild1Type, MVT::v8i8,
/*34850*/         OPC_RecordChild2, // #1 = $Vm
/*34851*/         OPC_CheckChild2Type, MVT::v8i8,
/*34853*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34855*/         OPC_EmitInteger, MVT::i32, 14, 
/*34858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34861*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 649:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*34871*/       /*SwitchType*/ 23, MVT::v4i16,// ->34896
/*34873*/         OPC_CheckChild1Type, MVT::v4i16,
/*34875*/         OPC_RecordChild2, // #1 = $Vm
/*34876*/         OPC_CheckChild2Type, MVT::v4i16,
/*34878*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34880*/         OPC_EmitInteger, MVT::i32, 14, 
/*34883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34886*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 649:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*34896*/       /*SwitchType*/ 23, MVT::v2i32,// ->34921
/*34898*/         OPC_CheckChild1Type, MVT::v2i32,
/*34900*/         OPC_RecordChild2, // #1 = $Vm
/*34901*/         OPC_CheckChild2Type, MVT::v2i32,
/*34903*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34905*/         OPC_EmitInteger, MVT::i32, 14, 
/*34908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34911*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 649:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*34921*/       0, // EndSwitchType
/*34922*/     /*Scope*/ 4|128,1/*132*/, /*->35056*/
/*34924*/       OPC_CheckChild0Integer, 34|128,5/*674*/, 
/*34927*/       OPC_RecordChild1, // #0 = $Vm
/*34928*/       OPC_SwitchType /*6 cases */, 19, MVT::v2i32,// ->34950
/*34931*/         OPC_CheckChild1Type, MVT::v2i32,
/*34933*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34935*/         OPC_EmitInteger, MVT::i32, 14, 
/*34938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34941*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 674:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*34950*/       /*SwitchType*/ 19, MVT::v4i32,// ->34971
/*34952*/         OPC_CheckChild1Type, MVT::v4i32,
/*34954*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34956*/         OPC_EmitInteger, MVT::i32, 14, 
/*34959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34962*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 674:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*34971*/       /*SwitchType*/ 19, MVT::v2f32,// ->34992
/*34973*/         OPC_CheckChild1Type, MVT::v2f32,
/*34975*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34977*/         OPC_EmitInteger, MVT::i32, 14, 
/*34980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34983*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 674:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*34992*/       /*SwitchType*/ 19, MVT::v4f32,// ->35013
/*34994*/         OPC_CheckChild1Type, MVT::v4f32,
/*34996*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*34998*/         OPC_EmitInteger, MVT::i32, 14, 
/*35001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35004*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 674:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*35013*/       /*SwitchType*/ 19, MVT::v4f16,// ->35034
/*35015*/         OPC_CheckChild1Type, MVT::v4f16,
/*35017*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*35019*/         OPC_EmitInteger, MVT::i32, 14, 
/*35022*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35025*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 674:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhd:v4f16 DPR:v4f16:$Vm)
/*35034*/       /*SwitchType*/ 19, MVT::v8f16,// ->35055
/*35036*/         OPC_CheckChild1Type, MVT::v8f16,
/*35038*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*35040*/         OPC_EmitInteger, MVT::i32, 14, 
/*35043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35046*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 674:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhq:v8f16 QPR:v8f16:$Vm)
/*35055*/       0, // EndSwitchType
/*35056*/     /*Scope*/ 4|128,1/*132*/, /*->35190*/
/*35058*/       OPC_CheckChild0Integer, 47|128,5/*687*/, 
/*35061*/       OPC_RecordChild1, // #0 = $Vm
/*35062*/       OPC_SwitchType /*6 cases */, 19, MVT::v2i32,// ->35084
/*35065*/         OPC_CheckChild1Type, MVT::v2i32,
/*35067*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35069*/         OPC_EmitInteger, MVT::i32, 14, 
/*35072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35075*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 687:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*35084*/       /*SwitchType*/ 19, MVT::v4i32,// ->35105
/*35086*/         OPC_CheckChild1Type, MVT::v4i32,
/*35088*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35090*/         OPC_EmitInteger, MVT::i32, 14, 
/*35093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35096*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 687:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*35105*/       /*SwitchType*/ 19, MVT::v2f32,// ->35126
/*35107*/         OPC_CheckChild1Type, MVT::v2f32,
/*35109*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35111*/         OPC_EmitInteger, MVT::i32, 14, 
/*35114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35117*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 687:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*35126*/       /*SwitchType*/ 19, MVT::v4f32,// ->35147
/*35128*/         OPC_CheckChild1Type, MVT::v4f32,
/*35130*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35132*/         OPC_EmitInteger, MVT::i32, 14, 
/*35135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35138*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 687:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*35147*/       /*SwitchType*/ 19, MVT::v4f16,// ->35168
/*35149*/         OPC_CheckChild1Type, MVT::v4f16,
/*35151*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*35153*/         OPC_EmitInteger, MVT::i32, 14, 
/*35156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35159*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 687:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhd:v4f16 DPR:v4f16:$Vm)
/*35168*/       /*SwitchType*/ 19, MVT::v8f16,// ->35189
/*35170*/         OPC_CheckChild1Type, MVT::v8f16,
/*35172*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*35174*/         OPC_EmitInteger, MVT::i32, 14, 
/*35177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35180*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 687:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhq:v8f16 QPR:v8f16:$Vm)
/*35189*/       0, // EndSwitchType
/*35190*/     /*Scope*/ 78|128,1/*206*/, /*->35398*/
/*35192*/       OPC_CheckChild0Integer, 51|128,5/*691*/, 
/*35195*/       OPC_RecordChild1, // #0 = $Vm
/*35196*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->35222
/*35199*/         OPC_CheckChild1Type, MVT::v4i16,
/*35201*/         OPC_RecordChild2, // #1 = $Vn
/*35202*/         OPC_CheckChild2Type, MVT::v4i16,
/*35204*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35206*/         OPC_EmitInteger, MVT::i32, 14, 
/*35209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35212*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 691:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*35222*/       /*SwitchType*/ 23, MVT::v2i32,// ->35247
/*35224*/         OPC_CheckChild1Type, MVT::v2i32,
/*35226*/         OPC_RecordChild2, // #1 = $Vn
/*35227*/         OPC_CheckChild2Type, MVT::v2i32,
/*35229*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35231*/         OPC_EmitInteger, MVT::i32, 14, 
/*35234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35237*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 691:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*35247*/       /*SwitchType*/ 23, MVT::v8i16,// ->35272
/*35249*/         OPC_CheckChild1Type, MVT::v8i16,
/*35251*/         OPC_RecordChild2, // #1 = $Vn
/*35252*/         OPC_CheckChild2Type, MVT::v8i16,
/*35254*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35256*/         OPC_EmitInteger, MVT::i32, 14, 
/*35259*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35262*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 691:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*35272*/       /*SwitchType*/ 23, MVT::v4i32,// ->35297
/*35274*/         OPC_CheckChild1Type, MVT::v4i32,
/*35276*/         OPC_RecordChild2, // #1 = $Vn
/*35277*/         OPC_CheckChild2Type, MVT::v4i32,
/*35279*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35281*/         OPC_EmitInteger, MVT::i32, 14, 
/*35284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35287*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 691:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*35297*/       /*SwitchType*/ 23, MVT::v8i8,// ->35322
/*35299*/         OPC_CheckChild1Type, MVT::v8i8,
/*35301*/         OPC_RecordChild2, // #1 = $Vn
/*35302*/         OPC_CheckChild2Type, MVT::v8i8,
/*35304*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35306*/         OPC_EmitInteger, MVT::i32, 14, 
/*35309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35312*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 691:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*35322*/       /*SwitchType*/ 23, MVT::v16i8,// ->35347
/*35324*/         OPC_CheckChild1Type, MVT::v16i8,
/*35326*/         OPC_RecordChild2, // #1 = $Vn
/*35327*/         OPC_CheckChild2Type, MVT::v16i8,
/*35329*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35331*/         OPC_EmitInteger, MVT::i32, 14, 
/*35334*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35337*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 691:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*35347*/       /*SwitchType*/ 23, MVT::v1i64,// ->35372
/*35349*/         OPC_CheckChild1Type, MVT::v1i64,
/*35351*/         OPC_RecordChild2, // #1 = $Vn
/*35352*/         OPC_CheckChild2Type, MVT::v1i64,
/*35354*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35356*/         OPC_EmitInteger, MVT::i32, 14, 
/*35359*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35362*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 691:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*35372*/       /*SwitchType*/ 23, MVT::v2i64,// ->35397
/*35374*/         OPC_CheckChild1Type, MVT::v2i64,
/*35376*/         OPC_RecordChild2, // #1 = $Vn
/*35377*/         OPC_CheckChild2Type, MVT::v2i64,
/*35379*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35381*/         OPC_EmitInteger, MVT::i32, 14, 
/*35384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35387*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 691:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*35397*/       0, // EndSwitchType
/*35398*/     /*Scope*/ 78|128,1/*206*/, /*->35606*/
/*35400*/       OPC_CheckChild0Integer, 52|128,5/*692*/, 
/*35403*/       OPC_RecordChild1, // #0 = $Vm
/*35404*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->35430
/*35407*/         OPC_CheckChild1Type, MVT::v4i16,
/*35409*/         OPC_RecordChild2, // #1 = $Vn
/*35410*/         OPC_CheckChild2Type, MVT::v4i16,
/*35412*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35414*/         OPC_EmitInteger, MVT::i32, 14, 
/*35417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35420*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 692:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*35430*/       /*SwitchType*/ 23, MVT::v2i32,// ->35455
/*35432*/         OPC_CheckChild1Type, MVT::v2i32,
/*35434*/         OPC_RecordChild2, // #1 = $Vn
/*35435*/         OPC_CheckChild2Type, MVT::v2i32,
/*35437*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35439*/         OPC_EmitInteger, MVT::i32, 14, 
/*35442*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35445*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 692:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*35455*/       /*SwitchType*/ 23, MVT::v8i16,// ->35480
/*35457*/         OPC_CheckChild1Type, MVT::v8i16,
/*35459*/         OPC_RecordChild2, // #1 = $Vn
/*35460*/         OPC_CheckChild2Type, MVT::v8i16,
/*35462*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35464*/         OPC_EmitInteger, MVT::i32, 14, 
/*35467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35470*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 692:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*35480*/       /*SwitchType*/ 23, MVT::v4i32,// ->35505
/*35482*/         OPC_CheckChild1Type, MVT::v4i32,
/*35484*/         OPC_RecordChild2, // #1 = $Vn
/*35485*/         OPC_CheckChild2Type, MVT::v4i32,
/*35487*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35489*/         OPC_EmitInteger, MVT::i32, 14, 
/*35492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35495*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 692:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*35505*/       /*SwitchType*/ 23, MVT::v8i8,// ->35530
/*35507*/         OPC_CheckChild1Type, MVT::v8i8,
/*35509*/         OPC_RecordChild2, // #1 = $Vn
/*35510*/         OPC_CheckChild2Type, MVT::v8i8,
/*35512*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35514*/         OPC_EmitInteger, MVT::i32, 14, 
/*35517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35520*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 692:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*35530*/       /*SwitchType*/ 23, MVT::v16i8,// ->35555
/*35532*/         OPC_CheckChild1Type, MVT::v16i8,
/*35534*/         OPC_RecordChild2, // #1 = $Vn
/*35535*/         OPC_CheckChild2Type, MVT::v16i8,
/*35537*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35539*/         OPC_EmitInteger, MVT::i32, 14, 
/*35542*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35545*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 692:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*35555*/       /*SwitchType*/ 23, MVT::v1i64,// ->35580
/*35557*/         OPC_CheckChild1Type, MVT::v1i64,
/*35559*/         OPC_RecordChild2, // #1 = $Vn
/*35560*/         OPC_CheckChild2Type, MVT::v1i64,
/*35562*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35564*/         OPC_EmitInteger, MVT::i32, 14, 
/*35567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35570*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 692:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*35580*/       /*SwitchType*/ 23, MVT::v2i64,// ->35605
/*35582*/         OPC_CheckChild1Type, MVT::v2i64,
/*35584*/         OPC_RecordChild2, // #1 = $Vn
/*35585*/         OPC_CheckChild2Type, MVT::v2i64,
/*35587*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35589*/         OPC_EmitInteger, MVT::i32, 14, 
/*35592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35595*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 692:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*35605*/       0, // EndSwitchType
/*35606*/     /*Scope*/ 78|128,1/*206*/, /*->35814*/
/*35608*/       OPC_CheckChild0Integer, 45|128,5/*685*/, 
/*35611*/       OPC_RecordChild1, // #0 = $Vm
/*35612*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->35638
/*35615*/         OPC_CheckChild1Type, MVT::v4i16,
/*35617*/         OPC_RecordChild2, // #1 = $Vn
/*35618*/         OPC_CheckChild2Type, MVT::v4i16,
/*35620*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35622*/         OPC_EmitInteger, MVT::i32, 14, 
/*35625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35628*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 685:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*35638*/       /*SwitchType*/ 23, MVT::v2i32,// ->35663
/*35640*/         OPC_CheckChild1Type, MVT::v2i32,
/*35642*/         OPC_RecordChild2, // #1 = $Vn
/*35643*/         OPC_CheckChild2Type, MVT::v2i32,
/*35645*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35647*/         OPC_EmitInteger, MVT::i32, 14, 
/*35650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35653*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 685:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*35663*/       /*SwitchType*/ 23, MVT::v8i16,// ->35688
/*35665*/         OPC_CheckChild1Type, MVT::v8i16,
/*35667*/         OPC_RecordChild2, // #1 = $Vn
/*35668*/         OPC_CheckChild2Type, MVT::v8i16,
/*35670*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35672*/         OPC_EmitInteger, MVT::i32, 14, 
/*35675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35678*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 685:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*35688*/       /*SwitchType*/ 23, MVT::v4i32,// ->35713
/*35690*/         OPC_CheckChild1Type, MVT::v4i32,
/*35692*/         OPC_RecordChild2, // #1 = $Vn
/*35693*/         OPC_CheckChild2Type, MVT::v4i32,
/*35695*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35697*/         OPC_EmitInteger, MVT::i32, 14, 
/*35700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35703*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 685:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*35713*/       /*SwitchType*/ 23, MVT::v8i8,// ->35738
/*35715*/         OPC_CheckChild1Type, MVT::v8i8,
/*35717*/         OPC_RecordChild2, // #1 = $Vn
/*35718*/         OPC_CheckChild2Type, MVT::v8i8,
/*35720*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35722*/         OPC_EmitInteger, MVT::i32, 14, 
/*35725*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35728*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 685:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*35738*/       /*SwitchType*/ 23, MVT::v16i8,// ->35763
/*35740*/         OPC_CheckChild1Type, MVT::v16i8,
/*35742*/         OPC_RecordChild2, // #1 = $Vn
/*35743*/         OPC_CheckChild2Type, MVT::v16i8,
/*35745*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35747*/         OPC_EmitInteger, MVT::i32, 14, 
/*35750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35753*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 685:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*35763*/       /*SwitchType*/ 23, MVT::v1i64,// ->35788
/*35765*/         OPC_CheckChild1Type, MVT::v1i64,
/*35767*/         OPC_RecordChild2, // #1 = $Vn
/*35768*/         OPC_CheckChild2Type, MVT::v1i64,
/*35770*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35772*/         OPC_EmitInteger, MVT::i32, 14, 
/*35775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35778*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 685:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*35788*/       /*SwitchType*/ 23, MVT::v2i64,// ->35813
/*35790*/         OPC_CheckChild1Type, MVT::v2i64,
/*35792*/         OPC_RecordChild2, // #1 = $Vn
/*35793*/         OPC_CheckChild2Type, MVT::v2i64,
/*35795*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35797*/         OPC_EmitInteger, MVT::i32, 14, 
/*35800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35803*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 685:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*35813*/       0, // EndSwitchType
/*35814*/     /*Scope*/ 78|128,1/*206*/, /*->36022*/
/*35816*/       OPC_CheckChild0Integer, 46|128,5/*686*/, 
/*35819*/       OPC_RecordChild1, // #0 = $Vm
/*35820*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->35846
/*35823*/         OPC_CheckChild1Type, MVT::v4i16,
/*35825*/         OPC_RecordChild2, // #1 = $Vn
/*35826*/         OPC_CheckChild2Type, MVT::v4i16,
/*35828*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35830*/         OPC_EmitInteger, MVT::i32, 14, 
/*35833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35836*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 686:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*35846*/       /*SwitchType*/ 23, MVT::v2i32,// ->35871
/*35848*/         OPC_CheckChild1Type, MVT::v2i32,
/*35850*/         OPC_RecordChild2, // #1 = $Vn
/*35851*/         OPC_CheckChild2Type, MVT::v2i32,
/*35853*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35855*/         OPC_EmitInteger, MVT::i32, 14, 
/*35858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35861*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 686:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*35871*/       /*SwitchType*/ 23, MVT::v8i16,// ->35896
/*35873*/         OPC_CheckChild1Type, MVT::v8i16,
/*35875*/         OPC_RecordChild2, // #1 = $Vn
/*35876*/         OPC_CheckChild2Type, MVT::v8i16,
/*35878*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35880*/         OPC_EmitInteger, MVT::i32, 14, 
/*35883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35886*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 686:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*35896*/       /*SwitchType*/ 23, MVT::v4i32,// ->35921
/*35898*/         OPC_CheckChild1Type, MVT::v4i32,
/*35900*/         OPC_RecordChild2, // #1 = $Vn
/*35901*/         OPC_CheckChild2Type, MVT::v4i32,
/*35903*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35905*/         OPC_EmitInteger, MVT::i32, 14, 
/*35908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35911*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 686:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*35921*/       /*SwitchType*/ 23, MVT::v8i8,// ->35946
/*35923*/         OPC_CheckChild1Type, MVT::v8i8,
/*35925*/         OPC_RecordChild2, // #1 = $Vn
/*35926*/         OPC_CheckChild2Type, MVT::v8i8,
/*35928*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35930*/         OPC_EmitInteger, MVT::i32, 14, 
/*35933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35936*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 686:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*35946*/       /*SwitchType*/ 23, MVT::v16i8,// ->35971
/*35948*/         OPC_CheckChild1Type, MVT::v16i8,
/*35950*/         OPC_RecordChild2, // #1 = $Vn
/*35951*/         OPC_CheckChild2Type, MVT::v16i8,
/*35953*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35955*/         OPC_EmitInteger, MVT::i32, 14, 
/*35958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35961*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 686:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*35971*/       /*SwitchType*/ 23, MVT::v1i64,// ->35996
/*35973*/         OPC_CheckChild1Type, MVT::v1i64,
/*35975*/         OPC_RecordChild2, // #1 = $Vn
/*35976*/         OPC_CheckChild2Type, MVT::v1i64,
/*35978*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35980*/         OPC_EmitInteger, MVT::i32, 14, 
/*35983*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35986*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 686:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*35996*/       /*SwitchType*/ 23, MVT::v2i64,// ->36021
/*35998*/         OPC_CheckChild1Type, MVT::v2i64,
/*36000*/         OPC_RecordChild2, // #1 = $Vn
/*36001*/         OPC_CheckChild2Type, MVT::v2i64,
/*36003*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36005*/         OPC_EmitInteger, MVT::i32, 14, 
/*36008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36011*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 686:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*36021*/       0, // EndSwitchType
/*36022*/     /*Scope*/ 78|128,1/*206*/, /*->36230*/
/*36024*/       OPC_CheckChild0Integer, 28|128,5/*668*/, 
/*36027*/       OPC_RecordChild1, // #0 = $Vm
/*36028*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->36054
/*36031*/         OPC_CheckChild1Type, MVT::v4i16,
/*36033*/         OPC_RecordChild2, // #1 = $Vn
/*36034*/         OPC_CheckChild2Type, MVT::v4i16,
/*36036*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36038*/         OPC_EmitInteger, MVT::i32, 14, 
/*36041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36044*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 668:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*36054*/       /*SwitchType*/ 23, MVT::v2i32,// ->36079
/*36056*/         OPC_CheckChild1Type, MVT::v2i32,
/*36058*/         OPC_RecordChild2, // #1 = $Vn
/*36059*/         OPC_CheckChild2Type, MVT::v2i32,
/*36061*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36063*/         OPC_EmitInteger, MVT::i32, 14, 
/*36066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36069*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 668:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*36079*/       /*SwitchType*/ 23, MVT::v8i16,// ->36104
/*36081*/         OPC_CheckChild1Type, MVT::v8i16,
/*36083*/         OPC_RecordChild2, // #1 = $Vn
/*36084*/         OPC_CheckChild2Type, MVT::v8i16,
/*36086*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36088*/         OPC_EmitInteger, MVT::i32, 14, 
/*36091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36094*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 668:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*36104*/       /*SwitchType*/ 23, MVT::v4i32,// ->36129
/*36106*/         OPC_CheckChild1Type, MVT::v4i32,
/*36108*/         OPC_RecordChild2, // #1 = $Vn
/*36109*/         OPC_CheckChild2Type, MVT::v4i32,
/*36111*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36113*/         OPC_EmitInteger, MVT::i32, 14, 
/*36116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36119*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 668:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*36129*/       /*SwitchType*/ 23, MVT::v8i8,// ->36154
/*36131*/         OPC_CheckChild1Type, MVT::v8i8,
/*36133*/         OPC_RecordChild2, // #1 = $Vn
/*36134*/         OPC_CheckChild2Type, MVT::v8i8,
/*36136*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36138*/         OPC_EmitInteger, MVT::i32, 14, 
/*36141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36144*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 668:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*36154*/       /*SwitchType*/ 23, MVT::v16i8,// ->36179
/*36156*/         OPC_CheckChild1Type, MVT::v16i8,
/*36158*/         OPC_RecordChild2, // #1 = $Vn
/*36159*/         OPC_CheckChild2Type, MVT::v16i8,
/*36161*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36163*/         OPC_EmitInteger, MVT::i32, 14, 
/*36166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36169*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 668:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*36179*/       /*SwitchType*/ 23, MVT::v1i64,// ->36204
/*36181*/         OPC_CheckChild1Type, MVT::v1i64,
/*36183*/         OPC_RecordChild2, // #1 = $Vn
/*36184*/         OPC_CheckChild2Type, MVT::v1i64,
/*36186*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36188*/         OPC_EmitInteger, MVT::i32, 14, 
/*36191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36194*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 668:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*36204*/       /*SwitchType*/ 23, MVT::v2i64,// ->36229
/*36206*/         OPC_CheckChild1Type, MVT::v2i64,
/*36208*/         OPC_RecordChild2, // #1 = $Vn
/*36209*/         OPC_CheckChild2Type, MVT::v2i64,
/*36211*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36213*/         OPC_EmitInteger, MVT::i32, 14, 
/*36216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36219*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 668:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*36229*/       0, // EndSwitchType
/*36230*/     /*Scope*/ 78|128,1/*206*/, /*->36438*/
/*36232*/       OPC_CheckChild0Integer, 30|128,5/*670*/, 
/*36235*/       OPC_RecordChild1, // #0 = $Vm
/*36236*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->36262
/*36239*/         OPC_CheckChild1Type, MVT::v4i16,
/*36241*/         OPC_RecordChild2, // #1 = $Vn
/*36242*/         OPC_CheckChild2Type, MVT::v4i16,
/*36244*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36246*/         OPC_EmitInteger, MVT::i32, 14, 
/*36249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36252*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 670:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*36262*/       /*SwitchType*/ 23, MVT::v2i32,// ->36287
/*36264*/         OPC_CheckChild1Type, MVT::v2i32,
/*36266*/         OPC_RecordChild2, // #1 = $Vn
/*36267*/         OPC_CheckChild2Type, MVT::v2i32,
/*36269*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36271*/         OPC_EmitInteger, MVT::i32, 14, 
/*36274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36277*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 670:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*36287*/       /*SwitchType*/ 23, MVT::v8i16,// ->36312
/*36289*/         OPC_CheckChild1Type, MVT::v8i16,
/*36291*/         OPC_RecordChild2, // #1 = $Vn
/*36292*/         OPC_CheckChild2Type, MVT::v8i16,
/*36294*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36296*/         OPC_EmitInteger, MVT::i32, 14, 
/*36299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36302*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 670:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*36312*/       /*SwitchType*/ 23, MVT::v4i32,// ->36337
/*36314*/         OPC_CheckChild1Type, MVT::v4i32,
/*36316*/         OPC_RecordChild2, // #1 = $Vn
/*36317*/         OPC_CheckChild2Type, MVT::v4i32,
/*36319*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36321*/         OPC_EmitInteger, MVT::i32, 14, 
/*36324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36327*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 670:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*36337*/       /*SwitchType*/ 23, MVT::v8i8,// ->36362
/*36339*/         OPC_CheckChild1Type, MVT::v8i8,
/*36341*/         OPC_RecordChild2, // #1 = $Vn
/*36342*/         OPC_CheckChild2Type, MVT::v8i8,
/*36344*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36346*/         OPC_EmitInteger, MVT::i32, 14, 
/*36349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36352*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 670:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*36362*/       /*SwitchType*/ 23, MVT::v16i8,// ->36387
/*36364*/         OPC_CheckChild1Type, MVT::v16i8,
/*36366*/         OPC_RecordChild2, // #1 = $Vn
/*36367*/         OPC_CheckChild2Type, MVT::v16i8,
/*36369*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36371*/         OPC_EmitInteger, MVT::i32, 14, 
/*36374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36377*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 670:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*36387*/       /*SwitchType*/ 23, MVT::v1i64,// ->36412
/*36389*/         OPC_CheckChild1Type, MVT::v1i64,
/*36391*/         OPC_RecordChild2, // #1 = $Vn
/*36392*/         OPC_CheckChild2Type, MVT::v1i64,
/*36394*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36396*/         OPC_EmitInteger, MVT::i32, 14, 
/*36399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36402*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 670:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*36412*/       /*SwitchType*/ 23, MVT::v2i64,// ->36437
/*36414*/         OPC_CheckChild1Type, MVT::v2i64,
/*36416*/         OPC_RecordChild2, // #1 = $Vn
/*36417*/         OPC_CheckChild2Type, MVT::v2i64,
/*36419*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36421*/         OPC_EmitInteger, MVT::i32, 14, 
/*36424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36427*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 670:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*36437*/       0, // EndSwitchType
/*36438*/     /*Scope*/ 78|128,1/*206*/, /*->36646*/
/*36440*/       OPC_CheckChild0Integer, 23|128,5/*663*/, 
/*36443*/       OPC_RecordChild1, // #0 = $Vm
/*36444*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->36470
/*36447*/         OPC_CheckChild1Type, MVT::v4i16,
/*36449*/         OPC_RecordChild2, // #1 = $Vn
/*36450*/         OPC_CheckChild2Type, MVT::v4i16,
/*36452*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36454*/         OPC_EmitInteger, MVT::i32, 14, 
/*36457*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36460*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 663:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*36470*/       /*SwitchType*/ 23, MVT::v2i32,// ->36495
/*36472*/         OPC_CheckChild1Type, MVT::v2i32,
/*36474*/         OPC_RecordChild2, // #1 = $Vn
/*36475*/         OPC_CheckChild2Type, MVT::v2i32,
/*36477*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36479*/         OPC_EmitInteger, MVT::i32, 14, 
/*36482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36485*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 663:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*36495*/       /*SwitchType*/ 23, MVT::v8i16,// ->36520
/*36497*/         OPC_CheckChild1Type, MVT::v8i16,
/*36499*/         OPC_RecordChild2, // #1 = $Vn
/*36500*/         OPC_CheckChild2Type, MVT::v8i16,
/*36502*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36504*/         OPC_EmitInteger, MVT::i32, 14, 
/*36507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36510*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 663:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*36520*/       /*SwitchType*/ 23, MVT::v4i32,// ->36545
/*36522*/         OPC_CheckChild1Type, MVT::v4i32,
/*36524*/         OPC_RecordChild2, // #1 = $Vn
/*36525*/         OPC_CheckChild2Type, MVT::v4i32,
/*36527*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36529*/         OPC_EmitInteger, MVT::i32, 14, 
/*36532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36535*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 663:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*36545*/       /*SwitchType*/ 23, MVT::v8i8,// ->36570
/*36547*/         OPC_CheckChild1Type, MVT::v8i8,
/*36549*/         OPC_RecordChild2, // #1 = $Vn
/*36550*/         OPC_CheckChild2Type, MVT::v8i8,
/*36552*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36554*/         OPC_EmitInteger, MVT::i32, 14, 
/*36557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36560*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 663:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*36570*/       /*SwitchType*/ 23, MVT::v16i8,// ->36595
/*36572*/         OPC_CheckChild1Type, MVT::v16i8,
/*36574*/         OPC_RecordChild2, // #1 = $Vn
/*36575*/         OPC_CheckChild2Type, MVT::v16i8,
/*36577*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36579*/         OPC_EmitInteger, MVT::i32, 14, 
/*36582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36585*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 663:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*36595*/       /*SwitchType*/ 23, MVT::v1i64,// ->36620
/*36597*/         OPC_CheckChild1Type, MVT::v1i64,
/*36599*/         OPC_RecordChild2, // #1 = $Vn
/*36600*/         OPC_CheckChild2Type, MVT::v1i64,
/*36602*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36604*/         OPC_EmitInteger, MVT::i32, 14, 
/*36607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36610*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 663:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*36620*/       /*SwitchType*/ 23, MVT::v2i64,// ->36645
/*36622*/         OPC_CheckChild1Type, MVT::v2i64,
/*36624*/         OPC_RecordChild2, // #1 = $Vn
/*36625*/         OPC_CheckChild2Type, MVT::v2i64,
/*36627*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36629*/         OPC_EmitInteger, MVT::i32, 14, 
/*36632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36635*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 663:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*36645*/       0, // EndSwitchType
/*36646*/     /*Scope*/ 78|128,1/*206*/, /*->36854*/
/*36648*/       OPC_CheckChild0Integer, 24|128,5/*664*/, 
/*36651*/       OPC_RecordChild1, // #0 = $Vm
/*36652*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->36678
/*36655*/         OPC_CheckChild1Type, MVT::v4i16,
/*36657*/         OPC_RecordChild2, // #1 = $Vn
/*36658*/         OPC_CheckChild2Type, MVT::v4i16,
/*36660*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36662*/         OPC_EmitInteger, MVT::i32, 14, 
/*36665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36668*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 664:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*36678*/       /*SwitchType*/ 23, MVT::v2i32,// ->36703
/*36680*/         OPC_CheckChild1Type, MVT::v2i32,
/*36682*/         OPC_RecordChild2, // #1 = $Vn
/*36683*/         OPC_CheckChild2Type, MVT::v2i32,
/*36685*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36687*/         OPC_EmitInteger, MVT::i32, 14, 
/*36690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36693*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 664:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*36703*/       /*SwitchType*/ 23, MVT::v8i16,// ->36728
/*36705*/         OPC_CheckChild1Type, MVT::v8i16,
/*36707*/         OPC_RecordChild2, // #1 = $Vn
/*36708*/         OPC_CheckChild2Type, MVT::v8i16,
/*36710*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36712*/         OPC_EmitInteger, MVT::i32, 14, 
/*36715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36718*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 664:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*36728*/       /*SwitchType*/ 23, MVT::v4i32,// ->36753
/*36730*/         OPC_CheckChild1Type, MVT::v4i32,
/*36732*/         OPC_RecordChild2, // #1 = $Vn
/*36733*/         OPC_CheckChild2Type, MVT::v4i32,
/*36735*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36737*/         OPC_EmitInteger, MVT::i32, 14, 
/*36740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36743*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 664:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*36753*/       /*SwitchType*/ 23, MVT::v8i8,// ->36778
/*36755*/         OPC_CheckChild1Type, MVT::v8i8,
/*36757*/         OPC_RecordChild2, // #1 = $Vn
/*36758*/         OPC_CheckChild2Type, MVT::v8i8,
/*36760*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36762*/         OPC_EmitInteger, MVT::i32, 14, 
/*36765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36768*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 664:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*36778*/       /*SwitchType*/ 23, MVT::v16i8,// ->36803
/*36780*/         OPC_CheckChild1Type, MVT::v16i8,
/*36782*/         OPC_RecordChild2, // #1 = $Vn
/*36783*/         OPC_CheckChild2Type, MVT::v16i8,
/*36785*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36787*/         OPC_EmitInteger, MVT::i32, 14, 
/*36790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36793*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 664:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*36803*/       /*SwitchType*/ 23, MVT::v1i64,// ->36828
/*36805*/         OPC_CheckChild1Type, MVT::v1i64,
/*36807*/         OPC_RecordChild2, // #1 = $Vn
/*36808*/         OPC_CheckChild2Type, MVT::v1i64,
/*36810*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36812*/         OPC_EmitInteger, MVT::i32, 14, 
/*36815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36818*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 664:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*36828*/       /*SwitchType*/ 23, MVT::v2i64,// ->36853
/*36830*/         OPC_CheckChild1Type, MVT::v2i64,
/*36832*/         OPC_RecordChild2, // #1 = $Vn
/*36833*/         OPC_CheckChild2Type, MVT::v2i64,
/*36835*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36837*/         OPC_EmitInteger, MVT::i32, 14, 
/*36840*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36843*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 664:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*36853*/       0, // EndSwitchType
/*36854*/     /*Scope*/ 4|128,1/*132*/, /*->36988*/
/*36856*/       OPC_CheckChild0Integer, 10|128,5/*650*/, 
/*36859*/       OPC_RecordChild1, // #0 = $Vm
/*36860*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->36882
/*36863*/         OPC_CheckChild1Type, MVT::v8i8,
/*36865*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36867*/         OPC_EmitInteger, MVT::i32, 14, 
/*36870*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36873*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 650:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*36882*/       /*SwitchType*/ 19, MVT::v4i16,// ->36903
/*36884*/         OPC_CheckChild1Type, MVT::v4i16,
/*36886*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36888*/         OPC_EmitInteger, MVT::i32, 14, 
/*36891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36894*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 650:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*36903*/       /*SwitchType*/ 19, MVT::v2i32,// ->36924
/*36905*/         OPC_CheckChild1Type, MVT::v2i32,
/*36907*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36909*/         OPC_EmitInteger, MVT::i32, 14, 
/*36912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36915*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 650:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*36924*/       /*SwitchType*/ 19, MVT::v16i8,// ->36945
/*36926*/         OPC_CheckChild1Type, MVT::v16i8,
/*36928*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36930*/         OPC_EmitInteger, MVT::i32, 14, 
/*36933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36936*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 650:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*36945*/       /*SwitchType*/ 19, MVT::v8i16,// ->36966
/*36947*/         OPC_CheckChild1Type, MVT::v8i16,
/*36949*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36951*/         OPC_EmitInteger, MVT::i32, 14, 
/*36954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36957*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 650:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*36966*/       /*SwitchType*/ 19, MVT::v4i32,// ->36987
/*36968*/         OPC_CheckChild1Type, MVT::v4i32,
/*36970*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36972*/         OPC_EmitInteger, MVT::i32, 14, 
/*36975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36978*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 650:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*36987*/       0, // EndSwitchType
/*36988*/     /*Scope*/ 4|128,1/*132*/, /*->37122*/
/*36990*/       OPC_CheckChild0Integer, 18|128,5/*658*/, 
/*36993*/       OPC_RecordChild1, // #0 = $Vm
/*36994*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->37016
/*36997*/         OPC_CheckChild1Type, MVT::v8i8,
/*36999*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37001*/         OPC_EmitInteger, MVT::i32, 14, 
/*37004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37007*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 658:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*37016*/       /*SwitchType*/ 19, MVT::v4i16,// ->37037
/*37018*/         OPC_CheckChild1Type, MVT::v4i16,
/*37020*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37022*/         OPC_EmitInteger, MVT::i32, 14, 
/*37025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37028*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 658:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*37037*/       /*SwitchType*/ 19, MVT::v2i32,// ->37058
/*37039*/         OPC_CheckChild1Type, MVT::v2i32,
/*37041*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37043*/         OPC_EmitInteger, MVT::i32, 14, 
/*37046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37049*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 658:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*37058*/       /*SwitchType*/ 19, MVT::v16i8,// ->37079
/*37060*/         OPC_CheckChild1Type, MVT::v16i8,
/*37062*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37064*/         OPC_EmitInteger, MVT::i32, 14, 
/*37067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37070*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 658:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*37079*/       /*SwitchType*/ 19, MVT::v8i16,// ->37100
/*37081*/         OPC_CheckChild1Type, MVT::v8i16,
/*37083*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37085*/         OPC_EmitInteger, MVT::i32, 14, 
/*37088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37091*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 658:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*37100*/       /*SwitchType*/ 19, MVT::v4i32,// ->37121
/*37102*/         OPC_CheckChild1Type, MVT::v4i32,
/*37104*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37106*/         OPC_EmitInteger, MVT::i32, 14, 
/*37109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37112*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 658:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*37121*/       0, // EndSwitchType
/*37122*/     /*Scope*/ 4|128,1/*132*/, /*->37256*/
/*37124*/       OPC_CheckChild0Integer, 93|128,4/*605*/, 
/*37127*/       OPC_RecordChild1, // #0 = $Vm
/*37128*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->37150
/*37131*/         OPC_CheckChild1Type, MVT::v8i8,
/*37133*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37135*/         OPC_EmitInteger, MVT::i32, 14, 
/*37138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37141*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 605:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*37150*/       /*SwitchType*/ 19, MVT::v4i16,// ->37171
/*37152*/         OPC_CheckChild1Type, MVT::v4i16,
/*37154*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37156*/         OPC_EmitInteger, MVT::i32, 14, 
/*37159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37162*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 605:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*37171*/       /*SwitchType*/ 19, MVT::v2i32,// ->37192
/*37173*/         OPC_CheckChild1Type, MVT::v2i32,
/*37175*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37177*/         OPC_EmitInteger, MVT::i32, 14, 
/*37180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37183*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 605:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*37192*/       /*SwitchType*/ 19, MVT::v16i8,// ->37213
/*37194*/         OPC_CheckChild1Type, MVT::v16i8,
/*37196*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37198*/         OPC_EmitInteger, MVT::i32, 14, 
/*37201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37204*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 605:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*37213*/       /*SwitchType*/ 19, MVT::v8i16,// ->37234
/*37215*/         OPC_CheckChild1Type, MVT::v8i16,
/*37217*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37219*/         OPC_EmitInteger, MVT::i32, 14, 
/*37222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37225*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 605:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*37234*/       /*SwitchType*/ 19, MVT::v4i32,// ->37255
/*37236*/         OPC_CheckChild1Type, MVT::v4i32,
/*37238*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37240*/         OPC_EmitInteger, MVT::i32, 14, 
/*37243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37246*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 605:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*37255*/       0, // EndSwitchType
/*37256*/     /*Scope*/ 69, /*->37326*/
/*37257*/       OPC_CheckChild0Integer, 15|128,5/*655*/, 
/*37260*/       OPC_RecordChild1, // #0 = $Vm
/*37261*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->37283
/*37264*/         OPC_CheckChild1Type, MVT::v8i16,
/*37266*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37268*/         OPC_EmitInteger, MVT::i32, 14, 
/*37271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37274*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 655:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*37283*/       /*SwitchType*/ 19, MVT::v4i16,// ->37304
/*37285*/         OPC_CheckChild1Type, MVT::v4i32,
/*37287*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37289*/         OPC_EmitInteger, MVT::i32, 14, 
/*37292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37295*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 655:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*37304*/       /*SwitchType*/ 19, MVT::v2i32,// ->37325
/*37306*/         OPC_CheckChild1Type, MVT::v2i64,
/*37308*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37310*/         OPC_EmitInteger, MVT::i32, 14, 
/*37313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37316*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 655:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*37325*/       0, // EndSwitchType
/*37326*/     /*Scope*/ 69, /*->37396*/
/*37327*/       OPC_CheckChild0Integer, 17|128,5/*657*/, 
/*37330*/       OPC_RecordChild1, // #0 = $Vm
/*37331*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->37353
/*37334*/         OPC_CheckChild1Type, MVT::v8i16,
/*37336*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37338*/         OPC_EmitInteger, MVT::i32, 14, 
/*37341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37344*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 657:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*37353*/       /*SwitchType*/ 19, MVT::v4i16,// ->37374
/*37355*/         OPC_CheckChild1Type, MVT::v4i32,
/*37357*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37359*/         OPC_EmitInteger, MVT::i32, 14, 
/*37362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37365*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 657:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*37374*/       /*SwitchType*/ 19, MVT::v2i32,// ->37395
/*37376*/         OPC_CheckChild1Type, MVT::v2i64,
/*37378*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37380*/         OPC_EmitInteger, MVT::i32, 14, 
/*37383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37386*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 657:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*37395*/       0, // EndSwitchType
/*37396*/     /*Scope*/ 69, /*->37466*/
/*37397*/       OPC_CheckChild0Integer, 16|128,5/*656*/, 
/*37400*/       OPC_RecordChild1, // #0 = $Vm
/*37401*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->37423
/*37404*/         OPC_CheckChild1Type, MVT::v8i16,
/*37406*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37408*/         OPC_EmitInteger, MVT::i32, 14, 
/*37411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37414*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 656:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*37423*/       /*SwitchType*/ 19, MVT::v4i16,// ->37444
/*37425*/         OPC_CheckChild1Type, MVT::v4i32,
/*37427*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37429*/         OPC_EmitInteger, MVT::i32, 14, 
/*37432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37435*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 656:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*37444*/       /*SwitchType*/ 19, MVT::v2i32,// ->37465
/*37446*/         OPC_CheckChild1Type, MVT::v2i64,
/*37448*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37450*/         OPC_EmitInteger, MVT::i32, 14, 
/*37453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37456*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 656:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*37465*/       0, // EndSwitchType
/*37466*/     /*Scope*/ 58, /*->37525*/
/*37467*/       OPC_CheckChild0Integer, 94|128,4/*606*/, 
/*37470*/       OPC_RecordChild1, // #0 = $Vm
/*37471*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->37485
/*37474*/         OPC_CheckChild1Type, MVT::v2f32,
/*37476*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37478*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 606:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDf:v2i32 DPR:v2f32:$Vm)
/*37485*/       /*SwitchType*/ 11, MVT::v4i32,// ->37498
/*37487*/         OPC_CheckChild1Type, MVT::v4f32,
/*37489*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37491*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 606:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQf:v4i32 QPR:v4f32:$Vm)
/*37498*/       /*SwitchType*/ 11, MVT::v4i16,// ->37511
/*37500*/         OPC_CheckChild1Type, MVT::v4f16,
/*37502*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37504*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 606:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDh:v4i16 DPR:v4f16:$Vm)
/*37511*/       /*SwitchType*/ 11, MVT::v8i16,// ->37524
/*37513*/         OPC_CheckChild1Type, MVT::v8f16,
/*37515*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37517*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 606:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQh:v8i16 QPR:v8f16:$Vm)
/*37524*/       0, // EndSwitchType
/*37525*/     /*Scope*/ 58, /*->37584*/
/*37526*/       OPC_CheckChild0Integer, 95|128,4/*607*/, 
/*37529*/       OPC_RecordChild1, // #0 = $Vm
/*37530*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->37544
/*37533*/         OPC_CheckChild1Type, MVT::v2f32,
/*37535*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37537*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 607:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDf:v2i32 DPR:v2f32:$Vm)
/*37544*/       /*SwitchType*/ 11, MVT::v4i32,// ->37557
/*37546*/         OPC_CheckChild1Type, MVT::v4f32,
/*37548*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37550*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 607:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQf:v4i32 QPR:v4f32:$Vm)
/*37557*/       /*SwitchType*/ 11, MVT::v4i16,// ->37570
/*37559*/         OPC_CheckChild1Type, MVT::v4f16,
/*37561*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37563*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 607:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDh:v4i16 DPR:v4f16:$Vm)
/*37570*/       /*SwitchType*/ 11, MVT::v8i16,// ->37583
/*37572*/         OPC_CheckChild1Type, MVT::v8f16,
/*37574*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37576*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 607:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQh:v8i16 QPR:v8f16:$Vm)
/*37583*/       0, // EndSwitchType
/*37584*/     /*Scope*/ 58, /*->37643*/
/*37585*/       OPC_CheckChild0Integer, 104|128,4/*616*/, 
/*37588*/       OPC_RecordChild1, // #0 = $Vm
/*37589*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->37603
/*37592*/         OPC_CheckChild1Type, MVT::v2f32,
/*37594*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37596*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 616:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDf:v2i32 DPR:v2f32:$Vm)
/*37603*/       /*SwitchType*/ 11, MVT::v4i32,// ->37616
/*37605*/         OPC_CheckChild1Type, MVT::v4f32,
/*37607*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37609*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 616:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQf:v4i32 QPR:v4f32:$Vm)
/*37616*/       /*SwitchType*/ 11, MVT::v4i16,// ->37629
/*37618*/         OPC_CheckChild1Type, MVT::v4f16,
/*37620*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37622*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 616:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDh:v4i16 DPR:v4f16:$Vm)
/*37629*/       /*SwitchType*/ 11, MVT::v8i16,// ->37642
/*37631*/         OPC_CheckChild1Type, MVT::v8f16,
/*37633*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37635*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 616:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQh:v8i16 QPR:v8f16:$Vm)
/*37642*/       0, // EndSwitchType
/*37643*/     /*Scope*/ 58, /*->37702*/
/*37644*/       OPC_CheckChild0Integer, 105|128,4/*617*/, 
/*37647*/       OPC_RecordChild1, // #0 = $Vm
/*37648*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->37662
/*37651*/         OPC_CheckChild1Type, MVT::v2f32,
/*37653*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37655*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 617:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDf:v2i32 DPR:v2f32:$Vm)
/*37662*/       /*SwitchType*/ 11, MVT::v4i32,// ->37675
/*37664*/         OPC_CheckChild1Type, MVT::v4f32,
/*37666*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37668*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 617:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQf:v4i32 QPR:v4f32:$Vm)
/*37675*/       /*SwitchType*/ 11, MVT::v4i16,// ->37688
/*37677*/         OPC_CheckChild1Type, MVT::v4f16,
/*37679*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37681*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 617:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDh:v4i16 DPR:v4f16:$Vm)
/*37688*/       /*SwitchType*/ 11, MVT::v8i16,// ->37701
/*37690*/         OPC_CheckChild1Type, MVT::v8f16,
/*37692*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37694*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 617:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQh:v8i16 QPR:v8f16:$Vm)
/*37701*/       0, // EndSwitchType
/*37702*/     /*Scope*/ 58, /*->37761*/
/*37703*/       OPC_CheckChild0Integer, 106|128,4/*618*/, 
/*37706*/       OPC_RecordChild1, // #0 = $Vm
/*37707*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->37721
/*37710*/         OPC_CheckChild1Type, MVT::v2f32,
/*37712*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37714*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 618:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDf:v2i32 DPR:v2f32:$Vm)
/*37721*/       /*SwitchType*/ 11, MVT::v4i32,// ->37734
/*37723*/         OPC_CheckChild1Type, MVT::v4f32,
/*37725*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37727*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 618:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQf:v4i32 QPR:v4f32:$Vm)
/*37734*/       /*SwitchType*/ 11, MVT::v4i16,// ->37747
/*37736*/         OPC_CheckChild1Type, MVT::v4f16,
/*37738*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37740*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 618:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDh:v4i16 DPR:v4f16:$Vm)
/*37747*/       /*SwitchType*/ 11, MVT::v8i16,// ->37760
/*37749*/         OPC_CheckChild1Type, MVT::v8f16,
/*37751*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37753*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 618:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQh:v8i16 QPR:v8f16:$Vm)
/*37760*/       0, // EndSwitchType
/*37761*/     /*Scope*/ 58, /*->37820*/
/*37762*/       OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*37765*/       OPC_RecordChild1, // #0 = $Vm
/*37766*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->37780
/*37769*/         OPC_CheckChild1Type, MVT::v2f32,
/*37771*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37773*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 619:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDf:v2i32 DPR:v2f32:$Vm)
/*37780*/       /*SwitchType*/ 11, MVT::v4i32,// ->37793
/*37782*/         OPC_CheckChild1Type, MVT::v4f32,
/*37784*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37786*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 619:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQf:v4i32 QPR:v4f32:$Vm)
/*37793*/       /*SwitchType*/ 11, MVT::v4i16,// ->37806
/*37795*/         OPC_CheckChild1Type, MVT::v4f16,
/*37797*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37799*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 619:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDh:v4i16 DPR:v4f16:$Vm)
/*37806*/       /*SwitchType*/ 11, MVT::v8i16,// ->37819
/*37808*/         OPC_CheckChild1Type, MVT::v8f16,
/*37810*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37812*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 619:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQh:v8i16 QPR:v8f16:$Vm)
/*37819*/       0, // EndSwitchType
/*37820*/     /*Scope*/ 58, /*->37879*/
/*37821*/       OPC_CheckChild0Integer, 102|128,4/*614*/, 
/*37824*/       OPC_RecordChild1, // #0 = $Vm
/*37825*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->37839
/*37828*/         OPC_CheckChild1Type, MVT::v2f32,
/*37830*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37832*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 614:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDf:v2i32 DPR:v2f32:$Vm)
/*37839*/       /*SwitchType*/ 11, MVT::v4i32,// ->37852
/*37841*/         OPC_CheckChild1Type, MVT::v4f32,
/*37843*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37845*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 614:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQf:v4i32 QPR:v4f32:$Vm)
/*37852*/       /*SwitchType*/ 11, MVT::v4i16,// ->37865
/*37854*/         OPC_CheckChild1Type, MVT::v4f16,
/*37856*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37858*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 614:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDh:v4i16 DPR:v4f16:$Vm)
/*37865*/       /*SwitchType*/ 11, MVT::v8i16,// ->37878
/*37867*/         OPC_CheckChild1Type, MVT::v8f16,
/*37869*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37871*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 614:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQh:v8i16 QPR:v8f16:$Vm)
/*37878*/       0, // EndSwitchType
/*37879*/     /*Scope*/ 58, /*->37938*/
/*37880*/       OPC_CheckChild0Integer, 103|128,4/*615*/, 
/*37883*/       OPC_RecordChild1, // #0 = $Vm
/*37884*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->37898
/*37887*/         OPC_CheckChild1Type, MVT::v2f32,
/*37889*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37891*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 615:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDf:v2i32 DPR:v2f32:$Vm)
/*37898*/       /*SwitchType*/ 11, MVT::v4i32,// ->37911
/*37900*/         OPC_CheckChild1Type, MVT::v4f32,
/*37902*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37904*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 615:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQf:v4i32 QPR:v4f32:$Vm)
/*37911*/       /*SwitchType*/ 11, MVT::v4i16,// ->37924
/*37913*/         OPC_CheckChild1Type, MVT::v4f16,
/*37915*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37917*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 615:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDh:v4i16 DPR:v4f16:$Vm)
/*37924*/       /*SwitchType*/ 11, MVT::v8i16,// ->37937
/*37926*/         OPC_CheckChild1Type, MVT::v8f16,
/*37928*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*37930*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 615:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQh:v8i16 QPR:v8f16:$Vm)
/*37937*/       0, // EndSwitchType
/*37938*/     /*Scope*/ 21, /*->37960*/
/*37939*/       OPC_CheckChild0Integer, 98|128,4/*610*/, 
/*37942*/       OPC_RecordChild1, // #0 = $Vm
/*37943*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*37945*/       OPC_EmitInteger, MVT::i32, 14, 
/*37948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37951*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2h), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 610:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*37960*/     /*Scope*/ 25, /*->37986*/
/*37961*/       OPC_CheckChild0Integer, 64|128,5/*704*/, 
/*37964*/       OPC_RecordChild1, // #0 = $orig
/*37965*/       OPC_RecordChild2, // #1 = $Vn
/*37966*/       OPC_RecordChild3, // #2 = $Vm
/*37967*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*37969*/       OPC_EmitInteger, MVT::i32, 14, 
/*37972*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37975*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBX1), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 704:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*37986*/     /*Scope*/ 15, /*->38002*/
/*37987*/       OPC_CheckChild0Integer, 73|128,4/*585*/, 
/*37990*/       OPC_RecordChild1, // #0 = $src
/*37991*/       OPC_RecordChild2, // #1 = $Vm
/*37992*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*37994*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESD), 0,
                    MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 585:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*38002*/     /*Scope*/ 15, /*->38018*/
/*38003*/       OPC_CheckChild0Integer, 74|128,4/*586*/, 
/*38006*/       OPC_RecordChild1, // #0 = $src
/*38007*/       OPC_RecordChild2, // #1 = $Vm
/*38008*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*38010*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESE), 0,
                    MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 586:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*38018*/     /*Scope*/ 13, /*->38032*/
/*38019*/       OPC_CheckChild0Integer, 75|128,4/*587*/, 
/*38022*/       OPC_RecordChild1, // #0 = $Vm
/*38023*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*38025*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESIMC), 0,
                    MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 587:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*38032*/     /*Scope*/ 13, /*->38046*/
/*38033*/       OPC_CheckChild0Integer, 76|128,4/*588*/, 
/*38036*/       OPC_RecordChild1, // #0 = $Vm
/*38037*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*38039*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESMC), 0,
                    MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 588:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*38046*/     /*Scope*/ 15, /*->38062*/
/*38047*/       OPC_CheckChild0Integer, 82|128,4/*594*/, 
/*38050*/       OPC_RecordChild1, // #0 = $src
/*38051*/       OPC_RecordChild2, // #1 = $Vm
/*38052*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*38054*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1SU1), 0,
                    MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 594:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*38062*/     /*Scope*/ 15, /*->38078*/
/*38063*/       OPC_CheckChild0Integer, 85|128,4/*597*/, 
/*38066*/       OPC_RecordChild1, // #0 = $src
/*38067*/       OPC_RecordChild2, // #1 = $Vm
/*38068*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*38070*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256SU0), 0,
                    MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 597:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*38078*/     /*Scope*/ 17, /*->38096*/
/*38079*/       OPC_CheckChild0Integer, 81|128,4/*593*/, 
/*38082*/       OPC_RecordChild1, // #0 = $src
/*38083*/       OPC_RecordChild2, // #1 = $Vn
/*38084*/       OPC_RecordChild3, // #2 = $Vm
/*38085*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*38087*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1SU0), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 593:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*38096*/     /*Scope*/ 17, /*->38114*/
/*38097*/       OPC_CheckChild0Integer, 83|128,4/*595*/, 
/*38100*/       OPC_RecordChild1, // #0 = $src
/*38101*/       OPC_RecordChild2, // #1 = $Vn
/*38102*/       OPC_RecordChild3, // #2 = $Vm
/*38103*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*38105*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256H), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 595:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*38114*/     /*Scope*/ 17, /*->38132*/
/*38115*/       OPC_CheckChild0Integer, 84|128,4/*596*/, 
/*38118*/       OPC_RecordChild1, // #0 = $src
/*38119*/       OPC_RecordChild2, // #1 = $Vn
/*38120*/       OPC_RecordChild3, // #2 = $Vm
/*38121*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*38123*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256H2), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 596:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*38132*/     /*Scope*/ 17, /*->38150*/
/*38133*/       OPC_CheckChild0Integer, 86|128,4/*598*/, 
/*38136*/       OPC_RecordChild1, // #0 = $src
/*38137*/       OPC_RecordChild2, // #1 = $Vn
/*38138*/       OPC_RecordChild3, // #2 = $Vm
/*38139*/       OPC_CheckPatternPredicate, 38, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*38141*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256SU1), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 598:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*38150*/     /*Scope*/ 44, /*->38195*/
/*38151*/       OPC_CheckChild0Integer, 65|128,5/*705*/, 
/*38154*/       OPC_RecordChild1, // #0 = $orig
/*38155*/       OPC_RecordChild2, // #1 = $Vn0
/*38156*/       OPC_RecordChild3, // #2 = $Vn1
/*38157*/       OPC_RecordChild4, // #3 = $Vm
/*38158*/       OPC_EmitInteger, MVT::i32, ARM::DPairRegClassID,
/*38161*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*38164*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*38167*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v16i8, 5/*#Ops*/, 4, 1, 5, 2, 6,  // Results = #7
/*38178*/       OPC_EmitInteger, MVT::i32, 14, 
/*38181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38184*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBX2), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 7, 3, 8, 9, 
                // Src: (intrinsic_wo_chain:v8i8 705:iPTR, v8i8:v8i8:$orig, v8i8:v8i8:$Vn0, v8i8:v8i8:$Vn1, v8i8:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX2:v8i8 v8i8:v8i8:$orig, (REG_SEQUENCE:v16i8 DPair:i32, v8i8:v8i8:$Vn0, dsub_0:i32, v8i8:v8i8:$Vn1, dsub_1:i32), v8i8:v8i8:$Vm)
/*38195*/     /*Scope*/ 54, /*->38250*/
/*38196*/       OPC_CheckChild0Integer, 63|128,5/*703*/, 
/*38199*/       OPC_RecordChild1, // #0 = $Vn0
/*38200*/       OPC_RecordChild2, // #1 = $Vn1
/*38201*/       OPC_RecordChild3, // #2 = $Vn2
/*38202*/       OPC_RecordChild4, // #3 = $Vn3
/*38203*/       OPC_RecordChild5, // #4 = $Vm
/*38204*/       OPC_EmitInteger, MVT::i32, ARM::QQPRRegClassID,
/*38207*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*38210*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*38213*/       OPC_EmitInteger, MVT::i32, ARM::dsub_2,
/*38216*/       OPC_EmitInteger, MVT::i32, ARM::dsub_3,
/*38219*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v4i64, 9/*#Ops*/, 5, 0, 6, 1, 7, 2, 8, 3, 9,  // Results = #10
/*38234*/       OPC_EmitInteger, MVT::i32, 14, 
/*38237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38240*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBL4Pseudo), 0,
                    MVT::v8i8, 4/*#Ops*/, 10, 4, 11, 12, 
                // Src: (intrinsic_wo_chain:v8i8 703:iPTR, v8i8:v8i8:$Vn0, v8i8:v8i8:$Vn1, v8i8:v8i8:$Vn2, v8i8:v8i8:$Vn3, v8i8:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL4Pseudo:v8i8 (REG_SEQUENCE:v4i64 QQPR:i32, v8i8:v8i8:$Vn0, dsub_0:i32, v8i8:v8i8:$Vn1, dsub_1:i32, v8i8:v8i8:$Vn2, dsub_2:i32, v8i8:v8i8:$Vn3, dsub_3:i32), v8i8:v8i8:$Vm)
/*38250*/     /*Scope*/ 56, /*->38307*/
/*38251*/       OPC_CheckChild0Integer, 67|128,5/*707*/, 
/*38254*/       OPC_RecordChild1, // #0 = $orig
/*38255*/       OPC_RecordChild2, // #1 = $Vn0
/*38256*/       OPC_RecordChild3, // #2 = $Vn1
/*38257*/       OPC_RecordChild4, // #3 = $Vn2
/*38258*/       OPC_RecordChild5, // #4 = $Vn3
/*38259*/       OPC_RecordChild6, // #5 = $Vm
/*38260*/       OPC_EmitInteger, MVT::i32, ARM::QQPRRegClassID,
/*38263*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*38266*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*38269*/       OPC_EmitInteger, MVT::i32, ARM::dsub_2,
/*38272*/       OPC_EmitInteger, MVT::i32, ARM::dsub_3,
/*38275*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v4i64, 9/*#Ops*/, 6, 1, 7, 2, 8, 3, 9, 4, 10,  // Results = #11
/*38290*/       OPC_EmitInteger, MVT::i32, 14, 
/*38293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38296*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBX4Pseudo), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 11, 5, 12, 13, 
                // Src: (intrinsic_wo_chain:v8i8 707:iPTR, v8i8:v8i8:$orig, v8i8:v8i8:$Vn0, v8i8:v8i8:$Vn1, v8i8:v8i8:$Vn2, v8i8:v8i8:$Vn3, v8i8:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX4Pseudo:v8i8 v8i8:v8i8:$orig, (REG_SEQUENCE:v4i64 QQPR:i32, v8i8:v8i8:$Vn0, dsub_0:i32, v8i8:v8i8:$Vn1, dsub_1:i32, v8i8:v8i8:$Vn2, dsub_2:i32, v8i8:v8i8:$Vn3, dsub_3:i32), v8i8:v8i8:$Vm)
/*38307*/     /*Scope*/ 59, /*->38367*/
/*38308*/       OPC_CheckChild0Integer, 62|128,5/*702*/, 
/*38311*/       OPC_RecordChild1, // #0 = $Vn0
/*38312*/       OPC_RecordChild2, // #1 = $Vn1
/*38313*/       OPC_RecordChild3, // #2 = $Vn2
/*38314*/       OPC_RecordChild4, // #3 = $Vm
/*38315*/       OPC_EmitInteger, MVT::i32, ARM::QQPRRegClassID,
/*38318*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*38321*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*38324*/       OPC_EmitInteger, MVT::i32, ARM::dsub_2,
/*38327*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v8i8, 0/*#Ops*/,  // Results = #8
/*38333*/       OPC_EmitInteger, MVT::i32, ARM::dsub_3,
/*38336*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v4i64, 9/*#Ops*/, 4, 0, 5, 1, 6, 2, 7, 8, 9,  // Results = #10
/*38351*/       OPC_EmitInteger, MVT::i32, 14, 
/*38354*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38357*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBL3Pseudo), 0,
                    MVT::v8i8, 4/*#Ops*/, 10, 3, 11, 12, 
                // Src: (intrinsic_wo_chain:v8i8 702:iPTR, v8i8:v8i8:$Vn0, v8i8:v8i8:$Vn1, v8i8:v8i8:$Vn2, v8i8:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL3Pseudo:v8i8 (REG_SEQUENCE:v4i64 QQPR:i32, v8i8:v8i8:$Vn0, dsub_0:i32, v8i8:v8i8:$Vn1, dsub_1:i32, v8i8:v8i8:$Vn2, dsub_2:i32, (IMPLICIT_DEF:v8i8), dsub_3:i32), v8i8:v8i8:$Vm)
/*38367*/     /*Scope*/ 61, /*->38429*/
/*38368*/       OPC_CheckChild0Integer, 66|128,5/*706*/, 
/*38371*/       OPC_RecordChild1, // #0 = $orig
/*38372*/       OPC_RecordChild2, // #1 = $Vn0
/*38373*/       OPC_RecordChild3, // #2 = $Vn1
/*38374*/       OPC_RecordChild4, // #3 = $Vn2
/*38375*/       OPC_RecordChild5, // #4 = $Vm
/*38376*/       OPC_EmitInteger, MVT::i32, ARM::QQPRRegClassID,
/*38379*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*38382*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*38385*/       OPC_EmitInteger, MVT::i32, ARM::dsub_2,
/*38388*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v8i8, 0/*#Ops*/,  // Results = #9
/*38394*/       OPC_EmitInteger, MVT::i32, ARM::dsub_3,
/*38397*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v4i64, 9/*#Ops*/, 5, 1, 6, 2, 7, 3, 8, 9, 10,  // Results = #11
/*38412*/       OPC_EmitInteger, MVT::i32, 14, 
/*38415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38418*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBX3Pseudo), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 11, 4, 12, 13, 
                // Src: (intrinsic_wo_chain:v8i8 706:iPTR, v8i8:v8i8:$orig, v8i8:v8i8:$Vn0, v8i8:v8i8:$Vn1, v8i8:v8i8:$Vn2, v8i8:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX3Pseudo:v8i8 v8i8:v8i8:$orig, (REG_SEQUENCE:v4i64 QQPR:i32, v8i8:v8i8:$Vn0, dsub_0:i32, v8i8:v8i8:$Vn1, dsub_1:i32, v8i8:v8i8:$Vn2, dsub_2:i32, (IMPLICIT_DEF:v8i8), dsub_3:i32), v8i8:v8i8:$Vm)
/*38429*/     /*Scope*/ 41, /*->38471*/
/*38430*/       OPC_CheckChild0Integer, 77|128,4/*589*/, 
/*38433*/       OPC_RecordChild1, // #0 = $hash_abcd
/*38434*/       OPC_RecordChild2, // #1 = $hash_e
/*38435*/       OPC_RecordChild3, // #2 = $wk
/*38436*/       OPC_EmitInteger, MVT::i64, 0, 
/*38439*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*38442*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*38450*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*38453*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*38462*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1C), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 589:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*38471*/     /*Scope*/ 41, /*->38513*/
/*38472*/       OPC_CheckChild0Integer, 79|128,4/*591*/, 
/*38475*/       OPC_RecordChild1, // #0 = $hash_abcd
/*38476*/       OPC_RecordChild2, // #1 = $hash_e
/*38477*/       OPC_RecordChild3, // #2 = $wk
/*38478*/       OPC_EmitInteger, MVT::i64, 0, 
/*38481*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*38484*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*38492*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*38495*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*38504*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1M), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 591:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*38513*/     /*Scope*/ 41, /*->38555*/
/*38514*/       OPC_CheckChild0Integer, 80|128,4/*592*/, 
/*38517*/       OPC_RecordChild1, // #0 = $hash_abcd
/*38518*/       OPC_RecordChild2, // #1 = $hash_e
/*38519*/       OPC_RecordChild3, // #2 = $wk
/*38520*/       OPC_EmitInteger, MVT::i64, 0, 
/*38523*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*38526*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*38534*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*38537*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*38546*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1P), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 592:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*38555*/     /*Scope*/ 2|128,1/*130*/, /*->38687*/
/*38557*/       OPC_CheckChild0Integer, 99|128,4/*611*/, 
/*38560*/       OPC_RecordChild1, // #0 = $Vm
/*38561*/       OPC_Scope, 30, /*->38593*/ // 4 children in Scope
/*38563*/         OPC_CheckChild1Type, MVT::v2i32,
/*38565*/         OPC_RecordChild2, // #1 = $SIMM
/*38566*/         OPC_MoveChild2,
/*38567*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38570*/         OPC_MoveParent,
/*38571*/         OPC_CheckType, MVT::v2f32,
/*38573*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38575*/         OPC_EmitConvertToTarget, 1,
/*38577*/         OPC_EmitInteger, MVT::i32, 14, 
/*38580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38583*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 611:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*38593*/       /*Scope*/ 30, /*->38624*/
/*38594*/         OPC_CheckChild1Type, MVT::v4i16,
/*38596*/         OPC_RecordChild2, // #1 = $SIMM
/*38597*/         OPC_MoveChild2,
/*38598*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38601*/         OPC_MoveParent,
/*38602*/         OPC_CheckType, MVT::v4f16,
/*38604*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*38606*/         OPC_EmitConvertToTarget, 1,
/*38608*/         OPC_EmitInteger, MVT::i32, 14, 
/*38611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38614*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2hd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 611:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*38624*/       /*Scope*/ 30, /*->38655*/
/*38625*/         OPC_CheckChild1Type, MVT::v4i32,
/*38627*/         OPC_RecordChild2, // #1 = $SIMM
/*38628*/         OPC_MoveChild2,
/*38629*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38632*/         OPC_MoveParent,
/*38633*/         OPC_CheckType, MVT::v4f32,
/*38635*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38637*/         OPC_EmitConvertToTarget, 1,
/*38639*/         OPC_EmitInteger, MVT::i32, 14, 
/*38642*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38645*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 611:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*38655*/       /*Scope*/ 30, /*->38686*/
/*38656*/         OPC_CheckChild1Type, MVT::v8i16,
/*38658*/         OPC_RecordChild2, // #1 = $SIMM
/*38659*/         OPC_MoveChild2,
/*38660*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38663*/         OPC_MoveParent,
/*38664*/         OPC_CheckType, MVT::v8f16,
/*38666*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*38668*/         OPC_EmitConvertToTarget, 1,
/*38670*/         OPC_EmitInteger, MVT::i32, 14, 
/*38673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38676*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2hq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 611:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*38686*/       0, /*End of Scope*/
/*38687*/     /*Scope*/ 2|128,1/*130*/, /*->38819*/
/*38689*/       OPC_CheckChild0Integer, 100|128,4/*612*/, 
/*38692*/       OPC_RecordChild1, // #0 = $Vm
/*38693*/       OPC_Scope, 30, /*->38725*/ // 4 children in Scope
/*38695*/         OPC_CheckChild1Type, MVT::v2i32,
/*38697*/         OPC_RecordChild2, // #1 = $SIMM
/*38698*/         OPC_MoveChild2,
/*38699*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38702*/         OPC_MoveParent,
/*38703*/         OPC_CheckType, MVT::v2f32,
/*38705*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38707*/         OPC_EmitConvertToTarget, 1,
/*38709*/         OPC_EmitInteger, MVT::i32, 14, 
/*38712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38715*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 612:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*38725*/       /*Scope*/ 30, /*->38756*/
/*38726*/         OPC_CheckChild1Type, MVT::v4i16,
/*38728*/         OPC_RecordChild2, // #1 = $SIMM
/*38729*/         OPC_MoveChild2,
/*38730*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38733*/         OPC_MoveParent,
/*38734*/         OPC_CheckType, MVT::v4f16,
/*38736*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*38738*/         OPC_EmitConvertToTarget, 1,
/*38740*/         OPC_EmitInteger, MVT::i32, 14, 
/*38743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38746*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2hd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 612:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*38756*/       /*Scope*/ 30, /*->38787*/
/*38757*/         OPC_CheckChild1Type, MVT::v4i32,
/*38759*/         OPC_RecordChild2, // #1 = $SIMM
/*38760*/         OPC_MoveChild2,
/*38761*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38764*/         OPC_MoveParent,
/*38765*/         OPC_CheckType, MVT::v4f32,
/*38767*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38769*/         OPC_EmitConvertToTarget, 1,
/*38771*/         OPC_EmitInteger, MVT::i32, 14, 
/*38774*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38777*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 612:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*38787*/       /*Scope*/ 30, /*->38818*/
/*38788*/         OPC_CheckChild1Type, MVT::v8i16,
/*38790*/         OPC_RecordChild2, // #1 = $SIMM
/*38791*/         OPC_MoveChild2,
/*38792*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38795*/         OPC_MoveParent,
/*38796*/         OPC_CheckType, MVT::v8f16,
/*38798*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*38800*/         OPC_EmitConvertToTarget, 1,
/*38802*/         OPC_EmitInteger, MVT::i32, 14, 
/*38805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38808*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2hq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 612:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*38818*/       0, /*End of Scope*/
/*38819*/     /*Scope*/ 106, /*->38926*/
/*38820*/       OPC_CheckChild0Integer, 35|128,5/*675*/, 
/*38823*/       OPC_RecordChild1, // #0 = $Vn
/*38824*/       OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->38850
/*38827*/         OPC_CheckChild1Type, MVT::v2f32,
/*38829*/         OPC_RecordChild2, // #1 = $Vm
/*38830*/         OPC_CheckChild2Type, MVT::v2f32,
/*38832*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38834*/         OPC_EmitInteger, MVT::i32, 14, 
/*38837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38840*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPSfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 675:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*38850*/       /*SwitchType*/ 23, MVT::v4f32,// ->38875
/*38852*/         OPC_CheckChild1Type, MVT::v4f32,
/*38854*/         OPC_RecordChild2, // #1 = $Vm
/*38855*/         OPC_CheckChild2Type, MVT::v4f32,
/*38857*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38859*/         OPC_EmitInteger, MVT::i32, 14, 
/*38862*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38865*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPSfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 675:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*38875*/       /*SwitchType*/ 23, MVT::v4f16,// ->38900
/*38877*/         OPC_CheckChild1Type, MVT::v4f16,
/*38879*/         OPC_RecordChild2, // #1 = $Vm
/*38880*/         OPC_CheckChild2Type, MVT::v4f16,
/*38882*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*38884*/         OPC_EmitInteger, MVT::i32, 14, 
/*38887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38890*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPShd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 675:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*38900*/       /*SwitchType*/ 23, MVT::v8f16,// ->38925
/*38902*/         OPC_CheckChild1Type, MVT::v8f16,
/*38904*/         OPC_RecordChild2, // #1 = $Vm
/*38905*/         OPC_CheckChild2Type, MVT::v8f16,
/*38907*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*38909*/         OPC_EmitInteger, MVT::i32, 14, 
/*38912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38915*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPShq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 675:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*38925*/       0, // EndSwitchType
/*38926*/     /*Scope*/ 106, /*->39033*/
/*38927*/       OPC_CheckChild0Integer, 48|128,5/*688*/, 
/*38930*/       OPC_RecordChild1, // #0 = $Vn
/*38931*/       OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->38957
/*38934*/         OPC_CheckChild1Type, MVT::v2f32,
/*38936*/         OPC_RecordChild2, // #1 = $Vm
/*38937*/         OPC_CheckChild2Type, MVT::v2f32,
/*38939*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38941*/         OPC_EmitInteger, MVT::i32, 14, 
/*38944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38947*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 688:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*38957*/       /*SwitchType*/ 23, MVT::v4f32,// ->38982
/*38959*/         OPC_CheckChild1Type, MVT::v4f32,
/*38961*/         OPC_RecordChild2, // #1 = $Vm
/*38962*/         OPC_CheckChild2Type, MVT::v4f32,
/*38964*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*38966*/         OPC_EmitInteger, MVT::i32, 14, 
/*38969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38972*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 688:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*38982*/       /*SwitchType*/ 23, MVT::v4f16,// ->39007
/*38984*/         OPC_CheckChild1Type, MVT::v4f16,
/*38986*/         OPC_RecordChild2, // #1 = $Vm
/*38987*/         OPC_CheckChild2Type, MVT::v4f16,
/*38989*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*38991*/         OPC_EmitInteger, MVT::i32, 14, 
/*38994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38997*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTShd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 688:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*39007*/       /*SwitchType*/ 23, MVT::v8f16,// ->39032
/*39009*/         OPC_CheckChild1Type, MVT::v8f16,
/*39011*/         OPC_RecordChild2, // #1 = $Vm
/*39012*/         OPC_CheckChild2Type, MVT::v8f16,
/*39014*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*39016*/         OPC_EmitInteger, MVT::i32, 14, 
/*39019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39022*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTShq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 688:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*39032*/       0, // EndSwitchType
/*39033*/     /*Scope*/ 21, /*->39055*/
/*39034*/       OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*39037*/       OPC_RecordChild1, // #0 = $Vm
/*39038*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*39040*/       OPC_EmitInteger, MVT::i32, 14, 
/*39043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39046*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2f), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 613:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*39055*/     /*Scope*/ 58, /*->39114*/
/*39056*/       OPC_CheckChild0Integer, 40|128,5/*680*/, 
/*39059*/       OPC_RecordChild1, // #0 = $Vm
/*39060*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->39074
/*39063*/         OPC_CheckChild1Type, MVT::v2f32,
/*39065*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39067*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 680:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDf:v2f32 DPR:v2f32:$Vm)
/*39074*/       /*SwitchType*/ 11, MVT::v4f32,// ->39087
/*39076*/         OPC_CheckChild1Type, MVT::v4f32,
/*39078*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39080*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 680:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQf:v4f32 QPR:v4f32:$Vm)
/*39087*/       /*SwitchType*/ 11, MVT::v4f16,// ->39100
/*39089*/         OPC_CheckChild1Type, MVT::v4f16,
/*39091*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39093*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 680:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDh:v4f16 DPR:v4f16:$Vm)
/*39100*/       /*SwitchType*/ 11, MVT::v8f16,// ->39113
/*39102*/         OPC_CheckChild1Type, MVT::v8f16,
/*39104*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39106*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 680:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQh:v8f16 QPR:v8f16:$Vm)
/*39113*/       0, // EndSwitchType
/*39114*/     /*Scope*/ 58, /*->39173*/
/*39115*/       OPC_CheckChild0Integer, 42|128,5/*682*/, 
/*39118*/       OPC_RecordChild1, // #0 = $Vm
/*39119*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->39133
/*39122*/         OPC_CheckChild1Type, MVT::v2f32,
/*39124*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39126*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 682:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDf:v2f32 DPR:v2f32:$Vm)
/*39133*/       /*SwitchType*/ 11, MVT::v4f32,// ->39146
/*39135*/         OPC_CheckChild1Type, MVT::v4f32,
/*39137*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39139*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 682:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQf:v4f32 QPR:v4f32:$Vm)
/*39146*/       /*SwitchType*/ 11, MVT::v4f16,// ->39159
/*39148*/         OPC_CheckChild1Type, MVT::v4f16,
/*39150*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39152*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 682:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDh:v4f16 DPR:v4f16:$Vm)
/*39159*/       /*SwitchType*/ 11, MVT::v8f16,// ->39172
/*39161*/         OPC_CheckChild1Type, MVT::v8f16,
/*39163*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39165*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 682:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQh:v8f16 QPR:v8f16:$Vm)
/*39172*/       0, // EndSwitchType
/*39173*/     /*Scope*/ 58, /*->39232*/
/*39174*/       OPC_CheckChild0Integer, 38|128,5/*678*/, 
/*39177*/       OPC_RecordChild1, // #0 = $Vm
/*39178*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->39192
/*39181*/         OPC_CheckChild1Type, MVT::v2f32,
/*39183*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39185*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 678:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANDf:v2f32 DPR:v2f32:$Vm)
/*39192*/       /*SwitchType*/ 11, MVT::v4f32,// ->39205
/*39194*/         OPC_CheckChild1Type, MVT::v4f32,
/*39196*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39198*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 678:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQf:v4f32 QPR:v4f32:$Vm)
/*39205*/       /*SwitchType*/ 11, MVT::v4f16,// ->39218
/*39207*/         OPC_CheckChild1Type, MVT::v4f16,
/*39209*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39211*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 678:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANDh:v4f16 DPR:v4f16:$Vm)
/*39218*/       /*SwitchType*/ 11, MVT::v8f16,// ->39231
/*39220*/         OPC_CheckChild1Type, MVT::v8f16,
/*39222*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39224*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 678:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANQh:v8f16 QPR:v8f16:$Vm)
/*39231*/       0, // EndSwitchType
/*39232*/     /*Scope*/ 58, /*->39291*/
/*39233*/       OPC_CheckChild0Integer, 43|128,5/*683*/, 
/*39236*/       OPC_RecordChild1, // #0 = $Vm
/*39237*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->39251
/*39240*/         OPC_CheckChild1Type, MVT::v2f32,
/*39242*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39244*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 683:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDf:v2f32 DPR:v2f32:$Vm)
/*39251*/       /*SwitchType*/ 11, MVT::v4f32,// ->39264
/*39253*/         OPC_CheckChild1Type, MVT::v4f32,
/*39255*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39257*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 683:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQf:v4f32 QPR:v4f32:$Vm)
/*39264*/       /*SwitchType*/ 11, MVT::v4f16,// ->39277
/*39266*/         OPC_CheckChild1Type, MVT::v4f16,
/*39268*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39270*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 683:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDh:v4f16 DPR:v4f16:$Vm)
/*39277*/       /*SwitchType*/ 11, MVT::v8f16,// ->39290
/*39279*/         OPC_CheckChild1Type, MVT::v8f16,
/*39281*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39283*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 683:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQh:v8f16 QPR:v8f16:$Vm)
/*39290*/       0, // EndSwitchType
/*39291*/     /*Scope*/ 58, /*->39350*/
/*39292*/       OPC_CheckChild0Integer, 39|128,5/*679*/, 
/*39295*/       OPC_RecordChild1, // #0 = $Vm
/*39296*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->39310
/*39299*/         OPC_CheckChild1Type, MVT::v2f32,
/*39301*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39303*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 679:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDf:v2f32 DPR:v2f32:$Vm)
/*39310*/       /*SwitchType*/ 11, MVT::v4f32,// ->39323
/*39312*/         OPC_CheckChild1Type, MVT::v4f32,
/*39314*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39316*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 679:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQf:v4f32 QPR:v4f32:$Vm)
/*39323*/       /*SwitchType*/ 11, MVT::v4f16,// ->39336
/*39325*/         OPC_CheckChild1Type, MVT::v4f16,
/*39327*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39329*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 679:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDh:v4f16 DPR:v4f16:$Vm)
/*39336*/       /*SwitchType*/ 11, MVT::v8f16,// ->39349
/*39338*/         OPC_CheckChild1Type, MVT::v8f16,
/*39340*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39342*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 679:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQh:v8f16 QPR:v8f16:$Vm)
/*39349*/       0, // EndSwitchType
/*39350*/     /*Scope*/ 58, /*->39409*/
/*39351*/       OPC_CheckChild0Integer, 41|128,5/*681*/, 
/*39354*/       OPC_RecordChild1, // #0 = $Vm
/*39355*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->39369
/*39358*/         OPC_CheckChild1Type, MVT::v2f32,
/*39360*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39362*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 681:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDf:v2f32 DPR:v2f32:$Vm)
/*39369*/       /*SwitchType*/ 11, MVT::v4f32,// ->39382
/*39371*/         OPC_CheckChild1Type, MVT::v4f32,
/*39373*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39375*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 681:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQf:v4f32 QPR:v4f32:$Vm)
/*39382*/       /*SwitchType*/ 11, MVT::v4f16,// ->39395
/*39384*/         OPC_CheckChild1Type, MVT::v4f16,
/*39386*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39388*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 681:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDh:v4f16 DPR:v4f16:$Vm)
/*39395*/       /*SwitchType*/ 11, MVT::v8f16,// ->39408
/*39397*/         OPC_CheckChild1Type, MVT::v8f16,
/*39399*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*39401*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 681:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQh:v8f16 QPR:v8f16:$Vm)
/*39408*/       0, // EndSwitchType
/*39409*/     0, /*End of Scope*/
/*39410*/   /*SwitchOpcode*/ 87|128,10/*1367*/, TARGET_VAL(ARMISD::CMPZ),// ->40781
/*39414*/     OPC_Scope, 123, /*->39539*/ // 12 children in Scope
/*39416*/       OPC_MoveChild0,
/*39417*/       OPC_SwitchOpcode /*2 cases */, 57, TARGET_VAL(ISD::AND),// ->39478
/*39421*/         OPC_RecordChild0, // #0 = $Rn
/*39422*/         OPC_RecordChild1, // #1 = $shift
/*39423*/         OPC_CheckPredicate, 53, // Predicate_and_su
/*39425*/         OPC_CheckType, MVT::i32,
/*39427*/         OPC_MoveParent,
/*39428*/         OPC_CheckChild1Integer, 0, 
/*39430*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39432*/         OPC_Scope, 21, /*->39455*/ // 2 children in Scope
/*39434*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*39437*/           OPC_EmitInteger, MVT::i32, 14, 
/*39440*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39443*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*39455*/         /*Scope*/ 21, /*->39477*/
/*39456*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*39459*/           OPC_EmitInteger, MVT::i32, 14, 
/*39462*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39465*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*39477*/         0, /*End of Scope*/
/*39478*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::XOR),// ->39538
/*39481*/         OPC_RecordChild0, // #0 = $Rn
/*39482*/         OPC_RecordChild1, // #1 = $shift
/*39483*/         OPC_CheckPredicate, 53, // Predicate_xor_su
/*39485*/         OPC_CheckType, MVT::i32,
/*39487*/         OPC_MoveParent,
/*39488*/         OPC_CheckChild1Integer, 0, 
/*39490*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39492*/         OPC_Scope, 21, /*->39515*/ // 2 children in Scope
/*39494*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*39497*/           OPC_EmitInteger, MVT::i32, 14, 
/*39500*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39503*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*39515*/         /*Scope*/ 21, /*->39537*/
/*39516*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*39519*/           OPC_EmitInteger, MVT::i32, 14, 
/*39522*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39525*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*39537*/         0, /*End of Scope*/
/*39538*/       0, // EndSwitchOpcode
/*39539*/     /*Scope*/ 34, /*->39574*/
/*39540*/       OPC_RecordChild0, // #0 = $Rn
/*39541*/       OPC_CheckChild0Type, MVT::i32,
/*39543*/       OPC_MoveChild1,
/*39544*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*39547*/       OPC_CheckChild0Integer, 0, 
/*39549*/       OPC_RecordChild1, // #1 = $shift
/*39550*/       OPC_MoveParent,
/*39551*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39553*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*39556*/       OPC_EmitInteger, MVT::i32, 14, 
/*39559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39562*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*39574*/     /*Scope*/ 120|128,1/*248*/, /*->39824*/
/*39576*/       OPC_MoveChild0,
/*39577*/       OPC_SwitchOpcode /*3 cases */, 30, TARGET_VAL(ISD::SUB),// ->39611
/*39581*/         OPC_CheckChild0Integer, 0, 
/*39583*/         OPC_RecordChild1, // #0 = $shift
/*39584*/         OPC_CheckType, MVT::i32,
/*39586*/         OPC_MoveParent,
/*39587*/         OPC_RecordChild1, // #1 = $Rn
/*39588*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39590*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*39593*/         OPC_EmitInteger, MVT::i32, 14, 
/*39596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39599*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*39611*/       /*SwitchOpcode*/ 103, TARGET_VAL(ISD::AND),// ->39717
/*39614*/         OPC_RecordChild0, // #0 = $Rn
/*39615*/         OPC_RecordChild1, // #1 = $shift
/*39616*/         OPC_CheckPredicate, 53, // Predicate_and_su
/*39618*/         OPC_CheckType, MVT::i32,
/*39620*/         OPC_MoveParent,
/*39621*/         OPC_CheckChild1Integer, 0, 
/*39623*/         OPC_Scope, 22, /*->39647*/ // 4 children in Scope
/*39625*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39627*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*39630*/           OPC_EmitInteger, MVT::i32, 14, 
/*39633*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39636*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39647*/         /*Scope*/ 22, /*->39670*/
/*39648*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39650*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39653*/           OPC_EmitInteger, MVT::i32, 14, 
/*39656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39659*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39670*/         /*Scope*/ 22, /*->39693*/
/*39671*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39673*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*39676*/           OPC_EmitInteger, MVT::i32, 14, 
/*39679*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39682*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39693*/         /*Scope*/ 22, /*->39716*/
/*39694*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39696*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39699*/           OPC_EmitInteger, MVT::i32, 14, 
/*39702*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39705*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39716*/         0, /*End of Scope*/
/*39717*/       /*SwitchOpcode*/ 103, TARGET_VAL(ISD::XOR),// ->39823
/*39720*/         OPC_RecordChild0, // #0 = $Rn
/*39721*/         OPC_RecordChild1, // #1 = $shift
/*39722*/         OPC_CheckPredicate, 53, // Predicate_xor_su
/*39724*/         OPC_CheckType, MVT::i32,
/*39726*/         OPC_MoveParent,
/*39727*/         OPC_CheckChild1Integer, 0, 
/*39729*/         OPC_Scope, 22, /*->39753*/ // 4 children in Scope
/*39731*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39733*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*39736*/           OPC_EmitInteger, MVT::i32, 14, 
/*39739*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39742*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39753*/         /*Scope*/ 22, /*->39776*/
/*39754*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39756*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39759*/           OPC_EmitInteger, MVT::i32, 14, 
/*39762*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39765*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39776*/         /*Scope*/ 22, /*->39799*/
/*39777*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39779*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*39782*/           OPC_EmitInteger, MVT::i32, 14, 
/*39785*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39788*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39799*/         /*Scope*/ 22, /*->39822*/
/*39800*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39802*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39805*/           OPC_EmitInteger, MVT::i32, 14, 
/*39808*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39811*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39822*/         0, /*End of Scope*/
/*39823*/       0, // EndSwitchOpcode
/*39824*/     /*Scope*/ 59, /*->39884*/
/*39825*/       OPC_RecordChild0, // #0 = $Rn
/*39826*/       OPC_CheckChild0Type, MVT::i32,
/*39828*/       OPC_MoveChild1,
/*39829*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*39832*/       OPC_CheckChild0Integer, 0, 
/*39834*/       OPC_RecordChild1, // #1 = $shift
/*39835*/       OPC_MoveParent,
/*39836*/       OPC_Scope, 22, /*->39860*/ // 2 children in Scope
/*39838*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39840*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*39843*/         OPC_EmitInteger, MVT::i32, 14, 
/*39846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39849*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39860*/       /*Scope*/ 22, /*->39883*/
/*39861*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39863*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39866*/         OPC_EmitInteger, MVT::i32, 14, 
/*39869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39872*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39883*/       0, /*End of Scope*/
/*39884*/     /*Scope*/ 79|128,1/*207*/, /*->40093*/
/*39886*/       OPC_MoveChild0,
/*39887*/       OPC_SwitchOpcode /*3 cases */, 55, TARGET_VAL(ISD::SUB),// ->39946
/*39891*/         OPC_CheckChild0Integer, 0, 
/*39893*/         OPC_RecordChild1, // #0 = $shift
/*39894*/         OPC_CheckType, MVT::i32,
/*39896*/         OPC_MoveParent,
/*39897*/         OPC_RecordChild1, // #1 = $Rn
/*39898*/         OPC_Scope, 22, /*->39922*/ // 2 children in Scope
/*39900*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39902*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*39905*/           OPC_EmitInteger, MVT::i32, 14, 
/*39908*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39911*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39922*/         /*Scope*/ 22, /*->39945*/
/*39923*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39925*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39928*/           OPC_EmitInteger, MVT::i32, 14, 
/*39931*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39934*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39945*/         0, /*End of Scope*/
/*39946*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::AND),// ->40019
/*39949*/         OPC_RecordChild0, // #0 = $Rn
/*39950*/         OPC_RecordChild1, // #1 = $imm
/*39951*/         OPC_MoveChild1,
/*39952*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39955*/         OPC_Scope, 30, /*->39987*/ // 2 children in Scope
/*39957*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*39959*/           OPC_MoveParent,
/*39960*/           OPC_CheckPredicate, 53, // Predicate_and_su
/*39962*/           OPC_CheckType, MVT::i32,
/*39964*/           OPC_MoveParent,
/*39965*/           OPC_CheckChild1Integer, 0, 
/*39967*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39969*/           OPC_EmitConvertToTarget, 1,
/*39971*/           OPC_EmitInteger, MVT::i32, 14, 
/*39974*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39977*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39987*/         /*Scope*/ 30, /*->40018*/
/*39988*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*39990*/           OPC_MoveParent,
/*39991*/           OPC_CheckPredicate, 53, // Predicate_and_su
/*39993*/           OPC_CheckType, MVT::i32,
/*39995*/           OPC_MoveParent,
/*39996*/           OPC_CheckChild1Integer, 0, 
/*39998*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*40000*/           OPC_EmitConvertToTarget, 1,
/*40002*/           OPC_EmitInteger, MVT::i32, 14, 
/*40005*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40008*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*40018*/         0, /*End of Scope*/
/*40019*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::XOR),// ->40092
/*40022*/         OPC_RecordChild0, // #0 = $Rn
/*40023*/         OPC_RecordChild1, // #1 = $imm
/*40024*/         OPC_MoveChild1,
/*40025*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40028*/         OPC_Scope, 30, /*->40060*/ // 2 children in Scope
/*40030*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*40032*/           OPC_MoveParent,
/*40033*/           OPC_CheckPredicate, 53, // Predicate_xor_su
/*40035*/           OPC_CheckType, MVT::i32,
/*40037*/           OPC_MoveParent,
/*40038*/           OPC_CheckChild1Integer, 0, 
/*40040*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40042*/           OPC_EmitConvertToTarget, 1,
/*40044*/           OPC_EmitInteger, MVT::i32, 14, 
/*40047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40050*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40060*/         /*Scope*/ 30, /*->40091*/
/*40061*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*40063*/           OPC_MoveParent,
/*40064*/           OPC_CheckPredicate, 53, // Predicate_xor_su
/*40066*/           OPC_CheckType, MVT::i32,
/*40068*/           OPC_MoveParent,
/*40069*/           OPC_CheckChild1Integer, 0, 
/*40071*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*40073*/           OPC_EmitConvertToTarget, 1,
/*40075*/           OPC_EmitInteger, MVT::i32, 14, 
/*40078*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40081*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*40091*/         0, /*End of Scope*/
/*40092*/       0, // EndSwitchOpcode
/*40093*/     /*Scope*/ 73, /*->40167*/
/*40094*/       OPC_RecordChild0, // #0 = $src
/*40095*/       OPC_CheckChild0Type, MVT::i32,
/*40097*/       OPC_RecordChild1, // #1 = $rhs
/*40098*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40100*/       OPC_Scope, 21, /*->40123*/ // 3 children in Scope
/*40102*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*40105*/         OPC_EmitInteger, MVT::i32, 14, 
/*40108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40111*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*40123*/       /*Scope*/ 21, /*->40145*/
/*40124*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*40127*/         OPC_EmitInteger, MVT::i32, 14, 
/*40130*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40133*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*40145*/       /*Scope*/ 20, /*->40166*/
/*40146*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*40149*/         OPC_EmitInteger, MVT::i32, 14, 
/*40152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40155*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*40166*/       0, /*End of Scope*/
/*40167*/     /*Scope*/ 85, /*->40253*/
/*40168*/       OPC_MoveChild0,
/*40169*/       OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::AND),// ->40222
/*40173*/         OPC_RecordChild0, // #0 = $Rn
/*40174*/         OPC_RecordChild1, // #1 = $Rm
/*40175*/         OPC_CheckPredicate, 53, // Predicate_and_su
/*40177*/         OPC_CheckType, MVT::i32,
/*40179*/         OPC_MoveParent,
/*40180*/         OPC_CheckChild1Integer, 0, 
/*40182*/         OPC_Scope, 18, /*->40202*/ // 2 children in Scope
/*40184*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40186*/           OPC_EmitInteger, MVT::i32, 14, 
/*40189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40192*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40202*/         /*Scope*/ 18, /*->40221*/
/*40203*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40205*/           OPC_EmitInteger, MVT::i32, 14, 
/*40208*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40211*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40221*/         0, /*End of Scope*/
/*40222*/       /*SwitchOpcode*/ 27, TARGET_VAL(ISD::XOR),// ->40252
/*40225*/         OPC_RecordChild0, // #0 = $Rn
/*40226*/         OPC_RecordChild1, // #1 = $Rm
/*40227*/         OPC_CheckPredicate, 53, // Predicate_xor_su
/*40229*/         OPC_CheckType, MVT::i32,
/*40231*/         OPC_MoveParent,
/*40232*/         OPC_CheckChild1Integer, 0, 
/*40234*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40236*/         OPC_EmitInteger, MVT::i32, 14, 
/*40239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40242*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40252*/       0, // EndSwitchOpcode
/*40253*/     /*Scope*/ 26, /*->40280*/
/*40254*/       OPC_RecordChild0, // #0 = $lhs
/*40255*/       OPC_CheckChild0Type, MVT::i32,
/*40257*/       OPC_RecordChild1, // #1 = $rhs
/*40258*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*40260*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$rhs #2 #3
/*40263*/       OPC_EmitInteger, MVT::i32, 14, 
/*40266*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40269*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*40280*/     /*Scope*/ 91, /*->40372*/
/*40281*/       OPC_MoveChild0,
/*40282*/       OPC_SwitchOpcode /*2 cases */, 41, TARGET_VAL(ISD::AND),// ->40327
/*40286*/         OPC_RecordChild0, // #0 = $Rn
/*40287*/         OPC_RecordChild1, // #1 = $Rm
/*40288*/         OPC_CheckPredicate, 53, // Predicate_and_su
/*40290*/         OPC_CheckType, MVT::i32,
/*40292*/         OPC_MoveParent,
/*40293*/         OPC_CheckChild1Integer, 0, 
/*40295*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*40297*/         OPC_EmitInteger, MVT::i32, 14, 
/*40300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40303*/         OPC_Scope, 10, /*->40315*/ // 2 children in Scope
/*40305*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*40315*/         /*Scope*/ 10, /*->40326*/
/*40316*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*40326*/         0, /*End of Scope*/
/*40327*/       /*SwitchOpcode*/ 41, TARGET_VAL(ISD::XOR),// ->40371
/*40330*/         OPC_RecordChild0, // #0 = $Rn
/*40331*/         OPC_RecordChild1, // #1 = $Rm
/*40332*/         OPC_CheckPredicate, 53, // Predicate_xor_su
/*40334*/         OPC_CheckType, MVT::i32,
/*40336*/         OPC_MoveParent,
/*40337*/         OPC_CheckChild1Integer, 0, 
/*40339*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*40341*/         OPC_EmitInteger, MVT::i32, 14, 
/*40344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40347*/         OPC_Scope, 10, /*->40359*/ // 2 children in Scope
/*40349*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*40359*/         /*Scope*/ 10, /*->40370*/
/*40360*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*40370*/         0, /*End of Scope*/
/*40371*/       0, // EndSwitchOpcode
/*40372*/     /*Scope*/ 123, /*->40496*/
/*40373*/       OPC_RecordChild0, // #0 = $rhs
/*40374*/       OPC_CheckChild0Type, MVT::i32,
/*40376*/       OPC_Scope, 49, /*->40427*/ // 2 children in Scope
/*40378*/         OPC_RecordChild1, // #1 = $src
/*40379*/         OPC_Scope, 22, /*->40403*/ // 2 children in Scope
/*40381*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40383*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*40386*/           OPC_EmitInteger, MVT::i32, 14, 
/*40389*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40392*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*40403*/         /*Scope*/ 22, /*->40426*/
/*40404*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*40406*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$rhs #2 #3
/*40409*/           OPC_EmitInteger, MVT::i32, 14, 
/*40412*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40415*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*40426*/         0, /*End of Scope*/
/*40427*/       /*Scope*/ 67, /*->40495*/
/*40428*/         OPC_MoveChild1,
/*40429*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*40432*/         OPC_CheckChild0Integer, 0, 
/*40434*/         OPC_RecordChild1, // #1 = $Rm
/*40435*/         OPC_MoveParent,
/*40436*/         OPC_Scope, 18, /*->40456*/ // 3 children in Scope
/*40438*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40440*/           OPC_EmitInteger, MVT::i32, 14, 
/*40443*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40446*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40456*/         /*Scope*/ 18, /*->40475*/
/*40457*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40459*/           OPC_EmitInteger, MVT::i32, 14, 
/*40462*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40465*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40475*/         /*Scope*/ 18, /*->40494*/
/*40476*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*40478*/           OPC_EmitInteger, MVT::i32, 14, 
/*40481*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40484*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*40494*/         0, /*End of Scope*/
/*40495*/       0, /*End of Scope*/
/*40496*/     /*Scope*/ 70, /*->40567*/
/*40497*/       OPC_MoveChild0,
/*40498*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*40501*/       OPC_CheckChild0Integer, 0, 
/*40503*/       OPC_RecordChild1, // #0 = $Rm
/*40504*/       OPC_CheckType, MVT::i32,
/*40506*/       OPC_MoveParent,
/*40507*/       OPC_RecordChild1, // #1 = $Rn
/*40508*/       OPC_Scope, 18, /*->40528*/ // 3 children in Scope
/*40510*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40512*/         OPC_EmitInteger, MVT::i32, 14, 
/*40515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40518*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40528*/       /*Scope*/ 18, /*->40547*/
/*40529*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40531*/         OPC_EmitInteger, MVT::i32, 14, 
/*40534*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40537*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40547*/       /*Scope*/ 18, /*->40566*/
/*40548*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*40550*/         OPC_EmitInteger, MVT::i32, 14, 
/*40553*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40556*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*40566*/       0, /*End of Scope*/
/*40567*/     /*Scope*/ 83|128,1/*211*/, /*->40780*/
/*40569*/       OPC_RecordChild0, // #0 = $src
/*40570*/       OPC_CheckChild0Type, MVT::i32,
/*40572*/       OPC_RecordChild1, // #1 = $imm
/*40573*/       OPC_Scope, 4|128,1/*132*/, /*->40708*/ // 4 children in Scope
/*40576*/         OPC_MoveChild1,
/*40577*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40580*/         OPC_Scope, 23, /*->40605*/ // 5 children in Scope
/*40582*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*40584*/           OPC_MoveParent,
/*40585*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40587*/           OPC_EmitConvertToTarget, 1,
/*40589*/           OPC_EmitInteger, MVT::i32, 14, 
/*40592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40595*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm)
/*40605*/         /*Scope*/ 26, /*->40632*/
/*40606*/           OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*40608*/           OPC_MoveParent,
/*40609*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40611*/           OPC_EmitConvertToTarget, 1,
/*40613*/           OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*40616*/           OPC_EmitInteger, MVT::i32, 14, 
/*40619*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40622*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*40632*/         /*Scope*/ 23, /*->40656*/
/*40633*/           OPC_CheckPredicate, 47, // Predicate_imm0_255
/*40635*/           OPC_MoveParent,
/*40636*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40638*/           OPC_EmitConvertToTarget, 1,
/*40640*/           OPC_EmitInteger, MVT::i32, 14, 
/*40643*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40646*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*40656*/         /*Scope*/ 23, /*->40680*/
/*40657*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*40659*/           OPC_MoveParent,
/*40660*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*40662*/           OPC_EmitConvertToTarget, 1,
/*40664*/           OPC_EmitInteger, MVT::i32, 14, 
/*40667*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40670*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*40680*/         /*Scope*/ 26, /*->40707*/
/*40681*/           OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*40683*/           OPC_MoveParent,
/*40684*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*40686*/           OPC_EmitConvertToTarget, 1,
/*40688*/           OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*40691*/           OPC_EmitInteger, MVT::i32, 14, 
/*40694*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40697*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*40707*/         0, /*End of Scope*/
/*40708*/       /*Scope*/ 18, /*->40727*/
/*40709*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40711*/         OPC_EmitInteger, MVT::i32, 14, 
/*40714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40717*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*40727*/       /*Scope*/ 18, /*->40746*/
/*40728*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40730*/         OPC_EmitInteger, MVT::i32, 14, 
/*40733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40736*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40746*/       /*Scope*/ 32, /*->40779*/
/*40747*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*40749*/         OPC_EmitInteger, MVT::i32, 14, 
/*40752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40755*/         OPC_Scope, 10, /*->40767*/ // 2 children in Scope
/*40757*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*40767*/         /*Scope*/ 10, /*->40778*/
/*40768*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*40778*/         0, /*End of Scope*/
/*40779*/       0, /*End of Scope*/
/*40780*/     0, /*End of Scope*/
/*40781*/   /*SwitchOpcode*/ 105|128,4/*617*/, TARGET_VAL(ARMISD::CMOV),// ->41402
/*40785*/     OPC_CaptureGlueInput,
/*40786*/     OPC_RecordChild0, // #0 = $false
/*40787*/     OPC_Scope, 45, /*->40834*/ // 3 children in Scope
/*40789*/       OPC_RecordChild1, // #1 = $shift
/*40790*/       OPC_RecordChild2, // #2 = $p
/*40791*/       OPC_CheckType, MVT::i32,
/*40793*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40795*/       OPC_Scope, 18, /*->40815*/ // 2 children in Scope
/*40797*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*40800*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #6 #7
/*40803*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*40815*/       /*Scope*/ 17, /*->40833*/
/*40816*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*40819*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #5 #6
/*40822*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*40833*/       0, /*End of Scope*/
/*40834*/     /*Scope*/ 25|128,1/*153*/, /*->40989*/
/*40836*/       OPC_MoveChild1,
/*40837*/       OPC_SwitchOpcode /*4 cases */, 33, TARGET_VAL(ISD::SHL),// ->40874
/*40841*/         OPC_RecordChild0, // #1 = $Rm
/*40842*/         OPC_RecordChild1, // #2 = $imm
/*40843*/         OPC_MoveChild1,
/*40844*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40847*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*40849*/         OPC_CheckType, MVT::i32,
/*40851*/         OPC_MoveParent,
/*40852*/         OPC_MoveParent,
/*40853*/         OPC_RecordChild2, // #3 = $p
/*40854*/         OPC_CheckType, MVT::i32,
/*40856*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*40858*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*40861*/         OPC_EmitConvertToTarget, 2,
/*40863*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*40874*/       /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->40913
/*40877*/         OPC_RecordChild0, // #1 = $Rm
/*40878*/         OPC_RecordChild1, // #2 = $imm
/*40879*/         OPC_MoveChild1,
/*40880*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40883*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*40885*/         OPC_CheckType, MVT::i32,
/*40887*/         OPC_MoveParent,
/*40888*/         OPC_MoveParent,
/*40889*/         OPC_RecordChild2, // #3 = $p
/*40890*/         OPC_CheckType, MVT::i32,
/*40892*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*40894*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*40897*/         OPC_EmitConvertToTarget, 2,
/*40899*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*40902*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*40913*/       /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRA),// ->40952
/*40916*/         OPC_RecordChild0, // #1 = $Rm
/*40917*/         OPC_RecordChild1, // #2 = $imm
/*40918*/         OPC_MoveChild1,
/*40919*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40922*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*40924*/         OPC_CheckType, MVT::i32,
/*40926*/         OPC_MoveParent,
/*40927*/         OPC_MoveParent,
/*40928*/         OPC_RecordChild2, // #3 = $p
/*40929*/         OPC_CheckType, MVT::i32,
/*40931*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*40933*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*40936*/         OPC_EmitConvertToTarget, 2,
/*40938*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*40941*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*40952*/       /*SwitchOpcode*/ 33, TARGET_VAL(ISD::ROTR),// ->40988
/*40955*/         OPC_RecordChild0, // #1 = $Rm
/*40956*/         OPC_RecordChild1, // #2 = $imm
/*40957*/         OPC_MoveChild1,
/*40958*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40961*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*40963*/         OPC_CheckType, MVT::i32,
/*40965*/         OPC_MoveParent,
/*40966*/         OPC_MoveParent,
/*40967*/         OPC_RecordChild2, // #3 = $p
/*40968*/         OPC_CheckType, MVT::i32,
/*40970*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*40972*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*40975*/         OPC_EmitConvertToTarget, 2,
/*40977*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*40988*/       0, // EndSwitchOpcode
/*40989*/     /*Scope*/ 26|128,3/*410*/, /*->41401*/
/*40991*/       OPC_RecordChild1, // #1 = $imm
/*40992*/       OPC_Scope, 71|128,1/*199*/, /*->41194*/ // 7 children in Scope
/*40995*/         OPC_MoveChild1,
/*40996*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40999*/         OPC_Scope, 23, /*->41024*/ // 7 children in Scope
/*41001*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*41003*/           OPC_MoveParent,
/*41004*/           OPC_RecordChild2, // #2 = $p
/*41005*/           OPC_CheckType, MVT::i32,
/*41007*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*41009*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*41012*/           OPC_EmitConvertToTarget, 1,
/*41014*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*41024*/         /*Scope*/ 23, /*->41048*/
/*41025*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*41027*/           OPC_MoveParent,
/*41028*/           OPC_RecordChild2, // #2 = $p
/*41029*/           OPC_CheckType, MVT::i32,
/*41031*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41033*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*41036*/           OPC_EmitConvertToTarget, 1,
/*41038*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*41048*/         /*Scope*/ 26, /*->41075*/
/*41049*/           OPC_CheckPredicate, 25, // Predicate_mod_imm_not
/*41051*/           OPC_MoveParent,
/*41052*/           OPC_RecordChild2, // #2 = $p
/*41053*/           OPC_CheckType, MVT::i32,
/*41055*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41057*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*41060*/           OPC_EmitConvertToTarget, 1,
/*41062*/           OPC_EmitNodeXForm, 9, 5, // imm_not_XFORM
/*41065*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*41075*/         /*Scope*/ 23, /*->41099*/
/*41076*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*41078*/           OPC_MoveParent,
/*41079*/           OPC_RecordChild2, // #2 = $p
/*41080*/           OPC_CheckType, MVT::i32,
/*41082*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41084*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*41087*/           OPC_EmitConvertToTarget, 1,
/*41089*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*41099*/         /*Scope*/ 23, /*->41123*/
/*41100*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*41102*/           OPC_MoveParent,
/*41103*/           OPC_RecordChild2, // #2 = $p
/*41104*/           OPC_CheckType, MVT::i32,
/*41106*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41108*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*41111*/           OPC_EmitConvertToTarget, 1,
/*41113*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*41123*/         /*Scope*/ 26, /*->41150*/
/*41124*/           OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*41126*/           OPC_MoveParent,
/*41127*/           OPC_RecordChild2, // #2 = $p
/*41128*/           OPC_CheckType, MVT::i32,
/*41130*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41132*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*41135*/           OPC_EmitConvertToTarget, 1,
/*41137*/           OPC_EmitNodeXForm, 1, 5, // t2_so_imm_not_XFORM
/*41140*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*41150*/         /*Scope*/ 42, /*->41193*/
/*41151*/           OPC_MoveParent,
/*41152*/           OPC_RecordChild2, // #2 = $p
/*41153*/           OPC_CheckType, MVT::i32,
/*41155*/           OPC_Scope, 17, /*->41174*/ // 2 children in Scope
/*41157*/             OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*41159*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*41162*/             OPC_EmitConvertToTarget, 1,
/*41164*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*41174*/           /*Scope*/ 17, /*->41192*/
/*41175*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41177*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*41180*/             OPC_EmitConvertToTarget, 1,
/*41182*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*41192*/           0, /*End of Scope*/
/*41193*/         0, /*End of Scope*/
/*41194*/       /*Scope*/ 51, /*->41246*/
/*41195*/         OPC_RecordChild2, // #2 = $p
/*41196*/         OPC_CheckType, MVT::i32,
/*41198*/         OPC_Scope, 15, /*->41215*/ // 3 children in Scope
/*41200*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41202*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*41205*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*41215*/         /*Scope*/ 15, /*->41231*/
/*41216*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41218*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*41221*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*41231*/         /*Scope*/ 13, /*->41245*/
/*41232*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*41235*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*41245*/         0, /*End of Scope*/
/*41246*/       /*Scope*/ 28, /*->41275*/
/*41247*/         OPC_CheckChild2Integer, 12, 
/*41249*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->41262
/*41252*/           OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*41254*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*41262*/         /*SwitchType*/ 10, MVT::f64,// ->41274
/*41264*/           OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*41266*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*41274*/         0, // EndSwitchType
/*41275*/       /*Scope*/ 28, /*->41304*/
/*41276*/         OPC_CheckChild2Integer, 10, 
/*41278*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->41291
/*41281*/           OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*41283*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*41291*/         /*SwitchType*/ 10, MVT::f64,// ->41303
/*41293*/           OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*41295*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*41303*/         0, // EndSwitchType
/*41304*/       /*Scope*/ 28, /*->41333*/
/*41305*/         OPC_CheckChild2Integer, 0, 
/*41307*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->41320
/*41310*/           OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*41312*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*41320*/         /*SwitchType*/ 10, MVT::f64,// ->41332
/*41322*/           OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*41324*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*41332*/         0, // EndSwitchType
/*41333*/       /*Scope*/ 28, /*->41362*/
/*41334*/         OPC_CheckChild2Integer, 6, 
/*41336*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->41349
/*41339*/           OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*41341*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*41349*/         /*SwitchType*/ 10, MVT::f64,// ->41361
/*41351*/           OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*41353*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*41361*/         0, // EndSwitchType
/*41362*/       /*Scope*/ 37, /*->41400*/
/*41363*/         OPC_RecordChild2, // #2 = $p
/*41364*/         OPC_SwitchType /*2 cases */, 15, MVT::f64,// ->41382
/*41367*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*41369*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*41372*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*41382*/         /*SwitchType*/ 15, MVT::f32,// ->41399
/*41384*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*41386*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*41389*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*41399*/         0, // EndSwitchType
/*41400*/       0, /*End of Scope*/
/*41401*/     0, /*End of Scope*/
/*41402*/   /*SwitchOpcode*/ 0|128,52/*6656*/, TARGET_VAL(ISD::LOAD),// ->48062
/*41406*/     OPC_RecordMemRef,
/*41407*/     OPC_RecordNode, // #0 = 'ld' chained node
/*41408*/     OPC_Scope, 67|128,1/*195*/, /*->41606*/ // 5 children in Scope
/*41411*/       OPC_RecordChild1, // #1 = $addr
/*41412*/       OPC_CheckChild1Type, MVT::i32,
/*41414*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*41416*/       OPC_CheckType, MVT::i32,
/*41418*/       OPC_Scope, 24, /*->41444*/ // 3 children in Scope
/*41420*/         OPC_CheckPredicate, 54, // Predicate_load
/*41422*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41424*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*41427*/         OPC_EmitMergeInputChains1_0,
/*41428*/         OPC_EmitInteger, MVT::i32, 14, 
/*41431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41434*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*41444*/       /*Scope*/ 54, /*->41499*/
/*41445*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*41447*/         OPC_Scope, 24, /*->41473*/ // 2 children in Scope
/*41449*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*41451*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41453*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*41456*/           OPC_EmitMergeInputChains1_0,
/*41457*/           OPC_EmitInteger, MVT::i32, 14, 
/*41460*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41463*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*41473*/         /*Scope*/ 24, /*->41498*/
/*41474*/           OPC_CheckPredicate, 56, // Predicate_zextloadi8
/*41476*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41478*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*41481*/           OPC_EmitMergeInputChains1_0,
/*41482*/           OPC_EmitInteger, MVT::i32, 14, 
/*41485*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41488*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*41498*/         0, /*End of Scope*/
/*41499*/       /*Scope*/ 105, /*->41605*/
/*41500*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*41502*/         OPC_Scope, 24, /*->41528*/ // 3 children in Scope
/*41504*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*41506*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41508*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*41511*/           OPC_EmitMergeInputChains1_0,
/*41512*/           OPC_EmitInteger, MVT::i32, 14, 
/*41515*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41518*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*41528*/         /*Scope*/ 50, /*->41579*/
/*41529*/           OPC_CheckPredicate, 56, // Predicate_sextloadi8
/*41531*/           OPC_Scope, 22, /*->41555*/ // 2 children in Scope
/*41533*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41535*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*41538*/             OPC_EmitMergeInputChains1_0,
/*41539*/             OPC_EmitInteger, MVT::i32, 14, 
/*41542*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41545*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*41555*/           /*Scope*/ 22, /*->41578*/
/*41556*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*41558*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*41561*/             OPC_EmitMergeInputChains1_0,
/*41562*/             OPC_EmitInteger, MVT::i32, 14, 
/*41565*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41568*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*41578*/           0, /*End of Scope*/
/*41579*/         /*Scope*/ 24, /*->41604*/
/*41580*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*41582*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*41584*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*41587*/           OPC_EmitMergeInputChains1_0,
/*41588*/           OPC_EmitInteger, MVT::i32, 14, 
/*41591*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41594*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*41604*/         0, /*End of Scope*/
/*41605*/       0, /*End of Scope*/
/*41606*/     /*Scope*/ 100, /*->41707*/
/*41607*/       OPC_MoveChild1,
/*41608*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ARMISD::WrapperPIC),// ->41672
/*41612*/         OPC_RecordChild0, // #1 = $addr
/*41613*/         OPC_MoveChild0,
/*41614*/         OPC_SwitchOpcode /*2 cases */, 32, TARGET_VAL(ISD::TargetGlobalAddress),// ->41650
/*41618*/           OPC_MoveParent,
/*41619*/           OPC_MoveParent,
/*41620*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*41622*/           OPC_CheckPredicate, 54, // Predicate_load
/*41624*/           OPC_CheckType, MVT::i32,
/*41626*/           OPC_Scope, 10, /*->41638*/ // 2 children in Scope
/*41628*/             OPC_CheckPatternPredicate, 44, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*41630*/             OPC_EmitMergeInputChains1_0,
/*41631*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*41638*/           /*Scope*/ 10, /*->41649*/
/*41639*/             OPC_CheckPatternPredicate, 45, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*41641*/             OPC_EmitMergeInputChains1_0,
/*41642*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*41649*/           0, /*End of Scope*/
/*41650*/         /*SwitchOpcode*/ 18, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->41671
/*41653*/           OPC_MoveParent,
/*41654*/           OPC_MoveParent,
/*41655*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*41657*/           OPC_CheckPredicate, 54, // Predicate_load
/*41659*/           OPC_CheckType, MVT::i32,
/*41661*/           OPC_CheckPatternPredicate, 45, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*41663*/           OPC_EmitMergeInputChains1_0,
/*41664*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaltlsaddr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                    // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaltlsaddr:i32):$addr)
/*41671*/         0, // EndSwitchOpcode
/*41672*/       /*SwitchOpcode*/ 31, TARGET_VAL(ARMISD::Wrapper),// ->41706
/*41675*/         OPC_RecordChild0, // #1 = $addr
/*41676*/         OPC_MoveChild0,
/*41677*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*41680*/         OPC_MoveParent,
/*41681*/         OPC_MoveParent,
/*41682*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*41684*/         OPC_CheckPredicate, 54, // Predicate_load
/*41686*/         OPC_CheckType, MVT::i32,
/*41688*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*41690*/         OPC_EmitMergeInputChains1_0,
/*41691*/         OPC_EmitInteger, MVT::i32, 14, 
/*41694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41697*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*41706*/       0, // EndSwitchOpcode
/*41707*/     /*Scope*/ 29|128,16/*2077*/, /*->43786*/
/*41709*/       OPC_RecordChild1, // #1 = $shift
/*41710*/       OPC_CheckChild1Type, MVT::i32,
/*41712*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*41714*/       OPC_CheckType, MVT::i32,
/*41716*/       OPC_Scope, 25, /*->41743*/ // 22 children in Scope
/*41718*/         OPC_CheckPredicate, 54, // Predicate_load
/*41720*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41722*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*41725*/         OPC_EmitMergeInputChains1_0,
/*41726*/         OPC_EmitInteger, MVT::i32, 14, 
/*41729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41732*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*41743*/       /*Scope*/ 56, /*->41800*/
/*41744*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*41746*/         OPC_Scope, 25, /*->41773*/ // 2 children in Scope
/*41748*/           OPC_CheckPredicate, 56, // Predicate_zextloadi8
/*41750*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41752*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*41755*/           OPC_EmitMergeInputChains1_0,
/*41756*/           OPC_EmitInteger, MVT::i32, 14, 
/*41759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41762*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*41773*/         /*Scope*/ 25, /*->41799*/
/*41774*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*41776*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41778*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*41781*/           OPC_EmitMergeInputChains1_0,
/*41782*/           OPC_EmitInteger, MVT::i32, 14, 
/*41785*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41788*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*41799*/         0, /*End of Scope*/
/*41800*/       /*Scope*/ 56, /*->41857*/
/*41801*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*41803*/         OPC_Scope, 25, /*->41830*/ // 2 children in Scope
/*41805*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*41807*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41809*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*41812*/           OPC_EmitMergeInputChains1_0,
/*41813*/           OPC_EmitInteger, MVT::i32, 14, 
/*41816*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41819*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*41830*/         /*Scope*/ 25, /*->41856*/
/*41831*/           OPC_CheckPredicate, 56, // Predicate_sextloadi8
/*41833*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41835*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*41838*/           OPC_EmitMergeInputChains1_0,
/*41839*/           OPC_EmitInteger, MVT::i32, 14, 
/*41842*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41845*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*41856*/         0, /*End of Scope*/
/*41857*/       /*Scope*/ 27, /*->41885*/
/*41858*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*41860*/         OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*41862*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41864*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*41867*/         OPC_EmitMergeInputChains1_0,
/*41868*/         OPC_EmitInteger, MVT::i32, 14, 
/*41871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41874*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*41885*/       /*Scope*/ 82, /*->41968*/
/*41886*/         OPC_CheckPredicate, 30, // Predicate_extload
/*41888*/         OPC_Scope, 25, /*->41915*/ // 3 children in Scope
/*41890*/           OPC_CheckPredicate, 58, // Predicate_extloadi1
/*41892*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41894*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*41897*/           OPC_EmitMergeInputChains1_0,
/*41898*/           OPC_EmitInteger, MVT::i32, 14, 
/*41901*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41904*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*41915*/         /*Scope*/ 25, /*->41941*/
/*41916*/           OPC_CheckPredicate, 56, // Predicate_extloadi8
/*41918*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41920*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*41923*/           OPC_EmitMergeInputChains1_0,
/*41924*/           OPC_EmitInteger, MVT::i32, 14, 
/*41927*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41930*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*41941*/         /*Scope*/ 25, /*->41967*/
/*41942*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*41944*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41946*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*41949*/           OPC_EmitMergeInputChains1_0,
/*41950*/           OPC_EmitInteger, MVT::i32, 14, 
/*41953*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41956*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*41967*/         0, /*End of Scope*/
/*41968*/       /*Scope*/ 25, /*->41994*/
/*41969*/         OPC_CheckPredicate, 54, // Predicate_load
/*41971*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41973*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*41976*/         OPC_EmitMergeInputChains1_0,
/*41977*/         OPC_EmitInteger, MVT::i32, 14, 
/*41980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41983*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*41994*/       /*Scope*/ 56, /*->42051*/
/*41995*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*41997*/         OPC_Scope, 25, /*->42024*/ // 2 children in Scope
/*41999*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*42001*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42003*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*42006*/           OPC_EmitMergeInputChains1_0,
/*42007*/           OPC_EmitInteger, MVT::i32, 14, 
/*42010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42013*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*42024*/         /*Scope*/ 25, /*->42050*/
/*42025*/           OPC_CheckPredicate, 56, // Predicate_zextloadi8
/*42027*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42029*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*42032*/           OPC_EmitMergeInputChains1_0,
/*42033*/           OPC_EmitInteger, MVT::i32, 14, 
/*42036*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42039*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*42050*/         0, /*End of Scope*/
/*42051*/       /*Scope*/ 56, /*->42108*/
/*42052*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*42054*/         OPC_Scope, 25, /*->42081*/ // 2 children in Scope
/*42056*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*42058*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42060*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*42063*/           OPC_EmitMergeInputChains1_0,
/*42064*/           OPC_EmitInteger, MVT::i32, 14, 
/*42067*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42070*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*42081*/         /*Scope*/ 25, /*->42107*/
/*42082*/           OPC_CheckPredicate, 56, // Predicate_sextloadi8
/*42084*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42086*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*42089*/           OPC_EmitMergeInputChains1_0,
/*42090*/           OPC_EmitInteger, MVT::i32, 14, 
/*42093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42096*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*42107*/         0, /*End of Scope*/
/*42108*/       /*Scope*/ 27, /*->42136*/
/*42109*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*42111*/         OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*42113*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42115*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*42118*/         OPC_EmitMergeInputChains1_0,
/*42119*/         OPC_EmitInteger, MVT::i32, 14, 
/*42122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42125*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*42136*/       /*Scope*/ 82, /*->42219*/
/*42137*/         OPC_CheckPredicate, 30, // Predicate_extload
/*42139*/         OPC_Scope, 25, /*->42166*/ // 3 children in Scope
/*42141*/           OPC_CheckPredicate, 58, // Predicate_extloadi1
/*42143*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42145*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*42148*/           OPC_EmitMergeInputChains1_0,
/*42149*/           OPC_EmitInteger, MVT::i32, 14, 
/*42152*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42155*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*42166*/         /*Scope*/ 25, /*->42192*/
/*42167*/           OPC_CheckPredicate, 56, // Predicate_extloadi8
/*42169*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42171*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*42174*/           OPC_EmitMergeInputChains1_0,
/*42175*/           OPC_EmitInteger, MVT::i32, 14, 
/*42178*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42181*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*42192*/         /*Scope*/ 25, /*->42218*/
/*42193*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*42195*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42197*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*42200*/           OPC_EmitMergeInputChains1_0,
/*42201*/           OPC_EmitInteger, MVT::i32, 14, 
/*42204*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42207*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*42218*/         0, /*End of Scope*/
/*42219*/       /*Scope*/ 24, /*->42244*/
/*42220*/         OPC_CheckPredicate, 54, // Predicate_load
/*42222*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42224*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*42227*/         OPC_EmitMergeInputChains1_0,
/*42228*/         OPC_EmitInteger, MVT::i32, 14, 
/*42231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42234*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*42244*/       /*Scope*/ 54, /*->42299*/
/*42245*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*42247*/         OPC_Scope, 24, /*->42273*/ // 2 children in Scope
/*42249*/           OPC_CheckPredicate, 56, // Predicate_zextloadi8
/*42251*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42253*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*42256*/           OPC_EmitMergeInputChains1_0,
/*42257*/           OPC_EmitInteger, MVT::i32, 14, 
/*42260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42263*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*42273*/         /*Scope*/ 24, /*->42298*/
/*42274*/           OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*42276*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42278*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*42281*/           OPC_EmitMergeInputChains1_0,
/*42282*/           OPC_EmitInteger, MVT::i32, 14, 
/*42285*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42288*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*42298*/         0, /*End of Scope*/
/*42299*/       /*Scope*/ 103, /*->42403*/
/*42300*/         OPC_CheckPredicate, 30, // Predicate_extload
/*42302*/         OPC_Scope, 24, /*->42328*/ // 3 children in Scope
/*42304*/           OPC_CheckPredicate, 58, // Predicate_extloadi1
/*42306*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42308*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*42311*/           OPC_EmitMergeInputChains1_0,
/*42312*/           OPC_EmitInteger, MVT::i32, 14, 
/*42315*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42318*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*42328*/         /*Scope*/ 48, /*->42377*/
/*42329*/           OPC_CheckPredicate, 56, // Predicate_extloadi8
/*42331*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42333*/           OPC_Scope, 20, /*->42355*/ // 2 children in Scope
/*42335*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*42338*/             OPC_EmitMergeInputChains1_0,
/*42339*/             OPC_EmitInteger, MVT::i32, 14, 
/*42342*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42345*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*42355*/           /*Scope*/ 20, /*->42376*/
/*42356*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*42359*/             OPC_EmitMergeInputChains1_0,
/*42360*/             OPC_EmitInteger, MVT::i32, 14, 
/*42363*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42366*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*42376*/           0, /*End of Scope*/
/*42377*/         /*Scope*/ 24, /*->42402*/
/*42378*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*42380*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42382*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*42385*/           OPC_EmitMergeInputChains1_0,
/*42386*/           OPC_EmitInteger, MVT::i32, 14, 
/*42389*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42392*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*42402*/         0, /*End of Scope*/
/*42403*/       /*Scope*/ 69, /*->42473*/
/*42404*/         OPC_CheckPredicate, 54, // Predicate_load
/*42406*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42408*/         OPC_Scope, 20, /*->42430*/ // 3 children in Scope
/*42410*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*42413*/           OPC_EmitMergeInputChains1_0,
/*42414*/           OPC_EmitInteger, MVT::i32, 14, 
/*42417*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42420*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*42430*/         /*Scope*/ 20, /*->42451*/
/*42431*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*42434*/           OPC_EmitMergeInputChains1_0,
/*42435*/           OPC_EmitInteger, MVT::i32, 14, 
/*42438*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42441*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*42451*/         /*Scope*/ 20, /*->42472*/
/*42452*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*42455*/           OPC_EmitMergeInputChains1_0,
/*42456*/           OPC_EmitInteger, MVT::i32, 14, 
/*42459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42462*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rr:i32:$addr)
/*42472*/         0, /*End of Scope*/
/*42473*/       /*Scope*/ 23|128,1/*151*/, /*->42626*/
/*42475*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*42477*/         OPC_Scope, 48, /*->42527*/ // 3 children in Scope
/*42479*/           OPC_CheckPredicate, 56, // Predicate_zextloadi8
/*42481*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42483*/           OPC_Scope, 20, /*->42505*/ // 2 children in Scope
/*42485*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*42488*/             OPC_EmitMergeInputChains1_0,
/*42489*/             OPC_EmitInteger, MVT::i32, 14, 
/*42492*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42495*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*42505*/           /*Scope*/ 20, /*->42526*/
/*42506*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*42509*/             OPC_EmitMergeInputChains1_0,
/*42510*/             OPC_EmitInteger, MVT::i32, 14, 
/*42513*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42516*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*42526*/           0, /*End of Scope*/
/*42527*/         /*Scope*/ 48, /*->42576*/
/*42528*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*42530*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42532*/           OPC_Scope, 20, /*->42554*/ // 2 children in Scope
/*42534*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*42537*/             OPC_EmitMergeInputChains1_0,
/*42538*/             OPC_EmitInteger, MVT::i32, 14, 
/*42541*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42544*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*42554*/           /*Scope*/ 20, /*->42575*/
/*42555*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*42558*/             OPC_EmitMergeInputChains1_0,
/*42559*/             OPC_EmitInteger, MVT::i32, 14, 
/*42562*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42565*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*42575*/           0, /*End of Scope*/
/*42576*/         /*Scope*/ 48, /*->42625*/
/*42577*/           OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*42579*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42581*/           OPC_Scope, 20, /*->42603*/ // 2 children in Scope
/*42583*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*42586*/             OPC_EmitMergeInputChains1_0,
/*42587*/             OPC_EmitInteger, MVT::i32, 14, 
/*42590*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42593*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*42603*/           /*Scope*/ 20, /*->42624*/
/*42604*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*42607*/             OPC_EmitMergeInputChains1_0,
/*42608*/             OPC_EmitInteger, MVT::i32, 14, 
/*42611*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42614*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*42624*/           0, /*End of Scope*/
/*42625*/         0, /*End of Scope*/
/*42626*/       /*Scope*/ 98|128,1/*226*/, /*->42854*/
/*42628*/         OPC_CheckPredicate, 30, // Predicate_extload
/*42630*/         OPC_Scope, 24, /*->42656*/ // 6 children in Scope
/*42632*/           OPC_CheckPredicate, 58, // Predicate_extloadi1
/*42634*/           OPC_CheckPatternPredicate, 46, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42636*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*42639*/           OPC_EmitMergeInputChains1_0,
/*42640*/           OPC_EmitInteger, MVT::i32, 14, 
/*42643*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42646*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*42656*/         /*Scope*/ 24, /*->42681*/
/*42657*/           OPC_CheckPredicate, 56, // Predicate_extloadi8
/*42659*/           OPC_CheckPatternPredicate, 46, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42661*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*42664*/           OPC_EmitMergeInputChains1_0,
/*42665*/           OPC_EmitInteger, MVT::i32, 14, 
/*42668*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42671*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*42681*/         /*Scope*/ 24, /*->42706*/
/*42682*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*42684*/           OPC_CheckPatternPredicate, 46, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42686*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*42689*/           OPC_EmitMergeInputChains1_0,
/*42690*/           OPC_EmitInteger, MVT::i32, 14, 
/*42693*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42696*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*42706*/         /*Scope*/ 48, /*->42755*/
/*42707*/           OPC_CheckPredicate, 58, // Predicate_extloadi1
/*42709*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42711*/           OPC_Scope, 20, /*->42733*/ // 2 children in Scope
/*42713*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*42716*/             OPC_EmitMergeInputChains1_0,
/*42717*/             OPC_EmitInteger, MVT::i32, 14, 
/*42720*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42723*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*42733*/           /*Scope*/ 20, /*->42754*/
/*42734*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*42737*/             OPC_EmitMergeInputChains1_0,
/*42738*/             OPC_EmitInteger, MVT::i32, 14, 
/*42741*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42744*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*42754*/           0, /*End of Scope*/
/*42755*/         /*Scope*/ 48, /*->42804*/
/*42756*/           OPC_CheckPredicate, 56, // Predicate_extloadi8
/*42758*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42760*/           OPC_Scope, 20, /*->42782*/ // 2 children in Scope
/*42762*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*42765*/             OPC_EmitMergeInputChains1_0,
/*42766*/             OPC_EmitInteger, MVT::i32, 14, 
/*42769*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42772*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*42782*/           /*Scope*/ 20, /*->42803*/
/*42783*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*42786*/             OPC_EmitMergeInputChains1_0,
/*42787*/             OPC_EmitInteger, MVT::i32, 14, 
/*42790*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42793*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*42803*/           0, /*End of Scope*/
/*42804*/         /*Scope*/ 48, /*->42853*/
/*42805*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*42807*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42809*/           OPC_Scope, 20, /*->42831*/ // 2 children in Scope
/*42811*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*42814*/             OPC_EmitMergeInputChains1_0,
/*42815*/             OPC_EmitInteger, MVT::i32, 14, 
/*42818*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42821*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*42831*/           /*Scope*/ 20, /*->42852*/
/*42832*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*42835*/             OPC_EmitMergeInputChains1_0,
/*42836*/             OPC_EmitInteger, MVT::i32, 14, 
/*42839*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42842*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*42852*/           0, /*End of Scope*/
/*42853*/         0, /*End of Scope*/
/*42854*/       /*Scope*/ 48, /*->42903*/
/*42855*/         OPC_CheckPredicate, 54, // Predicate_load
/*42857*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42859*/         OPC_Scope, 20, /*->42881*/ // 2 children in Scope
/*42861*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*42864*/           OPC_EmitMergeInputChains1_0,
/*42865*/           OPC_EmitInteger, MVT::i32, 14, 
/*42868*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42871*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*42881*/         /*Scope*/ 20, /*->42902*/
/*42882*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*42885*/           OPC_EmitMergeInputChains1_0,
/*42886*/           OPC_EmitInteger, MVT::i32, 14, 
/*42889*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42892*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*42902*/         0, /*End of Scope*/
/*42903*/       /*Scope*/ 102, /*->43006*/
/*42904*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*42906*/         OPC_Scope, 48, /*->42956*/ // 2 children in Scope
/*42908*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*42910*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42912*/           OPC_Scope, 20, /*->42934*/ // 2 children in Scope
/*42914*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*42917*/             OPC_EmitMergeInputChains1_0,
/*42918*/             OPC_EmitInteger, MVT::i32, 14, 
/*42921*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42924*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*42934*/           /*Scope*/ 20, /*->42955*/
/*42935*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*42938*/             OPC_EmitMergeInputChains1_0,
/*42939*/             OPC_EmitInteger, MVT::i32, 14, 
/*42942*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42945*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*42955*/           0, /*End of Scope*/
/*42956*/         /*Scope*/ 48, /*->43005*/
/*42957*/           OPC_CheckPredicate, 56, // Predicate_zextloadi8
/*42959*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42961*/           OPC_Scope, 20, /*->42983*/ // 2 children in Scope
/*42963*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*42966*/             OPC_EmitMergeInputChains1_0,
/*42967*/             OPC_EmitInteger, MVT::i32, 14, 
/*42970*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42973*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*42983*/           /*Scope*/ 20, /*->43004*/
/*42984*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*42987*/             OPC_EmitMergeInputChains1_0,
/*42988*/             OPC_EmitInteger, MVT::i32, 14, 
/*42991*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42994*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*43004*/           0, /*End of Scope*/
/*43005*/         0, /*End of Scope*/
/*43006*/       /*Scope*/ 102, /*->43109*/
/*43007*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*43009*/         OPC_Scope, 48, /*->43059*/ // 2 children in Scope
/*43011*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*43013*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43015*/           OPC_Scope, 20, /*->43037*/ // 2 children in Scope
/*43017*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*43020*/             OPC_EmitMergeInputChains1_0,
/*43021*/             OPC_EmitInteger, MVT::i32, 14, 
/*43024*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43027*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*43037*/           /*Scope*/ 20, /*->43058*/
/*43038*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*43041*/             OPC_EmitMergeInputChains1_0,
/*43042*/             OPC_EmitInteger, MVT::i32, 14, 
/*43045*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43048*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*43058*/           0, /*End of Scope*/
/*43059*/         /*Scope*/ 48, /*->43108*/
/*43060*/           OPC_CheckPredicate, 56, // Predicate_sextloadi8
/*43062*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43064*/           OPC_Scope, 20, /*->43086*/ // 2 children in Scope
/*43066*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*43069*/             OPC_EmitMergeInputChains1_0,
/*43070*/             OPC_EmitInteger, MVT::i32, 14, 
/*43073*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43076*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*43086*/           /*Scope*/ 20, /*->43107*/
/*43087*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*43090*/             OPC_EmitMergeInputChains1_0,
/*43091*/             OPC_EmitInteger, MVT::i32, 14, 
/*43094*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43097*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*43107*/           0, /*End of Scope*/
/*43108*/         0, /*End of Scope*/
/*43109*/       /*Scope*/ 50, /*->43160*/
/*43110*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*43112*/         OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*43114*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43116*/         OPC_Scope, 20, /*->43138*/ // 2 children in Scope
/*43118*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*43121*/           OPC_EmitMergeInputChains1_0,
/*43122*/           OPC_EmitInteger, MVT::i32, 14, 
/*43125*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43128*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*43138*/         /*Scope*/ 20, /*->43159*/
/*43139*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*43142*/           OPC_EmitMergeInputChains1_0,
/*43143*/           OPC_EmitInteger, MVT::i32, 14, 
/*43146*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43149*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*43159*/         0, /*End of Scope*/
/*43160*/       /*Scope*/ 23|128,1/*151*/, /*->43313*/
/*43162*/         OPC_CheckPredicate, 30, // Predicate_extload
/*43164*/         OPC_Scope, 48, /*->43214*/ // 3 children in Scope
/*43166*/           OPC_CheckPredicate, 58, // Predicate_extloadi1
/*43168*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43170*/           OPC_Scope, 20, /*->43192*/ // 2 children in Scope
/*43172*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*43175*/             OPC_EmitMergeInputChains1_0,
/*43176*/             OPC_EmitInteger, MVT::i32, 14, 
/*43179*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43182*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*43192*/           /*Scope*/ 20, /*->43213*/
/*43193*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*43196*/             OPC_EmitMergeInputChains1_0,
/*43197*/             OPC_EmitInteger, MVT::i32, 14, 
/*43200*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43203*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*43213*/           0, /*End of Scope*/
/*43214*/         /*Scope*/ 48, /*->43263*/
/*43215*/           OPC_CheckPredicate, 56, // Predicate_extloadi8
/*43217*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43219*/           OPC_Scope, 20, /*->43241*/ // 2 children in Scope
/*43221*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*43224*/             OPC_EmitMergeInputChains1_0,
/*43225*/             OPC_EmitInteger, MVT::i32, 14, 
/*43228*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43231*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*43241*/           /*Scope*/ 20, /*->43262*/
/*43242*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*43245*/             OPC_EmitMergeInputChains1_0,
/*43246*/             OPC_EmitInteger, MVT::i32, 14, 
/*43249*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43252*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*43262*/           0, /*End of Scope*/
/*43263*/         /*Scope*/ 48, /*->43312*/
/*43264*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*43266*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43268*/           OPC_Scope, 20, /*->43290*/ // 2 children in Scope
/*43270*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*43273*/             OPC_EmitMergeInputChains1_0,
/*43274*/             OPC_EmitInteger, MVT::i32, 14, 
/*43277*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43280*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*43290*/           /*Scope*/ 20, /*->43311*/
/*43291*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*43294*/             OPC_EmitMergeInputChains1_0,
/*43295*/             OPC_EmitInteger, MVT::i32, 14, 
/*43298*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43301*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*43311*/           0, /*End of Scope*/
/*43312*/         0, /*End of Scope*/
/*43313*/       /*Scope*/ 86|128,3/*470*/, /*->43785*/
/*43315*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*43317*/         OPC_Scope, 84, /*->43403*/ // 4 children in Scope
/*43319*/           OPC_CheckPredicate, 56, // Predicate_sextloadi8
/*43321*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43323*/           OPC_Scope, 38, /*->43363*/ // 2 children in Scope
/*43325*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*43328*/             OPC_EmitMergeInputChains1_0,
/*43329*/             OPC_EmitInteger, MVT::i32, 14, 
/*43332*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43335*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*43345*/             OPC_EmitInteger, MVT::i32, 14, 
/*43348*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43351*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTB), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*43360*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*43363*/           /*Scope*/ 38, /*->43402*/
/*43364*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*43367*/             OPC_EmitMergeInputChains1_0,
/*43368*/             OPC_EmitInteger, MVT::i32, 14, 
/*43371*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43374*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*43384*/             OPC_EmitInteger, MVT::i32, 14, 
/*43387*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43390*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTB), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*43399*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr))
/*43402*/           0, /*End of Scope*/
/*43403*/         /*Scope*/ 84, /*->43488*/
/*43404*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*43406*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43408*/           OPC_Scope, 38, /*->43448*/ // 2 children in Scope
/*43410*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*43413*/             OPC_EmitMergeInputChains1_0,
/*43414*/             OPC_EmitInteger, MVT::i32, 14, 
/*43417*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43420*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*43430*/             OPC_EmitInteger, MVT::i32, 14, 
/*43433*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43436*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTH), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*43445*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*43448*/           /*Scope*/ 38, /*->43487*/
/*43449*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*43452*/             OPC_EmitMergeInputChains1_0,
/*43453*/             OPC_EmitInteger, MVT::i32, 14, 
/*43456*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43459*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*43469*/             OPC_EmitInteger, MVT::i32, 14, 
/*43472*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43475*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTH), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*43484*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*43487*/           0, /*End of Scope*/
/*43488*/         /*Scope*/ 18|128,1/*146*/, /*->43636*/
/*43490*/           OPC_CheckPredicate, 56, // Predicate_sextloadi8
/*43492*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43494*/           OPC_Scope, 69, /*->43565*/ // 2 children in Scope
/*43496*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*43499*/             OPC_EmitMergeInputChains1_0,
/*43500*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43503*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43506*/             OPC_EmitInteger, MVT::i32, 14, 
/*43509*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43512*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*43522*/             OPC_EmitInteger, MVT::i32, 24, 
/*43525*/             OPC_EmitInteger, MVT::i32, 14, 
/*43528*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43531*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*43542*/             OPC_EmitInteger, MVT::i32, 24, 
/*43545*/             OPC_EmitInteger, MVT::i32, 14, 
/*43548*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43551*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*43562*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*43565*/           /*Scope*/ 69, /*->43635*/
/*43566*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*43569*/             OPC_EmitMergeInputChains1_0,
/*43570*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43573*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43576*/             OPC_EmitInteger, MVT::i32, 14, 
/*43579*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43582*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*43592*/             OPC_EmitInteger, MVT::i32, 24, 
/*43595*/             OPC_EmitInteger, MVT::i32, 14, 
/*43598*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43601*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*43612*/             OPC_EmitInteger, MVT::i32, 24, 
/*43615*/             OPC_EmitInteger, MVT::i32, 14, 
/*43618*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43621*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*43632*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr), 24:i32), 24:i32)
/*43635*/           0, /*End of Scope*/
/*43636*/         /*Scope*/ 18|128,1/*146*/, /*->43784*/
/*43638*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*43640*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43642*/           OPC_Scope, 69, /*->43713*/ // 2 children in Scope
/*43644*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*43647*/             OPC_EmitMergeInputChains1_0,
/*43648*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43651*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43654*/             OPC_EmitInteger, MVT::i32, 14, 
/*43657*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43660*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*43670*/             OPC_EmitInteger, MVT::i32, 16, 
/*43673*/             OPC_EmitInteger, MVT::i32, 14, 
/*43676*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43679*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*43690*/             OPC_EmitInteger, MVT::i32, 16, 
/*43693*/             OPC_EmitInteger, MVT::i32, 14, 
/*43696*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43699*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*43710*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*43713*/           /*Scope*/ 69, /*->43783*/
/*43714*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*43717*/             OPC_EmitMergeInputChains1_0,
/*43718*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43721*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43724*/             OPC_EmitInteger, MVT::i32, 14, 
/*43727*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43730*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*43740*/             OPC_EmitInteger, MVT::i32, 16, 
/*43743*/             OPC_EmitInteger, MVT::i32, 14, 
/*43746*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43749*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*43760*/             OPC_EmitInteger, MVT::i32, 16, 
/*43763*/             OPC_EmitInteger, MVT::i32, 14, 
/*43766*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43769*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*43780*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr), 16:i32), 16:i32)
/*43783*/           0, /*End of Scope*/
/*43784*/         0, /*End of Scope*/
/*43785*/       0, /*End of Scope*/
/*43786*/     /*Scope*/ 95|128,1/*223*/, /*->44011*/
/*43788*/       OPC_MoveChild1,
/*43789*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*43792*/       OPC_RecordChild0, // #1 = $addr
/*43793*/       OPC_MoveChild0,
/*43794*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*43797*/       OPC_MoveParent,
/*43798*/       OPC_MoveParent,
/*43799*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*43801*/       OPC_CheckType, MVT::i32,
/*43803*/       OPC_Scope, 20, /*->43825*/ // 5 children in Scope
/*43805*/         OPC_CheckPredicate, 54, // Predicate_load
/*43807*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43809*/         OPC_EmitMergeInputChains1_0,
/*43810*/         OPC_EmitInteger, MVT::i32, 14, 
/*43813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43816*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*43825*/       /*Scope*/ 46, /*->43872*/
/*43826*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*43828*/         OPC_Scope, 20, /*->43850*/ // 2 children in Scope
/*43830*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*43832*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43834*/           OPC_EmitMergeInputChains1_0,
/*43835*/           OPC_EmitInteger, MVT::i32, 14, 
/*43838*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43841*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*43850*/         /*Scope*/ 20, /*->43871*/
/*43851*/           OPC_CheckPredicate, 56, // Predicate_zextloadi8
/*43853*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43855*/           OPC_EmitMergeInputChains1_0,
/*43856*/           OPC_EmitInteger, MVT::i32, 14, 
/*43859*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43862*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*43871*/         0, /*End of Scope*/
/*43872*/       /*Scope*/ 46, /*->43919*/
/*43873*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*43875*/         OPC_Scope, 20, /*->43897*/ // 2 children in Scope
/*43877*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*43879*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43881*/           OPC_EmitMergeInputChains1_0,
/*43882*/           OPC_EmitInteger, MVT::i32, 14, 
/*43885*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43888*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                    // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*43897*/         /*Scope*/ 20, /*->43918*/
/*43898*/           OPC_CheckPredicate, 56, // Predicate_sextloadi8
/*43900*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43902*/           OPC_EmitMergeInputChains1_0,
/*43903*/           OPC_EmitInteger, MVT::i32, 14, 
/*43906*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43909*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                    // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*43918*/         0, /*End of Scope*/
/*43919*/       /*Scope*/ 22, /*->43942*/
/*43920*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*43922*/         OPC_CheckPredicate, 58, // Predicate_zextloadi1
/*43924*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43926*/         OPC_EmitMergeInputChains1_0,
/*43927*/         OPC_EmitInteger, MVT::i32, 14, 
/*43930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43933*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*43942*/       /*Scope*/ 67, /*->44010*/
/*43943*/         OPC_CheckPredicate, 30, // Predicate_extload
/*43945*/         OPC_Scope, 20, /*->43967*/ // 3 children in Scope
/*43947*/           OPC_CheckPredicate, 58, // Predicate_extloadi1
/*43949*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43951*/           OPC_EmitMergeInputChains1_0,
/*43952*/           OPC_EmitInteger, MVT::i32, 14, 
/*43955*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43958*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*43967*/         /*Scope*/ 20, /*->43988*/
/*43968*/           OPC_CheckPredicate, 56, // Predicate_extloadi8
/*43970*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43972*/           OPC_EmitMergeInputChains1_0,
/*43973*/           OPC_EmitInteger, MVT::i32, 14, 
/*43976*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43979*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*43988*/         /*Scope*/ 20, /*->44009*/
/*43989*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*43991*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43993*/           OPC_EmitMergeInputChains1_0,
/*43994*/           OPC_EmitInteger, MVT::i32, 14, 
/*43997*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44000*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*44009*/         0, /*End of Scope*/
/*44010*/       0, /*End of Scope*/
/*44011*/     /*Scope*/ 80|128,31/*4048*/, /*->48061*/
/*44013*/       OPC_RecordChild1, // #1 = $addr
/*44014*/       OPC_CheckChild1Type, MVT::i32,
/*44016*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*44018*/       OPC_Scope, 10|128,1/*138*/, /*->44159*/ // 47 children in Scope
/*44021*/         OPC_CheckPredicate, 54, // Predicate_load
/*44023*/         OPC_Scope, 52, /*->44077*/ // 4 children in Scope
/*44025*/           OPC_CheckPredicate, 59, // Predicate_alignedload32
/*44027*/           OPC_SwitchType /*2 cases */, 22, MVT::f64,// ->44052
/*44030*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*44032*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*44035*/             OPC_EmitMergeInputChains1_0,
/*44036*/             OPC_EmitInteger, MVT::i32, 14, 
/*44039*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44042*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*44052*/           /*SwitchType*/ 22, MVT::f32,// ->44076
/*44054*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*44056*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*44059*/             OPC_EmitMergeInputChains1_0,
/*44060*/             OPC_EmitInteger, MVT::i32, 14, 
/*44063*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44066*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*44076*/           0, // EndSwitchType
/*44077*/         /*Scope*/ 26, /*->44104*/
/*44078*/           OPC_CheckPredicate, 60, // Predicate_hword_alignedload
/*44080*/           OPC_CheckType, MVT::f64,
/*44082*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*44084*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44087*/           OPC_EmitMergeInputChains1_0,
/*44088*/           OPC_EmitInteger, MVT::i32, 14, 
/*44091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44094*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*44104*/         /*Scope*/ 26, /*->44131*/
/*44105*/           OPC_CheckPredicate, 61, // Predicate_byte_alignedload
/*44107*/           OPC_CheckType, MVT::f64,
/*44109*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*44111*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44114*/           OPC_EmitMergeInputChains1_0,
/*44115*/           OPC_EmitInteger, MVT::i32, 14, 
/*44118*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44121*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*44131*/         /*Scope*/ 26, /*->44158*/
/*44132*/           OPC_CheckPredicate, 62, // Predicate_non_word_alignedload
/*44134*/           OPC_CheckType, MVT::f64,
/*44136*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*44138*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44141*/           OPC_EmitMergeInputChains1_0,
/*44142*/           OPC_EmitInteger, MVT::i32, 14, 
/*44145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44148*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*44158*/         0, /*End of Scope*/
/*44159*/       /*Scope*/ 44, /*->44204*/
/*44160*/         OPC_CheckPredicate, 30, // Predicate_extload
/*44162*/         OPC_CheckPredicate, 63, // Predicate_extloadvi8
/*44164*/         OPC_CheckType, MVT::v8i16,
/*44166*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44169*/         OPC_EmitMergeInputChains1_0,
/*44170*/         OPC_EmitInteger, MVT::i32, 14, 
/*44173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44176*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*44186*/         OPC_EmitInteger, MVT::i32, 14, 
/*44189*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44192*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*44201*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*44204*/       /*Scope*/ 44, /*->44249*/
/*44205*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*44207*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi8
/*44209*/         OPC_CheckType, MVT::v8i16,
/*44211*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44214*/         OPC_EmitMergeInputChains1_0,
/*44215*/         OPC_EmitInteger, MVT::i32, 14, 
/*44218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44221*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*44231*/         OPC_EmitInteger, MVT::i32, 14, 
/*44234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44237*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*44246*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*44249*/       /*Scope*/ 44, /*->44294*/
/*44250*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*44252*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi8
/*44254*/         OPC_CheckType, MVT::v8i16,
/*44256*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44259*/         OPC_EmitMergeInputChains1_0,
/*44260*/         OPC_EmitInteger, MVT::i32, 14, 
/*44263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44266*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*44276*/         OPC_EmitInteger, MVT::i32, 14, 
/*44279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44282*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*44291*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*44294*/       /*Scope*/ 44, /*->44339*/
/*44295*/         OPC_CheckPredicate, 30, // Predicate_extload
/*44297*/         OPC_CheckPredicate, 64, // Predicate_extloadvi16
/*44299*/         OPC_CheckType, MVT::v4i32,
/*44301*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44304*/         OPC_EmitMergeInputChains1_0,
/*44305*/         OPC_EmitInteger, MVT::i32, 14, 
/*44308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44311*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*44321*/         OPC_EmitInteger, MVT::i32, 14, 
/*44324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44327*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*44336*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*44339*/       /*Scope*/ 44, /*->44384*/
/*44340*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*44342*/         OPC_CheckPredicate, 64, // Predicate_zextloadvi16
/*44344*/         OPC_CheckType, MVT::v4i32,
/*44346*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44349*/         OPC_EmitMergeInputChains1_0,
/*44350*/         OPC_EmitInteger, MVT::i32, 14, 
/*44353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44356*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*44366*/         OPC_EmitInteger, MVT::i32, 14, 
/*44369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44372*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*44381*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*44384*/       /*Scope*/ 44, /*->44429*/
/*44385*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*44387*/         OPC_CheckPredicate, 64, // Predicate_sextloadvi16
/*44389*/         OPC_CheckType, MVT::v4i32,
/*44391*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44394*/         OPC_EmitMergeInputChains1_0,
/*44395*/         OPC_EmitInteger, MVT::i32, 14, 
/*44398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44401*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*44411*/         OPC_EmitInteger, MVT::i32, 14, 
/*44414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44417*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*44426*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*44429*/       /*Scope*/ 44, /*->44474*/
/*44430*/         OPC_CheckPredicate, 30, // Predicate_extload
/*44432*/         OPC_CheckPredicate, 65, // Predicate_extloadvi32
/*44434*/         OPC_CheckType, MVT::v2i64,
/*44436*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44439*/         OPC_EmitMergeInputChains1_0,
/*44440*/         OPC_EmitInteger, MVT::i32, 14, 
/*44443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44446*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*44456*/         OPC_EmitInteger, MVT::i32, 14, 
/*44459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44462*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*44471*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*44474*/       /*Scope*/ 44, /*->44519*/
/*44475*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*44477*/         OPC_CheckPredicate, 65, // Predicate_zextloadvi32
/*44479*/         OPC_CheckType, MVT::v2i64,
/*44481*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44484*/         OPC_EmitMergeInputChains1_0,
/*44485*/         OPC_EmitInteger, MVT::i32, 14, 
/*44488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44491*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*44501*/         OPC_EmitInteger, MVT::i32, 14, 
/*44504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44507*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*44516*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*44519*/       /*Scope*/ 44, /*->44564*/
/*44520*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*44522*/         OPC_CheckPredicate, 65, // Predicate_sextloadvi32
/*44524*/         OPC_CheckType, MVT::v2i64,
/*44526*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44529*/         OPC_EmitMergeInputChains1_0,
/*44530*/         OPC_EmitInteger, MVT::i32, 14, 
/*44533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44536*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*44546*/         OPC_EmitInteger, MVT::i32, 14, 
/*44549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44552*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*44561*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*44564*/       /*Scope*/ 65, /*->44630*/
/*44565*/         OPC_CheckPredicate, 30, // Predicate_extload
/*44567*/         OPC_CheckPredicate, 63, // Predicate_extloadvi8
/*44569*/         OPC_CheckType, MVT::v4i16,
/*44571*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*44573*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44576*/         OPC_EmitMergeInputChains1_0,
/*44577*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*44583*/         OPC_EmitInteger, MVT::i32, 0, 
/*44586*/         OPC_EmitInteger, MVT::i32, 14, 
/*44589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44592*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*44604*/         OPC_EmitInteger, MVT::i32, 14, 
/*44607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44610*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*44619*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*44622*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*44630*/       /*Scope*/ 65, /*->44696*/
/*44631*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*44633*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi8
/*44635*/         OPC_CheckType, MVT::v4i16,
/*44637*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*44639*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44642*/         OPC_EmitMergeInputChains1_0,
/*44643*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*44649*/         OPC_EmitInteger, MVT::i32, 0, 
/*44652*/         OPC_EmitInteger, MVT::i32, 14, 
/*44655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44658*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*44670*/         OPC_EmitInteger, MVT::i32, 14, 
/*44673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44676*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*44685*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*44688*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*44696*/       /*Scope*/ 65, /*->44762*/
/*44697*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*44699*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi8
/*44701*/         OPC_CheckType, MVT::v4i16,
/*44703*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*44705*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44708*/         OPC_EmitMergeInputChains1_0,
/*44709*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*44715*/         OPC_EmitInteger, MVT::i32, 0, 
/*44718*/         OPC_EmitInteger, MVT::i32, 14, 
/*44721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44724*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*44736*/         OPC_EmitInteger, MVT::i32, 14, 
/*44739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44742*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*44751*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*44754*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*44762*/       /*Scope*/ 65, /*->44828*/
/*44763*/         OPC_CheckPredicate, 30, // Predicate_extload
/*44765*/         OPC_CheckPredicate, 64, // Predicate_extloadvi16
/*44767*/         OPC_CheckType, MVT::v2i32,
/*44769*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*44771*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44774*/         OPC_EmitMergeInputChains1_0,
/*44775*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*44781*/         OPC_EmitInteger, MVT::i32, 0, 
/*44784*/         OPC_EmitInteger, MVT::i32, 14, 
/*44787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44790*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*44802*/         OPC_EmitInteger, MVT::i32, 14, 
/*44805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44808*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*44817*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*44820*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*44828*/       /*Scope*/ 65, /*->44894*/
/*44829*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*44831*/         OPC_CheckPredicate, 64, // Predicate_zextloadvi16
/*44833*/         OPC_CheckType, MVT::v2i32,
/*44835*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*44837*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44840*/         OPC_EmitMergeInputChains1_0,
/*44841*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*44847*/         OPC_EmitInteger, MVT::i32, 0, 
/*44850*/         OPC_EmitInteger, MVT::i32, 14, 
/*44853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44856*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*44868*/         OPC_EmitInteger, MVT::i32, 14, 
/*44871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44874*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*44883*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*44886*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*44894*/       /*Scope*/ 65, /*->44960*/
/*44895*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*44897*/         OPC_CheckPredicate, 64, // Predicate_sextloadvi16
/*44899*/         OPC_CheckType, MVT::v2i32,
/*44901*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*44903*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44906*/         OPC_EmitMergeInputChains1_0,
/*44907*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*44913*/         OPC_EmitInteger, MVT::i32, 0, 
/*44916*/         OPC_EmitInteger, MVT::i32, 14, 
/*44919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44922*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*44934*/         OPC_EmitInteger, MVT::i32, 14, 
/*44937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44940*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*44949*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*44952*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*44960*/       /*Scope*/ 83, /*->45044*/
/*44961*/         OPC_CheckPredicate, 30, // Predicate_extload
/*44963*/         OPC_CheckPredicate, 63, // Predicate_extloadvi8
/*44965*/         OPC_CheckType, MVT::v4i32,
/*44967*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*44969*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*44972*/         OPC_EmitMergeInputChains1_0,
/*44973*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*44979*/         OPC_EmitInteger, MVT::i32, 0, 
/*44982*/         OPC_EmitInteger, MVT::i32, 14, 
/*44985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44988*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*45000*/         OPC_EmitInteger, MVT::i32, 14, 
/*45003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45006*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*45015*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*45018*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*45026*/         OPC_EmitInteger, MVT::i32, 14, 
/*45029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45032*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*45041*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*45044*/       /*Scope*/ 83, /*->45128*/
/*45045*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*45047*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi8
/*45049*/         OPC_CheckType, MVT::v4i32,
/*45051*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*45053*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*45056*/         OPC_EmitMergeInputChains1_0,
/*45057*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*45063*/         OPC_EmitInteger, MVT::i32, 0, 
/*45066*/         OPC_EmitInteger, MVT::i32, 14, 
/*45069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45072*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*45084*/         OPC_EmitInteger, MVT::i32, 14, 
/*45087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45090*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*45099*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*45102*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*45110*/         OPC_EmitInteger, MVT::i32, 14, 
/*45113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45116*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*45125*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*45128*/       /*Scope*/ 83, /*->45212*/
/*45129*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*45131*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi8
/*45133*/         OPC_CheckType, MVT::v4i32,
/*45135*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*45137*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*45140*/         OPC_EmitMergeInputChains1_0,
/*45141*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*45147*/         OPC_EmitInteger, MVT::i32, 0, 
/*45150*/         OPC_EmitInteger, MVT::i32, 14, 
/*45153*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45156*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*45168*/         OPC_EmitInteger, MVT::i32, 14, 
/*45171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45174*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*45183*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*45186*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*45194*/         OPC_EmitInteger, MVT::i32, 14, 
/*45197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45200*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*45209*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*45212*/       /*Scope*/ 83, /*->45296*/
/*45213*/         OPC_CheckPredicate, 30, // Predicate_extload
/*45215*/         OPC_CheckPredicate, 64, // Predicate_extloadvi16
/*45217*/         OPC_CheckType, MVT::v2i64,
/*45219*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*45221*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*45224*/         OPC_EmitMergeInputChains1_0,
/*45225*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*45231*/         OPC_EmitInteger, MVT::i32, 0, 
/*45234*/         OPC_EmitInteger, MVT::i32, 14, 
/*45237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45240*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*45252*/         OPC_EmitInteger, MVT::i32, 14, 
/*45255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45258*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*45267*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*45270*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*45278*/         OPC_EmitInteger, MVT::i32, 14, 
/*45281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45284*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*45293*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*45296*/       /*Scope*/ 83, /*->45380*/
/*45297*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*45299*/         OPC_CheckPredicate, 64, // Predicate_zextloadvi16
/*45301*/         OPC_CheckType, MVT::v2i64,
/*45303*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*45305*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*45308*/         OPC_EmitMergeInputChains1_0,
/*45309*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*45315*/         OPC_EmitInteger, MVT::i32, 0, 
/*45318*/         OPC_EmitInteger, MVT::i32, 14, 
/*45321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45324*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*45336*/         OPC_EmitInteger, MVT::i32, 14, 
/*45339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45342*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*45351*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*45354*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*45362*/         OPC_EmitInteger, MVT::i32, 14, 
/*45365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45368*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*45377*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*45380*/       /*Scope*/ 83, /*->45464*/
/*45381*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*45383*/         OPC_CheckPredicate, 64, // Predicate_sextloadvi16
/*45385*/         OPC_CheckType, MVT::v2i64,
/*45387*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*45389*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*45392*/         OPC_EmitMergeInputChains1_0,
/*45393*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*45399*/         OPC_EmitInteger, MVT::i32, 0, 
/*45402*/         OPC_EmitInteger, MVT::i32, 14, 
/*45405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45408*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*45420*/         OPC_EmitInteger, MVT::i32, 14, 
/*45423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45426*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*45435*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*45438*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*45446*/         OPC_EmitInteger, MVT::i32, 14, 
/*45449*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45452*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*45461*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*45464*/       /*Scope*/ 80, /*->45545*/
/*45465*/         OPC_CheckPredicate, 30, // Predicate_extload
/*45467*/         OPC_CheckPredicate, 63, // Predicate_extloadvi8
/*45469*/         OPC_CheckType, MVT::v4i16,
/*45471*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*45473*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*45476*/         OPC_EmitMergeInputChains1_0,
/*45477*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*45483*/         OPC_EmitInteger, MVT::i32, 0, 
/*45486*/         OPC_EmitInteger, MVT::i32, 14, 
/*45489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45492*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*45504*/         OPC_EmitInteger, MVT::i32, 14, 
/*45507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45510*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*45519*/         OPC_EmitInteger, MVT::i32, 14, 
/*45522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45525*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*45534*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*45537*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*45545*/       /*Scope*/ 80, /*->45626*/
/*45546*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*45548*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi8
/*45550*/         OPC_CheckType, MVT::v4i16,
/*45552*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*45554*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*45557*/         OPC_EmitMergeInputChains1_0,
/*45558*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*45564*/         OPC_EmitInteger, MVT::i32, 0, 
/*45567*/         OPC_EmitInteger, MVT::i32, 14, 
/*45570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45573*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*45585*/         OPC_EmitInteger, MVT::i32, 14, 
/*45588*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45591*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*45600*/         OPC_EmitInteger, MVT::i32, 14, 
/*45603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45606*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*45615*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*45618*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*45626*/       /*Scope*/ 80, /*->45707*/
/*45627*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*45629*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi8
/*45631*/         OPC_CheckType, MVT::v4i16,
/*45633*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*45635*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*45638*/         OPC_EmitMergeInputChains1_0,
/*45639*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*45645*/         OPC_EmitInteger, MVT::i32, 0, 
/*45648*/         OPC_EmitInteger, MVT::i32, 14, 
/*45651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45654*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*45666*/         OPC_EmitInteger, MVT::i32, 14, 
/*45669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45672*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*45681*/         OPC_EmitInteger, MVT::i32, 14, 
/*45684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45687*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*45696*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*45699*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*45707*/       /*Scope*/ 80, /*->45788*/
/*45708*/         OPC_CheckPredicate, 30, // Predicate_extload
/*45710*/         OPC_CheckPredicate, 64, // Predicate_extloadvi16
/*45712*/         OPC_CheckType, MVT::v2i32,
/*45714*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*45716*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*45719*/         OPC_EmitMergeInputChains1_0,
/*45720*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*45726*/         OPC_EmitInteger, MVT::i32, 0, 
/*45729*/         OPC_EmitInteger, MVT::i32, 14, 
/*45732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45735*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*45747*/         OPC_EmitInteger, MVT::i32, 14, 
/*45750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45753*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*45762*/         OPC_EmitInteger, MVT::i32, 14, 
/*45765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45768*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*45777*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*45780*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*45788*/       /*Scope*/ 80, /*->45869*/
/*45789*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*45791*/         OPC_CheckPredicate, 64, // Predicate_zextloadvi16
/*45793*/         OPC_CheckType, MVT::v2i32,
/*45795*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*45797*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*45800*/         OPC_EmitMergeInputChains1_0,
/*45801*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*45807*/         OPC_EmitInteger, MVT::i32, 0, 
/*45810*/         OPC_EmitInteger, MVT::i32, 14, 
/*45813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45816*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*45828*/         OPC_EmitInteger, MVT::i32, 14, 
/*45831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45834*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*45843*/         OPC_EmitInteger, MVT::i32, 14, 
/*45846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45849*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*45858*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*45861*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*45869*/       /*Scope*/ 80, /*->45950*/
/*45870*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*45872*/         OPC_CheckPredicate, 64, // Predicate_sextloadvi16
/*45874*/         OPC_CheckType, MVT::v2i32,
/*45876*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*45878*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*45881*/         OPC_EmitMergeInputChains1_0,
/*45882*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*45888*/         OPC_EmitInteger, MVT::i32, 0, 
/*45891*/         OPC_EmitInteger, MVT::i32, 14, 
/*45894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45897*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*45909*/         OPC_EmitInteger, MVT::i32, 14, 
/*45912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45915*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*45924*/         OPC_EmitInteger, MVT::i32, 14, 
/*45927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45930*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*45939*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*45942*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*45950*/       /*Scope*/ 91, /*->46042*/
/*45951*/         OPC_CheckPredicate, 30, // Predicate_extload
/*45953*/         OPC_CheckPredicate, 63, // Predicate_extloadvi8
/*45955*/         OPC_CheckType, MVT::v2i32,
/*45957*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*45959*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*45962*/         OPC_EmitMergeInputChains1_0,
/*45963*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*45969*/         OPC_EmitInteger, MVT::i32, 0, 
/*45972*/         OPC_EmitInteger, MVT::i32, 14, 
/*45975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45978*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*45990*/         OPC_EmitInteger, MVT::i32, 14, 
/*45993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45996*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*46005*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*46008*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*46016*/         OPC_EmitInteger, MVT::i32, 14, 
/*46019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46022*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*46031*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*46034*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*46042*/       /*Scope*/ 91, /*->46134*/
/*46043*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*46045*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi8
/*46047*/         OPC_CheckType, MVT::v2i32,
/*46049*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*46051*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*46054*/         OPC_EmitMergeInputChains1_0,
/*46055*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*46061*/         OPC_EmitInteger, MVT::i32, 0, 
/*46064*/         OPC_EmitInteger, MVT::i32, 14, 
/*46067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46070*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*46082*/         OPC_EmitInteger, MVT::i32, 14, 
/*46085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46088*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*46097*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*46100*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*46108*/         OPC_EmitInteger, MVT::i32, 14, 
/*46111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46114*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*46123*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*46126*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*46134*/       /*Scope*/ 91, /*->46226*/
/*46135*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*46137*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi8
/*46139*/         OPC_CheckType, MVT::v2i32,
/*46141*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*46143*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*46146*/         OPC_EmitMergeInputChains1_0,
/*46147*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*46153*/         OPC_EmitInteger, MVT::i32, 0, 
/*46156*/         OPC_EmitInteger, MVT::i32, 14, 
/*46159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46162*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*46174*/         OPC_EmitInteger, MVT::i32, 14, 
/*46177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46180*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*46189*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*46192*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*46200*/         OPC_EmitInteger, MVT::i32, 14, 
/*46203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46206*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*46215*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*46218*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*46226*/       /*Scope*/ 98, /*->46325*/
/*46227*/         OPC_CheckPredicate, 30, // Predicate_extload
/*46229*/         OPC_CheckPredicate, 63, // Predicate_extloadvi8
/*46231*/         OPC_CheckType, MVT::v4i32,
/*46233*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*46235*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*46238*/         OPC_EmitMergeInputChains1_0,
/*46239*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*46245*/         OPC_EmitInteger, MVT::i32, 0, 
/*46248*/         OPC_EmitInteger, MVT::i32, 14, 
/*46251*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46254*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*46266*/         OPC_EmitInteger, MVT::i32, 14, 
/*46269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46272*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*46281*/         OPC_EmitInteger, MVT::i32, 14, 
/*46284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46287*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*46296*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*46299*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*46307*/         OPC_EmitInteger, MVT::i32, 14, 
/*46310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46313*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*46322*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*46325*/       /*Scope*/ 98, /*->46424*/
/*46326*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*46328*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi8
/*46330*/         OPC_CheckType, MVT::v4i32,
/*46332*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*46334*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*46337*/         OPC_EmitMergeInputChains1_0,
/*46338*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*46344*/         OPC_EmitInteger, MVT::i32, 0, 
/*46347*/         OPC_EmitInteger, MVT::i32, 14, 
/*46350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46353*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*46365*/         OPC_EmitInteger, MVT::i32, 14, 
/*46368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46371*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*46380*/         OPC_EmitInteger, MVT::i32, 14, 
/*46383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46386*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*46395*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*46398*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*46406*/         OPC_EmitInteger, MVT::i32, 14, 
/*46409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46412*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*46421*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*46424*/       /*Scope*/ 98, /*->46523*/
/*46425*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*46427*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi8
/*46429*/         OPC_CheckType, MVT::v4i32,
/*46431*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*46433*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*46436*/         OPC_EmitMergeInputChains1_0,
/*46437*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*46443*/         OPC_EmitInteger, MVT::i32, 0, 
/*46446*/         OPC_EmitInteger, MVT::i32, 14, 
/*46449*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46452*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*46464*/         OPC_EmitInteger, MVT::i32, 14, 
/*46467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46470*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*46479*/         OPC_EmitInteger, MVT::i32, 14, 
/*46482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46485*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*46494*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*46497*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*46505*/         OPC_EmitInteger, MVT::i32, 14, 
/*46508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46511*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*46520*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*46523*/       /*Scope*/ 98, /*->46622*/
/*46524*/         OPC_CheckPredicate, 30, // Predicate_extload
/*46526*/         OPC_CheckPredicate, 64, // Predicate_extloadvi16
/*46528*/         OPC_CheckType, MVT::v2i64,
/*46530*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*46532*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*46535*/         OPC_EmitMergeInputChains1_0,
/*46536*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*46542*/         OPC_EmitInteger, MVT::i32, 0, 
/*46545*/         OPC_EmitInteger, MVT::i32, 14, 
/*46548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46551*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*46563*/         OPC_EmitInteger, MVT::i32, 14, 
/*46566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46569*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*46578*/         OPC_EmitInteger, MVT::i32, 14, 
/*46581*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46584*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*46593*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*46596*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*46604*/         OPC_EmitInteger, MVT::i32, 14, 
/*46607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46610*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*46619*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*46622*/       /*Scope*/ 98, /*->46721*/
/*46623*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*46625*/         OPC_CheckPredicate, 64, // Predicate_zextloadvi16
/*46627*/         OPC_CheckType, MVT::v2i64,
/*46629*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*46631*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*46634*/         OPC_EmitMergeInputChains1_0,
/*46635*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*46641*/         OPC_EmitInteger, MVT::i32, 0, 
/*46644*/         OPC_EmitInteger, MVT::i32, 14, 
/*46647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46650*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*46662*/         OPC_EmitInteger, MVT::i32, 14, 
/*46665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46668*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*46677*/         OPC_EmitInteger, MVT::i32, 14, 
/*46680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46683*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*46692*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*46695*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*46703*/         OPC_EmitInteger, MVT::i32, 14, 
/*46706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46709*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*46718*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*46721*/       /*Scope*/ 98, /*->46820*/
/*46722*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*46724*/         OPC_CheckPredicate, 64, // Predicate_sextloadvi16
/*46726*/         OPC_CheckType, MVT::v2i64,
/*46728*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*46730*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*46733*/         OPC_EmitMergeInputChains1_0,
/*46734*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*46740*/         OPC_EmitInteger, MVT::i32, 0, 
/*46743*/         OPC_EmitInteger, MVT::i32, 14, 
/*46746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46749*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*46761*/         OPC_EmitInteger, MVT::i32, 14, 
/*46764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46767*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*46776*/         OPC_EmitInteger, MVT::i32, 14, 
/*46779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46782*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*46791*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*46794*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*46802*/         OPC_EmitInteger, MVT::i32, 14, 
/*46805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46808*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*46817*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*46820*/       /*Scope*/ 106, /*->46927*/
/*46821*/         OPC_CheckPredicate, 30, // Predicate_extload
/*46823*/         OPC_CheckPredicate, 63, // Predicate_extloadvi8
/*46825*/         OPC_CheckType, MVT::v2i32,
/*46827*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*46829*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*46832*/         OPC_EmitMergeInputChains1_0,
/*46833*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*46839*/         OPC_EmitInteger, MVT::i32, 0, 
/*46842*/         OPC_EmitInteger, MVT::i32, 14, 
/*46845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46848*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*46860*/         OPC_EmitInteger, MVT::i32, 14, 
/*46863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46866*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*46875*/         OPC_EmitInteger, MVT::i32, 14, 
/*46878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46881*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*46890*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*46893*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*46901*/         OPC_EmitInteger, MVT::i32, 14, 
/*46904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46907*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*46916*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*46919*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*46927*/       /*Scope*/ 106, /*->47034*/
/*46928*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*46930*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi8
/*46932*/         OPC_CheckType, MVT::v2i32,
/*46934*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*46936*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*46939*/         OPC_EmitMergeInputChains1_0,
/*46940*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*46946*/         OPC_EmitInteger, MVT::i32, 0, 
/*46949*/         OPC_EmitInteger, MVT::i32, 14, 
/*46952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46955*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*46967*/         OPC_EmitInteger, MVT::i32, 14, 
/*46970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46973*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*46982*/         OPC_EmitInteger, MVT::i32, 14, 
/*46985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46988*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*46997*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47000*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*47008*/         OPC_EmitInteger, MVT::i32, 14, 
/*47011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47014*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*47023*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47026*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*47034*/       /*Scope*/ 106, /*->47141*/
/*47035*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*47037*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi8
/*47039*/         OPC_CheckType, MVT::v2i32,
/*47041*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*47043*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*47046*/         OPC_EmitMergeInputChains1_0,
/*47047*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*47053*/         OPC_EmitInteger, MVT::i32, 0, 
/*47056*/         OPC_EmitInteger, MVT::i32, 14, 
/*47059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47062*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*47074*/         OPC_EmitInteger, MVT::i32, 14, 
/*47077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47080*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*47089*/         OPC_EmitInteger, MVT::i32, 14, 
/*47092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47095*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*47104*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47107*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*47115*/         OPC_EmitInteger, MVT::i32, 14, 
/*47118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47121*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*47130*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47133*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*47141*/       /*Scope*/ 109, /*->47251*/
/*47142*/         OPC_CheckPredicate, 30, // Predicate_extload
/*47144*/         OPC_CheckPredicate, 63, // Predicate_extloadvi8
/*47146*/         OPC_CheckType, MVT::v2i64,
/*47148*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*47150*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*47153*/         OPC_EmitMergeInputChains1_0,
/*47154*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*47160*/         OPC_EmitInteger, MVT::i32, 0, 
/*47163*/         OPC_EmitInteger, MVT::i32, 14, 
/*47166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47169*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*47181*/         OPC_EmitInteger, MVT::i32, 14, 
/*47184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47187*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*47196*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47199*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*47207*/         OPC_EmitInteger, MVT::i32, 14, 
/*47210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47213*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*47222*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47225*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*47233*/         OPC_EmitInteger, MVT::i32, 14, 
/*47236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47239*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*47248*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*47251*/       /*Scope*/ 109, /*->47361*/
/*47252*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*47254*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi8
/*47256*/         OPC_CheckType, MVT::v2i64,
/*47258*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*47260*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*47263*/         OPC_EmitMergeInputChains1_0,
/*47264*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*47270*/         OPC_EmitInteger, MVT::i32, 0, 
/*47273*/         OPC_EmitInteger, MVT::i32, 14, 
/*47276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47279*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*47291*/         OPC_EmitInteger, MVT::i32, 14, 
/*47294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47297*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*47306*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47309*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*47317*/         OPC_EmitInteger, MVT::i32, 14, 
/*47320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47323*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*47332*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47335*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*47343*/         OPC_EmitInteger, MVT::i32, 14, 
/*47346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47349*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*47358*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*47361*/       /*Scope*/ 109, /*->47471*/
/*47362*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*47364*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi8
/*47366*/         OPC_CheckType, MVT::v2i64,
/*47368*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*47370*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*47373*/         OPC_EmitMergeInputChains1_0,
/*47374*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*47380*/         OPC_EmitInteger, MVT::i32, 0, 
/*47383*/         OPC_EmitInteger, MVT::i32, 14, 
/*47386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47389*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*47401*/         OPC_EmitInteger, MVT::i32, 14, 
/*47404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47407*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*47416*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47419*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*47427*/         OPC_EmitInteger, MVT::i32, 14, 
/*47430*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47433*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*47442*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47445*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*47453*/         OPC_EmitInteger, MVT::i32, 14, 
/*47456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47459*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*47468*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*47471*/       /*Scope*/ 124, /*->47596*/
/*47472*/         OPC_CheckPredicate, 30, // Predicate_extload
/*47474*/         OPC_CheckPredicate, 63, // Predicate_extloadvi8
/*47476*/         OPC_CheckType, MVT::v2i64,
/*47478*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*47480*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*47483*/         OPC_EmitMergeInputChains1_0,
/*47484*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*47490*/         OPC_EmitInteger, MVT::i32, 0, 
/*47493*/         OPC_EmitInteger, MVT::i32, 14, 
/*47496*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47499*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*47511*/         OPC_EmitInteger, MVT::i32, 14, 
/*47514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47517*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*47526*/         OPC_EmitInteger, MVT::i32, 14, 
/*47529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47532*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*47541*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47544*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*47552*/         OPC_EmitInteger, MVT::i32, 14, 
/*47555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47558*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*47567*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47570*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*47578*/         OPC_EmitInteger, MVT::i32, 14, 
/*47581*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47584*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*47593*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*47596*/       /*Scope*/ 124, /*->47721*/
/*47597*/         OPC_CheckPredicate, 55, // Predicate_zextload
/*47599*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi8
/*47601*/         OPC_CheckType, MVT::v2i64,
/*47603*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*47605*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*47608*/         OPC_EmitMergeInputChains1_0,
/*47609*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*47615*/         OPC_EmitInteger, MVT::i32, 0, 
/*47618*/         OPC_EmitInteger, MVT::i32, 14, 
/*47621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47624*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*47636*/         OPC_EmitInteger, MVT::i32, 14, 
/*47639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47642*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*47651*/         OPC_EmitInteger, MVT::i32, 14, 
/*47654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47657*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*47666*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47669*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*47677*/         OPC_EmitInteger, MVT::i32, 14, 
/*47680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47683*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*47692*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47695*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*47703*/         OPC_EmitInteger, MVT::i32, 14, 
/*47706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47709*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*47718*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*47721*/       /*Scope*/ 124, /*->47846*/
/*47722*/         OPC_CheckPredicate, 57, // Predicate_sextload
/*47724*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi8
/*47726*/         OPC_CheckType, MVT::v2i64,
/*47728*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*47730*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*47733*/         OPC_EmitMergeInputChains1_0,
/*47734*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*47740*/         OPC_EmitInteger, MVT::i32, 0, 
/*47743*/         OPC_EmitInteger, MVT::i32, 14, 
/*47746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47749*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*47761*/         OPC_EmitInteger, MVT::i32, 14, 
/*47764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47767*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*47776*/         OPC_EmitInteger, MVT::i32, 14, 
/*47779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47782*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*47791*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47794*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*47802*/         OPC_EmitInteger, MVT::i32, 14, 
/*47805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47808*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*47817*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*47820*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*47828*/         OPC_EmitInteger, MVT::i32, 14, 
/*47831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47834*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*47843*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*47846*/       /*Scope*/ 84|128,1/*212*/, /*->48060*/
/*47848*/         OPC_CheckPredicate, 54, // Predicate_load
/*47850*/         OPC_CheckType, MVT::v2f64,
/*47852*/         OPC_Scope, 22, /*->47876*/ // 6 children in Scope
/*47854*/           OPC_CheckPredicate, 66, // Predicate_dword_alignedload
/*47856*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*47859*/           OPC_EmitMergeInputChains1_0,
/*47860*/           OPC_EmitInteger, MVT::i32, 14, 
/*47863*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47866*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*47876*/         /*Scope*/ 24, /*->47901*/
/*47877*/           OPC_CheckPredicate, 67, // Predicate_word_alignedload
/*47879*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*47881*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*47884*/           OPC_EmitMergeInputChains1_0,
/*47885*/           OPC_EmitInteger, MVT::i32, 14, 
/*47888*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47891*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*47901*/         /*Scope*/ 24, /*->47926*/
/*47902*/           OPC_CheckPredicate, 60, // Predicate_hword_alignedload
/*47904*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*47906*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*47909*/           OPC_EmitMergeInputChains1_0,
/*47910*/           OPC_EmitInteger, MVT::i32, 14, 
/*47913*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47916*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*47926*/         /*Scope*/ 68, /*->47995*/
/*47927*/           OPC_CheckPredicate, 61, // Predicate_byte_alignedload
/*47929*/           OPC_Scope, 22, /*->47953*/ // 2 children in Scope
/*47931*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*47933*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*47936*/             OPC_EmitMergeInputChains1_0,
/*47937*/             OPC_EmitInteger, MVT::i32, 14, 
/*47940*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47943*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*47953*/           /*Scope*/ 40, /*->47994*/
/*47954*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*47956*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*47959*/             OPC_EmitMergeInputChains1_0,
/*47960*/             OPC_EmitInteger, MVT::i32, 14, 
/*47963*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47966*/             OPC_EmitNode1, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*47976*/             OPC_EmitInteger, MVT::i32, 14, 
/*47979*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47982*/             OPC_EmitNode1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2f64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*47991*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VREV64q8:v2f64 (VLD1q8:v16i8 addrmode6:i32:$addr))
/*47994*/           0, /*End of Scope*/
/*47995*/         /*Scope*/ 42, /*->48038*/
/*47996*/           OPC_CheckPredicate, 60, // Predicate_hword_alignedload
/*47998*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*48000*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*48003*/           OPC_EmitMergeInputChains1_0,
/*48004*/           OPC_EmitInteger, MVT::i32, 14, 
/*48007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48010*/           OPC_EmitNode1, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*48020*/           OPC_EmitInteger, MVT::i32, 14, 
/*48023*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48026*/           OPC_EmitNode1, TARGET_VAL(ARM::VREV64q16), 0,
                        MVT::v2f64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*48035*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VREV64q16:v2f64 (VLD1q16:v16i8 addrmode6:i32:$addr))
/*48038*/         /*Scope*/ 20, /*->48059*/
/*48039*/           OPC_CheckPredicate, 67, // Predicate_word_alignedload
/*48041*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*48043*/           OPC_EmitMergeInputChains1_0,
/*48044*/           OPC_EmitInteger, MVT::i32, 14, 
/*48047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48050*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*48059*/         0, /*End of Scope*/
/*48060*/       0, /*End of Scope*/
/*48061*/     0, /*End of Scope*/
/*48062*/   /*SwitchOpcode*/ 120|128,13/*1784*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->49850
/*48066*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*48067*/     OPC_Scope, 47|128,2/*303*/, /*->48373*/ // 21 children in Scope
/*48070*/       OPC_CheckChild1Integer, 123|128,5/*763*/, 
/*48073*/       OPC_Scope, 9|128,1/*137*/, /*->48213*/ // 2 children in Scope
/*48076*/         OPC_MoveChild2,
/*48077*/         OPC_Scope, 32, /*->48111*/ // 4 children in Scope
/*48079*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*48082*/           OPC_RecordChild0, // #1 = $Rt
/*48083*/           OPC_MoveParent,
/*48084*/           OPC_RecordChild3, // #2 = $addr
/*48085*/           OPC_CheckChild3Type, MVT::i32,
/*48087*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*48089*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*48091*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48094*/           OPC_EmitMergeInputChains1_0,
/*48095*/           OPC_EmitInteger, MVT::i32, 14, 
/*48098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48101*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 763:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48111*/         /*Scope*/ 33, /*->48145*/
/*48112*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*48116*/           OPC_RecordChild0, // #1 = $Rt
/*48117*/           OPC_MoveParent,
/*48118*/           OPC_RecordChild3, // #2 = $addr
/*48119*/           OPC_CheckChild3Type, MVT::i32,
/*48121*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*48123*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*48125*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48128*/           OPC_EmitMergeInputChains1_0,
/*48129*/           OPC_EmitInteger, MVT::i32, 14, 
/*48132*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48135*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 763:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48145*/         /*Scope*/ 32, /*->48178*/
/*48146*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*48149*/           OPC_RecordChild0, // #1 = $Rt
/*48150*/           OPC_MoveParent,
/*48151*/           OPC_RecordChild3, // #2 = $addr
/*48152*/           OPC_CheckChild3Type, MVT::i32,
/*48154*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*48156*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*48158*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48161*/           OPC_EmitMergeInputChains1_0,
/*48162*/           OPC_EmitInteger, MVT::i32, 14, 
/*48165*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48168*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 763:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48178*/         /*Scope*/ 33, /*->48212*/
/*48179*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*48183*/           OPC_RecordChild0, // #1 = $Rt
/*48184*/           OPC_MoveParent,
/*48185*/           OPC_RecordChild3, // #2 = $addr
/*48186*/           OPC_CheckChild3Type, MVT::i32,
/*48188*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*48190*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*48192*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48195*/           OPC_EmitMergeInputChains1_0,
/*48196*/           OPC_EmitInteger, MVT::i32, 14, 
/*48199*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48202*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 763:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48212*/         0, /*End of Scope*/
/*48213*/       /*Scope*/ 29|128,1/*157*/, /*->48372*/
/*48215*/         OPC_RecordChild2, // #1 = $Rt
/*48216*/         OPC_RecordChild3, // #2 = $addr
/*48217*/         OPC_CheckChild3Type, MVT::i32,
/*48219*/         OPC_Scope, 25, /*->48246*/ // 6 children in Scope
/*48221*/           OPC_CheckPredicate, 68, // Predicate_strex_4
/*48223*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*48225*/           OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*48228*/           OPC_EmitMergeInputChains1_0,
/*48229*/           OPC_EmitInteger, MVT::i32, 14, 
/*48232*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48235*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 763:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*48246*/         /*Scope*/ 24, /*->48271*/
/*48247*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*48249*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*48251*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48254*/           OPC_EmitMergeInputChains1_0,
/*48255*/           OPC_EmitInteger, MVT::i32, 14, 
/*48258*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48261*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 763:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48271*/         /*Scope*/ 24, /*->48296*/
/*48272*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*48274*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*48276*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48279*/           OPC_EmitMergeInputChains1_0,
/*48280*/           OPC_EmitInteger, MVT::i32, 14, 
/*48283*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48286*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 763:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48296*/         /*Scope*/ 24, /*->48321*/
/*48297*/           OPC_CheckPredicate, 68, // Predicate_strex_4
/*48299*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*48301*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48304*/           OPC_EmitMergeInputChains1_0,
/*48305*/           OPC_EmitInteger, MVT::i32, 14, 
/*48308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48311*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 763:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48321*/         /*Scope*/ 24, /*->48346*/
/*48322*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*48324*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*48326*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48329*/           OPC_EmitMergeInputChains1_0,
/*48330*/           OPC_EmitInteger, MVT::i32, 14, 
/*48333*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48336*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 763:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48346*/         /*Scope*/ 24, /*->48371*/
/*48347*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*48349*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*48351*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48354*/           OPC_EmitMergeInputChains1_0,
/*48355*/           OPC_EmitInteger, MVT::i32, 14, 
/*48358*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48361*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 763:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48371*/         0, /*End of Scope*/
/*48372*/       0, /*End of Scope*/
/*48373*/     /*Scope*/ 46|128,2/*302*/, /*->48677*/
/*48375*/       OPC_CheckChild1Integer, 121|128,5/*761*/, 
/*48378*/       OPC_Scope, 9|128,1/*137*/, /*->48518*/ // 2 children in Scope
/*48381*/         OPC_MoveChild2,
/*48382*/         OPC_Scope, 32, /*->48416*/ // 4 children in Scope
/*48384*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*48387*/           OPC_RecordChild0, // #1 = $Rt
/*48388*/           OPC_MoveParent,
/*48389*/           OPC_RecordChild3, // #2 = $addr
/*48390*/           OPC_CheckChild3Type, MVT::i32,
/*48392*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*48394*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*48396*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48399*/           OPC_EmitMergeInputChains1_0,
/*48400*/           OPC_EmitInteger, MVT::i32, 14, 
/*48403*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48406*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 761:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48416*/         /*Scope*/ 33, /*->48450*/
/*48417*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*48421*/           OPC_RecordChild0, // #1 = $Rt
/*48422*/           OPC_MoveParent,
/*48423*/           OPC_RecordChild3, // #2 = $addr
/*48424*/           OPC_CheckChild3Type, MVT::i32,
/*48426*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*48428*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*48430*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48433*/           OPC_EmitMergeInputChains1_0,
/*48434*/           OPC_EmitInteger, MVT::i32, 14, 
/*48437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48440*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 761:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48450*/         /*Scope*/ 32, /*->48483*/
/*48451*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*48454*/           OPC_RecordChild0, // #1 = $Rt
/*48455*/           OPC_MoveParent,
/*48456*/           OPC_RecordChild3, // #2 = $addr
/*48457*/           OPC_CheckChild3Type, MVT::i32,
/*48459*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*48461*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*48463*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48466*/           OPC_EmitMergeInputChains1_0,
/*48467*/           OPC_EmitInteger, MVT::i32, 14, 
/*48470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48473*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 761:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48483*/         /*Scope*/ 33, /*->48517*/
/*48484*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*48488*/           OPC_RecordChild0, // #1 = $Rt
/*48489*/           OPC_MoveParent,
/*48490*/           OPC_RecordChild3, // #2 = $addr
/*48491*/           OPC_CheckChild3Type, MVT::i32,
/*48493*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*48495*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*48497*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48500*/           OPC_EmitMergeInputChains1_0,
/*48501*/           OPC_EmitInteger, MVT::i32, 14, 
/*48504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48507*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 761:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48517*/         0, /*End of Scope*/
/*48518*/       /*Scope*/ 28|128,1/*156*/, /*->48676*/
/*48520*/         OPC_RecordChild2, // #1 = $Rt
/*48521*/         OPC_RecordChild3, // #2 = $addr
/*48522*/         OPC_CheckChild3Type, MVT::i32,
/*48524*/         OPC_Scope, 24, /*->48550*/ // 6 children in Scope
/*48526*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*48528*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*48530*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48533*/           OPC_EmitMergeInputChains1_0,
/*48534*/           OPC_EmitInteger, MVT::i32, 14, 
/*48537*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48540*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 761:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48550*/         /*Scope*/ 24, /*->48575*/
/*48551*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*48553*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*48555*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48558*/           OPC_EmitMergeInputChains1_0,
/*48559*/           OPC_EmitInteger, MVT::i32, 14, 
/*48562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48565*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 761:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48575*/         /*Scope*/ 24, /*->48600*/
/*48576*/           OPC_CheckPredicate, 68, // Predicate_stlex_4
/*48578*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*48580*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48583*/           OPC_EmitMergeInputChains1_0,
/*48584*/           OPC_EmitInteger, MVT::i32, 14, 
/*48587*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48590*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 761:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48600*/         /*Scope*/ 24, /*->48625*/
/*48601*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*48603*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*48605*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48608*/           OPC_EmitMergeInputChains1_0,
/*48609*/           OPC_EmitInteger, MVT::i32, 14, 
/*48612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48615*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 761:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48625*/         /*Scope*/ 24, /*->48650*/
/*48626*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*48628*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*48630*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48633*/           OPC_EmitMergeInputChains1_0,
/*48634*/           OPC_EmitInteger, MVT::i32, 14, 
/*48637*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48640*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 761:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48650*/         /*Scope*/ 24, /*->48675*/
/*48651*/           OPC_CheckPredicate, 68, // Predicate_stlex_4
/*48653*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*48655*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*48658*/           OPC_EmitMergeInputChains1_0,
/*48659*/           OPC_EmitInteger, MVT::i32, 14, 
/*48662*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48665*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 761:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*48675*/         0, /*End of Scope*/
/*48676*/       0, /*End of Scope*/
/*48677*/     /*Scope*/ 101, /*->48779*/
/*48678*/       OPC_CheckChild1Integer, 69|128,4/*581*/, 
/*48681*/       OPC_RecordChild2, // #1 = $cop
/*48682*/       OPC_MoveChild2,
/*48683*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48686*/       OPC_MoveParent,
/*48687*/       OPC_RecordChild3, // #2 = $opc1
/*48688*/       OPC_MoveChild3,
/*48689*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48692*/       OPC_MoveParent,
/*48693*/       OPC_RecordChild4, // #3 = $CRn
/*48694*/       OPC_MoveChild4,
/*48695*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48698*/       OPC_MoveParent,
/*48699*/       OPC_RecordChild5, // #4 = $CRm
/*48700*/       OPC_MoveChild5,
/*48701*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48704*/       OPC_MoveParent,
/*48705*/       OPC_RecordChild6, // #5 = $opc2
/*48706*/       OPC_MoveChild6,
/*48707*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48710*/       OPC_MoveParent,
/*48711*/       OPC_Scope, 32, /*->48745*/ // 2 children in Scope
/*48713*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*48715*/         OPC_EmitMergeInputChains1_0,
/*48716*/         OPC_EmitConvertToTarget, 1,
/*48718*/         OPC_EmitConvertToTarget, 2,
/*48720*/         OPC_EmitConvertToTarget, 3,
/*48722*/         OPC_EmitConvertToTarget, 4,
/*48724*/         OPC_EmitConvertToTarget, 5,
/*48726*/         OPC_EmitInteger, MVT::i32, 14, 
/*48729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48732*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 581:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*48745*/       /*Scope*/ 32, /*->48778*/
/*48746*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*48748*/         OPC_EmitMergeInputChains1_0,
/*48749*/         OPC_EmitConvertToTarget, 1,
/*48751*/         OPC_EmitConvertToTarget, 2,
/*48753*/         OPC_EmitConvertToTarget, 3,
/*48755*/         OPC_EmitConvertToTarget, 4,
/*48757*/         OPC_EmitConvertToTarget, 5,
/*48759*/         OPC_EmitInteger, MVT::i32, 14, 
/*48762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48765*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 581:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*48778*/       0, /*End of Scope*/
/*48779*/     /*Scope*/ 93, /*->48873*/
/*48780*/       OPC_CheckChild1Integer, 70|128,4/*582*/, 
/*48783*/       OPC_RecordChild2, // #1 = $cop
/*48784*/       OPC_MoveChild2,
/*48785*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48788*/       OPC_MoveParent,
/*48789*/       OPC_RecordChild3, // #2 = $opc1
/*48790*/       OPC_MoveChild3,
/*48791*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48794*/       OPC_MoveParent,
/*48795*/       OPC_RecordChild4, // #3 = $CRn
/*48796*/       OPC_MoveChild4,
/*48797*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48800*/       OPC_MoveParent,
/*48801*/       OPC_RecordChild5, // #4 = $CRm
/*48802*/       OPC_MoveChild5,
/*48803*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48806*/       OPC_MoveParent,
/*48807*/       OPC_RecordChild6, // #5 = $opc2
/*48808*/       OPC_MoveChild6,
/*48809*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48812*/       OPC_MoveParent,
/*48813*/       OPC_Scope, 24, /*->48839*/ // 2 children in Scope
/*48815*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*48817*/         OPC_EmitMergeInputChains1_0,
/*48818*/         OPC_EmitConvertToTarget, 1,
/*48820*/         OPC_EmitConvertToTarget, 2,
/*48822*/         OPC_EmitConvertToTarget, 3,
/*48824*/         OPC_EmitConvertToTarget, 4,
/*48826*/         OPC_EmitConvertToTarget, 5,
/*48828*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 582:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*48839*/       /*Scope*/ 32, /*->48872*/
/*48840*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*48842*/         OPC_EmitMergeInputChains1_0,
/*48843*/         OPC_EmitConvertToTarget, 1,
/*48845*/         OPC_EmitConvertToTarget, 2,
/*48847*/         OPC_EmitConvertToTarget, 3,
/*48849*/         OPC_EmitConvertToTarget, 4,
/*48851*/         OPC_EmitConvertToTarget, 5,
/*48853*/         OPC_EmitInteger, MVT::i32, 14, 
/*48856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48859*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 582:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*48872*/       0, /*End of Scope*/
/*48873*/     /*Scope*/ 25|128,1/*153*/, /*->49028*/
/*48875*/       OPC_CheckChild1Integer, 63|128,4/*575*/, 
/*48878*/       OPC_RecordChild2, // #1 = $addr
/*48879*/       OPC_CheckChild2Type, MVT::i32,
/*48881*/       OPC_Scope, 24, /*->48907*/ // 6 children in Scope
/*48883*/         OPC_CheckPredicate, 68, // Predicate_ldrex_4
/*48885*/         OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*48887*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*48890*/         OPC_EmitMergeInputChains1_0,
/*48891*/         OPC_EmitInteger, MVT::i32, 14, 
/*48894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48897*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 575:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*48907*/       /*Scope*/ 23, /*->48931*/
/*48908*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*48910*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*48912*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*48915*/         OPC_EmitMergeInputChains1_0,
/*48916*/         OPC_EmitInteger, MVT::i32, 14, 
/*48919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48922*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 575:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*48931*/       /*Scope*/ 23, /*->48955*/
/*48932*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*48934*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*48936*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*48939*/         OPC_EmitMergeInputChains1_0,
/*48940*/         OPC_EmitInteger, MVT::i32, 14, 
/*48943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48946*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 575:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*48955*/       /*Scope*/ 23, /*->48979*/
/*48956*/         OPC_CheckPredicate, 68, // Predicate_ldrex_4
/*48958*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*48960*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*48963*/         OPC_EmitMergeInputChains1_0,
/*48964*/         OPC_EmitInteger, MVT::i32, 14, 
/*48967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48970*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 575:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*48979*/       /*Scope*/ 23, /*->49003*/
/*48980*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*48982*/         OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*48984*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*48987*/         OPC_EmitMergeInputChains1_0,
/*48988*/         OPC_EmitInteger, MVT::i32, 14, 
/*48991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48994*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 575:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*49003*/       /*Scope*/ 23, /*->49027*/
/*49004*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*49006*/         OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*49008*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*49011*/         OPC_EmitMergeInputChains1_0,
/*49012*/         OPC_EmitInteger, MVT::i32, 14, 
/*49015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49018*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 575:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*49027*/       0, /*End of Scope*/
/*49028*/     /*Scope*/ 24|128,1/*152*/, /*->49182*/
/*49030*/       OPC_CheckChild1Integer, 57|128,4/*569*/, 
/*49033*/       OPC_RecordChild2, // #1 = $addr
/*49034*/       OPC_CheckChild2Type, MVT::i32,
/*49036*/       OPC_Scope, 23, /*->49061*/ // 6 children in Scope
/*49038*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*49040*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*49042*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*49045*/         OPC_EmitMergeInputChains1_0,
/*49046*/         OPC_EmitInteger, MVT::i32, 14, 
/*49049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49052*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 569:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*49061*/       /*Scope*/ 23, /*->49085*/
/*49062*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*49064*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*49066*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*49069*/         OPC_EmitMergeInputChains1_0,
/*49070*/         OPC_EmitInteger, MVT::i32, 14, 
/*49073*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49076*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 569:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*49085*/       /*Scope*/ 23, /*->49109*/
/*49086*/         OPC_CheckPredicate, 68, // Predicate_ldaex_4
/*49088*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*49090*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*49093*/         OPC_EmitMergeInputChains1_0,
/*49094*/         OPC_EmitInteger, MVT::i32, 14, 
/*49097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49100*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 569:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*49109*/       /*Scope*/ 23, /*->49133*/
/*49110*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*49112*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*49114*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*49117*/         OPC_EmitMergeInputChains1_0,
/*49118*/         OPC_EmitInteger, MVT::i32, 14, 
/*49121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49124*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 569:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*49133*/       /*Scope*/ 23, /*->49157*/
/*49134*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*49136*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*49138*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*49141*/         OPC_EmitMergeInputChains1_0,
/*49142*/         OPC_EmitInteger, MVT::i32, 14, 
/*49145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49148*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 569:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*49157*/       /*Scope*/ 23, /*->49181*/
/*49158*/         OPC_CheckPredicate, 68, // Predicate_ldaex_4
/*49160*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*49162*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*49165*/         OPC_EmitMergeInputChains1_0,
/*49166*/         OPC_EmitInteger, MVT::i32, 14, 
/*49169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49172*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 569:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*49181*/       0, /*End of Scope*/
/*49182*/     /*Scope*/ 21, /*->49204*/
/*49183*/       OPC_CheckChild1Integer, 111|128,5/*751*/, 
/*49186*/       OPC_RecordChild2, // #1 = $size
/*49187*/       OPC_MoveChild2,
/*49188*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49191*/       OPC_MoveParent,
/*49192*/       OPC_RecordChild3, // #2 = $Rn
/*49193*/       OPC_EmitMergeInputChains1_0,
/*49194*/       OPC_EmitConvertToTarget, 1,
/*49196*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SPACE), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_w_chain:i32 751:iPTR, (imm:i32):$size, GPR:i32:$Rn) - Complexity = 11
                // Dst: (SPACE:i32 (imm:i32):$size, GPR:i32:$Rn)
/*49204*/     /*Scope*/ 47, /*->49252*/
/*49205*/       OPC_CheckChild1Integer, 79|128,5/*719*/, 
/*49208*/       OPC_RecordChild2, // #1 = $Rn
/*49209*/       OPC_RecordChild3, // #2 = $Rm
/*49210*/       OPC_Scope, 19, /*->49231*/ // 2 children in Scope
/*49212*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*49214*/         OPC_EmitMergeInputChains1_0,
/*49215*/         OPC_EmitInteger, MVT::i32, 14, 
/*49218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49221*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SEL), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 719:iPTR, GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 8
                  // Dst: (SEL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*49231*/       /*Scope*/ 19, /*->49251*/
/*49232*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*49234*/         OPC_EmitMergeInputChains1_0,
/*49235*/         OPC_EmitInteger, MVT::i32, 14, 
/*49238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49241*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SEL), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 719:iPTR, GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SEL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*49251*/       0, /*End of Scope*/
/*49252*/     /*Scope*/ 47, /*->49300*/
/*49253*/       OPC_CheckChild1Integer, 78|128,5/*718*/, 
/*49256*/       OPC_RecordChild2, // #1 = $Rn
/*49257*/       OPC_RecordChild3, // #2 = $Rm
/*49258*/       OPC_Scope, 19, /*->49279*/ // 2 children in Scope
/*49260*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49262*/         OPC_EmitMergeInputChains1_0,
/*49263*/         OPC_EmitInteger, MVT::i32, 14, 
/*49266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49269*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SASX), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 718:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SASX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*49279*/       /*Scope*/ 19, /*->49299*/
/*49280*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*49282*/         OPC_EmitMergeInputChains1_0,
/*49283*/         OPC_EmitInteger, MVT::i32, 14, 
/*49286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49289*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SASX), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 718:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SASX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*49299*/       0, /*End of Scope*/
/*49300*/     /*Scope*/ 47, /*->49348*/
/*49301*/       OPC_CheckChild1Integer, 76|128,5/*716*/, 
/*49304*/       OPC_RecordChild2, // #1 = $Rn
/*49305*/       OPC_RecordChild3, // #2 = $Rm
/*49306*/       OPC_Scope, 19, /*->49327*/ // 2 children in Scope
/*49308*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49310*/         OPC_EmitMergeInputChains1_0,
/*49311*/         OPC_EmitInteger, MVT::i32, 14, 
/*49314*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49317*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SADD16), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 716:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SADD16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*49327*/       /*Scope*/ 19, /*->49347*/
/*49328*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*49330*/         OPC_EmitMergeInputChains1_0,
/*49331*/         OPC_EmitInteger, MVT::i32, 14, 
/*49334*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49337*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SADD16), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 716:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SADD16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*49347*/       0, /*End of Scope*/
/*49348*/     /*Scope*/ 47, /*->49396*/
/*49349*/       OPC_CheckChild1Integer, 77|128,5/*717*/, 
/*49352*/       OPC_RecordChild2, // #1 = $Rn
/*49353*/       OPC_RecordChild3, // #2 = $Rm
/*49354*/       OPC_Scope, 19, /*->49375*/ // 2 children in Scope
/*49356*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49358*/         OPC_EmitMergeInputChains1_0,
/*49359*/         OPC_EmitInteger, MVT::i32, 14, 
/*49362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49365*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SADD8), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 717:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SADD8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*49375*/       /*Scope*/ 19, /*->49395*/
/*49376*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*49378*/         OPC_EmitMergeInputChains1_0,
/*49379*/         OPC_EmitInteger, MVT::i32, 14, 
/*49382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49385*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SADD8), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 717:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SADD8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*49395*/       0, /*End of Scope*/
/*49396*/     /*Scope*/ 47, /*->49444*/
/*49397*/       OPC_CheckChild1Integer, 114|128,5/*754*/, 
/*49400*/       OPC_RecordChild2, // #1 = $Rn
/*49401*/       OPC_RecordChild3, // #2 = $Rm
/*49402*/       OPC_Scope, 19, /*->49423*/ // 2 children in Scope
/*49404*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49406*/         OPC_EmitMergeInputChains1_0,
/*49407*/         OPC_EmitInteger, MVT::i32, 14, 
/*49410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49413*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAX), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 754:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SSAX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*49423*/       /*Scope*/ 19, /*->49443*/
/*49424*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*49426*/         OPC_EmitMergeInputChains1_0,
/*49427*/         OPC_EmitInteger, MVT::i32, 14, 
/*49430*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49433*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAX), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 754:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SSAX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*49443*/       0, /*End of Scope*/
/*49444*/     /*Scope*/ 47, /*->49492*/
/*49445*/       OPC_CheckChild1Integer, 115|128,5/*755*/, 
/*49448*/       OPC_RecordChild2, // #1 = $Rn
/*49449*/       OPC_RecordChild3, // #2 = $Rm
/*49450*/       OPC_Scope, 19, /*->49471*/ // 2 children in Scope
/*49452*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49454*/         OPC_EmitMergeInputChains1_0,
/*49455*/         OPC_EmitInteger, MVT::i32, 14, 
/*49458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49461*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SSUB16), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 755:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SSUB16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*49471*/       /*Scope*/ 19, /*->49491*/
/*49472*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*49474*/         OPC_EmitMergeInputChains1_0,
/*49475*/         OPC_EmitInteger, MVT::i32, 14, 
/*49478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49481*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSUB16), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 755:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SSUB16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*49491*/       0, /*End of Scope*/
/*49492*/     /*Scope*/ 47, /*->49540*/
/*49493*/       OPC_CheckChild1Integer, 116|128,5/*756*/, 
/*49496*/       OPC_RecordChild2, // #1 = $Rn
/*49497*/       OPC_RecordChild3, // #2 = $Rm
/*49498*/       OPC_Scope, 19, /*->49519*/ // 2 children in Scope
/*49500*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49502*/         OPC_EmitMergeInputChains1_0,
/*49503*/         OPC_EmitInteger, MVT::i32, 14, 
/*49506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49509*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SSUB8), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 756:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (SSUB8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*49519*/       /*Scope*/ 19, /*->49539*/
/*49520*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*49522*/         OPC_EmitMergeInputChains1_0,
/*49523*/         OPC_EmitInteger, MVT::i32, 14, 
/*49526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49529*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSUB8), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 756:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2SSUB8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*49539*/       0, /*End of Scope*/
/*49540*/     /*Scope*/ 47, /*->49588*/
/*49541*/       OPC_CheckChild1Integer, 1|128,6/*769*/, 
/*49544*/       OPC_RecordChild2, // #1 = $Rn
/*49545*/       OPC_RecordChild3, // #2 = $Rm
/*49546*/       OPC_Scope, 19, /*->49567*/ // 2 children in Scope
/*49548*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49550*/         OPC_EmitMergeInputChains1_0,
/*49551*/         OPC_EmitInteger, MVT::i32, 14, 
/*49554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49557*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UASX), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 769:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (UASX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*49567*/       /*Scope*/ 19, /*->49587*/
/*49568*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*49570*/         OPC_EmitMergeInputChains1_0,
/*49571*/         OPC_EmitInteger, MVT::i32, 14, 
/*49574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49577*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UASX), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 769:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2UASX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*49587*/       0, /*End of Scope*/
/*49588*/     /*Scope*/ 47, /*->49636*/
/*49589*/       OPC_CheckChild1Integer, 127|128,5/*767*/, 
/*49592*/       OPC_RecordChild2, // #1 = $Rn
/*49593*/       OPC_RecordChild3, // #2 = $Rm
/*49594*/       OPC_Scope, 19, /*->49615*/ // 2 children in Scope
/*49596*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49598*/         OPC_EmitMergeInputChains1_0,
/*49599*/         OPC_EmitInteger, MVT::i32, 14, 
/*49602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49605*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UADD16), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 767:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (UADD16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*49615*/       /*Scope*/ 19, /*->49635*/
/*49616*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*49618*/         OPC_EmitMergeInputChains1_0,
/*49619*/         OPC_EmitInteger, MVT::i32, 14, 
/*49622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49625*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UADD16), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 767:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2UADD16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*49635*/       0, /*End of Scope*/
/*49636*/     /*Scope*/ 47, /*->49684*/
/*49637*/       OPC_CheckChild1Integer, 0|128,6/*768*/, 
/*49640*/       OPC_RecordChild2, // #1 = $Rn
/*49641*/       OPC_RecordChild3, // #2 = $Rm
/*49642*/       OPC_Scope, 19, /*->49663*/ // 2 children in Scope
/*49644*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49646*/         OPC_EmitMergeInputChains1_0,
/*49647*/         OPC_EmitInteger, MVT::i32, 14, 
/*49650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49653*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UADD8), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 768:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (UADD8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*49663*/       /*Scope*/ 19, /*->49683*/
/*49664*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*49666*/         OPC_EmitMergeInputChains1_0,
/*49667*/         OPC_EmitInteger, MVT::i32, 14, 
/*49670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49673*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UADD8), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 768:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2UADD8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*49683*/       0, /*End of Scope*/
/*49684*/     /*Scope*/ 47, /*->49732*/
/*49685*/       OPC_CheckChild1Integer, 19|128,6/*787*/, 
/*49688*/       OPC_RecordChild2, // #1 = $Rn
/*49689*/       OPC_RecordChild3, // #2 = $Rm
/*49690*/       OPC_Scope, 19, /*->49711*/ // 2 children in Scope
/*49692*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49694*/         OPC_EmitMergeInputChains1_0,
/*49695*/         OPC_EmitInteger, MVT::i32, 14, 
/*49698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49701*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::USAX), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 787:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (USAX:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*49711*/       /*Scope*/ 19, /*->49731*/
/*49712*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*49714*/         OPC_EmitMergeInputChains1_0,
/*49715*/         OPC_EmitInteger, MVT::i32, 14, 
/*49718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49721*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2USAX), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 787:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2USAX:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*49731*/       0, /*End of Scope*/
/*49732*/     /*Scope*/ 47, /*->49780*/
/*49733*/       OPC_CheckChild1Integer, 20|128,6/*788*/, 
/*49736*/       OPC_RecordChild2, // #1 = $Rn
/*49737*/       OPC_RecordChild3, // #2 = $Rm
/*49738*/       OPC_Scope, 19, /*->49759*/ // 2 children in Scope
/*49740*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49742*/         OPC_EmitMergeInputChains1_0,
/*49743*/         OPC_EmitInteger, MVT::i32, 14, 
/*49746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49749*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::USUB16), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 788:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (USUB16:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*49759*/       /*Scope*/ 19, /*->49779*/
/*49760*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*49762*/         OPC_EmitMergeInputChains1_0,
/*49763*/         OPC_EmitInteger, MVT::i32, 14, 
/*49766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49769*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2USUB16), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 788:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2USUB16:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*49779*/       0, /*End of Scope*/
/*49780*/     /*Scope*/ 47, /*->49828*/
/*49781*/       OPC_CheckChild1Integer, 21|128,6/*789*/, 
/*49784*/       OPC_RecordChild2, // #1 = $Rn
/*49785*/       OPC_RecordChild3, // #2 = $Rm
/*49786*/       OPC_Scope, 19, /*->49807*/ // 2 children in Scope
/*49788*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49790*/         OPC_EmitMergeInputChains1_0,
/*49791*/         OPC_EmitInteger, MVT::i32, 14, 
/*49794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49797*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::USUB8), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 789:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (USUB8:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*49807*/       /*Scope*/ 19, /*->49827*/
/*49808*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*49810*/         OPC_EmitMergeInputChains1_0,
/*49811*/         OPC_EmitInteger, MVT::i32, 14, 
/*49814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49817*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2USUB8), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 789:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2USUB8:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*49827*/       0, /*End of Scope*/
/*49828*/     /*Scope*/ 20, /*->49849*/
/*49829*/       OPC_CheckChild1Integer, 54|128,4/*566*/, 
/*49832*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*49834*/       OPC_EmitMergeInputChains1_0,
/*49835*/       OPC_EmitInteger, MVT::i32, 14, 
/*49838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49841*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMRS), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i32 566:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*49849*/     0, /*End of Scope*/
/*49850*/   /*SwitchOpcode*/ 106, TARGET_VAL(ARMISD::BR_JT),// ->49959
/*49853*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*49854*/     OPC_Scope, 68, /*->49924*/ // 2 children in Scope
/*49856*/       OPC_MoveChild1,
/*49857*/       OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::LOAD),// ->49898
/*49861*/         OPC_RecordMemRef,
/*49862*/         OPC_RecordNode, // #1 = 'ld' chained node
/*49863*/         OPC_CheckFoldableChainNode,
/*49864*/         OPC_RecordChild1, // #2 = $target
/*49865*/         OPC_CheckChild1Type, MVT::i32,
/*49867*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*49869*/         OPC_CheckPredicate, 54, // Predicate_load
/*49871*/         OPC_CheckType, MVT::i32,
/*49873*/         OPC_MoveParent,
/*49874*/         OPC_RecordChild2, // #3 = $jt
/*49875*/         OPC_MoveChild2,
/*49876*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*49879*/         OPC_MoveParent,
/*49880*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49882*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode2:$target #4 #5 #6
/*49885*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*49889*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      4/*#Ops*/, 4, 5, 6, 3, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt) - Complexity = 22
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt)
/*49898*/       /*SwitchOpcode*/ 22, TARGET_VAL(ISD::ADD),// ->49923
/*49901*/         OPC_RecordChild0, // #1 = $target
/*49902*/         OPC_RecordChild1, // #2 = $idx
/*49903*/         OPC_CheckType, MVT::i32,
/*49905*/         OPC_MoveParent,
/*49906*/         OPC_RecordChild2, // #3 = $jt
/*49907*/         OPC_MoveChild2,
/*49908*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*49911*/         OPC_MoveParent,
/*49912*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49914*/         OPC_EmitMergeInputChains1_0,
/*49915*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt) - Complexity = 9
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt)
/*49923*/       0, // EndSwitchOpcode
/*49924*/     /*Scope*/ 33, /*->49958*/
/*49925*/       OPC_RecordChild1, // #1 = $target
/*49926*/       OPC_CheckChild1Type, MVT::i32,
/*49928*/       OPC_RecordChild2, // #2 = $jt
/*49929*/       OPC_MoveChild2,
/*49930*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*49933*/       OPC_MoveParent,
/*49934*/       OPC_Scope, 10, /*->49946*/ // 2 children in Scope
/*49936*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49938*/         OPC_EmitMergeInputChains1_0,
/*49939*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt)
/*49946*/       /*Scope*/ 10, /*->49957*/
/*49947*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*49949*/         OPC_EmitMergeInputChains1_0,
/*49950*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt)
/*49957*/       0, /*End of Scope*/
/*49958*/     0, /*End of Scope*/
/*49959*/   /*SwitchOpcode*/ 77|128,14/*1869*/, TARGET_VAL(ISD::XOR),// ->51832
/*49963*/     OPC_Scope, 74|128,1/*202*/, /*->50168*/ // 7 children in Scope
/*49966*/       OPC_RecordChild0, // #0 = $shift
/*49967*/       OPC_Scope, 94, /*->50063*/ // 3 children in Scope
/*49969*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49980*/         OPC_CheckType, MVT::i32,
/*49982*/         OPC_Scope, 26, /*->50010*/ // 3 children in Scope
/*49984*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*49986*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*49989*/           OPC_EmitInteger, MVT::i32, 14, 
/*49992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49995*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49998*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNsr), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*50010*/         /*Scope*/ 25, /*->50036*/
/*50011*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*50013*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #1 #2
/*50016*/           OPC_EmitInteger, MVT::i32, 14, 
/*50019*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50025*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNs), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*50036*/         /*Scope*/ 25, /*->50062*/
/*50037*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*50039*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*50042*/           OPC_EmitInteger, MVT::i32, 14, 
/*50045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50048*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50051*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNsi), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*50062*/         0, /*End of Scope*/
/*50063*/       /*Scope*/ 59, /*->50123*/
/*50064*/         OPC_RecordChild1, // #1 = $shift
/*50065*/         OPC_CheckType, MVT::i32,
/*50067*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*50069*/         OPC_Scope, 25, /*->50096*/ // 2 children in Scope
/*50071*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*50074*/           OPC_EmitInteger, MVT::i32, 14, 
/*50077*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50083*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsr), 0,
                        MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*50096*/         /*Scope*/ 25, /*->50122*/
/*50097*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*50100*/           OPC_EmitInteger, MVT::i32, 14, 
/*50103*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50109*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsr), 0,
                        MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*50122*/         0, /*End of Scope*/
/*50123*/       /*Scope*/ 43, /*->50167*/
/*50124*/         OPC_MoveChild0,
/*50125*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50128*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*50130*/         OPC_MoveParent,
/*50131*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50142*/         OPC_CheckType, MVT::i32,
/*50144*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*50146*/         OPC_EmitConvertToTarget, 0,
/*50148*/         OPC_EmitInteger, MVT::i32, 14, 
/*50151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50154*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50157*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*50167*/       0, /*End of Scope*/
/*50168*/     /*Scope*/ 44, /*->50213*/
/*50169*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50180*/       OPC_RecordChild1, // #0 = $imm
/*50181*/       OPC_MoveChild1,
/*50182*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50185*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*50187*/       OPC_MoveParent,
/*50188*/       OPC_CheckType, MVT::i32,
/*50190*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*50192*/       OPC_EmitConvertToTarget, 0,
/*50194*/       OPC_EmitInteger, MVT::i32, 14, 
/*50197*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50203*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*50213*/     /*Scope*/ 89|128,2/*345*/, /*->50560*/
/*50215*/       OPC_RecordChild0, // #0 = $Rn
/*50216*/       OPC_Scope, 113, /*->50331*/ // 3 children in Scope
/*50218*/         OPC_RecordChild1, // #1 = $shift
/*50219*/         OPC_CheckType, MVT::i32,
/*50221*/         OPC_Scope, 26, /*->50249*/ // 4 children in Scope
/*50223*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*50225*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*50228*/           OPC_EmitInteger, MVT::i32, 14, 
/*50231*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50234*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50237*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*50249*/         /*Scope*/ 26, /*->50276*/
/*50250*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*50252*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*50255*/           OPC_EmitInteger, MVT::i32, 14, 
/*50258*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50261*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50264*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*50276*/         /*Scope*/ 26, /*->50303*/
/*50277*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*50279*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*50282*/           OPC_EmitInteger, MVT::i32, 14, 
/*50285*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50288*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50291*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*50303*/         /*Scope*/ 26, /*->50330*/
/*50304*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*50306*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*50309*/           OPC_EmitInteger, MVT::i32, 14, 
/*50312*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50315*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50318*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*50330*/         0, /*End of Scope*/
/*50331*/       /*Scope*/ 81, /*->50413*/
/*50332*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*50343*/         OPC_CheckType, MVT::i32,
/*50345*/         OPC_Scope, 21, /*->50368*/ // 3 children in Scope
/*50347*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*50349*/           OPC_EmitInteger, MVT::i32, 14, 
/*50352*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50355*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50358*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNr), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*50368*/         /*Scope*/ 21, /*->50390*/
/*50369*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*50371*/           OPC_EmitInteger, MVT::i32, 14, 
/*50374*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50377*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50380*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNr), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*50390*/         /*Scope*/ 21, /*->50412*/
/*50391*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50393*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*50396*/           OPC_EmitInteger, MVT::i32, 14, 
/*50399*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50402*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMVN), 0,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*50412*/         0, /*End of Scope*/
/*50413*/       /*Scope*/ 16|128,1/*144*/, /*->50559*/
/*50415*/         OPC_RecordChild1, // #1 = $imm
/*50416*/         OPC_Scope, 66, /*->50484*/ // 2 children in Scope
/*50418*/           OPC_MoveChild1,
/*50419*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*50422*/           OPC_Scope, 29, /*->50453*/ // 2 children in Scope
/*50424*/             OPC_CheckPredicate, 7, // Predicate_mod_imm
/*50426*/             OPC_MoveParent,
/*50427*/             OPC_CheckType, MVT::i32,
/*50429*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*50431*/             OPC_EmitConvertToTarget, 1,
/*50433*/             OPC_EmitInteger, MVT::i32, 14, 
/*50436*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50439*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50442*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::EORri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*50453*/           /*Scope*/ 29, /*->50483*/
/*50454*/             OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*50456*/             OPC_MoveParent,
/*50457*/             OPC_CheckType, MVT::i32,
/*50459*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*50461*/             OPC_EmitConvertToTarget, 1,
/*50463*/             OPC_EmitInteger, MVT::i32, 14, 
/*50466*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50469*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50472*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*50483*/           0, /*End of Scope*/
/*50484*/         /*Scope*/ 73, /*->50558*/
/*50485*/           OPC_CheckType, MVT::i32,
/*50487*/           OPC_Scope, 22, /*->50511*/ // 3 children in Scope
/*50489*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*50491*/             OPC_EmitInteger, MVT::i32, 14, 
/*50494*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50497*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50500*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*50511*/           /*Scope*/ 22, /*->50534*/
/*50512*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*50514*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*50517*/             OPC_EmitInteger, MVT::i32, 14, 
/*50520*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50523*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tEOR), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*50534*/           /*Scope*/ 22, /*->50557*/
/*50535*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*50537*/             OPC_EmitInteger, MVT::i32, 14, 
/*50540*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50543*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50546*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*50557*/           0, /*End of Scope*/
/*50558*/         0, /*End of Scope*/
/*50559*/       0, /*End of Scope*/
/*50560*/     /*Scope*/ 121|128,7/*1017*/, /*->51579*/
/*50562*/       OPC_MoveChild0,
/*50563*/       OPC_SwitchOpcode /*3 cases */, 32|128,5/*672*/, TARGET_VAL(ISD::BITCAST),// ->51240
/*50568*/         OPC_MoveChild0,
/*50569*/         OPC_SwitchOpcode /*2 cases */, 63|128,2/*319*/, TARGET_VAL(ARMISD::VSHRs),// ->50893
/*50574*/           OPC_MoveChild0,
/*50575*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*50578*/           OPC_MoveChild0,
/*50579*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50582*/           OPC_RecordChild0, // #0 = $opA
/*50583*/           OPC_MoveParent,
/*50584*/           OPC_MoveChild1,
/*50585*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50588*/           OPC_RecordChild0, // #1 = $opB
/*50589*/           OPC_MoveParent,
/*50590*/           OPC_MoveParent,
/*50591*/           OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::v8i16,// ->50742
/*50595*/             OPC_CheckChild1Integer, 15, 
/*50597*/             OPC_MoveParent,
/*50598*/             OPC_MoveParent,
/*50599*/             OPC_MoveChild1,
/*50600*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*50603*/             OPC_MoveChild0,
/*50604*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*50607*/             OPC_MoveChild0,
/*50608*/             OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SUB),// ->50675
/*50612*/               OPC_MoveChild0,
/*50613*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50616*/               OPC_CheckChild0Same, 0,
/*50618*/               OPC_MoveParent,
/*50619*/               OPC_MoveChild1,
/*50620*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50623*/               OPC_CheckChild0Same, 1,
/*50625*/               OPC_MoveParent,
/*50626*/               OPC_MoveParent,
/*50627*/               OPC_MoveChild1,
/*50628*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*50631*/               OPC_MoveChild0,
/*50632*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*50635*/               OPC_MoveChild0,
/*50636*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50639*/               OPC_CheckChild0Same, 0,
/*50641*/               OPC_MoveParent,
/*50642*/               OPC_MoveChild1,
/*50643*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50646*/               OPC_CheckChild0Same, 1,
/*50648*/               OPC_MoveParent,
/*50649*/               OPC_MoveParent,
/*50650*/               OPC_CheckChild1Integer, 15, 
/*50652*/               OPC_MoveParent,
/*50653*/               OPC_CheckType, MVT::v8i16,
/*50655*/               OPC_MoveParent,
/*50656*/               OPC_MoveParent,
/*50657*/               OPC_CheckType, MVT::v4i32,
/*50659*/               OPC_EmitInteger, MVT::i32, 14, 
/*50662*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50665*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                            MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)))) - Complexity = 55
                        // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*50675*/             /*SwitchOpcode*/ 63, TARGET_VAL(ARMISD::VSHRs),// ->50741
/*50678*/               OPC_MoveChild0,
/*50679*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*50682*/               OPC_MoveChild0,
/*50683*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50686*/               OPC_CheckChild0Same, 0,
/*50688*/               OPC_MoveParent,
/*50689*/               OPC_MoveChild1,
/*50690*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50693*/               OPC_CheckChild0Same, 1,
/*50695*/               OPC_MoveParent,
/*50696*/               OPC_MoveParent,
/*50697*/               OPC_CheckChild1Integer, 15, 
/*50699*/               OPC_MoveParent,
/*50700*/               OPC_MoveChild1,
/*50701*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*50704*/               OPC_MoveChild0,
/*50705*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50708*/               OPC_CheckChild0Same, 0,
/*50710*/               OPC_MoveParent,
/*50711*/               OPC_MoveChild1,
/*50712*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50715*/               OPC_CheckChild0Same, 1,
/*50717*/               OPC_MoveParent,
/*50718*/               OPC_MoveParent,
/*50719*/               OPC_CheckType, MVT::v8i16,
/*50721*/               OPC_MoveParent,
/*50722*/               OPC_MoveParent,
/*50723*/               OPC_CheckType, MVT::v4i32,
/*50725*/               OPC_EmitInteger, MVT::i32, 14, 
/*50728*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50731*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                            MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB))))) - Complexity = 55
                        // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*50741*/             0, // EndSwitchOpcode
/*50742*/           /*SwitchType*/ 19|128,1/*147*/, MVT::v2i64,// ->50892
/*50745*/             OPC_CheckChild1Integer, 63, 
/*50747*/             OPC_MoveParent,
/*50748*/             OPC_MoveParent,
/*50749*/             OPC_MoveChild1,
/*50750*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*50753*/             OPC_MoveChild0,
/*50754*/             OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*50757*/             OPC_MoveChild0,
/*50758*/             OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SUB),// ->50825
/*50762*/               OPC_MoveChild0,
/*50763*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50766*/               OPC_CheckChild0Same, 0,
/*50768*/               OPC_MoveParent,
/*50769*/               OPC_MoveChild1,
/*50770*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50773*/               OPC_CheckChild0Same, 1,
/*50775*/               OPC_MoveParent,
/*50776*/               OPC_MoveParent,
/*50777*/               OPC_MoveChild1,
/*50778*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*50781*/               OPC_MoveChild0,
/*50782*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*50785*/               OPC_MoveChild0,
/*50786*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50789*/               OPC_CheckChild0Same, 0,
/*50791*/               OPC_MoveParent,
/*50792*/               OPC_MoveChild1,
/*50793*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50796*/               OPC_CheckChild0Same, 1,
/*50798*/               OPC_MoveParent,
/*50799*/               OPC_MoveParent,
/*50800*/               OPC_CheckChild1Integer, 63, 
/*50802*/               OPC_MoveParent,
/*50803*/               OPC_CheckType, MVT::v2i64,
/*50805*/               OPC_MoveParent,
/*50806*/               OPC_MoveParent,
/*50807*/               OPC_CheckType, MVT::v4i32,
/*50809*/               OPC_EmitInteger, MVT::i32, 14, 
/*50812*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50815*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                            MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)))) - Complexity = 55
                        // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*50825*/             /*SwitchOpcode*/ 63, TARGET_VAL(ARMISD::VSHRs),// ->50891
/*50828*/               OPC_MoveChild0,
/*50829*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*50832*/               OPC_MoveChild0,
/*50833*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50836*/               OPC_CheckChild0Same, 0,
/*50838*/               OPC_MoveParent,
/*50839*/               OPC_MoveChild1,
/*50840*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50843*/               OPC_CheckChild0Same, 1,
/*50845*/               OPC_MoveParent,
/*50846*/               OPC_MoveParent,
/*50847*/               OPC_CheckChild1Integer, 63, 
/*50849*/               OPC_MoveParent,
/*50850*/               OPC_MoveChild1,
/*50851*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*50854*/               OPC_MoveChild0,
/*50855*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50858*/               OPC_CheckChild0Same, 0,
/*50860*/               OPC_MoveParent,
/*50861*/               OPC_MoveChild1,
/*50862*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50865*/               OPC_CheckChild0Same, 1,
/*50867*/               OPC_MoveParent,
/*50868*/               OPC_MoveParent,
/*50869*/               OPC_CheckType, MVT::v2i64,
/*50871*/               OPC_MoveParent,
/*50872*/               OPC_MoveParent,
/*50873*/               OPC_CheckType, MVT::v4i32,
/*50875*/               OPC_EmitInteger, MVT::i32, 14, 
/*50878*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50881*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                            MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB))))) - Complexity = 55
                        // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*50891*/             0, // EndSwitchOpcode
/*50892*/           0, // EndSwitchType
/*50893*/         /*SwitchOpcode*/ 86|128,2/*342*/, TARGET_VAL(ISD::ADD),// ->51239
/*50897*/           OPC_MoveChild0,
/*50898*/           OPC_SwitchOpcode /*2 cases */, 28|128,1/*156*/, TARGET_VAL(ISD::SUB),// ->51059
/*50903*/             OPC_MoveChild0,
/*50904*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50907*/             OPC_RecordChild0, // #0 = $opA
/*50908*/             OPC_MoveParent,
/*50909*/             OPC_MoveChild1,
/*50910*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50913*/             OPC_RecordChild0, // #1 = $opB
/*50914*/             OPC_MoveParent,
/*50915*/             OPC_MoveParent,
/*50916*/             OPC_MoveChild1,
/*50917*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*50920*/             OPC_MoveChild0,
/*50921*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*50924*/             OPC_MoveChild0,
/*50925*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50928*/             OPC_CheckChild0Same, 0,
/*50930*/             OPC_MoveParent,
/*50931*/             OPC_MoveChild1,
/*50932*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50935*/             OPC_CheckChild0Same, 1,
/*50937*/             OPC_MoveParent,
/*50938*/             OPC_MoveParent,
/*50939*/             OPC_Scope, 58, /*->50999*/ // 2 children in Scope
/*50941*/               OPC_CheckChild1Integer, 15, 
/*50943*/               OPC_MoveParent,
/*50944*/               OPC_CheckType, MVT::v8i16,
/*50946*/               OPC_MoveParent,
/*50947*/               OPC_MoveParent,
/*50948*/               OPC_MoveChild1,
/*50949*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*50952*/               OPC_MoveChild0,
/*50953*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*50956*/               OPC_MoveChild0,
/*50957*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*50960*/               OPC_MoveChild0,
/*50961*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50964*/               OPC_CheckChild0Same, 0,
/*50966*/               OPC_MoveParent,
/*50967*/               OPC_MoveChild1,
/*50968*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*50971*/               OPC_CheckChild0Same, 1,
/*50973*/               OPC_MoveParent,
/*50974*/               OPC_MoveParent,
/*50975*/               OPC_CheckChild1Integer, 15, 
/*50977*/               OPC_CheckType, MVT::v8i16,
/*50979*/               OPC_MoveParent,
/*50980*/               OPC_MoveParent,
/*50981*/               OPC_CheckType, MVT::v4i32,
/*50983*/               OPC_EmitInteger, MVT::i32, 14, 
/*50986*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50989*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                            MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                        // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*50999*/             /*Scope*/ 58, /*->51058*/
/*51000*/               OPC_CheckChild1Integer, 63, 
/*51002*/               OPC_MoveParent,
/*51003*/               OPC_CheckType, MVT::v2i64,
/*51005*/               OPC_MoveParent,
/*51006*/               OPC_MoveParent,
/*51007*/               OPC_MoveChild1,
/*51008*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*51011*/               OPC_MoveChild0,
/*51012*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*51015*/               OPC_MoveChild0,
/*51016*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*51019*/               OPC_MoveChild0,
/*51020*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51023*/               OPC_CheckChild0Same, 0,
/*51025*/               OPC_MoveParent,
/*51026*/               OPC_MoveChild1,
/*51027*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51030*/               OPC_CheckChild0Same, 1,
/*51032*/               OPC_MoveParent,
/*51033*/               OPC_MoveParent,
/*51034*/               OPC_CheckChild1Integer, 63, 
/*51036*/               OPC_CheckType, MVT::v2i64,
/*51038*/               OPC_MoveParent,
/*51039*/               OPC_MoveParent,
/*51040*/               OPC_CheckType, MVT::v4i32,
/*51042*/               OPC_EmitInteger, MVT::i32, 14, 
/*51045*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51048*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                            MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                        // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*51058*/             0, /*End of Scope*/
/*51059*/           /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ARMISD::VSHRs),// ->51238
/*51063*/             OPC_MoveChild0,
/*51064*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*51067*/             OPC_MoveChild0,
/*51068*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51071*/             OPC_RecordChild0, // #0 = $opA
/*51072*/             OPC_MoveParent,
/*51073*/             OPC_MoveChild1,
/*51074*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51077*/             OPC_RecordChild0, // #1 = $opB
/*51078*/             OPC_MoveParent,
/*51079*/             OPC_MoveParent,
/*51080*/             OPC_Scope, 77, /*->51159*/ // 2 children in Scope
/*51082*/               OPC_CheckChild1Integer, 15, 
/*51084*/               OPC_MoveParent,
/*51085*/               OPC_MoveChild1,
/*51086*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*51089*/               OPC_MoveChild0,
/*51090*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51093*/               OPC_CheckChild0Same, 0,
/*51095*/               OPC_MoveParent,
/*51096*/               OPC_MoveChild1,
/*51097*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51100*/               OPC_CheckChild0Same, 1,
/*51102*/               OPC_MoveParent,
/*51103*/               OPC_MoveParent,
/*51104*/               OPC_CheckType, MVT::v8i16,
/*51106*/               OPC_MoveParent,
/*51107*/               OPC_MoveParent,
/*51108*/               OPC_MoveChild1,
/*51109*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*51112*/               OPC_MoveChild0,
/*51113*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*51116*/               OPC_MoveChild0,
/*51117*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*51120*/               OPC_MoveChild0,
/*51121*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51124*/               OPC_CheckChild0Same, 0,
/*51126*/               OPC_MoveParent,
/*51127*/               OPC_MoveChild1,
/*51128*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51131*/               OPC_CheckChild0Same, 1,
/*51133*/               OPC_MoveParent,
/*51134*/               OPC_MoveParent,
/*51135*/               OPC_CheckChild1Integer, 15, 
/*51137*/               OPC_CheckType, MVT::v8i16,
/*51139*/               OPC_MoveParent,
/*51140*/               OPC_MoveParent,
/*51141*/               OPC_CheckType, MVT::v4i32,
/*51143*/               OPC_EmitInteger, MVT::i32, 14, 
/*51146*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51149*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                            MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                        // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*51159*/             /*Scope*/ 77, /*->51237*/
/*51160*/               OPC_CheckChild1Integer, 63, 
/*51162*/               OPC_MoveParent,
/*51163*/               OPC_MoveChild1,
/*51164*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*51167*/               OPC_MoveChild0,
/*51168*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51171*/               OPC_CheckChild0Same, 0,
/*51173*/               OPC_MoveParent,
/*51174*/               OPC_MoveChild1,
/*51175*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51178*/               OPC_CheckChild0Same, 1,
/*51180*/               OPC_MoveParent,
/*51181*/               OPC_MoveParent,
/*51182*/               OPC_CheckType, MVT::v2i64,
/*51184*/               OPC_MoveParent,
/*51185*/               OPC_MoveParent,
/*51186*/               OPC_MoveChild1,
/*51187*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*51190*/               OPC_MoveChild0,
/*51191*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*51194*/               OPC_MoveChild0,
/*51195*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*51198*/               OPC_MoveChild0,
/*51199*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51202*/               OPC_CheckChild0Same, 0,
/*51204*/               OPC_MoveParent,
/*51205*/               OPC_MoveChild1,
/*51206*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51209*/               OPC_CheckChild0Same, 1,
/*51211*/               OPC_MoveParent,
/*51212*/               OPC_MoveParent,
/*51213*/               OPC_CheckChild1Integer, 63, 
/*51215*/               OPC_CheckType, MVT::v2i64,
/*51217*/               OPC_MoveParent,
/*51218*/               OPC_MoveParent,
/*51219*/               OPC_CheckType, MVT::v4i32,
/*51221*/               OPC_EmitInteger, MVT::i32, 14, 
/*51224*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51227*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                            MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                        // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*51237*/             0, /*End of Scope*/
/*51238*/           0, // EndSwitchOpcode
/*51239*/         0, // EndSwitchOpcode
/*51240*/       /*SwitchOpcode*/ 25|128,1/*153*/, TARGET_VAL(ARMISD::VSHRs),// ->51397
/*51244*/         OPC_MoveChild0,
/*51245*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*51248*/         OPC_MoveChild0,
/*51249*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51252*/         OPC_RecordChild0, // #0 = $opA
/*51253*/         OPC_MoveParent,
/*51254*/         OPC_MoveChild1,
/*51255*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51258*/         OPC_RecordChild0, // #1 = $opB
/*51259*/         OPC_MoveParent,
/*51260*/         OPC_MoveParent,
/*51261*/         OPC_CheckChild1Integer, 31, 
/*51263*/         OPC_MoveParent,
/*51264*/         OPC_MoveChild1,
/*51265*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*51268*/         OPC_MoveChild0,
/*51269*/         OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::SUB),// ->51333
/*51273*/           OPC_MoveChild0,
/*51274*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51277*/           OPC_CheckChild0Same, 0,
/*51279*/           OPC_MoveParent,
/*51280*/           OPC_MoveChild1,
/*51281*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51284*/           OPC_CheckChild0Same, 1,
/*51286*/           OPC_MoveParent,
/*51287*/           OPC_MoveParent,
/*51288*/           OPC_MoveChild1,
/*51289*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*51292*/           OPC_MoveChild0,
/*51293*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*51296*/           OPC_MoveChild0,
/*51297*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51300*/           OPC_CheckChild0Same, 0,
/*51302*/           OPC_MoveParent,
/*51303*/           OPC_MoveChild1,
/*51304*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51307*/           OPC_CheckChild0Same, 1,
/*51309*/           OPC_MoveParent,
/*51310*/           OPC_MoveParent,
/*51311*/           OPC_CheckChild1Integer, 31, 
/*51313*/           OPC_MoveParent,
/*51314*/           OPC_MoveParent,
/*51315*/           OPC_CheckType, MVT::v4i32,
/*51317*/           OPC_EmitInteger, MVT::i32, 14, 
/*51320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51323*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32))) - Complexity = 49
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*51333*/         /*SwitchOpcode*/ 60, TARGET_VAL(ARMISD::VSHRs),// ->51396
/*51336*/           OPC_MoveChild0,
/*51337*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*51340*/           OPC_MoveChild0,
/*51341*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51344*/           OPC_CheckChild0Same, 0,
/*51346*/           OPC_MoveParent,
/*51347*/           OPC_MoveChild1,
/*51348*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51351*/           OPC_CheckChild0Same, 1,
/*51353*/           OPC_MoveParent,
/*51354*/           OPC_MoveParent,
/*51355*/           OPC_CheckChild1Integer, 31, 
/*51357*/           OPC_MoveParent,
/*51358*/           OPC_MoveChild1,
/*51359*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*51362*/           OPC_MoveChild0,
/*51363*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51366*/           OPC_CheckChild0Same, 0,
/*51368*/           OPC_MoveParent,
/*51369*/           OPC_MoveChild1,
/*51370*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51373*/           OPC_CheckChild0Same, 1,
/*51375*/           OPC_MoveParent,
/*51376*/           OPC_MoveParent,
/*51377*/           OPC_MoveParent,
/*51378*/           OPC_CheckType, MVT::v4i32,
/*51380*/           OPC_EmitInteger, MVT::i32, 14, 
/*51383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51386*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)))) - Complexity = 49
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*51396*/         0, // EndSwitchOpcode
/*51397*/       /*SwitchOpcode*/ 49|128,1/*177*/, TARGET_VAL(ISD::ADD),// ->51578
/*51401*/         OPC_MoveChild0,
/*51402*/         OPC_SwitchOpcode /*2 cases */, 84, TARGET_VAL(ISD::SUB),// ->51490
/*51406*/           OPC_MoveChild0,
/*51407*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51410*/           OPC_RecordChild0, // #0 = $opA
/*51411*/           OPC_MoveParent,
/*51412*/           OPC_MoveChild1,
/*51413*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51416*/           OPC_RecordChild0, // #1 = $opB
/*51417*/           OPC_MoveParent,
/*51418*/           OPC_MoveParent,
/*51419*/           OPC_MoveChild1,
/*51420*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*51423*/           OPC_MoveChild0,
/*51424*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*51427*/           OPC_MoveChild0,
/*51428*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51431*/           OPC_CheckChild0Same, 0,
/*51433*/           OPC_MoveParent,
/*51434*/           OPC_MoveChild1,
/*51435*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51438*/           OPC_CheckChild0Same, 1,
/*51440*/           OPC_MoveParent,
/*51441*/           OPC_MoveParent,
/*51442*/           OPC_CheckChild1Integer, 31, 
/*51444*/           OPC_MoveParent,
/*51445*/           OPC_MoveParent,
/*51446*/           OPC_MoveChild1,
/*51447*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*51450*/           OPC_MoveChild0,
/*51451*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*51454*/           OPC_MoveChild0,
/*51455*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51458*/           OPC_CheckChild0Same, 0,
/*51460*/           OPC_MoveParent,
/*51461*/           OPC_MoveChild1,
/*51462*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51465*/           OPC_CheckChild0Same, 1,
/*51467*/           OPC_MoveParent,
/*51468*/           OPC_MoveParent,
/*51469*/           OPC_CheckChild1Integer, 31, 
/*51471*/           OPC_MoveParent,
/*51472*/           OPC_CheckType, MVT::v4i32,
/*51474*/           OPC_EmitInteger, MVT::i32, 14, 
/*51477*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51480*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:v4i32 (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*51490*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VSHRs),// ->51577
/*51493*/           OPC_MoveChild0,
/*51494*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*51497*/           OPC_MoveChild0,
/*51498*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51501*/           OPC_RecordChild0, // #0 = $opA
/*51502*/           OPC_MoveParent,
/*51503*/           OPC_MoveChild1,
/*51504*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51507*/           OPC_RecordChild0, // #1 = $opB
/*51508*/           OPC_MoveParent,
/*51509*/           OPC_MoveParent,
/*51510*/           OPC_CheckChild1Integer, 31, 
/*51512*/           OPC_MoveParent,
/*51513*/           OPC_MoveChild1,
/*51514*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*51517*/           OPC_MoveChild0,
/*51518*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51521*/           OPC_CheckChild0Same, 0,
/*51523*/           OPC_MoveParent,
/*51524*/           OPC_MoveChild1,
/*51525*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51528*/           OPC_CheckChild0Same, 1,
/*51530*/           OPC_MoveParent,
/*51531*/           OPC_MoveParent,
/*51532*/           OPC_MoveParent,
/*51533*/           OPC_MoveChild1,
/*51534*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*51537*/           OPC_MoveChild0,
/*51538*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*51541*/           OPC_MoveChild0,
/*51542*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51545*/           OPC_CheckChild0Same, 0,
/*51547*/           OPC_MoveParent,
/*51548*/           OPC_MoveChild1,
/*51549*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*51552*/           OPC_CheckChild0Same, 1,
/*51554*/           OPC_MoveParent,
/*51555*/           OPC_MoveParent,
/*51556*/           OPC_CheckChild1Integer, 31, 
/*51558*/           OPC_MoveParent,
/*51559*/           OPC_CheckType, MVT::v4i32,
/*51561*/           OPC_EmitInteger, MVT::i32, 14, 
/*51564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51567*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB))), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*51577*/         0, // EndSwitchOpcode
/*51578*/       0, // EndSwitchOpcode
/*51579*/     /*Scope*/ 102, /*->51682*/
/*51580*/       OPC_RecordChild0, // #0 = $Vm
/*51581*/       OPC_MoveChild1,
/*51582*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*51585*/       OPC_MoveChild0,
/*51586*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*51589*/       OPC_MoveChild0,
/*51590*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*51593*/       OPC_MoveParent,
/*51594*/       OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*51596*/       OPC_SwitchType /*2 cases */, 40, MVT::v8i8,// ->51639
/*51599*/         OPC_MoveParent,
/*51600*/         OPC_MoveParent,
/*51601*/         OPC_CheckType, MVT::v2i32,
/*51603*/         OPC_Scope, 17, /*->51622*/ // 2 children in Scope
/*51605*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51607*/           OPC_EmitInteger, MVT::i32, 14, 
/*51610*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51613*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*51622*/         /*Scope*/ 15, /*->51638*/
/*51623*/           OPC_EmitInteger, MVT::i32, 14, 
/*51626*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51629*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*51638*/         0, /*End of Scope*/
/*51639*/       /*SwitchType*/ 40, MVT::v16i8,// ->51681
/*51641*/         OPC_MoveParent,
/*51642*/         OPC_MoveParent,
/*51643*/         OPC_CheckType, MVT::v4i32,
/*51645*/         OPC_Scope, 17, /*->51664*/ // 2 children in Scope
/*51647*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51649*/           OPC_EmitInteger, MVT::i32, 14, 
/*51652*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51655*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*51664*/         /*Scope*/ 15, /*->51680*/
/*51665*/           OPC_EmitInteger, MVT::i32, 14, 
/*51668*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51671*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*51680*/         0, /*End of Scope*/
/*51681*/       0, // EndSwitchType
/*51682*/     /*Scope*/ 103, /*->51786*/
/*51683*/       OPC_MoveChild0,
/*51684*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*51687*/       OPC_MoveChild0,
/*51688*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*51691*/       OPC_MoveChild0,
/*51692*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*51695*/       OPC_MoveParent,
/*51696*/       OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*51698*/       OPC_SwitchType /*2 cases */, 41, MVT::v8i8,// ->51742
/*51701*/         OPC_MoveParent,
/*51702*/         OPC_MoveParent,
/*51703*/         OPC_RecordChild1, // #0 = $Vm
/*51704*/         OPC_CheckType, MVT::v2i32,
/*51706*/         OPC_Scope, 17, /*->51725*/ // 2 children in Scope
/*51708*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51710*/           OPC_EmitInteger, MVT::i32, 14, 
/*51713*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51716*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*51725*/         /*Scope*/ 15, /*->51741*/
/*51726*/           OPC_EmitInteger, MVT::i32, 14, 
/*51729*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51732*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*51741*/         0, /*End of Scope*/
/*51742*/       /*SwitchType*/ 41, MVT::v16i8,// ->51785
/*51744*/         OPC_MoveParent,
/*51745*/         OPC_MoveParent,
/*51746*/         OPC_RecordChild1, // #0 = $Vm
/*51747*/         OPC_CheckType, MVT::v4i32,
/*51749*/         OPC_Scope, 17, /*->51768*/ // 2 children in Scope
/*51751*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51753*/           OPC_EmitInteger, MVT::i32, 14, 
/*51756*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51759*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*51768*/         /*Scope*/ 15, /*->51784*/
/*51769*/           OPC_EmitInteger, MVT::i32, 14, 
/*51772*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51775*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*51784*/         0, /*End of Scope*/
/*51785*/       0, // EndSwitchType
/*51786*/     /*Scope*/ 44, /*->51831*/
/*51787*/       OPC_RecordChild0, // #0 = $Vn
/*51788*/       OPC_RecordChild1, // #1 = $Vm
/*51789*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->51810
/*51792*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51794*/         OPC_EmitInteger, MVT::i32, 14, 
/*51797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51800*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VEORd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51810*/       /*SwitchType*/ 18, MVT::v4i32,// ->51830
/*51812*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51814*/         OPC_EmitInteger, MVT::i32, 14, 
/*51817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51820*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VEORq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51830*/       0, // EndSwitchType
/*51831*/     0, /*End of Scope*/
/*51832*/   /*SwitchOpcode*/ 92|128,8/*1116*/, TARGET_VAL(ISD::MUL),// ->52952
/*51836*/     OPC_Scope, 46|128,1/*174*/, /*->52013*/ // 10 children in Scope
/*51839*/       OPC_MoveChild0,
/*51840*/       OPC_SwitchOpcode /*2 cases */, 109, TARGET_VAL(ISD::SRA),// ->51953
/*51844*/         OPC_RecordChild0, // #0 = $Rn
/*51845*/         OPC_CheckChild1Integer, 16, 
/*51847*/         OPC_CheckChild1Type, MVT::i32,
/*51849*/         OPC_MoveParent,
/*51850*/         OPC_MoveChild1,
/*51851*/         OPC_SwitchOpcode /*2 cases */, 48, TARGET_VAL(ISD::SRA),// ->51903
/*51855*/           OPC_RecordChild0, // #1 = $Rm
/*51856*/           OPC_CheckChild1Integer, 16, 
/*51858*/           OPC_CheckChild1Type, MVT::i32,
/*51860*/           OPC_MoveParent,
/*51861*/           OPC_CheckType, MVT::i32,
/*51863*/           OPC_Scope, 18, /*->51883*/ // 2 children in Scope
/*51865*/             OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*51867*/             OPC_EmitInteger, MVT::i32, 14, 
/*51870*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51873*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTT), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*51883*/           /*Scope*/ 18, /*->51902*/
/*51884*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*51886*/             OPC_EmitInteger, MVT::i32, 14, 
/*51889*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51892*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTT), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*51902*/           0, /*End of Scope*/
/*51903*/         /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->51952
/*51906*/           OPC_RecordChild0, // #1 = $Rm
/*51907*/           OPC_MoveChild1,
/*51908*/           OPC_CheckValueType, MVT::i16,
/*51910*/           OPC_MoveParent,
/*51911*/           OPC_MoveParent,
/*51912*/           OPC_Scope, 18, /*->51932*/ // 2 children in Scope
/*51914*/             OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*51916*/             OPC_EmitInteger, MVT::i32, 14, 
/*51919*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51922*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*51932*/           /*Scope*/ 18, /*->51951*/
/*51933*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*51935*/             OPC_EmitInteger, MVT::i32, 14, 
/*51938*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51941*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTB), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*51951*/           0, /*End of Scope*/
/*51952*/         0, // EndSwitchOpcode
/*51953*/       /*SwitchOpcode*/ 56, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->52012
/*51956*/         OPC_RecordChild0, // #0 = $Rn
/*51957*/         OPC_MoveChild1,
/*51958*/         OPC_CheckValueType, MVT::i16,
/*51960*/         OPC_MoveParent,
/*51961*/         OPC_MoveParent,
/*51962*/         OPC_MoveChild1,
/*51963*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*51966*/         OPC_RecordChild0, // #1 = $Rm
/*51967*/         OPC_CheckChild1Integer, 16, 
/*51969*/         OPC_CheckChild1Type, MVT::i32,
/*51971*/         OPC_MoveParent,
/*51972*/         OPC_Scope, 18, /*->51992*/ // 2 children in Scope
/*51974*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*51976*/           OPC_EmitInteger, MVT::i32, 14, 
/*51979*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51982*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*51992*/         /*Scope*/ 18, /*->52011*/
/*51993*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*51995*/           OPC_EmitInteger, MVT::i32, 14, 
/*51998*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52001*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBT), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*52011*/         0, /*End of Scope*/
/*52012*/       0, // EndSwitchOpcode
/*52013*/     /*Scope*/ 35, /*->52049*/
/*52014*/       OPC_RecordChild0, // #0 = $a
/*52015*/       OPC_MoveChild0,
/*52016*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*52018*/       OPC_MoveParent,
/*52019*/       OPC_MoveChild1,
/*52020*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*52023*/       OPC_RecordChild0, // #1 = $b
/*52024*/       OPC_CheckChild1Integer, 16, 
/*52026*/       OPC_CheckChild1Type, MVT::i32,
/*52028*/       OPC_MoveParent,
/*52029*/       OPC_CheckType, MVT::i32,
/*52031*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*52033*/       OPC_EmitInteger, MVT::i32, 14, 
/*52036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52039*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*52049*/     /*Scope*/ 35, /*->52085*/
/*52050*/       OPC_MoveChild0,
/*52051*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*52054*/       OPC_RecordChild0, // #0 = $a
/*52055*/       OPC_CheckChild1Integer, 16, 
/*52057*/       OPC_CheckChild1Type, MVT::i32,
/*52059*/       OPC_MoveParent,
/*52060*/       OPC_RecordChild1, // #1 = $b
/*52061*/       OPC_MoveChild1,
/*52062*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*52064*/       OPC_MoveParent,
/*52065*/       OPC_CheckType, MVT::i32,
/*52067*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*52069*/       OPC_EmitInteger, MVT::i32, 14, 
/*52072*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52075*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*52085*/     /*Scope*/ 35, /*->52121*/
/*52086*/       OPC_RecordChild0, // #0 = $Rn
/*52087*/       OPC_MoveChild0,
/*52088*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*52090*/       OPC_MoveParent,
/*52091*/       OPC_MoveChild1,
/*52092*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*52095*/       OPC_RecordChild0, // #1 = $Rm
/*52096*/       OPC_CheckChild1Integer, 16, 
/*52098*/       OPC_CheckChild1Type, MVT::i32,
/*52100*/       OPC_MoveParent,
/*52101*/       OPC_CheckType, MVT::i32,
/*52103*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*52105*/       OPC_EmitInteger, MVT::i32, 14, 
/*52108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52111*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 12
                // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*52121*/     /*Scope*/ 96, /*->52218*/
/*52122*/       OPC_MoveChild0,
/*52123*/       OPC_SwitchOpcode /*2 cases */, 31, TARGET_VAL(ISD::SRA),// ->52158
/*52127*/         OPC_RecordChild0, // #0 = $Rn
/*52128*/         OPC_CheckChild1Integer, 16, 
/*52130*/         OPC_CheckChild1Type, MVT::i32,
/*52132*/         OPC_MoveParent,
/*52133*/         OPC_RecordChild1, // #1 = $Rm
/*52134*/         OPC_MoveChild1,
/*52135*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*52137*/         OPC_MoveParent,
/*52138*/         OPC_CheckType, MVT::i32,
/*52140*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*52142*/         OPC_EmitInteger, MVT::i32, 14, 
/*52145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52148*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$Rm) - Complexity = 12
                  // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*52158*/       /*SwitchOpcode*/ 56, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->52217
/*52161*/         OPC_RecordChild0, // #0 = $Rn
/*52162*/         OPC_MoveChild1,
/*52163*/         OPC_CheckValueType, MVT::i16,
/*52165*/         OPC_MoveParent,
/*52166*/         OPC_MoveParent,
/*52167*/         OPC_MoveChild1,
/*52168*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*52171*/         OPC_RecordChild0, // #1 = $Rm
/*52172*/         OPC_MoveChild1,
/*52173*/         OPC_CheckValueType, MVT::i16,
/*52175*/         OPC_MoveParent,
/*52176*/         OPC_MoveParent,
/*52177*/         OPC_Scope, 18, /*->52197*/ // 2 children in Scope
/*52179*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*52181*/           OPC_EmitInteger, MVT::i32, 14, 
/*52184*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52187*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*52197*/         /*Scope*/ 18, /*->52216*/
/*52198*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*52200*/           OPC_EmitInteger, MVT::i32, 14, 
/*52203*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52206*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*52216*/         0, /*End of Scope*/
/*52217*/       0, // EndSwitchOpcode
/*52218*/     /*Scope*/ 17|128,2/*273*/, /*->52493*/
/*52220*/       OPC_RecordChild0, // #0 = $a
/*52221*/       OPC_Scope, 51, /*->52274*/ // 3 children in Scope
/*52223*/         OPC_MoveChild0,
/*52224*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*52226*/         OPC_MoveParent,
/*52227*/         OPC_RecordChild1, // #1 = $b
/*52228*/         OPC_MoveChild1,
/*52229*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*52231*/         OPC_MoveParent,
/*52232*/         OPC_CheckType, MVT::i32,
/*52234*/         OPC_Scope, 18, /*->52254*/ // 2 children in Scope
/*52236*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*52238*/           OPC_EmitInteger, MVT::i32, 14, 
/*52241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52244*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*52254*/         /*Scope*/ 18, /*->52273*/
/*52255*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*52257*/           OPC_EmitInteger, MVT::i32, 14, 
/*52260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52263*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rm, GPR:i32<<P:Predicate_sext_16_node>>:$Rn) - Complexity = 5
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*52273*/         0, /*End of Scope*/
/*52274*/       /*Scope*/ 93, /*->52368*/
/*52275*/         OPC_RecordChild1, // #1 = $Rm
/*52276*/         OPC_CheckType, MVT::i32,
/*52278*/         OPC_Scope, 22, /*->52302*/ // 4 children in Scope
/*52280*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*52282*/           OPC_EmitInteger, MVT::i32, 14, 
/*52285*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52288*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52291*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MUL), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*52302*/         /*Scope*/ 22, /*->52325*/
/*52303*/           OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*52305*/           OPC_EmitInteger, MVT::i32, 14, 
/*52308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52311*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52314*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MULv5), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*52325*/         /*Scope*/ 22, /*->52348*/
/*52326*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*52328*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*52331*/           OPC_EmitInteger, MVT::i32, 14, 
/*52334*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52337*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMUL), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*52348*/         /*Scope*/ 18, /*->52367*/
/*52349*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*52351*/           OPC_EmitInteger, MVT::i32, 14, 
/*52354*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52357*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MUL), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*52367*/         0, /*End of Scope*/
/*52368*/       /*Scope*/ 123, /*->52492*/
/*52369*/         OPC_MoveChild1,
/*52370*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52373*/         OPC_RecordChild0, // #1 = $Vm
/*52374*/         OPC_Scope, 57, /*->52433*/ // 2 children in Scope
/*52376*/           OPC_CheckChild0Type, MVT::v4i16,
/*52378*/           OPC_RecordChild1, // #2 = $lane
/*52379*/           OPC_MoveChild1,
/*52380*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52383*/           OPC_MoveParent,
/*52384*/           OPC_MoveParent,
/*52385*/           OPC_SwitchType /*2 cases */, 21, MVT::v4i16,// ->52409
/*52388*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52390*/             OPC_EmitConvertToTarget, 2,
/*52392*/             OPC_EmitInteger, MVT::i32, 14, 
/*52395*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52398*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*52409*/           /*SwitchType*/ 21, MVT::v8i16,// ->52432
/*52411*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52413*/             OPC_EmitConvertToTarget, 2,
/*52415*/             OPC_EmitInteger, MVT::i32, 14, 
/*52418*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52421*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*52432*/           0, // EndSwitchType
/*52433*/         /*Scope*/ 57, /*->52491*/
/*52434*/           OPC_CheckChild0Type, MVT::v2i32,
/*52436*/           OPC_RecordChild1, // #2 = $lane
/*52437*/           OPC_MoveChild1,
/*52438*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52441*/           OPC_MoveParent,
/*52442*/           OPC_MoveParent,
/*52443*/           OPC_SwitchType /*2 cases */, 21, MVT::v2i32,// ->52467
/*52446*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52448*/             OPC_EmitConvertToTarget, 2,
/*52450*/             OPC_EmitInteger, MVT::i32, 14, 
/*52453*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52456*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*52467*/           /*SwitchType*/ 21, MVT::v4i32,// ->52490
/*52469*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52471*/             OPC_EmitConvertToTarget, 2,
/*52473*/             OPC_EmitInteger, MVT::i32, 14, 
/*52476*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52479*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*52490*/           0, // EndSwitchType
/*52491*/         0, /*End of Scope*/
/*52492*/       0, /*End of Scope*/
/*52493*/     /*Scope*/ 125, /*->52619*/
/*52494*/       OPC_MoveChild0,
/*52495*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52498*/       OPC_RecordChild0, // #0 = $Vm
/*52499*/       OPC_Scope, 58, /*->52559*/ // 2 children in Scope
/*52501*/         OPC_CheckChild0Type, MVT::v4i16,
/*52503*/         OPC_RecordChild1, // #1 = $lane
/*52504*/         OPC_MoveChild1,
/*52505*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52508*/         OPC_MoveParent,
/*52509*/         OPC_MoveParent,
/*52510*/         OPC_RecordChild1, // #2 = $Vn
/*52511*/         OPC_SwitchType /*2 cases */, 21, MVT::v4i16,// ->52535
/*52514*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52516*/           OPC_EmitConvertToTarget, 1,
/*52518*/           OPC_EmitInteger, MVT::i32, 14, 
/*52521*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52524*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*52535*/         /*SwitchType*/ 21, MVT::v8i16,// ->52558
/*52537*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52539*/           OPC_EmitConvertToTarget, 1,
/*52541*/           OPC_EmitInteger, MVT::i32, 14, 
/*52544*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52547*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*52558*/         0, // EndSwitchType
/*52559*/       /*Scope*/ 58, /*->52618*/
/*52560*/         OPC_CheckChild0Type, MVT::v2i32,
/*52562*/         OPC_RecordChild1, // #1 = $lane
/*52563*/         OPC_MoveChild1,
/*52564*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52567*/         OPC_MoveParent,
/*52568*/         OPC_MoveParent,
/*52569*/         OPC_RecordChild1, // #2 = $Vn
/*52570*/         OPC_SwitchType /*2 cases */, 21, MVT::v2i32,// ->52594
/*52573*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52575*/           OPC_EmitConvertToTarget, 1,
/*52577*/           OPC_EmitInteger, MVT::i32, 14, 
/*52580*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52583*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*52594*/         /*SwitchType*/ 21, MVT::v4i32,// ->52617
/*52596*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52598*/           OPC_EmitConvertToTarget, 1,
/*52600*/           OPC_EmitInteger, MVT::i32, 14, 
/*52603*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52606*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*52617*/         0, // EndSwitchType
/*52618*/       0, /*End of Scope*/
/*52619*/     /*Scope*/ 102, /*->52722*/
/*52620*/       OPC_RecordChild0, // #0 = $src1
/*52621*/       OPC_MoveChild1,
/*52622*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52625*/       OPC_RecordChild0, // #1 = $src2
/*52626*/       OPC_Scope, 46, /*->52674*/ // 2 children in Scope
/*52628*/         OPC_CheckChild0Type, MVT::v8i16,
/*52630*/         OPC_RecordChild1, // #2 = $lane
/*52631*/         OPC_MoveChild1,
/*52632*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52635*/         OPC_MoveParent,
/*52636*/         OPC_MoveParent,
/*52637*/         OPC_CheckType, MVT::v8i16,
/*52639*/         OPC_EmitConvertToTarget, 2,
/*52641*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*52644*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*52652*/         OPC_EmitConvertToTarget, 2,
/*52654*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*52657*/         OPC_EmitInteger, MVT::i32, 14, 
/*52660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52663*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                      MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*52674*/       /*Scope*/ 46, /*->52721*/
/*52675*/         OPC_CheckChild0Type, MVT::v4i32,
/*52677*/         OPC_RecordChild1, // #2 = $lane
/*52678*/         OPC_MoveChild1,
/*52679*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52682*/         OPC_MoveParent,
/*52683*/         OPC_MoveParent,
/*52684*/         OPC_CheckType, MVT::v4i32,
/*52686*/         OPC_EmitConvertToTarget, 2,
/*52688*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*52691*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*52699*/         OPC_EmitConvertToTarget, 2,
/*52701*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*52704*/         OPC_EmitInteger, MVT::i32, 14, 
/*52707*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52710*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*52721*/       0, /*End of Scope*/
/*52722*/     /*Scope*/ 103, /*->52826*/
/*52723*/       OPC_MoveChild0,
/*52724*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52727*/       OPC_RecordChild0, // #0 = $src2
/*52728*/       OPC_Scope, 47, /*->52777*/ // 2 children in Scope
/*52730*/         OPC_CheckChild0Type, MVT::v8i16,
/*52732*/         OPC_RecordChild1, // #1 = $lane
/*52733*/         OPC_MoveChild1,
/*52734*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52737*/         OPC_MoveParent,
/*52738*/         OPC_MoveParent,
/*52739*/         OPC_RecordChild1, // #2 = $src1
/*52740*/         OPC_CheckType, MVT::v8i16,
/*52742*/         OPC_EmitConvertToTarget, 1,
/*52744*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*52747*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*52755*/         OPC_EmitConvertToTarget, 1,
/*52757*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*52760*/         OPC_EmitInteger, MVT::i32, 14, 
/*52763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52766*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                      MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*52777*/       /*Scope*/ 47, /*->52825*/
/*52778*/         OPC_CheckChild0Type, MVT::v4i32,
/*52780*/         OPC_RecordChild1, // #1 = $lane
/*52781*/         OPC_MoveChild1,
/*52782*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52785*/         OPC_MoveParent,
/*52786*/         OPC_MoveParent,
/*52787*/         OPC_RecordChild1, // #2 = $src1
/*52788*/         OPC_CheckType, MVT::v4i32,
/*52790*/         OPC_EmitConvertToTarget, 1,
/*52792*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*52795*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*52803*/         OPC_EmitConvertToTarget, 1,
/*52805*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*52808*/         OPC_EmitInteger, MVT::i32, 14, 
/*52811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52814*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                      MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*52825*/       0, /*End of Scope*/
/*52826*/     /*Scope*/ 124, /*->52951*/
/*52827*/       OPC_RecordChild0, // #0 = $Vn
/*52828*/       OPC_RecordChild1, // #1 = $Vm
/*52829*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->52850
/*52832*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52834*/         OPC_EmitInteger, MVT::i32, 14, 
/*52837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52840*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52850*/       /*SwitchType*/ 18, MVT::v4i16,// ->52870
/*52852*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52854*/         OPC_EmitInteger, MVT::i32, 14, 
/*52857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52860*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52870*/       /*SwitchType*/ 18, MVT::v2i32,// ->52890
/*52872*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52874*/         OPC_EmitInteger, MVT::i32, 14, 
/*52877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52880*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52890*/       /*SwitchType*/ 18, MVT::v16i8,// ->52910
/*52892*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52894*/         OPC_EmitInteger, MVT::i32, 14, 
/*52897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52900*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*52910*/       /*SwitchType*/ 18, MVT::v8i16,// ->52930
/*52912*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52914*/         OPC_EmitInteger, MVT::i32, 14, 
/*52917*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52920*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*52930*/       /*SwitchType*/ 18, MVT::v4i32,// ->52950
/*52932*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52934*/         OPC_EmitInteger, MVT::i32, 14, 
/*52937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52940*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*52950*/       0, // EndSwitchType
/*52951*/     0, /*End of Scope*/
/*52952*/   /*SwitchOpcode*/ 25|128,5/*665*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->53621
/*52956*/     OPC_RecordMemRef,
/*52957*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*52958*/     OPC_RecordChild1, // #1 = $addr
/*52959*/     OPC_CheckChild1Type, MVT::i32,
/*52961*/     OPC_CheckType, MVT::i32,
/*52963*/     OPC_Scope, 25, /*->52990*/ // 20 children in Scope
/*52965*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_8
/*52967*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_acquire_8
/*52969*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52971*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*52974*/       OPC_EmitMergeInputChains1_0,
/*52975*/       OPC_EmitInteger, MVT::i32, 14, 
/*52978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52981*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*52990*/     /*Scope*/ 25, /*->53016*/
/*52991*/       OPC_CheckPredicate, 71, // Predicate_atomic_load_16
/*52993*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_acquire_16
/*52995*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*52997*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*53000*/       OPC_EmitMergeInputChains1_0,
/*53001*/       OPC_EmitInteger, MVT::i32, 14, 
/*53004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53007*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*53016*/     /*Scope*/ 25, /*->53042*/
/*53017*/       OPC_CheckPredicate, 72, // Predicate_atomic_load_32
/*53019*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_acquire_32
/*53021*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53023*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*53026*/       OPC_EmitMergeInputChains1_0,
/*53027*/       OPC_EmitInteger, MVT::i32, 14, 
/*53030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53033*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*53042*/     /*Scope*/ 25, /*->53068*/
/*53043*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_8
/*53045*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_acquire_8
/*53047*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*53049*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*53052*/       OPC_EmitMergeInputChains1_0,
/*53053*/       OPC_EmitInteger, MVT::i32, 14, 
/*53056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53059*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*53068*/     /*Scope*/ 25, /*->53094*/
/*53069*/       OPC_CheckPredicate, 71, // Predicate_atomic_load_16
/*53071*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_acquire_16
/*53073*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*53075*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*53078*/       OPC_EmitMergeInputChains1_0,
/*53079*/       OPC_EmitInteger, MVT::i32, 14, 
/*53082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53085*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*53094*/     /*Scope*/ 25, /*->53120*/
/*53095*/       OPC_CheckPredicate, 72, // Predicate_atomic_load_32
/*53097*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_acquire_32
/*53099*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*53101*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*53104*/       OPC_EmitMergeInputChains1_0,
/*53105*/       OPC_EmitInteger, MVT::i32, 14, 
/*53108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53111*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*53120*/     /*Scope*/ 25, /*->53146*/
/*53121*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_8
/*53123*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53125*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*53128*/       OPC_EmitMergeInputChains1_0,
/*53129*/       OPC_EmitInteger, MVT::i32, 14, 
/*53132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53135*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*53146*/     /*Scope*/ 25, /*->53172*/
/*53147*/       OPC_CheckPredicate, 71, // Predicate_atomic_load_16
/*53149*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53151*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*53154*/       OPC_EmitMergeInputChains1_0,
/*53155*/       OPC_EmitInteger, MVT::i32, 14, 
/*53158*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53161*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*53172*/     /*Scope*/ 25, /*->53198*/
/*53173*/       OPC_CheckPredicate, 72, // Predicate_atomic_load_32
/*53175*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53177*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*53180*/       OPC_EmitMergeInputChains1_0,
/*53181*/       OPC_EmitInteger, MVT::i32, 14, 
/*53184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53187*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*53198*/     /*Scope*/ 25, /*->53224*/
/*53199*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_8
/*53201*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*53203*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*53206*/       OPC_EmitMergeInputChains1_0,
/*53207*/       OPC_EmitInteger, MVT::i32, 14, 
/*53210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53213*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*53224*/     /*Scope*/ 25, /*->53250*/
/*53225*/       OPC_CheckPredicate, 71, // Predicate_atomic_load_16
/*53227*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*53229*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*53232*/       OPC_EmitMergeInputChains1_0,
/*53233*/       OPC_EmitInteger, MVT::i32, 14, 
/*53236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53239*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*53250*/     /*Scope*/ 25, /*->53276*/
/*53251*/       OPC_CheckPredicate, 72, // Predicate_atomic_load_32
/*53253*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*53255*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*53258*/       OPC_EmitMergeInputChains1_0,
/*53259*/       OPC_EmitInteger, MVT::i32, 14, 
/*53262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53265*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*53276*/     /*Scope*/ 24, /*->53301*/
/*53277*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_8
/*53279*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53281*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*53284*/       OPC_EmitMergeInputChains1_0,
/*53285*/       OPC_EmitInteger, MVT::i32, 14, 
/*53288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53291*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*53301*/     /*Scope*/ 24, /*->53326*/
/*53302*/       OPC_CheckPredicate, 72, // Predicate_atomic_load_32
/*53304*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53306*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*53309*/       OPC_EmitMergeInputChains1_0,
/*53310*/       OPC_EmitInteger, MVT::i32, 14, 
/*53313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53316*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*53326*/     /*Scope*/ 48, /*->53375*/
/*53327*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_8
/*53329*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53331*/       OPC_Scope, 20, /*->53353*/ // 2 children in Scope
/*53333*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*53336*/         OPC_EmitMergeInputChains1_0,
/*53337*/         OPC_EmitInteger, MVT::i32, 14, 
/*53340*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53343*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*53353*/       /*Scope*/ 20, /*->53374*/
/*53354*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*53357*/         OPC_EmitMergeInputChains1_0,
/*53358*/         OPC_EmitInteger, MVT::i32, 14, 
/*53361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53364*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$src)
/*53374*/       0, /*End of Scope*/
/*53375*/     /*Scope*/ 48, /*->53424*/
/*53376*/       OPC_CheckPredicate, 71, // Predicate_atomic_load_16
/*53378*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53380*/       OPC_Scope, 20, /*->53402*/ // 2 children in Scope
/*53382*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*53385*/         OPC_EmitMergeInputChains1_0,
/*53386*/         OPC_EmitInteger, MVT::i32, 14, 
/*53389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53392*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*53402*/       /*Scope*/ 20, /*->53423*/
/*53403*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*53406*/         OPC_EmitMergeInputChains1_0,
/*53407*/         OPC_EmitInteger, MVT::i32, 14, 
/*53410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53413*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$src)
/*53423*/       0, /*End of Scope*/
/*53424*/     /*Scope*/ 48, /*->53473*/
/*53425*/       OPC_CheckPredicate, 72, // Predicate_atomic_load_32
/*53427*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*53429*/       OPC_Scope, 20, /*->53451*/ // 2 children in Scope
/*53431*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*53434*/         OPC_EmitMergeInputChains1_0,
/*53435*/         OPC_EmitInteger, MVT::i32, 14, 
/*53438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53441*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*53451*/       /*Scope*/ 20, /*->53472*/
/*53452*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*53455*/         OPC_EmitMergeInputChains1_0,
/*53456*/         OPC_EmitInteger, MVT::i32, 14, 
/*53459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53462*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rr:i32:$src)
/*53472*/       0, /*End of Scope*/
/*53473*/     /*Scope*/ 48, /*->53522*/
/*53474*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_8
/*53476*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*53478*/       OPC_Scope, 20, /*->53500*/ // 2 children in Scope
/*53480*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*53483*/         OPC_EmitMergeInputChains1_0,
/*53484*/         OPC_EmitInteger, MVT::i32, 14, 
/*53487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53490*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*53500*/       /*Scope*/ 20, /*->53521*/
/*53501*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*53504*/         OPC_EmitMergeInputChains1_0,
/*53505*/         OPC_EmitInteger, MVT::i32, 14, 
/*53508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53511*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*53521*/       0, /*End of Scope*/
/*53522*/     /*Scope*/ 48, /*->53571*/
/*53523*/       OPC_CheckPredicate, 71, // Predicate_atomic_load_16
/*53525*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*53527*/       OPC_Scope, 20, /*->53549*/ // 2 children in Scope
/*53529*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*53532*/         OPC_EmitMergeInputChains1_0,
/*53533*/         OPC_EmitInteger, MVT::i32, 14, 
/*53536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53539*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*53549*/       /*Scope*/ 20, /*->53570*/
/*53550*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*53553*/         OPC_EmitMergeInputChains1_0,
/*53554*/         OPC_EmitInteger, MVT::i32, 14, 
/*53557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53560*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*53570*/       0, /*End of Scope*/
/*53571*/     /*Scope*/ 48, /*->53620*/
/*53572*/       OPC_CheckPredicate, 72, // Predicate_atomic_load_32
/*53574*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*53576*/       OPC_Scope, 20, /*->53598*/ // 2 children in Scope
/*53578*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*53581*/         OPC_EmitMergeInputChains1_0,
/*53582*/         OPC_EmitInteger, MVT::i32, 14, 
/*53585*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53588*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*53598*/       /*Scope*/ 20, /*->53619*/
/*53599*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*53602*/         OPC_EmitMergeInputChains1_0,
/*53603*/         OPC_EmitInteger, MVT::i32, 14, 
/*53606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53609*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*53619*/       0, /*End of Scope*/
/*53620*/     0, /*End of Scope*/
/*53621*/   /*SwitchOpcode*/ 26|128,5/*666*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->54291
/*53625*/     OPC_RecordMemRef,
/*53626*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*53627*/     OPC_RecordChild1, // #1 = $addr
/*53628*/     OPC_CheckChild1Type, MVT::i32,
/*53630*/     OPC_RecordChild2, // #2 = $val
/*53631*/     OPC_CheckChild2Type, MVT::i32,
/*53633*/     OPC_Scope, 25, /*->53660*/ // 20 children in Scope
/*53635*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_8
/*53637*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_release_8
/*53639*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53641*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*53644*/       OPC_EmitMergeInputChains1_0,
/*53645*/       OPC_EmitInteger, MVT::i32, 14, 
/*53648*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53651*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*53660*/     /*Scope*/ 25, /*->53686*/
/*53661*/       OPC_CheckPredicate, 75, // Predicate_atomic_store_16
/*53663*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_release_16
/*53665*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53667*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*53670*/       OPC_EmitMergeInputChains1_0,
/*53671*/       OPC_EmitInteger, MVT::i32, 14, 
/*53674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53677*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*53686*/     /*Scope*/ 25, /*->53712*/
/*53687*/       OPC_CheckPredicate, 76, // Predicate_atomic_store_32
/*53689*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_release_32
/*53691*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53693*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*53696*/       OPC_EmitMergeInputChains1_0,
/*53697*/       OPC_EmitInteger, MVT::i32, 14, 
/*53700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53703*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*53712*/     /*Scope*/ 25, /*->53738*/
/*53713*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_8
/*53715*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_release_8
/*53717*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*53719*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*53722*/       OPC_EmitMergeInputChains1_0,
/*53723*/       OPC_EmitInteger, MVT::i32, 14, 
/*53726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53729*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*53738*/     /*Scope*/ 25, /*->53764*/
/*53739*/       OPC_CheckPredicate, 75, // Predicate_atomic_store_16
/*53741*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_release_16
/*53743*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*53745*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*53748*/       OPC_EmitMergeInputChains1_0,
/*53749*/       OPC_EmitInteger, MVT::i32, 14, 
/*53752*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53755*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*53764*/     /*Scope*/ 25, /*->53790*/
/*53765*/       OPC_CheckPredicate, 76, // Predicate_atomic_store_32
/*53767*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_release_32
/*53769*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*53771*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*53774*/       OPC_EmitMergeInputChains1_0,
/*53775*/       OPC_EmitInteger, MVT::i32, 14, 
/*53778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53781*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*53790*/     /*Scope*/ 25, /*->53816*/
/*53791*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_8
/*53793*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53795*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*53798*/       OPC_EmitMergeInputChains1_0,
/*53799*/       OPC_EmitInteger, MVT::i32, 14, 
/*53802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53805*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*53816*/     /*Scope*/ 25, /*->53842*/
/*53817*/       OPC_CheckPredicate, 75, // Predicate_atomic_store_16
/*53819*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53821*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*53824*/       OPC_EmitMergeInputChains1_0,
/*53825*/       OPC_EmitInteger, MVT::i32, 14, 
/*53828*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53831*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*53842*/     /*Scope*/ 25, /*->53868*/
/*53843*/       OPC_CheckPredicate, 76, // Predicate_atomic_store_32
/*53845*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53847*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*53850*/       OPC_EmitMergeInputChains1_0,
/*53851*/       OPC_EmitInteger, MVT::i32, 14, 
/*53854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53857*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*53868*/     /*Scope*/ 25, /*->53894*/
/*53869*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_8
/*53871*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*53873*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*53876*/       OPC_EmitMergeInputChains1_0,
/*53877*/       OPC_EmitInteger, MVT::i32, 14, 
/*53880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53883*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*53894*/     /*Scope*/ 25, /*->53920*/
/*53895*/       OPC_CheckPredicate, 75, // Predicate_atomic_store_16
/*53897*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*53899*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*53902*/       OPC_EmitMergeInputChains1_0,
/*53903*/       OPC_EmitInteger, MVT::i32, 14, 
/*53906*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53909*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*53920*/     /*Scope*/ 25, /*->53946*/
/*53921*/       OPC_CheckPredicate, 76, // Predicate_atomic_store_32
/*53923*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*53925*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*53928*/       OPC_EmitMergeInputChains1_0,
/*53929*/       OPC_EmitInteger, MVT::i32, 14, 
/*53932*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53935*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*53946*/     /*Scope*/ 24, /*->53971*/
/*53947*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_8
/*53949*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53951*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*53954*/       OPC_EmitMergeInputChains1_0,
/*53955*/       OPC_EmitInteger, MVT::i32, 14, 
/*53958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53961*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*53971*/     /*Scope*/ 24, /*->53996*/
/*53972*/       OPC_CheckPredicate, 76, // Predicate_atomic_store_32
/*53974*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*53976*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*53979*/       OPC_EmitMergeInputChains1_0,
/*53980*/       OPC_EmitInteger, MVT::i32, 14, 
/*53983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53986*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*53996*/     /*Scope*/ 48, /*->54045*/
/*53997*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_8
/*53999*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54001*/       OPC_Scope, 20, /*->54023*/ // 2 children in Scope
/*54003*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*54006*/         OPC_EmitMergeInputChains1_0,
/*54007*/         OPC_EmitInteger, MVT::i32, 14, 
/*54010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54013*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*54023*/       /*Scope*/ 20, /*->54044*/
/*54024*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*54027*/         OPC_EmitMergeInputChains1_0,
/*54028*/         OPC_EmitInteger, MVT::i32, 14, 
/*54031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54034*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*54044*/       0, /*End of Scope*/
/*54045*/     /*Scope*/ 48, /*->54094*/
/*54046*/       OPC_CheckPredicate, 75, // Predicate_atomic_store_16
/*54048*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54050*/       OPC_Scope, 20, /*->54072*/ // 2 children in Scope
/*54052*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*54055*/         OPC_EmitMergeInputChains1_0,
/*54056*/         OPC_EmitInteger, MVT::i32, 14, 
/*54059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54062*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*54072*/       /*Scope*/ 20, /*->54093*/
/*54073*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*54076*/         OPC_EmitMergeInputChains1_0,
/*54077*/         OPC_EmitInteger, MVT::i32, 14, 
/*54080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54083*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*54093*/       0, /*End of Scope*/
/*54094*/     /*Scope*/ 48, /*->54143*/
/*54095*/       OPC_CheckPredicate, 76, // Predicate_atomic_store_32
/*54097*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54099*/       OPC_Scope, 20, /*->54121*/ // 2 children in Scope
/*54101*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*54104*/         OPC_EmitMergeInputChains1_0,
/*54105*/         OPC_EmitInteger, MVT::i32, 14, 
/*54108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54111*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*54121*/       /*Scope*/ 20, /*->54142*/
/*54122*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*54125*/         OPC_EmitMergeInputChains1_0,
/*54126*/         OPC_EmitInteger, MVT::i32, 14, 
/*54129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54132*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*54142*/       0, /*End of Scope*/
/*54143*/     /*Scope*/ 48, /*->54192*/
/*54144*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_8
/*54146*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*54148*/       OPC_Scope, 20, /*->54170*/ // 2 children in Scope
/*54150*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*54153*/         OPC_EmitMergeInputChains1_0,
/*54154*/         OPC_EmitInteger, MVT::i32, 14, 
/*54157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54160*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*54170*/       /*Scope*/ 20, /*->54191*/
/*54171*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*54174*/         OPC_EmitMergeInputChains1_0,
/*54175*/         OPC_EmitInteger, MVT::i32, 14, 
/*54178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54181*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*54191*/       0, /*End of Scope*/
/*54192*/     /*Scope*/ 48, /*->54241*/
/*54193*/       OPC_CheckPredicate, 75, // Predicate_atomic_store_16
/*54195*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*54197*/       OPC_Scope, 20, /*->54219*/ // 2 children in Scope
/*54199*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*54202*/         OPC_EmitMergeInputChains1_0,
/*54203*/         OPC_EmitInteger, MVT::i32, 14, 
/*54206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54209*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*54219*/       /*Scope*/ 20, /*->54240*/
/*54220*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*54223*/         OPC_EmitMergeInputChains1_0,
/*54224*/         OPC_EmitInteger, MVT::i32, 14, 
/*54227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54230*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*54240*/       0, /*End of Scope*/
/*54241*/     /*Scope*/ 48, /*->54290*/
/*54242*/       OPC_CheckPredicate, 76, // Predicate_atomic_store_32
/*54244*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*54246*/       OPC_Scope, 20, /*->54268*/ // 2 children in Scope
/*54248*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*54251*/         OPC_EmitMergeInputChains1_0,
/*54252*/         OPC_EmitInteger, MVT::i32, 14, 
/*54255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54258*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*54268*/       /*Scope*/ 20, /*->54289*/
/*54269*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*54272*/         OPC_EmitMergeInputChains1_0,
/*54273*/         OPC_EmitInteger, MVT::i32, 14, 
/*54276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54279*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*54289*/       0, /*End of Scope*/
/*54290*/     0, /*End of Scope*/
/*54291*/   /*SwitchOpcode*/ 21|128,2/*277*/, TARGET_VAL(ISD::ROTR),// ->54572
/*54295*/     OPC_Scope, 29, /*->54326*/ // 6 children in Scope
/*54297*/       OPC_MoveChild0,
/*54298*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*54301*/       OPC_RecordChild0, // #0 = $Rm
/*54302*/       OPC_MoveParent,
/*54303*/       OPC_CheckChild1Integer, 16, 
/*54305*/       OPC_CheckChild1Type, MVT::i32,
/*54307*/       OPC_CheckType, MVT::i32,
/*54309*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*54311*/       OPC_EmitInteger, MVT::i32, 14, 
/*54314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54317*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REV16), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*54326*/     /*Scope*/ 29, /*->54356*/
/*54327*/       OPC_RecordNode, // #0 = $src
/*54328*/       OPC_CheckType, MVT::i32,
/*54330*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*54332*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*54335*/       OPC_EmitInteger, MVT::i32, 14, 
/*54338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54344*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*54356*/     /*Scope*/ 50, /*->54407*/
/*54357*/       OPC_MoveChild0,
/*54358*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*54361*/       OPC_RecordChild0, // #0 = $Rm
/*54362*/       OPC_MoveParent,
/*54363*/       OPC_CheckChild1Integer, 16, 
/*54365*/       OPC_CheckChild1Type, MVT::i32,
/*54367*/       OPC_CheckType, MVT::i32,
/*54369*/       OPC_Scope, 17, /*->54388*/ // 2 children in Scope
/*54371*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54373*/         OPC_EmitInteger, MVT::i32, 14, 
/*54376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54379*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*54388*/       /*Scope*/ 17, /*->54406*/
/*54389*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*54391*/         OPC_EmitInteger, MVT::i32, 14, 
/*54394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54397*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REV16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*54406*/       0, /*End of Scope*/
/*54407*/     /*Scope*/ 40, /*->54448*/
/*54408*/       OPC_RecordChild0, // #0 = $lhs
/*54409*/       OPC_MoveChild1,
/*54410*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*54413*/       OPC_RecordChild0, // #1 = $rhs
/*54414*/       OPC_MoveChild1,
/*54415*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54418*/       OPC_CheckPredicate, 77, // Predicate_lo5AllOne
/*54420*/       OPC_MoveParent,
/*54421*/       OPC_CheckType, MVT::i32,
/*54423*/       OPC_MoveParent,
/*54424*/       OPC_CheckType, MVT::i32,
/*54426*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*54428*/       OPC_EmitInteger, MVT::i32, 14, 
/*54431*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54437*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORrr), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*54448*/     /*Scope*/ 28, /*->54477*/
/*54449*/       OPC_RecordNode, // #0 = $src
/*54450*/       OPC_CheckType, MVT::i32,
/*54452*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*54454*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*54457*/       OPC_EmitInteger, MVT::i32, 14, 
/*54460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54466*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*54477*/     /*Scope*/ 93, /*->54571*/
/*54478*/       OPC_RecordChild0, // #0 = $Rm
/*54479*/       OPC_RecordChild1, // #1 = $imm
/*54480*/       OPC_Scope, 35, /*->54517*/ // 2 children in Scope
/*54482*/         OPC_MoveChild1,
/*54483*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54486*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*54488*/         OPC_CheckType, MVT::i32,
/*54490*/         OPC_MoveParent,
/*54491*/         OPC_CheckType, MVT::i32,
/*54493*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*54495*/         OPC_EmitConvertToTarget, 1,
/*54497*/         OPC_EmitInteger, MVT::i32, 14, 
/*54500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54506*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*54517*/       /*Scope*/ 52, /*->54570*/
/*54518*/         OPC_CheckChild1Type, MVT::i32,
/*54520*/         OPC_CheckType, MVT::i32,
/*54522*/         OPC_Scope, 22, /*->54546*/ // 2 children in Scope
/*54524*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54526*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*54529*/           OPC_EmitInteger, MVT::i32, 14, 
/*54532*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54535*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tROR), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*54546*/         /*Scope*/ 22, /*->54569*/
/*54547*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*54549*/           OPC_EmitInteger, MVT::i32, 14, 
/*54552*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54555*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54558*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*54569*/         0, /*End of Scope*/
/*54570*/       0, /*End of Scope*/
/*54571*/     0, /*End of Scope*/
/*54572*/   /*SwitchOpcode*/ 14|128,2/*270*/, TARGET_VAL(ISD::SRA),// ->54846
/*54576*/     OPC_Scope, 29, /*->54607*/ // 5 children in Scope
/*54578*/       OPC_MoveChild0,
/*54579*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*54582*/       OPC_RecordChild0, // #0 = $Rm
/*54583*/       OPC_MoveParent,
/*54584*/       OPC_CheckChild1Integer, 16, 
/*54586*/       OPC_CheckChild1Type, MVT::i32,
/*54588*/       OPC_CheckType, MVT::i32,
/*54590*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*54592*/       OPC_EmitInteger, MVT::i32, 14, 
/*54595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54598*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
/*54607*/     /*Scope*/ 29, /*->54637*/
/*54608*/       OPC_RecordNode, // #0 = $src
/*54609*/       OPC_CheckType, MVT::i32,
/*54611*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*54613*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*54616*/       OPC_EmitInteger, MVT::i32, 14, 
/*54619*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54622*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54625*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*54637*/     /*Scope*/ 50, /*->54688*/
/*54638*/       OPC_MoveChild0,
/*54639*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*54642*/       OPC_RecordChild0, // #0 = $Rm
/*54643*/       OPC_MoveParent,
/*54644*/       OPC_CheckChild1Integer, 16, 
/*54646*/       OPC_CheckChild1Type, MVT::i32,
/*54648*/       OPC_CheckType, MVT::i32,
/*54650*/       OPC_Scope, 17, /*->54669*/ // 2 children in Scope
/*54652*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54654*/         OPC_EmitInteger, MVT::i32, 14, 
/*54657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54660*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tREVSH), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*54669*/       /*Scope*/ 17, /*->54687*/
/*54670*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*54672*/         OPC_EmitInteger, MVT::i32, 14, 
/*54675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54678*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*54687*/       0, /*End of Scope*/
/*54688*/     /*Scope*/ 28, /*->54717*/
/*54689*/       OPC_RecordNode, // #0 = $src
/*54690*/       OPC_CheckType, MVT::i32,
/*54692*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*54694*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*54697*/       OPC_EmitInteger, MVT::i32, 14, 
/*54700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54706*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*54717*/     /*Scope*/ 127, /*->54845*/
/*54718*/       OPC_RecordChild0, // #0 = $Rm
/*54719*/       OPC_RecordChild1, // #1 = $imm5
/*54720*/       OPC_Scope, 69, /*->54791*/ // 2 children in Scope
/*54722*/         OPC_MoveChild1,
/*54723*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54726*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*54728*/         OPC_CheckType, MVT::i32,
/*54730*/         OPC_MoveParent,
/*54731*/         OPC_CheckType, MVT::i32,
/*54733*/         OPC_Scope, 27, /*->54762*/ // 2 children in Scope
/*54735*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54737*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*54740*/           OPC_EmitConvertToTarget, 1,
/*54742*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*54745*/           OPC_EmitInteger, MVT::i32, 14, 
/*54748*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54751*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tASRri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*54762*/         /*Scope*/ 27, /*->54790*/
/*54763*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*54765*/           OPC_EmitConvertToTarget, 1,
/*54767*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*54770*/           OPC_EmitInteger, MVT::i32, 14, 
/*54773*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54776*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54779*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ASRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*54790*/         0, /*End of Scope*/
/*54791*/       /*Scope*/ 52, /*->54844*/
/*54792*/         OPC_CheckChild1Type, MVT::i32,
/*54794*/         OPC_CheckType, MVT::i32,
/*54796*/         OPC_Scope, 22, /*->54820*/ // 2 children in Scope
/*54798*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54800*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*54803*/           OPC_EmitInteger, MVT::i32, 14, 
/*54806*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54809*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tASRrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*54820*/         /*Scope*/ 22, /*->54843*/
/*54821*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*54823*/           OPC_EmitInteger, MVT::i32, 14, 
/*54826*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54829*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54832*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ASRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*54843*/         0, /*End of Scope*/
/*54844*/       0, /*End of Scope*/
/*54845*/     0, /*End of Scope*/
/*54846*/   /*SwitchOpcode*/ 110, TARGET_VAL(ARMISD::PIC_ADD),// ->54959
/*54849*/     OPC_Scope, 61, /*->54912*/ // 2 children in Scope
/*54851*/       OPC_MoveChild0,
/*54852*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*54855*/       OPC_RecordMemRef,
/*54856*/       OPC_RecordNode, // #0 = 'ld' chained node
/*54857*/       OPC_CheckFoldableChainNode,
/*54858*/       OPC_MoveChild1,
/*54859*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*54862*/       OPC_RecordChild0, // #1 = $addr
/*54863*/       OPC_MoveChild0,
/*54864*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*54867*/       OPC_MoveParent,
/*54868*/       OPC_MoveParent,
/*54869*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*54871*/       OPC_CheckPredicate, 54, // Predicate_load
/*54873*/       OPC_MoveParent,
/*54874*/       OPC_RecordChild1, // #2 = $cp
/*54875*/       OPC_MoveChild1,
/*54876*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54879*/       OPC_MoveParent,
/*54880*/       OPC_CheckType, MVT::i32,
/*54882*/       OPC_Scope, 13, /*->54897*/ // 2 children in Scope
/*54884*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*54886*/         OPC_EmitMergeInputChains1_0,
/*54887*/         OPC_EmitConvertToTarget, 2,
/*54889*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*54897*/       /*Scope*/ 13, /*->54911*/
/*54898*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*54900*/         OPC_EmitMergeInputChains1_0,
/*54901*/         OPC_EmitConvertToTarget, 2,
/*54903*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*54911*/       0, /*End of Scope*/
/*54912*/     /*Scope*/ 45, /*->54958*/
/*54913*/       OPC_RecordChild0, // #0 = $a
/*54914*/       OPC_RecordChild1, // #1 = $cp
/*54915*/       OPC_MoveChild1,
/*54916*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54919*/       OPC_MoveParent,
/*54920*/       OPC_CheckType, MVT::i32,
/*54922*/       OPC_Scope, 20, /*->54944*/ // 2 children in Scope
/*54924*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*54926*/         OPC_EmitConvertToTarget, 1,
/*54928*/         OPC_EmitInteger, MVT::i32, 14, 
/*54931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54934*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PICADD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*54944*/       /*Scope*/ 12, /*->54957*/
/*54945*/         OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*54947*/         OPC_EmitConvertToTarget, 1,
/*54949*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tPICADD), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*54957*/       0, /*End of Scope*/
/*54958*/     0, /*End of Scope*/
/*54959*/   /*SwitchOpcode*/ 61, TARGET_VAL(ARMISD::BCC_i64),// ->55023
/*54962*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*54963*/     OPC_RecordChild1, // #1 = $cc
/*54964*/     OPC_MoveChild1,
/*54965*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54968*/     OPC_MoveParent,
/*54969*/     OPC_RecordChild2, // #2 = $lhs1
/*54970*/     OPC_RecordChild3, // #3 = $lhs2
/*54971*/     OPC_Scope, 25, /*->54998*/ // 2 children in Scope
/*54973*/       OPC_CheckChild4Integer, 0, 
/*54975*/       OPC_MoveChild5,
/*54976*/       OPC_CheckInteger, 0, 
/*54978*/       OPC_MoveParent,
/*54979*/       OPC_RecordChild6, // #4 = $dst
/*54980*/       OPC_MoveChild6,
/*54981*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*54984*/       OPC_MoveParent,
/*54985*/       OPC_EmitMergeInputChains1_0,
/*54986*/       OPC_EmitConvertToTarget, 1,
/*54988*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*54998*/     /*Scope*/ 23, /*->55022*/
/*54999*/       OPC_RecordChild4, // #4 = $rhs1
/*55000*/       OPC_RecordChild5, // #5 = $rhs2
/*55001*/       OPC_RecordChild6, // #6 = $dst
/*55002*/       OPC_MoveChild6,
/*55003*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*55006*/       OPC_MoveParent,
/*55007*/       OPC_EmitMergeInputChains1_0,
/*55008*/       OPC_EmitConvertToTarget, 1,
/*55010*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*55022*/     0, /*End of Scope*/
/*55023*/   /*SwitchOpcode*/ 34|128,17/*2210*/, TARGET_VAL(ISD::SUB),// ->57237
/*55027*/     OPC_Scope, 40|128,1/*168*/, /*->55198*/ // 7 children in Scope
/*55030*/       OPC_RecordChild0, // #0 = $Rn
/*55031*/       OPC_RecordChild1, // #1 = $shift
/*55032*/       OPC_CheckType, MVT::i32,
/*55034*/       OPC_Scope, 106, /*->55142*/ // 2 children in Scope
/*55036*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55038*/         OPC_Scope, 25, /*->55065*/ // 4 children in Scope
/*55040*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*55043*/           OPC_EmitInteger, MVT::i32, 14, 
/*55046*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55049*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55052*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrsr), 0,
                        MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*55065*/         /*Scope*/ 25, /*->55091*/
/*55066*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*55069*/           OPC_EmitInteger, MVT::i32, 14, 
/*55072*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55075*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55078*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBrsr), 0,
                        MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*55091*/         /*Scope*/ 24, /*->55116*/
/*55092*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*55095*/           OPC_EmitInteger, MVT::i32, 14, 
/*55098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55101*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55104*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*55116*/         /*Scope*/ 24, /*->55141*/
/*55117*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*55120*/           OPC_EmitInteger, MVT::i32, 14, 
/*55123*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55126*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55129*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*55141*/         0, /*End of Scope*/
/*55142*/       /*Scope*/ 54, /*->55197*/
/*55143*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*55145*/         OPC_Scope, 24, /*->55171*/ // 2 children in Scope
/*55147*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*55150*/           OPC_EmitInteger, MVT::i32, 14, 
/*55153*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55156*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55159*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*55171*/         /*Scope*/ 24, /*->55196*/
/*55172*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*55175*/           OPC_EmitInteger, MVT::i32, 14, 
/*55178*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55181*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55184*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RSBrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*55196*/         0, /*End of Scope*/
/*55197*/       0, /*End of Scope*/
/*55198*/     /*Scope*/ 26, /*->55225*/
/*55199*/       OPC_CheckChild0Integer, 0, 
/*55201*/       OPC_RecordChild1, // #0 = $Rn
/*55202*/       OPC_CheckType, MVT::i32,
/*55204*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55206*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55209*/       OPC_EmitInteger, MVT::i32, 14, 
/*55212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55215*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tRSB), 0,
                    MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*55225*/     /*Scope*/ 43|128,2/*299*/, /*->55526*/
/*55227*/       OPC_RecordChild0, // #0 = $Rn
/*55228*/       OPC_Scope, 34, /*->55264*/ // 6 children in Scope
/*55230*/         OPC_RecordChild1, // #1 = $imm
/*55231*/         OPC_MoveChild1,
/*55232*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55235*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*55237*/         OPC_MoveParent,
/*55238*/         OPC_CheckType, MVT::i32,
/*55240*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55242*/         OPC_EmitConvertToTarget, 1,
/*55244*/         OPC_EmitInteger, MVT::i32, 14, 
/*55247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55253*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*55264*/       /*Scope*/ 34, /*->55299*/
/*55265*/         OPC_MoveChild0,
/*55266*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55269*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*55271*/         OPC_MoveParent,
/*55272*/         OPC_RecordChild1, // #1 = $Rn
/*55273*/         OPC_CheckType, MVT::i32,
/*55275*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55277*/         OPC_EmitConvertToTarget, 0,
/*55279*/         OPC_EmitInteger, MVT::i32, 14, 
/*55282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55288*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*55299*/       /*Scope*/ 63, /*->55363*/
/*55300*/         OPC_RecordChild1, // #1 = $imm
/*55301*/         OPC_MoveChild1,
/*55302*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55305*/         OPC_Scope, 29, /*->55336*/ // 2 children in Scope
/*55307*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*55309*/           OPC_MoveParent,
/*55310*/           OPC_CheckType, MVT::i32,
/*55312*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*55314*/           OPC_EmitConvertToTarget, 1,
/*55316*/           OPC_EmitInteger, MVT::i32, 14, 
/*55319*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55322*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55325*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*55336*/         /*Scope*/ 25, /*->55362*/
/*55337*/           OPC_CheckPredicate, 19, // Predicate_imm0_4095
/*55339*/           OPC_MoveParent,
/*55340*/           OPC_CheckType, MVT::i32,
/*55342*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*55344*/           OPC_EmitConvertToTarget, 1,
/*55346*/           OPC_EmitInteger, MVT::i32, 14, 
/*55349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55352*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri12), 0,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*55362*/         0, /*End of Scope*/
/*55363*/       /*Scope*/ 34, /*->55398*/
/*55364*/         OPC_MoveChild0,
/*55365*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55368*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*55370*/         OPC_MoveParent,
/*55371*/         OPC_RecordChild1, // #1 = $Rn
/*55372*/         OPC_CheckType, MVT::i32,
/*55374*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*55376*/         OPC_EmitConvertToTarget, 0,
/*55378*/         OPC_EmitInteger, MVT::i32, 14, 
/*55381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55387*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RSBri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*55398*/       /*Scope*/ 51, /*->55450*/
/*55399*/         OPC_MoveChild1,
/*55400*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*55403*/         OPC_RecordChild0, // #1 = $Rn
/*55404*/         OPC_RecordChild1, // #2 = $Rm
/*55405*/         OPC_MoveParent,
/*55406*/         OPC_CheckType, MVT::i32,
/*55408*/         OPC_Scope, 19, /*->55429*/ // 2 children in Scope
/*55410*/           OPC_CheckPatternPredicate, 51, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*55412*/           OPC_EmitInteger, MVT::i32, 14, 
/*55415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55418*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MLS), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*55429*/         /*Scope*/ 19, /*->55449*/
/*55430*/           OPC_CheckPatternPredicate, 12, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*55432*/           OPC_EmitInteger, MVT::i32, 14, 
/*55435*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55438*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLS), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*55449*/         0, /*End of Scope*/
/*55450*/       /*Scope*/ 74, /*->55525*/
/*55451*/         OPC_RecordChild1, // #1 = $Rm
/*55452*/         OPC_CheckType, MVT::i32,
/*55454*/         OPC_Scope, 22, /*->55478*/ // 3 children in Scope
/*55456*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*55458*/           OPC_EmitInteger, MVT::i32, 14, 
/*55461*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55464*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55467*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*55478*/         /*Scope*/ 22, /*->55501*/
/*55479*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55481*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*55484*/           OPC_EmitInteger, MVT::i32, 14, 
/*55487*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55490*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*55501*/         /*Scope*/ 22, /*->55524*/
/*55502*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*55504*/           OPC_EmitInteger, MVT::i32, 14, 
/*55507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55510*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55513*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*55524*/         0, /*End of Scope*/
/*55525*/       0, /*End of Scope*/
/*55526*/     /*Scope*/ 55|128,1/*183*/, /*->55711*/
/*55528*/       OPC_MoveChild0,
/*55529*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*55532*/       OPC_MoveChild0,
/*55533*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*55536*/       OPC_MoveChild0,
/*55537*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*55540*/       OPC_MoveParent,
/*55541*/       OPC_CheckPredicate, 78, // Predicate_NEONimmAllZerosV
/*55543*/       OPC_SwitchType /*2 cases */, 81, MVT::v2i32,// ->55627
/*55546*/         OPC_MoveParent,
/*55547*/         OPC_MoveParent,
/*55548*/         OPC_RecordChild1, // #0 = $Vm
/*55549*/         OPC_SwitchType /*2 cases */, 36, MVT::v8i8,// ->55588
/*55552*/           OPC_Scope, 17, /*->55571*/ // 2 children in Scope
/*55554*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55556*/             OPC_EmitInteger, MVT::i32, 14, 
/*55559*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55562*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8d), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*55571*/           /*Scope*/ 15, /*->55587*/
/*55572*/             OPC_EmitInteger, MVT::i32, 14, 
/*55575*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55578*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8d), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*55587*/           0, /*End of Scope*/
/*55588*/         /*SwitchType*/ 36, MVT::v4i16,// ->55626
/*55590*/           OPC_Scope, 17, /*->55609*/ // 2 children in Scope
/*55592*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55594*/             OPC_EmitInteger, MVT::i32, 14, 
/*55597*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55600*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16d), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*55609*/           /*Scope*/ 15, /*->55625*/
/*55610*/             OPC_EmitInteger, MVT::i32, 14, 
/*55613*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55616*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16d), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*55625*/           0, /*End of Scope*/
/*55626*/         0, // EndSwitchType
/*55627*/       /*SwitchType*/ 81, MVT::v4i32,// ->55710
/*55629*/         OPC_MoveParent,
/*55630*/         OPC_MoveParent,
/*55631*/         OPC_RecordChild1, // #0 = $Vm
/*55632*/         OPC_SwitchType /*2 cases */, 36, MVT::v16i8,// ->55671
/*55635*/           OPC_Scope, 17, /*->55654*/ // 2 children in Scope
/*55637*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55639*/             OPC_EmitInteger, MVT::i32, 14, 
/*55642*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55645*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8q), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*55654*/           /*Scope*/ 15, /*->55670*/
/*55655*/             OPC_EmitInteger, MVT::i32, 14, 
/*55658*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55661*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8q), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*55670*/           0, /*End of Scope*/
/*55671*/         /*SwitchType*/ 36, MVT::v8i16,// ->55709
/*55673*/           OPC_Scope, 17, /*->55692*/ // 2 children in Scope
/*55675*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55677*/             OPC_EmitInteger, MVT::i32, 14, 
/*55680*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55683*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16q), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*55692*/           /*Scope*/ 15, /*->55708*/
/*55693*/             OPC_EmitInteger, MVT::i32, 14, 
/*55696*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55699*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16q), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*55708*/           0, /*End of Scope*/
/*55709*/         0, // EndSwitchType
/*55710*/       0, // EndSwitchType
/*55711*/     /*Scope*/ 30|128,5/*670*/, /*->56383*/
/*55713*/       OPC_RecordChild0, // #0 = $src1
/*55714*/       OPC_MoveChild1,
/*55715*/       OPC_SwitchOpcode /*3 cases */, 98|128,3/*482*/, TARGET_VAL(ISD::MUL),// ->56202
/*55720*/         OPC_Scope, 2|128,1/*130*/, /*->55853*/ // 4 children in Scope
/*55723*/           OPC_RecordChild0, // #1 = $Vn
/*55724*/           OPC_MoveChild1,
/*55725*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55728*/           OPC_RecordChild0, // #2 = $Vm
/*55729*/           OPC_Scope, 60, /*->55791*/ // 2 children in Scope
/*55731*/             OPC_CheckChild0Type, MVT::v4i16,
/*55733*/             OPC_RecordChild1, // #3 = $lane
/*55734*/             OPC_MoveChild1,
/*55735*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55738*/             OPC_MoveParent,
/*55739*/             OPC_MoveParent,
/*55740*/             OPC_MoveParent,
/*55741*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->55766
/*55744*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55746*/               OPC_EmitConvertToTarget, 3,
/*55748*/               OPC_EmitInteger, MVT::i32, 14, 
/*55751*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55754*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*55766*/             /*SwitchType*/ 22, MVT::v8i16,// ->55790
/*55768*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55770*/               OPC_EmitConvertToTarget, 3,
/*55772*/               OPC_EmitInteger, MVT::i32, 14, 
/*55775*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55778*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*55790*/             0, // EndSwitchType
/*55791*/           /*Scope*/ 60, /*->55852*/
/*55792*/             OPC_CheckChild0Type, MVT::v2i32,
/*55794*/             OPC_RecordChild1, // #3 = $lane
/*55795*/             OPC_MoveChild1,
/*55796*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55799*/             OPC_MoveParent,
/*55800*/             OPC_MoveParent,
/*55801*/             OPC_MoveParent,
/*55802*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->55827
/*55805*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55807*/               OPC_EmitConvertToTarget, 3,
/*55809*/               OPC_EmitInteger, MVT::i32, 14, 
/*55812*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55815*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*55827*/             /*SwitchType*/ 22, MVT::v4i32,// ->55851
/*55829*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55831*/               OPC_EmitConvertToTarget, 3,
/*55833*/               OPC_EmitInteger, MVT::i32, 14, 
/*55836*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55839*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*55851*/             0, // EndSwitchType
/*55852*/           0, /*End of Scope*/
/*55853*/         /*Scope*/ 3|128,1/*131*/, /*->55986*/
/*55855*/           OPC_MoveChild0,
/*55856*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55859*/           OPC_RecordChild0, // #1 = $Vm
/*55860*/           OPC_Scope, 61, /*->55923*/ // 2 children in Scope
/*55862*/             OPC_CheckChild0Type, MVT::v4i16,
/*55864*/             OPC_RecordChild1, // #2 = $lane
/*55865*/             OPC_MoveChild1,
/*55866*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55869*/             OPC_MoveParent,
/*55870*/             OPC_MoveParent,
/*55871*/             OPC_RecordChild1, // #3 = $Vn
/*55872*/             OPC_MoveParent,
/*55873*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->55898
/*55876*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55878*/               OPC_EmitConvertToTarget, 2,
/*55880*/               OPC_EmitInteger, MVT::i32, 14, 
/*55883*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55886*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*55898*/             /*SwitchType*/ 22, MVT::v8i16,// ->55922
/*55900*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55902*/               OPC_EmitConvertToTarget, 2,
/*55904*/               OPC_EmitInteger, MVT::i32, 14, 
/*55907*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55910*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*55922*/             0, // EndSwitchType
/*55923*/           /*Scope*/ 61, /*->55985*/
/*55924*/             OPC_CheckChild0Type, MVT::v2i32,
/*55926*/             OPC_RecordChild1, // #2 = $lane
/*55927*/             OPC_MoveChild1,
/*55928*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55931*/             OPC_MoveParent,
/*55932*/             OPC_MoveParent,
/*55933*/             OPC_RecordChild1, // #3 = $Vn
/*55934*/             OPC_MoveParent,
/*55935*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->55960
/*55938*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55940*/               OPC_EmitConvertToTarget, 2,
/*55942*/               OPC_EmitInteger, MVT::i32, 14, 
/*55945*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55948*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*55960*/             /*SwitchType*/ 22, MVT::v4i32,// ->55984
/*55962*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55964*/               OPC_EmitConvertToTarget, 2,
/*55966*/               OPC_EmitInteger, MVT::i32, 14, 
/*55969*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55972*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*55984*/             0, // EndSwitchType
/*55985*/           0, /*End of Scope*/
/*55986*/         /*Scope*/ 106, /*->56093*/
/*55987*/           OPC_RecordChild0, // #1 = $src2
/*55988*/           OPC_MoveChild1,
/*55989*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*55992*/           OPC_RecordChild0, // #2 = $src3
/*55993*/           OPC_Scope, 48, /*->56043*/ // 2 children in Scope
/*55995*/             OPC_CheckChild0Type, MVT::v8i16,
/*55997*/             OPC_RecordChild1, // #3 = $lane
/*55998*/             OPC_MoveChild1,
/*55999*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56002*/             OPC_MoveParent,
/*56003*/             OPC_MoveParent,
/*56004*/             OPC_MoveParent,
/*56005*/             OPC_CheckType, MVT::v8i16,
/*56007*/             OPC_EmitConvertToTarget, 3,
/*56009*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*56012*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*56020*/             OPC_EmitConvertToTarget, 3,
/*56022*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*56025*/             OPC_EmitInteger, MVT::i32, 14, 
/*56028*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56031*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*56043*/           /*Scope*/ 48, /*->56092*/
/*56044*/             OPC_CheckChild0Type, MVT::v4i32,
/*56046*/             OPC_RecordChild1, // #3 = $lane
/*56047*/             OPC_MoveChild1,
/*56048*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56051*/             OPC_MoveParent,
/*56052*/             OPC_MoveParent,
/*56053*/             OPC_MoveParent,
/*56054*/             OPC_CheckType, MVT::v4i32,
/*56056*/             OPC_EmitConvertToTarget, 3,
/*56058*/             OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*56061*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*56069*/             OPC_EmitConvertToTarget, 3,
/*56071*/             OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*56074*/             OPC_EmitInteger, MVT::i32, 14, 
/*56077*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56080*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*56092*/           0, /*End of Scope*/
/*56093*/         /*Scope*/ 107, /*->56201*/
/*56094*/           OPC_MoveChild0,
/*56095*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56098*/           OPC_RecordChild0, // #1 = $src3
/*56099*/           OPC_Scope, 49, /*->56150*/ // 2 children in Scope
/*56101*/             OPC_CheckChild0Type, MVT::v8i16,
/*56103*/             OPC_RecordChild1, // #2 = $lane
/*56104*/             OPC_MoveChild1,
/*56105*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56108*/             OPC_MoveParent,
/*56109*/             OPC_MoveParent,
/*56110*/             OPC_RecordChild1, // #3 = $src2
/*56111*/             OPC_MoveParent,
/*56112*/             OPC_CheckType, MVT::v8i16,
/*56114*/             OPC_EmitConvertToTarget, 2,
/*56116*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*56119*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*56127*/             OPC_EmitConvertToTarget, 2,
/*56129*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*56132*/             OPC_EmitInteger, MVT::i32, 14, 
/*56135*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56138*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*56150*/           /*Scope*/ 49, /*->56200*/
/*56151*/             OPC_CheckChild0Type, MVT::v4i32,
/*56153*/             OPC_RecordChild1, // #2 = $lane
/*56154*/             OPC_MoveChild1,
/*56155*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56158*/             OPC_MoveParent,
/*56159*/             OPC_MoveParent,
/*56160*/             OPC_RecordChild1, // #3 = $src2
/*56161*/             OPC_MoveParent,
/*56162*/             OPC_CheckType, MVT::v4i32,
/*56164*/             OPC_EmitConvertToTarget, 2,
/*56166*/             OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*56169*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*56177*/             OPC_EmitConvertToTarget, 2,
/*56179*/             OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*56182*/             OPC_EmitInteger, MVT::i32, 14, 
/*56185*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56188*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*56200*/           0, /*End of Scope*/
/*56201*/         0, /*End of Scope*/
/*56202*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->56292
/*56205*/         OPC_RecordChild0, // #1 = $Vn
/*56206*/         OPC_Scope, 41, /*->56249*/ // 2 children in Scope
/*56208*/           OPC_CheckChild0Type, MVT::v4i16,
/*56210*/           OPC_MoveChild1,
/*56211*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56214*/           OPC_RecordChild0, // #2 = $Vm
/*56215*/           OPC_CheckChild0Type, MVT::v4i16,
/*56217*/           OPC_RecordChild1, // #3 = $lane
/*56218*/           OPC_MoveChild1,
/*56219*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56222*/           OPC_MoveParent,
/*56223*/           OPC_MoveParent,
/*56224*/           OPC_MoveParent,
/*56225*/           OPC_CheckType, MVT::v4i32,
/*56227*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56229*/           OPC_EmitConvertToTarget, 3,
/*56231*/           OPC_EmitInteger, MVT::i32, 14, 
/*56234*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56237*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*56249*/         /*Scope*/ 41, /*->56291*/
/*56250*/           OPC_CheckChild0Type, MVT::v2i32,
/*56252*/           OPC_MoveChild1,
/*56253*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56256*/           OPC_RecordChild0, // #2 = $Vm
/*56257*/           OPC_CheckChild0Type, MVT::v2i32,
/*56259*/           OPC_RecordChild1, // #3 = $lane
/*56260*/           OPC_MoveChild1,
/*56261*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56264*/           OPC_MoveParent,
/*56265*/           OPC_MoveParent,
/*56266*/           OPC_MoveParent,
/*56267*/           OPC_CheckType, MVT::v2i64,
/*56269*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56271*/           OPC_EmitConvertToTarget, 3,
/*56273*/           OPC_EmitInteger, MVT::i32, 14, 
/*56276*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56279*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*56291*/         0, /*End of Scope*/
/*56292*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->56382
/*56295*/         OPC_RecordChild0, // #1 = $Vn
/*56296*/         OPC_Scope, 41, /*->56339*/ // 2 children in Scope
/*56298*/           OPC_CheckChild0Type, MVT::v4i16,
/*56300*/           OPC_MoveChild1,
/*56301*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56304*/           OPC_RecordChild0, // #2 = $Vm
/*56305*/           OPC_CheckChild0Type, MVT::v4i16,
/*56307*/           OPC_RecordChild1, // #3 = $lane
/*56308*/           OPC_MoveChild1,
/*56309*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56312*/           OPC_MoveParent,
/*56313*/           OPC_MoveParent,
/*56314*/           OPC_MoveParent,
/*56315*/           OPC_CheckType, MVT::v4i32,
/*56317*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56319*/           OPC_EmitConvertToTarget, 3,
/*56321*/           OPC_EmitInteger, MVT::i32, 14, 
/*56324*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56327*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*56339*/         /*Scope*/ 41, /*->56381*/
/*56340*/           OPC_CheckChild0Type, MVT::v2i32,
/*56342*/           OPC_MoveChild1,
/*56343*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*56346*/           OPC_RecordChild0, // #2 = $Vm
/*56347*/           OPC_CheckChild0Type, MVT::v2i32,
/*56349*/           OPC_RecordChild1, // #3 = $lane
/*56350*/           OPC_MoveChild1,
/*56351*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56354*/           OPC_MoveParent,
/*56355*/           OPC_MoveParent,
/*56356*/           OPC_MoveParent,
/*56357*/           OPC_CheckType, MVT::v2i64,
/*56359*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56361*/           OPC_EmitConvertToTarget, 3,
/*56363*/           OPC_EmitInteger, MVT::i32, 14, 
/*56366*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56369*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*56381*/         0, /*End of Scope*/
/*56382*/       0, // EndSwitchOpcode
/*56383*/     /*Scope*/ 111|128,1/*239*/, /*->56624*/
/*56385*/       OPC_MoveChild0,
/*56386*/       OPC_SwitchOpcode /*3 cases */, 87, TARGET_VAL(ARMISD::VMOVIMM),// ->56477
/*56390*/         OPC_MoveChild0,
/*56391*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*56394*/         OPC_MoveParent,
/*56395*/         OPC_CheckPredicate, 78, // Predicate_NEONimmAllZerosV
/*56397*/         OPC_MoveParent,
/*56398*/         OPC_RecordChild1, // #0 = $Vm
/*56399*/         OPC_SwitchType /*2 cases */, 36, MVT::v2i32,// ->56438
/*56402*/           OPC_Scope, 17, /*->56421*/ // 2 children in Scope
/*56404*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56406*/             OPC_EmitInteger, MVT::i32, 14, 
/*56409*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56412*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32d), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*56421*/           /*Scope*/ 15, /*->56437*/
/*56422*/             OPC_EmitInteger, MVT::i32, 14, 
/*56425*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56428*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32d), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*56437*/           0, /*End of Scope*/
/*56438*/         /*SwitchType*/ 36, MVT::v4i32,// ->56476
/*56440*/           OPC_Scope, 17, /*->56459*/ // 2 children in Scope
/*56442*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56444*/             OPC_EmitInteger, MVT::i32, 14, 
/*56447*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56450*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32q), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*56459*/           /*Scope*/ 15, /*->56475*/
/*56460*/             OPC_EmitInteger, MVT::i32, 14, 
/*56463*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56466*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32q), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*56475*/           0, /*End of Scope*/
/*56476*/         0, // EndSwitchType
/*56477*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::SIGN_EXTEND),// ->56550
/*56480*/         OPC_RecordChild0, // #0 = $Vn
/*56481*/         OPC_MoveParent,
/*56482*/         OPC_MoveChild1,
/*56483*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*56486*/         OPC_RecordChild0, // #1 = $Vm
/*56487*/         OPC_MoveParent,
/*56488*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->56509
/*56491*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56493*/           OPC_EmitInteger, MVT::i32, 14, 
/*56496*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56499*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*56509*/         /*SwitchType*/ 18, MVT::v4i32,// ->56529
/*56511*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56513*/           OPC_EmitInteger, MVT::i32, 14, 
/*56516*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56519*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*56529*/         /*SwitchType*/ 18, MVT::v2i64,// ->56549
/*56531*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56533*/           OPC_EmitInteger, MVT::i32, 14, 
/*56536*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56539*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*56549*/         0, // EndSwitchType
/*56550*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::ZERO_EXTEND),// ->56623
/*56553*/         OPC_RecordChild0, // #0 = $Vn
/*56554*/         OPC_MoveParent,
/*56555*/         OPC_MoveChild1,
/*56556*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*56559*/         OPC_RecordChild0, // #1 = $Vm
/*56560*/         OPC_MoveParent,
/*56561*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->56582
/*56564*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56566*/           OPC_EmitInteger, MVT::i32, 14, 
/*56569*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56572*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*56582*/         /*SwitchType*/ 18, MVT::v4i32,// ->56602
/*56584*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56586*/           OPC_EmitInteger, MVT::i32, 14, 
/*56589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56592*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*56602*/         /*SwitchType*/ 18, MVT::v2i64,// ->56622
/*56604*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56606*/           OPC_EmitInteger, MVT::i32, 14, 
/*56609*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56612*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*56622*/         0, // EndSwitchType
/*56623*/       0, // EndSwitchOpcode
/*56624*/     /*Scope*/ 98|128,4/*610*/, /*->57236*/
/*56626*/       OPC_RecordChild0, // #0 = $src1
/*56627*/       OPC_Scope, 56|128,3/*440*/, /*->57070*/ // 2 children in Scope
/*56630*/         OPC_MoveChild1,
/*56631*/         OPC_SwitchOpcode /*5 cases */, 3|128,1/*131*/, TARGET_VAL(ISD::MUL),// ->56767
/*56636*/           OPC_RecordChild0, // #1 = $Vn
/*56637*/           OPC_RecordChild1, // #2 = $Vm
/*56638*/           OPC_MoveParent,
/*56639*/           OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->56661
/*56642*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56644*/             OPC_EmitInteger, MVT::i32, 14, 
/*56647*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56650*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*56661*/           /*SwitchType*/ 19, MVT::v4i16,// ->56682
/*56663*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56665*/             OPC_EmitInteger, MVT::i32, 14, 
/*56668*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56671*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*56682*/           /*SwitchType*/ 19, MVT::v2i32,// ->56703
/*56684*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56686*/             OPC_EmitInteger, MVT::i32, 14, 
/*56689*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56692*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*56703*/           /*SwitchType*/ 19, MVT::v16i8,// ->56724
/*56705*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56707*/             OPC_EmitInteger, MVT::i32, 14, 
/*56710*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56713*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*56724*/           /*SwitchType*/ 19, MVT::v8i16,// ->56745
/*56726*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56728*/             OPC_EmitInteger, MVT::i32, 14, 
/*56731*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56734*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*56745*/           /*SwitchType*/ 19, MVT::v4i32,// ->56766
/*56747*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56749*/             OPC_EmitInteger, MVT::i32, 14, 
/*56752*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56755*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56766*/           0, // EndSwitchType
/*56767*/         /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLs),// ->56851
/*56770*/           OPC_RecordChild0, // #1 = $Vn
/*56771*/           OPC_Scope, 25, /*->56798*/ // 3 children in Scope
/*56773*/             OPC_CheckChild0Type, MVT::v8i8,
/*56775*/             OPC_RecordChild1, // #2 = $Vm
/*56776*/             OPC_MoveParent,
/*56777*/             OPC_CheckType, MVT::v8i16,
/*56779*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56781*/             OPC_EmitInteger, MVT::i32, 14, 
/*56784*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56787*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*56798*/           /*Scope*/ 25, /*->56824*/
/*56799*/             OPC_CheckChild0Type, MVT::v4i16,
/*56801*/             OPC_RecordChild1, // #2 = $Vm
/*56802*/             OPC_MoveParent,
/*56803*/             OPC_CheckType, MVT::v4i32,
/*56805*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56807*/             OPC_EmitInteger, MVT::i32, 14, 
/*56810*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56813*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*56824*/           /*Scope*/ 25, /*->56850*/
/*56825*/             OPC_CheckChild0Type, MVT::v2i32,
/*56827*/             OPC_RecordChild1, // #2 = $Vm
/*56828*/             OPC_MoveParent,
/*56829*/             OPC_CheckType, MVT::v2i64,
/*56831*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56833*/             OPC_EmitInteger, MVT::i32, 14, 
/*56836*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56839*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*56850*/           0, /*End of Scope*/
/*56851*/         /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLu),// ->56935
/*56854*/           OPC_RecordChild0, // #1 = $Vn
/*56855*/           OPC_Scope, 25, /*->56882*/ // 3 children in Scope
/*56857*/             OPC_CheckChild0Type, MVT::v8i8,
/*56859*/             OPC_RecordChild1, // #2 = $Vm
/*56860*/             OPC_MoveParent,
/*56861*/             OPC_CheckType, MVT::v8i16,
/*56863*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56865*/             OPC_EmitInteger, MVT::i32, 14, 
/*56868*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56871*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*56882*/           /*Scope*/ 25, /*->56908*/
/*56883*/             OPC_CheckChild0Type, MVT::v4i16,
/*56885*/             OPC_RecordChild1, // #2 = $Vm
/*56886*/             OPC_MoveParent,
/*56887*/             OPC_CheckType, MVT::v4i32,
/*56889*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56891*/             OPC_EmitInteger, MVT::i32, 14, 
/*56894*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56897*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*56908*/           /*Scope*/ 25, /*->56934*/
/*56909*/             OPC_CheckChild0Type, MVT::v2i32,
/*56911*/             OPC_RecordChild1, // #2 = $Vm
/*56912*/             OPC_MoveParent,
/*56913*/             OPC_CheckType, MVT::v2i64,
/*56915*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56917*/             OPC_EmitInteger, MVT::i32, 14, 
/*56920*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56923*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*56934*/           0, /*End of Scope*/
/*56935*/         /*SwitchOpcode*/ 64, TARGET_VAL(ISD::SIGN_EXTEND),// ->57002
/*56938*/           OPC_RecordChild0, // #1 = $Vm
/*56939*/           OPC_MoveParent,
/*56940*/           OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->56961
/*56943*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56945*/             OPC_EmitInteger, MVT::i32, 14, 
/*56948*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56951*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*56961*/           /*SwitchType*/ 18, MVT::v4i32,// ->56981
/*56963*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56965*/             OPC_EmitInteger, MVT::i32, 14, 
/*56968*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56971*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*56981*/           /*SwitchType*/ 18, MVT::v2i64,// ->57001
/*56983*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56985*/             OPC_EmitInteger, MVT::i32, 14, 
/*56988*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56991*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*57001*/           0, // EndSwitchType
/*57002*/         /*SwitchOpcode*/ 64, TARGET_VAL(ISD::ZERO_EXTEND),// ->57069
/*57005*/           OPC_RecordChild0, // #1 = $Vm
/*57006*/           OPC_MoveParent,
/*57007*/           OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->57028
/*57010*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57012*/             OPC_EmitInteger, MVT::i32, 14, 
/*57015*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57018*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*57028*/           /*SwitchType*/ 18, MVT::v4i32,// ->57048
/*57030*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57032*/             OPC_EmitInteger, MVT::i32, 14, 
/*57035*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57038*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*57048*/           /*SwitchType*/ 18, MVT::v2i64,// ->57068
/*57050*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57052*/             OPC_EmitInteger, MVT::i32, 14, 
/*57055*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57058*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*57068*/           0, // EndSwitchType
/*57069*/         0, // EndSwitchOpcode
/*57070*/       /*Scope*/ 35|128,1/*163*/, /*->57235*/
/*57072*/         OPC_RecordChild1, // #1 = $Vm
/*57073*/         OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->57094
/*57076*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57078*/           OPC_EmitInteger, MVT::i32, 14, 
/*57081*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57084*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*57094*/         /*SwitchType*/ 18, MVT::v4i16,// ->57114
/*57096*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57098*/           OPC_EmitInteger, MVT::i32, 14, 
/*57101*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57104*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*57114*/         /*SwitchType*/ 18, MVT::v2i32,// ->57134
/*57116*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57118*/           OPC_EmitInteger, MVT::i32, 14, 
/*57121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57124*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*57134*/         /*SwitchType*/ 18, MVT::v16i8,// ->57154
/*57136*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57138*/           OPC_EmitInteger, MVT::i32, 14, 
/*57141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57144*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv16i8), 0,
                        MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*57154*/         /*SwitchType*/ 18, MVT::v8i16,// ->57174
/*57156*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57158*/           OPC_EmitInteger, MVT::i32, 14, 
/*57161*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57164*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*57174*/         /*SwitchType*/ 18, MVT::v4i32,// ->57194
/*57176*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57178*/           OPC_EmitInteger, MVT::i32, 14, 
/*57181*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57184*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*57194*/         /*SwitchType*/ 18, MVT::v1i64,// ->57214
/*57196*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57198*/           OPC_EmitInteger, MVT::i32, 14, 
/*57201*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57204*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv1i64), 0,
                        MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*57214*/         /*SwitchType*/ 18, MVT::v2i64,// ->57234
/*57216*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*57218*/           OPC_EmitInteger, MVT::i32, 14, 
/*57221*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57224*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*57234*/         0, // EndSwitchType
/*57235*/       0, /*End of Scope*/
/*57236*/     0, /*End of Scope*/
/*57237*/   /*SwitchOpcode*/ 121|128,3/*505*/, TARGET_VAL(ARMISD::ADDC),// ->57746
/*57241*/     OPC_RecordChild0, // #0 = $Rn
/*57242*/     OPC_RecordChild1, // #1 = $shift
/*57243*/     OPC_Scope, 21|128,1/*149*/, /*->57395*/ // 3 children in Scope
/*57246*/       OPC_CheckType, MVT::i32,
/*57248*/       OPC_Scope, 72, /*->57322*/ // 4 children in Scope
/*57250*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57252*/         OPC_Scope, 22, /*->57276*/ // 3 children in Scope
/*57254*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*57257*/           OPC_EmitInteger, MVT::i32, 14, 
/*57260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57263*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsr), 0,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*57276*/         /*Scope*/ 22, /*->57299*/
/*57277*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*57280*/           OPC_EmitInteger, MVT::i32, 14, 
/*57283*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57286*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsr), 0,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*57299*/         /*Scope*/ 21, /*->57321*/
/*57300*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*57303*/           OPC_EmitInteger, MVT::i32, 14, 
/*57306*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57309*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsi), 0,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*57321*/         0, /*End of Scope*/
/*57322*/       /*Scope*/ 23, /*->57346*/
/*57323*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57325*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*57328*/         OPC_EmitInteger, MVT::i32, 14, 
/*57331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57334*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrs), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*57346*/       /*Scope*/ 23, /*->57370*/
/*57347*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57349*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*57352*/         OPC_EmitInteger, MVT::i32, 14, 
/*57355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57358*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsi), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*57370*/       /*Scope*/ 23, /*->57394*/
/*57371*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57373*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*57376*/         OPC_EmitInteger, MVT::i32, 14, 
/*57379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57382*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrs), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*57394*/       0, /*End of Scope*/
/*57395*/     /*Scope*/ 20|128,2/*276*/, /*->57673*/
/*57397*/       OPC_MoveChild1,
/*57398*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57401*/       OPC_Scope, 29, /*->57432*/ // 8 children in Scope
/*57403*/         OPC_CheckPredicate, 13, // Predicate_imm1_255_neg
/*57405*/         OPC_MoveParent,
/*57406*/         OPC_CheckType, MVT::i32,
/*57408*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57410*/         OPC_EmitConvertToTarget, 1,
/*57412*/         OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*57415*/         OPC_EmitInteger, MVT::i32, 14, 
/*57418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57421*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*57432*/       /*Scope*/ 26, /*->57459*/
/*57433*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*57435*/         OPC_MoveParent,
/*57436*/         OPC_CheckType, MVT::i32,
/*57438*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57440*/         OPC_EmitConvertToTarget, 1,
/*57442*/         OPC_EmitInteger, MVT::i32, 14, 
/*57445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57448*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*57459*/       /*Scope*/ 29, /*->57489*/
/*57460*/         OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*57462*/         OPC_MoveParent,
/*57463*/         OPC_CheckType, MVT::i32,
/*57465*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57467*/         OPC_EmitConvertToTarget, 1,
/*57469*/         OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*57472*/         OPC_EmitInteger, MVT::i32, 14, 
/*57475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57478*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*57489*/       /*Scope*/ 18, /*->57508*/
/*57490*/         OPC_CheckPredicate, 15, // Predicate_imm0_7
/*57492*/         OPC_MoveParent,
/*57493*/         OPC_CheckType, MVT::i32,
/*57495*/         OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb1Only())
/*57497*/         OPC_EmitConvertToTarget, 1,
/*57499*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tADDSi3), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMaddc:i32:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDSi3:i32:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*57508*/       /*Scope*/ 18, /*->57527*/
/*57509*/         OPC_CheckPredicate, 16, // Predicate_imm8_255
/*57511*/         OPC_MoveParent,
/*57512*/         OPC_CheckType, MVT::i32,
/*57514*/         OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb1Only())
/*57516*/         OPC_EmitConvertToTarget, 1,
/*57518*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tADDSi8), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMaddc:i32:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDSi8:i32:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*57527*/       /*Scope*/ 26, /*->57554*/
/*57528*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*57530*/         OPC_MoveParent,
/*57531*/         OPC_CheckType, MVT::i32,
/*57533*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57535*/         OPC_EmitConvertToTarget, 1,
/*57537*/         OPC_EmitInteger, MVT::i32, 14, 
/*57540*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57543*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*57554*/       /*Scope*/ 29, /*->57584*/
/*57555*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*57557*/         OPC_MoveParent,
/*57558*/         OPC_CheckType, MVT::i32,
/*57560*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57562*/         OPC_EmitConvertToTarget, 1,
/*57564*/         OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*57567*/         OPC_EmitInteger, MVT::i32, 14, 
/*57570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57573*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*57584*/       /*Scope*/ 87, /*->57672*/
/*57585*/         OPC_CheckPredicate, 22, // Predicate_imm0_65535_neg
/*57587*/         OPC_MoveParent,
/*57588*/         OPC_CheckType, MVT::i32,
/*57590*/         OPC_Scope, 39, /*->57631*/ // 2 children in Scope
/*57592*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*57594*/           OPC_EmitConvertToTarget, 1,
/*57596*/           OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*57599*/           OPC_EmitInteger, MVT::i32, 14, 
/*57602*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57605*/           OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*57614*/           OPC_EmitInteger, MVT::i32, 14, 
/*57617*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57620*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*57631*/         /*Scope*/ 39, /*->57671*/
/*57632*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57634*/           OPC_EmitConvertToTarget, 1,
/*57636*/           OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*57639*/           OPC_EmitInteger, MVT::i32, 14, 
/*57642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57645*/           OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*57654*/           OPC_EmitInteger, MVT::i32, 14, 
/*57657*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57660*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*57671*/         0, /*End of Scope*/
/*57672*/       0, /*End of Scope*/
/*57673*/     /*Scope*/ 71, /*->57745*/
/*57674*/       OPC_CheckType, MVT::i32,
/*57676*/       OPC_Scope, 19, /*->57697*/ // 3 children in Scope
/*57678*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57680*/         OPC_EmitInteger, MVT::i32, 14, 
/*57683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57686*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*57697*/       /*Scope*/ 11, /*->57709*/
/*57698*/         OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb1Only())
/*57700*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tADDSrr), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (ARMaddc:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDSrr:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*57709*/       /*Scope*/ 34, /*->57744*/
/*57710*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57712*/         OPC_EmitInteger, MVT::i32, 14, 
/*57715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57718*/         OPC_Scope, 11, /*->57731*/ // 2 children in Scope
/*57720*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*57731*/         /*Scope*/ 11, /*->57743*/
/*57732*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*57743*/         0, /*End of Scope*/
/*57744*/       0, /*End of Scope*/
/*57745*/     0, /*End of Scope*/
/*57746*/   /*SwitchOpcode*/ 0|128,3/*384*/, TARGET_VAL(ARMISD::SUBC),// ->58134
/*57750*/     OPC_RecordChild0, // #0 = $Rn
/*57751*/     OPC_Scope, 56|128,1/*184*/, /*->57938*/ // 5 children in Scope
/*57754*/       OPC_RecordChild1, // #1 = $shift
/*57755*/       OPC_Scope, 20|128,1/*148*/, /*->57906*/ // 2 children in Scope
/*57758*/         OPC_CheckType, MVT::i32,
/*57760*/         OPC_Scope, 94, /*->57856*/ // 2 children in Scope
/*57762*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57764*/           OPC_Scope, 22, /*->57788*/ // 4 children in Scope
/*57766*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*57769*/             OPC_EmitInteger, MVT::i32, 14, 
/*57772*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57775*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrsr), 0,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*57788*/           /*Scope*/ 22, /*->57811*/
/*57789*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*57792*/             OPC_EmitInteger, MVT::i32, 14, 
/*57795*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57798*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSrsr), 0,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*57811*/           /*Scope*/ 21, /*->57833*/
/*57812*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*57815*/             OPC_EmitInteger, MVT::i32, 14, 
/*57818*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57821*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrsi), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*57833*/           /*Scope*/ 21, /*->57855*/
/*57834*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*57837*/             OPC_EmitInteger, MVT::i32, 14, 
/*57840*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57843*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSrsi), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*57855*/           0, /*End of Scope*/
/*57856*/         /*Scope*/ 48, /*->57905*/
/*57857*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57859*/           OPC_Scope, 21, /*->57882*/ // 2 children in Scope
/*57861*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*57864*/             OPC_EmitInteger, MVT::i32, 14, 
/*57867*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57870*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrs), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*57882*/           /*Scope*/ 21, /*->57904*/
/*57883*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*57886*/             OPC_EmitInteger, MVT::i32, 14, 
/*57889*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57892*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::t2RSBSrs), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*57904*/           0, /*End of Scope*/
/*57905*/         0, /*End of Scope*/
/*57906*/       /*Scope*/ 30, /*->57937*/
/*57907*/         OPC_MoveChild1,
/*57908*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57911*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*57913*/         OPC_MoveParent,
/*57914*/         OPC_CheckType, MVT::i32,
/*57916*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57918*/         OPC_EmitConvertToTarget, 1,
/*57920*/         OPC_EmitInteger, MVT::i32, 14, 
/*57923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57926*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*57937*/       0, /*End of Scope*/
/*57938*/     /*Scope*/ 31, /*->57970*/
/*57939*/       OPC_MoveChild0,
/*57940*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57943*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*57945*/       OPC_MoveParent,
/*57946*/       OPC_RecordChild1, // #1 = $Rn
/*57947*/       OPC_CheckType, MVT::i32,
/*57949*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57951*/       OPC_EmitConvertToTarget, 0,
/*57953*/       OPC_EmitInteger, MVT::i32, 14, 
/*57956*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57959*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*57970*/     /*Scope*/ 72, /*->58043*/
/*57971*/       OPC_RecordChild1, // #1 = $imm3
/*57972*/       OPC_MoveChild1,
/*57973*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57976*/       OPC_Scope, 18, /*->57996*/ // 3 children in Scope
/*57978*/         OPC_CheckPredicate, 15, // Predicate_imm0_7
/*57980*/         OPC_MoveParent,
/*57981*/         OPC_CheckType, MVT::i32,
/*57983*/         OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb1Only())
/*57985*/         OPC_EmitConvertToTarget, 1,
/*57987*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tSUBSi3), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMsubc:i32:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tSUBSi3:i32:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*57996*/       /*Scope*/ 18, /*->58015*/
/*57997*/         OPC_CheckPredicate, 16, // Predicate_imm8_255
/*57999*/         OPC_MoveParent,
/*58000*/         OPC_CheckType, MVT::i32,
/*58002*/         OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb1Only())
/*58004*/         OPC_EmitConvertToTarget, 1,
/*58006*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tSUBSi8), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMsubc:i32:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tSUBSi8:i32:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*58015*/       /*Scope*/ 26, /*->58042*/
/*58016*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*58018*/         OPC_MoveParent,
/*58019*/         OPC_CheckType, MVT::i32,
/*58021*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58023*/         OPC_EmitConvertToTarget, 1,
/*58025*/         OPC_EmitInteger, MVT::i32, 14, 
/*58028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58031*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*58042*/       0, /*End of Scope*/
/*58043*/     /*Scope*/ 31, /*->58075*/
/*58044*/       OPC_MoveChild0,
/*58045*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58048*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*58050*/       OPC_MoveParent,
/*58051*/       OPC_RecordChild1, // #1 = $Rn
/*58052*/       OPC_CheckType, MVT::i32,
/*58054*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58056*/       OPC_EmitConvertToTarget, 0,
/*58058*/       OPC_EmitInteger, MVT::i32, 14, 
/*58061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58064*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2RSBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*58075*/     /*Scope*/ 57, /*->58133*/
/*58076*/       OPC_RecordChild1, // #1 = $Rm
/*58077*/       OPC_CheckType, MVT::i32,
/*58079*/       OPC_Scope, 19, /*->58100*/ // 3 children in Scope
/*58081*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58083*/         OPC_EmitInteger, MVT::i32, 14, 
/*58086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58089*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*58100*/       /*Scope*/ 11, /*->58112*/
/*58101*/         OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb1Only())
/*58103*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tSUBSrr), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (ARMsubc:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBSrr:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*58112*/       /*Scope*/ 19, /*->58132*/
/*58113*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58115*/         OPC_EmitInteger, MVT::i32, 14, 
/*58118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58121*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*58132*/       0, /*End of Scope*/
/*58133*/     0, /*End of Scope*/
/*58134*/   /*SwitchOpcode*/ 91|128,3/*475*/, TARGET_VAL(ARMISD::ADDE),// ->58613
/*58138*/     OPC_RecordChild0, // #0 = $Rn
/*58139*/     OPC_RecordChild1, // #1 = $shift
/*58140*/     OPC_Scope, 100, /*->58242*/ // 3 children in Scope
/*58142*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*58143*/       OPC_CheckType, MVT::i32,
/*58145*/       OPC_Scope, 63, /*->58210*/ // 2 children in Scope
/*58147*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58149*/         OPC_Scope, 29, /*->58180*/ // 2 children in Scope
/*58151*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*58154*/           OPC_EmitInteger, MVT::i32, 14, 
/*58157*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58160*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58163*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58166*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*58180*/         /*Scope*/ 28, /*->58209*/
/*58181*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*58184*/           OPC_EmitInteger, MVT::i32, 14, 
/*58187*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58190*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58193*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58196*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*58209*/         0, /*End of Scope*/
/*58210*/       /*Scope*/ 30, /*->58241*/
/*58211*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58213*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*58216*/         OPC_EmitInteger, MVT::i32, 14, 
/*58219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58225*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58228*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*58241*/       0, /*End of Scope*/
/*58242*/     /*Scope*/ 37|128,2/*293*/, /*->58537*/
/*58244*/       OPC_MoveChild1,
/*58245*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58248*/       OPC_Scope, 37, /*->58287*/ // 6 children in Scope
/*58250*/         OPC_CheckPredicate, 79, // Predicate_imm0_255_not
/*58252*/         OPC_MoveParent,
/*58253*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*58254*/         OPC_CheckType, MVT::i32,
/*58256*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58258*/         OPC_EmitConvertToTarget, 1,
/*58260*/         OPC_EmitNodeXForm, 9, 3, // imm_not_XFORM
/*58263*/         OPC_EmitInteger, MVT::i32, 14, 
/*58266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58272*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58275*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*58287*/       /*Scope*/ 34, /*->58322*/
/*58288*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*58290*/         OPC_MoveParent,
/*58291*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*58292*/         OPC_CheckType, MVT::i32,
/*58294*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58296*/         OPC_EmitConvertToTarget, 1,
/*58298*/         OPC_EmitInteger, MVT::i32, 14, 
/*58301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58307*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58310*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*58322*/       /*Scope*/ 37, /*->58360*/
/*58323*/         OPC_CheckPredicate, 25, // Predicate_mod_imm_not
/*58325*/         OPC_MoveParent,
/*58326*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*58327*/         OPC_CheckType, MVT::i32,
/*58329*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58331*/         OPC_EmitConvertToTarget, 1,
/*58333*/         OPC_EmitNodeXForm, 9, 3, // imm_not_XFORM
/*58336*/         OPC_EmitInteger, MVT::i32, 14, 
/*58339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58345*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58348*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*58360*/       /*Scope*/ 34, /*->58395*/
/*58361*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*58363*/         OPC_MoveParent,
/*58364*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*58365*/         OPC_CheckType, MVT::i32,
/*58367*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58369*/         OPC_EmitConvertToTarget, 1,
/*58371*/         OPC_EmitInteger, MVT::i32, 14, 
/*58374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58380*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58383*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*58395*/       /*Scope*/ 37, /*->58433*/
/*58396*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*58398*/         OPC_MoveParent,
/*58399*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*58400*/         OPC_CheckType, MVT::i32,
/*58402*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58404*/         OPC_EmitConvertToTarget, 1,
/*58406*/         OPC_EmitNodeXForm, 1, 3, // t2_so_imm_not_XFORM
/*58409*/         OPC_EmitInteger, MVT::i32, 14, 
/*58412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58418*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58421*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*58433*/       /*Scope*/ 102, /*->58536*/
/*58434*/         OPC_CheckPredicate, 22, // Predicate_imm0_65535_neg
/*58436*/         OPC_MoveParent,
/*58437*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*58438*/         OPC_CheckType, MVT::i32,
/*58440*/         OPC_Scope, 46, /*->58488*/ // 2 children in Scope
/*58442*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*58444*/           OPC_EmitConvertToTarget, 1,
/*58446*/           OPC_EmitNodeXForm, 9, 3, // imm_not_XFORM
/*58449*/           OPC_EmitInteger, MVT::i32, 14, 
/*58452*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58455*/           OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*58464*/           OPC_EmitInteger, MVT::i32, 14, 
/*58467*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58473*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58476*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*58488*/         /*Scope*/ 46, /*->58535*/
/*58489*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58491*/           OPC_EmitConvertToTarget, 1,
/*58493*/           OPC_EmitNodeXForm, 9, 3, // imm_not_XFORM
/*58496*/           OPC_EmitInteger, MVT::i32, 14, 
/*58499*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58502*/           OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*58511*/           OPC_EmitInteger, MVT::i32, 14, 
/*58514*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58517*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58520*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58523*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*58535*/         0, /*End of Scope*/
/*58536*/       0, /*End of Scope*/
/*58537*/     /*Scope*/ 74, /*->58612*/
/*58538*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*58539*/       OPC_CheckType, MVT::i32,
/*58541*/       OPC_Scope, 26, /*->58569*/ // 3 children in Scope
/*58543*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58545*/         OPC_EmitInteger, MVT::i32, 14, 
/*58548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58554*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58557*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*58569*/       /*Scope*/ 14, /*->58584*/
/*58570*/         OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb1Only())
/*58572*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58575*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tADCS), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (ARMadde:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (tADCS:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*58584*/       /*Scope*/ 26, /*->58611*/
/*58585*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58587*/         OPC_EmitInteger, MVT::i32, 14, 
/*58590*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58596*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58599*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*58611*/       0, /*End of Scope*/
/*58612*/     0, /*End of Scope*/
/*58613*/   /*SwitchOpcode*/ 110|128,2/*366*/, TARGET_VAL(ARMISD::SUBE),// ->58983
/*58617*/     OPC_RecordChild0, // #0 = $Rn
/*58618*/     OPC_Scope, 75|128,1/*203*/, /*->58824*/ // 3 children in Scope
/*58621*/       OPC_RecordChild1, // #1 = $shift
/*58622*/       OPC_Scope, 31|128,1/*159*/, /*->58784*/ // 2 children in Scope
/*58625*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*58626*/         OPC_CheckType, MVT::i32,
/*58628*/         OPC_Scope, 122, /*->58752*/ // 2 children in Scope
/*58630*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58632*/           OPC_Scope, 29, /*->58663*/ // 4 children in Scope
/*58634*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*58637*/             OPC_EmitInteger, MVT::i32, 14, 
/*58640*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58643*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58646*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58649*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*58663*/           /*Scope*/ 29, /*->58693*/
/*58664*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*58667*/             OPC_EmitInteger, MVT::i32, 14, 
/*58670*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58673*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58676*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58679*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*58693*/           /*Scope*/ 28, /*->58722*/
/*58694*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*58697*/             OPC_EmitInteger, MVT::i32, 14, 
/*58700*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58703*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58706*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58709*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*58722*/           /*Scope*/ 28, /*->58751*/
/*58723*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*58726*/             OPC_EmitInteger, MVT::i32, 14, 
/*58729*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58732*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58735*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58738*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*58751*/           0, /*End of Scope*/
/*58752*/         /*Scope*/ 30, /*->58783*/
/*58753*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58755*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*58758*/           OPC_EmitInteger, MVT::i32, 14, 
/*58761*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58764*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58767*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58770*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*58783*/         0, /*End of Scope*/
/*58784*/       /*Scope*/ 38, /*->58823*/
/*58785*/         OPC_MoveChild1,
/*58786*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58789*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*58791*/         OPC_MoveParent,
/*58792*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*58793*/         OPC_CheckType, MVT::i32,
/*58795*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58797*/         OPC_EmitConvertToTarget, 1,
/*58799*/         OPC_EmitInteger, MVT::i32, 14, 
/*58802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58808*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58811*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*58823*/       0, /*End of Scope*/
/*58824*/     /*Scope*/ 39, /*->58864*/
/*58825*/       OPC_MoveChild0,
/*58826*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58829*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*58831*/       OPC_MoveParent,
/*58832*/       OPC_RecordChild1, // #1 = $Rn
/*58833*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*58834*/       OPC_CheckType, MVT::i32,
/*58836*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58838*/       OPC_EmitConvertToTarget, 0,
/*58840*/       OPC_EmitInteger, MVT::i32, 14, 
/*58843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58849*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58852*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*58864*/     /*Scope*/ 117, /*->58982*/
/*58865*/       OPC_RecordChild1, // #1 = $imm
/*58866*/       OPC_Scope, 38, /*->58906*/ // 2 children in Scope
/*58868*/         OPC_MoveChild1,
/*58869*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58872*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*58874*/         OPC_MoveParent,
/*58875*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*58876*/         OPC_CheckType, MVT::i32,
/*58878*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58880*/         OPC_EmitConvertToTarget, 1,
/*58882*/         OPC_EmitInteger, MVT::i32, 14, 
/*58885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58891*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58894*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*58906*/       /*Scope*/ 74, /*->58981*/
/*58907*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*58908*/         OPC_CheckType, MVT::i32,
/*58910*/         OPC_Scope, 26, /*->58938*/ // 3 children in Scope
/*58912*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58914*/           OPC_EmitInteger, MVT::i32, 14, 
/*58917*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58920*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58923*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58926*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*58938*/         /*Scope*/ 14, /*->58953*/
/*58939*/           OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb1Only())
/*58941*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58944*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::tSBCS), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (ARMsube:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (tSBCS:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*58953*/         /*Scope*/ 26, /*->58980*/
/*58954*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58956*/           OPC_EmitInteger, MVT::i32, 14, 
/*58959*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58965*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*58968*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*58980*/         0, /*End of Scope*/
/*58981*/       0, /*End of Scope*/
/*58982*/     0, /*End of Scope*/
/*58983*/   /*SwitchOpcode*/ 12|128,2/*268*/, TARGET_VAL(ARMISD::CMP),// ->59255
/*58987*/     OPC_RecordChild0, // #0 = $Rn
/*58988*/     OPC_CheckChild0Type, MVT::i32,
/*58990*/     OPC_RecordChild1, // #1 = $shift
/*58991*/     OPC_Scope, 47, /*->59040*/ // 6 children in Scope
/*58993*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58995*/       OPC_Scope, 21, /*->59018*/ // 2 children in Scope
/*58997*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*59000*/         OPC_EmitInteger, MVT::i32, 14, 
/*59003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59006*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*59018*/       /*Scope*/ 20, /*->59039*/
/*59019*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*59022*/         OPC_EmitInteger, MVT::i32, 14, 
/*59025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59028*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*59039*/       0, /*End of Scope*/
/*59040*/     /*Scope*/ 22, /*->59063*/
/*59041*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59043*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*59046*/       OPC_EmitInteger, MVT::i32, 14, 
/*59049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59052*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*59063*/     /*Scope*/ 4|128,1/*132*/, /*->59197*/
/*59065*/       OPC_MoveChild1,
/*59066*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59069*/       OPC_Scope, 23, /*->59094*/ // 5 children in Scope
/*59071*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*59073*/         OPC_MoveParent,
/*59074*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59076*/         OPC_EmitConvertToTarget, 1,
/*59078*/         OPC_EmitInteger, MVT::i32, 14, 
/*59081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59084*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*59094*/       /*Scope*/ 26, /*->59121*/
/*59095*/         OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*59097*/         OPC_MoveParent,
/*59098*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59100*/         OPC_EmitConvertToTarget, 1,
/*59102*/         OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*59105*/         OPC_EmitInteger, MVT::i32, 14, 
/*59108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59111*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*59121*/       /*Scope*/ 23, /*->59145*/
/*59122*/         OPC_CheckPredicate, 47, // Predicate_imm0_255
/*59124*/         OPC_MoveParent,
/*59125*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59127*/         OPC_EmitConvertToTarget, 1,
/*59129*/         OPC_EmitInteger, MVT::i32, 14, 
/*59132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59135*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*59145*/       /*Scope*/ 23, /*->59169*/
/*59146*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*59148*/         OPC_MoveParent,
/*59149*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59151*/         OPC_EmitConvertToTarget, 1,
/*59153*/         OPC_EmitInteger, MVT::i32, 14, 
/*59156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59159*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*59169*/       /*Scope*/ 26, /*->59196*/
/*59170*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*59172*/         OPC_MoveParent,
/*59173*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59175*/         OPC_EmitConvertToTarget, 1,
/*59177*/         OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*59180*/         OPC_EmitInteger, MVT::i32, 14, 
/*59183*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59186*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*59196*/       0, /*End of Scope*/
/*59197*/     /*Scope*/ 18, /*->59216*/
/*59198*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59200*/       OPC_EmitInteger, MVT::i32, 14, 
/*59203*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59206*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59216*/     /*Scope*/ 18, /*->59235*/
/*59217*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59219*/       OPC_EmitInteger, MVT::i32, 14, 
/*59222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59225*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*59235*/     /*Scope*/ 18, /*->59254*/
/*59236*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59238*/       OPC_EmitInteger, MVT::i32, 14, 
/*59241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59244*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*59254*/     0, /*End of Scope*/
/*59255*/   /*SwitchOpcode*/ 70, TARGET_VAL(ARMISD::CMN),// ->59328
/*59258*/     OPC_RecordChild0, // #0 = $Rn
/*59259*/     OPC_CheckChild0Type, MVT::i32,
/*59261*/     OPC_Scope, 35, /*->59298*/ // 2 children in Scope
/*59263*/       OPC_MoveChild1,
/*59264*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*59267*/       OPC_CheckChild0Integer, 0, 
/*59269*/       OPC_RecordChild1, // #1 = $imm
/*59270*/       OPC_MoveChild1,
/*59271*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59274*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*59276*/       OPC_MoveParent,
/*59277*/       OPC_MoveParent,
/*59278*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59280*/       OPC_EmitConvertToTarget, 1,
/*59282*/       OPC_EmitInteger, MVT::i32, 14, 
/*59285*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59288*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*59298*/     /*Scope*/ 28, /*->59327*/
/*59299*/       OPC_RecordChild1, // #1 = $imm
/*59300*/       OPC_MoveChild1,
/*59301*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59304*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*59306*/       OPC_MoveParent,
/*59307*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59309*/       OPC_EmitConvertToTarget, 1,
/*59311*/       OPC_EmitInteger, MVT::i32, 14, 
/*59314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59317*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*59327*/     0, /*End of Scope*/
/*59328*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::SHL),// ->59516
/*59332*/     OPC_Scope, 56, /*->59390*/ // 2 children in Scope
/*59334*/       OPC_RecordNode, // #0 = $src
/*59335*/       OPC_CheckType, MVT::i32,
/*59337*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59339*/       OPC_Scope, 24, /*->59365*/ // 2 children in Scope
/*59341*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*59344*/         OPC_EmitInteger, MVT::i32, 14, 
/*59347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59353*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*59365*/       /*Scope*/ 23, /*->59389*/
/*59366*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*59369*/         OPC_EmitInteger, MVT::i32, 14, 
/*59372*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59378*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*59389*/       0, /*End of Scope*/
/*59390*/     /*Scope*/ 124, /*->59515*/
/*59391*/       OPC_RecordChild0, // #0 = $Rm
/*59392*/       OPC_RecordChild1, // #1 = $imm
/*59393*/       OPC_Scope, 66, /*->59461*/ // 2 children in Scope
/*59395*/         OPC_MoveChild1,
/*59396*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59399*/         OPC_CheckType, MVT::i32,
/*59401*/         OPC_Scope, 29, /*->59432*/ // 2 children in Scope
/*59403*/           OPC_CheckPredicate, 80, // Predicate_imm1_31
/*59405*/           OPC_MoveParent,
/*59406*/           OPC_CheckType, MVT::i32,
/*59408*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59410*/           OPC_EmitConvertToTarget, 1,
/*59412*/           OPC_EmitInteger, MVT::i32, 14, 
/*59415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59418*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59421*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSLri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*59432*/         /*Scope*/ 27, /*->59460*/
/*59433*/           OPC_MoveParent,
/*59434*/           OPC_CheckType, MVT::i32,
/*59436*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59438*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59441*/           OPC_EmitConvertToTarget, 1,
/*59443*/           OPC_EmitInteger, MVT::i32, 14, 
/*59446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59449*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*59460*/         0, /*End of Scope*/
/*59461*/       /*Scope*/ 52, /*->59514*/
/*59462*/         OPC_CheckChild1Type, MVT::i32,
/*59464*/         OPC_CheckType, MVT::i32,
/*59466*/         OPC_Scope, 22, /*->59490*/ // 2 children in Scope
/*59468*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59470*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59473*/           OPC_EmitInteger, MVT::i32, 14, 
/*59476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59479*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*59490*/         /*Scope*/ 22, /*->59513*/
/*59491*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59493*/           OPC_EmitInteger, MVT::i32, 14, 
/*59496*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59499*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59502*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSLrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59513*/         0, /*End of Scope*/
/*59514*/       0, /*End of Scope*/
/*59515*/     0, /*End of Scope*/
/*59516*/   /*SwitchOpcode*/ 18, TARGET_VAL(ISD::ATOMIC_FENCE),// ->59537
/*59519*/     OPC_RecordNode, // #0 = 'atomic_fence' chained node
/*59520*/     OPC_RecordChild1, // #1 = $ordering
/*59521*/     OPC_MoveChild1,
/*59522*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59525*/     OPC_MoveParent,
/*59526*/     OPC_CheckChild2Integer, 0, 
/*59528*/     OPC_EmitMergeInputChains1_0,
/*59529*/     OPC_EmitConvertToTarget, 1,
/*59531*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::CompilerBarrier), 0|OPFL_Chain,
                  1/*#Ops*/, 2, 
              // Src: (atomic_fence (imm:i32):$ordering, 0:i32) - Complexity = 11
              // Dst: (CompilerBarrier (imm:i32):$ordering)
/*59537*/   /*SwitchOpcode*/ 16|128,2/*272*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->59813
/*59541*/     OPC_Scope, 127, /*->59670*/ // 2 children in Scope
/*59543*/       OPC_MoveChild0,
/*59544*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*59547*/       OPC_RecordChild0, // #0 = $Rm
/*59548*/       OPC_RecordChild1, // #1 = $rot
/*59549*/       OPC_MoveChild1,
/*59550*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59553*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*59555*/       OPC_CheckType, MVT::i32,
/*59557*/       OPC_MoveParent,
/*59558*/       OPC_MoveParent,
/*59559*/       OPC_MoveChild1,
/*59560*/       OPC_Scope, 53, /*->59615*/ // 2 children in Scope
/*59562*/         OPC_CheckValueType, MVT::i8,
/*59564*/         OPC_MoveParent,
/*59565*/         OPC_Scope, 23, /*->59590*/ // 2 children in Scope
/*59567*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*59569*/           OPC_EmitConvertToTarget, 1,
/*59571*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*59574*/           OPC_EmitInteger, MVT::i32, 14, 
/*59577*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59580*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*59590*/         /*Scope*/ 23, /*->59614*/
/*59591*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59593*/           OPC_EmitConvertToTarget, 1,
/*59595*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*59598*/           OPC_EmitInteger, MVT::i32, 14, 
/*59601*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59604*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rn, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*59614*/         0, /*End of Scope*/
/*59615*/       /*Scope*/ 53, /*->59669*/
/*59616*/         OPC_CheckValueType, MVT::i16,
/*59618*/         OPC_MoveParent,
/*59619*/         OPC_Scope, 23, /*->59644*/ // 2 children in Scope
/*59621*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*59623*/           OPC_EmitConvertToTarget, 1,
/*59625*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*59628*/           OPC_EmitInteger, MVT::i32, 14, 
/*59631*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59634*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*59644*/         /*Scope*/ 23, /*->59668*/
/*59645*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59647*/           OPC_EmitConvertToTarget, 1,
/*59649*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*59652*/           OPC_EmitInteger, MVT::i32, 14, 
/*59655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59658*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rn, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*59668*/         0, /*End of Scope*/
/*59669*/       0, /*End of Scope*/
/*59670*/     /*Scope*/ 12|128,1/*140*/, /*->59812*/
/*59672*/       OPC_RecordChild0, // #0 = $Src
/*59673*/       OPC_MoveChild1,
/*59674*/       OPC_Scope, 67, /*->59743*/ // 2 children in Scope
/*59676*/         OPC_CheckValueType, MVT::i8,
/*59678*/         OPC_MoveParent,
/*59679*/         OPC_Scope, 21, /*->59702*/ // 3 children in Scope
/*59681*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*59683*/           OPC_EmitInteger, MVT::i32, 0, 
/*59686*/           OPC_EmitInteger, MVT::i32, 14, 
/*59689*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59692*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*59702*/         /*Scope*/ 17, /*->59720*/
/*59703*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59705*/           OPC_EmitInteger, MVT::i32, 14, 
/*59708*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59711*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSXTB), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*59720*/         /*Scope*/ 21, /*->59742*/
/*59721*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59723*/           OPC_EmitInteger, MVT::i32, 0, 
/*59726*/           OPC_EmitInteger, MVT::i32, 14, 
/*59729*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59732*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*59742*/         0, /*End of Scope*/
/*59743*/       /*Scope*/ 67, /*->59811*/
/*59744*/         OPC_CheckValueType, MVT::i16,
/*59746*/         OPC_MoveParent,
/*59747*/         OPC_Scope, 21, /*->59770*/ // 3 children in Scope
/*59749*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*59751*/           OPC_EmitInteger, MVT::i32, 0, 
/*59754*/           OPC_EmitInteger, MVT::i32, 14, 
/*59757*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59760*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*59770*/         /*Scope*/ 17, /*->59788*/
/*59771*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59773*/           OPC_EmitInteger, MVT::i32, 14, 
/*59776*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59779*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSXTH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*59788*/         /*Scope*/ 21, /*->59810*/
/*59789*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59791*/           OPC_EmitInteger, MVT::i32, 0, 
/*59794*/           OPC_EmitInteger, MVT::i32, 14, 
/*59797*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59800*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*59810*/         0, /*End of Scope*/
/*59811*/       0, /*End of Scope*/
/*59812*/     0, /*End of Scope*/
/*59813*/   /*SwitchOpcode*/ 58, TARGET_VAL(ISD::CALLSEQ_END),// ->59874
/*59816*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*59817*/     OPC_CaptureGlueInput,
/*59818*/     OPC_RecordChild1, // #1 = $amt1
/*59819*/     OPC_MoveChild1,
/*59820*/     OPC_SwitchOpcode /*2 cases */, 24, TARGET_VAL(ISD::TargetConstant),// ->59848
/*59824*/       OPC_MoveParent,
/*59825*/       OPC_RecordChild2, // #2 = $amt2
/*59826*/       OPC_MoveChild2,
/*59827*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*59830*/       OPC_MoveParent,
/*59831*/       OPC_EmitMergeInputChains1_0,
/*59832*/       OPC_EmitInteger, MVT::i32, 14, 
/*59835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59838*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*59848*/     /*SwitchOpcode*/ 22, TARGET_VAL(ISD::Constant),// ->59873
/*59851*/       OPC_MoveParent,
/*59852*/       OPC_RecordChild2, // #2 = $amt2
/*59853*/       OPC_MoveChild2,
/*59854*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59857*/       OPC_MoveParent,
/*59858*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59860*/       OPC_EmitMergeInputChains1_0,
/*59861*/       OPC_EmitConvertToTarget, 1,
/*59863*/       OPC_EmitConvertToTarget, 2,
/*59865*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*59873*/     0, // EndSwitchOpcode
/*59874*/   /*SwitchOpcode*/ 57, TARGET_VAL(ISD::CALLSEQ_START),// ->59934
/*59877*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*59878*/     OPC_RecordChild1, // #1 = $amt
/*59879*/     OPC_MoveChild1,
/*59880*/     OPC_SwitchOpcode /*2 cases */, 24, TARGET_VAL(ISD::TargetConstant),// ->59908
/*59884*/       OPC_MoveParent,
/*59885*/       OPC_RecordChild2, // #2 = $amt2
/*59886*/       OPC_MoveChild2,
/*59887*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*59890*/       OPC_MoveParent,
/*59891*/       OPC_EmitMergeInputChains1_0,
/*59892*/       OPC_EmitInteger, MVT::i32, 14, 
/*59895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59898*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_start (timm:i32):$amt, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt, (timm:i32):$amt2)
/*59908*/     /*SwitchOpcode*/ 22, TARGET_VAL(ISD::Constant),// ->59933
/*59911*/       OPC_MoveParent,
/*59912*/       OPC_RecordChild2, // #2 = $amt2
/*59913*/       OPC_MoveChild2,
/*59914*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59917*/       OPC_MoveParent,
/*59918*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59920*/       OPC_EmitMergeInputChains1_0,
/*59921*/       OPC_EmitConvertToTarget, 1,
/*59923*/       OPC_EmitConvertToTarget, 2,
/*59925*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_start (imm:i32):$amt, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt, (imm:i32):$amt2)
/*59933*/     0, // EndSwitchOpcode
/*59934*/   /*SwitchOpcode*/ 30, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->59967
/*59937*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*59938*/     OPC_CaptureGlueInput,
/*59939*/     OPC_RecordChild1, // #1 = $dst
/*59940*/     OPC_RecordChild2, // #2 = $src
/*59941*/     OPC_RecordChild3, // #3 = $size
/*59942*/     OPC_MoveChild3,
/*59943*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59946*/     OPC_MoveParent,
/*59947*/     OPC_RecordChild4, // #4 = $alignment
/*59948*/     OPC_MoveChild4,
/*59949*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59952*/     OPC_MoveParent,
/*59953*/     OPC_EmitMergeInputChains1_0,
/*59954*/     OPC_EmitConvertToTarget, 3,
/*59956*/     OPC_EmitConvertToTarget, 4,
/*59958*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*59967*/   /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::CMPFP),// ->60065
/*59970*/     OPC_RecordChild0, // #0 = $Dd
/*59971*/     OPC_Scope, 45, /*->60018*/ // 2 children in Scope
/*59973*/       OPC_CheckChild0Type, MVT::f64,
/*59975*/       OPC_RecordChild1, // #1 = $Dm
/*59976*/       OPC_Scope, 19, /*->59997*/ // 2 children in Scope
/*59978*/         OPC_CheckChild2Integer, 1, 
/*59980*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*59982*/         OPC_EmitInteger, MVT::i32, 14, 
/*59985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59988*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                      4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm, 1:i32) - Complexity = 8
                  // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*59997*/       /*Scope*/ 19, /*->60017*/
/*59998*/         OPC_CheckChild2Integer, 0, 
/*60000*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*60002*/         OPC_EmitInteger, MVT::i32, 14, 
/*60005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60008*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPD), 0|OPFL_GlueOutput,
                      4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm, 0:i32) - Complexity = 8
                  // Dst: (VCMPD DPR:f64:$Dd, DPR:f64:$Dm)
/*60017*/       0, /*End of Scope*/
/*60018*/     /*Scope*/ 45, /*->60064*/
/*60019*/       OPC_CheckChild0Type, MVT::f32,
/*60021*/       OPC_RecordChild1, // #1 = $Sm
/*60022*/       OPC_Scope, 19, /*->60043*/ // 2 children in Scope
/*60024*/         OPC_CheckChild2Integer, 1, 
/*60026*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*60028*/         OPC_EmitInteger, MVT::i32, 14, 
/*60031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60034*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                      4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm, 1:i32) - Complexity = 8
                  // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*60043*/       /*Scope*/ 19, /*->60063*/
/*60044*/         OPC_CheckChild2Integer, 0, 
/*60046*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*60048*/         OPC_EmitInteger, MVT::i32, 14, 
/*60051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60054*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPS), 0|OPFL_GlueOutput,
                      4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm, 0:i32) - Complexity = 8
                  // Dst: (VCMPS SPR:f32:$Sd, SPR:f32:$Sm)
/*60063*/       0, /*End of Scope*/
/*60064*/     0, /*End of Scope*/
/*60065*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::CMPFPw0),// ->60157
/*60068*/     OPC_RecordChild0, // #0 = $Dd
/*60069*/     OPC_Scope, 42, /*->60113*/ // 2 children in Scope
/*60071*/       OPC_CheckChild0Type, MVT::f64,
/*60073*/       OPC_Scope, 18, /*->60093*/ // 2 children in Scope
/*60075*/         OPC_CheckChild1Integer, 1, 
/*60077*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*60079*/         OPC_EmitInteger, MVT::i32, 14, 
/*60082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60085*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                      3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_cmpfp0 DPR:f64:$Dd, 1:i32) - Complexity = 8
                  // Dst: (VCMPEZD DPR:f64:$Dd)
/*60093*/       /*Scope*/ 18, /*->60112*/
/*60094*/         OPC_CheckChild1Integer, 0, 
/*60096*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*60098*/         OPC_EmitInteger, MVT::i32, 14, 
/*60101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60104*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPZD), 0|OPFL_GlueOutput,
                      3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_cmpfp0 DPR:f64:$Dd, 0:i32) - Complexity = 8
                  // Dst: (VCMPZD DPR:f64:$Dd)
/*60112*/       0, /*End of Scope*/
/*60113*/     /*Scope*/ 42, /*->60156*/
/*60114*/       OPC_CheckChild0Type, MVT::f32,
/*60116*/       OPC_Scope, 18, /*->60136*/ // 2 children in Scope
/*60118*/         OPC_CheckChild1Integer, 1, 
/*60120*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*60122*/         OPC_EmitInteger, MVT::i32, 14, 
/*60125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60128*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                      3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_cmpfp0 SPR:f32:$Sd, 1:i32) - Complexity = 8
                  // Dst: (VCMPEZS SPR:f32:$Sd)
/*60136*/       /*Scope*/ 18, /*->60155*/
/*60137*/         OPC_CheckChild1Integer, 0, 
/*60139*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*60141*/         OPC_EmitInteger, MVT::i32, 14, 
/*60144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60147*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPZS), 0|OPFL_GlueOutput,
                      3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_cmpfp0 SPR:f32:$Sd, 0:i32) - Complexity = 8
                  // Dst: (VCMPZS SPR:f32:$Sd)
/*60155*/       0, /*End of Scope*/
/*60156*/     0, /*End of Scope*/
/*60157*/   /*SwitchOpcode*/ 65, TARGET_VAL(ARMISD::SSAT),// ->60225
/*60160*/     OPC_RecordChild0, // #0 = $Rn
/*60161*/     OPC_RecordChild1, // #1 = $imm
/*60162*/     OPC_MoveChild1,
/*60163*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60166*/     OPC_CheckPredicate, 51, // Predicate_imm0_31
/*60168*/     OPC_CheckType, MVT::i32,
/*60170*/     OPC_MoveParent,
/*60171*/     OPC_CheckType, MVT::i32,
/*60173*/     OPC_Scope, 24, /*->60199*/ // 2 children in Scope
/*60175*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60177*/       OPC_EmitConvertToTarget, 1,
/*60179*/       OPC_EmitInteger, MVT::i32, 0, 
/*60182*/       OPC_EmitInteger, MVT::i32, 14, 
/*60185*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60188*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAT), 0,
                    MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (ARMssatnoshift:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (SSAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$imm, GPRnopc:i32:$Rn, 0:i32)
/*60199*/     /*Scope*/ 24, /*->60224*/
/*60200*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60202*/       OPC_EmitConvertToTarget, 1,
/*60204*/       OPC_EmitInteger, MVT::i32, 0, 
/*60207*/       OPC_EmitInteger, MVT::i32, 14, 
/*60210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60213*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAT), 0,
                    MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (ARMssatnoshift:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2SSAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$imm, GPRnopc:i32:$Rn, 0:i32)
/*60224*/     0, /*End of Scope*/
/*60225*/   /*SwitchOpcode*/ 56, TARGET_VAL(ARMISD::BFI),// ->60284
/*60228*/     OPC_RecordChild0, // #0 = $src
/*60229*/     OPC_RecordChild1, // #1 = $Rn
/*60230*/     OPC_RecordChild2, // #2 = $imm
/*60231*/     OPC_MoveChild2,
/*60232*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60235*/     OPC_CheckPredicate, 28, // Predicate_bf_inv_mask_imm
/*60237*/     OPC_MoveParent,
/*60238*/     OPC_Scope, 21, /*->60261*/ // 2 children in Scope
/*60240*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*60242*/       OPC_EmitConvertToTarget, 2,
/*60244*/       OPC_EmitInteger, MVT::i32, 14, 
/*60247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60250*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BFI), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*60261*/     /*Scope*/ 21, /*->60283*/
/*60262*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60264*/       OPC_EmitConvertToTarget, 2,
/*60266*/       OPC_EmitInteger, MVT::i32, 14, 
/*60269*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60272*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BFI), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*60283*/     0, /*End of Scope*/
/*60284*/   /*SwitchOpcode*/ 56, TARGET_VAL(ARMISD::INTRET_FLAG),// ->60343
/*60287*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*60288*/     OPC_CaptureGlueInput,
/*60289*/     OPC_RecordChild1, // #1 = $imm
/*60290*/     OPC_MoveChild1,
/*60291*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60294*/     OPC_Scope, 25, /*->60321*/ // 2 children in Scope
/*60296*/       OPC_CheckPredicate, 47, // Predicate_imm0_255
/*60298*/       OPC_CheckType, MVT::i32,
/*60300*/       OPC_MoveParent,
/*60301*/       OPC_CheckPatternPredicate, 53, // (!Subtarget->isMClass()) && (Subtarget->isThumb2())
/*60303*/       OPC_EmitMergeInputChains1_0,
/*60304*/       OPC_EmitConvertToTarget, 1,
/*60306*/       OPC_EmitInteger, MVT::i32, 14, 
/*60309*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60312*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*60321*/     /*Scope*/ 20, /*->60342*/
/*60322*/       OPC_MoveParent,
/*60323*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60325*/       OPC_EmitMergeInputChains1_0,
/*60326*/       OPC_EmitConvertToTarget, 1,
/*60328*/       OPC_EmitInteger, MVT::i32, 14, 
/*60331*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60334*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*60342*/     0, /*End of Scope*/
/*60343*/   /*SwitchOpcode*/ 116, TARGET_VAL(ARMISD::CALL),// ->60462
/*60346*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*60347*/     OPC_CaptureGlueInput,
/*60348*/     OPC_RecordChild1, // #1 = $func
/*60349*/     OPC_Scope, 75, /*->60426*/ // 2 children in Scope
/*60351*/       OPC_MoveChild1,
/*60352*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::TargetGlobalAddress),// ->60389
/*60356*/         OPC_MoveParent,
/*60357*/         OPC_Scope, 10, /*->60369*/ // 2 children in Scope
/*60359*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60361*/           OPC_EmitMergeInputChains1_0,
/*60362*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*60369*/         /*Scope*/ 18, /*->60388*/
/*60370*/           OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*60372*/           OPC_EmitMergeInputChains1_0,
/*60373*/           OPC_EmitInteger, MVT::i32, 14, 
/*60376*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60379*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*60388*/         0, /*End of Scope*/
/*60389*/       /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TargetExternalSymbol),// ->60425
/*60392*/         OPC_MoveParent,
/*60393*/         OPC_Scope, 10, /*->60405*/ // 2 children in Scope
/*60395*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60397*/           OPC_EmitMergeInputChains1_0,
/*60398*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*60405*/         /*Scope*/ 18, /*->60424*/
/*60406*/           OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*60408*/           OPC_EmitMergeInputChains1_0,
/*60409*/           OPC_EmitInteger, MVT::i32, 14, 
/*60412*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60415*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBL:i32 (texternalsym:i32):$func)
/*60424*/         0, /*End of Scope*/
/*60425*/       0, // EndSwitchOpcode
/*60426*/     /*Scope*/ 34, /*->60461*/
/*60427*/       OPC_CheckChild1Type, MVT::i32,
/*60429*/       OPC_Scope, 10, /*->60441*/ // 2 children in Scope
/*60431*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*60433*/         OPC_EmitMergeInputChains1_0,
/*60434*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*60441*/       /*Scope*/ 18, /*->60460*/
/*60442*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasV5TOps()) && (Subtarget->isThumb())
/*60444*/         OPC_EmitMergeInputChains1_0,
/*60445*/         OPC_EmitInteger, MVT::i32, 14, 
/*60448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60451*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$func)
/*60460*/       0, /*End of Scope*/
/*60461*/     0, /*End of Scope*/
/*60462*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::CALL_PRED),// ->60515
/*60465*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*60466*/     OPC_CaptureGlueInput,
/*60467*/     OPC_RecordChild1, // #1 = $func
/*60468*/     OPC_Scope, 23, /*->60493*/ // 2 children in Scope
/*60470*/       OPC_MoveChild1,
/*60471*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*60474*/       OPC_MoveParent,
/*60475*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60477*/       OPC_EmitMergeInputChains1_0,
/*60478*/       OPC_EmitInteger, MVT::i32, 14, 
/*60481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60484*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*60493*/     /*Scope*/ 20, /*->60514*/
/*60494*/       OPC_CheckChild1Type, MVT::i32,
/*60496*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*60498*/       OPC_EmitMergeInputChains1_0,
/*60499*/       OPC_EmitInteger, MVT::i32, 14, 
/*60502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60505*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*60514*/     0, /*End of Scope*/
/*60515*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CALL_NOLINK),// ->60593
/*60518*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*60519*/     OPC_CaptureGlueInput,
/*60520*/     OPC_RecordChild1, // #1 = $func
/*60521*/     OPC_Scope, 31, /*->60554*/ // 2 children in Scope
/*60523*/       OPC_MoveChild1,
/*60524*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->60539
/*60528*/         OPC_MoveParent,
/*60529*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60531*/         OPC_EmitMergeInputChains1_0,
/*60532*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*60539*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->60553
/*60542*/         OPC_MoveParent,
/*60543*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60545*/         OPC_EmitMergeInputChains1_0,
/*60546*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*60553*/       0, // EndSwitchOpcode
/*60554*/     /*Scope*/ 37, /*->60592*/
/*60555*/       OPC_CheckChild1Type, MVT::i32,
/*60557*/       OPC_Scope, 10, /*->60569*/ // 3 children in Scope
/*60559*/         OPC_CheckPatternPredicate, 55, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*60561*/         OPC_EmitMergeInputChains1_0,
/*60562*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*60569*/       /*Scope*/ 10, /*->60580*/
/*60570*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60572*/         OPC_EmitMergeInputChains1_0,
/*60573*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*60580*/       /*Scope*/ 10, /*->60591*/
/*60581*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60583*/         OPC_EmitMergeInputChains1_0,
/*60584*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*60591*/       0, /*End of Scope*/
/*60592*/     0, /*End of Scope*/
/*60593*/   /*SwitchOpcode*/ 23, TARGET_VAL(ARMISD::MEMCPY),// ->60619
/*60596*/     OPC_RecordNode, // #0 = 'ARMmemcopy' chained node
/*60597*/     OPC_CaptureGlueInput,
/*60598*/     OPC_RecordChild1, // #1 = $dst
/*60599*/     OPC_RecordChild2, // #2 = $src
/*60600*/     OPC_RecordChild3, // #3 = $nreg
/*60601*/     OPC_MoveChild3,
/*60602*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60605*/     OPC_MoveParent,
/*60606*/     OPC_EmitMergeInputChains1_0,
/*60607*/     OPC_EmitConvertToTarget, 3,
/*60609*/     OPC_MorphNodeTo2, TARGET_VAL(ARM::MEMCPY), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 4, 
              // Src: (ARMmemcopy:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg) - Complexity = 6
              // Dst: (MEMCPY:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg)
/*60619*/   /*SwitchOpcode*/ 62|128,1/*190*/, TARGET_VAL(ARMISD::Wrapper),// ->60813
/*60623*/     OPC_RecordChild0, // #0 = $src
/*60624*/     OPC_MoveChild0,
/*60625*/     OPC_SwitchOpcode /*4 cases */, 45, TARGET_VAL(ISD::TargetGlobalAddress),// ->60674
/*60629*/       OPC_MoveParent,
/*60630*/       OPC_CheckType, MVT::i32,
/*60632*/       OPC_Scope, 9, /*->60643*/ // 4 children in Scope
/*60634*/         OPC_CheckPatternPredicate, 44, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*60636*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*60643*/       /*Scope*/ 9, /*->60653*/
/*60644*/         OPC_CheckPatternPredicate, 45, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60646*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*60653*/       /*Scope*/ 9, /*->60663*/
/*60654*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*60656*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*60663*/       /*Scope*/ 9, /*->60673*/
/*60664*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60666*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*60673*/       0, /*End of Scope*/
/*60674*/     /*SwitchOpcode*/ 45, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->60722
/*60677*/       OPC_MoveParent,
/*60678*/       OPC_CheckType, MVT::i32,
/*60680*/       OPC_Scope, 9, /*->60691*/ // 4 children in Scope
/*60682*/         OPC_CheckPatternPredicate, 45, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60684*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*60691*/       /*Scope*/ 9, /*->60701*/
/*60692*/         OPC_CheckPatternPredicate, 44, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*60694*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$src)
/*60701*/       /*Scope*/ 9, /*->60711*/
/*60702*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*60704*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$addr)
/*60711*/       /*Scope*/ 9, /*->60721*/
/*60712*/         OPC_CheckPatternPredicate, 59, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*60714*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*60721*/       0, /*End of Scope*/
/*60722*/     /*SwitchOpcode*/ 59, TARGET_VAL(ISD::TargetConstantPool),// ->60784
/*60725*/       OPC_MoveParent,
/*60726*/       OPC_CheckType, MVT::i32,
/*60728*/       OPC_Scope, 17, /*->60747*/ // 3 children in Scope
/*60730*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60732*/         OPC_EmitInteger, MVT::i32, 14, 
/*60735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60738*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*60747*/       /*Scope*/ 17, /*->60765*/
/*60748*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60750*/         OPC_EmitInteger, MVT::i32, 14, 
/*60753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60756*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*60765*/       /*Scope*/ 17, /*->60783*/
/*60766*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60768*/         OPC_EmitInteger, MVT::i32, 14, 
/*60771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60774*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*60783*/       0, /*End of Scope*/
/*60784*/     /*SwitchOpcode*/ 25, TARGET_VAL(ISD::TargetExternalSymbol),// ->60812
/*60787*/       OPC_MoveParent,
/*60788*/       OPC_CheckType, MVT::i32,
/*60790*/       OPC_Scope, 9, /*->60801*/ // 2 children in Scope
/*60792*/         OPC_CheckPatternPredicate, 45, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60794*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (texternalsym:i32):$dst)
/*60801*/       /*Scope*/ 9, /*->60811*/
/*60802*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60804*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (texternalsym:i32):$dst)
/*60811*/       0, /*End of Scope*/
/*60812*/     0, // EndSwitchOpcode
/*60813*/   /*SwitchOpcode*/ 100, TARGET_VAL(ARMISD::WrapperPIC),// ->60916
/*60816*/     OPC_RecordChild0, // #0 = $addr
/*60817*/     OPC_MoveChild0,
/*60818*/     OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::TargetGlobalAddress),// ->60867
/*60822*/       OPC_MoveParent,
/*60823*/       OPC_CheckType, MVT::i32,
/*60825*/       OPC_Scope, 9, /*->60836*/ // 4 children in Scope
/*60827*/         OPC_CheckPatternPredicate, 45, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60829*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*60836*/       /*Scope*/ 9, /*->60846*/
/*60837*/         OPC_CheckPatternPredicate, 44, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*60839*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*60846*/       /*Scope*/ 9, /*->60856*/
/*60847*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*60849*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*60856*/       /*Scope*/ 9, /*->60866*/
/*60857*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60859*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*60866*/       0, /*End of Scope*/
/*60867*/     /*SwitchOpcode*/ 45, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->60915
/*60870*/       OPC_MoveParent,
/*60871*/       OPC_CheckType, MVT::i32,
/*60873*/       OPC_Scope, 9, /*->60884*/ // 4 children in Scope
/*60875*/         OPC_CheckPatternPredicate, 45, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60877*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*60884*/       /*Scope*/ 9, /*->60894*/
/*60885*/         OPC_CheckPatternPredicate, 44, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*60887*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*60894*/       /*Scope*/ 9, /*->60904*/
/*60895*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*60897*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*60904*/       /*Scope*/ 9, /*->60914*/
/*60905*/         OPC_CheckPatternPredicate, 59, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*60907*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$dst)
/*60914*/       0, /*End of Scope*/
/*60915*/     0, // EndSwitchOpcode
/*60916*/   /*SwitchOpcode*/ 64, TARGET_VAL(ARMISD::WrapperJT),// ->60983
/*60919*/     OPC_RecordChild0, // #0 = $dst
/*60920*/     OPC_MoveChild0,
/*60921*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*60924*/     OPC_MoveParent,
/*60925*/     OPC_CheckType, MVT::i32,
/*60927*/     OPC_Scope, 17, /*->60946*/ // 3 children in Scope
/*60929*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60931*/       OPC_EmitInteger, MVT::i32, 14, 
/*60934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60937*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst)
/*60946*/     /*Scope*/ 17, /*->60964*/
/*60947*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60949*/       OPC_EmitInteger, MVT::i32, 14, 
/*60952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60955*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst)
/*60964*/     /*Scope*/ 17, /*->60982*/
/*60965*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60967*/       OPC_EmitInteger, MVT::i32, 14, 
/*60970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60973*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst)
/*60982*/     0, /*End of Scope*/
/*60983*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::TC_RETURN),// ->61031
/*60986*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*60987*/     OPC_CaptureGlueInput,
/*60988*/     OPC_RecordChild1, // #1 = $dst
/*60989*/     OPC_Scope, 29, /*->61020*/ // 2 children in Scope
/*60991*/       OPC_MoveChild1,
/*60992*/       OPC_SwitchOpcode /*2 cases */, 10, TARGET_VAL(ISD::TargetGlobalAddress),// ->61006
/*60996*/         OPC_CheckType, MVT::i32,
/*60998*/         OPC_MoveParent,
/*60999*/         OPC_EmitMergeInputChains1_0,
/*61000*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*61006*/       /*SwitchOpcode*/ 10, TARGET_VAL(ISD::TargetExternalSymbol),// ->61019
/*61009*/         OPC_CheckType, MVT::i32,
/*61011*/         OPC_MoveParent,
/*61012*/         OPC_EmitMergeInputChains1_0,
/*61013*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*61019*/       0, // EndSwitchOpcode
/*61020*/     /*Scope*/ 9, /*->61030*/
/*61021*/       OPC_CheckChild1Type, MVT::i32,
/*61023*/       OPC_EmitMergeInputChains1_0,
/*61024*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*61030*/     0, /*End of Scope*/
/*61031*/   /*SwitchOpcode*/ 22, TARGET_VAL(ARMISD::BR2_JT),// ->61056
/*61034*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*61035*/     OPC_RecordChild1, // #1 = $target
/*61036*/     OPC_CheckChild1Type, MVT::i32,
/*61038*/     OPC_RecordChild2, // #2 = $index
/*61039*/     OPC_RecordChild3, // #3 = $jt
/*61040*/     OPC_MoveChild3,
/*61041*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*61044*/     OPC_MoveParent,
/*61045*/     OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*61047*/     OPC_EmitMergeInputChains1_0,
/*61048*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt) - Complexity = 6
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt)
/*61056*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VGETLANEs),// ->61207
/*61060*/     OPC_RecordChild0, // #0 = $V
/*61061*/     OPC_Scope, 28, /*->61091*/ // 4 children in Scope
/*61063*/       OPC_CheckChild0Type, MVT::v8i8,
/*61065*/       OPC_RecordChild1, // #1 = $lane
/*61066*/       OPC_MoveChild1,
/*61067*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61070*/       OPC_MoveParent,
/*61071*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61073*/       OPC_EmitConvertToTarget, 1,
/*61075*/       OPC_EmitInteger, MVT::i32, 14, 
/*61078*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61081*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*61091*/     /*Scope*/ 28, /*->61120*/
/*61092*/       OPC_CheckChild0Type, MVT::v4i16,
/*61094*/       OPC_RecordChild1, // #1 = $lane
/*61095*/       OPC_MoveChild1,
/*61096*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61099*/       OPC_MoveParent,
/*61100*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61102*/       OPC_EmitConvertToTarget, 1,
/*61104*/       OPC_EmitInteger, MVT::i32, 14, 
/*61107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61110*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*61120*/     /*Scope*/ 42, /*->61163*/
/*61121*/       OPC_CheckChild0Type, MVT::v16i8,
/*61123*/       OPC_RecordChild1, // #1 = $lane
/*61124*/       OPC_MoveChild1,
/*61125*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61128*/       OPC_MoveParent,
/*61129*/       OPC_EmitConvertToTarget, 1,
/*61131*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*61134*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*61142*/       OPC_EmitConvertToTarget, 1,
/*61144*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*61147*/       OPC_EmitInteger, MVT::i32, 14, 
/*61150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61153*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs8), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*61163*/     /*Scope*/ 42, /*->61206*/
/*61164*/       OPC_CheckChild0Type, MVT::v8i16,
/*61166*/       OPC_RecordChild1, // #1 = $lane
/*61167*/       OPC_MoveChild1,
/*61168*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61171*/       OPC_MoveParent,
/*61172*/       OPC_EmitConvertToTarget, 1,
/*61174*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*61177*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*61185*/       OPC_EmitConvertToTarget, 1,
/*61187*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i16_lane
/*61190*/       OPC_EmitInteger, MVT::i32, 14, 
/*61193*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61196*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs16), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*61206*/     0, /*End of Scope*/
/*61207*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VGETLANEu),// ->61358
/*61211*/     OPC_RecordChild0, // #0 = $V
/*61212*/     OPC_Scope, 28, /*->61242*/ // 4 children in Scope
/*61214*/       OPC_CheckChild0Type, MVT::v8i8,
/*61216*/       OPC_RecordChild1, // #1 = $lane
/*61217*/       OPC_MoveChild1,
/*61218*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61221*/       OPC_MoveParent,
/*61222*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61224*/       OPC_EmitConvertToTarget, 1,
/*61226*/       OPC_EmitInteger, MVT::i32, 14, 
/*61229*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61232*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*61242*/     /*Scope*/ 28, /*->61271*/
/*61243*/       OPC_CheckChild0Type, MVT::v4i16,
/*61245*/       OPC_RecordChild1, // #1 = $lane
/*61246*/       OPC_MoveChild1,
/*61247*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61250*/       OPC_MoveParent,
/*61251*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61253*/       OPC_EmitConvertToTarget, 1,
/*61255*/       OPC_EmitInteger, MVT::i32, 14, 
/*61258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61261*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*61271*/     /*Scope*/ 42, /*->61314*/
/*61272*/       OPC_CheckChild0Type, MVT::v16i8,
/*61274*/       OPC_RecordChild1, // #1 = $lane
/*61275*/       OPC_MoveChild1,
/*61276*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61279*/       OPC_MoveParent,
/*61280*/       OPC_EmitConvertToTarget, 1,
/*61282*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*61285*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*61293*/       OPC_EmitConvertToTarget, 1,
/*61295*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*61298*/       OPC_EmitInteger, MVT::i32, 14, 
/*61301*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61304*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu8), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*61314*/     /*Scope*/ 42, /*->61357*/
/*61315*/       OPC_CheckChild0Type, MVT::v8i16,
/*61317*/       OPC_RecordChild1, // #1 = $lane
/*61318*/       OPC_MoveChild1,
/*61319*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61322*/       OPC_MoveParent,
/*61323*/       OPC_EmitConvertToTarget, 1,
/*61325*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*61328*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*61336*/       OPC_EmitConvertToTarget, 1,
/*61338*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i16_lane
/*61341*/       OPC_EmitInteger, MVT::i32, 14, 
/*61344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61347*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu16), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*61357*/     0, /*End of Scope*/
/*61358*/   /*SwitchOpcode*/ 105|128,1/*233*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->61595
/*61362*/     OPC_RecordChild0, // #0 = $V
/*61363*/     OPC_Scope, 60, /*->61425*/ // 5 children in Scope
/*61365*/       OPC_CheckChild0Type, MVT::v2i32,
/*61367*/       OPC_RecordChild1, // #1 = $lane
/*61368*/       OPC_MoveChild1,
/*61369*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61372*/       OPC_MoveParent,
/*61373*/       OPC_CheckType, MVT::i32,
/*61375*/       OPC_Scope, 20, /*->61397*/ // 2 children in Scope
/*61377*/         OPC_CheckPatternPredicate, 60, // (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasVFP2())
/*61379*/         OPC_EmitConvertToTarget, 1,
/*61381*/         OPC_EmitInteger, MVT::i32, 14, 
/*61384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61387*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNi32), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*61397*/       /*Scope*/ 26, /*->61424*/
/*61398*/         OPC_CheckPatternPredicate, 61, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32())
/*61400*/         OPC_EmitConvertToTarget, 1,
/*61402*/         OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*61405*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*61413*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61416*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*61424*/       0, /*End of Scope*/
/*61425*/     /*Scope*/ 76, /*->61502*/
/*61426*/       OPC_CheckChild0Type, MVT::v4i32,
/*61428*/       OPC_RecordChild1, // #1 = $lane
/*61429*/       OPC_MoveChild1,
/*61430*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61433*/       OPC_MoveParent,
/*61434*/       OPC_CheckType, MVT::i32,
/*61436*/       OPC_Scope, 36, /*->61474*/ // 2 children in Scope
/*61438*/         OPC_CheckPatternPredicate, 62, // (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasNEON())
/*61440*/         OPC_EmitConvertToTarget, 1,
/*61442*/         OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*61445*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*61453*/         OPC_EmitConvertToTarget, 1,
/*61455*/         OPC_EmitNodeXForm, 8, 5, // SubReg_i32_lane
/*61458*/         OPC_EmitInteger, MVT::i32, 14, 
/*61461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61464*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNi32), 0,
                      MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*61474*/       /*Scope*/ 26, /*->61501*/
/*61475*/         OPC_CheckPatternPredicate, 61, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32())
/*61477*/         OPC_EmitConvertToTarget, 1,
/*61479*/         OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*61482*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*61490*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61493*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*61501*/       0, /*End of Scope*/
/*61502*/     /*Scope*/ 21, /*->61524*/
/*61503*/       OPC_RecordChild1, // #1 = $src2
/*61504*/       OPC_MoveChild1,
/*61505*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61508*/       OPC_MoveParent,
/*61509*/       OPC_CheckType, MVT::f64,
/*61511*/       OPC_EmitConvertToTarget, 1,
/*61513*/       OPC_EmitNodeXForm, 17, 2, // DSubReg_f64_reg
/*61516*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*61524*/     /*Scope*/ 34, /*->61559*/
/*61525*/       OPC_CheckChild0Type, MVT::v2f32,
/*61527*/       OPC_RecordChild1, // #1 = $src2
/*61528*/       OPC_MoveChild1,
/*61529*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61532*/       OPC_MoveParent,
/*61533*/       OPC_CheckType, MVT::f32,
/*61535*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*61538*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*61546*/       OPC_EmitConvertToTarget, 1,
/*61548*/       OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*61551*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*61559*/     /*Scope*/ 34, /*->61594*/
/*61560*/       OPC_CheckChild0Type, MVT::v4f32,
/*61562*/       OPC_RecordChild1, // #1 = $src2
/*61563*/       OPC_MoveChild1,
/*61564*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61567*/       OPC_MoveParent,
/*61568*/       OPC_CheckType, MVT::f32,
/*61570*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*61573*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*61581*/       OPC_EmitConvertToTarget, 1,
/*61583*/       OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*61586*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*61594*/     0, /*End of Scope*/
/*61595*/   /*SwitchOpcode*/ 122|128,2/*378*/, TARGET_VAL(ISD::FP_TO_SINT),// ->61977
/*61599*/     OPC_Scope, 43|128,1/*171*/, /*->61773*/ // 2 children in Scope
/*61602*/       OPC_MoveChild0,
/*61603*/       OPC_SwitchOpcode /*3 cases */, 53, TARGET_VAL(ISD::FROUND),// ->61660
/*61607*/         OPC_RecordChild0, // #0 = $a
/*61608*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->61634
/*61611*/           OPC_MoveParent,
/*61612*/           OPC_CheckType, MVT::i32,
/*61614*/           OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*61616*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTASS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61623*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61626*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fround:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASS:f32 SPR:f32:$a), GPR:i32)
/*61634*/         /*SwitchType*/ 23, MVT::f64,// ->61659
/*61636*/           OPC_MoveParent,
/*61637*/           OPC_CheckType, MVT::i32,
/*61639*/           OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*61641*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTASD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61648*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61651*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fround:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASD:f32 DPR:f64:$a), GPR:i32)
/*61659*/         0, // EndSwitchType
/*61660*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FCEIL),// ->61716
/*61663*/         OPC_RecordChild0, // #0 = $a
/*61664*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->61690
/*61667*/           OPC_MoveParent,
/*61668*/           OPC_CheckType, MVT::i32,
/*61670*/           OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*61672*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPSS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61679*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61682*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSS:f32 SPR:f32:$a), GPR:i32)
/*61690*/         /*SwitchType*/ 23, MVT::f64,// ->61715
/*61692*/           OPC_MoveParent,
/*61693*/           OPC_CheckType, MVT::i32,
/*61695*/           OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*61697*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPSD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61704*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61707*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSD:f32 DPR:f64:$a), GPR:i32)
/*61715*/         0, // EndSwitchType
/*61716*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FFLOOR),// ->61772
/*61719*/         OPC_RecordChild0, // #0 = $a
/*61720*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->61746
/*61723*/           OPC_MoveParent,
/*61724*/           OPC_CheckType, MVT::i32,
/*61726*/           OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*61728*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMSS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61735*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61738*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSS:f32 SPR:f32:$a), GPR:i32)
/*61746*/         /*SwitchType*/ 23, MVT::f64,// ->61771
/*61748*/           OPC_MoveParent,
/*61749*/           OPC_CheckType, MVT::i32,
/*61751*/           OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*61753*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMSD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*61760*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61763*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSD:f32 DPR:f64:$a), GPR:i32)
/*61771*/         0, // EndSwitchType
/*61772*/       0, // EndSwitchOpcode
/*61773*/     /*Scope*/ 73|128,1/*201*/, /*->61976*/
/*61775*/       OPC_RecordChild0, // #0 = $a
/*61776*/       OPC_SwitchType /*5 cases */, 114, MVT::i32,// ->61893
/*61779*/         OPC_Scope, 30, /*->61811*/ // 2 children in Scope
/*61781*/           OPC_CheckChild0Type, MVT::f64,
/*61783*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*61785*/           OPC_EmitInteger, MVT::i32, 14, 
/*61788*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61791*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZD), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*61800*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61803*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_sint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZD:f32 DPR:f64:$a), GPR:i32)
/*61811*/         /*Scope*/ 80, /*->61892*/
/*61812*/           OPC_CheckChild0Type, MVT::f32,
/*61814*/           OPC_Scope, 28, /*->61844*/ // 2 children in Scope
/*61816*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*61818*/             OPC_EmitInteger, MVT::i32, 14, 
/*61821*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61824*/             OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZS), 0,
                          MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*61833*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61836*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZS:f32 SPR:f32:$a), GPR:i32)
/*61844*/           /*Scope*/ 46, /*->61891*/
/*61845*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*61847*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*61853*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61856*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*61865*/             OPC_EmitInteger, MVT::i32, 14, 
/*61868*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61871*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTf2sd), 0,
                          MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*61880*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61883*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2sd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*61891*/           0, /*End of Scope*/
/*61892*/         0, /*End of Scope*/
/*61893*/       /*SwitchType*/ 19, MVT::v2i32,// ->61914
/*61895*/         OPC_CheckChild0Type, MVT::v2f32,
/*61897*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61899*/         OPC_EmitInteger, MVT::i32, 14, 
/*61902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61905*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2sd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*61914*/       /*SwitchType*/ 19, MVT::v4i32,// ->61935
/*61916*/         OPC_CheckChild0Type, MVT::v4f32,
/*61918*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61920*/         OPC_EmitInteger, MVT::i32, 14, 
/*61923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61926*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2sq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*61935*/       /*SwitchType*/ 19, MVT::v4i16,// ->61956
/*61937*/         OPC_CheckChild0Type, MVT::v4f16,
/*61939*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*61941*/         OPC_EmitInteger, MVT::i32, 14, 
/*61944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61947*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2sd), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sd:v4i16 DPR:v4f16:$Vm)
/*61956*/       /*SwitchType*/ 17, MVT::v8i16,// ->61975
/*61958*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*61960*/         OPC_EmitInteger, MVT::i32, 14, 
/*61963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61966*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2sq), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sq:v8i16 QPR:v8f16:$Vm)
/*61975*/       0, // EndSwitchType
/*61976*/     0, /*End of Scope*/
/*61977*/   /*SwitchOpcode*/ 122|128,2/*378*/, TARGET_VAL(ISD::FP_TO_UINT),// ->62359
/*61981*/     OPC_Scope, 43|128,1/*171*/, /*->62155*/ // 2 children in Scope
/*61984*/       OPC_MoveChild0,
/*61985*/       OPC_SwitchOpcode /*3 cases */, 53, TARGET_VAL(ISD::FROUND),// ->62042
/*61989*/         OPC_RecordChild0, // #0 = $a
/*61990*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->62016
/*61993*/           OPC_MoveParent,
/*61994*/           OPC_CheckType, MVT::i32,
/*61996*/           OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*61998*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTAUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*62005*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62008*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fround:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUS:f32 SPR:f32:$a), GPR:i32)
/*62016*/         /*SwitchType*/ 23, MVT::f64,// ->62041
/*62018*/           OPC_MoveParent,
/*62019*/           OPC_CheckType, MVT::i32,
/*62021*/           OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*62023*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTAUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*62030*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62033*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fround:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUD:f32 DPR:f64:$a), GPR:i32)
/*62041*/         0, // EndSwitchType
/*62042*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FCEIL),// ->62098
/*62045*/         OPC_RecordChild0, // #0 = $a
/*62046*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->62072
/*62049*/           OPC_MoveParent,
/*62050*/           OPC_CheckType, MVT::i32,
/*62052*/           OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*62054*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*62061*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62064*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUS:f32 SPR:f32:$a), GPR:i32)
/*62072*/         /*SwitchType*/ 23, MVT::f64,// ->62097
/*62074*/           OPC_MoveParent,
/*62075*/           OPC_CheckType, MVT::i32,
/*62077*/           OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*62079*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*62086*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62089*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUD:f32 DPR:f64:$a), GPR:i32)
/*62097*/         0, // EndSwitchType
/*62098*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FFLOOR),// ->62154
/*62101*/         OPC_RecordChild0, // #0 = $a
/*62102*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->62128
/*62105*/           OPC_MoveParent,
/*62106*/           OPC_CheckType, MVT::i32,
/*62108*/           OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*62110*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*62117*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62120*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUS:f32 SPR:f32:$a), GPR:i32)
/*62128*/         /*SwitchType*/ 23, MVT::f64,// ->62153
/*62130*/           OPC_MoveParent,
/*62131*/           OPC_CheckType, MVT::i32,
/*62133*/           OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*62135*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*62142*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62145*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUD:f32 DPR:f64:$a), GPR:i32)
/*62153*/         0, // EndSwitchType
/*62154*/       0, // EndSwitchOpcode
/*62155*/     /*Scope*/ 73|128,1/*201*/, /*->62358*/
/*62157*/       OPC_RecordChild0, // #0 = $a
/*62158*/       OPC_SwitchType /*5 cases */, 114, MVT::i32,// ->62275
/*62161*/         OPC_Scope, 30, /*->62193*/ // 2 children in Scope
/*62163*/           OPC_CheckChild0Type, MVT::f64,
/*62165*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*62167*/           OPC_EmitInteger, MVT::i32, 14, 
/*62170*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62173*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZD), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*62182*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62185*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_uint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZD:f32 DPR:f64:$a), GPR:i32)
/*62193*/         /*Scope*/ 80, /*->62274*/
/*62194*/           OPC_CheckChild0Type, MVT::f32,
/*62196*/           OPC_Scope, 28, /*->62226*/ // 2 children in Scope
/*62198*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*62200*/             OPC_EmitInteger, MVT::i32, 14, 
/*62203*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62206*/             OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZS), 0,
                          MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*62215*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62218*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZS:f32 SPR:f32:$a), GPR:i32)
/*62226*/           /*Scope*/ 46, /*->62273*/
/*62227*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*62229*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*62235*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62238*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*62247*/             OPC_EmitInteger, MVT::i32, 14, 
/*62250*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62253*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTf2ud), 0,
                          MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*62262*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62265*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2ud:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*62273*/           0, /*End of Scope*/
/*62274*/         0, /*End of Scope*/
/*62275*/       /*SwitchType*/ 19, MVT::v2i32,// ->62296
/*62277*/         OPC_CheckChild0Type, MVT::v2f32,
/*62279*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62281*/         OPC_EmitInteger, MVT::i32, 14, 
/*62284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62287*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2ud), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*62296*/       /*SwitchType*/ 19, MVT::v4i32,// ->62317
/*62298*/         OPC_CheckChild0Type, MVT::v4f32,
/*62300*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*62302*/         OPC_EmitInteger, MVT::i32, 14, 
/*62305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62308*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2uq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*62317*/       /*SwitchType*/ 19, MVT::v4i16,// ->62338
/*62319*/         OPC_CheckChild0Type, MVT::v4f16,
/*62321*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*62323*/         OPC_EmitInteger, MVT::i32, 14, 
/*62326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62329*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2ud), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2ud:v4i16 DPR:v4f16:$Vm)
/*62338*/       /*SwitchType*/ 17, MVT::v8i16,// ->62357
/*62340*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*62342*/         OPC_EmitInteger, MVT::i32, 14, 
/*62345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62348*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2uq), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2uq:v8i16 QPR:v8f16:$Vm)
/*62357*/       0, // EndSwitchType
/*62358*/     0, /*End of Scope*/
/*62359*/   /*SwitchOpcode*/ 110|128,2/*366*/, TARGET_VAL(ISD::Constant),// ->62729
/*62363*/     OPC_RecordNode, // #0 = $imm
/*62364*/     OPC_CheckType, MVT::i32,
/*62366*/     OPC_Scope, 25, /*->62393*/ // 12 children in Scope
/*62368*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*62370*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*62372*/       OPC_EmitConvertToTarget, 0,
/*62374*/       OPC_EmitInteger, MVT::i32, 14, 
/*62377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62380*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62383*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*62393*/     /*Scope*/ 25, /*->62419*/
/*62394*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*62396*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62398*/       OPC_EmitConvertToTarget, 0,
/*62400*/       OPC_EmitInteger, MVT::i32, 14, 
/*62403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62409*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_mod_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*62419*/     /*Scope*/ 21, /*->62441*/
/*62420*/       OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*62422*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*62424*/       OPC_EmitConvertToTarget, 0,
/*62426*/       OPC_EmitInteger, MVT::i32, 14, 
/*62429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62432*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi16), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*62441*/     /*Scope*/ 28, /*->62470*/
/*62442*/       OPC_CheckPredicate, 25, // Predicate_mod_imm_not
/*62444*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62446*/       OPC_EmitConvertToTarget, 0,
/*62448*/       OPC_EmitNodeXForm, 9, 1, // imm_not_XFORM
/*62451*/       OPC_EmitInteger, MVT::i32, 14, 
/*62454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62457*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62460*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*62470*/     /*Scope*/ 13, /*->62484*/
/*62471*/       OPC_CheckPredicate, 81, // Predicate_arm_i32imm
/*62473*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62475*/       OPC_EmitConvertToTarget, 0,
/*62477*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*62484*/     /*Scope*/ 25, /*->62510*/
/*62485*/       OPC_CheckPredicate, 47, // Predicate_imm0_255
/*62487*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62489*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*62492*/       OPC_EmitConvertToTarget, 0,
/*62494*/       OPC_EmitInteger, MVT::i32, 14, 
/*62497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62500*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*62510*/     /*Scope*/ 21, /*->62532*/
/*62511*/       OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*62513*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*62515*/       OPC_EmitConvertToTarget, 0,
/*62517*/       OPC_EmitInteger, MVT::i32, 14, 
/*62520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62523*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi16), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*62532*/     /*Scope*/ 28, /*->62561*/
/*62533*/       OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*62535*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*62537*/       OPC_EmitConvertToTarget, 0,
/*62539*/       OPC_EmitNodeXForm, 1, 1, // t2_so_imm_not_XFORM
/*62542*/       OPC_EmitInteger, MVT::i32, 14, 
/*62545*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62548*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62551*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*62561*/     /*Scope*/ 53, /*->62615*/
/*62562*/       OPC_CheckPredicate, 82, // Predicate_thumb_immshifted
/*62564*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62566*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*62569*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*62572*/       OPC_EmitConvertToTarget, 0,
/*62574*/       OPC_EmitNodeXForm, 18, 3, // thumb_immshifted_val
/*62577*/       OPC_EmitInteger, MVT::i32, 14, 
/*62580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62583*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*62593*/       OPC_EmitConvertToTarget, 0,
/*62595*/       OPC_EmitNodeXForm, 19, 8, // thumb_immshifted_shamt
/*62598*/       OPC_EmitInteger, MVT::i32, 14, 
/*62601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62604*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLri), 0,
                    MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*62615*/     /*Scope*/ 47, /*->62663*/
/*62616*/       OPC_CheckPredicate, 83, // Predicate_imm0_255_comp
/*62618*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62620*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*62623*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*62626*/       OPC_EmitConvertToTarget, 0,
/*62628*/       OPC_EmitNodeXForm, 9, 3, // imm_not_XFORM
/*62631*/       OPC_EmitInteger, MVT::i32, 14, 
/*62634*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62637*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*62647*/       OPC_EmitInteger, MVT::i32, 14, 
/*62650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62653*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tMVN), 0,
                    MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_not_XFORM:i32 (imm:i32):$src)))
/*62663*/     /*Scope*/ 52, /*->62716*/
/*62664*/       OPC_CheckPredicate, 84, // Predicate_imm256_510
/*62666*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62668*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*62671*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*62674*/       OPC_EmitInteger, MVT::i32, 127|128,1/*255*/, 
/*62678*/       OPC_EmitInteger, MVT::i32, 14, 
/*62681*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62684*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*62694*/       OPC_EmitConvertToTarget, 0,
/*62696*/       OPC_EmitNodeXForm, 20, 7, // thumb_imm256_510_addend
/*62699*/       OPC_EmitInteger, MVT::i32, 14, 
/*62702*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62705*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0,
                    MVT::i32, 5/*#Ops*/, 1, 6, 8, 9, 10, 
                // Src: (imm:i32)<<P:Predicate_imm256_510>>:$src - Complexity = 4
                // Dst: (tADDi8:i32 (tMOVi8:i32 255:i32), (thumb_imm256_510_addend:i32 (imm:i32):$src))
/*62716*/     /*Scope*/ 11, /*->62728*/
/*62717*/       OPC_CheckPatternPredicate, 64, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*62719*/       OPC_EmitConvertToTarget, 0,
/*62721*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*62728*/     0, /*End of Scope*/
/*62729*/   /*SwitchOpcode*/ 30, TARGET_VAL(ISD::TRAP),// ->62762
/*62732*/     OPC_RecordNode, // #0 = 'trap' chained node
/*62733*/     OPC_Scope, 8, /*->62743*/ // 3 children in Scope
/*62735*/       OPC_CheckPatternPredicate, 65, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*62737*/       OPC_EmitMergeInputChains1_0,
/*62738*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*62743*/     /*Scope*/ 8, /*->62752*/
/*62744*/       OPC_CheckPatternPredicate, 66, // (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb())
/*62746*/       OPC_EmitMergeInputChains1_0,
/*62747*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*62752*/     /*Scope*/ 8, /*->62761*/
/*62753*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*62755*/       OPC_EmitMergeInputChains1_0,
/*62756*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*62761*/     0, /*End of Scope*/
/*62762*/   /*SwitchOpcode*/ 55, TARGET_VAL(ARMISD::RET_FLAG),// ->62820
/*62765*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*62766*/     OPC_CaptureGlueInput,
/*62767*/     OPC_Scope, 16, /*->62785*/ // 3 children in Scope
/*62769*/       OPC_CheckPatternPredicate, 55, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*62771*/       OPC_EmitMergeInputChains1_0,
/*62772*/       OPC_EmitInteger, MVT::i32, 14, 
/*62775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62778*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*62785*/     /*Scope*/ 16, /*->62802*/
/*62786*/       OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*62788*/       OPC_EmitMergeInputChains1_0,
/*62789*/       OPC_EmitInteger, MVT::i32, 14, 
/*62792*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62795*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*62802*/     /*Scope*/ 16, /*->62819*/
/*62803*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*62805*/       OPC_EmitMergeInputChains1_0,
/*62806*/       OPC_EmitInteger, MVT::i32, 14, 
/*62809*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62812*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*62819*/     0, /*End of Scope*/
/*62820*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::BRIND),// ->62867
/*62823*/     OPC_RecordNode, // #0 = 'brind' chained node
/*62824*/     OPC_RecordChild1, // #1 = $dst
/*62825*/     OPC_CheckChild1Type, MVT::i32,
/*62827*/     OPC_Scope, 9, /*->62838*/ // 3 children in Scope
/*62829*/       OPC_CheckPatternPredicate, 55, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*62831*/       OPC_EmitMergeInputChains1_0,
/*62832*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*62838*/     /*Scope*/ 9, /*->62848*/
/*62839*/       OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*62841*/       OPC_EmitMergeInputChains1_0,
/*62842*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*62848*/     /*Scope*/ 17, /*->62866*/
/*62849*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*62851*/       OPC_EmitMergeInputChains1_0,
/*62852*/       OPC_EmitInteger, MVT::i32, 14, 
/*62855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62858*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*62866*/     0, /*End of Scope*/
/*62867*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BR),// ->62925
/*62870*/     OPC_RecordNode, // #0 = 'br' chained node
/*62871*/     OPC_RecordChild1, // #1 = $target
/*62872*/     OPC_MoveChild1,
/*62873*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*62876*/     OPC_MoveParent,
/*62877*/     OPC_Scope, 9, /*->62888*/ // 3 children in Scope
/*62879*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62881*/       OPC_EmitMergeInputChains1_0,
/*62882*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*62888*/     /*Scope*/ 17, /*->62906*/
/*62889*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62891*/       OPC_EmitMergeInputChains1_0,
/*62892*/       OPC_EmitInteger, MVT::i32, 14, 
/*62895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62898*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*62906*/     /*Scope*/ 17, /*->62924*/
/*62907*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*62909*/       OPC_EmitMergeInputChains1_0,
/*62910*/       OPC_EmitInteger, MVT::i32, 14, 
/*62913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62916*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*62924*/     0, /*End of Scope*/
/*62925*/   /*SwitchOpcode*/ 38, TARGET_VAL(ARMISD::RRX),// ->62966
/*62928*/     OPC_CaptureGlueInput,
/*62929*/     OPC_RecordChild0, // #0 = $Rm
/*62930*/     OPC_CheckType, MVT::i32,
/*62932*/     OPC_Scope, 9, /*->62943*/ // 2 children in Scope
/*62934*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62936*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*62943*/     /*Scope*/ 21, /*->62965*/
/*62944*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*62946*/       OPC_EmitInteger, MVT::i32, 14, 
/*62949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62955*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*62965*/     0, /*End of Scope*/
/*62966*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::SRL_FLAG),// ->63004
/*62969*/     OPC_RecordChild0, // #0 = $src
/*62970*/     OPC_CheckType, MVT::i32,
/*62972*/     OPC_Scope, 10, /*->62984*/ // 2 children in Scope
/*62974*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*62976*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*62984*/     /*Scope*/ 18, /*->63003*/
/*62985*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*62987*/       OPC_EmitInteger, MVT::i32, 14, 
/*62990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62993*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*63003*/     0, /*End of Scope*/
/*63004*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::SRA_FLAG),// ->63042
/*63007*/     OPC_RecordChild0, // #0 = $src
/*63008*/     OPC_CheckType, MVT::i32,
/*63010*/     OPC_Scope, 10, /*->63022*/ // 2 children in Scope
/*63012*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*63014*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*63022*/     /*Scope*/ 18, /*->63041*/
/*63023*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*63025*/       OPC_EmitInteger, MVT::i32, 14, 
/*63028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63031*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*63041*/     0, /*End of Scope*/
/*63042*/   /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SMUL_LOHI),// ->63119
/*63045*/     OPC_RecordChild0, // #0 = $Rn
/*63046*/     OPC_RecordChild1, // #1 = $Rm
/*63047*/     OPC_CheckType, MVT::i32,
/*63049*/     OPC_Scope, 23, /*->63074*/ // 3 children in Scope
/*63051*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*63053*/       OPC_EmitInteger, MVT::i32, 14, 
/*63056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63062*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMULL), 0,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (smullohi:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMULL:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*63074*/     /*Scope*/ 23, /*->63098*/
/*63075*/       OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*63077*/       OPC_EmitInteger, MVT::i32, 14, 
/*63080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63086*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMULLv5), 0,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (smullohi:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMULLv5:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*63098*/     /*Scope*/ 19, /*->63118*/
/*63099*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*63101*/       OPC_EmitInteger, MVT::i32, 14, 
/*63104*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63107*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMULL), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smullohi:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMULL:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*63118*/     0, /*End of Scope*/
/*63119*/   /*SwitchOpcode*/ 74, TARGET_VAL(ISD::UMUL_LOHI),// ->63196
/*63122*/     OPC_RecordChild0, // #0 = $Rn
/*63123*/     OPC_RecordChild1, // #1 = $Rm
/*63124*/     OPC_CheckType, MVT::i32,
/*63126*/     OPC_Scope, 23, /*->63151*/ // 3 children in Scope
/*63128*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*63130*/       OPC_EmitInteger, MVT::i32, 14, 
/*63133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63139*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::UMULL), 0,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (umullohi:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UMULL:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*63151*/     /*Scope*/ 23, /*->63175*/
/*63152*/       OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*63154*/       OPC_EmitInteger, MVT::i32, 14, 
/*63157*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63160*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63163*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::UMULLv5), 0,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (umullohi:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UMULLv5:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*63175*/     /*Scope*/ 19, /*->63195*/
/*63176*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*63178*/       OPC_EmitInteger, MVT::i32, 14, 
/*63181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63184*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2UMULL), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umullohi:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UMULL:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*63195*/     0, /*End of Scope*/
/*63196*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::MULHS),// ->63243
/*63199*/     OPC_RecordChild0, // #0 = $Rn
/*63200*/     OPC_RecordChild1, // #1 = $Rm
/*63201*/     OPC_CheckType, MVT::i32,
/*63203*/     OPC_Scope, 18, /*->63223*/ // 2 children in Scope
/*63205*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*63207*/       OPC_EmitInteger, MVT::i32, 14, 
/*63210*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63213*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMUL), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*63223*/     /*Scope*/ 18, /*->63242*/
/*63224*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*63226*/       OPC_EmitInteger, MVT::i32, 14, 
/*63229*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63232*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMUL), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*63242*/     0, /*End of Scope*/
/*63243*/   /*SwitchOpcode*/ 44, TARGET_VAL(ARMISD::SMULWB),// ->63290
/*63246*/     OPC_RecordChild0, // #0 = $Rn
/*63247*/     OPC_RecordChild1, // #1 = $Rm
/*63248*/     OPC_CheckType, MVT::i32,
/*63250*/     OPC_Scope, 18, /*->63270*/ // 2 children in Scope
/*63252*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*63254*/       OPC_EmitInteger, MVT::i32, 14, 
/*63257*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63260*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULWB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsmulwb:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*63270*/     /*Scope*/ 18, /*->63289*/
/*63271*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*63273*/       OPC_EmitInteger, MVT::i32, 14, 
/*63276*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63279*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULWB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsmulwb:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*63289*/     0, /*End of Scope*/
/*63290*/   /*SwitchOpcode*/ 44, TARGET_VAL(ARMISD::SMULWT),// ->63337
/*63293*/     OPC_RecordChild0, // #0 = $Rn
/*63294*/     OPC_RecordChild1, // #1 = $Rm
/*63295*/     OPC_CheckType, MVT::i32,
/*63297*/     OPC_Scope, 18, /*->63317*/ // 2 children in Scope
/*63299*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*63301*/       OPC_EmitInteger, MVT::i32, 14, 
/*63304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63307*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULWT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsmulwt:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*63317*/     /*Scope*/ 18, /*->63336*/
/*63318*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*63320*/       OPC_EmitInteger, MVT::i32, 14, 
/*63323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63326*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULWT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsmulwt:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*63336*/     0, /*End of Scope*/
/*63337*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLALBB),// ->63390
/*63340*/     OPC_RecordChild0, // #0 = $Rn
/*63341*/     OPC_RecordChild1, // #1 = $Rm
/*63342*/     OPC_RecordChild2, // #2 = $RLo
/*63343*/     OPC_RecordChild3, // #3 = $RHi
/*63344*/     OPC_Scope, 21, /*->63367*/ // 2 children in Scope
/*63346*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*63348*/       OPC_EmitInteger, MVT::i32, 14, 
/*63351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63354*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLALBB), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlalbb:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (SMLALBB:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*63367*/     /*Scope*/ 21, /*->63389*/
/*63368*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*63370*/       OPC_EmitInteger, MVT::i32, 14, 
/*63373*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63376*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLALBB), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlalbb:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLALBB:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*63389*/     0, /*End of Scope*/
/*63390*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLALBT),// ->63443
/*63393*/     OPC_RecordChild0, // #0 = $Rn
/*63394*/     OPC_RecordChild1, // #1 = $Rm
/*63395*/     OPC_RecordChild2, // #2 = $RLo
/*63396*/     OPC_RecordChild3, // #3 = $RHi
/*63397*/     OPC_Scope, 21, /*->63420*/ // 2 children in Scope
/*63399*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*63401*/       OPC_EmitInteger, MVT::i32, 14, 
/*63404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63407*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLALBT), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlalbt:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (SMLALBT:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*63420*/     /*Scope*/ 21, /*->63442*/
/*63421*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*63423*/       OPC_EmitInteger, MVT::i32, 14, 
/*63426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63429*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLALBT), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlalbt:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLALBT:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*63442*/     0, /*End of Scope*/
/*63443*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLALTB),// ->63496
/*63446*/     OPC_RecordChild0, // #0 = $Rn
/*63447*/     OPC_RecordChild1, // #1 = $Rm
/*63448*/     OPC_RecordChild2, // #2 = $RLo
/*63449*/     OPC_RecordChild3, // #3 = $RHi
/*63450*/     OPC_Scope, 21, /*->63473*/ // 2 children in Scope
/*63452*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*63454*/       OPC_EmitInteger, MVT::i32, 14, 
/*63457*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63460*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLALTB), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlaltb:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (SMLALTB:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*63473*/     /*Scope*/ 21, /*->63495*/
/*63474*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*63476*/       OPC_EmitInteger, MVT::i32, 14, 
/*63479*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63482*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLALTB), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlaltb:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLALTB:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*63495*/     0, /*End of Scope*/
/*63496*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLALTT),// ->63549
/*63499*/     OPC_RecordChild0, // #0 = $Rn
/*63500*/     OPC_RecordChild1, // #1 = $Rm
/*63501*/     OPC_RecordChild2, // #2 = $RLo
/*63502*/     OPC_RecordChild3, // #3 = $RHi
/*63503*/     OPC_Scope, 21, /*->63526*/ // 2 children in Scope
/*63505*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*63507*/       OPC_EmitInteger, MVT::i32, 14, 
/*63510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63513*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLALTT), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlaltt:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (SMLALTT:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*63526*/     /*Scope*/ 21, /*->63548*/
/*63527*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*63529*/       OPC_EmitInteger, MVT::i32, 14, 
/*63532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63535*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLALTT), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlaltt:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLALTT:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*63548*/     0, /*End of Scope*/
/*63549*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLALD),// ->63602
/*63552*/     OPC_RecordChild0, // #0 = $Rn
/*63553*/     OPC_RecordChild1, // #1 = $Rm
/*63554*/     OPC_RecordChild2, // #2 = $RLo
/*63555*/     OPC_RecordChild3, // #3 = $RHi
/*63556*/     OPC_Scope, 21, /*->63579*/ // 2 children in Scope
/*63558*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*63560*/       OPC_EmitInteger, MVT::i32, 14, 
/*63563*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63566*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLALD), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMSmlald:i32:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$RLo, GPRnopc:i32:$RHi) - Complexity = 3
                // Dst: (SMLALD:i32:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$RLo, GPRnopc:i32:$RHi)
/*63579*/     /*Scope*/ 21, /*->63601*/
/*63580*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*63582*/       OPC_EmitInteger, MVT::i32, 14, 
/*63585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63588*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLALD), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMSmlald:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$RLo, rGPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLALD:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$RLo, rGPR:i32:$RHi)
/*63601*/     0, /*End of Scope*/
/*63602*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLALDX),// ->63655
/*63605*/     OPC_RecordChild0, // #0 = $Rn
/*63606*/     OPC_RecordChild1, // #1 = $Rm
/*63607*/     OPC_RecordChild2, // #2 = $RLo
/*63608*/     OPC_RecordChild3, // #3 = $RHi
/*63609*/     OPC_Scope, 21, /*->63632*/ // 2 children in Scope
/*63611*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*63613*/       OPC_EmitInteger, MVT::i32, 14, 
/*63616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63619*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLALDX), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMSmlaldx:i32:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$RLo, GPRnopc:i32:$RHi) - Complexity = 3
                // Dst: (SMLALDX:i32:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$RLo, GPRnopc:i32:$RHi)
/*63632*/     /*Scope*/ 21, /*->63654*/
/*63633*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*63635*/       OPC_EmitInteger, MVT::i32, 14, 
/*63638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63641*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLALDX), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMSmlaldx:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$RLo, rGPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLALDX:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$RLo, rGPR:i32:$RHi)
/*63654*/     0, /*End of Scope*/
/*63655*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLSLD),// ->63708
/*63658*/     OPC_RecordChild0, // #0 = $Rn
/*63659*/     OPC_RecordChild1, // #1 = $Rm
/*63660*/     OPC_RecordChild2, // #2 = $RLo
/*63661*/     OPC_RecordChild3, // #3 = $RHi
/*63662*/     OPC_Scope, 21, /*->63685*/ // 2 children in Scope
/*63664*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*63666*/       OPC_EmitInteger, MVT::i32, 14, 
/*63669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63672*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLSLD), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMSmlsld:i32:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$RLo, GPRnopc:i32:$RHi) - Complexity = 3
                // Dst: (SMLSLD:i32:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$RLo, GPRnopc:i32:$RHi)
/*63685*/     /*Scope*/ 21, /*->63707*/
/*63686*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*63688*/       OPC_EmitInteger, MVT::i32, 14, 
/*63691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63694*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLSLD), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMSmlsld:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$RLo, rGPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLSLD:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$RLo, rGPR:i32:$RHi)
/*63707*/     0, /*End of Scope*/
/*63708*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLSLDX),// ->63761
/*63711*/     OPC_RecordChild0, // #0 = $Rn
/*63712*/     OPC_RecordChild1, // #1 = $Rm
/*63713*/     OPC_RecordChild2, // #2 = $RLo
/*63714*/     OPC_RecordChild3, // #3 = $RHi
/*63715*/     OPC_Scope, 21, /*->63738*/ // 2 children in Scope
/*63717*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*63719*/       OPC_EmitInteger, MVT::i32, 14, 
/*63722*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63725*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLSLDX), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMSmlsldx:i32:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$RLo, GPRnopc:i32:$RHi) - Complexity = 3
                // Dst: (SMLSLDX:i32:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$RLo, GPRnopc:i32:$RHi)
/*63738*/     /*Scope*/ 21, /*->63760*/
/*63739*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*63741*/       OPC_EmitInteger, MVT::i32, 14, 
/*63744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63747*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLSLDX), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMSmlsldx:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$RLo, rGPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLSLDX:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$RLo, rGPR:i32:$RHi)
/*63760*/     0, /*End of Scope*/
/*63761*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::SDIV),// ->63808
/*63764*/     OPC_RecordChild0, // #0 = $Rn
/*63765*/     OPC_RecordChild1, // #1 = $Rm
/*63766*/     OPC_CheckType, MVT::i32,
/*63768*/     OPC_Scope, 18, /*->63788*/ // 2 children in Scope
/*63770*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*63772*/       OPC_EmitInteger, MVT::i32, 14, 
/*63775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63778*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*63788*/     /*Scope*/ 18, /*->63807*/
/*63789*/       OPC_CheckPatternPredicate, 68, // (Subtarget->hasDivideInThumbMode()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*63791*/       OPC_EmitInteger, MVT::i32, 14, 
/*63794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63797*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*63807*/     0, /*End of Scope*/
/*63808*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::UDIV),// ->63855
/*63811*/     OPC_RecordChild0, // #0 = $Rn
/*63812*/     OPC_RecordChild1, // #1 = $Rm
/*63813*/     OPC_CheckType, MVT::i32,
/*63815*/     OPC_Scope, 18, /*->63835*/ // 2 children in Scope
/*63817*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*63819*/       OPC_EmitInteger, MVT::i32, 14, 
/*63822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63825*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*63835*/     /*Scope*/ 18, /*->63854*/
/*63836*/       OPC_CheckPatternPredicate, 68, // (Subtarget->hasDivideInThumbMode()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*63838*/       OPC_EmitInteger, MVT::i32, 14, 
/*63841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63844*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*63854*/     0, /*End of Scope*/
/*63855*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ISD::CTLZ),// ->64016
/*63859*/     OPC_RecordChild0, // #0 = $Rm
/*63860*/     OPC_SwitchType /*7 cases */, 38, MVT::i32,// ->63901
/*63863*/       OPC_Scope, 17, /*->63882*/ // 2 children in Scope
/*63865*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*63867*/         OPC_EmitInteger, MVT::i32, 14, 
/*63870*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63873*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CLZ), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*63882*/       /*Scope*/ 17, /*->63900*/
/*63883*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*63885*/         OPC_EmitInteger, MVT::i32, 14, 
/*63888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63891*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CLZ), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*63900*/       0, /*End of Scope*/
/*63901*/     /*SwitchType*/ 17, MVT::v8i8,// ->63920
/*63903*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63905*/       OPC_EmitInteger, MVT::i32, 14, 
/*63908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63911*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*63920*/     /*SwitchType*/ 17, MVT::v4i16,// ->63939
/*63922*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63924*/       OPC_EmitInteger, MVT::i32, 14, 
/*63927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63930*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv4i16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*63939*/     /*SwitchType*/ 17, MVT::v2i32,// ->63958
/*63941*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63943*/       OPC_EmitInteger, MVT::i32, 14, 
/*63946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63949*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv2i32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*63958*/     /*SwitchType*/ 17, MVT::v16i8,// ->63977
/*63960*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63962*/       OPC_EmitInteger, MVT::i32, 14, 
/*63965*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63968*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*63977*/     /*SwitchType*/ 17, MVT::v8i16,// ->63996
/*63979*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63981*/       OPC_EmitInteger, MVT::i32, 14, 
/*63984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63987*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*63996*/     /*SwitchType*/ 17, MVT::v4i32,// ->64015
/*63998*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64000*/       OPC_EmitInteger, MVT::i32, 14, 
/*64003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64006*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*64015*/     0, // EndSwitchType
/*64016*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::BITREVERSE),// ->64060
/*64019*/     OPC_RecordChild0, // #0 = $Rm
/*64020*/     OPC_CheckType, MVT::i32,
/*64022*/     OPC_Scope, 17, /*->64041*/ // 2 children in Scope
/*64024*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*64026*/       OPC_EmitInteger, MVT::i32, 14, 
/*64029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64032*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::RBIT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*64041*/     /*Scope*/ 17, /*->64059*/
/*64042*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*64044*/       OPC_EmitInteger, MVT::i32, 14, 
/*64047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64050*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RBIT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*64059*/     0, /*End of Scope*/
/*64060*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BSWAP),// ->64122
/*64063*/     OPC_RecordChild0, // #0 = $Rm
/*64064*/     OPC_CheckType, MVT::i32,
/*64066*/     OPC_Scope, 17, /*->64085*/ // 3 children in Scope
/*64068*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*64070*/       OPC_EmitInteger, MVT::i32, 14, 
/*64073*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64076*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*64085*/     /*Scope*/ 17, /*->64103*/
/*64086*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*64088*/       OPC_EmitInteger, MVT::i32, 14, 
/*64091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64094*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*64103*/     /*Scope*/ 17, /*->64121*/
/*64104*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*64106*/       OPC_EmitInteger, MVT::i32, 14, 
/*64109*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64112*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*64121*/     0, /*End of Scope*/
/*64122*/   /*SwitchOpcode*/ 22, TARGET_VAL(ARMISD::THREAD_POINTER),// ->64147
/*64125*/     OPC_CheckType, MVT::i32,
/*64127*/     OPC_Scope, 8, /*->64137*/ // 2 children in Scope
/*64129*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*64131*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::TPsoft), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*64137*/     /*Scope*/ 8, /*->64146*/
/*64138*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*64140*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tTPsoft), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*64146*/     0, /*End of Scope*/
/*64147*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->64195
/*64150*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*64151*/     OPC_RecordChild1, // #1 = $src
/*64152*/     OPC_CheckChild1Type, MVT::i32,
/*64154*/     OPC_RecordChild2, // #2 = $scratch
/*64155*/     OPC_CheckChild2Type, MVT::i32,
/*64157*/     OPC_Scope, 11, /*->64170*/ // 3 children in Scope
/*64159*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*64161*/       OPC_EmitMergeInputChains1_0,
/*64162*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*64170*/     /*Scope*/ 11, /*->64182*/
/*64171*/       OPC_CheckPatternPredicate, 69, // (!Subtarget->isTargetWindows()) && (Subtarget->isThumb())
/*64173*/       OPC_EmitMergeInputChains1_0,
/*64174*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*64182*/     /*Scope*/ 11, /*->64194*/
/*64183*/       OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb()) && (Subtarget->isTargetWindows())
/*64185*/       OPC_EmitMergeInputChains1_0,
/*64186*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_WIN_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_WIN_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*64194*/     0, /*End of Scope*/
/*64195*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->64239
/*64198*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*64199*/     OPC_RecordChild1, // #1 = $zero
/*64200*/     OPC_CheckChild1Type, MVT::i32,
/*64202*/     OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*64204*/     OPC_EmitMergeInputChains1_0,
/*64205*/     OPC_EmitInteger, MVT::i32, 15, 
/*64208*/     OPC_EmitInteger, MVT::i32, 0, 
/*64211*/     OPC_EmitInteger, MVT::i32, 7, 
/*64214*/     OPC_EmitInteger, MVT::i32, 10, 
/*64217*/     OPC_EmitInteger, MVT::i32, 5, 
/*64220*/     OPC_EmitInteger, MVT::i32, 14, 
/*64223*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64226*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*64239*/   /*SwitchOpcode*/ 13|128,13/*1677*/, TARGET_VAL(ISD::BITCAST),// ->65920
/*64243*/     OPC_Scope, 22, /*->64267*/ // 3 children in Scope
/*64245*/       OPC_RecordChild0, // #0 = $Sn
/*64246*/       OPC_CheckChild0Type, MVT::f32,
/*64248*/       OPC_CheckType, MVT::i32,
/*64250*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*64252*/       OPC_EmitInteger, MVT::i32, 14, 
/*64255*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64258*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVRS), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*64267*/     /*Scope*/ 31, /*->64299*/
/*64268*/       OPC_MoveChild0,
/*64269*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*64272*/       OPC_RecordChild0, // #0 = $src
/*64273*/       OPC_CheckChild0Type, MVT::v2i32,
/*64275*/       OPC_RecordChild1, // #1 = $lane
/*64276*/       OPC_MoveChild1,
/*64277*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64280*/       OPC_MoveParent,
/*64281*/       OPC_CheckType, MVT::i32,
/*64283*/       OPC_MoveParent,
/*64284*/       OPC_CheckType, MVT::f32,
/*64286*/       OPC_EmitConvertToTarget, 1,
/*64288*/       OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*64291*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*64299*/     /*Scope*/ 82|128,12/*1618*/, /*->65919*/
/*64301*/       OPC_RecordChild0, // #0 = $src
/*64302*/       OPC_Scope, 121, /*->64425*/ // 13 children in Scope
/*64304*/         OPC_CheckChild0Type, MVT::v1i64,
/*64306*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->64312
/*64309*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*64312*/         /*SwitchType*/ 26, MVT::v2i32,// ->64340
/*64314*/           OPC_Scope, 5, /*->64321*/ // 2 children in Scope
/*64316*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64318*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*64321*/           /*Scope*/ 17, /*->64339*/
/*64322*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64324*/             OPC_EmitInteger, MVT::i32, 14, 
/*64327*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64330*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*64339*/           0, /*End of Scope*/
/*64340*/         /*SwitchType*/ 26, MVT::v4i16,// ->64368
/*64342*/           OPC_Scope, 5, /*->64349*/ // 2 children in Scope
/*64344*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64346*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*64349*/           /*Scope*/ 17, /*->64367*/
/*64350*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64352*/             OPC_EmitInteger, MVT::i32, 14, 
/*64355*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64358*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*64367*/           0, /*End of Scope*/
/*64368*/         /*SwitchType*/ 26, MVT::v8i8,// ->64396
/*64370*/           OPC_Scope, 5, /*->64377*/ // 2 children in Scope
/*64372*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64374*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*64377*/           /*Scope*/ 17, /*->64395*/
/*64378*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64380*/             OPC_EmitInteger, MVT::i32, 14, 
/*64383*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64386*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*64395*/           0, /*End of Scope*/
/*64396*/         /*SwitchType*/ 26, MVT::v2f32,// ->64424
/*64398*/           OPC_Scope, 5, /*->64405*/ // 2 children in Scope
/*64400*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64402*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*64405*/           /*Scope*/ 17, /*->64423*/
/*64406*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64408*/             OPC_EmitInteger, MVT::i32, 14, 
/*64411*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64414*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*64423*/           0, /*End of Scope*/
/*64424*/         0, // EndSwitchType
/*64425*/       /*Scope*/ 121, /*->64547*/
/*64426*/         OPC_CheckChild0Type, MVT::v2i32,
/*64428*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->64457
/*64431*/           OPC_Scope, 5, /*->64438*/ // 2 children in Scope
/*64433*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64435*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*64438*/           /*Scope*/ 17, /*->64456*/
/*64439*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64441*/             OPC_EmitInteger, MVT::i32, 14, 
/*64444*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64447*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*64456*/           0, /*End of Scope*/
/*64457*/         /*SwitchType*/ 26, MVT::v1i64,// ->64485
/*64459*/           OPC_Scope, 5, /*->64466*/ // 2 children in Scope
/*64461*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64463*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*64466*/           /*Scope*/ 17, /*->64484*/
/*64467*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64469*/             OPC_EmitInteger, MVT::i32, 14, 
/*64472*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64475*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*64484*/           0, /*End of Scope*/
/*64485*/         /*SwitchType*/ 26, MVT::v4i16,// ->64513
/*64487*/           OPC_Scope, 5, /*->64494*/ // 2 children in Scope
/*64489*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64491*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*64494*/           /*Scope*/ 17, /*->64512*/
/*64495*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64497*/             OPC_EmitInteger, MVT::i32, 14, 
/*64500*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64503*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*64512*/           0, /*End of Scope*/
/*64513*/         /*SwitchType*/ 26, MVT::v8i8,// ->64541
/*64515*/           OPC_Scope, 5, /*->64522*/ // 2 children in Scope
/*64517*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64519*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*64522*/           /*Scope*/ 17, /*->64540*/
/*64523*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64525*/             OPC_EmitInteger, MVT::i32, 14, 
/*64528*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64531*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*64540*/           0, /*End of Scope*/
/*64541*/         /*SwitchType*/ 3, MVT::v2f32,// ->64546
/*64543*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*64546*/         0, // EndSwitchType
/*64547*/       /*Scope*/ 16|128,1/*144*/, /*->64693*/
/*64549*/         OPC_CheckChild0Type, MVT::v4i16,
/*64551*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->64580
/*64554*/           OPC_Scope, 5, /*->64561*/ // 2 children in Scope
/*64556*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64558*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*64561*/           /*Scope*/ 17, /*->64579*/
/*64562*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64564*/             OPC_EmitInteger, MVT::i32, 14, 
/*64567*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64570*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*64579*/           0, /*End of Scope*/
/*64580*/         /*SwitchType*/ 26, MVT::v1i64,// ->64608
/*64582*/           OPC_Scope, 5, /*->64589*/ // 2 children in Scope
/*64584*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64586*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*64589*/           /*Scope*/ 17, /*->64607*/
/*64590*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64592*/             OPC_EmitInteger, MVT::i32, 14, 
/*64595*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64598*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*64607*/           0, /*End of Scope*/
/*64608*/         /*SwitchType*/ 26, MVT::v2i32,// ->64636
/*64610*/           OPC_Scope, 5, /*->64617*/ // 2 children in Scope
/*64612*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64614*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*64617*/           /*Scope*/ 17, /*->64635*/
/*64618*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64620*/             OPC_EmitInteger, MVT::i32, 14, 
/*64623*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64626*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*64635*/           0, /*End of Scope*/
/*64636*/         /*SwitchType*/ 26, MVT::v8i8,// ->64664
/*64638*/           OPC_Scope, 5, /*->64645*/ // 2 children in Scope
/*64640*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64642*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*64645*/           /*Scope*/ 17, /*->64663*/
/*64646*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64648*/             OPC_EmitInteger, MVT::i32, 14, 
/*64651*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64654*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*64663*/           0, /*End of Scope*/
/*64664*/         /*SwitchType*/ 26, MVT::v2f32,// ->64692
/*64666*/           OPC_Scope, 5, /*->64673*/ // 2 children in Scope
/*64668*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64670*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*64673*/           /*Scope*/ 17, /*->64691*/
/*64674*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64676*/             OPC_EmitInteger, MVT::i32, 14, 
/*64679*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64682*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*64691*/           0, /*End of Scope*/
/*64692*/         0, // EndSwitchType
/*64693*/       /*Scope*/ 16|128,1/*144*/, /*->64839*/
/*64695*/         OPC_CheckChild0Type, MVT::v8i8,
/*64697*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->64726
/*64700*/           OPC_Scope, 5, /*->64707*/ // 2 children in Scope
/*64702*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64704*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*64707*/           /*Scope*/ 17, /*->64725*/
/*64708*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64710*/             OPC_EmitInteger, MVT::i32, 14, 
/*64713*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64716*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*64725*/           0, /*End of Scope*/
/*64726*/         /*SwitchType*/ 26, MVT::v1i64,// ->64754
/*64728*/           OPC_Scope, 5, /*->64735*/ // 2 children in Scope
/*64730*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64732*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*64735*/           /*Scope*/ 17, /*->64753*/
/*64736*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64738*/             OPC_EmitInteger, MVT::i32, 14, 
/*64741*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64744*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*64753*/           0, /*End of Scope*/
/*64754*/         /*SwitchType*/ 26, MVT::v2i32,// ->64782
/*64756*/           OPC_Scope, 5, /*->64763*/ // 2 children in Scope
/*64758*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64760*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*64763*/           /*Scope*/ 17, /*->64781*/
/*64764*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64766*/             OPC_EmitInteger, MVT::i32, 14, 
/*64769*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64772*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*64781*/           0, /*End of Scope*/
/*64782*/         /*SwitchType*/ 26, MVT::v4i16,// ->64810
/*64784*/           OPC_Scope, 5, /*->64791*/ // 2 children in Scope
/*64786*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64788*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*64791*/           /*Scope*/ 17, /*->64809*/
/*64792*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64794*/             OPC_EmitInteger, MVT::i32, 14, 
/*64797*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64800*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*64809*/           0, /*End of Scope*/
/*64810*/         /*SwitchType*/ 26, MVT::v2f32,// ->64838
/*64812*/           OPC_Scope, 5, /*->64819*/ // 2 children in Scope
/*64814*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64816*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*64819*/           /*Scope*/ 17, /*->64837*/
/*64820*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64822*/             OPC_EmitInteger, MVT::i32, 14, 
/*64825*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64828*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*64837*/           0, /*End of Scope*/
/*64838*/         0, // EndSwitchType
/*64839*/       /*Scope*/ 121, /*->64961*/
/*64840*/         OPC_CheckChild0Type, MVT::v2f32,
/*64842*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->64871
/*64845*/           OPC_Scope, 5, /*->64852*/ // 2 children in Scope
/*64847*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64849*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*64852*/           /*Scope*/ 17, /*->64870*/
/*64853*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64855*/             OPC_EmitInteger, MVT::i32, 14, 
/*64858*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64861*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*64870*/           0, /*End of Scope*/
/*64871*/         /*SwitchType*/ 26, MVT::v1i64,// ->64899
/*64873*/           OPC_Scope, 5, /*->64880*/ // 2 children in Scope
/*64875*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64877*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*64880*/           /*Scope*/ 17, /*->64898*/
/*64881*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64883*/             OPC_EmitInteger, MVT::i32, 14, 
/*64886*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64889*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*64898*/           0, /*End of Scope*/
/*64899*/         /*SwitchType*/ 3, MVT::v2i32,// ->64904
/*64901*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*64904*/         /*SwitchType*/ 26, MVT::v4i16,// ->64932
/*64906*/           OPC_Scope, 5, /*->64913*/ // 2 children in Scope
/*64908*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64910*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*64913*/           /*Scope*/ 17, /*->64931*/
/*64914*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64916*/             OPC_EmitInteger, MVT::i32, 14, 
/*64919*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64922*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*64931*/           0, /*End of Scope*/
/*64932*/         /*SwitchType*/ 26, MVT::v8i8,// ->64960
/*64934*/           OPC_Scope, 5, /*->64941*/ // 2 children in Scope
/*64936*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*64938*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*64941*/           /*Scope*/ 17, /*->64959*/
/*64942*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*64944*/             OPC_EmitInteger, MVT::i32, 14, 
/*64947*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64950*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*64959*/           0, /*End of Scope*/
/*64960*/         0, // EndSwitchType
/*64961*/       /*Scope*/ 54, /*->65016*/
/*64962*/         OPC_CheckChild0Type, MVT::i32,
/*64964*/         OPC_CheckType, MVT::f32,
/*64966*/         OPC_Scope, 17, /*->64985*/ // 2 children in Scope
/*64968*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP2()) && (Subtarget->preferVMOVSR() ||!Subtarget->useNEONForSinglePrecisionFP())
/*64970*/           OPC_EmitInteger, MVT::i32, 14, 
/*64973*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64976*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVSR), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*64985*/         /*Scope*/ 29, /*->65015*/
/*64986*/           OPC_CheckPatternPredicate, 71, // (!Subtarget->preferVMOVSR() &&Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON())
/*64988*/           OPC_EmitInteger, MVT::i32, 14, 
/*64991*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64994*/           OPC_EmitNode1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*65004*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65007*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*65015*/         0, /*End of Scope*/
/*65016*/       /*Scope*/ 121, /*->65138*/
/*65017*/         OPC_CheckChild0Type, MVT::f64,
/*65019*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->65025
/*65022*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*65025*/         /*SwitchType*/ 26, MVT::v2i32,// ->65053
/*65027*/           OPC_Scope, 5, /*->65034*/ // 2 children in Scope
/*65029*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65031*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*65034*/           /*Scope*/ 17, /*->65052*/
/*65035*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65037*/             OPC_EmitInteger, MVT::i32, 14, 
/*65040*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65043*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*65052*/           0, /*End of Scope*/
/*65053*/         /*SwitchType*/ 26, MVT::v4i16,// ->65081
/*65055*/           OPC_Scope, 5, /*->65062*/ // 2 children in Scope
/*65057*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65059*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*65062*/           /*Scope*/ 17, /*->65080*/
/*65063*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65065*/             OPC_EmitInteger, MVT::i32, 14, 
/*65068*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65071*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*65080*/           0, /*End of Scope*/
/*65081*/         /*SwitchType*/ 26, MVT::v8i8,// ->65109
/*65083*/           OPC_Scope, 5, /*->65090*/ // 2 children in Scope
/*65085*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65087*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*65090*/           /*Scope*/ 17, /*->65108*/
/*65091*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65093*/             OPC_EmitInteger, MVT::i32, 14, 
/*65096*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65099*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*65108*/           0, /*End of Scope*/
/*65109*/         /*SwitchType*/ 26, MVT::v2f32,// ->65137
/*65111*/           OPC_Scope, 5, /*->65118*/ // 2 children in Scope
/*65113*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65115*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*65118*/           /*Scope*/ 17, /*->65136*/
/*65119*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65121*/             OPC_EmitInteger, MVT::i32, 14, 
/*65124*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65127*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*65136*/           0, /*End of Scope*/
/*65137*/         0, // EndSwitchType
/*65138*/       /*Scope*/ 121, /*->65260*/
/*65139*/         OPC_CheckChild0Type, MVT::v4i32,
/*65141*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->65170
/*65144*/           OPC_Scope, 5, /*->65151*/ // 2 children in Scope
/*65146*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65148*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*65151*/           /*Scope*/ 17, /*->65169*/
/*65152*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65154*/             OPC_EmitInteger, MVT::i32, 14, 
/*65157*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65160*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*65169*/           0, /*End of Scope*/
/*65170*/         /*SwitchType*/ 26, MVT::v8i16,// ->65198
/*65172*/           OPC_Scope, 5, /*->65179*/ // 2 children in Scope
/*65174*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65176*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*65179*/           /*Scope*/ 17, /*->65197*/
/*65180*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65182*/             OPC_EmitInteger, MVT::i32, 14, 
/*65185*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65188*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*65197*/           0, /*End of Scope*/
/*65198*/         /*SwitchType*/ 26, MVT::v16i8,// ->65226
/*65200*/           OPC_Scope, 5, /*->65207*/ // 2 children in Scope
/*65202*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65204*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*65207*/           /*Scope*/ 17, /*->65225*/
/*65208*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65210*/             OPC_EmitInteger, MVT::i32, 14, 
/*65213*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65216*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*65225*/           0, /*End of Scope*/
/*65226*/         /*SwitchType*/ 3, MVT::v4f32,// ->65231
/*65228*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*65231*/         /*SwitchType*/ 26, MVT::v2f64,// ->65259
/*65233*/           OPC_Scope, 5, /*->65240*/ // 2 children in Scope
/*65235*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65237*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*65240*/           /*Scope*/ 17, /*->65258*/
/*65241*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65243*/             OPC_EmitInteger, MVT::i32, 14, 
/*65246*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65249*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*65258*/           0, /*End of Scope*/
/*65259*/         0, // EndSwitchType
/*65260*/       /*Scope*/ 16|128,1/*144*/, /*->65406*/
/*65262*/         OPC_CheckChild0Type, MVT::v8i16,
/*65264*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->65293
/*65267*/           OPC_Scope, 5, /*->65274*/ // 2 children in Scope
/*65269*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65271*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*65274*/           /*Scope*/ 17, /*->65292*/
/*65275*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65277*/             OPC_EmitInteger, MVT::i32, 14, 
/*65280*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65283*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*65292*/           0, /*End of Scope*/
/*65293*/         /*SwitchType*/ 26, MVT::v4i32,// ->65321
/*65295*/           OPC_Scope, 5, /*->65302*/ // 2 children in Scope
/*65297*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65299*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*65302*/           /*Scope*/ 17, /*->65320*/
/*65303*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65305*/             OPC_EmitInteger, MVT::i32, 14, 
/*65308*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65311*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*65320*/           0, /*End of Scope*/
/*65321*/         /*SwitchType*/ 26, MVT::v16i8,// ->65349
/*65323*/           OPC_Scope, 5, /*->65330*/ // 2 children in Scope
/*65325*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65327*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*65330*/           /*Scope*/ 17, /*->65348*/
/*65331*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65333*/             OPC_EmitInteger, MVT::i32, 14, 
/*65336*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65339*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*65348*/           0, /*End of Scope*/
/*65349*/         /*SwitchType*/ 26, MVT::v4f32,// ->65377
/*65351*/           OPC_Scope, 5, /*->65358*/ // 2 children in Scope
/*65353*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65355*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*65358*/           /*Scope*/ 17, /*->65376*/
/*65359*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65361*/             OPC_EmitInteger, MVT::i32, 14, 
/*65364*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65367*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*65376*/           0, /*End of Scope*/
/*65377*/         /*SwitchType*/ 26, MVT::v2f64,// ->65405
/*65379*/           OPC_Scope, 5, /*->65386*/ // 2 children in Scope
/*65381*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65383*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*65386*/           /*Scope*/ 17, /*->65404*/
/*65387*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65389*/             OPC_EmitInteger, MVT::i32, 14, 
/*65392*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65395*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*65404*/           0, /*End of Scope*/
/*65405*/         0, // EndSwitchType
/*65406*/       /*Scope*/ 16|128,1/*144*/, /*->65552*/
/*65408*/         OPC_CheckChild0Type, MVT::v16i8,
/*65410*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->65439
/*65413*/           OPC_Scope, 5, /*->65420*/ // 2 children in Scope
/*65415*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65417*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*65420*/           /*Scope*/ 17, /*->65438*/
/*65421*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65423*/             OPC_EmitInteger, MVT::i32, 14, 
/*65426*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65429*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*65438*/           0, /*End of Scope*/
/*65439*/         /*SwitchType*/ 26, MVT::v4i32,// ->65467
/*65441*/           OPC_Scope, 5, /*->65448*/ // 2 children in Scope
/*65443*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65445*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*65448*/           /*Scope*/ 17, /*->65466*/
/*65449*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65451*/             OPC_EmitInteger, MVT::i32, 14, 
/*65454*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65457*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*65466*/           0, /*End of Scope*/
/*65467*/         /*SwitchType*/ 26, MVT::v8i16,// ->65495
/*65469*/           OPC_Scope, 5, /*->65476*/ // 2 children in Scope
/*65471*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65473*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*65476*/           /*Scope*/ 17, /*->65494*/
/*65477*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65479*/             OPC_EmitInteger, MVT::i32, 14, 
/*65482*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65485*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*65494*/           0, /*End of Scope*/
/*65495*/         /*SwitchType*/ 26, MVT::v4f32,// ->65523
/*65497*/           OPC_Scope, 5, /*->65504*/ // 2 children in Scope
/*65499*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65501*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*65504*/           /*Scope*/ 17, /*->65522*/
/*65505*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65507*/             OPC_EmitInteger, MVT::i32, 14, 
/*65510*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65513*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*65522*/           0, /*End of Scope*/
/*65523*/         /*SwitchType*/ 26, MVT::v2f64,// ->65551
/*65525*/           OPC_Scope, 5, /*->65532*/ // 2 children in Scope
/*65527*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65529*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*65532*/           /*Scope*/ 17, /*->65550*/
/*65533*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65535*/             OPC_EmitInteger, MVT::i32, 14, 
/*65538*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65541*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*65550*/           0, /*End of Scope*/
/*65551*/         0, // EndSwitchType
/*65552*/       /*Scope*/ 121, /*->65674*/
/*65553*/         OPC_CheckChild0Type, MVT::v2f64,
/*65555*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->65561
/*65558*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*65561*/         /*SwitchType*/ 26, MVT::v4i32,// ->65589
/*65563*/           OPC_Scope, 5, /*->65570*/ // 2 children in Scope
/*65565*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65567*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*65570*/           /*Scope*/ 17, /*->65588*/
/*65571*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65573*/             OPC_EmitInteger, MVT::i32, 14, 
/*65576*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65579*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*65588*/           0, /*End of Scope*/
/*65589*/         /*SwitchType*/ 26, MVT::v8i16,// ->65617
/*65591*/           OPC_Scope, 5, /*->65598*/ // 2 children in Scope
/*65593*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65595*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*65598*/           /*Scope*/ 17, /*->65616*/
/*65599*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65601*/             OPC_EmitInteger, MVT::i32, 14, 
/*65604*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65607*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*65616*/           0, /*End of Scope*/
/*65617*/         /*SwitchType*/ 26, MVT::v16i8,// ->65645
/*65619*/           OPC_Scope, 5, /*->65626*/ // 2 children in Scope
/*65621*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65623*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*65626*/           /*Scope*/ 17, /*->65644*/
/*65627*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65629*/             OPC_EmitInteger, MVT::i32, 14, 
/*65632*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65635*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*65644*/           0, /*End of Scope*/
/*65645*/         /*SwitchType*/ 26, MVT::v4f32,// ->65673
/*65647*/           OPC_Scope, 5, /*->65654*/ // 2 children in Scope
/*65649*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65651*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*65654*/           /*Scope*/ 17, /*->65672*/
/*65655*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65657*/             OPC_EmitInteger, MVT::i32, 14, 
/*65660*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65663*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*65672*/           0, /*End of Scope*/
/*65673*/         0, // EndSwitchType
/*65674*/       /*Scope*/ 121, /*->65796*/
/*65675*/         OPC_CheckChild0Type, MVT::v4f32,
/*65677*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->65706
/*65680*/           OPC_Scope, 5, /*->65687*/ // 2 children in Scope
/*65682*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65684*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*65687*/           /*Scope*/ 17, /*->65705*/
/*65688*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65690*/             OPC_EmitInteger, MVT::i32, 14, 
/*65693*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65696*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*65705*/           0, /*End of Scope*/
/*65706*/         /*SwitchType*/ 3, MVT::v4i32,// ->65711
/*65708*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*65711*/         /*SwitchType*/ 26, MVT::v8i16,// ->65739
/*65713*/           OPC_Scope, 5, /*->65720*/ // 2 children in Scope
/*65715*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65717*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*65720*/           /*Scope*/ 17, /*->65738*/
/*65721*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65723*/             OPC_EmitInteger, MVT::i32, 14, 
/*65726*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65729*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*65738*/           0, /*End of Scope*/
/*65739*/         /*SwitchType*/ 26, MVT::v16i8,// ->65767
/*65741*/           OPC_Scope, 5, /*->65748*/ // 2 children in Scope
/*65743*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65745*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*65748*/           /*Scope*/ 17, /*->65766*/
/*65749*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65751*/             OPC_EmitInteger, MVT::i32, 14, 
/*65754*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65757*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*65766*/           0, /*End of Scope*/
/*65767*/         /*SwitchType*/ 26, MVT::v2f64,// ->65795
/*65769*/           OPC_Scope, 5, /*->65776*/ // 2 children in Scope
/*65771*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65773*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*65776*/           /*Scope*/ 17, /*->65794*/
/*65777*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65779*/             OPC_EmitInteger, MVT::i32, 14, 
/*65782*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65785*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*65794*/           0, /*End of Scope*/
/*65795*/         0, // EndSwitchType
/*65796*/       /*Scope*/ 121, /*->65918*/
/*65797*/         OPC_CheckChild0Type, MVT::v2i64,
/*65799*/         OPC_SwitchType /*5 cases */, 26, MVT::v4i32,// ->65828
/*65802*/           OPC_Scope, 5, /*->65809*/ // 2 children in Scope
/*65804*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65806*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*65809*/           /*Scope*/ 17, /*->65827*/
/*65810*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65812*/             OPC_EmitInteger, MVT::i32, 14, 
/*65815*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65818*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*65827*/           0, /*End of Scope*/
/*65828*/         /*SwitchType*/ 26, MVT::v8i16,// ->65856
/*65830*/           OPC_Scope, 5, /*->65837*/ // 2 children in Scope
/*65832*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65834*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*65837*/           /*Scope*/ 17, /*->65855*/
/*65838*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65840*/             OPC_EmitInteger, MVT::i32, 14, 
/*65843*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65846*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*65855*/           0, /*End of Scope*/
/*65856*/         /*SwitchType*/ 26, MVT::v16i8,// ->65884
/*65858*/           OPC_Scope, 5, /*->65865*/ // 2 children in Scope
/*65860*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65862*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*65865*/           /*Scope*/ 17, /*->65883*/
/*65866*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65868*/             OPC_EmitInteger, MVT::i32, 14, 
/*65871*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65874*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*65883*/           0, /*End of Scope*/
/*65884*/         /*SwitchType*/ 26, MVT::v4f32,// ->65912
/*65886*/           OPC_Scope, 5, /*->65893*/ // 2 children in Scope
/*65888*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*65890*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*65893*/           /*Scope*/ 17, /*->65911*/
/*65894*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*65896*/             OPC_EmitInteger, MVT::i32, 14, 
/*65899*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65902*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*65911*/           0, /*End of Scope*/
/*65912*/         /*SwitchType*/ 3, MVT::v2f64,// ->65917
/*65914*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*65917*/         0, // EndSwitchType
/*65918*/       0, /*End of Scope*/
/*65919*/     0, /*End of Scope*/
/*65920*/   /*SwitchOpcode*/ 19, TARGET_VAL(ARMISD::VMOVRRD),// ->65942
/*65923*/     OPC_RecordChild0, // #0 = $Dm
/*65924*/     OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*65926*/     OPC_EmitInteger, MVT::i32, 14, 
/*65929*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65932*/     OPC_MorphNodeTo2, TARGET_VAL(ARM::VMOVRRD), 0,
                  MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_fmrrd:i32:i32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VMOVRRD:i32:i32 DPR:f64:$Dm)
/*65942*/   /*SwitchOpcode*/ 17, TARGET_VAL(ARMISD::FMSTAT),// ->65962
/*65945*/     OPC_CaptureGlueInput,
/*65946*/     OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*65948*/     OPC_EmitInteger, MVT::i32, 14, 
/*65951*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65954*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*65962*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::FP_TO_FP16),// ->66028
/*65965*/     OPC_RecordChild0, // #0 = $a
/*65966*/     OPC_CheckType, MVT::i32,
/*65968*/     OPC_Scope, 28, /*->65998*/ // 2 children in Scope
/*65970*/       OPC_CheckChild0Type, MVT::f32,
/*65972*/       OPC_EmitInteger, MVT::i32, 14, 
/*65975*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65978*/       OPC_EmitNode1, TARGET_VAL(ARM::VCVTBSH), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*65987*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*65990*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*65998*/     /*Scope*/ 28, /*->66027*/
/*65999*/       OPC_CheckChild0Type, MVT::f64,
/*66001*/       OPC_EmitInteger, MVT::i32, 14, 
/*66004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66007*/       OPC_EmitNode1, TARGET_VAL(ARM::VCVTBDH), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*66016*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*66019*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*66027*/     0, /*End of Scope*/
/*66028*/   /*SwitchOpcode*/ 8, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->66039
/*66031*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*66032*/     OPC_EmitMergeInputChains1_0,
/*66033*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*66039*/   /*SwitchOpcode*/ 10, TARGET_VAL(ARMISD::WIN__DBZCHK),// ->66052
/*66042*/     OPC_RecordNode, // #0 = 'win__dbzchk' chained node
/*66043*/     OPC_RecordChild1, // #1 = $divisor
/*66044*/     OPC_EmitMergeInputChains1_0,
/*66045*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::WIN__DBZCHK), 0|OPFL_Chain|OPFL_GlueOutput,
                  MVT::i32, 1/*#Ops*/, 1, 
              // Src: (win__dbzchk tGPR:i32:$divisor) - Complexity = 3
              // Dst: (WIN__DBZCHK:i32 tGPR:i32:$divisor)
/*66052*/   /*SwitchOpcode*/ 71, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->66126
/*66055*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*66056*/     OPC_RecordChild1, // #1 = $src
/*66057*/     OPC_CheckChild1Type, MVT::i32,
/*66059*/     OPC_RecordChild2, // #2 = $val
/*66060*/     OPC_CheckChild2Type, MVT::i32,
/*66062*/     OPC_CheckType, MVT::i32,
/*66064*/     OPC_Scope, 11, /*->66077*/ // 5 children in Scope
/*66066*/       OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP2()) && (!Subtarget->isThumb())
/*66068*/       OPC_EmitMergeInputChains1_0,
/*66069*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*66077*/     /*Scope*/ 11, /*->66089*/
/*66078*/       OPC_CheckPatternPredicate, 73, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*66080*/       OPC_EmitMergeInputChains1_0,
/*66081*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*66089*/     /*Scope*/ 11, /*->66101*/
/*66090*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*66092*/       OPC_EmitMergeInputChains1_0,
/*66093*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*66101*/     /*Scope*/ 11, /*->66113*/
/*66102*/       OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP2()) && (Subtarget->isThumb2())
/*66104*/       OPC_EmitMergeInputChains1_0,
/*66105*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*66113*/     /*Scope*/ 11, /*->66125*/
/*66114*/       OPC_CheckPatternPredicate, 75, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*66116*/       OPC_EmitMergeInputChains1_0,
/*66117*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*66125*/     0, /*End of Scope*/
/*66126*/   /*SwitchOpcode*/ 7, TARGET_VAL(ARMISD::EH_SJLJ_SETUP_DISPATCH),// ->66136
/*66129*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setup_dispatch' chained node
/*66130*/     OPC_EmitMergeInputChains1_0,
/*66131*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::Int_eh_sjlj_setup_dispatch), 0|OPFL_Chain,
                  0/*#Ops*/, 
              // Src: (ARMeh_sjlj_setup_dispatch) - Complexity = 3
              // Dst: (Int_eh_sjlj_setup_dispatch)
/*66136*/   /*SwitchOpcode*/ 18|128,3/*402*/, TARGET_VAL(ISD::SINT_TO_FP),// ->66542
/*66140*/     OPC_Scope, 60|128,1/*188*/, /*->66331*/ // 2 children in Scope
/*66143*/       OPC_MoveChild0,
/*66144*/       OPC_SwitchOpcode /*2 cases */, 92, TARGET_VAL(ISD::LOAD),// ->66240
/*66148*/         OPC_RecordMemRef,
/*66149*/         OPC_RecordNode, // #0 = 'ld' chained node
/*66150*/         OPC_RecordChild1, // #1 = $a
/*66151*/         OPC_CheckChild1Type, MVT::i32,
/*66153*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*66155*/         OPC_CheckPredicate, 54, // Predicate_load
/*66157*/         OPC_CheckPredicate, 59, // Predicate_alignedload32
/*66159*/         OPC_MoveParent,
/*66160*/         OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->66200
/*66163*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*66165*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*66168*/           OPC_EmitMergeInputChains1_0,
/*66169*/           OPC_EmitInteger, MVT::i32, 14, 
/*66172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66175*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*66185*/           OPC_EmitInteger, MVT::i32, 14, 
/*66188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66191*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0|OPFL_Chain,
                        MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*66200*/         /*SwitchType*/ 37, MVT::f32,// ->66239
/*66202*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*66204*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*66207*/           OPC_EmitMergeInputChains1_0,
/*66208*/           OPC_EmitInteger, MVT::i32, 14, 
/*66211*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66214*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*66224*/           OPC_EmitInteger, MVT::i32, 14, 
/*66227*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66230*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*66239*/         0, // EndSwitchType
/*66240*/       /*SwitchOpcode*/ 87, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->66330
/*66243*/         OPC_RecordChild0, // #0 = $src
/*66244*/         OPC_Scope, 41, /*->66287*/ // 2 children in Scope
/*66246*/           OPC_CheckChild0Type, MVT::v2i32,
/*66248*/           OPC_RecordChild1, // #1 = $lane
/*66249*/           OPC_MoveChild1,
/*66250*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66253*/           OPC_MoveParent,
/*66254*/           OPC_MoveParent,
/*66255*/           OPC_CheckType, MVT::f64,
/*66257*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*66259*/           OPC_EmitConvertToTarget, 1,
/*66261*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*66264*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*66272*/           OPC_EmitInteger, MVT::i32, 14, 
/*66275*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66278*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*66287*/         /*Scope*/ 41, /*->66329*/
/*66288*/           OPC_CheckChild0Type, MVT::v4i32,
/*66290*/           OPC_RecordChild1, // #1 = $lane
/*66291*/           OPC_MoveChild1,
/*66292*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66295*/           OPC_MoveParent,
/*66296*/           OPC_MoveParent,
/*66297*/           OPC_CheckType, MVT::f64,
/*66299*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*66301*/           OPC_EmitConvertToTarget, 1,
/*66303*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*66306*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*66314*/           OPC_EmitInteger, MVT::i32, 14, 
/*66317*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66320*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*66329*/         0, /*End of Scope*/
/*66330*/       0, // EndSwitchOpcode
/*66331*/     /*Scope*/ 80|128,1/*208*/, /*->66541*/
/*66333*/       OPC_RecordChild0, // #0 = $a
/*66334*/       OPC_SwitchType /*6 cases */, 28, MVT::f64,// ->66365
/*66337*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*66339*/         OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*66342*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*66350*/         OPC_EmitInteger, MVT::i32, 14, 
/*66353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66356*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                      MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (sint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                  // Dst: (VSITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*66365*/       /*SwitchType*/ 89, MVT::f32,// ->66456
/*66367*/         OPC_Scope, 28, /*->66397*/ // 2 children in Scope
/*66369*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*66371*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*66374*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*66382*/           OPC_EmitInteger, MVT::i32, 14, 
/*66385*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66388*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOS), 0,
                        MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (VSITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*66397*/         /*Scope*/ 57, /*->66455*/
/*66398*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66400*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*66406*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*66409*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*66417*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66420*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*66429*/           OPC_EmitInteger, MVT::i32, 14, 
/*66432*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66435*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTs2fd), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*66444*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66447*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 8, 9, 
                    // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VCVTs2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*66455*/         0, /*End of Scope*/
/*66456*/       /*SwitchType*/ 19, MVT::v2f32,// ->66477
/*66458*/         OPC_CheckChild0Type, MVT::v2i32,
/*66460*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66462*/         OPC_EmitInteger, MVT::i32, 14, 
/*66465*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66468*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2fd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*66477*/       /*SwitchType*/ 19, MVT::v4f32,// ->66498
/*66479*/         OPC_CheckChild0Type, MVT::v4i32,
/*66481*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66483*/         OPC_EmitInteger, MVT::i32, 14, 
/*66486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66489*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2fq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*66498*/       /*SwitchType*/ 19, MVT::v4f16,// ->66519
/*66500*/         OPC_CheckChild0Type, MVT::v4i16,
/*66502*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*66504*/         OPC_EmitInteger, MVT::i32, 14, 
/*66507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66510*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2hd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hd:v4f16 DPR:v4i16:$Vm)
/*66519*/       /*SwitchType*/ 19, MVT::v8f16,// ->66540
/*66521*/         OPC_CheckChild0Type, MVT::v8i16,
/*66523*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*66525*/         OPC_EmitInteger, MVT::i32, 14, 
/*66528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66531*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2hq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hq:v8f16 QPR:v8i16:$Vm)
/*66540*/       0, // EndSwitchType
/*66541*/     0, /*End of Scope*/
/*66542*/   /*SwitchOpcode*/ 18|128,3/*402*/, TARGET_VAL(ISD::UINT_TO_FP),// ->66948
/*66546*/     OPC_Scope, 60|128,1/*188*/, /*->66737*/ // 2 children in Scope
/*66549*/       OPC_MoveChild0,
/*66550*/       OPC_SwitchOpcode /*2 cases */, 92, TARGET_VAL(ISD::LOAD),// ->66646
/*66554*/         OPC_RecordMemRef,
/*66555*/         OPC_RecordNode, // #0 = 'ld' chained node
/*66556*/         OPC_RecordChild1, // #1 = $a
/*66557*/         OPC_CheckChild1Type, MVT::i32,
/*66559*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*66561*/         OPC_CheckPredicate, 54, // Predicate_load
/*66563*/         OPC_CheckPredicate, 59, // Predicate_alignedload32
/*66565*/         OPC_MoveParent,
/*66566*/         OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->66606
/*66569*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*66571*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*66574*/           OPC_EmitMergeInputChains1_0,
/*66575*/           OPC_EmitInteger, MVT::i32, 14, 
/*66578*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66581*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*66591*/           OPC_EmitInteger, MVT::i32, 14, 
/*66594*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66597*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0|OPFL_Chain,
                        MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*66606*/         /*SwitchType*/ 37, MVT::f32,// ->66645
/*66608*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*66610*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*66613*/           OPC_EmitMergeInputChains1_0,
/*66614*/           OPC_EmitInteger, MVT::i32, 14, 
/*66617*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66620*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*66630*/           OPC_EmitInteger, MVT::i32, 14, 
/*66633*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66636*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*66645*/         0, // EndSwitchType
/*66646*/       /*SwitchOpcode*/ 87, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->66736
/*66649*/         OPC_RecordChild0, // #0 = $src
/*66650*/         OPC_Scope, 41, /*->66693*/ // 2 children in Scope
/*66652*/           OPC_CheckChild0Type, MVT::v2i32,
/*66654*/           OPC_RecordChild1, // #1 = $lane
/*66655*/           OPC_MoveChild1,
/*66656*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66659*/           OPC_MoveParent,
/*66660*/           OPC_MoveParent,
/*66661*/           OPC_CheckType, MVT::f64,
/*66663*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*66665*/           OPC_EmitConvertToTarget, 1,
/*66667*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*66670*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*66678*/           OPC_EmitInteger, MVT::i32, 14, 
/*66681*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66684*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*66693*/         /*Scope*/ 41, /*->66735*/
/*66694*/           OPC_CheckChild0Type, MVT::v4i32,
/*66696*/           OPC_RecordChild1, // #1 = $lane
/*66697*/           OPC_MoveChild1,
/*66698*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66701*/           OPC_MoveParent,
/*66702*/           OPC_MoveParent,
/*66703*/           OPC_CheckType, MVT::f64,
/*66705*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*66707*/           OPC_EmitConvertToTarget, 1,
/*66709*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*66712*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*66720*/           OPC_EmitInteger, MVT::i32, 14, 
/*66723*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66726*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*66735*/         0, /*End of Scope*/
/*66736*/       0, // EndSwitchOpcode
/*66737*/     /*Scope*/ 80|128,1/*208*/, /*->66947*/
/*66739*/       OPC_RecordChild0, // #0 = $a
/*66740*/       OPC_SwitchType /*6 cases */, 28, MVT::f64,// ->66771
/*66743*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*66745*/         OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*66748*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*66756*/         OPC_EmitInteger, MVT::i32, 14, 
/*66759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66762*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                      MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (uint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                  // Dst: (VUITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*66771*/       /*SwitchType*/ 89, MVT::f32,// ->66862
/*66773*/         OPC_Scope, 28, /*->66803*/ // 2 children in Scope
/*66775*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*66777*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*66780*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*66788*/           OPC_EmitInteger, MVT::i32, 14, 
/*66791*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66794*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOS), 0,
                        MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (VUITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*66803*/         /*Scope*/ 57, /*->66861*/
/*66804*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66806*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*66812*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*66815*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*66823*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66826*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*66835*/           OPC_EmitInteger, MVT::i32, 14, 
/*66838*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66841*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTu2fd), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*66850*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66853*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 8, 9, 
                    // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VCVTu2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*66861*/         0, /*End of Scope*/
/*66862*/       /*SwitchType*/ 19, MVT::v2f32,// ->66883
/*66864*/         OPC_CheckChild0Type, MVT::v2i32,
/*66866*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66868*/         OPC_EmitInteger, MVT::i32, 14, 
/*66871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66874*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2fd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*66883*/       /*SwitchType*/ 19, MVT::v4f32,// ->66904
/*66885*/         OPC_CheckChild0Type, MVT::v4i32,
/*66887*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66889*/         OPC_EmitInteger, MVT::i32, 14, 
/*66892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66895*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2fq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*66904*/       /*SwitchType*/ 19, MVT::v4f16,// ->66925
/*66906*/         OPC_CheckChild0Type, MVT::v4i16,
/*66908*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*66910*/         OPC_EmitInteger, MVT::i32, 14, 
/*66913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66916*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2hd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hd:v4f16 DPR:v4i16:$Vm)
/*66925*/       /*SwitchType*/ 19, MVT::v8f16,// ->66946
/*66927*/         OPC_CheckChild0Type, MVT::v8i16,
/*66929*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*66931*/         OPC_EmitInteger, MVT::i32, 14, 
/*66934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66937*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2hq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hq:v8f16 QPR:v8i16:$Vm)
/*66946*/       0, // EndSwitchType
/*66947*/     0, /*End of Scope*/
/*66948*/   /*SwitchOpcode*/ 44|128,20/*2604*/, TARGET_VAL(ISD::FADD),// ->69556
/*66952*/     OPC_Scope, 107, /*->67061*/ // 22 children in Scope
/*66954*/       OPC_MoveChild0,
/*66955*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66958*/       OPC_MoveChild0,
/*66959*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66962*/       OPC_RecordChild0, // #0 = $Dn
/*66963*/       OPC_RecordChild1, // #1 = $Dm
/*66964*/       OPC_CheckPredicate, 53, // Predicate_fmul_su
/*66966*/       OPC_MoveParent,
/*66967*/       OPC_MoveParent,
/*66968*/       OPC_RecordChild1, // #2 = $Ddin
/*66969*/       OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*66971*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->67016
/*66974*/         OPC_Scope, 19, /*->66995*/ // 2 children in Scope
/*66976*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66978*/           OPC_EmitInteger, MVT::i32, 14, 
/*66981*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66984*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66995*/         /*Scope*/ 19, /*->67015*/
/*66996*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66998*/           OPC_EmitInteger, MVT::i32, 14, 
/*67001*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67004*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67015*/         0, /*End of Scope*/
/*67016*/       /*SwitchType*/ 42, MVT::f32,// ->67060
/*67018*/         OPC_Scope, 19, /*->67039*/ // 2 children in Scope
/*67020*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*67022*/           OPC_EmitInteger, MVT::i32, 14, 
/*67025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67028*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67039*/         /*Scope*/ 19, /*->67059*/
/*67040*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67042*/           OPC_EmitInteger, MVT::i32, 14, 
/*67045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67048*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67059*/         0, /*End of Scope*/
/*67060*/       0, // EndSwitchType
/*67061*/     /*Scope*/ 107, /*->67169*/
/*67062*/       OPC_RecordChild0, // #0 = $Ddin
/*67063*/       OPC_MoveChild1,
/*67064*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67067*/       OPC_MoveChild0,
/*67068*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67071*/       OPC_RecordChild0, // #1 = $Dn
/*67072*/       OPC_RecordChild1, // #2 = $Dm
/*67073*/       OPC_CheckPredicate, 53, // Predicate_fmul_su
/*67075*/       OPC_MoveParent,
/*67076*/       OPC_MoveParent,
/*67077*/       OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*67079*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->67124
/*67082*/         OPC_Scope, 19, /*->67103*/ // 2 children in Scope
/*67084*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*67086*/           OPC_EmitInteger, MVT::i32, 14, 
/*67089*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67092*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67103*/         /*Scope*/ 19, /*->67123*/
/*67104*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67106*/           OPC_EmitInteger, MVT::i32, 14, 
/*67109*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67112*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67123*/         0, /*End of Scope*/
/*67124*/       /*SwitchType*/ 42, MVT::f32,// ->67168
/*67126*/         OPC_Scope, 19, /*->67147*/ // 2 children in Scope
/*67128*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*67130*/           OPC_EmitInteger, MVT::i32, 14, 
/*67133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67136*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67147*/         /*Scope*/ 19, /*->67167*/
/*67148*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67150*/           OPC_EmitInteger, MVT::i32, 14, 
/*67153*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67156*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67167*/         0, /*End of Scope*/
/*67168*/       0, // EndSwitchType
/*67169*/     /*Scope*/ 56, /*->67226*/
/*67170*/       OPC_MoveChild0,
/*67171*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67174*/       OPC_RecordChild0, // #0 = $Dn
/*67175*/       OPC_RecordChild1, // #1 = $Dm
/*67176*/       OPC_CheckPredicate, 53, // Predicate_fmul_su
/*67178*/       OPC_MoveParent,
/*67179*/       OPC_RecordChild1, // #2 = $Ddin
/*67180*/       OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*67182*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67204
/*67185*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*67187*/         OPC_EmitInteger, MVT::i32, 14, 
/*67190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67193*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67204*/       /*SwitchType*/ 19, MVT::f32,// ->67225
/*67206*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*67208*/         OPC_EmitInteger, MVT::i32, 14, 
/*67211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67214*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67225*/       0, // EndSwitchType
/*67226*/     /*Scope*/ 56, /*->67283*/
/*67227*/       OPC_RecordChild0, // #0 = $dstin
/*67228*/       OPC_MoveChild1,
/*67229*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67232*/       OPC_RecordChild0, // #1 = $a
/*67233*/       OPC_RecordChild1, // #2 = $b
/*67234*/       OPC_CheckPredicate, 53, // Predicate_fmul_su
/*67236*/       OPC_MoveParent,
/*67237*/       OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*67239*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67261
/*67242*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*67244*/         OPC_EmitInteger, MVT::i32, 14, 
/*67247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67250*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*67261*/       /*SwitchType*/ 19, MVT::f32,// ->67282
/*67263*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*67265*/         OPC_EmitInteger, MVT::i32, 14, 
/*67268*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67271*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*67282*/       0, // EndSwitchType
/*67283*/     /*Scope*/ 56, /*->67340*/
/*67284*/       OPC_MoveChild0,
/*67285*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67288*/       OPC_RecordChild0, // #0 = $Dn
/*67289*/       OPC_RecordChild1, // #1 = $Dm
/*67290*/       OPC_CheckPredicate, 53, // Predicate_fmul_su
/*67292*/       OPC_MoveParent,
/*67293*/       OPC_RecordChild1, // #2 = $Ddin
/*67294*/       OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*67296*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67318
/*67299*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67301*/         OPC_EmitInteger, MVT::i32, 14, 
/*67304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67307*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67318*/       /*SwitchType*/ 19, MVT::f32,// ->67339
/*67320*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67322*/         OPC_EmitInteger, MVT::i32, 14, 
/*67325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67328*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67339*/       0, // EndSwitchType
/*67340*/     /*Scope*/ 70|128,2/*326*/, /*->67668*/
/*67342*/       OPC_RecordChild0, // #0 = $dstin
/*67343*/       OPC_MoveChild1,
/*67344*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67347*/       OPC_RecordChild0, // #1 = $a
/*67348*/       OPC_RecordChild1, // #2 = $b
/*67349*/       OPC_Scope, 49, /*->67400*/ // 2 children in Scope
/*67351*/         OPC_CheckPredicate, 53, // Predicate_fmul_su
/*67353*/         OPC_MoveParent,
/*67354*/         OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*67356*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67378
/*67359*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67361*/           OPC_EmitInteger, MVT::i32, 14, 
/*67364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67367*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*67378*/         /*SwitchType*/ 19, MVT::f32,// ->67399
/*67380*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67382*/           OPC_EmitInteger, MVT::i32, 14, 
/*67385*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67388*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*67399*/         0, // EndSwitchType
/*67400*/       /*Scope*/ 9|128,2/*265*/, /*->67667*/
/*67402*/         OPC_MoveParent,
/*67403*/         OPC_CheckType, MVT::f32,
/*67405*/         OPC_Scope, 0|128,1/*128*/, /*->67536*/ // 2 children in Scope
/*67408*/           OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67410*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*67416*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67419*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*67427*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67430*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*67439*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*67445*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67448*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67456*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67459*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*67468*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*67474*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67477*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*67485*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67488*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*67497*/           OPC_EmitInteger, MVT::i32, 14, 
/*67500*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67503*/           OPC_EmitNode1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*67514*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67517*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*67525*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67528*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67536*/         /*Scope*/ 0|128,1/*128*/, /*->67666*/
/*67538*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67540*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*67546*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67549*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*67557*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67560*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*67569*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*67575*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67578*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67586*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67589*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*67598*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*67604*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67607*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*67615*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67618*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*67627*/           OPC_EmitInteger, MVT::i32, 14, 
/*67630*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67633*/           OPC_EmitNode1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*67644*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67647*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*67655*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67658*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67666*/         0, /*End of Scope*/
/*67667*/       0, /*End of Scope*/
/*67668*/     /*Scope*/ 16|128,2/*272*/, /*->67942*/
/*67670*/       OPC_MoveChild0,
/*67671*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67674*/       OPC_RecordChild0, // #0 = $a
/*67675*/       OPC_RecordChild1, // #1 = $b
/*67676*/       OPC_MoveParent,
/*67677*/       OPC_RecordChild1, // #2 = $acc
/*67678*/       OPC_CheckType, MVT::f32,
/*67680*/       OPC_Scope, 0|128,1/*128*/, /*->67811*/ // 2 children in Scope
/*67683*/         OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67685*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*67691*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67694*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*67702*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67705*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*67714*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*67720*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67723*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67731*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67734*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*67743*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*67749*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67752*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*67760*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67763*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*67772*/         OPC_EmitInteger, MVT::i32, 14, 
/*67775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67778*/         OPC_EmitNode1, TARGET_VAL(ARM::VMLAfd), 0,
                      MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*67789*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67792*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*67800*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67803*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67811*/       /*Scope*/ 0|128,1/*128*/, /*->67941*/
/*67813*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67815*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*67821*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67824*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*67832*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67835*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*67844*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*67850*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67853*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67861*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67864*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*67873*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*67879*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67882*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*67890*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67893*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*67902*/         OPC_EmitInteger, MVT::i32, 14, 
/*67905*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67908*/         OPC_EmitNode1, TARGET_VAL(ARM::VFMAfd), 0,
                      MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*67919*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67922*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*67930*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67933*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67941*/       0, /*End of Scope*/
/*67942*/     /*Scope*/ 17|128,2/*273*/, /*->68217*/
/*67944*/       OPC_RecordChild0, // #0 = $Dn
/*67945*/       OPC_Scope, 17|128,1/*145*/, /*->68093*/ // 2 children in Scope
/*67948*/         OPC_RecordChild1, // #1 = $Dm
/*67949*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->67970
/*67952*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*67954*/           OPC_EmitInteger, MVT::i32, 14, 
/*67957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67960*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*67970*/         /*SwitchType*/ 120, MVT::f32,// ->68092
/*67972*/           OPC_Scope, 18, /*->67992*/ // 2 children in Scope
/*67974*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*67976*/             OPC_EmitInteger, MVT::i32, 14, 
/*67979*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67982*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*67992*/           /*Scope*/ 98, /*->68091*/
/*67993*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67995*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68001*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68004*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*68012*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68015*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*68024*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*68030*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68033*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*68041*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68044*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*68053*/             OPC_EmitInteger, MVT::i32, 14, 
/*68056*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68059*/             OPC_EmitNode1, TARGET_VAL(ARM::VADDfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*68069*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68072*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*68080*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68083*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68091*/           0, /*End of Scope*/
/*68092*/         0, // EndSwitchType
/*68093*/       /*Scope*/ 122, /*->68216*/
/*68094*/         OPC_MoveChild1,
/*68095*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68098*/         OPC_Scope, 70, /*->68170*/ // 2 children in Scope
/*68100*/           OPC_RecordChild0, // #1 = $Vn
/*68101*/           OPC_MoveChild1,
/*68102*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68105*/           OPC_RecordChild0, // #2 = $Vm
/*68106*/           OPC_CheckChild0Type, MVT::v2f32,
/*68108*/           OPC_RecordChild1, // #3 = $lane
/*68109*/           OPC_MoveChild1,
/*68110*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68113*/           OPC_MoveParent,
/*68114*/           OPC_MoveParent,
/*68115*/           OPC_CheckPredicate, 53, // Predicate_fmul_su
/*68117*/           OPC_MoveParent,
/*68118*/           OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*68120*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->68145
/*68123*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68125*/             OPC_EmitConvertToTarget, 3,
/*68127*/             OPC_EmitInteger, MVT::i32, 14, 
/*68130*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68133*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68145*/           /*SwitchType*/ 22, MVT::v4f32,// ->68169
/*68147*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68149*/             OPC_EmitConvertToTarget, 3,
/*68151*/             OPC_EmitInteger, MVT::i32, 14, 
/*68154*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68157*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68169*/           0, // EndSwitchType
/*68170*/         /*Scope*/ 44, /*->68215*/
/*68171*/           OPC_MoveChild0,
/*68172*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68175*/           OPC_RecordChild0, // #1 = $Vm
/*68176*/           OPC_CheckChild0Type, MVT::v2f32,
/*68178*/           OPC_RecordChild1, // #2 = $lane
/*68179*/           OPC_MoveChild1,
/*68180*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68183*/           OPC_MoveParent,
/*68184*/           OPC_MoveParent,
/*68185*/           OPC_RecordChild1, // #3 = $Vn
/*68186*/           OPC_CheckPredicate, 53, // Predicate_fmul_su
/*68188*/           OPC_MoveParent,
/*68189*/           OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*68191*/           OPC_CheckType, MVT::v2f32,
/*68193*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68195*/           OPC_EmitConvertToTarget, 2,
/*68197*/           OPC_EmitInteger, MVT::i32, 14, 
/*68200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68203*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                        MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68215*/         0, /*End of Scope*/
/*68216*/       0, /*End of Scope*/
/*68217*/     /*Scope*/ 98, /*->68316*/
/*68218*/       OPC_MoveChild0,
/*68219*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68222*/       OPC_Scope, 45, /*->68269*/ // 2 children in Scope
/*68224*/         OPC_RecordChild0, // #0 = $Vn
/*68225*/         OPC_MoveChild1,
/*68226*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68229*/         OPC_RecordChild0, // #1 = $Vm
/*68230*/         OPC_CheckChild0Type, MVT::v2f32,
/*68232*/         OPC_RecordChild1, // #2 = $lane
/*68233*/         OPC_MoveChild1,
/*68234*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68237*/         OPC_MoveParent,
/*68238*/         OPC_MoveParent,
/*68239*/         OPC_CheckPredicate, 53, // Predicate_fmul_su
/*68241*/         OPC_MoveParent,
/*68242*/         OPC_RecordChild1, // #3 = $src1
/*68243*/         OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*68245*/         OPC_CheckType, MVT::v2f32,
/*68247*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68249*/         OPC_EmitConvertToTarget, 2,
/*68251*/         OPC_EmitInteger, MVT::i32, 14, 
/*68254*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68257*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                      MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68269*/       /*Scope*/ 45, /*->68315*/
/*68270*/         OPC_MoveChild0,
/*68271*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68274*/         OPC_RecordChild0, // #0 = $Vm
/*68275*/         OPC_CheckChild0Type, MVT::v2f32,
/*68277*/         OPC_RecordChild1, // #1 = $lane
/*68278*/         OPC_MoveChild1,
/*68279*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68282*/         OPC_MoveParent,
/*68283*/         OPC_MoveParent,
/*68284*/         OPC_RecordChild1, // #2 = $Vn
/*68285*/         OPC_CheckPredicate, 53, // Predicate_fmul_su
/*68287*/         OPC_MoveParent,
/*68288*/         OPC_RecordChild1, // #3 = $src1
/*68289*/         OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*68291*/         OPC_CheckType, MVT::v2f32,
/*68293*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68295*/         OPC_EmitConvertToTarget, 1,
/*68297*/         OPC_EmitInteger, MVT::i32, 14, 
/*68300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68303*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                      MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68315*/       0, /*End of Scope*/
/*68316*/     /*Scope*/ 49, /*->68366*/
/*68317*/       OPC_RecordChild0, // #0 = $src1
/*68318*/       OPC_MoveChild1,
/*68319*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68322*/       OPC_MoveChild0,
/*68323*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68326*/       OPC_RecordChild0, // #1 = $Vm
/*68327*/       OPC_CheckChild0Type, MVT::v2f32,
/*68329*/       OPC_RecordChild1, // #2 = $lane
/*68330*/       OPC_MoveChild1,
/*68331*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68334*/       OPC_MoveParent,
/*68335*/       OPC_MoveParent,
/*68336*/       OPC_RecordChild1, // #3 = $Vn
/*68337*/       OPC_CheckPredicate, 53, // Predicate_fmul_su
/*68339*/       OPC_MoveParent,
/*68340*/       OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*68342*/       OPC_CheckType, MVT::v4f32,
/*68344*/       OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68346*/       OPC_EmitConvertToTarget, 2,
/*68348*/       OPC_EmitInteger, MVT::i32, 14, 
/*68351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68354*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                    MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68366*/     /*Scope*/ 98, /*->68465*/
/*68367*/       OPC_MoveChild0,
/*68368*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68371*/       OPC_Scope, 45, /*->68418*/ // 2 children in Scope
/*68373*/         OPC_RecordChild0, // #0 = $Vn
/*68374*/         OPC_MoveChild1,
/*68375*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68378*/         OPC_RecordChild0, // #1 = $Vm
/*68379*/         OPC_CheckChild0Type, MVT::v2f32,
/*68381*/         OPC_RecordChild1, // #2 = $lane
/*68382*/         OPC_MoveChild1,
/*68383*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68386*/         OPC_MoveParent,
/*68387*/         OPC_MoveParent,
/*68388*/         OPC_CheckPredicate, 53, // Predicate_fmul_su
/*68390*/         OPC_MoveParent,
/*68391*/         OPC_RecordChild1, // #3 = $src1
/*68392*/         OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*68394*/         OPC_CheckType, MVT::v4f32,
/*68396*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68398*/         OPC_EmitConvertToTarget, 2,
/*68400*/         OPC_EmitInteger, MVT::i32, 14, 
/*68403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68406*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68418*/       /*Scope*/ 45, /*->68464*/
/*68419*/         OPC_MoveChild0,
/*68420*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68423*/         OPC_RecordChild0, // #0 = $Vm
/*68424*/         OPC_CheckChild0Type, MVT::v2f32,
/*68426*/         OPC_RecordChild1, // #1 = $lane
/*68427*/         OPC_MoveChild1,
/*68428*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68431*/         OPC_MoveParent,
/*68432*/         OPC_MoveParent,
/*68433*/         OPC_RecordChild1, // #2 = $Vn
/*68434*/         OPC_CheckPredicate, 53, // Predicate_fmul_su
/*68436*/         OPC_MoveParent,
/*68437*/         OPC_RecordChild1, // #3 = $src1
/*68438*/         OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*68440*/         OPC_CheckType, MVT::v4f32,
/*68442*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68444*/         OPC_EmitConvertToTarget, 1,
/*68446*/         OPC_EmitInteger, MVT::i32, 14, 
/*68449*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68452*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68464*/       0, /*End of Scope*/
/*68465*/     /*Scope*/ 1|128,1/*129*/, /*->68596*/
/*68467*/       OPC_RecordChild0, // #0 = $src1
/*68468*/       OPC_MoveChild1,
/*68469*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68472*/       OPC_Scope, 60, /*->68534*/ // 2 children in Scope
/*68474*/         OPC_RecordChild0, // #1 = $src2
/*68475*/         OPC_MoveChild1,
/*68476*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68479*/         OPC_RecordChild0, // #2 = $src3
/*68480*/         OPC_CheckChild0Type, MVT::v4f32,
/*68482*/         OPC_RecordChild1, // #3 = $lane
/*68483*/         OPC_MoveChild1,
/*68484*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68487*/         OPC_MoveParent,
/*68488*/         OPC_MoveParent,
/*68489*/         OPC_CheckPredicate, 53, // Predicate_fmul_su
/*68491*/         OPC_MoveParent,
/*68492*/         OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*68494*/         OPC_CheckType, MVT::v4f32,
/*68496*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68498*/         OPC_EmitConvertToTarget, 3,
/*68500*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*68503*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*68511*/         OPC_EmitConvertToTarget, 3,
/*68513*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*68516*/         OPC_EmitInteger, MVT::i32, 14, 
/*68519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68522*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*68534*/       /*Scope*/ 60, /*->68595*/
/*68535*/         OPC_MoveChild0,
/*68536*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68539*/         OPC_RecordChild0, // #1 = $src3
/*68540*/         OPC_CheckChild0Type, MVT::v4f32,
/*68542*/         OPC_RecordChild1, // #2 = $lane
/*68543*/         OPC_MoveChild1,
/*68544*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68547*/         OPC_MoveParent,
/*68548*/         OPC_MoveParent,
/*68549*/         OPC_RecordChild1, // #3 = $src2
/*68550*/         OPC_CheckPredicate, 53, // Predicate_fmul_su
/*68552*/         OPC_MoveParent,
/*68553*/         OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*68555*/         OPC_CheckType, MVT::v4f32,
/*68557*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68559*/         OPC_EmitConvertToTarget, 2,
/*68561*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*68564*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*68572*/         OPC_EmitConvertToTarget, 2,
/*68574*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*68577*/         OPC_EmitInteger, MVT::i32, 14, 
/*68580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68583*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*68595*/       0, /*End of Scope*/
/*68596*/     /*Scope*/ 2|128,1/*130*/, /*->68728*/
/*68598*/       OPC_MoveChild0,
/*68599*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68602*/       OPC_Scope, 61, /*->68665*/ // 2 children in Scope
/*68604*/         OPC_RecordChild0, // #0 = $src2
/*68605*/         OPC_MoveChild1,
/*68606*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68609*/         OPC_RecordChild0, // #1 = $src3
/*68610*/         OPC_CheckChild0Type, MVT::v4f32,
/*68612*/         OPC_RecordChild1, // #2 = $lane
/*68613*/         OPC_MoveChild1,
/*68614*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68617*/         OPC_MoveParent,
/*68618*/         OPC_MoveParent,
/*68619*/         OPC_CheckPredicate, 53, // Predicate_fmul_su
/*68621*/         OPC_MoveParent,
/*68622*/         OPC_RecordChild1, // #3 = $src1
/*68623*/         OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*68625*/         OPC_CheckType, MVT::v4f32,
/*68627*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68629*/         OPC_EmitConvertToTarget, 2,
/*68631*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*68634*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*68642*/         OPC_EmitConvertToTarget, 2,
/*68644*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*68647*/         OPC_EmitInteger, MVT::i32, 14, 
/*68650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68653*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*68665*/       /*Scope*/ 61, /*->68727*/
/*68666*/         OPC_MoveChild0,
/*68667*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68670*/         OPC_RecordChild0, // #0 = $src3
/*68671*/         OPC_CheckChild0Type, MVT::v4f32,
/*68673*/         OPC_RecordChild1, // #1 = $lane
/*68674*/         OPC_MoveChild1,
/*68675*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68678*/         OPC_MoveParent,
/*68679*/         OPC_MoveParent,
/*68680*/         OPC_RecordChild1, // #2 = $src2
/*68681*/         OPC_CheckPredicate, 53, // Predicate_fmul_su
/*68683*/         OPC_MoveParent,
/*68684*/         OPC_RecordChild1, // #3 = $src1
/*68685*/         OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*68687*/         OPC_CheckType, MVT::v4f32,
/*68689*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68691*/         OPC_EmitConvertToTarget, 1,
/*68693*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*68696*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*68704*/         OPC_EmitConvertToTarget, 1,
/*68706*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*68709*/         OPC_EmitInteger, MVT::i32, 14, 
/*68712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68715*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*68727*/       0, /*End of Scope*/
/*68728*/     /*Scope*/ 115, /*->68844*/
/*68729*/       OPC_RecordChild0, // #0 = $src1
/*68730*/       OPC_MoveChild1,
/*68731*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68734*/       OPC_Scope, 66, /*->68802*/ // 2 children in Scope
/*68736*/         OPC_RecordChild0, // #1 = $Vn
/*68737*/         OPC_MoveChild1,
/*68738*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68741*/         OPC_RecordChild0, // #2 = $Vm
/*68742*/         OPC_CheckChild0Type, MVT::v4f16,
/*68744*/         OPC_RecordChild1, // #3 = $lane
/*68745*/         OPC_MoveChild1,
/*68746*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68749*/         OPC_MoveParent,
/*68750*/         OPC_MoveParent,
/*68751*/         OPC_MoveParent,
/*68752*/         OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->68777
/*68755*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68757*/           OPC_EmitConvertToTarget, 3,
/*68759*/           OPC_EmitInteger, MVT::i32, 14, 
/*68762*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68765*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                        MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68777*/         /*SwitchType*/ 22, MVT::v8f16,// ->68801
/*68779*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68781*/           OPC_EmitConvertToTarget, 3,
/*68783*/           OPC_EmitInteger, MVT::i32, 14, 
/*68786*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68789*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                        MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68801*/         0, // EndSwitchType
/*68802*/       /*Scope*/ 40, /*->68843*/
/*68803*/         OPC_MoveChild0,
/*68804*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68807*/         OPC_RecordChild0, // #1 = $Vm
/*68808*/         OPC_CheckChild0Type, MVT::v4f16,
/*68810*/         OPC_RecordChild1, // #2 = $lane
/*68811*/         OPC_MoveChild1,
/*68812*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68815*/         OPC_MoveParent,
/*68816*/         OPC_MoveParent,
/*68817*/         OPC_RecordChild1, // #3 = $Vn
/*68818*/         OPC_MoveParent,
/*68819*/         OPC_CheckType, MVT::v4f16,
/*68821*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68823*/         OPC_EmitConvertToTarget, 2,
/*68825*/         OPC_EmitInteger, MVT::i32, 14, 
/*68828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68831*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68843*/       0, /*End of Scope*/
/*68844*/     /*Scope*/ 90, /*->68935*/
/*68845*/       OPC_MoveChild0,
/*68846*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68849*/       OPC_Scope, 41, /*->68892*/ // 2 children in Scope
/*68851*/         OPC_RecordChild0, // #0 = $Vn
/*68852*/         OPC_MoveChild1,
/*68853*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68856*/         OPC_RecordChild0, // #1 = $Vm
/*68857*/         OPC_CheckChild0Type, MVT::v4f16,
/*68859*/         OPC_RecordChild1, // #2 = $lane
/*68860*/         OPC_MoveChild1,
/*68861*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68864*/         OPC_MoveParent,
/*68865*/         OPC_MoveParent,
/*68866*/         OPC_MoveParent,
/*68867*/         OPC_RecordChild1, // #3 = $src1
/*68868*/         OPC_CheckType, MVT::v4f16,
/*68870*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68872*/         OPC_EmitConvertToTarget, 2,
/*68874*/         OPC_EmitInteger, MVT::i32, 14, 
/*68877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68880*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68892*/       /*Scope*/ 41, /*->68934*/
/*68893*/         OPC_MoveChild0,
/*68894*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68897*/         OPC_RecordChild0, // #0 = $Vm
/*68898*/         OPC_CheckChild0Type, MVT::v4f16,
/*68900*/         OPC_RecordChild1, // #1 = $lane
/*68901*/         OPC_MoveChild1,
/*68902*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68905*/         OPC_MoveParent,
/*68906*/         OPC_MoveParent,
/*68907*/         OPC_RecordChild1, // #2 = $Vn
/*68908*/         OPC_MoveParent,
/*68909*/         OPC_RecordChild1, // #3 = $src1
/*68910*/         OPC_CheckType, MVT::v4f16,
/*68912*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68914*/         OPC_EmitConvertToTarget, 1,
/*68916*/         OPC_EmitInteger, MVT::i32, 14, 
/*68919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68922*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68934*/       0, /*End of Scope*/
/*68935*/     /*Scope*/ 45, /*->68981*/
/*68936*/       OPC_RecordChild0, // #0 = $src1
/*68937*/       OPC_MoveChild1,
/*68938*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68941*/       OPC_MoveChild0,
/*68942*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68945*/       OPC_RecordChild0, // #1 = $Vm
/*68946*/       OPC_CheckChild0Type, MVT::v4f16,
/*68948*/       OPC_RecordChild1, // #2 = $lane
/*68949*/       OPC_MoveChild1,
/*68950*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68953*/       OPC_MoveParent,
/*68954*/       OPC_MoveParent,
/*68955*/       OPC_RecordChild1, // #3 = $Vn
/*68956*/       OPC_MoveParent,
/*68957*/       OPC_CheckType, MVT::v8f16,
/*68959*/       OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68961*/       OPC_EmitConvertToTarget, 2,
/*68963*/       OPC_EmitInteger, MVT::i32, 14, 
/*68966*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68969*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                    MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68981*/     /*Scope*/ 90, /*->69072*/
/*68982*/       OPC_MoveChild0,
/*68983*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*68986*/       OPC_Scope, 41, /*->69029*/ // 2 children in Scope
/*68988*/         OPC_RecordChild0, // #0 = $Vn
/*68989*/         OPC_MoveChild1,
/*68990*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68993*/         OPC_RecordChild0, // #1 = $Vm
/*68994*/         OPC_CheckChild0Type, MVT::v4f16,
/*68996*/         OPC_RecordChild1, // #2 = $lane
/*68997*/         OPC_MoveChild1,
/*68998*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69001*/         OPC_MoveParent,
/*69002*/         OPC_MoveParent,
/*69003*/         OPC_MoveParent,
/*69004*/         OPC_RecordChild1, // #3 = $src1
/*69005*/         OPC_CheckType, MVT::v8f16,
/*69007*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69009*/         OPC_EmitConvertToTarget, 2,
/*69011*/         OPC_EmitInteger, MVT::i32, 14, 
/*69014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69017*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                      MVT::v8f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69029*/       /*Scope*/ 41, /*->69071*/
/*69030*/         OPC_MoveChild0,
/*69031*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69034*/         OPC_RecordChild0, // #0 = $Vm
/*69035*/         OPC_CheckChild0Type, MVT::v4f16,
/*69037*/         OPC_RecordChild1, // #1 = $lane
/*69038*/         OPC_MoveChild1,
/*69039*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69042*/         OPC_MoveParent,
/*69043*/         OPC_MoveParent,
/*69044*/         OPC_RecordChild1, // #2 = $Vn
/*69045*/         OPC_MoveParent,
/*69046*/         OPC_RecordChild1, // #3 = $src1
/*69047*/         OPC_CheckType, MVT::v8f16,
/*69049*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69051*/         OPC_EmitConvertToTarget, 1,
/*69053*/         OPC_EmitInteger, MVT::i32, 14, 
/*69056*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69059*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                      MVT::v8f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69071*/       0, /*End of Scope*/
/*69072*/     /*Scope*/ 16|128,1/*144*/, /*->69218*/
/*69074*/       OPC_RecordChild0, // #0 = $src1
/*69075*/       OPC_MoveChild1,
/*69076*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*69079*/       OPC_RecordChild0, // #1 = $Vn
/*69080*/       OPC_RecordChild1, // #2 = $Vm
/*69081*/       OPC_CheckPredicate, 53, // Predicate_fmul_su
/*69083*/       OPC_MoveParent,
/*69084*/       OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*69086*/       OPC_SwitchType /*4 cases */, 42, MVT::v2f32,// ->69131
/*69089*/         OPC_Scope, 19, /*->69110*/ // 2 children in Scope
/*69091*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69093*/           OPC_EmitInteger, MVT::i32, 14, 
/*69096*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69099*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69110*/         /*Scope*/ 19, /*->69130*/
/*69111*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69113*/           OPC_EmitInteger, MVT::i32, 14, 
/*69116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69119*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69130*/         0, /*End of Scope*/
/*69131*/       /*SwitchType*/ 42, MVT::v4f32,// ->69175
/*69133*/         OPC_Scope, 19, /*->69154*/ // 2 children in Scope
/*69135*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69137*/           OPC_EmitInteger, MVT::i32, 14, 
/*69140*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69143*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69154*/         /*Scope*/ 19, /*->69174*/
/*69155*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69157*/           OPC_EmitInteger, MVT::i32, 14, 
/*69160*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69163*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69174*/         0, /*End of Scope*/
/*69175*/       /*SwitchType*/ 19, MVT::v4f16,// ->69196
/*69177*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69179*/         OPC_EmitInteger, MVT::i32, 14, 
/*69182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69185*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*69196*/       /*SwitchType*/ 19, MVT::v8f16,// ->69217
/*69198*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69200*/         OPC_EmitInteger, MVT::i32, 14, 
/*69203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69206*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*69217*/       0, // EndSwitchType
/*69218*/     /*Scope*/ 16|128,1/*144*/, /*->69364*/
/*69220*/       OPC_MoveChild0,
/*69221*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*69224*/       OPC_RecordChild0, // #0 = $Vn
/*69225*/       OPC_RecordChild1, // #1 = $Vm
/*69226*/       OPC_CheckPredicate, 53, // Predicate_fmul_su
/*69228*/       OPC_MoveParent,
/*69229*/       OPC_RecordChild1, // #2 = $src1
/*69230*/       OPC_CheckPredicate, 85, // Predicate_fadd_mlx
/*69232*/       OPC_SwitchType /*4 cases */, 42, MVT::v2f32,// ->69277
/*69235*/         OPC_Scope, 19, /*->69256*/ // 2 children in Scope
/*69237*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69239*/           OPC_EmitInteger, MVT::i32, 14, 
/*69242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69245*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69256*/         /*Scope*/ 19, /*->69276*/
/*69257*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69259*/           OPC_EmitInteger, MVT::i32, 14, 
/*69262*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69265*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69276*/         0, /*End of Scope*/
/*69277*/       /*SwitchType*/ 42, MVT::v4f32,// ->69321
/*69279*/         OPC_Scope, 19, /*->69300*/ // 2 children in Scope
/*69281*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69283*/           OPC_EmitInteger, MVT::i32, 14, 
/*69286*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69289*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69300*/         /*Scope*/ 19, /*->69320*/
/*69301*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69303*/           OPC_EmitInteger, MVT::i32, 14, 
/*69306*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69309*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69320*/         0, /*End of Scope*/
/*69321*/       /*SwitchType*/ 19, MVT::v4f16,// ->69342
/*69323*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69325*/         OPC_EmitInteger, MVT::i32, 14, 
/*69328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69331*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>, DPR:v4f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*69342*/       /*SwitchType*/ 19, MVT::v8f16,// ->69363
/*69344*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*69346*/         OPC_EmitInteger, MVT::i32, 14, 
/*69349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69352*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>, QPR:v8f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*69363*/       0, // EndSwitchType
/*69364*/     /*Scope*/ 52, /*->69417*/
/*69365*/       OPC_RecordChild0, // #0 = $src1
/*69366*/       OPC_MoveChild1,
/*69367*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*69370*/       OPC_RecordChild0, // #1 = $Vn
/*69371*/       OPC_RecordChild1, // #2 = $Vm
/*69372*/       OPC_MoveParent,
/*69373*/       OPC_SwitchType /*2 cases */, 19, MVT::v4f16,// ->69395
/*69376*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69378*/         OPC_EmitInteger, MVT::i32, 14, 
/*69381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69384*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*69395*/       /*SwitchType*/ 19, MVT::v8f16,// ->69416
/*69397*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69399*/         OPC_EmitInteger, MVT::i32, 14, 
/*69402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69405*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*69416*/       0, // EndSwitchType
/*69417*/     /*Scope*/ 52, /*->69470*/
/*69418*/       OPC_MoveChild0,
/*69419*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*69422*/       OPC_RecordChild0, // #0 = $Vn
/*69423*/       OPC_RecordChild1, // #1 = $Vm
/*69424*/       OPC_MoveParent,
/*69425*/       OPC_RecordChild1, // #2 = $src1
/*69426*/       OPC_SwitchType /*2 cases */, 19, MVT::v4f16,// ->69448
/*69429*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69431*/         OPC_EmitInteger, MVT::i32, 14, 
/*69434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69437*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm), DPR:v4f16:$src1) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*69448*/       /*SwitchType*/ 19, MVT::v8f16,// ->69469
/*69450*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69452*/         OPC_EmitInteger, MVT::i32, 14, 
/*69455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69458*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm), QPR:v8f16:$src1) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*69469*/       0, // EndSwitchType
/*69470*/     /*Scope*/ 84, /*->69555*/
/*69471*/       OPC_RecordChild0, // #0 = $Vn
/*69472*/       OPC_RecordChild1, // #1 = $Vm
/*69473*/       OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->69494
/*69476*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69478*/         OPC_EmitInteger, MVT::i32, 14, 
/*69481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69484*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69494*/       /*SwitchType*/ 18, MVT::v4f32,// ->69514
/*69496*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69498*/         OPC_EmitInteger, MVT::i32, 14, 
/*69501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69504*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69514*/       /*SwitchType*/ 18, MVT::v4f16,// ->69534
/*69516*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69518*/         OPC_EmitInteger, MVT::i32, 14, 
/*69521*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69524*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VADDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*69534*/       /*SwitchType*/ 18, MVT::v8f16,// ->69554
/*69536*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69538*/         OPC_EmitInteger, MVT::i32, 14, 
/*69541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69544*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VADDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*69554*/       0, // EndSwitchType
/*69555*/     0, /*End of Scope*/
/*69556*/   /*SwitchOpcode*/ 39|128,11/*1447*/, TARGET_VAL(ISD::FSUB),// ->71007
/*69560*/     OPC_Scope, 107, /*->69669*/ // 6 children in Scope
/*69562*/       OPC_MoveChild0,
/*69563*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*69566*/       OPC_MoveChild0,
/*69567*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*69570*/       OPC_RecordChild0, // #0 = $Dn
/*69571*/       OPC_RecordChild1, // #1 = $Dm
/*69572*/       OPC_CheckPredicate, 53, // Predicate_fmul_su
/*69574*/       OPC_MoveParent,
/*69575*/       OPC_MoveParent,
/*69576*/       OPC_RecordChild1, // #2 = $Ddin
/*69577*/       OPC_CheckPredicate, 85, // Predicate_fsub_mlx
/*69579*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->69624
/*69582*/         OPC_Scope, 19, /*->69603*/ // 2 children in Scope
/*69584*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*69586*/           OPC_EmitInteger, MVT::i32, 14, 
/*69589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69592*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*69603*/         /*Scope*/ 19, /*->69623*/
/*69604*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69606*/           OPC_EmitInteger, MVT::i32, 14, 
/*69609*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69612*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*69623*/         0, /*End of Scope*/
/*69624*/       /*SwitchType*/ 42, MVT::f32,// ->69668
/*69626*/         OPC_Scope, 19, /*->69647*/ // 2 children in Scope
/*69628*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*69630*/           OPC_EmitInteger, MVT::i32, 14, 
/*69633*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69636*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*69647*/         /*Scope*/ 19, /*->69667*/
/*69648*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69650*/           OPC_EmitInteger, MVT::i32, 14, 
/*69653*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69656*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*69667*/         0, /*End of Scope*/
/*69668*/       0, // EndSwitchType
/*69669*/     /*Scope*/ 56, /*->69726*/
/*69670*/       OPC_RecordChild0, // #0 = $dstin
/*69671*/       OPC_MoveChild1,
/*69672*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*69675*/       OPC_RecordChild0, // #1 = $a
/*69676*/       OPC_RecordChild1, // #2 = $b
/*69677*/       OPC_CheckPredicate, 53, // Predicate_fmul_su
/*69679*/       OPC_MoveParent,
/*69680*/       OPC_CheckPredicate, 85, // Predicate_fsub_mlx
/*69682*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->69704
/*69685*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*69687*/         OPC_EmitInteger, MVT::i32, 14, 
/*69690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69693*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*69704*/       /*SwitchType*/ 19, MVT::f32,// ->69725
/*69706*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*69708*/         OPC_EmitInteger, MVT::i32, 14, 
/*69711*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69714*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*69725*/       0, // EndSwitchType
/*69726*/     /*Scope*/ 56, /*->69783*/
/*69727*/       OPC_MoveChild0,
/*69728*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*69731*/       OPC_RecordChild0, // #0 = $Dn
/*69732*/       OPC_RecordChild1, // #1 = $Dm
/*69733*/       OPC_CheckPredicate, 53, // Predicate_fmul_su
/*69735*/       OPC_MoveParent,
/*69736*/       OPC_RecordChild1, // #2 = $Ddin
/*69737*/       OPC_CheckPredicate, 85, // Predicate_fsub_mlx
/*69739*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->69761
/*69742*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*69744*/         OPC_EmitInteger, MVT::i32, 14, 
/*69747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69750*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLSD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*69761*/       /*SwitchType*/ 19, MVT::f32,// ->69782
/*69763*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*69765*/         OPC_EmitInteger, MVT::i32, 14, 
/*69768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69771*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLSS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*69782*/       0, // EndSwitchType
/*69783*/     /*Scope*/ 56, /*->69840*/
/*69784*/       OPC_RecordChild0, // #0 = $dstin
/*69785*/       OPC_MoveChild1,
/*69786*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*69789*/       OPC_RecordChild0, // #1 = $a
/*69790*/       OPC_RecordChild1, // #2 = $b
/*69791*/       OPC_CheckPredicate, 53, // Predicate_fmul_su
/*69793*/       OPC_MoveParent,
/*69794*/       OPC_CheckPredicate, 85, // Predicate_fsub_mlx
/*69796*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->69818
/*69799*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69801*/         OPC_EmitInteger, MVT::i32, 14, 
/*69804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69807*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*69818*/       /*SwitchType*/ 19, MVT::f32,// ->69839
/*69820*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69822*/         OPC_EmitInteger, MVT::i32, 14, 
/*69825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69828*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*69839*/       0, // EndSwitchType
/*69840*/     /*Scope*/ 56, /*->69897*/
/*69841*/       OPC_MoveChild0,
/*69842*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*69845*/       OPC_RecordChild0, // #0 = $Dn
/*69846*/       OPC_RecordChild1, // #1 = $Dm
/*69847*/       OPC_CheckPredicate, 53, // Predicate_fmul_su
/*69849*/       OPC_MoveParent,
/*69850*/       OPC_RecordChild1, // #2 = $Ddin
/*69851*/       OPC_CheckPredicate, 85, // Predicate_fsub_mlx
/*69853*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->69875
/*69856*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69858*/         OPC_EmitInteger, MVT::i32, 14, 
/*69861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69864*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*69875*/       /*SwitchType*/ 19, MVT::f32,// ->69896
/*69877*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*69879*/         OPC_EmitInteger, MVT::i32, 14, 
/*69882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69885*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*69896*/       0, // EndSwitchType
/*69897*/     /*Scope*/ 83|128,8/*1107*/, /*->71006*/
/*69899*/       OPC_RecordChild0, // #0 = $acc
/*69900*/       OPC_Scope, 15|128,2/*271*/, /*->70174*/ // 4 children in Scope
/*69903*/         OPC_MoveChild1,
/*69904*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*69907*/         OPC_RecordChild0, // #1 = $a
/*69908*/         OPC_RecordChild1, // #2 = $b
/*69909*/         OPC_MoveParent,
/*69910*/         OPC_CheckType, MVT::f32,
/*69912*/         OPC_Scope, 0|128,1/*128*/, /*->70043*/ // 2 children in Scope
/*69915*/           OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69917*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*69923*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69926*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*69934*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69937*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*69946*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*69952*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69955*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*69963*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69966*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*69975*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*69981*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69984*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*69992*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69995*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*70004*/           OPC_EmitInteger, MVT::i32, 14, 
/*70007*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70010*/           OPC_EmitNode1, TARGET_VAL(ARM::VMLSfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*70021*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70024*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*70032*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70035*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70043*/         /*Scope*/ 0|128,1/*128*/, /*->70173*/
/*70045*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*70047*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*70053*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70056*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*70064*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70067*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*70076*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*70082*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70085*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*70093*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70096*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*70105*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*70111*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70114*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*70122*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70125*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*70134*/           OPC_EmitInteger, MVT::i32, 14, 
/*70137*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70140*/           OPC_EmitNode1, TARGET_VAL(ARM::VFMSfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*70151*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70154*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*70162*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70165*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70173*/         0, /*End of Scope*/
/*70174*/       /*Scope*/ 17|128,1/*145*/, /*->70321*/
/*70176*/         OPC_RecordChild1, // #1 = $Dm
/*70177*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->70198
/*70180*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70182*/           OPC_EmitInteger, MVT::i32, 14, 
/*70185*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70188*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*70198*/         /*SwitchType*/ 120, MVT::f32,// ->70320
/*70200*/           OPC_Scope, 18, /*->70220*/ // 2 children in Scope
/*70202*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*70204*/             OPC_EmitInteger, MVT::i32, 14, 
/*70207*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70210*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*70220*/           /*Scope*/ 98, /*->70319*/
/*70221*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*70223*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*70229*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70232*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*70240*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70243*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*70252*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*70258*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70261*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*70269*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70272*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*70281*/             OPC_EmitInteger, MVT::i32, 14, 
/*70284*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70287*/             OPC_EmitNode1, TARGET_VAL(ARM::VSUBfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*70297*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70300*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*70308*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70311*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70319*/           0, /*End of Scope*/
/*70320*/         0, // EndSwitchType
/*70321*/       /*Scope*/ 86|128,4/*598*/, /*->70921*/
/*70323*/         OPC_MoveChild1,
/*70324*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*70327*/         OPC_Scope, 70, /*->70399*/ // 7 children in Scope
/*70329*/           OPC_RecordChild0, // #1 = $Vn
/*70330*/           OPC_MoveChild1,
/*70331*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*70334*/           OPC_RecordChild0, // #2 = $Vm
/*70335*/           OPC_CheckChild0Type, MVT::v2f32,
/*70337*/           OPC_RecordChild1, // #3 = $lane
/*70338*/           OPC_MoveChild1,
/*70339*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70342*/           OPC_MoveParent,
/*70343*/           OPC_MoveParent,
/*70344*/           OPC_CheckPredicate, 53, // Predicate_fmul_su
/*70346*/           OPC_MoveParent,
/*70347*/           OPC_CheckPredicate, 85, // Predicate_fsub_mlx
/*70349*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->70374
/*70352*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70354*/             OPC_EmitConvertToTarget, 3,
/*70356*/             OPC_EmitInteger, MVT::i32, 14, 
/*70359*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70362*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*70374*/           /*SwitchType*/ 22, MVT::v4f32,// ->70398
/*70376*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70378*/             OPC_EmitConvertToTarget, 3,
/*70380*/             OPC_EmitInteger, MVT::i32, 14, 
/*70383*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70386*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*70398*/           0, // EndSwitchType
/*70399*/         /*Scope*/ 70, /*->70470*/
/*70400*/           OPC_MoveChild0,
/*70401*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*70404*/           OPC_RecordChild0, // #1 = $Vm
/*70405*/           OPC_CheckChild0Type, MVT::v2f32,
/*70407*/           OPC_RecordChild1, // #2 = $lane
/*70408*/           OPC_MoveChild1,
/*70409*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70412*/           OPC_MoveParent,
/*70413*/           OPC_MoveParent,
/*70414*/           OPC_RecordChild1, // #3 = $Vn
/*70415*/           OPC_CheckPredicate, 53, // Predicate_fmul_su
/*70417*/           OPC_MoveParent,
/*70418*/           OPC_CheckPredicate, 85, // Predicate_fsub_mlx
/*70420*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->70445
/*70423*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70425*/             OPC_EmitConvertToTarget, 2,
/*70427*/             OPC_EmitInteger, MVT::i32, 14, 
/*70430*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70433*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*70445*/           /*SwitchType*/ 22, MVT::v4f32,// ->70469
/*70447*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70449*/             OPC_EmitConvertToTarget, 2,
/*70451*/             OPC_EmitInteger, MVT::i32, 14, 
/*70454*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70457*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*70469*/           0, // EndSwitchType
/*70470*/         /*Scope*/ 60, /*->70531*/
/*70471*/           OPC_RecordChild0, // #1 = $src2
/*70472*/           OPC_MoveChild1,
/*70473*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*70476*/           OPC_RecordChild0, // #2 = $src3
/*70477*/           OPC_CheckChild0Type, MVT::v4f32,
/*70479*/           OPC_RecordChild1, // #3 = $lane
/*70480*/           OPC_MoveChild1,
/*70481*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70484*/           OPC_MoveParent,
/*70485*/           OPC_MoveParent,
/*70486*/           OPC_CheckPredicate, 53, // Predicate_fmul_su
/*70488*/           OPC_MoveParent,
/*70489*/           OPC_CheckPredicate, 85, // Predicate_fsub_mlx
/*70491*/           OPC_CheckType, MVT::v4f32,
/*70493*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70495*/           OPC_EmitConvertToTarget, 3,
/*70497*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*70500*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*70508*/           OPC_EmitConvertToTarget, 3,
/*70510*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*70513*/           OPC_EmitInteger, MVT::i32, 14, 
/*70516*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70519*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                        MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*70531*/         /*Scope*/ 60, /*->70592*/
/*70532*/           OPC_MoveChild0,
/*70533*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*70536*/           OPC_RecordChild0, // #1 = $src3
/*70537*/           OPC_CheckChild0Type, MVT::v4f32,
/*70539*/           OPC_RecordChild1, // #2 = $lane
/*70540*/           OPC_MoveChild1,
/*70541*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70544*/           OPC_MoveParent,
/*70545*/           OPC_MoveParent,
/*70546*/           OPC_RecordChild1, // #3 = $src2
/*70547*/           OPC_CheckPredicate, 53, // Predicate_fmul_su
/*70549*/           OPC_MoveParent,
/*70550*/           OPC_CheckPredicate, 85, // Predicate_fsub_mlx
/*70552*/           OPC_CheckType, MVT::v4f32,
/*70554*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70556*/           OPC_EmitConvertToTarget, 2,
/*70558*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*70561*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*70569*/           OPC_EmitConvertToTarget, 2,
/*70571*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*70574*/           OPC_EmitInteger, MVT::i32, 14, 
/*70577*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70580*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                        MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*70592*/         /*Scope*/ 66, /*->70659*/
/*70593*/           OPC_RecordChild0, // #1 = $Vn
/*70594*/           OPC_MoveChild1,
/*70595*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*70598*/           OPC_RecordChild0, // #2 = $Vm
/*70599*/           OPC_CheckChild0Type, MVT::v4f16,
/*70601*/           OPC_RecordChild1, // #3 = $lane
/*70602*/           OPC_MoveChild1,
/*70603*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70606*/           OPC_MoveParent,
/*70607*/           OPC_MoveParent,
/*70608*/           OPC_MoveParent,
/*70609*/           OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->70634
/*70612*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70614*/             OPC_EmitConvertToTarget, 3,
/*70616*/             OPC_EmitInteger, MVT::i32, 14, 
/*70619*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70622*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhd), 0,
                          MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*70634*/           /*SwitchType*/ 22, MVT::v8f16,// ->70658
/*70636*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70638*/             OPC_EmitConvertToTarget, 3,
/*70640*/             OPC_EmitInteger, MVT::i32, 14, 
/*70643*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70646*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhq), 0,
                          MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*70658*/           0, // EndSwitchType
/*70659*/         /*Scope*/ 66, /*->70726*/
/*70660*/           OPC_MoveChild0,
/*70661*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*70664*/           OPC_RecordChild0, // #1 = $Vm
/*70665*/           OPC_CheckChild0Type, MVT::v4f16,
/*70667*/           OPC_RecordChild1, // #2 = $lane
/*70668*/           OPC_MoveChild1,
/*70669*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70672*/           OPC_MoveParent,
/*70673*/           OPC_MoveParent,
/*70674*/           OPC_RecordChild1, // #3 = $Vn
/*70675*/           OPC_MoveParent,
/*70676*/           OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->70701
/*70679*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70681*/             OPC_EmitConvertToTarget, 2,
/*70683*/             OPC_EmitInteger, MVT::i32, 14, 
/*70686*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70689*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhd), 0,
                          MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*70701*/           /*SwitchType*/ 22, MVT::v8f16,// ->70725
/*70703*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70705*/             OPC_EmitConvertToTarget, 2,
/*70707*/             OPC_EmitInteger, MVT::i32, 14, 
/*70710*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70713*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhq), 0,
                          MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*70725*/           0, // EndSwitchType
/*70726*/         /*Scope*/ 64|128,1/*192*/, /*->70920*/
/*70728*/           OPC_RecordChild0, // #1 = $Vn
/*70729*/           OPC_RecordChild1, // #2 = $Vm
/*70730*/           OPC_Scope, 95, /*->70827*/ // 2 children in Scope
/*70732*/             OPC_CheckPredicate, 53, // Predicate_fmul_su
/*70734*/             OPC_MoveParent,
/*70735*/             OPC_CheckPredicate, 85, // Predicate_fsub_mlx
/*70737*/             OPC_SwitchType /*2 cases */, 42, MVT::v2f32,// ->70782
/*70740*/               OPC_Scope, 19, /*->70761*/ // 2 children in Scope
/*70742*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70744*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70747*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70750*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSfd), 0,
                              MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70761*/               /*Scope*/ 19, /*->70781*/
/*70762*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*70764*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70767*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70770*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfd), 0,
                              MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70781*/               0, /*End of Scope*/
/*70782*/             /*SwitchType*/ 42, MVT::v4f32,// ->70826
/*70784*/               OPC_Scope, 19, /*->70805*/ // 2 children in Scope
/*70786*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70788*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70791*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70794*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSfq), 0,
                              MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70805*/               /*Scope*/ 19, /*->70825*/
/*70806*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*70808*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70811*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70814*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfq), 0,
                              MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70825*/               0, /*End of Scope*/
/*70826*/             0, // EndSwitchType
/*70827*/           /*Scope*/ 91, /*->70919*/
/*70828*/             OPC_MoveParent,
/*70829*/             OPC_SwitchType /*2 cases */, 42, MVT::v4f16,// ->70874
/*70832*/               OPC_Scope, 19, /*->70853*/ // 2 children in Scope
/*70834*/                 OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70836*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70839*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70842*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLShd), 0,
                              MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70853*/               /*Scope*/ 19, /*->70873*/
/*70854*/                 OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*70856*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70859*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70862*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMShd), 0,
                              MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70873*/               0, /*End of Scope*/
/*70874*/             /*SwitchType*/ 42, MVT::v8f16,// ->70918
/*70876*/               OPC_Scope, 19, /*->70897*/ // 2 children in Scope
/*70878*/                 OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*70880*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70883*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70886*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLShq), 0,
                              MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70897*/               /*Scope*/ 19, /*->70917*/
/*70898*/                 OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*70900*/                 OPC_EmitInteger, MVT::i32, 14, 
/*70903*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70906*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMShq), 0,
                              MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70917*/               0, /*End of Scope*/
/*70918*/             0, // EndSwitchType
/*70919*/           0, /*End of Scope*/
/*70920*/         0, /*End of Scope*/
/*70921*/       /*Scope*/ 83, /*->71005*/
/*70922*/         OPC_RecordChild1, // #1 = $Vm
/*70923*/         OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->70944
/*70926*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70928*/           OPC_EmitInteger, MVT::i32, 14, 
/*70931*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70934*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBfd), 0,
                        MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70944*/         /*SwitchType*/ 18, MVT::v4f32,// ->70964
/*70946*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70948*/           OPC_EmitInteger, MVT::i32, 14, 
/*70951*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70954*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBfq), 0,
                        MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70964*/         /*SwitchType*/ 18, MVT::v4f16,// ->70984
/*70966*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70968*/           OPC_EmitInteger, MVT::i32, 14, 
/*70971*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70974*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBhd), 0,
                        MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70984*/         /*SwitchType*/ 18, MVT::v8f16,// ->71004
/*70986*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70988*/           OPC_EmitInteger, MVT::i32, 14, 
/*70991*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70994*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBhq), 0,
                        MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*71004*/         0, // EndSwitchType
/*71005*/       0, /*End of Scope*/
/*71006*/     0, /*End of Scope*/
/*71007*/   /*SwitchOpcode*/ 112|128,2/*368*/, TARGET_VAL(ISD::FMA),// ->71379
/*71011*/     OPC_Scope, 106, /*->71119*/ // 4 children in Scope
/*71013*/       OPC_MoveChild0,
/*71014*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*71017*/       OPC_RecordChild0, // #0 = $Dn
/*71018*/       OPC_MoveParent,
/*71019*/       OPC_RecordChild1, // #1 = $Dm
/*71020*/       OPC_Scope, 50, /*->71072*/ // 2 children in Scope
/*71022*/         OPC_MoveChild2,
/*71023*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*71026*/         OPC_RecordChild0, // #2 = $Ddin
/*71027*/         OPC_MoveParent,
/*71028*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->71050
/*71031*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*71033*/           OPC_EmitInteger, MVT::i32, 14, 
/*71036*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71039*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*71050*/         /*SwitchType*/ 19, MVT::f32,// ->71071
/*71052*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*71054*/           OPC_EmitInteger, MVT::i32, 14, 
/*71057*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71060*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*71071*/         0, // EndSwitchType
/*71072*/       /*Scope*/ 45, /*->71118*/
/*71073*/         OPC_RecordChild2, // #2 = $Ddin
/*71074*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->71096
/*71077*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*71079*/           OPC_EmitInteger, MVT::i32, 14, 
/*71082*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71085*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*71096*/         /*SwitchType*/ 19, MVT::f32,// ->71117
/*71098*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*71100*/           OPC_EmitInteger, MVT::i32, 14, 
/*71103*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71106*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*71117*/         0, // EndSwitchType
/*71118*/       0, /*End of Scope*/
/*71119*/     /*Scope*/ 28|128,1/*156*/, /*->71277*/
/*71121*/       OPC_RecordChild0, // #0 = $Dn
/*71122*/       OPC_Scope, 51, /*->71175*/ // 2 children in Scope
/*71124*/         OPC_MoveChild1,
/*71125*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*71128*/         OPC_RecordChild0, // #1 = $Dm
/*71129*/         OPC_MoveParent,
/*71130*/         OPC_RecordChild2, // #2 = $Ddin
/*71131*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->71153
/*71134*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*71136*/           OPC_EmitInteger, MVT::i32, 14, 
/*71139*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71142*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*71153*/         /*SwitchType*/ 19, MVT::f32,// ->71174
/*71155*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*71157*/           OPC_EmitInteger, MVT::i32, 14, 
/*71160*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71163*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*71174*/         0, // EndSwitchType
/*71175*/       /*Scope*/ 100, /*->71276*/
/*71176*/         OPC_RecordChild1, // #1 = $Dm
/*71177*/         OPC_Scope, 50, /*->71229*/ // 2 children in Scope
/*71179*/           OPC_MoveChild2,
/*71180*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*71183*/           OPC_RecordChild0, // #2 = $Ddin
/*71184*/           OPC_MoveParent,
/*71185*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->71207
/*71188*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*71190*/             OPC_EmitInteger, MVT::i32, 14, 
/*71193*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71196*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*71207*/           /*SwitchType*/ 19, MVT::f32,// ->71228
/*71209*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*71211*/             OPC_EmitInteger, MVT::i32, 14, 
/*71214*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71217*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*71228*/           0, // EndSwitchType
/*71229*/         /*Scope*/ 45, /*->71275*/
/*71230*/           OPC_RecordChild2, // #2 = $Ddin
/*71231*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->71253
/*71234*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*71236*/             OPC_EmitInteger, MVT::i32, 14, 
/*71239*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71242*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*71253*/           /*SwitchType*/ 19, MVT::f32,// ->71274
/*71255*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*71257*/             OPC_EmitInteger, MVT::i32, 14, 
/*71260*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71263*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*71274*/           0, // EndSwitchType
/*71275*/         0, /*End of Scope*/
/*71276*/       0, /*End of Scope*/
/*71277*/     /*Scope*/ 52, /*->71330*/
/*71278*/       OPC_MoveChild0,
/*71279*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*71282*/       OPC_RecordChild0, // #0 = $Vn
/*71283*/       OPC_MoveParent,
/*71284*/       OPC_RecordChild1, // #1 = $Vm
/*71285*/       OPC_RecordChild2, // #2 = $src1
/*71286*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->71308
/*71289*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*71291*/         OPC_EmitInteger, MVT::i32, 14, 
/*71294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71297*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*71308*/       /*SwitchType*/ 19, MVT::v4f32,// ->71329
/*71310*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*71312*/         OPC_EmitInteger, MVT::i32, 14, 
/*71315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71318*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*71329*/       0, // EndSwitchType
/*71330*/     /*Scope*/ 47, /*->71378*/
/*71331*/       OPC_RecordChild0, // #0 = $Vn
/*71332*/       OPC_RecordChild1, // #1 = $Vm
/*71333*/       OPC_RecordChild2, // #2 = $src1
/*71334*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->71356
/*71337*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*71339*/         OPC_EmitInteger, MVT::i32, 14, 
/*71342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71345*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*71356*/       /*SwitchType*/ 19, MVT::v4f32,// ->71377
/*71358*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*71360*/         OPC_EmitInteger, MVT::i32, 14, 
/*71363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71366*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*71377*/       0, // EndSwitchType
/*71378*/     0, /*End of Scope*/
/*71379*/   /*SwitchOpcode*/ 127|128,3/*511*/, TARGET_VAL(ISD::FNEG),// ->71894
/*71383*/     OPC_Scope, 60|128,2/*316*/, /*->71702*/ // 2 children in Scope
/*71386*/       OPC_MoveChild0,
/*71387*/       OPC_SwitchOpcode /*3 cases */, 33|128,1/*161*/, TARGET_VAL(ISD::FMA),// ->71553
/*71392*/         OPC_Scope, 53, /*->71447*/ // 2 children in Scope
/*71394*/           OPC_MoveChild0,
/*71395*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*71398*/           OPC_RecordChild0, // #0 = $Dn
/*71399*/           OPC_MoveParent,
/*71400*/           OPC_RecordChild1, // #1 = $Dm
/*71401*/           OPC_RecordChild2, // #2 = $Ddin
/*71402*/           OPC_MoveParent,
/*71403*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->71425
/*71406*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*71408*/             OPC_EmitInteger, MVT::i32, 14, 
/*71411*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71414*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*71425*/           /*SwitchType*/ 19, MVT::f32,// ->71446
/*71427*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*71429*/             OPC_EmitInteger, MVT::i32, 14, 
/*71432*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71435*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*71446*/           0, // EndSwitchType
/*71447*/         /*Scope*/ 104, /*->71552*/
/*71448*/           OPC_RecordChild0, // #0 = $Dn
/*71449*/           OPC_Scope, 52, /*->71503*/ // 2 children in Scope
/*71451*/             OPC_MoveChild1,
/*71452*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*71455*/             OPC_RecordChild0, // #1 = $Dm
/*71456*/             OPC_MoveParent,
/*71457*/             OPC_RecordChild2, // #2 = $Ddin
/*71458*/             OPC_MoveParent,
/*71459*/             OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->71481
/*71462*/               OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*71464*/               OPC_EmitInteger, MVT::i32, 14, 
/*71467*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71470*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                            MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*71481*/             /*SwitchType*/ 19, MVT::f32,// ->71502
/*71483*/               OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*71485*/               OPC_EmitInteger, MVT::i32, 14, 
/*71488*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71491*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                            MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*71502*/             0, // EndSwitchType
/*71503*/           /*Scope*/ 47, /*->71551*/
/*71504*/             OPC_RecordChild1, // #1 = $Dm
/*71505*/             OPC_RecordChild2, // #2 = $Ddin
/*71506*/             OPC_MoveParent,
/*71507*/             OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->71529
/*71510*/               OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*71512*/               OPC_EmitInteger, MVT::i32, 14, 
/*71515*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71518*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                            MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*71529*/             /*SwitchType*/ 19, MVT::f32,// ->71550
/*71531*/               OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*71533*/               OPC_EmitInteger, MVT::i32, 14, 
/*71536*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71539*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                            MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*71550*/             0, // EndSwitchType
/*71551*/           0, /*End of Scope*/
/*71552*/         0, /*End of Scope*/
/*71553*/       /*SwitchOpcode*/ 45, TARGET_VAL(ISD::FMUL),// ->71601
/*71556*/         OPC_RecordChild0, // #0 = $Dn
/*71557*/         OPC_RecordChild1, // #1 = $Dm
/*71558*/         OPC_MoveParent,
/*71559*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->71580
/*71562*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*71564*/           OPC_EmitInteger, MVT::i32, 14, 
/*71567*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71570*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*71580*/         /*SwitchType*/ 18, MVT::f32,// ->71600
/*71582*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*71584*/           OPC_EmitInteger, MVT::i32, 14, 
/*71587*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71590*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                        MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*71600*/         0, // EndSwitchType
/*71601*/       /*SwitchOpcode*/ 97, TARGET_VAL(ARMISD::VMOVDRR),// ->71701
/*71604*/         OPC_RecordChild0, // #0 = $Rl
/*71605*/         OPC_RecordChild1, // #1 = $Rh
/*71606*/         OPC_MoveParent,
/*71607*/         OPC_Scope, 45, /*->71654*/ // 2 children in Scope
/*71609*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*71611*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*71618*/           OPC_EmitInteger, MVT::i32, 14, 
/*71621*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71624*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71627*/           OPC_EmitNode1, TARGET_VAL(ARM::EORri), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*71638*/           OPC_EmitInteger, MVT::i32, 14, 
/*71641*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71644*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*71654*/         /*Scope*/ 45, /*->71700*/
/*71655*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*71657*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*71664*/           OPC_EmitInteger, MVT::i32, 14, 
/*71667*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71670*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71673*/           OPC_EmitNode1, TARGET_VAL(ARM::t2EORri), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*71684*/           OPC_EmitInteger, MVT::i32, 14, 
/*71687*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71690*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*71700*/         0, /*End of Scope*/
/*71701*/       0, // EndSwitchOpcode
/*71702*/     /*Scope*/ 61|128,1/*189*/, /*->71893*/
/*71704*/       OPC_RecordChild0, // #0 = $Dm
/*71705*/       OPC_SwitchType /*6 cases */, 17, MVT::f64,// ->71725
/*71708*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*71710*/         OPC_EmitInteger, MVT::i32, 14, 
/*71713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71716*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGD), 0,
                      MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*71725*/       /*SwitchType*/ 89, MVT::f32,// ->71816
/*71727*/         OPC_Scope, 17, /*->71746*/ // 2 children in Scope
/*71729*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*71731*/           OPC_EmitInteger, MVT::i32, 14, 
/*71734*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71737*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGS), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*71746*/         /*Scope*/ 68, /*->71815*/
/*71747*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*71749*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*71755*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71758*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*71766*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71769*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*71778*/           OPC_EmitInteger, MVT::i32, 14, 
/*71781*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71784*/           OPC_EmitNode1, TARGET_VAL(ARM::VNEGfd), 0,
                        MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*71793*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71796*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*71804*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71807*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*71815*/         0, /*End of Scope*/
/*71816*/       /*SwitchType*/ 17, MVT::v2f32,// ->71835
/*71818*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71820*/         OPC_EmitInteger, MVT::i32, 14, 
/*71823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71826*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*71835*/       /*SwitchType*/ 17, MVT::v4f32,// ->71854
/*71837*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71839*/         OPC_EmitInteger, MVT::i32, 14, 
/*71842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71845*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGf32q), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*71854*/       /*SwitchType*/ 17, MVT::v4f16,// ->71873
/*71856*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71858*/         OPC_EmitInteger, MVT::i32, 14, 
/*71861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71864*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhd:v4f16 DPR:v4f16:$Vm)
/*71873*/       /*SwitchType*/ 17, MVT::v8f16,// ->71892
/*71875*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71877*/         OPC_EmitInteger, MVT::i32, 14, 
/*71880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71883*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhq:v8f16 QPR:v8f16:$Vm)
/*71892*/       0, // EndSwitchType
/*71893*/     0, /*End of Scope*/
/*71894*/   /*SwitchOpcode*/ 110|128,6/*878*/, TARGET_VAL(ISD::FMUL),// ->72776
/*71898*/     OPC_Scope, 49, /*->71949*/ // 8 children in Scope
/*71900*/       OPC_MoveChild0,
/*71901*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*71904*/       OPC_RecordChild0, // #0 = $a
/*71905*/       OPC_MoveParent,
/*71906*/       OPC_RecordChild1, // #1 = $b
/*71907*/       OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->71928
/*71910*/         OPC_CheckPatternPredicate, 90, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*71912*/         OPC_EmitInteger, MVT::i32, 14, 
/*71915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71918*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                      MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*71928*/       /*SwitchType*/ 18, MVT::f32,// ->71948
/*71930*/         OPC_CheckPatternPredicate, 91, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*71932*/         OPC_EmitInteger, MVT::i32, 14, 
/*71935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71938*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                      MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*71948*/       0, // EndSwitchType
/*71949*/     /*Scope*/ 67|128,2/*323*/, /*->72274*/
/*71951*/       OPC_RecordChild0, // #0 = $b
/*71952*/       OPC_Scope, 48, /*->72002*/ // 3 children in Scope
/*71954*/         OPC_MoveChild1,
/*71955*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*71958*/         OPC_RecordChild0, // #1 = $a
/*71959*/         OPC_MoveParent,
/*71960*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->71981
/*71963*/           OPC_CheckPatternPredicate, 90, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*71965*/           OPC_EmitInteger, MVT::i32, 14, 
/*71968*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71971*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                        MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*71981*/         /*SwitchType*/ 18, MVT::f32,// ->72001
/*71983*/           OPC_CheckPatternPredicate, 91, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*71985*/           OPC_EmitInteger, MVT::i32, 14, 
/*71988*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71991*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                        MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*72001*/         0, // EndSwitchType
/*72002*/       /*Scope*/ 17|128,1/*145*/, /*->72149*/
/*72004*/         OPC_RecordChild1, // #1 = $Dm
/*72005*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->72026
/*72008*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*72010*/           OPC_EmitInteger, MVT::i32, 14, 
/*72013*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72016*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*72026*/         /*SwitchType*/ 120, MVT::f32,// ->72148
/*72028*/           OPC_Scope, 18, /*->72048*/ // 2 children in Scope
/*72030*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*72032*/             OPC_EmitInteger, MVT::i32, 14, 
/*72035*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72038*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*72048*/           /*Scope*/ 98, /*->72147*/
/*72049*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*72051*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*72057*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*72060*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*72068*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72071*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*72080*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*72086*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*72089*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*72097*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72100*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*72109*/             OPC_EmitInteger, MVT::i32, 14, 
/*72112*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72115*/             OPC_EmitNode1, TARGET_VAL(ARM::VMULfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*72125*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*72128*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*72136*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72139*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*72147*/           0, /*End of Scope*/
/*72148*/         0, // EndSwitchType
/*72149*/       /*Scope*/ 123, /*->72273*/
/*72150*/         OPC_MoveChild1,
/*72151*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*72154*/         OPC_RecordChild0, // #1 = $Vm
/*72155*/         OPC_Scope, 57, /*->72214*/ // 2 children in Scope
/*72157*/           OPC_CheckChild0Type, MVT::v2f32,
/*72159*/           OPC_RecordChild1, // #2 = $lane
/*72160*/           OPC_MoveChild1,
/*72161*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72164*/           OPC_MoveParent,
/*72165*/           OPC_MoveParent,
/*72166*/           OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->72190
/*72169*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72171*/             OPC_EmitConvertToTarget, 2,
/*72173*/             OPC_EmitInteger, MVT::i32, 14, 
/*72176*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72179*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                          MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*72190*/           /*SwitchType*/ 21, MVT::v4f32,// ->72213
/*72192*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72194*/             OPC_EmitConvertToTarget, 2,
/*72196*/             OPC_EmitInteger, MVT::i32, 14, 
/*72199*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72202*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                          MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*72213*/           0, // EndSwitchType
/*72214*/         /*Scope*/ 57, /*->72272*/
/*72215*/           OPC_CheckChild0Type, MVT::v4f16,
/*72217*/           OPC_RecordChild1, // #2 = $lane
/*72218*/           OPC_MoveChild1,
/*72219*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72222*/           OPC_MoveParent,
/*72223*/           OPC_MoveParent,
/*72224*/           OPC_SwitchType /*2 cases */, 21, MVT::v4f16,// ->72248
/*72227*/             OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*72229*/             OPC_EmitConvertToTarget, 2,
/*72231*/             OPC_EmitInteger, MVT::i32, 14, 
/*72234*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72237*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhd), 0,
                          MVT::v4f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*72248*/           /*SwitchType*/ 21, MVT::v8f16,// ->72271
/*72250*/             OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*72252*/             OPC_EmitConvertToTarget, 2,
/*72254*/             OPC_EmitInteger, MVT::i32, 14, 
/*72257*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72260*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhq), 0,
                          MVT::v8f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*72271*/           0, // EndSwitchType
/*72272*/         0, /*End of Scope*/
/*72273*/       0, /*End of Scope*/
/*72274*/     /*Scope*/ 125, /*->72400*/
/*72275*/       OPC_MoveChild0,
/*72276*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*72279*/       OPC_RecordChild0, // #0 = $Vm
/*72280*/       OPC_Scope, 58, /*->72340*/ // 2 children in Scope
/*72282*/         OPC_CheckChild0Type, MVT::v2f32,
/*72284*/         OPC_RecordChild1, // #1 = $lane
/*72285*/         OPC_MoveChild1,
/*72286*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72289*/         OPC_MoveParent,
/*72290*/         OPC_MoveParent,
/*72291*/         OPC_RecordChild1, // #2 = $Vn
/*72292*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->72316
/*72295*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72297*/           OPC_EmitConvertToTarget, 1,
/*72299*/           OPC_EmitInteger, MVT::i32, 14, 
/*72302*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72305*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*72316*/         /*SwitchType*/ 21, MVT::v4f32,// ->72339
/*72318*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72320*/           OPC_EmitConvertToTarget, 1,
/*72322*/           OPC_EmitInteger, MVT::i32, 14, 
/*72325*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72328*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*72339*/         0, // EndSwitchType
/*72340*/       /*Scope*/ 58, /*->72399*/
/*72341*/         OPC_CheckChild0Type, MVT::v4f16,
/*72343*/         OPC_RecordChild1, // #1 = $lane
/*72344*/         OPC_MoveChild1,
/*72345*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72348*/         OPC_MoveParent,
/*72349*/         OPC_MoveParent,
/*72350*/         OPC_RecordChild1, // #2 = $Vn
/*72351*/         OPC_SwitchType /*2 cases */, 21, MVT::v4f16,// ->72375
/*72354*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*72356*/           OPC_EmitConvertToTarget, 1,
/*72358*/           OPC_EmitInteger, MVT::i32, 14, 
/*72361*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72364*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhd), 0,
                        MVT::v4f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*72375*/         /*SwitchType*/ 21, MVT::v8f16,// ->72398
/*72377*/           OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*72379*/           OPC_EmitConvertToTarget, 1,
/*72381*/           OPC_EmitInteger, MVT::i32, 14, 
/*72384*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72387*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhq), 0,
                        MVT::v8f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*72398*/         0, // EndSwitchType
/*72399*/       0, /*End of Scope*/
/*72400*/     /*Scope*/ 52, /*->72453*/
/*72401*/       OPC_RecordChild0, // #0 = $src1
/*72402*/       OPC_MoveChild1,
/*72403*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*72406*/       OPC_RecordChild0, // #1 = $src2
/*72407*/       OPC_CheckChild0Type, MVT::v4f32,
/*72409*/       OPC_RecordChild1, // #2 = $lane
/*72410*/       OPC_MoveChild1,
/*72411*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72414*/       OPC_MoveParent,
/*72415*/       OPC_MoveParent,
/*72416*/       OPC_CheckType, MVT::v4f32,
/*72418*/       OPC_EmitConvertToTarget, 2,
/*72420*/       OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*72423*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*72431*/       OPC_EmitConvertToTarget, 2,
/*72433*/       OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*72436*/       OPC_EmitInteger, MVT::i32, 14, 
/*72439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72442*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                    MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*72453*/     /*Scope*/ 52, /*->72506*/
/*72454*/       OPC_MoveChild0,
/*72455*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*72458*/       OPC_RecordChild0, // #0 = $src2
/*72459*/       OPC_CheckChild0Type, MVT::v4f32,
/*72461*/       OPC_RecordChild1, // #1 = $lane
/*72462*/       OPC_MoveChild1,
/*72463*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72466*/       OPC_MoveParent,
/*72467*/       OPC_MoveParent,
/*72468*/       OPC_RecordChild1, // #2 = $src1
/*72469*/       OPC_CheckType, MVT::v4f32,
/*72471*/       OPC_EmitConvertToTarget, 1,
/*72473*/       OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*72476*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*72484*/       OPC_EmitConvertToTarget, 1,
/*72486*/       OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*72489*/       OPC_EmitInteger, MVT::i32, 14, 
/*72492*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72495*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                    MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*72506*/     /*Scope*/ 91, /*->72598*/
/*72507*/       OPC_RecordChild0, // #0 = $Rn
/*72508*/       OPC_MoveChild1,
/*72509*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*72512*/       OPC_RecordChild0, // #1 = $Rm
/*72513*/       OPC_CheckChild0Type, MVT::f32,
/*72515*/       OPC_MoveParent,
/*72516*/       OPC_SwitchType /*2 cases */, 38, MVT::v2f32,// ->72557
/*72519*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*72525*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72528*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*72537*/         OPC_EmitInteger, MVT::i32, 0, 
/*72540*/         OPC_EmitInteger, MVT::i32, 14, 
/*72543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72546*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*72557*/       /*SwitchType*/ 38, MVT::v4f32,// ->72597
/*72559*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*72565*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72568*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*72577*/         OPC_EmitInteger, MVT::i32, 0, 
/*72580*/         OPC_EmitInteger, MVT::i32, 14, 
/*72583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72586*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*72597*/       0, // EndSwitchType
/*72598*/     /*Scope*/ 91, /*->72690*/
/*72599*/       OPC_MoveChild0,
/*72600*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*72603*/       OPC_RecordChild0, // #0 = $Rm
/*72604*/       OPC_CheckChild0Type, MVT::f32,
/*72606*/       OPC_MoveParent,
/*72607*/       OPC_RecordChild1, // #1 = $Rn
/*72608*/       OPC_SwitchType /*2 cases */, 38, MVT::v2f32,// ->72649
/*72611*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*72617*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72620*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*72629*/         OPC_EmitInteger, MVT::i32, 0, 
/*72632*/         OPC_EmitInteger, MVT::i32, 14, 
/*72635*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72638*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*72649*/       /*SwitchType*/ 38, MVT::v4f32,// ->72689
/*72651*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*72657*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72660*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*72669*/         OPC_EmitInteger, MVT::i32, 0, 
/*72672*/         OPC_EmitInteger, MVT::i32, 14, 
/*72675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72678*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*72689*/       0, // EndSwitchType
/*72690*/     /*Scope*/ 84, /*->72775*/
/*72691*/       OPC_RecordChild0, // #0 = $Vn
/*72692*/       OPC_RecordChild1, // #1 = $Vm
/*72693*/       OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->72714
/*72696*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72698*/         OPC_EmitInteger, MVT::i32, 14, 
/*72701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72704*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*72714*/       /*SwitchType*/ 18, MVT::v4f32,// ->72734
/*72716*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72718*/         OPC_EmitInteger, MVT::i32, 14, 
/*72721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72724*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*72734*/       /*SwitchType*/ 18, MVT::v4f16,// ->72754
/*72736*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*72738*/         OPC_EmitInteger, MVT::i32, 14, 
/*72741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72744*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VMULhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*72754*/       /*SwitchType*/ 18, MVT::v8f16,// ->72774
/*72756*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*72758*/         OPC_EmitInteger, MVT::i32, 14, 
/*72761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72764*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VMULhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*72774*/       0, // EndSwitchType
/*72775*/     0, /*End of Scope*/
/*72776*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::FABS),// ->73067
/*72780*/     OPC_Scope, 93, /*->72875*/ // 2 children in Scope
/*72782*/       OPC_MoveChild0,
/*72783*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVDRR),
/*72786*/       OPC_RecordChild0, // #0 = $Rl
/*72787*/       OPC_RecordChild1, // #1 = $Rh
/*72788*/       OPC_MoveParent,
/*72789*/       OPC_Scope, 41, /*->72832*/ // 2 children in Scope
/*72791*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*72793*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*72800*/         OPC_EmitInteger, MVT::i32, 14, 
/*72803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72806*/         OPC_EmitNode1, TARGET_VAL(ARM::BFC), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*72816*/         OPC_EmitInteger, MVT::i32, 14, 
/*72819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72822*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                      MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*72832*/       /*Scope*/ 41, /*->72874*/
/*72833*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*72835*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*72842*/         OPC_EmitInteger, MVT::i32, 14, 
/*72845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72848*/         OPC_EmitNode1, TARGET_VAL(ARM::t2BFC), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*72858*/         OPC_EmitInteger, MVT::i32, 14, 
/*72861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72864*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                      MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*72874*/       0, /*End of Scope*/
/*72875*/     /*Scope*/ 61|128,1/*189*/, /*->73066*/
/*72877*/       OPC_RecordChild0, // #0 = $Dm
/*72878*/       OPC_SwitchType /*6 cases */, 17, MVT::f64,// ->72898
/*72881*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*72883*/         OPC_EmitInteger, MVT::i32, 14, 
/*72886*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72889*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSD), 0,
                      MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VABSD:f64 DPR:f64:$Dm)
/*72898*/       /*SwitchType*/ 89, MVT::f32,// ->72989
/*72900*/         OPC_Scope, 17, /*->72919*/ // 2 children in Scope
/*72902*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*72904*/           OPC_EmitInteger, MVT::i32, 14, 
/*72907*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72910*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSS), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VABSS:f32 SPR:f32:$Sm)
/*72919*/         /*Scope*/ 68, /*->72988*/
/*72920*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*72922*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*72928*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*72931*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*72939*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72942*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*72951*/           OPC_EmitInteger, MVT::i32, 14, 
/*72954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72957*/           OPC_EmitNode1, TARGET_VAL(ARM::VABSfd), 0,
                        MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*72966*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*72969*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*72977*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72980*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*72988*/         0, /*End of Scope*/
/*72989*/       /*SwitchType*/ 17, MVT::v2f32,// ->73008
/*72991*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72993*/         OPC_EmitInteger, MVT::i32, 14, 
/*72996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72999*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*73008*/       /*SwitchType*/ 17, MVT::v4f32,// ->73027
/*73010*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73012*/         OPC_EmitInteger, MVT::i32, 14, 
/*73015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73018*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*73027*/       /*SwitchType*/ 17, MVT::v4f16,// ->73046
/*73029*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*73031*/         OPC_EmitInteger, MVT::i32, 14, 
/*73034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73037*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABShd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VABShd:v4f16 DPR:v4f16:$Vm)
/*73046*/       /*SwitchType*/ 17, MVT::v8f16,// ->73065
/*73048*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*73050*/         OPC_EmitInteger, MVT::i32, 14, 
/*73053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73056*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABShq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VABShq:v8f16 QPR:v8f16:$Vm)
/*73065*/       0, // EndSwitchType
/*73066*/     0, /*End of Scope*/
/*73067*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::ConstantFP),// ->73125
/*73070*/     OPC_RecordNode, // #0 = $imm
/*73071*/     OPC_SwitchType /*2 cases */, 24, MVT::f64,// ->73098
/*73074*/       OPC_CheckPredicate, 86, // Predicate_vfp_f64imm
/*73076*/       OPC_CheckPatternPredicate, 92, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3())
/*73078*/       OPC_EmitConvertToTarget, 0,
/*73080*/       OPC_EmitNodeXForm, 21, 1, // anonymous_5224
/*73083*/       OPC_EmitInteger, MVT::i32, 14, 
/*73086*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73089*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::FCONSTD), 0,
                    MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_5224>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_5224:f64 (fpimm:f64):$imm))
/*73098*/     /*SwitchType*/ 24, MVT::f32,// ->73124
/*73100*/       OPC_CheckPredicate, 87, // Predicate_vfp_f32imm
/*73102*/       OPC_CheckPatternPredicate, 93, // (Subtarget->hasVFP3())
/*73104*/       OPC_EmitConvertToTarget, 0,
/*73106*/       OPC_EmitNodeXForm, 22, 1, // anonymous_5223
/*73109*/       OPC_EmitInteger, MVT::i32, 14, 
/*73112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73115*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::FCONSTS), 0,
                    MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_5223>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_5223:f32 (fpimm:f32):$imm))
/*73124*/     0, // EndSwitchType
/*73125*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::FDIV),// ->73172
/*73128*/     OPC_RecordChild0, // #0 = $Dn
/*73129*/     OPC_RecordChild1, // #1 = $Dm
/*73130*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->73151
/*73133*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*73135*/       OPC_EmitInteger, MVT::i32, 14, 
/*73138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73141*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDIVD), 0,
                    MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*73151*/     /*SwitchType*/ 18, MVT::f32,// ->73171
/*73153*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*73155*/       OPC_EmitInteger, MVT::i32, 14, 
/*73158*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73161*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDIVS), 0,
                    MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*73171*/     0, // EndSwitchType
/*73172*/   /*SwitchOpcode*/ 76, TARGET_VAL(ISD::FMAXNUM),// ->73251
/*73175*/     OPC_RecordChild0, // #0 = $Sn
/*73176*/     OPC_RecordChild1, // #1 = $Sm
/*73177*/     OPC_SwitchType /*6 cases */, 10, MVT::f32,// ->73190
/*73180*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*73182*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*73190*/     /*SwitchType*/ 10, MVT::f64,// ->73202
/*73192*/       OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*73194*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMD), 0,
                    MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*73202*/     /*SwitchType*/ 10, MVT::v2f32,// ->73214
/*73204*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*73206*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNDf), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*73214*/     /*SwitchType*/ 10, MVT::v4f32,// ->73226
/*73216*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*73218*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNQf), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*73226*/     /*SwitchType*/ 10, MVT::v4f16,// ->73238
/*73228*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*73230*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNDh), 0,
                    MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*73238*/     /*SwitchType*/ 10, MVT::v8f16,// ->73250
/*73240*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*73242*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNQh), 0,
                    MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*73250*/     0, // EndSwitchType
/*73251*/   /*SwitchOpcode*/ 76, TARGET_VAL(ISD::FMINNUM),// ->73330
/*73254*/     OPC_RecordChild0, // #0 = $Sn
/*73255*/     OPC_RecordChild1, // #1 = $Sm
/*73256*/     OPC_SwitchType /*6 cases */, 10, MVT::f32,// ->73269
/*73259*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*73261*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*73269*/     /*SwitchType*/ 10, MVT::f64,// ->73281
/*73271*/       OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*73273*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMD), 0,
                    MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*73281*/     /*SwitchType*/ 10, MVT::v2f32,// ->73293
/*73283*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*73285*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNDf), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*73293*/     /*SwitchType*/ 10, MVT::v4f32,// ->73305
/*73295*/       OPC_CheckPatternPredicate, 39, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*73297*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNQf), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*73305*/     /*SwitchType*/ 10, MVT::v4f16,// ->73317
/*73307*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*73309*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNDh), 0,
                    MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*73317*/     /*SwitchType*/ 10, MVT::v8f16,// ->73329
/*73319*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*73321*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNQh), 0,
                    MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*73329*/     0, // EndSwitchType
/*73330*/   /*SwitchOpcode*/ 20, TARGET_VAL(ISD::FP_EXTEND),// ->73353
/*73333*/     OPC_RecordChild0, // #0 = $Sm
/*73334*/     OPC_CheckType, MVT::f64,
/*73336*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*73338*/     OPC_EmitInteger, MVT::i32, 14, 
/*73341*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73344*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTDS), 0,
                  MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fpextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*73353*/   /*SwitchOpcode*/ 20, TARGET_VAL(ISD::FP_ROUND),// ->73376
/*73356*/     OPC_RecordChild0, // #0 = $Dm
/*73357*/     OPC_CheckType, MVT::f32,
/*73359*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*73361*/     OPC_EmitInteger, MVT::i32, 14, 
/*73364*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73367*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTSD), 0,
                  MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fpround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*73376*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FTRUNC),// ->73420
/*73379*/     OPC_RecordChild0, // #0 = $Sm
/*73380*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->73400
/*73383*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*73385*/       OPC_EmitInteger, MVT::i32, 14, 
/*73388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73391*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTZS:f32 SPR:f32:$Sm)
/*73400*/     /*SwitchType*/ 17, MVT::f64,// ->73419
/*73402*/       OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*73404*/       OPC_EmitInteger, MVT::i32, 14, 
/*73407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73410*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTZD:f64 DPR:f64:$Dm)
/*73419*/     0, // EndSwitchType
/*73420*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FNEARBYINT),// ->73464
/*73423*/     OPC_RecordChild0, // #0 = $Sm
/*73424*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->73444
/*73427*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*73429*/       OPC_EmitInteger, MVT::i32, 14, 
/*73432*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73435*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTRS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTRS:f32 SPR:f32:$Sm)
/*73444*/     /*SwitchType*/ 17, MVT::f64,// ->73463
/*73446*/       OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*73448*/       OPC_EmitInteger, MVT::i32, 14, 
/*73451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73454*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTRD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTRD:f64 DPR:f64:$Dm)
/*73463*/     0, // EndSwitchType
/*73464*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FRINT),// ->73508
/*73467*/     OPC_RecordChild0, // #0 = $Sm
/*73468*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->73488
/*73471*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*73473*/       OPC_EmitInteger, MVT::i32, 14, 
/*73476*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73479*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTXS:f32 SPR:f32:$Sm)
/*73488*/     /*SwitchType*/ 17, MVT::f64,// ->73507
/*73490*/       OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*73492*/       OPC_EmitInteger, MVT::i32, 14, 
/*73495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73498*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTXD:f64 DPR:f64:$Dm)
/*73507*/     0, // EndSwitchType
/*73508*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FROUND),// ->73536
/*73511*/     OPC_RecordChild0, // #0 = $Sm
/*73512*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->73524
/*73515*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*73517*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTAS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fround:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTAS:f32 SPR:f32:$Sm)
/*73524*/     /*SwitchType*/ 9, MVT::f64,// ->73535
/*73526*/       OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*73528*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTAD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fround:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTAD:f64 DPR:f64:$Dm)
/*73535*/     0, // EndSwitchType
/*73536*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FCEIL),// ->73564
/*73539*/     OPC_RecordChild0, // #0 = $Sm
/*73540*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->73552
/*73543*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*73545*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fceil:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTPS:f32 SPR:f32:$Sm)
/*73552*/     /*SwitchType*/ 9, MVT::f64,// ->73563
/*73554*/       OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*73556*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fceil:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTPD:f64 DPR:f64:$Dm)
/*73563*/     0, // EndSwitchType
/*73564*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FFLOOR),// ->73592
/*73567*/     OPC_RecordChild0, // #0 = $Sm
/*73568*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->73580
/*73571*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasFPARMv8())
/*73573*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (ffloor:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTMS:f32 SPR:f32:$Sm)
/*73580*/     /*SwitchType*/ 9, MVT::f64,// ->73591
/*73582*/       OPC_CheckPatternPredicate, 43, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*73584*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ffloor:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTMD:f64 DPR:f64:$Dm)
/*73591*/     0, // EndSwitchType
/*73592*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FSQRT),// ->73636
/*73595*/     OPC_RecordChild0, // #0 = $Dm
/*73596*/     OPC_SwitchType /*2 cases */, 17, MVT::f64,// ->73616
/*73599*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*73601*/       OPC_EmitInteger, MVT::i32, 14, 
/*73604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73607*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSQRTD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*73616*/     /*SwitchType*/ 17, MVT::f32,// ->73635
/*73618*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*73620*/       OPC_EmitInteger, MVT::i32, 14, 
/*73623*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73626*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSQRTS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*73635*/     0, // EndSwitchType
/*73636*/   /*SwitchOpcode*/ 20, TARGET_VAL(ARMISD::VMOVDRR),// ->73659
/*73639*/     OPC_RecordChild0, // #0 = $Rt
/*73640*/     OPC_RecordChild1, // #1 = $Rt2
/*73641*/     OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*73643*/     OPC_EmitInteger, MVT::i32, 14, 
/*73646*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73649*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                  MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*73659*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::FP16_TO_FP),// ->73721
/*73662*/     OPC_RecordChild0, // #0 = $a
/*73663*/     OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->73692
/*73666*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*73669*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*73677*/       OPC_EmitInteger, MVT::i32, 14, 
/*73680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73683*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTBHS), 0,
                    MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*73692*/     /*SwitchType*/ 26, MVT::f64,// ->73720
/*73694*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*73697*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*73705*/       OPC_EmitInteger, MVT::i32, 14, 
/*73708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73711*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTBHD), 0,
                    MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*73720*/     0, // EndSwitchType
/*73721*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::FMAXNAN),// ->73909
/*73725*/     OPC_RecordChild0, // #0 = $a
/*73726*/     OPC_RecordChild1, // #1 = $b
/*73727*/     OPC_SwitchType /*5 cases */, 98, MVT::f32,// ->73828
/*73730*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73732*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*73738*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*73741*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*73749*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*73752*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*73761*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*73767*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*73770*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*73778*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*73781*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*73790*/       OPC_EmitInteger, MVT::i32, 14, 
/*73793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73796*/       OPC_EmitNode1, TARGET_VAL(ARM::VMAXfd), 0,
                    MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*73806*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*73809*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*73817*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*73820*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fmaxnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*73828*/     /*SwitchType*/ 18, MVT::v2f32,// ->73848
/*73830*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73832*/       OPC_EmitInteger, MVT::i32, 14, 
/*73835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73838*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXfd), 0,
                    MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*73848*/     /*SwitchType*/ 18, MVT::v4f32,// ->73868
/*73850*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73852*/       OPC_EmitInteger, MVT::i32, 14, 
/*73855*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73858*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXfq), 0,
                    MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*73868*/     /*SwitchType*/ 18, MVT::v4f16,// ->73888
/*73870*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*73872*/       OPC_EmitInteger, MVT::i32, 14, 
/*73875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73878*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXhd), 0,
                    MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*73888*/     /*SwitchType*/ 18, MVT::v8f16,// ->73908
/*73890*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*73892*/       OPC_EmitInteger, MVT::i32, 14, 
/*73895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73898*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXhq), 0,
                    MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*73908*/     0, // EndSwitchType
/*73909*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::FMINNAN),// ->74097
/*73913*/     OPC_RecordChild0, // #0 = $a
/*73914*/     OPC_RecordChild1, // #1 = $b
/*73915*/     OPC_SwitchType /*5 cases */, 98, MVT::f32,// ->74016
/*73918*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73920*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*73926*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*73929*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*73937*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*73940*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*73949*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*73955*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*73958*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*73966*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*73969*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*73978*/       OPC_EmitInteger, MVT::i32, 14, 
/*73981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73984*/       OPC_EmitNode1, TARGET_VAL(ARM::VMINfd), 0,
                    MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*73994*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*73997*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*74005*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*74008*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fminnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*74016*/     /*SwitchType*/ 18, MVT::v2f32,// ->74036
/*74018*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74020*/       OPC_EmitInteger, MVT::i32, 14, 
/*74023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74026*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINfd), 0,
                    MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*74036*/     /*SwitchType*/ 18, MVT::v4f32,// ->74056
/*74038*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74040*/       OPC_EmitInteger, MVT::i32, 14, 
/*74043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74046*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINfq), 0,
                    MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*74056*/     /*SwitchType*/ 18, MVT::v4f16,// ->74076
/*74058*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*74060*/       OPC_EmitInteger, MVT::i32, 14, 
/*74063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74066*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINhd), 0,
                    MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*74076*/     /*SwitchType*/ 18, MVT::v8f16,// ->74096
/*74078*/       OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*74080*/       OPC_EmitInteger, MVT::i32, 14, 
/*74083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74086*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINhq), 0,
                    MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*74096*/     0, // EndSwitchType
/*74097*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VMOVIMM),// ->74295
/*74101*/     OPC_Scope, 29, /*->74132*/ // 2 children in Scope
/*74103*/       OPC_MoveChild0,
/*74104*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74107*/       OPC_MoveParent,
/*74108*/       OPC_CheckPredicate, 78, // Predicate_NEONimmAllZerosV
/*74110*/       OPC_SwitchType /*2 cases */, 8, MVT::v2i32,// ->74121
/*74113*/         OPC_CheckPatternPredicate, 94, // (Subtarget->hasZeroCycleZeroing())
/*74115*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVD0), 0,
                      MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*74121*/       /*SwitchType*/ 8, MVT::v4i32,// ->74131
/*74123*/         OPC_CheckPatternPredicate, 94, // (Subtarget->hasZeroCycleZeroing())
/*74125*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVQ0), 0,
                      MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*74131*/       0, // EndSwitchType
/*74132*/     /*Scope*/ 32|128,1/*160*/, /*->74294*/
/*74134*/       OPC_RecordChild0, // #0 = $SIMM
/*74135*/       OPC_MoveChild0,
/*74136*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74139*/       OPC_MoveParent,
/*74140*/       OPC_SwitchType /*8 cases */, 17, MVT::v8i8,// ->74160
/*74143*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74145*/         OPC_EmitInteger, MVT::i32, 14, 
/*74148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74151*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*74160*/       /*SwitchType*/ 17, MVT::v16i8,// ->74179
/*74162*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74164*/         OPC_EmitInteger, MVT::i32, 14, 
/*74167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74170*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*74179*/       /*SwitchType*/ 17, MVT::v4i16,// ->74198
/*74181*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74183*/         OPC_EmitInteger, MVT::i32, 14, 
/*74186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74189*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*74198*/       /*SwitchType*/ 17, MVT::v8i16,// ->74217
/*74200*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74202*/         OPC_EmitInteger, MVT::i32, 14, 
/*74205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74208*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*74217*/       /*SwitchType*/ 17, MVT::v2i32,// ->74236
/*74219*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74221*/         OPC_EmitInteger, MVT::i32, 14, 
/*74224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74227*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*74236*/       /*SwitchType*/ 17, MVT::v4i32,// ->74255
/*74238*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74240*/         OPC_EmitInteger, MVT::i32, 14, 
/*74243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74246*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*74255*/       /*SwitchType*/ 17, MVT::v1i64,// ->74274
/*74257*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74259*/         OPC_EmitInteger, MVT::i32, 14, 
/*74262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74265*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv1i64), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*74274*/       /*SwitchType*/ 17, MVT::v2i64,// ->74293
/*74276*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74278*/         OPC_EmitInteger, MVT::i32, 14, 
/*74281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74284*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*74293*/       0, // EndSwitchType
/*74294*/     0, /*End of Scope*/
/*74295*/   /*SwitchOpcode*/ 40|128,5/*680*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->74979
/*74299*/     OPC_RecordChild0, // #0 = $src
/*74300*/     OPC_Scope, 126|128,1/*254*/, /*->74557*/ // 4 children in Scope
/*74303*/       OPC_MoveChild1,
/*74304*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*74307*/       OPC_RecordMemRef,
/*74308*/       OPC_RecordNode, // #1 = 'ld' chained node
/*74309*/       OPC_CheckFoldableChainNode,
/*74310*/       OPC_RecordChild1, // #2 = $Rn
/*74311*/       OPC_CheckChild1Type, MVT::i32,
/*74313*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*74315*/       OPC_CheckType, MVT::i32,
/*74317*/       OPC_Scope, 80, /*->74399*/ // 4 children in Scope
/*74319*/         OPC_CheckPredicate, 30, // Predicate_extload
/*74321*/         OPC_Scope, 37, /*->74360*/ // 2 children in Scope
/*74323*/           OPC_CheckPredicate, 56, // Predicate_extloadi8
/*74325*/           OPC_MoveParent,
/*74326*/           OPC_RecordChild2, // #3 = $lane
/*74327*/           OPC_MoveChild2,
/*74328*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74331*/           OPC_MoveParent,
/*74332*/           OPC_CheckType, MVT::v8i8,
/*74334*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74336*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*74339*/           OPC_EmitMergeInputChains1_1,
/*74340*/           OPC_EmitConvertToTarget, 3,
/*74342*/           OPC_EmitInteger, MVT::i32, 14, 
/*74345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74348*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*74360*/         /*Scope*/ 37, /*->74398*/
/*74361*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*74363*/           OPC_MoveParent,
/*74364*/           OPC_RecordChild2, // #3 = $lane
/*74365*/           OPC_MoveChild2,
/*74366*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74369*/           OPC_MoveParent,
/*74370*/           OPC_CheckType, MVT::v4i16,
/*74372*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74374*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*74377*/           OPC_EmitMergeInputChains1_1,
/*74378*/           OPC_EmitConvertToTarget, 3,
/*74380*/           OPC_EmitInteger, MVT::i32, 14, 
/*74383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74386*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*74398*/         0, /*End of Scope*/
/*74399*/       /*Scope*/ 37, /*->74437*/
/*74400*/         OPC_CheckPredicate, 54, // Predicate_load
/*74402*/         OPC_MoveParent,
/*74403*/         OPC_RecordChild2, // #3 = $lane
/*74404*/         OPC_MoveChild2,
/*74405*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74408*/         OPC_MoveParent,
/*74409*/         OPC_CheckType, MVT::v2i32,
/*74411*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74413*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*74416*/         OPC_EmitMergeInputChains1_1,
/*74417*/         OPC_EmitConvertToTarget, 3,
/*74419*/         OPC_EmitInteger, MVT::i32, 14, 
/*74422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74425*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*74437*/       /*Scope*/ 80, /*->74518*/
/*74438*/         OPC_CheckPredicate, 30, // Predicate_extload
/*74440*/         OPC_Scope, 37, /*->74479*/ // 2 children in Scope
/*74442*/           OPC_CheckPredicate, 56, // Predicate_extloadi8
/*74444*/           OPC_MoveParent,
/*74445*/           OPC_RecordChild2, // #3 = $lane
/*74446*/           OPC_MoveChild2,
/*74447*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74450*/           OPC_MoveParent,
/*74451*/           OPC_CheckType, MVT::v16i8,
/*74453*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74455*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*74458*/           OPC_EmitMergeInputChains1_1,
/*74459*/           OPC_EmitConvertToTarget, 3,
/*74461*/           OPC_EmitInteger, MVT::i32, 14, 
/*74464*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74467*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*74479*/         /*Scope*/ 37, /*->74517*/
/*74480*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*74482*/           OPC_MoveParent,
/*74483*/           OPC_RecordChild2, // #3 = $lane
/*74484*/           OPC_MoveChild2,
/*74485*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74488*/           OPC_MoveParent,
/*74489*/           OPC_CheckType, MVT::v8i16,
/*74491*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74493*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*74496*/           OPC_EmitMergeInputChains1_1,
/*74497*/           OPC_EmitConvertToTarget, 3,
/*74499*/           OPC_EmitInteger, MVT::i32, 14, 
/*74502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74505*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*74517*/         0, /*End of Scope*/
/*74518*/       /*Scope*/ 37, /*->74556*/
/*74519*/         OPC_CheckPredicate, 54, // Predicate_load
/*74521*/         OPC_MoveParent,
/*74522*/         OPC_RecordChild2, // #3 = $lane
/*74523*/         OPC_MoveChild2,
/*74524*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74527*/         OPC_MoveParent,
/*74528*/         OPC_CheckType, MVT::v4i32,
/*74530*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74532*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*74535*/         OPC_EmitMergeInputChains1_1,
/*74536*/         OPC_EmitConvertToTarget, 3,
/*74538*/         OPC_EmitInteger, MVT::i32, 14, 
/*74541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74544*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*74556*/       0, /*End of Scope*/
/*74557*/     /*Scope*/ 5|128,2/*261*/, /*->74820*/
/*74559*/       OPC_RecordChild1, // #1 = $R
/*74560*/       OPC_Scope, 56, /*->74618*/ // 4 children in Scope
/*74562*/         OPC_CheckChild1Type, MVT::i32,
/*74564*/         OPC_RecordChild2, // #2 = $lane
/*74565*/         OPC_MoveChild2,
/*74566*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74569*/         OPC_MoveParent,
/*74570*/         OPC_SwitchType /*2 cases */, 21, MVT::v8i8,// ->74594
/*74573*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74575*/           OPC_EmitConvertToTarget, 2,
/*74577*/           OPC_EmitInteger, MVT::i32, 14, 
/*74580*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74583*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*74594*/         /*SwitchType*/ 21, MVT::v4i16,// ->74617
/*74596*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74598*/           OPC_EmitConvertToTarget, 2,
/*74600*/           OPC_EmitInteger, MVT::i32, 14, 
/*74603*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74606*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*74617*/         0, // EndSwitchType
/*74618*/       /*Scope*/ 29, /*->74648*/
/*74619*/         OPC_RecordChild2, // #2 = $lane
/*74620*/         OPC_MoveChild2,
/*74621*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74624*/         OPC_MoveParent,
/*74625*/         OPC_CheckType, MVT::v2i32,
/*74627*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*74629*/         OPC_EmitConvertToTarget, 2,
/*74631*/         OPC_EmitInteger, MVT::i32, 14, 
/*74634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74637*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*74648*/       /*Scope*/ 112, /*->74761*/
/*74649*/         OPC_CheckChild1Type, MVT::i32,
/*74651*/         OPC_RecordChild2, // #2 = $lane
/*74652*/         OPC_MoveChild2,
/*74653*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74656*/         OPC_MoveParent,
/*74657*/         OPC_SwitchType /*2 cases */, 49, MVT::v16i8,// ->74709
/*74660*/           OPC_EmitConvertToTarget, 2,
/*74662*/           OPC_EmitNodeXForm, 14, 3, // DSubReg_i8_reg
/*74665*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*74673*/           OPC_EmitConvertToTarget, 2,
/*74675*/           OPC_EmitNodeXForm, 15, 6, // SubReg_i8_lane
/*74678*/           OPC_EmitInteger, MVT::i32, 14, 
/*74681*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74684*/           OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi8), 0,
                        MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*74695*/           OPC_EmitConvertToTarget, 2,
/*74697*/           OPC_EmitNodeXForm, 14, 11, // DSubReg_i8_reg
/*74700*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*74709*/         /*SwitchType*/ 49, MVT::v8i16,// ->74760
/*74711*/           OPC_EmitConvertToTarget, 2,
/*74713*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*74716*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*74724*/           OPC_EmitConvertToTarget, 2,
/*74726*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*74729*/           OPC_EmitInteger, MVT::i32, 14, 
/*74732*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74735*/           OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi16), 0,
                        MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*74746*/           OPC_EmitConvertToTarget, 2,
/*74748*/           OPC_EmitNodeXForm, 5, 11, // DSubReg_i16_reg
/*74751*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*74760*/         0, // EndSwitchType
/*74761*/       /*Scope*/ 57, /*->74819*/
/*74762*/         OPC_RecordChild2, // #2 = $lane
/*74763*/         OPC_MoveChild2,
/*74764*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74767*/         OPC_MoveParent,
/*74768*/         OPC_CheckType, MVT::v4i32,
/*74770*/         OPC_EmitConvertToTarget, 2,
/*74772*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*74775*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*74783*/         OPC_EmitConvertToTarget, 2,
/*74785*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*74788*/         OPC_EmitInteger, MVT::i32, 14, 
/*74791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74794*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*74805*/         OPC_EmitConvertToTarget, 2,
/*74807*/         OPC_EmitNodeXForm, 7, 11, // DSubReg_i32_reg
/*74810*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*74819*/       0, /*End of Scope*/
/*74820*/     /*Scope*/ 77, /*->74898*/
/*74821*/       OPC_MoveChild1,
/*74822*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*74825*/       OPC_RecordMemRef,
/*74826*/       OPC_RecordNode, // #1 = 'ld' chained node
/*74827*/       OPC_CheckFoldableChainNode,
/*74828*/       OPC_RecordChild1, // #2 = $addr
/*74829*/       OPC_CheckChild1Type, MVT::i32,
/*74831*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*74833*/       OPC_CheckPredicate, 54, // Predicate_load
/*74835*/       OPC_CheckType, MVT::f32,
/*74837*/       OPC_MoveParent,
/*74838*/       OPC_RecordChild2, // #3 = $lane
/*74839*/       OPC_MoveChild2,
/*74840*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74843*/       OPC_MoveParent,
/*74844*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->74871
/*74847*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*74850*/         OPC_EmitMergeInputChains1_1,
/*74851*/         OPC_EmitConvertToTarget, 3,
/*74853*/         OPC_EmitInteger, MVT::i32, 14, 
/*74856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74859*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*74871*/       /*SwitchType*/ 24, MVT::v4f32,// ->74897
/*74873*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*74876*/         OPC_EmitMergeInputChains1_1,
/*74877*/         OPC_EmitConvertToTarget, 3,
/*74879*/         OPC_EmitInteger, MVT::i32, 14, 
/*74882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74885*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*74897*/       0, // EndSwitchType
/*74898*/     /*Scope*/ 79, /*->74978*/
/*74899*/       OPC_RecordChild1, // #1 = $src2
/*74900*/       OPC_RecordChild2, // #2 = $src3
/*74901*/       OPC_MoveChild2,
/*74902*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74905*/       OPC_MoveParent,
/*74906*/       OPC_SwitchType /*3 cases */, 14, MVT::v2f64,// ->74923
/*74909*/         OPC_EmitConvertToTarget, 2,
/*74911*/         OPC_EmitNodeXForm, 17, 3, // DSubReg_f64_reg
/*74914*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*74923*/       /*SwitchType*/ 25, MVT::v2f32,// ->74950
/*74925*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*74928*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*74936*/         OPC_EmitConvertToTarget, 2,
/*74938*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*74941*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*74950*/       /*SwitchType*/ 25, MVT::v4f32,// ->74977
/*74952*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*74955*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*74963*/         OPC_EmitConvertToTarget, 2,
/*74965*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*74968*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*74977*/       0, // EndSwitchType
/*74978*/     0, /*End of Scope*/
/*74979*/   /*SwitchOpcode*/ 47|128,4/*559*/, TARGET_VAL(ARMISD::VDUP),// ->75542
/*74983*/     OPC_Scope, 65|128,1/*193*/, /*->75179*/ // 4 children in Scope
/*74986*/       OPC_MoveChild0,
/*74987*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*74990*/       OPC_RecordMemRef,
/*74991*/       OPC_RecordNode, // #0 = 'ld' chained node
/*74992*/       OPC_RecordChild1, // #1 = $Rn
/*74993*/       OPC_CheckChild1Type, MVT::i32,
/*74995*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*74997*/       OPC_CheckType, MVT::i32,
/*74999*/       OPC_Scope, 60, /*->75061*/ // 4 children in Scope
/*75001*/         OPC_CheckPredicate, 30, // Predicate_extload
/*75003*/         OPC_Scope, 27, /*->75032*/ // 2 children in Scope
/*75005*/           OPC_CheckPredicate, 56, // Predicate_extloadi8
/*75007*/           OPC_MoveParent,
/*75008*/           OPC_CheckType, MVT::v8i8,
/*75010*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75012*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*75015*/           OPC_EmitMergeInputChains1_0,
/*75016*/           OPC_EmitInteger, MVT::i32, 14, 
/*75019*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75022*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*75032*/         /*Scope*/ 27, /*->75060*/
/*75033*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*75035*/           OPC_MoveParent,
/*75036*/           OPC_CheckType, MVT::v4i16,
/*75038*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75040*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*75043*/           OPC_EmitMergeInputChains1_0,
/*75044*/           OPC_EmitInteger, MVT::i32, 14, 
/*75047*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75050*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*75060*/         0, /*End of Scope*/
/*75061*/       /*Scope*/ 27, /*->75089*/
/*75062*/         OPC_CheckPredicate, 54, // Predicate_load
/*75064*/         OPC_MoveParent,
/*75065*/         OPC_CheckType, MVT::v2i32,
/*75067*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75069*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*75072*/         OPC_EmitMergeInputChains1_0,
/*75073*/         OPC_EmitInteger, MVT::i32, 14, 
/*75076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75079*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*75089*/       /*Scope*/ 60, /*->75150*/
/*75090*/         OPC_CheckPredicate, 30, // Predicate_extload
/*75092*/         OPC_Scope, 27, /*->75121*/ // 2 children in Scope
/*75094*/           OPC_CheckPredicate, 56, // Predicate_extloadi8
/*75096*/           OPC_MoveParent,
/*75097*/           OPC_CheckType, MVT::v16i8,
/*75099*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75101*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*75104*/           OPC_EmitMergeInputChains1_0,
/*75105*/           OPC_EmitInteger, MVT::i32, 14, 
/*75108*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75111*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*75121*/         /*Scope*/ 27, /*->75149*/
/*75122*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*75124*/           OPC_MoveParent,
/*75125*/           OPC_CheckType, MVT::v8i16,
/*75127*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75129*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*75132*/           OPC_EmitMergeInputChains1_0,
/*75133*/           OPC_EmitInteger, MVT::i32, 14, 
/*75136*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75139*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*75149*/         0, /*End of Scope*/
/*75150*/       /*Scope*/ 27, /*->75178*/
/*75151*/         OPC_CheckPredicate, 54, // Predicate_load
/*75153*/         OPC_MoveParent,
/*75154*/         OPC_CheckType, MVT::v4i32,
/*75156*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75158*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*75161*/         OPC_EmitMergeInputChains1_0,
/*75162*/         OPC_EmitInteger, MVT::i32, 14, 
/*75165*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75168*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*75178*/       0, /*End of Scope*/
/*75179*/     /*Scope*/ 13|128,1/*141*/, /*->75322*/
/*75181*/       OPC_RecordChild0, // #0 = $R
/*75182*/       OPC_CheckChild0Type, MVT::i32,
/*75184*/       OPC_SwitchType /*6 cases */, 17, MVT::v8i8,// ->75204
/*75187*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75189*/         OPC_EmitInteger, MVT::i32, 14, 
/*75192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75195*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP8d), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*75204*/       /*SwitchType*/ 17, MVT::v4i16,// ->75223
/*75206*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75208*/         OPC_EmitInteger, MVT::i32, 14, 
/*75211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75214*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP16d), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*75223*/       /*SwitchType*/ 39, MVT::v2i32,// ->75264
/*75225*/         OPC_Scope, 17, /*->75244*/ // 2 children in Scope
/*75227*/           OPC_CheckPatternPredicate, 95, // (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON())
/*75229*/           OPC_EmitInteger, MVT::i32, 14, 
/*75232*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75235*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32d), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*75244*/         /*Scope*/ 18, /*->75263*/
/*75245*/           OPC_CheckPatternPredicate, 96, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32())
/*75247*/           OPC_EmitInteger, MVT::i32, 14, 
/*75250*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75253*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*75263*/         0, /*End of Scope*/
/*75264*/       /*SwitchType*/ 17, MVT::v16i8,// ->75283
/*75266*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75268*/         OPC_EmitInteger, MVT::i32, 14, 
/*75271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75274*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP8q), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*75283*/       /*SwitchType*/ 17, MVT::v8i16,// ->75302
/*75285*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75287*/         OPC_EmitInteger, MVT::i32, 14, 
/*75290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75293*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP16q), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*75302*/       /*SwitchType*/ 17, MVT::v4i32,// ->75321
/*75304*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75306*/         OPC_EmitInteger, MVT::i32, 14, 
/*75309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75312*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32q), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*75321*/       0, // EndSwitchType
/*75322*/     /*Scope*/ 5|128,1/*133*/, /*->75457*/
/*75324*/       OPC_MoveChild0,
/*75325*/       OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::LOAD),// ->75387
/*75329*/         OPC_RecordMemRef,
/*75330*/         OPC_RecordNode, // #0 = 'ld' chained node
/*75331*/         OPC_RecordChild1, // #1 = $addr
/*75332*/         OPC_CheckChild1Type, MVT::i32,
/*75334*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*75336*/         OPC_CheckPredicate, 54, // Predicate_load
/*75338*/         OPC_CheckType, MVT::f32,
/*75340*/         OPC_MoveParent,
/*75341*/         OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->75364
/*75344*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*75347*/           OPC_EmitMergeInputChains1_0,
/*75348*/           OPC_EmitInteger, MVT::i32, 14, 
/*75351*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75354*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*75364*/         /*SwitchType*/ 20, MVT::v4f32,// ->75386
/*75366*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*75369*/           OPC_EmitMergeInputChains1_0,
/*75370*/           OPC_EmitInteger, MVT::i32, 14, 
/*75373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75376*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*75386*/         0, // EndSwitchType
/*75387*/       /*SwitchOpcode*/ 66, TARGET_VAL(ISD::BITCAST),// ->75456
/*75390*/         OPC_RecordChild0, // #0 = $R
/*75391*/         OPC_CheckChild0Type, MVT::i32,
/*75393*/         OPC_CheckType, MVT::f32,
/*75395*/         OPC_MoveParent,
/*75396*/         OPC_SwitchType /*2 cases */, 39, MVT::v2f32,// ->75438
/*75399*/           OPC_Scope, 17, /*->75418*/ // 2 children in Scope
/*75401*/             OPC_CheckPatternPredicate, 95, // (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON())
/*75403*/             OPC_EmitInteger, MVT::i32, 14, 
/*75406*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75409*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32d), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*75418*/           /*Scope*/ 18, /*->75437*/
/*75419*/             OPC_CheckPatternPredicate, 96, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32())
/*75421*/             OPC_EmitInteger, MVT::i32, 14, 
/*75424*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75427*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                          MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*75437*/           0, /*End of Scope*/
/*75438*/         /*SwitchType*/ 15, MVT::v4f32,// ->75455
/*75440*/           OPC_EmitInteger, MVT::i32, 14, 
/*75443*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75446*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32q), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*75455*/         0, // EndSwitchType
/*75456*/       0, // EndSwitchOpcode
/*75457*/     /*Scope*/ 83, /*->75541*/
/*75458*/       OPC_RecordChild0, // #0 = $src
/*75459*/       OPC_CheckChild0Type, MVT::f32,
/*75461*/       OPC_SwitchType /*2 cases */, 37, MVT::v2f32,// ->75501
/*75464*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*75470*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*75473*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*75482*/         OPC_EmitInteger, MVT::i32, 0, 
/*75485*/         OPC_EmitInteger, MVT::i32, 14, 
/*75488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75491*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*75501*/       /*SwitchType*/ 37, MVT::v4f32,// ->75540
/*75503*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*75509*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*75512*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*75521*/         OPC_EmitInteger, MVT::i32, 0, 
/*75524*/         OPC_EmitInteger, MVT::i32, 14, 
/*75527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75530*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*75540*/       0, // EndSwitchType
/*75541*/     0, /*End of Scope*/
/*75542*/   /*SwitchOpcode*/ 39|128,3/*423*/, TARGET_VAL(ISD::TRUNCATE),// ->75969
/*75546*/     OPC_Scope, 98|128,2/*354*/, /*->75903*/ // 2 children in Scope
/*75549*/       OPC_MoveChild0,
/*75550*/       OPC_SwitchOpcode /*2 cases */, 123|128,1/*251*/, TARGET_VAL(ARMISD::VSHRu),// ->75806
/*75555*/         OPC_Scope, 31|128,1/*159*/, /*->75717*/ // 2 children in Scope
/*75558*/           OPC_MoveChild0,
/*75559*/           OPC_SwitchOpcode /*2 cases */, 75, TARGET_VAL(ISD::ADD),// ->75638
/*75563*/             OPC_RecordChild0, // #0 = $Vn
/*75564*/             OPC_RecordChild1, // #1 = $Vm
/*75565*/             OPC_MoveParent,
/*75566*/             OPC_Scope, 23, /*->75591*/ // 3 children in Scope
/*75568*/               OPC_CheckChild1Integer, 8, 
/*75570*/               OPC_CheckType, MVT::v8i16,
/*75572*/               OPC_MoveParent,
/*75573*/               OPC_CheckType, MVT::v8i8,
/*75575*/               OPC_EmitInteger, MVT::i32, 14, 
/*75578*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75581*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75591*/             /*Scope*/ 23, /*->75615*/
/*75592*/               OPC_CheckChild1Integer, 16, 
/*75594*/               OPC_CheckType, MVT::v4i32,
/*75596*/               OPC_MoveParent,
/*75597*/               OPC_CheckType, MVT::v4i16,
/*75599*/               OPC_EmitInteger, MVT::i32, 14, 
/*75602*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75605*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75615*/             /*Scope*/ 21, /*->75637*/
/*75616*/               OPC_CheckChild1Integer, 32, 
/*75618*/               OPC_MoveParent,
/*75619*/               OPC_CheckType, MVT::v2i32,
/*75621*/               OPC_EmitInteger, MVT::i32, 14, 
/*75624*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75627*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*75637*/             0, /*End of Scope*/
/*75638*/           /*SwitchOpcode*/ 75, TARGET_VAL(ISD::SUB),// ->75716
/*75641*/             OPC_RecordChild0, // #0 = $Vn
/*75642*/             OPC_RecordChild1, // #1 = $Vm
/*75643*/             OPC_MoveParent,
/*75644*/             OPC_Scope, 23, /*->75669*/ // 3 children in Scope
/*75646*/               OPC_CheckChild1Integer, 8, 
/*75648*/               OPC_CheckType, MVT::v8i16,
/*75650*/               OPC_MoveParent,
/*75651*/               OPC_CheckType, MVT::v8i8,
/*75653*/               OPC_EmitInteger, MVT::i32, 14, 
/*75656*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75659*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75669*/             /*Scope*/ 23, /*->75693*/
/*75670*/               OPC_CheckChild1Integer, 16, 
/*75672*/               OPC_CheckType, MVT::v4i32,
/*75674*/               OPC_MoveParent,
/*75675*/               OPC_CheckType, MVT::v4i16,
/*75677*/               OPC_EmitInteger, MVT::i32, 14, 
/*75680*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75683*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75693*/             /*Scope*/ 21, /*->75715*/
/*75694*/               OPC_CheckChild1Integer, 32, 
/*75696*/               OPC_MoveParent,
/*75697*/               OPC_CheckType, MVT::v2i32,
/*75699*/               OPC_EmitInteger, MVT::i32, 14, 
/*75702*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75705*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*75715*/             0, /*End of Scope*/
/*75716*/           0, // EndSwitchOpcode
/*75717*/         /*Scope*/ 87, /*->75805*/
/*75718*/           OPC_RecordChild0, // #0 = $Vn
/*75719*/           OPC_RecordChild1, // #1 = $amt
/*75720*/           OPC_MoveChild1,
/*75721*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75724*/           OPC_Scope, 26, /*->75752*/ // 3 children in Scope
/*75726*/             OPC_CheckPredicate, 88, // Predicate_shr_imm8
/*75728*/             OPC_MoveParent,
/*75729*/             OPC_CheckType, MVT::v8i16,
/*75731*/             OPC_MoveParent,
/*75732*/             OPC_CheckType, MVT::v8i8,
/*75734*/             OPC_EmitConvertToTarget, 1,
/*75736*/             OPC_EmitInteger, MVT::i32, 14, 
/*75739*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75742*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*75752*/           /*Scope*/ 26, /*->75779*/
/*75753*/             OPC_CheckPredicate, 89, // Predicate_shr_imm16
/*75755*/             OPC_MoveParent,
/*75756*/             OPC_CheckType, MVT::v4i32,
/*75758*/             OPC_MoveParent,
/*75759*/             OPC_CheckType, MVT::v4i16,
/*75761*/             OPC_EmitConvertToTarget, 1,
/*75763*/             OPC_EmitInteger, MVT::i32, 14, 
/*75766*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75769*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*75779*/           /*Scope*/ 24, /*->75804*/
/*75780*/             OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*75782*/             OPC_MoveParent,
/*75783*/             OPC_MoveParent,
/*75784*/             OPC_CheckType, MVT::v2i32,
/*75786*/             OPC_EmitConvertToTarget, 1,
/*75788*/             OPC_EmitInteger, MVT::i32, 14, 
/*75791*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75794*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*75804*/           0, /*End of Scope*/
/*75805*/         0, /*End of Scope*/
/*75806*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VSHRs),// ->75902
/*75809*/         OPC_RecordChild0, // #0 = $Vm
/*75810*/         OPC_RecordChild1, // #1 = $SIMM
/*75811*/         OPC_MoveChild1,
/*75812*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75815*/         OPC_Scope, 28, /*->75845*/ // 3 children in Scope
/*75817*/           OPC_CheckPredicate, 88, // Predicate_shr_imm8
/*75819*/           OPC_MoveParent,
/*75820*/           OPC_CheckType, MVT::v8i16,
/*75822*/           OPC_MoveParent,
/*75823*/           OPC_CheckType, MVT::v8i8,
/*75825*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75827*/           OPC_EmitConvertToTarget, 1,
/*75829*/           OPC_EmitInteger, MVT::i32, 14, 
/*75832*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75835*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75845*/         /*Scope*/ 28, /*->75874*/
/*75846*/           OPC_CheckPredicate, 89, // Predicate_shr_imm16
/*75848*/           OPC_MoveParent,
/*75849*/           OPC_CheckType, MVT::v4i32,
/*75851*/           OPC_MoveParent,
/*75852*/           OPC_CheckType, MVT::v4i16,
/*75854*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75856*/           OPC_EmitConvertToTarget, 1,
/*75858*/           OPC_EmitInteger, MVT::i32, 14, 
/*75861*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75864*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75874*/         /*Scope*/ 26, /*->75901*/
/*75875*/           OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*75877*/           OPC_MoveParent,
/*75878*/           OPC_MoveParent,
/*75879*/           OPC_CheckType, MVT::v2i32,
/*75881*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75883*/           OPC_EmitConvertToTarget, 1,
/*75885*/           OPC_EmitInteger, MVT::i32, 14, 
/*75888*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75891*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75901*/         0, /*End of Scope*/
/*75902*/       0, // EndSwitchOpcode
/*75903*/     /*Scope*/ 64, /*->75968*/
/*75904*/       OPC_RecordChild0, // #0 = $Vm
/*75905*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->75927
/*75908*/         OPC_CheckChild0Type, MVT::v8i16,
/*75910*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75912*/         OPC_EmitInteger, MVT::i32, 14, 
/*75915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75918*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*75927*/       /*SwitchType*/ 19, MVT::v4i16,// ->75948
/*75929*/         OPC_CheckChild0Type, MVT::v4i32,
/*75931*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75933*/         OPC_EmitInteger, MVT::i32, 14, 
/*75936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75939*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*75948*/       /*SwitchType*/ 17, MVT::v2i32,// ->75967
/*75950*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75952*/         OPC_EmitInteger, MVT::i32, 14, 
/*75955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75958*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*75967*/       0, // EndSwitchType
/*75968*/     0, /*End of Scope*/
/*75969*/   /*SwitchOpcode*/ 119|128,1/*247*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->76220
/*75973*/     OPC_Scope, 54|128,1/*182*/, /*->76158*/ // 2 children in Scope
/*75976*/       OPC_MoveChild0,
/*75977*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*75980*/       OPC_Scope, 87, /*->76069*/ // 2 children in Scope
/*75982*/         OPC_CheckChild0Integer, 87|128,4/*599*/, 
/*75985*/         OPC_RecordChild1, // #0 = $Vn
/*75986*/         OPC_Scope, 26, /*->76014*/ // 3 children in Scope
/*75988*/           OPC_CheckChild1Type, MVT::v8i8,
/*75990*/           OPC_RecordChild2, // #1 = $Vm
/*75991*/           OPC_CheckChild2Type, MVT::v8i8,
/*75993*/           OPC_MoveParent,
/*75994*/           OPC_CheckType, MVT::v8i16,
/*75996*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75998*/           OPC_EmitInteger, MVT::i32, 14, 
/*76001*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76004*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 599:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*76014*/         /*Scope*/ 26, /*->76041*/
/*76015*/           OPC_CheckChild1Type, MVT::v4i16,
/*76017*/           OPC_RecordChild2, // #1 = $Vm
/*76018*/           OPC_CheckChild2Type, MVT::v4i16,
/*76020*/           OPC_MoveParent,
/*76021*/           OPC_CheckType, MVT::v4i32,
/*76023*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76025*/           OPC_EmitInteger, MVT::i32, 14, 
/*76028*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76031*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 599:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*76041*/         /*Scope*/ 26, /*->76068*/
/*76042*/           OPC_CheckChild1Type, MVT::v2i32,
/*76044*/           OPC_RecordChild2, // #1 = $Vm
/*76045*/           OPC_CheckChild2Type, MVT::v2i32,
/*76047*/           OPC_MoveParent,
/*76048*/           OPC_CheckType, MVT::v2i64,
/*76050*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76052*/           OPC_EmitInteger, MVT::i32, 14, 
/*76055*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76058*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 599:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*76068*/         0, /*End of Scope*/
/*76069*/       /*Scope*/ 87, /*->76157*/
/*76070*/         OPC_CheckChild0Integer, 88|128,4/*600*/, 
/*76073*/         OPC_RecordChild1, // #0 = $Vn
/*76074*/         OPC_Scope, 26, /*->76102*/ // 3 children in Scope
/*76076*/           OPC_CheckChild1Type, MVT::v8i8,
/*76078*/           OPC_RecordChild2, // #1 = $Vm
/*76079*/           OPC_CheckChild2Type, MVT::v8i8,
/*76081*/           OPC_MoveParent,
/*76082*/           OPC_CheckType, MVT::v8i16,
/*76084*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76086*/           OPC_EmitInteger, MVT::i32, 14, 
/*76089*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76092*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 600:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*76102*/         /*Scope*/ 26, /*->76129*/
/*76103*/           OPC_CheckChild1Type, MVT::v4i16,
/*76105*/           OPC_RecordChild2, // #1 = $Vm
/*76106*/           OPC_CheckChild2Type, MVT::v4i16,
/*76108*/           OPC_MoveParent,
/*76109*/           OPC_CheckType, MVT::v4i32,
/*76111*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76113*/           OPC_EmitInteger, MVT::i32, 14, 
/*76116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76119*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 600:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*76129*/         /*Scope*/ 26, /*->76156*/
/*76130*/           OPC_CheckChild1Type, MVT::v2i32,
/*76132*/           OPC_RecordChild2, // #1 = $Vm
/*76133*/           OPC_CheckChild2Type, MVT::v2i32,
/*76135*/           OPC_MoveParent,
/*76136*/           OPC_CheckType, MVT::v2i64,
/*76138*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76140*/           OPC_EmitInteger, MVT::i32, 14, 
/*76143*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76146*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 600:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*76156*/         0, /*End of Scope*/
/*76157*/       0, /*End of Scope*/
/*76158*/     /*Scope*/ 60, /*->76219*/
/*76159*/       OPC_RecordChild0, // #0 = $Vm
/*76160*/       OPC_SwitchType /*3 cases */, 17, MVT::v8i16,// ->76180
/*76163*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76165*/         OPC_EmitInteger, MVT::i32, 14, 
/*76168*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76171*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*76180*/       /*SwitchType*/ 17, MVT::v4i32,// ->76199
/*76182*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76184*/         OPC_EmitInteger, MVT::i32, 14, 
/*76187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76190*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*76199*/       /*SwitchType*/ 17, MVT::v2i64,// ->76218
/*76201*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76203*/         OPC_EmitInteger, MVT::i32, 14, 
/*76206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76209*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*76218*/       0, // EndSwitchType
/*76219*/     0, /*End of Scope*/
/*76220*/   /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(ARMISD::VSHL),// ->76750
/*76224*/     OPC_Scope, 79|128,2/*335*/, /*->76562*/ // 2 children in Scope
/*76227*/       OPC_MoveChild0,
/*76228*/       OPC_SwitchOpcode /*2 cases */, 34|128,1/*162*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->76395
/*76233*/         OPC_RecordChild0, // #0 = $Rn
/*76234*/         OPC_MoveParent,
/*76235*/         OPC_Scope, 23, /*->76260*/ // 4 children in Scope
/*76237*/           OPC_CheckChild1Integer, 8, 
/*76239*/           OPC_CheckType, MVT::v8i16,
/*76241*/           OPC_EmitInteger, MVT::i32, 8, 
/*76244*/           OPC_EmitInteger, MVT::i32, 14, 
/*76247*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76250*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi8), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                    // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*76260*/         /*Scope*/ 23, /*->76284*/
/*76261*/           OPC_CheckChild1Integer, 16, 
/*76263*/           OPC_CheckType, MVT::v4i32,
/*76265*/           OPC_EmitInteger, MVT::i32, 16, 
/*76268*/           OPC_EmitInteger, MVT::i32, 14, 
/*76271*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76274*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi16), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                    // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*76284*/         /*Scope*/ 23, /*->76308*/
/*76285*/           OPC_CheckChild1Integer, 32, 
/*76287*/           OPC_CheckType, MVT::v2i64,
/*76289*/           OPC_EmitInteger, MVT::i32, 32, 
/*76292*/           OPC_EmitInteger, MVT::i32, 14, 
/*76295*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76298*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi32), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                    // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*76308*/         /*Scope*/ 85, /*->76394*/
/*76309*/           OPC_RecordChild1, // #1 = $SIMM
/*76310*/           OPC_MoveChild1,
/*76311*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76314*/           OPC_Scope, 25, /*->76341*/ // 3 children in Scope
/*76316*/             OPC_CheckPredicate, 90, // Predicate_imm1_7
/*76318*/             OPC_MoveParent,
/*76319*/             OPC_CheckType, MVT::v8i16,
/*76321*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76323*/             OPC_EmitConvertToTarget, 1,
/*76325*/             OPC_EmitInteger, MVT::i32, 14, 
/*76328*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76331*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76341*/           /*Scope*/ 25, /*->76367*/
/*76342*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*76344*/             OPC_MoveParent,
/*76345*/             OPC_CheckType, MVT::v4i32,
/*76347*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76349*/             OPC_EmitConvertToTarget, 1,
/*76351*/             OPC_EmitInteger, MVT::i32, 14, 
/*76354*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76357*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76367*/           /*Scope*/ 25, /*->76393*/
/*76368*/             OPC_CheckPredicate, 80, // Predicate_imm1_31
/*76370*/             OPC_MoveParent,
/*76371*/             OPC_CheckType, MVT::v2i64,
/*76373*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76375*/             OPC_EmitConvertToTarget, 1,
/*76377*/             OPC_EmitInteger, MVT::i32, 14, 
/*76380*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76383*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76393*/           0, /*End of Scope*/
/*76394*/         0, /*End of Scope*/
/*76395*/       /*SwitchOpcode*/ 34|128,1/*162*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->76561
/*76399*/         OPC_RecordChild0, // #0 = $Rn
/*76400*/         OPC_MoveParent,
/*76401*/         OPC_Scope, 23, /*->76426*/ // 4 children in Scope
/*76403*/           OPC_CheckChild1Integer, 8, 
/*76405*/           OPC_CheckType, MVT::v8i16,
/*76407*/           OPC_EmitInteger, MVT::i32, 8, 
/*76410*/           OPC_EmitInteger, MVT::i32, 14, 
/*76413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76416*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi8), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                    // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*76426*/         /*Scope*/ 23, /*->76450*/
/*76427*/           OPC_CheckChild1Integer, 16, 
/*76429*/           OPC_CheckType, MVT::v4i32,
/*76431*/           OPC_EmitInteger, MVT::i32, 16, 
/*76434*/           OPC_EmitInteger, MVT::i32, 14, 
/*76437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76440*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi16), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                    // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*76450*/         /*Scope*/ 23, /*->76474*/
/*76451*/           OPC_CheckChild1Integer, 32, 
/*76453*/           OPC_CheckType, MVT::v2i64,
/*76455*/           OPC_EmitInteger, MVT::i32, 32, 
/*76458*/           OPC_EmitInteger, MVT::i32, 14, 
/*76461*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76464*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi32), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                    // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*76474*/         /*Scope*/ 85, /*->76560*/
/*76475*/           OPC_RecordChild1, // #1 = $SIMM
/*76476*/           OPC_MoveChild1,
/*76477*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76480*/           OPC_Scope, 25, /*->76507*/ // 3 children in Scope
/*76482*/             OPC_CheckPredicate, 90, // Predicate_imm1_7
/*76484*/             OPC_MoveParent,
/*76485*/             OPC_CheckType, MVT::v8i16,
/*76487*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76489*/             OPC_EmitConvertToTarget, 1,
/*76491*/             OPC_EmitInteger, MVT::i32, 14, 
/*76494*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76497*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76507*/           /*Scope*/ 25, /*->76533*/
/*76508*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*76510*/             OPC_MoveParent,
/*76511*/             OPC_CheckType, MVT::v4i32,
/*76513*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76515*/             OPC_EmitConvertToTarget, 1,
/*76517*/             OPC_EmitInteger, MVT::i32, 14, 
/*76520*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76523*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76533*/           /*Scope*/ 25, /*->76559*/
/*76534*/             OPC_CheckPredicate, 80, // Predicate_imm1_31
/*76536*/             OPC_MoveParent,
/*76537*/             OPC_CheckType, MVT::v2i64,
/*76539*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76541*/             OPC_EmitConvertToTarget, 1,
/*76543*/             OPC_EmitInteger, MVT::i32, 14, 
/*76546*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76549*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76559*/           0, /*End of Scope*/
/*76560*/         0, /*End of Scope*/
/*76561*/       0, // EndSwitchOpcode
/*76562*/     /*Scope*/ 57|128,1/*185*/, /*->76749*/
/*76564*/       OPC_RecordChild0, // #0 = $Vm
/*76565*/       OPC_RecordChild1, // #1 = $SIMM
/*76566*/       OPC_MoveChild1,
/*76567*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76570*/       OPC_MoveParent,
/*76571*/       OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76594
/*76574*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76576*/         OPC_EmitConvertToTarget, 1,
/*76578*/         OPC_EmitInteger, MVT::i32, 14, 
/*76581*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76584*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76594*/       /*SwitchType*/ 20, MVT::v4i16,// ->76616
/*76596*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76598*/         OPC_EmitConvertToTarget, 1,
/*76600*/         OPC_EmitInteger, MVT::i32, 14, 
/*76603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76606*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76616*/       /*SwitchType*/ 20, MVT::v2i32,// ->76638
/*76618*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76620*/         OPC_EmitConvertToTarget, 1,
/*76622*/         OPC_EmitInteger, MVT::i32, 14, 
/*76625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76628*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76638*/       /*SwitchType*/ 20, MVT::v1i64,// ->76660
/*76640*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76642*/         OPC_EmitConvertToTarget, 1,
/*76644*/         OPC_EmitInteger, MVT::i32, 14, 
/*76647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76650*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76660*/       /*SwitchType*/ 20, MVT::v16i8,// ->76682
/*76662*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76664*/         OPC_EmitConvertToTarget, 1,
/*76666*/         OPC_EmitInteger, MVT::i32, 14, 
/*76669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76672*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76682*/       /*SwitchType*/ 20, MVT::v8i16,// ->76704
/*76684*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76686*/         OPC_EmitConvertToTarget, 1,
/*76688*/         OPC_EmitInteger, MVT::i32, 14, 
/*76691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76694*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76704*/       /*SwitchType*/ 20, MVT::v4i32,// ->76726
/*76706*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76708*/         OPC_EmitConvertToTarget, 1,
/*76710*/         OPC_EmitInteger, MVT::i32, 14, 
/*76713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76716*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76726*/       /*SwitchType*/ 20, MVT::v2i64,// ->76748
/*76728*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76730*/         OPC_EmitConvertToTarget, 1,
/*76732*/         OPC_EmitInteger, MVT::i32, 14, 
/*76735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76738*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76748*/       0, // EndSwitchType
/*76749*/     0, /*End of Scope*/
/*76750*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VMULLs),// ->76911
/*76754*/     OPC_RecordChild0, // #0 = $Vn
/*76755*/     OPC_Scope, 64, /*->76821*/ // 3 children in Scope
/*76757*/       OPC_CheckChild0Type, MVT::v4i16,
/*76759*/       OPC_Scope, 37, /*->76798*/ // 2 children in Scope
/*76761*/         OPC_MoveChild1,
/*76762*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*76765*/         OPC_RecordChild0, // #1 = $Vm
/*76766*/         OPC_CheckChild0Type, MVT::v4i16,
/*76768*/         OPC_RecordChild1, // #2 = $lane
/*76769*/         OPC_MoveChild1,
/*76770*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76773*/         OPC_MoveParent,
/*76774*/         OPC_MoveParent,
/*76775*/         OPC_CheckType, MVT::v4i32,
/*76777*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76779*/         OPC_EmitConvertToTarget, 2,
/*76781*/         OPC_EmitInteger, MVT::i32, 14, 
/*76784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76787*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*76798*/       /*Scope*/ 21, /*->76820*/
/*76799*/         OPC_RecordChild1, // #1 = $Vm
/*76800*/         OPC_CheckType, MVT::v4i32,
/*76802*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76804*/         OPC_EmitInteger, MVT::i32, 14, 
/*76807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76810*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*76820*/       0, /*End of Scope*/
/*76821*/     /*Scope*/ 64, /*->76886*/
/*76822*/       OPC_CheckChild0Type, MVT::v2i32,
/*76824*/       OPC_Scope, 37, /*->76863*/ // 2 children in Scope
/*76826*/         OPC_MoveChild1,
/*76827*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*76830*/         OPC_RecordChild0, // #1 = $Vm
/*76831*/         OPC_CheckChild0Type, MVT::v2i32,
/*76833*/         OPC_RecordChild1, // #2 = $lane
/*76834*/         OPC_MoveChild1,
/*76835*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76838*/         OPC_MoveParent,
/*76839*/         OPC_MoveParent,
/*76840*/         OPC_CheckType, MVT::v2i64,
/*76842*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76844*/         OPC_EmitConvertToTarget, 2,
/*76846*/         OPC_EmitInteger, MVT::i32, 14, 
/*76849*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76852*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*76863*/       /*Scope*/ 21, /*->76885*/
/*76864*/         OPC_RecordChild1, // #1 = $Vm
/*76865*/         OPC_CheckType, MVT::v2i64,
/*76867*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76869*/         OPC_EmitInteger, MVT::i32, 14, 
/*76872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76875*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*76885*/       0, /*End of Scope*/
/*76886*/     /*Scope*/ 23, /*->76910*/
/*76887*/       OPC_CheckChild0Type, MVT::v8i8,
/*76889*/       OPC_RecordChild1, // #1 = $Vm
/*76890*/       OPC_CheckType, MVT::v8i16,
/*76892*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76894*/       OPC_EmitInteger, MVT::i32, 14, 
/*76897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76900*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*76910*/     0, /*End of Scope*/
/*76911*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VMULLu),// ->77072
/*76915*/     OPC_RecordChild0, // #0 = $Vn
/*76916*/     OPC_Scope, 64, /*->76982*/ // 3 children in Scope
/*76918*/       OPC_CheckChild0Type, MVT::v4i16,
/*76920*/       OPC_Scope, 37, /*->76959*/ // 2 children in Scope
/*76922*/         OPC_MoveChild1,
/*76923*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*76926*/         OPC_RecordChild0, // #1 = $Vm
/*76927*/         OPC_CheckChild0Type, MVT::v4i16,
/*76929*/         OPC_RecordChild1, // #2 = $lane
/*76930*/         OPC_MoveChild1,
/*76931*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76934*/         OPC_MoveParent,
/*76935*/         OPC_MoveParent,
/*76936*/         OPC_CheckType, MVT::v4i32,
/*76938*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76940*/         OPC_EmitConvertToTarget, 2,
/*76942*/         OPC_EmitInteger, MVT::i32, 14, 
/*76945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76948*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*76959*/       /*Scope*/ 21, /*->76981*/
/*76960*/         OPC_RecordChild1, // #1 = $Vm
/*76961*/         OPC_CheckType, MVT::v4i32,
/*76963*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76965*/         OPC_EmitInteger, MVT::i32, 14, 
/*76968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76971*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*76981*/       0, /*End of Scope*/
/*76982*/     /*Scope*/ 64, /*->77047*/
/*76983*/       OPC_CheckChild0Type, MVT::v2i32,
/*76985*/       OPC_Scope, 37, /*->77024*/ // 2 children in Scope
/*76987*/         OPC_MoveChild1,
/*76988*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*76991*/         OPC_RecordChild0, // #1 = $Vm
/*76992*/         OPC_CheckChild0Type, MVT::v2i32,
/*76994*/         OPC_RecordChild1, // #2 = $lane
/*76995*/         OPC_MoveChild1,
/*76996*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76999*/         OPC_MoveParent,
/*77000*/         OPC_MoveParent,
/*77001*/         OPC_CheckType, MVT::v2i64,
/*77003*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77005*/         OPC_EmitConvertToTarget, 2,
/*77007*/         OPC_EmitInteger, MVT::i32, 14, 
/*77010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77013*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*77024*/       /*Scope*/ 21, /*->77046*/
/*77025*/         OPC_RecordChild1, // #1 = $Vm
/*77026*/         OPC_CheckType, MVT::v2i64,
/*77028*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77030*/         OPC_EmitInteger, MVT::i32, 14, 
/*77033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77036*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77046*/       0, /*End of Scope*/
/*77047*/     /*Scope*/ 23, /*->77071*/
/*77048*/       OPC_CheckChild0Type, MVT::v8i8,
/*77050*/       OPC_RecordChild1, // #1 = $Vm
/*77051*/       OPC_CheckType, MVT::v8i16,
/*77053*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77055*/       OPC_EmitInteger, MVT::i32, 14, 
/*77058*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77061*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77071*/     0, /*End of Scope*/
/*77072*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VRSHRN),// ->77177
/*77075*/     OPC_RecordChild0, // #0 = $Vm
/*77076*/     OPC_Scope, 32, /*->77110*/ // 3 children in Scope
/*77078*/       OPC_CheckChild0Type, MVT::v8i16,
/*77080*/       OPC_RecordChild1, // #1 = $SIMM
/*77081*/       OPC_MoveChild1,
/*77082*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77085*/       OPC_CheckPredicate, 88, // Predicate_shr_imm8
/*77087*/       OPC_MoveParent,
/*77088*/       OPC_CheckType, MVT::v8i8,
/*77090*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77092*/       OPC_EmitConvertToTarget, 1,
/*77094*/       OPC_EmitInteger, MVT::i32, 14, 
/*77097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77100*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77110*/     /*Scope*/ 32, /*->77143*/
/*77111*/       OPC_CheckChild0Type, MVT::v4i32,
/*77113*/       OPC_RecordChild1, // #1 = $SIMM
/*77114*/       OPC_MoveChild1,
/*77115*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77118*/       OPC_CheckPredicate, 89, // Predicate_shr_imm16
/*77120*/       OPC_MoveParent,
/*77121*/       OPC_CheckType, MVT::v4i16,
/*77123*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77125*/       OPC_EmitConvertToTarget, 1,
/*77127*/       OPC_EmitInteger, MVT::i32, 14, 
/*77130*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77133*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77143*/     /*Scope*/ 32, /*->77176*/
/*77144*/       OPC_CheckChild0Type, MVT::v2i64,
/*77146*/       OPC_RecordChild1, // #1 = $SIMM
/*77147*/       OPC_MoveChild1,
/*77148*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77151*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*77153*/       OPC_MoveParent,
/*77154*/       OPC_CheckType, MVT::v2i32,
/*77156*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77158*/       OPC_EmitConvertToTarget, 1,
/*77160*/       OPC_EmitInteger, MVT::i32, 14, 
/*77163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77166*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77176*/     0, /*End of Scope*/
/*77177*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNs),// ->77282
/*77180*/     OPC_RecordChild0, // #0 = $Vm
/*77181*/     OPC_Scope, 32, /*->77215*/ // 3 children in Scope
/*77183*/       OPC_CheckChild0Type, MVT::v8i16,
/*77185*/       OPC_RecordChild1, // #1 = $SIMM
/*77186*/       OPC_MoveChild1,
/*77187*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77190*/       OPC_CheckPredicate, 88, // Predicate_shr_imm8
/*77192*/       OPC_MoveParent,
/*77193*/       OPC_CheckType, MVT::v8i8,
/*77195*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77197*/       OPC_EmitConvertToTarget, 1,
/*77199*/       OPC_EmitInteger, MVT::i32, 14, 
/*77202*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77205*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77215*/     /*Scope*/ 32, /*->77248*/
/*77216*/       OPC_CheckChild0Type, MVT::v4i32,
/*77218*/       OPC_RecordChild1, // #1 = $SIMM
/*77219*/       OPC_MoveChild1,
/*77220*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77223*/       OPC_CheckPredicate, 89, // Predicate_shr_imm16
/*77225*/       OPC_MoveParent,
/*77226*/       OPC_CheckType, MVT::v4i16,
/*77228*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77230*/       OPC_EmitConvertToTarget, 1,
/*77232*/       OPC_EmitInteger, MVT::i32, 14, 
/*77235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77238*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77248*/     /*Scope*/ 32, /*->77281*/
/*77249*/       OPC_CheckChild0Type, MVT::v2i64,
/*77251*/       OPC_RecordChild1, // #1 = $SIMM
/*77252*/       OPC_MoveChild1,
/*77253*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77256*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*77258*/       OPC_MoveParent,
/*77259*/       OPC_CheckType, MVT::v2i32,
/*77261*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77263*/       OPC_EmitConvertToTarget, 1,
/*77265*/       OPC_EmitInteger, MVT::i32, 14, 
/*77268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77271*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77281*/     0, /*End of Scope*/
/*77282*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNu),// ->77387
/*77285*/     OPC_RecordChild0, // #0 = $Vm
/*77286*/     OPC_Scope, 32, /*->77320*/ // 3 children in Scope
/*77288*/       OPC_CheckChild0Type, MVT::v8i16,
/*77290*/       OPC_RecordChild1, // #1 = $SIMM
/*77291*/       OPC_MoveChild1,
/*77292*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77295*/       OPC_CheckPredicate, 88, // Predicate_shr_imm8
/*77297*/       OPC_MoveParent,
/*77298*/       OPC_CheckType, MVT::v8i8,
/*77300*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77302*/       OPC_EmitConvertToTarget, 1,
/*77304*/       OPC_EmitInteger, MVT::i32, 14, 
/*77307*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77310*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77320*/     /*Scope*/ 32, /*->77353*/
/*77321*/       OPC_CheckChild0Type, MVT::v4i32,
/*77323*/       OPC_RecordChild1, // #1 = $SIMM
/*77324*/       OPC_MoveChild1,
/*77325*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77328*/       OPC_CheckPredicate, 89, // Predicate_shr_imm16
/*77330*/       OPC_MoveParent,
/*77331*/       OPC_CheckType, MVT::v4i16,
/*77333*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77335*/       OPC_EmitConvertToTarget, 1,
/*77337*/       OPC_EmitInteger, MVT::i32, 14, 
/*77340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77343*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77353*/     /*Scope*/ 32, /*->77386*/
/*77354*/       OPC_CheckChild0Type, MVT::v2i64,
/*77356*/       OPC_RecordChild1, // #1 = $SIMM
/*77357*/       OPC_MoveChild1,
/*77358*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77361*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*77363*/       OPC_MoveParent,
/*77364*/       OPC_CheckType, MVT::v2i32,
/*77366*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77368*/       OPC_EmitConvertToTarget, 1,
/*77370*/       OPC_EmitInteger, MVT::i32, 14, 
/*77373*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77376*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77386*/     0, /*End of Scope*/
/*77387*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNsu),// ->77492
/*77390*/     OPC_RecordChild0, // #0 = $Vm
/*77391*/     OPC_Scope, 32, /*->77425*/ // 3 children in Scope
/*77393*/       OPC_CheckChild0Type, MVT::v8i16,
/*77395*/       OPC_RecordChild1, // #1 = $SIMM
/*77396*/       OPC_MoveChild1,
/*77397*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77400*/       OPC_CheckPredicate, 88, // Predicate_shr_imm8
/*77402*/       OPC_MoveParent,
/*77403*/       OPC_CheckType, MVT::v8i8,
/*77405*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77407*/       OPC_EmitConvertToTarget, 1,
/*77409*/       OPC_EmitInteger, MVT::i32, 14, 
/*77412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77415*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77425*/     /*Scope*/ 32, /*->77458*/
/*77426*/       OPC_CheckChild0Type, MVT::v4i32,
/*77428*/       OPC_RecordChild1, // #1 = $SIMM
/*77429*/       OPC_MoveChild1,
/*77430*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77433*/       OPC_CheckPredicate, 89, // Predicate_shr_imm16
/*77435*/       OPC_MoveParent,
/*77436*/       OPC_CheckType, MVT::v4i16,
/*77438*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77440*/       OPC_EmitConvertToTarget, 1,
/*77442*/       OPC_EmitInteger, MVT::i32, 14, 
/*77445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77448*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77458*/     /*Scope*/ 32, /*->77491*/
/*77459*/       OPC_CheckChild0Type, MVT::v2i64,
/*77461*/       OPC_RecordChild1, // #1 = $SIMM
/*77462*/       OPC_MoveChild1,
/*77463*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77466*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*77468*/       OPC_MoveParent,
/*77469*/       OPC_CheckType, MVT::v2i32,
/*77471*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77473*/       OPC_EmitConvertToTarget, 1,
/*77475*/       OPC_EmitInteger, MVT::i32, 14, 
/*77478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77481*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77491*/     0, /*End of Scope*/
/*77492*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNs),// ->77597
/*77495*/     OPC_RecordChild0, // #0 = $Vm
/*77496*/     OPC_Scope, 32, /*->77530*/ // 3 children in Scope
/*77498*/       OPC_CheckChild0Type, MVT::v8i16,
/*77500*/       OPC_RecordChild1, // #1 = $SIMM
/*77501*/       OPC_MoveChild1,
/*77502*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77505*/       OPC_CheckPredicate, 88, // Predicate_shr_imm8
/*77507*/       OPC_MoveParent,
/*77508*/       OPC_CheckType, MVT::v8i8,
/*77510*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77512*/       OPC_EmitConvertToTarget, 1,
/*77514*/       OPC_EmitInteger, MVT::i32, 14, 
/*77517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77520*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77530*/     /*Scope*/ 32, /*->77563*/
/*77531*/       OPC_CheckChild0Type, MVT::v4i32,
/*77533*/       OPC_RecordChild1, // #1 = $SIMM
/*77534*/       OPC_MoveChild1,
/*77535*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77538*/       OPC_CheckPredicate, 89, // Predicate_shr_imm16
/*77540*/       OPC_MoveParent,
/*77541*/       OPC_CheckType, MVT::v4i16,
/*77543*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77545*/       OPC_EmitConvertToTarget, 1,
/*77547*/       OPC_EmitInteger, MVT::i32, 14, 
/*77550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77553*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77563*/     /*Scope*/ 32, /*->77596*/
/*77564*/       OPC_CheckChild0Type, MVT::v2i64,
/*77566*/       OPC_RecordChild1, // #1 = $SIMM
/*77567*/       OPC_MoveChild1,
/*77568*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77571*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*77573*/       OPC_MoveParent,
/*77574*/       OPC_CheckType, MVT::v2i32,
/*77576*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77578*/       OPC_EmitConvertToTarget, 1,
/*77580*/       OPC_EmitInteger, MVT::i32, 14, 
/*77583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77586*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77596*/     0, /*End of Scope*/
/*77597*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNu),// ->77702
/*77600*/     OPC_RecordChild0, // #0 = $Vm
/*77601*/     OPC_Scope, 32, /*->77635*/ // 3 children in Scope
/*77603*/       OPC_CheckChild0Type, MVT::v8i16,
/*77605*/       OPC_RecordChild1, // #1 = $SIMM
/*77606*/       OPC_MoveChild1,
/*77607*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77610*/       OPC_CheckPredicate, 88, // Predicate_shr_imm8
/*77612*/       OPC_MoveParent,
/*77613*/       OPC_CheckType, MVT::v8i8,
/*77615*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77617*/       OPC_EmitConvertToTarget, 1,
/*77619*/       OPC_EmitInteger, MVT::i32, 14, 
/*77622*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77625*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77635*/     /*Scope*/ 32, /*->77668*/
/*77636*/       OPC_CheckChild0Type, MVT::v4i32,
/*77638*/       OPC_RecordChild1, // #1 = $SIMM
/*77639*/       OPC_MoveChild1,
/*77640*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77643*/       OPC_CheckPredicate, 89, // Predicate_shr_imm16
/*77645*/       OPC_MoveParent,
/*77646*/       OPC_CheckType, MVT::v4i16,
/*77648*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77650*/       OPC_EmitConvertToTarget, 1,
/*77652*/       OPC_EmitInteger, MVT::i32, 14, 
/*77655*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77658*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77668*/     /*Scope*/ 32, /*->77701*/
/*77669*/       OPC_CheckChild0Type, MVT::v2i64,
/*77671*/       OPC_RecordChild1, // #1 = $SIMM
/*77672*/       OPC_MoveChild1,
/*77673*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77676*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*77678*/       OPC_MoveParent,
/*77679*/       OPC_CheckType, MVT::v2i32,
/*77681*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77683*/       OPC_EmitConvertToTarget, 1,
/*77685*/       OPC_EmitInteger, MVT::i32, 14, 
/*77688*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77691*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77701*/     0, /*End of Scope*/
/*77702*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNsu),// ->77807
/*77705*/     OPC_RecordChild0, // #0 = $Vm
/*77706*/     OPC_Scope, 32, /*->77740*/ // 3 children in Scope
/*77708*/       OPC_CheckChild0Type, MVT::v8i16,
/*77710*/       OPC_RecordChild1, // #1 = $SIMM
/*77711*/       OPC_MoveChild1,
/*77712*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77715*/       OPC_CheckPredicate, 88, // Predicate_shr_imm8
/*77717*/       OPC_MoveParent,
/*77718*/       OPC_CheckType, MVT::v8i8,
/*77720*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77722*/       OPC_EmitConvertToTarget, 1,
/*77724*/       OPC_EmitInteger, MVT::i32, 14, 
/*77727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77730*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77740*/     /*Scope*/ 32, /*->77773*/
/*77741*/       OPC_CheckChild0Type, MVT::v4i32,
/*77743*/       OPC_RecordChild1, // #1 = $SIMM
/*77744*/       OPC_MoveChild1,
/*77745*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77748*/       OPC_CheckPredicate, 89, // Predicate_shr_imm16
/*77750*/       OPC_MoveParent,
/*77751*/       OPC_CheckType, MVT::v4i16,
/*77753*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77755*/       OPC_EmitConvertToTarget, 1,
/*77757*/       OPC_EmitInteger, MVT::i32, 14, 
/*77760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77763*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77773*/     /*Scope*/ 32, /*->77806*/
/*77774*/       OPC_CheckChild0Type, MVT::v2i64,
/*77776*/       OPC_RecordChild1, // #1 = $SIMM
/*77777*/       OPC_MoveChild1,
/*77778*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77781*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*77783*/       OPC_MoveParent,
/*77784*/       OPC_CheckType, MVT::v2i32,
/*77786*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77788*/       OPC_EmitConvertToTarget, 1,
/*77790*/       OPC_EmitInteger, MVT::i32, 14, 
/*77793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77796*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77806*/     0, /*End of Scope*/
/*77807*/   /*SwitchOpcode*/ 30|128,3/*414*/, TARGET_VAL(ARMISD::VDUPLANE),// ->78225
/*77811*/     OPC_RecordChild0, // #0 = $Vm
/*77812*/     OPC_Scope, 59, /*->77873*/ // 8 children in Scope
/*77814*/       OPC_CheckChild0Type, MVT::v8i8,
/*77816*/       OPC_RecordChild1, // #1 = $lane
/*77817*/       OPC_MoveChild1,
/*77818*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77821*/       OPC_Scope, 25, /*->77848*/ // 2 children in Scope
/*77823*/         OPC_CheckPredicate, 91, // Predicate_VectorIndex32
/*77825*/         OPC_MoveParent,
/*77826*/         OPC_CheckType, MVT::v16i8,
/*77828*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77830*/         OPC_EmitConvertToTarget, 1,
/*77832*/         OPC_EmitInteger, MVT::i32, 14, 
/*77835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77838*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8q), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*77848*/       /*Scope*/ 23, /*->77872*/
/*77849*/         OPC_MoveParent,
/*77850*/         OPC_CheckType, MVT::v8i8,
/*77852*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77854*/         OPC_EmitConvertToTarget, 1,
/*77856*/         OPC_EmitInteger, MVT::i32, 14, 
/*77859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77862*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8d), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*77872*/       0, /*End of Scope*/
/*77873*/     /*Scope*/ 59, /*->77933*/
/*77874*/       OPC_CheckChild0Type, MVT::v4i16,
/*77876*/       OPC_RecordChild1, // #1 = $lane
/*77877*/       OPC_MoveChild1,
/*77878*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77881*/       OPC_Scope, 25, /*->77908*/ // 2 children in Scope
/*77883*/         OPC_CheckPredicate, 91, // Predicate_VectorIndex32
/*77885*/         OPC_MoveParent,
/*77886*/         OPC_CheckType, MVT::v8i16,
/*77888*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77890*/         OPC_EmitConvertToTarget, 1,
/*77892*/         OPC_EmitInteger, MVT::i32, 14, 
/*77895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77898*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16q), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*77908*/       /*Scope*/ 23, /*->77932*/
/*77909*/         OPC_MoveParent,
/*77910*/         OPC_CheckType, MVT::v4i16,
/*77912*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77914*/         OPC_EmitConvertToTarget, 1,
/*77916*/         OPC_EmitInteger, MVT::i32, 14, 
/*77919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77922*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16d), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*77932*/       0, /*End of Scope*/
/*77933*/     /*Scope*/ 59, /*->77993*/
/*77934*/       OPC_CheckChild0Type, MVT::v2i32,
/*77936*/       OPC_RecordChild1, // #1 = $lane
/*77937*/       OPC_MoveChild1,
/*77938*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77941*/       OPC_Scope, 25, /*->77968*/ // 2 children in Scope
/*77943*/         OPC_CheckPredicate, 91, // Predicate_VectorIndex32
/*77945*/         OPC_MoveParent,
/*77946*/         OPC_CheckType, MVT::v4i32,
/*77948*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77950*/         OPC_EmitConvertToTarget, 1,
/*77952*/         OPC_EmitInteger, MVT::i32, 14, 
/*77955*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77958*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*77968*/       /*Scope*/ 23, /*->77992*/
/*77969*/         OPC_MoveParent,
/*77970*/         OPC_CheckType, MVT::v2i32,
/*77972*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77974*/         OPC_EmitConvertToTarget, 1,
/*77976*/         OPC_EmitInteger, MVT::i32, 14, 
/*77979*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77982*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*77992*/       0, /*End of Scope*/
/*77993*/     /*Scope*/ 44, /*->78038*/
/*77994*/       OPC_CheckChild0Type, MVT::v16i8,
/*77996*/       OPC_RecordChild1, // #1 = $lane
/*77997*/       OPC_MoveChild1,
/*77998*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78001*/       OPC_MoveParent,
/*78002*/       OPC_CheckType, MVT::v16i8,
/*78004*/       OPC_EmitConvertToTarget, 1,
/*78006*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*78009*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*78017*/       OPC_EmitConvertToTarget, 1,
/*78019*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*78022*/       OPC_EmitInteger, MVT::i32, 14, 
/*78025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78028*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8q), 0,
                    MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*78038*/     /*Scope*/ 44, /*->78083*/
/*78039*/       OPC_CheckChild0Type, MVT::v8i16,
/*78041*/       OPC_RecordChild1, // #1 = $lane
/*78042*/       OPC_MoveChild1,
/*78043*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78046*/       OPC_MoveParent,
/*78047*/       OPC_CheckType, MVT::v8i16,
/*78049*/       OPC_EmitConvertToTarget, 1,
/*78051*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*78054*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*78062*/       OPC_EmitConvertToTarget, 1,
/*78064*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i16_lane
/*78067*/       OPC_EmitInteger, MVT::i32, 14, 
/*78070*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78073*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16q), 0,
                    MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*78083*/     /*Scope*/ 44, /*->78128*/
/*78084*/       OPC_CheckChild0Type, MVT::v4i32,
/*78086*/       OPC_RecordChild1, // #1 = $lane
/*78087*/       OPC_MoveChild1,
/*78088*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78091*/       OPC_MoveParent,
/*78092*/       OPC_CheckType, MVT::v4i32,
/*78094*/       OPC_EmitConvertToTarget, 1,
/*78096*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*78099*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*78107*/       OPC_EmitConvertToTarget, 1,
/*78109*/       OPC_EmitNodeXForm, 8, 5, // SubReg_i32_lane
/*78112*/       OPC_EmitInteger, MVT::i32, 14, 
/*78115*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78118*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                    MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*78128*/     /*Scope*/ 50, /*->78179*/
/*78129*/       OPC_CheckChild0Type, MVT::v2f32,
/*78131*/       OPC_RecordChild1, // #1 = $lane
/*78132*/       OPC_MoveChild1,
/*78133*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78136*/       OPC_MoveParent,
/*78137*/       OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->78158
/*78140*/         OPC_EmitConvertToTarget, 1,
/*78142*/         OPC_EmitInteger, MVT::i32, 14, 
/*78145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78148*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*78158*/       /*SwitchType*/ 18, MVT::v4f32,// ->78178
/*78160*/         OPC_EmitConvertToTarget, 1,
/*78162*/         OPC_EmitInteger, MVT::i32, 14, 
/*78165*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78168*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*78178*/       0, // EndSwitchType
/*78179*/     /*Scope*/ 44, /*->78224*/
/*78180*/       OPC_CheckChild0Type, MVT::v4f32,
/*78182*/       OPC_RecordChild1, // #1 = $lane
/*78183*/       OPC_MoveChild1,
/*78184*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78187*/       OPC_MoveParent,
/*78188*/       OPC_CheckType, MVT::v4f32,
/*78190*/       OPC_EmitConvertToTarget, 1,
/*78192*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*78195*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*78203*/       OPC_EmitConvertToTarget, 1,
/*78205*/       OPC_EmitNodeXForm, 8, 5, // SubReg_i32_lane
/*78208*/       OPC_EmitInteger, MVT::i32, 14, 
/*78211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78214*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                    MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*78224*/     0, /*End of Scope*/
/*78225*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VORRIMM),// ->78317
/*78228*/     OPC_RecordChild0, // #0 = $src
/*78229*/     OPC_RecordChild1, // #1 = $SIMM
/*78230*/     OPC_MoveChild1,
/*78231*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*78234*/     OPC_MoveParent,
/*78235*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->78256
/*78238*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78240*/       OPC_EmitInteger, MVT::i32, 14, 
/*78243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78246*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*78256*/     /*SwitchType*/ 18, MVT::v2i32,// ->78276
/*78258*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78260*/       OPC_EmitInteger, MVT::i32, 14, 
/*78263*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78266*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*78276*/     /*SwitchType*/ 18, MVT::v8i16,// ->78296
/*78278*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78280*/       OPC_EmitInteger, MVT::i32, 14, 
/*78283*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78286*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*78296*/     /*SwitchType*/ 18, MVT::v4i32,// ->78316
/*78298*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78300*/       OPC_EmitInteger, MVT::i32, 14, 
/*78303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78306*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*78316*/     0, // EndSwitchType
/*78317*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VBICIMM),// ->78409
/*78320*/     OPC_RecordChild0, // #0 = $src
/*78321*/     OPC_RecordChild1, // #1 = $SIMM
/*78322*/     OPC_MoveChild1,
/*78323*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*78326*/     OPC_MoveParent,
/*78327*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->78348
/*78330*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78332*/       OPC_EmitInteger, MVT::i32, 14, 
/*78335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78338*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*78348*/     /*SwitchType*/ 18, MVT::v2i32,// ->78368
/*78350*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78352*/       OPC_EmitInteger, MVT::i32, 14, 
/*78355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78358*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*78368*/     /*SwitchType*/ 18, MVT::v8i16,// ->78388
/*78370*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78372*/       OPC_EmitInteger, MVT::i32, 14, 
/*78375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78378*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*78388*/     /*SwitchType*/ 18, MVT::v4i32,// ->78408
/*78390*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78392*/       OPC_EmitInteger, MVT::i32, 14, 
/*78395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78398*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*78408*/     0, // EndSwitchType
/*78409*/   /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMVNIMM),// ->78496
/*78412*/     OPC_RecordChild0, // #0 = $SIMM
/*78413*/     OPC_MoveChild0,
/*78414*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*78417*/     OPC_MoveParent,
/*78418*/     OPC_SwitchType /*4 cases */, 17, MVT::v4i16,// ->78438
/*78421*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78423*/       OPC_EmitInteger, MVT::i32, 14, 
/*78426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78429*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv4i16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*78438*/     /*SwitchType*/ 17, MVT::v8i16,// ->78457
/*78440*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78442*/       OPC_EmitInteger, MVT::i32, 14, 
/*78445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78448*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*78457*/     /*SwitchType*/ 17, MVT::v2i32,// ->78476
/*78459*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78461*/       OPC_EmitInteger, MVT::i32, 14, 
/*78464*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78467*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv2i32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*78476*/     /*SwitchType*/ 17, MVT::v4i32,// ->78495
/*78478*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78480*/       OPC_EmitInteger, MVT::i32, 14, 
/*78483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78486*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*78495*/     0, // EndSwitchType
/*78496*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VSHRs),// ->78685
/*78500*/     OPC_RecordChild0, // #0 = $Vm
/*78501*/     OPC_RecordChild1, // #1 = $SIMM
/*78502*/     OPC_MoveChild1,
/*78503*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78506*/     OPC_MoveParent,
/*78507*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->78530
/*78510*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78512*/       OPC_EmitConvertToTarget, 1,
/*78514*/       OPC_EmitInteger, MVT::i32, 14, 
/*78517*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78520*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*78530*/     /*SwitchType*/ 20, MVT::v4i16,// ->78552
/*78532*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78534*/       OPC_EmitConvertToTarget, 1,
/*78536*/       OPC_EmitInteger, MVT::i32, 14, 
/*78539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78542*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*78552*/     /*SwitchType*/ 20, MVT::v2i32,// ->78574
/*78554*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78556*/       OPC_EmitConvertToTarget, 1,
/*78558*/       OPC_EmitInteger, MVT::i32, 14, 
/*78561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78564*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*78574*/     /*SwitchType*/ 20, MVT::v1i64,// ->78596
/*78576*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78578*/       OPC_EmitConvertToTarget, 1,
/*78580*/       OPC_EmitInteger, MVT::i32, 14, 
/*78583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78586*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*78596*/     /*SwitchType*/ 20, MVT::v16i8,// ->78618
/*78598*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78600*/       OPC_EmitConvertToTarget, 1,
/*78602*/       OPC_EmitInteger, MVT::i32, 14, 
/*78605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78608*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*78618*/     /*SwitchType*/ 20, MVT::v8i16,// ->78640
/*78620*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78622*/       OPC_EmitConvertToTarget, 1,
/*78624*/       OPC_EmitInteger, MVT::i32, 14, 
/*78627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78630*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*78640*/     /*SwitchType*/ 20, MVT::v4i32,// ->78662
/*78642*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78644*/       OPC_EmitConvertToTarget, 1,
/*78646*/       OPC_EmitInteger, MVT::i32, 14, 
/*78649*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78652*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*78662*/     /*SwitchType*/ 20, MVT::v2i64,// ->78684
/*78664*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78666*/       OPC_EmitConvertToTarget, 1,
/*78668*/       OPC_EmitInteger, MVT::i32, 14, 
/*78671*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78674*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*78684*/     0, // EndSwitchType
/*78685*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VSHRu),// ->78874
/*78689*/     OPC_RecordChild0, // #0 = $Vm
/*78690*/     OPC_RecordChild1, // #1 = $SIMM
/*78691*/     OPC_MoveChild1,
/*78692*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78695*/     OPC_MoveParent,
/*78696*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->78719
/*78699*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78701*/       OPC_EmitConvertToTarget, 1,
/*78703*/       OPC_EmitInteger, MVT::i32, 14, 
/*78706*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78709*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*78719*/     /*SwitchType*/ 20, MVT::v4i16,// ->78741
/*78721*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78723*/       OPC_EmitConvertToTarget, 1,
/*78725*/       OPC_EmitInteger, MVT::i32, 14, 
/*78728*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78731*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*78741*/     /*SwitchType*/ 20, MVT::v2i32,// ->78763
/*78743*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78745*/       OPC_EmitConvertToTarget, 1,
/*78747*/       OPC_EmitInteger, MVT::i32, 14, 
/*78750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78753*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*78763*/     /*SwitchType*/ 20, MVT::v1i64,// ->78785
/*78765*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78767*/       OPC_EmitConvertToTarget, 1,
/*78769*/       OPC_EmitInteger, MVT::i32, 14, 
/*78772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78775*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*78785*/     /*SwitchType*/ 20, MVT::v16i8,// ->78807
/*78787*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78789*/       OPC_EmitConvertToTarget, 1,
/*78791*/       OPC_EmitInteger, MVT::i32, 14, 
/*78794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78797*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*78807*/     /*SwitchType*/ 20, MVT::v8i16,// ->78829
/*78809*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78811*/       OPC_EmitConvertToTarget, 1,
/*78813*/       OPC_EmitInteger, MVT::i32, 14, 
/*78816*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78819*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*78829*/     /*SwitchType*/ 20, MVT::v4i32,// ->78851
/*78831*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78833*/       OPC_EmitConvertToTarget, 1,
/*78835*/       OPC_EmitInteger, MVT::i32, 14, 
/*78838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78841*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*78851*/     /*SwitchType*/ 20, MVT::v2i64,// ->78873
/*78853*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78855*/       OPC_EmitConvertToTarget, 1,
/*78857*/       OPC_EmitInteger, MVT::i32, 14, 
/*78860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78863*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*78873*/     0, // EndSwitchType
/*78874*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VRSHRs),// ->79063
/*78878*/     OPC_RecordChild0, // #0 = $Vm
/*78879*/     OPC_RecordChild1, // #1 = $SIMM
/*78880*/     OPC_MoveChild1,
/*78881*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*78884*/     OPC_MoveParent,
/*78885*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->78908
/*78888*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78890*/       OPC_EmitConvertToTarget, 1,
/*78892*/       OPC_EmitInteger, MVT::i32, 14, 
/*78895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78898*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*78908*/     /*SwitchType*/ 20, MVT::v4i16,// ->78930
/*78910*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78912*/       OPC_EmitConvertToTarget, 1,
/*78914*/       OPC_EmitInteger, MVT::i32, 14, 
/*78917*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78920*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*78930*/     /*SwitchType*/ 20, MVT::v2i32,// ->78952
/*78932*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78934*/       OPC_EmitConvertToTarget, 1,
/*78936*/       OPC_EmitInteger, MVT::i32, 14, 
/*78939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78942*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*78952*/     /*SwitchType*/ 20, MVT::v1i64,// ->78974
/*78954*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78956*/       OPC_EmitConvertToTarget, 1,
/*78958*/       OPC_EmitInteger, MVT::i32, 14, 
/*78961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78964*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*78974*/     /*SwitchType*/ 20, MVT::v16i8,// ->78996
/*78976*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78978*/       OPC_EmitConvertToTarget, 1,
/*78980*/       OPC_EmitInteger, MVT::i32, 14, 
/*78983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78986*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*78996*/     /*SwitchType*/ 20, MVT::v8i16,// ->79018
/*78998*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79000*/       OPC_EmitConvertToTarget, 1,
/*79002*/       OPC_EmitInteger, MVT::i32, 14, 
/*79005*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79008*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*79018*/     /*SwitchType*/ 20, MVT::v4i32,// ->79040
/*79020*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79022*/       OPC_EmitConvertToTarget, 1,
/*79024*/       OPC_EmitInteger, MVT::i32, 14, 
/*79027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79030*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*79040*/     /*SwitchType*/ 20, MVT::v2i64,// ->79062
/*79042*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79044*/       OPC_EmitConvertToTarget, 1,
/*79046*/       OPC_EmitInteger, MVT::i32, 14, 
/*79049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79052*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*79062*/     0, // EndSwitchType
/*79063*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VRSHRu),// ->79252
/*79067*/     OPC_RecordChild0, // #0 = $Vm
/*79068*/     OPC_RecordChild1, // #1 = $SIMM
/*79069*/     OPC_MoveChild1,
/*79070*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*79073*/     OPC_MoveParent,
/*79074*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->79097
/*79077*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79079*/       OPC_EmitConvertToTarget, 1,
/*79081*/       OPC_EmitInteger, MVT::i32, 14, 
/*79084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79087*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*79097*/     /*SwitchType*/ 20, MVT::v4i16,// ->79119
/*79099*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79101*/       OPC_EmitConvertToTarget, 1,
/*79103*/       OPC_EmitInteger, MVT::i32, 14, 
/*79106*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79109*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*79119*/     /*SwitchType*/ 20, MVT::v2i32,// ->79141
/*79121*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79123*/       OPC_EmitConvertToTarget, 1,
/*79125*/       OPC_EmitInteger, MVT::i32, 14, 
/*79128*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79131*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*79141*/     /*SwitchType*/ 20, MVT::v1i64,// ->79163
/*79143*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79145*/       OPC_EmitConvertToTarget, 1,
/*79147*/       OPC_EmitInteger, MVT::i32, 14, 
/*79150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79153*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*79163*/     /*SwitchType*/ 20, MVT::v16i8,// ->79185
/*79165*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79167*/       OPC_EmitConvertToTarget, 1,
/*79169*/       OPC_EmitInteger, MVT::i32, 14, 
/*79172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79175*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*79185*/     /*SwitchType*/ 20, MVT::v8i16,// ->79207
/*79187*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79189*/       OPC_EmitConvertToTarget, 1,
/*79191*/       OPC_EmitInteger, MVT::i32, 14, 
/*79194*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79197*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*79207*/     /*SwitchType*/ 20, MVT::v4i32,// ->79229
/*79209*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79211*/       OPC_EmitConvertToTarget, 1,
/*79213*/       OPC_EmitInteger, MVT::i32, 14, 
/*79216*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79219*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*79229*/     /*SwitchType*/ 20, MVT::v2i64,// ->79251
/*79231*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79233*/       OPC_EmitConvertToTarget, 1,
/*79235*/       OPC_EmitInteger, MVT::i32, 14, 
/*79238*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79241*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*79251*/     0, // EndSwitchType
/*79252*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLs),// ->79441
/*79256*/     OPC_RecordChild0, // #0 = $Vm
/*79257*/     OPC_RecordChild1, // #1 = $SIMM
/*79258*/     OPC_MoveChild1,
/*79259*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*79262*/     OPC_MoveParent,
/*79263*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->79286
/*79266*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79268*/       OPC_EmitConvertToTarget, 1,
/*79270*/       OPC_EmitInteger, MVT::i32, 14, 
/*79273*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79276*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*79286*/     /*SwitchType*/ 20, MVT::v4i16,// ->79308
/*79288*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79290*/       OPC_EmitConvertToTarget, 1,
/*79292*/       OPC_EmitInteger, MVT::i32, 14, 
/*79295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79298*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*79308*/     /*SwitchType*/ 20, MVT::v2i32,// ->79330
/*79310*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79312*/       OPC_EmitConvertToTarget, 1,
/*79314*/       OPC_EmitInteger, MVT::i32, 14, 
/*79317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79320*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*79330*/     /*SwitchType*/ 20, MVT::v1i64,// ->79352
/*79332*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79334*/       OPC_EmitConvertToTarget, 1,
/*79336*/       OPC_EmitInteger, MVT::i32, 14, 
/*79339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79342*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*79352*/     /*SwitchType*/ 20, MVT::v16i8,// ->79374
/*79354*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79356*/       OPC_EmitConvertToTarget, 1,
/*79358*/       OPC_EmitInteger, MVT::i32, 14, 
/*79361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79364*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*79374*/     /*SwitchType*/ 20, MVT::v8i16,// ->79396
/*79376*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79378*/       OPC_EmitConvertToTarget, 1,
/*79380*/       OPC_EmitInteger, MVT::i32, 14, 
/*79383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79386*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*79396*/     /*SwitchType*/ 20, MVT::v4i32,// ->79418
/*79398*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79400*/       OPC_EmitConvertToTarget, 1,
/*79402*/       OPC_EmitInteger, MVT::i32, 14, 
/*79405*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79408*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*79418*/     /*SwitchType*/ 20, MVT::v2i64,// ->79440
/*79420*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79422*/       OPC_EmitConvertToTarget, 1,
/*79424*/       OPC_EmitInteger, MVT::i32, 14, 
/*79427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79430*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*79440*/     0, // EndSwitchType
/*79441*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLu),// ->79630
/*79445*/     OPC_RecordChild0, // #0 = $Vm
/*79446*/     OPC_RecordChild1, // #1 = $SIMM
/*79447*/     OPC_MoveChild1,
/*79448*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*79451*/     OPC_MoveParent,
/*79452*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->79475
/*79455*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79457*/       OPC_EmitConvertToTarget, 1,
/*79459*/       OPC_EmitInteger, MVT::i32, 14, 
/*79462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79465*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*79475*/     /*SwitchType*/ 20, MVT::v4i16,// ->79497
/*79477*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79479*/       OPC_EmitConvertToTarget, 1,
/*79481*/       OPC_EmitInteger, MVT::i32, 14, 
/*79484*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79487*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*79497*/     /*SwitchType*/ 20, MVT::v2i32,// ->79519
/*79499*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79501*/       OPC_EmitConvertToTarget, 1,
/*79503*/       OPC_EmitInteger, MVT::i32, 14, 
/*79506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79509*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*79519*/     /*SwitchType*/ 20, MVT::v1i64,// ->79541
/*79521*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79523*/       OPC_EmitConvertToTarget, 1,
/*79525*/       OPC_EmitInteger, MVT::i32, 14, 
/*79528*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79531*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*79541*/     /*SwitchType*/ 20, MVT::v16i8,// ->79563
/*79543*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79545*/       OPC_EmitConvertToTarget, 1,
/*79547*/       OPC_EmitInteger, MVT::i32, 14, 
/*79550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79553*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*79563*/     /*SwitchType*/ 20, MVT::v8i16,// ->79585
/*79565*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79567*/       OPC_EmitConvertToTarget, 1,
/*79569*/       OPC_EmitInteger, MVT::i32, 14, 
/*79572*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79575*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*79585*/     /*SwitchType*/ 20, MVT::v4i32,// ->79607
/*79587*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79589*/       OPC_EmitConvertToTarget, 1,
/*79591*/       OPC_EmitInteger, MVT::i32, 14, 
/*79594*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79597*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*79607*/     /*SwitchType*/ 20, MVT::v2i64,// ->79629
/*79609*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79611*/       OPC_EmitConvertToTarget, 1,
/*79613*/       OPC_EmitInteger, MVT::i32, 14, 
/*79616*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79619*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*79629*/     0, // EndSwitchType
/*79630*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLsu),// ->79819
/*79634*/     OPC_RecordChild0, // #0 = $Vm
/*79635*/     OPC_RecordChild1, // #1 = $SIMM
/*79636*/     OPC_MoveChild1,
/*79637*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*79640*/     OPC_MoveParent,
/*79641*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->79664
/*79644*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79646*/       OPC_EmitConvertToTarget, 1,
/*79648*/       OPC_EmitInteger, MVT::i32, 14, 
/*79651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79654*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*79664*/     /*SwitchType*/ 20, MVT::v4i16,// ->79686
/*79666*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79668*/       OPC_EmitConvertToTarget, 1,
/*79670*/       OPC_EmitInteger, MVT::i32, 14, 
/*79673*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79676*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*79686*/     /*SwitchType*/ 20, MVT::v2i32,// ->79708
/*79688*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79690*/       OPC_EmitConvertToTarget, 1,
/*79692*/       OPC_EmitInteger, MVT::i32, 14, 
/*79695*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79698*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*79708*/     /*SwitchType*/ 20, MVT::v1i64,// ->79730
/*79710*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79712*/       OPC_EmitConvertToTarget, 1,
/*79714*/       OPC_EmitInteger, MVT::i32, 14, 
/*79717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79720*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*79730*/     /*SwitchType*/ 20, MVT::v16i8,// ->79752
/*79732*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79734*/       OPC_EmitConvertToTarget, 1,
/*79736*/       OPC_EmitInteger, MVT::i32, 14, 
/*79739*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79742*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*79752*/     /*SwitchType*/ 20, MVT::v8i16,// ->79774
/*79754*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79756*/       OPC_EmitConvertToTarget, 1,
/*79758*/       OPC_EmitInteger, MVT::i32, 14, 
/*79761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79764*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*79774*/     /*SwitchType*/ 20, MVT::v4i32,// ->79796
/*79776*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79778*/       OPC_EmitConvertToTarget, 1,
/*79780*/       OPC_EmitInteger, MVT::i32, 14, 
/*79783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79786*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*79796*/     /*SwitchType*/ 20, MVT::v2i64,// ->79818
/*79798*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79800*/       OPC_EmitConvertToTarget, 1,
/*79802*/       OPC_EmitInteger, MVT::i32, 14, 
/*79805*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79808*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*79818*/     0, // EndSwitchType
/*79819*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSLI),// ->80017
/*79823*/     OPC_RecordChild0, // #0 = $src1
/*79824*/     OPC_RecordChild1, // #1 = $Vm
/*79825*/     OPC_RecordChild2, // #2 = $SIMM
/*79826*/     OPC_MoveChild2,
/*79827*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*79830*/     OPC_MoveParent,
/*79831*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->79855
/*79834*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79836*/       OPC_EmitConvertToTarget, 2,
/*79838*/       OPC_EmitInteger, MVT::i32, 14, 
/*79841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79844*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv8i8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*79855*/     /*SwitchType*/ 21, MVT::v4i16,// ->79878
/*79857*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79859*/       OPC_EmitConvertToTarget, 2,
/*79861*/       OPC_EmitInteger, MVT::i32, 14, 
/*79864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79867*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv4i16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*79878*/     /*SwitchType*/ 21, MVT::v2i32,// ->79901
/*79880*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79882*/       OPC_EmitConvertToTarget, 2,
/*79884*/       OPC_EmitInteger, MVT::i32, 14, 
/*79887*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79890*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv2i32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*79901*/     /*SwitchType*/ 21, MVT::v1i64,// ->79924
/*79903*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79905*/       OPC_EmitConvertToTarget, 2,
/*79907*/       OPC_EmitInteger, MVT::i32, 14, 
/*79910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79913*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv1i64), 0,
                    MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*79924*/     /*SwitchType*/ 21, MVT::v16i8,// ->79947
/*79926*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79928*/       OPC_EmitConvertToTarget, 2,
/*79930*/       OPC_EmitInteger, MVT::i32, 14, 
/*79933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79936*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv16i8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*79947*/     /*SwitchType*/ 21, MVT::v8i16,// ->79970
/*79949*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79951*/       OPC_EmitConvertToTarget, 2,
/*79953*/       OPC_EmitInteger, MVT::i32, 14, 
/*79956*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79959*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv8i16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*79970*/     /*SwitchType*/ 21, MVT::v4i32,// ->79993
/*79972*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79974*/       OPC_EmitConvertToTarget, 2,
/*79976*/       OPC_EmitInteger, MVT::i32, 14, 
/*79979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79982*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv4i32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*79993*/     /*SwitchType*/ 21, MVT::v2i64,// ->80016
/*79995*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79997*/       OPC_EmitConvertToTarget, 2,
/*79999*/       OPC_EmitInteger, MVT::i32, 14, 
/*80002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80005*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv2i64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*80016*/     0, // EndSwitchType
/*80017*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSRI),// ->80215
/*80021*/     OPC_RecordChild0, // #0 = $src1
/*80022*/     OPC_RecordChild1, // #1 = $Vm
/*80023*/     OPC_RecordChild2, // #2 = $SIMM
/*80024*/     OPC_MoveChild2,
/*80025*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*80028*/     OPC_MoveParent,
/*80029*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->80053
/*80032*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80034*/       OPC_EmitConvertToTarget, 2,
/*80036*/       OPC_EmitInteger, MVT::i32, 14, 
/*80039*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80042*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv8i8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*80053*/     /*SwitchType*/ 21, MVT::v4i16,// ->80076
/*80055*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80057*/       OPC_EmitConvertToTarget, 2,
/*80059*/       OPC_EmitInteger, MVT::i32, 14, 
/*80062*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80065*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv4i16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*80076*/     /*SwitchType*/ 21, MVT::v2i32,// ->80099
/*80078*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80080*/       OPC_EmitConvertToTarget, 2,
/*80082*/       OPC_EmitInteger, MVT::i32, 14, 
/*80085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80088*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv2i32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*80099*/     /*SwitchType*/ 21, MVT::v1i64,// ->80122
/*80101*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80103*/       OPC_EmitConvertToTarget, 2,
/*80105*/       OPC_EmitInteger, MVT::i32, 14, 
/*80108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80111*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv1i64), 0,
                    MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*80122*/     /*SwitchType*/ 21, MVT::v16i8,// ->80145
/*80124*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80126*/       OPC_EmitConvertToTarget, 2,
/*80128*/       OPC_EmitInteger, MVT::i32, 14, 
/*80131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80134*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv16i8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*80145*/     /*SwitchType*/ 21, MVT::v8i16,// ->80168
/*80147*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80149*/       OPC_EmitConvertToTarget, 2,
/*80151*/       OPC_EmitInteger, MVT::i32, 14, 
/*80154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80157*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv8i16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*80168*/     /*SwitchType*/ 21, MVT::v4i32,// ->80191
/*80170*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80172*/       OPC_EmitConvertToTarget, 2,
/*80174*/       OPC_EmitInteger, MVT::i32, 14, 
/*80177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80180*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv4i32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*80191*/     /*SwitchType*/ 21, MVT::v2i64,// ->80214
/*80193*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80195*/       OPC_EmitConvertToTarget, 2,
/*80197*/       OPC_EmitInteger, MVT::i32, 14, 
/*80200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80203*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv2i64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*80214*/     0, // EndSwitchType
/*80215*/   /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->80352
/*80219*/     OPC_RecordChild0, // #0 = $src
/*80220*/     OPC_Scope, 25, /*->80247*/ // 5 children in Scope
/*80222*/       OPC_CheckChild0Type, MVT::v16i8,
/*80224*/       OPC_RecordChild1, // #1 = $start
/*80225*/       OPC_MoveChild1,
/*80226*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*80229*/       OPC_CheckType, MVT::i32,
/*80231*/       OPC_MoveParent,
/*80232*/       OPC_CheckType, MVT::v8i8,
/*80234*/       OPC_EmitConvertToTarget, 1,
/*80236*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*80239*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*80247*/     /*Scope*/ 25, /*->80273*/
/*80248*/       OPC_CheckChild0Type, MVT::v8i16,
/*80250*/       OPC_RecordChild1, // #1 = $start
/*80251*/       OPC_MoveChild1,
/*80252*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*80255*/       OPC_CheckType, MVT::i32,
/*80257*/       OPC_MoveParent,
/*80258*/       OPC_CheckType, MVT::v4i16,
/*80260*/       OPC_EmitConvertToTarget, 1,
/*80262*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*80265*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*80273*/     /*Scope*/ 25, /*->80299*/
/*80274*/       OPC_CheckChild0Type, MVT::v4i32,
/*80276*/       OPC_RecordChild1, // #1 = $start
/*80277*/       OPC_MoveChild1,
/*80278*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*80281*/       OPC_CheckType, MVT::i32,
/*80283*/       OPC_MoveParent,
/*80284*/       OPC_CheckType, MVT::v2i32,
/*80286*/       OPC_EmitConvertToTarget, 1,
/*80288*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*80291*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*80299*/     /*Scope*/ 25, /*->80325*/
/*80300*/       OPC_CheckChild0Type, MVT::v2i64,
/*80302*/       OPC_RecordChild1, // #1 = $start
/*80303*/       OPC_MoveChild1,
/*80304*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*80307*/       OPC_CheckType, MVT::i32,
/*80309*/       OPC_MoveParent,
/*80310*/       OPC_CheckType, MVT::v1i64,
/*80312*/       OPC_EmitConvertToTarget, 1,
/*80314*/       OPC_EmitNodeXForm, 17, 2, // DSubReg_f64_reg
/*80317*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*80325*/     /*Scope*/ 25, /*->80351*/
/*80326*/       OPC_CheckChild0Type, MVT::v4f32,
/*80328*/       OPC_RecordChild1, // #1 = $start
/*80329*/       OPC_MoveChild1,
/*80330*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*80333*/       OPC_CheckType, MVT::i32,
/*80335*/       OPC_MoveParent,
/*80336*/       OPC_CheckType, MVT::v2f32,
/*80338*/       OPC_EmitConvertToTarget, 1,
/*80340*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*80343*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*80351*/     0, /*End of Scope*/
/*80352*/   /*SwitchOpcode*/ 85|128,1/*213*/, TARGET_VAL(ARMISD::VEXT),// ->80569
/*80356*/     OPC_RecordChild0, // #0 = $Vn
/*80357*/     OPC_RecordChild1, // #1 = $Vm
/*80358*/     OPC_RecordChild2, // #2 = $index
/*80359*/     OPC_MoveChild2,
/*80360*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*80363*/     OPC_MoveParent,
/*80364*/     OPC_SwitchType /*9 cases */, 21, MVT::v8i8,// ->80388
/*80367*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80369*/       OPC_EmitConvertToTarget, 2,
/*80371*/       OPC_EmitInteger, MVT::i32, 14, 
/*80374*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80377*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*80388*/     /*SwitchType*/ 21, MVT::v4i16,// ->80411
/*80390*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80392*/       OPC_EmitConvertToTarget, 2,
/*80394*/       OPC_EmitInteger, MVT::i32, 14, 
/*80397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80400*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*80411*/     /*SwitchType*/ 21, MVT::v2i32,// ->80434
/*80413*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80415*/       OPC_EmitConvertToTarget, 2,
/*80417*/       OPC_EmitInteger, MVT::i32, 14, 
/*80420*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80423*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*80434*/     /*SwitchType*/ 21, MVT::v16i8,// ->80457
/*80436*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80438*/       OPC_EmitConvertToTarget, 2,
/*80440*/       OPC_EmitInteger, MVT::i32, 14, 
/*80443*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80446*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*80457*/     /*SwitchType*/ 21, MVT::v8i16,// ->80480
/*80459*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80461*/       OPC_EmitConvertToTarget, 2,
/*80463*/       OPC_EmitInteger, MVT::i32, 14, 
/*80466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80469*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*80480*/     /*SwitchType*/ 21, MVT::v4i32,// ->80503
/*80482*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80484*/       OPC_EmitConvertToTarget, 2,
/*80486*/       OPC_EmitInteger, MVT::i32, 14, 
/*80489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80492*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*80503*/     /*SwitchType*/ 21, MVT::v2i64,// ->80526
/*80505*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80507*/       OPC_EmitConvertToTarget, 2,
/*80509*/       OPC_EmitInteger, MVT::i32, 14, 
/*80512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80515*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*80526*/     /*SwitchType*/ 19, MVT::v2f32,// ->80547
/*80528*/       OPC_EmitConvertToTarget, 2,
/*80530*/       OPC_EmitInteger, MVT::i32, 14, 
/*80533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80536*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd32), 0,
                    MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*80547*/     /*SwitchType*/ 19, MVT::v4f32,// ->80568
/*80549*/       OPC_EmitConvertToTarget, 2,
/*80551*/       OPC_EmitInteger, MVT::i32, 14, 
/*80554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80557*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq32), 0,
                    MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*80568*/     0, // EndSwitchType
/*80569*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCEQ),// ->80814
/*80573*/     OPC_RecordChild0, // #0 = $Vn
/*80574*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->80598
/*80577*/       OPC_CheckChild0Type, MVT::v8i8,
/*80579*/       OPC_RecordChild1, // #1 = $Vm
/*80580*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80582*/       OPC_EmitInteger, MVT::i32, 14, 
/*80585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80588*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80598*/     /*SwitchType*/ 46, MVT::v4i16,// ->80646
/*80600*/       OPC_Scope, 21, /*->80623*/ // 2 children in Scope
/*80602*/         OPC_CheckChild0Type, MVT::v4i16,
/*80604*/         OPC_RecordChild1, // #1 = $Vm
/*80605*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80607*/         OPC_EmitInteger, MVT::i32, 14, 
/*80610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80613*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80623*/       /*Scope*/ 21, /*->80645*/
/*80624*/         OPC_CheckChild0Type, MVT::v4f16,
/*80626*/         OPC_RecordChild1, // #1 = $Vm
/*80627*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*80629*/         OPC_EmitInteger, MVT::i32, 14, 
/*80632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80635*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*80645*/       0, /*End of Scope*/
/*80646*/     /*SwitchType*/ 46, MVT::v2i32,// ->80694
/*80648*/       OPC_Scope, 21, /*->80671*/ // 2 children in Scope
/*80650*/         OPC_CheckChild0Type, MVT::v2i32,
/*80652*/         OPC_RecordChild1, // #1 = $Vm
/*80653*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80655*/         OPC_EmitInteger, MVT::i32, 14, 
/*80658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80661*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80671*/       /*Scope*/ 21, /*->80693*/
/*80672*/         OPC_CheckChild0Type, MVT::v2f32,
/*80674*/         OPC_RecordChild1, // #1 = $Vm
/*80675*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80677*/         OPC_EmitInteger, MVT::i32, 14, 
/*80680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80683*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*80693*/       0, /*End of Scope*/
/*80694*/     /*SwitchType*/ 21, MVT::v16i8,// ->80717
/*80696*/       OPC_CheckChild0Type, MVT::v16i8,
/*80698*/       OPC_RecordChild1, // #1 = $Vm
/*80699*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80701*/       OPC_EmitInteger, MVT::i32, 14, 
/*80704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80707*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80717*/     /*SwitchType*/ 46, MVT::v8i16,// ->80765
/*80719*/       OPC_Scope, 21, /*->80742*/ // 2 children in Scope
/*80721*/         OPC_CheckChild0Type, MVT::v8i16,
/*80723*/         OPC_RecordChild1, // #1 = $Vm
/*80724*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80726*/         OPC_EmitInteger, MVT::i32, 14, 
/*80729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80732*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80742*/       /*Scope*/ 21, /*->80764*/
/*80743*/         OPC_CheckChild0Type, MVT::v8f16,
/*80745*/         OPC_RecordChild1, // #1 = $Vm
/*80746*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*80748*/         OPC_EmitInteger, MVT::i32, 14, 
/*80751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80754*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*80764*/       0, /*End of Scope*/
/*80765*/     /*SwitchType*/ 46, MVT::v4i32,// ->80813
/*80767*/       OPC_Scope, 21, /*->80790*/ // 2 children in Scope
/*80769*/         OPC_CheckChild0Type, MVT::v4i32,
/*80771*/         OPC_RecordChild1, // #1 = $Vm
/*80772*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80774*/         OPC_EmitInteger, MVT::i32, 14, 
/*80777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80780*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80790*/       /*Scope*/ 21, /*->80812*/
/*80791*/         OPC_CheckChild0Type, MVT::v4f32,
/*80793*/         OPC_RecordChild1, // #1 = $Vm
/*80794*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80796*/         OPC_EmitInteger, MVT::i32, 14, 
/*80799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80802*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*80812*/       0, /*End of Scope*/
/*80813*/     0, // EndSwitchType
/*80814*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCEQZ),// ->81039
/*80818*/     OPC_RecordChild0, // #0 = $Vm
/*80819*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->80841
/*80822*/       OPC_CheckChild0Type, MVT::v8i8,
/*80824*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80826*/       OPC_EmitInteger, MVT::i32, 14, 
/*80829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80832*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*80841*/     /*SwitchType*/ 42, MVT::v4i16,// ->80885
/*80843*/       OPC_Scope, 19, /*->80864*/ // 2 children in Scope
/*80845*/         OPC_CheckChild0Type, MVT::v4i16,
/*80847*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80849*/         OPC_EmitInteger, MVT::i32, 14, 
/*80852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80855*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*80864*/       /*Scope*/ 19, /*->80884*/
/*80865*/         OPC_CheckChild0Type, MVT::v4f16,
/*80867*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*80869*/         OPC_EmitInteger, MVT::i32, 14, 
/*80872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80875*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f16:v4i16 DPR:v4f16:$Vm)
/*80884*/       0, /*End of Scope*/
/*80885*/     /*SwitchType*/ 42, MVT::v2i32,// ->80929
/*80887*/       OPC_Scope, 19, /*->80908*/ // 2 children in Scope
/*80889*/         OPC_CheckChild0Type, MVT::v2i32,
/*80891*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80893*/         OPC_EmitInteger, MVT::i32, 14, 
/*80896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80899*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*80908*/       /*Scope*/ 19, /*->80928*/
/*80909*/         OPC_CheckChild0Type, MVT::v2f32,
/*80911*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80913*/         OPC_EmitInteger, MVT::i32, 14, 
/*80916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80919*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*80928*/       0, /*End of Scope*/
/*80929*/     /*SwitchType*/ 19, MVT::v16i8,// ->80950
/*80931*/       OPC_CheckChild0Type, MVT::v16i8,
/*80933*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80935*/       OPC_EmitInteger, MVT::i32, 14, 
/*80938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80941*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*80950*/     /*SwitchType*/ 42, MVT::v8i16,// ->80994
/*80952*/       OPC_Scope, 19, /*->80973*/ // 2 children in Scope
/*80954*/         OPC_CheckChild0Type, MVT::v8i16,
/*80956*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80958*/         OPC_EmitInteger, MVT::i32, 14, 
/*80961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80964*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*80973*/       /*Scope*/ 19, /*->80993*/
/*80974*/         OPC_CheckChild0Type, MVT::v8f16,
/*80976*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*80978*/         OPC_EmitInteger, MVT::i32, 14, 
/*80981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80984*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8f16:v8i16 QPR:v8f16:$Vm)
/*80993*/       0, /*End of Scope*/
/*80994*/     /*SwitchType*/ 42, MVT::v4i32,// ->81038
/*80996*/       OPC_Scope, 19, /*->81017*/ // 2 children in Scope
/*80998*/         OPC_CheckChild0Type, MVT::v4i32,
/*81000*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81002*/         OPC_EmitInteger, MVT::i32, 14, 
/*81005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81008*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*81017*/       /*Scope*/ 19, /*->81037*/
/*81018*/         OPC_CheckChild0Type, MVT::v4f32,
/*81020*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81022*/         OPC_EmitInteger, MVT::i32, 14, 
/*81025*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81028*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*81037*/       0, /*End of Scope*/
/*81038*/     0, // EndSwitchType
/*81039*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCGE),// ->81284
/*81043*/     OPC_RecordChild0, // #0 = $Vn
/*81044*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->81068
/*81047*/       OPC_CheckChild0Type, MVT::v8i8,
/*81049*/       OPC_RecordChild1, // #1 = $Vm
/*81050*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81052*/       OPC_EmitInteger, MVT::i32, 14, 
/*81055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81058*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*81068*/     /*SwitchType*/ 46, MVT::v4i16,// ->81116
/*81070*/       OPC_Scope, 21, /*->81093*/ // 2 children in Scope
/*81072*/         OPC_CheckChild0Type, MVT::v4i16,
/*81074*/         OPC_RecordChild1, // #1 = $Vm
/*81075*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81077*/         OPC_EmitInteger, MVT::i32, 14, 
/*81080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81083*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*81093*/       /*Scope*/ 21, /*->81115*/
/*81094*/         OPC_CheckChild0Type, MVT::v4f16,
/*81096*/         OPC_RecordChild1, // #1 = $Vm
/*81097*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*81099*/         OPC_EmitInteger, MVT::i32, 14, 
/*81102*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81105*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*81115*/       0, /*End of Scope*/
/*81116*/     /*SwitchType*/ 46, MVT::v2i32,// ->81164
/*81118*/       OPC_Scope, 21, /*->81141*/ // 2 children in Scope
/*81120*/         OPC_CheckChild0Type, MVT::v2i32,
/*81122*/         OPC_RecordChild1, // #1 = $Vm
/*81123*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81125*/         OPC_EmitInteger, MVT::i32, 14, 
/*81128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81131*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*81141*/       /*Scope*/ 21, /*->81163*/
/*81142*/         OPC_CheckChild0Type, MVT::v2f32,
/*81144*/         OPC_RecordChild1, // #1 = $Vm
/*81145*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81147*/         OPC_EmitInteger, MVT::i32, 14, 
/*81150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81153*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*81163*/       0, /*End of Scope*/
/*81164*/     /*SwitchType*/ 21, MVT::v16i8,// ->81187
/*81166*/       OPC_CheckChild0Type, MVT::v16i8,
/*81168*/       OPC_RecordChild1, // #1 = $Vm
/*81169*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81171*/       OPC_EmitInteger, MVT::i32, 14, 
/*81174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81177*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*81187*/     /*SwitchType*/ 46, MVT::v8i16,// ->81235
/*81189*/       OPC_Scope, 21, /*->81212*/ // 2 children in Scope
/*81191*/         OPC_CheckChild0Type, MVT::v8i16,
/*81193*/         OPC_RecordChild1, // #1 = $Vm
/*81194*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81196*/         OPC_EmitInteger, MVT::i32, 14, 
/*81199*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81202*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*81212*/       /*Scope*/ 21, /*->81234*/
/*81213*/         OPC_CheckChild0Type, MVT::v8f16,
/*81215*/         OPC_RecordChild1, // #1 = $Vm
/*81216*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*81218*/         OPC_EmitInteger, MVT::i32, 14, 
/*81221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81224*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*81234*/       0, /*End of Scope*/
/*81235*/     /*SwitchType*/ 46, MVT::v4i32,// ->81283
/*81237*/       OPC_Scope, 21, /*->81260*/ // 2 children in Scope
/*81239*/         OPC_CheckChild0Type, MVT::v4i32,
/*81241*/         OPC_RecordChild1, // #1 = $Vm
/*81242*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81244*/         OPC_EmitInteger, MVT::i32, 14, 
/*81247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81250*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*81260*/       /*Scope*/ 21, /*->81282*/
/*81261*/         OPC_CheckChild0Type, MVT::v4f32,
/*81263*/         OPC_RecordChild1, // #1 = $Vm
/*81264*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81266*/         OPC_EmitInteger, MVT::i32, 14, 
/*81269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81272*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*81282*/       0, /*End of Scope*/
/*81283*/     0, // EndSwitchType
/*81284*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VCGEU),// ->81429
/*81288*/     OPC_RecordChild0, // #0 = $Vn
/*81289*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->81313
/*81292*/       OPC_CheckChild0Type, MVT::v8i8,
/*81294*/       OPC_RecordChild1, // #1 = $Vm
/*81295*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81297*/       OPC_EmitInteger, MVT::i32, 14, 
/*81300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81303*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*81313*/     /*SwitchType*/ 21, MVT::v4i16,// ->81336
/*81315*/       OPC_CheckChild0Type, MVT::v4i16,
/*81317*/       OPC_RecordChild1, // #1 = $Vm
/*81318*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81320*/       OPC_EmitInteger, MVT::i32, 14, 
/*81323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81326*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*81336*/     /*SwitchType*/ 21, MVT::v2i32,// ->81359
/*81338*/       OPC_CheckChild0Type, MVT::v2i32,
/*81340*/       OPC_RecordChild1, // #1 = $Vm
/*81341*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81343*/       OPC_EmitInteger, MVT::i32, 14, 
/*81346*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81349*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*81359*/     /*SwitchType*/ 21, MVT::v16i8,// ->81382
/*81361*/       OPC_CheckChild0Type, MVT::v16i8,
/*81363*/       OPC_RecordChild1, // #1 = $Vm
/*81364*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81366*/       OPC_EmitInteger, MVT::i32, 14, 
/*81369*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81372*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*81382*/     /*SwitchType*/ 21, MVT::v8i16,// ->81405
/*81384*/       OPC_CheckChild0Type, MVT::v8i16,
/*81386*/       OPC_RecordChild1, // #1 = $Vm
/*81387*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81389*/       OPC_EmitInteger, MVT::i32, 14, 
/*81392*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81395*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*81405*/     /*SwitchType*/ 21, MVT::v4i32,// ->81428
/*81407*/       OPC_CheckChild0Type, MVT::v4i32,
/*81409*/       OPC_RecordChild1, // #1 = $Vm
/*81410*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81412*/       OPC_EmitInteger, MVT::i32, 14, 
/*81415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81418*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*81428*/     0, // EndSwitchType
/*81429*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCGEZ),// ->81654
/*81433*/     OPC_RecordChild0, // #0 = $Vm
/*81434*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->81456
/*81437*/       OPC_CheckChild0Type, MVT::v8i8,
/*81439*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81441*/       OPC_EmitInteger, MVT::i32, 14, 
/*81444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81447*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*81456*/     /*SwitchType*/ 42, MVT::v4i16,// ->81500
/*81458*/       OPC_Scope, 19, /*->81479*/ // 2 children in Scope
/*81460*/         OPC_CheckChild0Type, MVT::v4i16,
/*81462*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81464*/         OPC_EmitInteger, MVT::i32, 14, 
/*81467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81470*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*81479*/       /*Scope*/ 19, /*->81499*/
/*81480*/         OPC_CheckChild0Type, MVT::v4f16,
/*81482*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*81484*/         OPC_EmitInteger, MVT::i32, 14, 
/*81487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81490*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f16:v4i16 DPR:v4f16:$Vm)
/*81499*/       0, /*End of Scope*/
/*81500*/     /*SwitchType*/ 42, MVT::v2i32,// ->81544
/*81502*/       OPC_Scope, 19, /*->81523*/ // 2 children in Scope
/*81504*/         OPC_CheckChild0Type, MVT::v2i32,
/*81506*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81508*/         OPC_EmitInteger, MVT::i32, 14, 
/*81511*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81514*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*81523*/       /*Scope*/ 19, /*->81543*/
/*81524*/         OPC_CheckChild0Type, MVT::v2f32,
/*81526*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81528*/         OPC_EmitInteger, MVT::i32, 14, 
/*81531*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81534*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*81543*/       0, /*End of Scope*/
/*81544*/     /*SwitchType*/ 19, MVT::v16i8,// ->81565
/*81546*/       OPC_CheckChild0Type, MVT::v16i8,
/*81548*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81550*/       OPC_EmitInteger, MVT::i32, 14, 
/*81553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81556*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*81565*/     /*SwitchType*/ 42, MVT::v8i16,// ->81609
/*81567*/       OPC_Scope, 19, /*->81588*/ // 2 children in Scope
/*81569*/         OPC_CheckChild0Type, MVT::v8i16,
/*81571*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81573*/         OPC_EmitInteger, MVT::i32, 14, 
/*81576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81579*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*81588*/       /*Scope*/ 19, /*->81608*/
/*81589*/         OPC_CheckChild0Type, MVT::v8f16,
/*81591*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*81593*/         OPC_EmitInteger, MVT::i32, 14, 
/*81596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81599*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8f16:v8i16 QPR:v8f16:$Vm)
/*81608*/       0, /*End of Scope*/
/*81609*/     /*SwitchType*/ 42, MVT::v4i32,// ->81653
/*81611*/       OPC_Scope, 19, /*->81632*/ // 2 children in Scope
/*81613*/         OPC_CheckChild0Type, MVT::v4i32,
/*81615*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81617*/         OPC_EmitInteger, MVT::i32, 14, 
/*81620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81623*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*81632*/       /*Scope*/ 19, /*->81652*/
/*81633*/         OPC_CheckChild0Type, MVT::v4f32,
/*81635*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81637*/         OPC_EmitInteger, MVT::i32, 14, 
/*81640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81643*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*81652*/       0, /*End of Scope*/
/*81653*/     0, // EndSwitchType
/*81654*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCLEZ),// ->81879
/*81658*/     OPC_RecordChild0, // #0 = $Vm
/*81659*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->81681
/*81662*/       OPC_CheckChild0Type, MVT::v8i8,
/*81664*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81666*/       OPC_EmitInteger, MVT::i32, 14, 
/*81669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81672*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*81681*/     /*SwitchType*/ 42, MVT::v4i16,// ->81725
/*81683*/       OPC_Scope, 19, /*->81704*/ // 2 children in Scope
/*81685*/         OPC_CheckChild0Type, MVT::v4i16,
/*81687*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81689*/         OPC_EmitInteger, MVT::i32, 14, 
/*81692*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81695*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*81704*/       /*Scope*/ 19, /*->81724*/
/*81705*/         OPC_CheckChild0Type, MVT::v4f16,
/*81707*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*81709*/         OPC_EmitInteger, MVT::i32, 14, 
/*81712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81715*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f16:v4i16 DPR:v4f16:$Vm)
/*81724*/       0, /*End of Scope*/
/*81725*/     /*SwitchType*/ 42, MVT::v2i32,// ->81769
/*81727*/       OPC_Scope, 19, /*->81748*/ // 2 children in Scope
/*81729*/         OPC_CheckChild0Type, MVT::v2i32,
/*81731*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81733*/         OPC_EmitInteger, MVT::i32, 14, 
/*81736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81739*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*81748*/       /*Scope*/ 19, /*->81768*/
/*81749*/         OPC_CheckChild0Type, MVT::v2f32,
/*81751*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81753*/         OPC_EmitInteger, MVT::i32, 14, 
/*81756*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81759*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*81768*/       0, /*End of Scope*/
/*81769*/     /*SwitchType*/ 19, MVT::v16i8,// ->81790
/*81771*/       OPC_CheckChild0Type, MVT::v16i8,
/*81773*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81775*/       OPC_EmitInteger, MVT::i32, 14, 
/*81778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81781*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*81790*/     /*SwitchType*/ 42, MVT::v8i16,// ->81834
/*81792*/       OPC_Scope, 19, /*->81813*/ // 2 children in Scope
/*81794*/         OPC_CheckChild0Type, MVT::v8i16,
/*81796*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81798*/         OPC_EmitInteger, MVT::i32, 14, 
/*81801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81804*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*81813*/       /*Scope*/ 19, /*->81833*/
/*81814*/         OPC_CheckChild0Type, MVT::v8f16,
/*81816*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*81818*/         OPC_EmitInteger, MVT::i32, 14, 
/*81821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81824*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8f16:v8i16 QPR:v8f16:$Vm)
/*81833*/       0, /*End of Scope*/
/*81834*/     /*SwitchType*/ 42, MVT::v4i32,// ->81878
/*81836*/       OPC_Scope, 19, /*->81857*/ // 2 children in Scope
/*81838*/         OPC_CheckChild0Type, MVT::v4i32,
/*81840*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81842*/         OPC_EmitInteger, MVT::i32, 14, 
/*81845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81848*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*81857*/       /*Scope*/ 19, /*->81877*/
/*81858*/         OPC_CheckChild0Type, MVT::v4f32,
/*81860*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81862*/         OPC_EmitInteger, MVT::i32, 14, 
/*81865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81868*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*81877*/       0, /*End of Scope*/
/*81878*/     0, // EndSwitchType
/*81879*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCGT),// ->82124
/*81883*/     OPC_RecordChild0, // #0 = $Vn
/*81884*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->81908
/*81887*/       OPC_CheckChild0Type, MVT::v8i8,
/*81889*/       OPC_RecordChild1, // #1 = $Vm
/*81890*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81892*/       OPC_EmitInteger, MVT::i32, 14, 
/*81895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81898*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*81908*/     /*SwitchType*/ 46, MVT::v4i16,// ->81956
/*81910*/       OPC_Scope, 21, /*->81933*/ // 2 children in Scope
/*81912*/         OPC_CheckChild0Type, MVT::v4i16,
/*81914*/         OPC_RecordChild1, // #1 = $Vm
/*81915*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81917*/         OPC_EmitInteger, MVT::i32, 14, 
/*81920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81923*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*81933*/       /*Scope*/ 21, /*->81955*/
/*81934*/         OPC_CheckChild0Type, MVT::v4f16,
/*81936*/         OPC_RecordChild1, // #1 = $Vm
/*81937*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*81939*/         OPC_EmitInteger, MVT::i32, 14, 
/*81942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81945*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGThd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*81955*/       0, /*End of Scope*/
/*81956*/     /*SwitchType*/ 46, MVT::v2i32,// ->82004
/*81958*/       OPC_Scope, 21, /*->81981*/ // 2 children in Scope
/*81960*/         OPC_CheckChild0Type, MVT::v2i32,
/*81962*/         OPC_RecordChild1, // #1 = $Vm
/*81963*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81965*/         OPC_EmitInteger, MVT::i32, 14, 
/*81968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81971*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*81981*/       /*Scope*/ 21, /*->82003*/
/*81982*/         OPC_CheckChild0Type, MVT::v2f32,
/*81984*/         OPC_RecordChild1, // #1 = $Vm
/*81985*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81987*/         OPC_EmitInteger, MVT::i32, 14, 
/*81990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81993*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*82003*/       0, /*End of Scope*/
/*82004*/     /*SwitchType*/ 21, MVT::v16i8,// ->82027
/*82006*/       OPC_CheckChild0Type, MVT::v16i8,
/*82008*/       OPC_RecordChild1, // #1 = $Vm
/*82009*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82011*/       OPC_EmitInteger, MVT::i32, 14, 
/*82014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82017*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*82027*/     /*SwitchType*/ 46, MVT::v8i16,// ->82075
/*82029*/       OPC_Scope, 21, /*->82052*/ // 2 children in Scope
/*82031*/         OPC_CheckChild0Type, MVT::v8i16,
/*82033*/         OPC_RecordChild1, // #1 = $Vm
/*82034*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82036*/         OPC_EmitInteger, MVT::i32, 14, 
/*82039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82042*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*82052*/       /*Scope*/ 21, /*->82074*/
/*82053*/         OPC_CheckChild0Type, MVT::v8f16,
/*82055*/         OPC_RecordChild1, // #1 = $Vm
/*82056*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*82058*/         OPC_EmitInteger, MVT::i32, 14, 
/*82061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82064*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGThq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGThq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*82074*/       0, /*End of Scope*/
/*82075*/     /*SwitchType*/ 46, MVT::v4i32,// ->82123
/*82077*/       OPC_Scope, 21, /*->82100*/ // 2 children in Scope
/*82079*/         OPC_CheckChild0Type, MVT::v4i32,
/*82081*/         OPC_RecordChild1, // #1 = $Vm
/*82082*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82084*/         OPC_EmitInteger, MVT::i32, 14, 
/*82087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82090*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*82100*/       /*Scope*/ 21, /*->82122*/
/*82101*/         OPC_CheckChild0Type, MVT::v4f32,
/*82103*/         OPC_RecordChild1, // #1 = $Vm
/*82104*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82106*/         OPC_EmitInteger, MVT::i32, 14, 
/*82109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82112*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*82122*/       0, /*End of Scope*/
/*82123*/     0, // EndSwitchType
/*82124*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VCGTU),// ->82269
/*82128*/     OPC_RecordChild0, // #0 = $Vn
/*82129*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->82153
/*82132*/       OPC_CheckChild0Type, MVT::v8i8,
/*82134*/       OPC_RecordChild1, // #1 = $Vm
/*82135*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82137*/       OPC_EmitInteger, MVT::i32, 14, 
/*82140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82143*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*82153*/     /*SwitchType*/ 21, MVT::v4i16,// ->82176
/*82155*/       OPC_CheckChild0Type, MVT::v4i16,
/*82157*/       OPC_RecordChild1, // #1 = $Vm
/*82158*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82160*/       OPC_EmitInteger, MVT::i32, 14, 
/*82163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82166*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*82176*/     /*SwitchType*/ 21, MVT::v2i32,// ->82199
/*82178*/       OPC_CheckChild0Type, MVT::v2i32,
/*82180*/       OPC_RecordChild1, // #1 = $Vm
/*82181*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82183*/       OPC_EmitInteger, MVT::i32, 14, 
/*82186*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82189*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*82199*/     /*SwitchType*/ 21, MVT::v16i8,// ->82222
/*82201*/       OPC_CheckChild0Type, MVT::v16i8,
/*82203*/       OPC_RecordChild1, // #1 = $Vm
/*82204*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82206*/       OPC_EmitInteger, MVT::i32, 14, 
/*82209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82212*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*82222*/     /*SwitchType*/ 21, MVT::v8i16,// ->82245
/*82224*/       OPC_CheckChild0Type, MVT::v8i16,
/*82226*/       OPC_RecordChild1, // #1 = $Vm
/*82227*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82229*/       OPC_EmitInteger, MVT::i32, 14, 
/*82232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82235*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*82245*/     /*SwitchType*/ 21, MVT::v4i32,// ->82268
/*82247*/       OPC_CheckChild0Type, MVT::v4i32,
/*82249*/       OPC_RecordChild1, // #1 = $Vm
/*82250*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82252*/       OPC_EmitInteger, MVT::i32, 14, 
/*82255*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82258*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*82268*/     0, // EndSwitchType
/*82269*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCGTZ),// ->82494
/*82273*/     OPC_RecordChild0, // #0 = $Vm
/*82274*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->82296
/*82277*/       OPC_CheckChild0Type, MVT::v8i8,
/*82279*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82281*/       OPC_EmitInteger, MVT::i32, 14, 
/*82284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82287*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*82296*/     /*SwitchType*/ 42, MVT::v4i16,// ->82340
/*82298*/       OPC_Scope, 19, /*->82319*/ // 2 children in Scope
/*82300*/         OPC_CheckChild0Type, MVT::v4i16,
/*82302*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82304*/         OPC_EmitInteger, MVT::i32, 14, 
/*82307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82310*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*82319*/       /*Scope*/ 19, /*->82339*/
/*82320*/         OPC_CheckChild0Type, MVT::v4f16,
/*82322*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*82324*/         OPC_EmitInteger, MVT::i32, 14, 
/*82327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82330*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f16:v4i16 DPR:v4f16:$Vm)
/*82339*/       0, /*End of Scope*/
/*82340*/     /*SwitchType*/ 42, MVT::v2i32,// ->82384
/*82342*/       OPC_Scope, 19, /*->82363*/ // 2 children in Scope
/*82344*/         OPC_CheckChild0Type, MVT::v2i32,
/*82346*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82348*/         OPC_EmitInteger, MVT::i32, 14, 
/*82351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82354*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*82363*/       /*Scope*/ 19, /*->82383*/
/*82364*/         OPC_CheckChild0Type, MVT::v2f32,
/*82366*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82368*/         OPC_EmitInteger, MVT::i32, 14, 
/*82371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82374*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*82383*/       0, /*End of Scope*/
/*82384*/     /*SwitchType*/ 19, MVT::v16i8,// ->82405
/*82386*/       OPC_CheckChild0Type, MVT::v16i8,
/*82388*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82390*/       OPC_EmitInteger, MVT::i32, 14, 
/*82393*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82396*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*82405*/     /*SwitchType*/ 42, MVT::v8i16,// ->82449
/*82407*/       OPC_Scope, 19, /*->82428*/ // 2 children in Scope
/*82409*/         OPC_CheckChild0Type, MVT::v8i16,
/*82411*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82413*/         OPC_EmitInteger, MVT::i32, 14, 
/*82416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82419*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*82428*/       /*Scope*/ 19, /*->82448*/
/*82429*/         OPC_CheckChild0Type, MVT::v8f16,
/*82431*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*82433*/         OPC_EmitInteger, MVT::i32, 14, 
/*82436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82439*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8f16:v8i16 QPR:v8f16:$Vm)
/*82448*/       0, /*End of Scope*/
/*82449*/     /*SwitchType*/ 42, MVT::v4i32,// ->82493
/*82451*/       OPC_Scope, 19, /*->82472*/ // 2 children in Scope
/*82453*/         OPC_CheckChild0Type, MVT::v4i32,
/*82455*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82457*/         OPC_EmitInteger, MVT::i32, 14, 
/*82460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82463*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*82472*/       /*Scope*/ 19, /*->82492*/
/*82473*/         OPC_CheckChild0Type, MVT::v4f32,
/*82475*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82477*/         OPC_EmitInteger, MVT::i32, 14, 
/*82480*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82483*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*82492*/       0, /*End of Scope*/
/*82493*/     0, // EndSwitchType
/*82494*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCLTZ),// ->82719
/*82498*/     OPC_RecordChild0, // #0 = $Vm
/*82499*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->82521
/*82502*/       OPC_CheckChild0Type, MVT::v8i8,
/*82504*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82506*/       OPC_EmitInteger, MVT::i32, 14, 
/*82509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82512*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*82521*/     /*SwitchType*/ 42, MVT::v4i16,// ->82565
/*82523*/       OPC_Scope, 19, /*->82544*/ // 2 children in Scope
/*82525*/         OPC_CheckChild0Type, MVT::v4i16,
/*82527*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82529*/         OPC_EmitInteger, MVT::i32, 14, 
/*82532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82535*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*82544*/       /*Scope*/ 19, /*->82564*/
/*82545*/         OPC_CheckChild0Type, MVT::v4f16,
/*82547*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*82549*/         OPC_EmitInteger, MVT::i32, 14, 
/*82552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82555*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f16:v4i16 DPR:v4f16:$Vm)
/*82564*/       0, /*End of Scope*/
/*82565*/     /*SwitchType*/ 42, MVT::v2i32,// ->82609
/*82567*/       OPC_Scope, 19, /*->82588*/ // 2 children in Scope
/*82569*/         OPC_CheckChild0Type, MVT::v2i32,
/*82571*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82573*/         OPC_EmitInteger, MVT::i32, 14, 
/*82576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82579*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*82588*/       /*Scope*/ 19, /*->82608*/
/*82589*/         OPC_CheckChild0Type, MVT::v2f32,
/*82591*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82593*/         OPC_EmitInteger, MVT::i32, 14, 
/*82596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82599*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*82608*/       0, /*End of Scope*/
/*82609*/     /*SwitchType*/ 19, MVT::v16i8,// ->82630
/*82611*/       OPC_CheckChild0Type, MVT::v16i8,
/*82613*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82615*/       OPC_EmitInteger, MVT::i32, 14, 
/*82618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82621*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*82630*/     /*SwitchType*/ 42, MVT::v8i16,// ->82674
/*82632*/       OPC_Scope, 19, /*->82653*/ // 2 children in Scope
/*82634*/         OPC_CheckChild0Type, MVT::v8i16,
/*82636*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82638*/         OPC_EmitInteger, MVT::i32, 14, 
/*82641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82644*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*82653*/       /*Scope*/ 19, /*->82673*/
/*82654*/         OPC_CheckChild0Type, MVT::v8f16,
/*82656*/         OPC_CheckPatternPredicate, 37, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*82658*/         OPC_EmitInteger, MVT::i32, 14, 
/*82661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82664*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8f16:v8i16 QPR:v8f16:$Vm)
/*82673*/       0, /*End of Scope*/
/*82674*/     /*SwitchType*/ 42, MVT::v4i32,// ->82718
/*82676*/       OPC_Scope, 19, /*->82697*/ // 2 children in Scope
/*82678*/         OPC_CheckChild0Type, MVT::v4i32,
/*82680*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82682*/         OPC_EmitInteger, MVT::i32, 14, 
/*82685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82688*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*82697*/       /*Scope*/ 19, /*->82717*/
/*82698*/         OPC_CheckChild0Type, MVT::v4f32,
/*82700*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82702*/         OPC_EmitInteger, MVT::i32, 14, 
/*82705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82708*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*82717*/       0, /*End of Scope*/
/*82718*/     0, // EndSwitchType
/*82719*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VTST),// ->82864
/*82723*/     OPC_RecordChild0, // #0 = $Vn
/*82724*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->82748
/*82727*/       OPC_CheckChild0Type, MVT::v8i8,
/*82729*/       OPC_RecordChild1, // #1 = $Vm
/*82730*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82732*/       OPC_EmitInteger, MVT::i32, 14, 
/*82735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82738*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*82748*/     /*SwitchType*/ 21, MVT::v4i16,// ->82771
/*82750*/       OPC_CheckChild0Type, MVT::v4i16,
/*82752*/       OPC_RecordChild1, // #1 = $Vm
/*82753*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82755*/       OPC_EmitInteger, MVT::i32, 14, 
/*82758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82761*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*82771*/     /*SwitchType*/ 21, MVT::v2i32,// ->82794
/*82773*/       OPC_CheckChild0Type, MVT::v2i32,
/*82775*/       OPC_RecordChild1, // #1 = $Vm
/*82776*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82778*/       OPC_EmitInteger, MVT::i32, 14, 
/*82781*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82784*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*82794*/     /*SwitchType*/ 21, MVT::v16i8,// ->82817
/*82796*/       OPC_CheckChild0Type, MVT::v16i8,
/*82798*/       OPC_RecordChild1, // #1 = $Vm
/*82799*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82801*/       OPC_EmitInteger, MVT::i32, 14, 
/*82804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82807*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*82817*/     /*SwitchType*/ 21, MVT::v8i16,// ->82840
/*82819*/       OPC_CheckChild0Type, MVT::v8i16,
/*82821*/       OPC_RecordChild1, // #1 = $Vm
/*82822*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82824*/       OPC_EmitInteger, MVT::i32, 14, 
/*82827*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82830*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*82840*/     /*SwitchType*/ 21, MVT::v4i32,// ->82863
/*82842*/       OPC_CheckChild0Type, MVT::v4i32,
/*82844*/       OPC_RecordChild1, // #1 = $Vm
/*82845*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82847*/       OPC_EmitInteger, MVT::i32, 14, 
/*82850*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82853*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*82863*/     0, // EndSwitchType
/*82864*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::VBSL),// ->82914
/*82867*/     OPC_RecordChild0, // #0 = $src1
/*82868*/     OPC_RecordChild1, // #1 = $Vn
/*82869*/     OPC_RecordChild2, // #2 = $Vm
/*82870*/     OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->82892
/*82873*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82875*/       OPC_EmitInteger, MVT::i32, 14, 
/*82878*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82881*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*82892*/     /*SwitchType*/ 19, MVT::v4i32,// ->82913
/*82894*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82896*/       OPC_EmitInteger, MVT::i32, 14, 
/*82899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82902*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*82913*/     0, // EndSwitchType
/*82914*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::SMAX),// ->83041
/*82917*/     OPC_RecordChild0, // #0 = $Vn
/*82918*/     OPC_RecordChild1, // #1 = $Vm
/*82919*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->82940
/*82922*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82924*/       OPC_EmitInteger, MVT::i32, 14, 
/*82927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82930*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*82940*/     /*SwitchType*/ 18, MVT::v2i32,// ->82960
/*82942*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82944*/       OPC_EmitInteger, MVT::i32, 14, 
/*82947*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82950*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*82960*/     /*SwitchType*/ 18, MVT::v8i16,// ->82980
/*82962*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82964*/       OPC_EmitInteger, MVT::i32, 14, 
/*82967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82970*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*82980*/     /*SwitchType*/ 18, MVT::v4i32,// ->83000
/*82982*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*82984*/       OPC_EmitInteger, MVT::i32, 14, 
/*82987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*82990*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*83000*/     /*SwitchType*/ 18, MVT::v8i8,// ->83020
/*83002*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83004*/       OPC_EmitInteger, MVT::i32, 14, 
/*83007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83010*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*83020*/     /*SwitchType*/ 18, MVT::v16i8,// ->83040
/*83022*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83024*/       OPC_EmitInteger, MVT::i32, 14, 
/*83027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83030*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*83040*/     0, // EndSwitchType
/*83041*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::UMAX),// ->83168
/*83044*/     OPC_RecordChild0, // #0 = $Vn
/*83045*/     OPC_RecordChild1, // #1 = $Vm
/*83046*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->83067
/*83049*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83051*/       OPC_EmitInteger, MVT::i32, 14, 
/*83054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83057*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*83067*/     /*SwitchType*/ 18, MVT::v2i32,// ->83087
/*83069*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83071*/       OPC_EmitInteger, MVT::i32, 14, 
/*83074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83077*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*83087*/     /*SwitchType*/ 18, MVT::v8i16,// ->83107
/*83089*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83091*/       OPC_EmitInteger, MVT::i32, 14, 
/*83094*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83097*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*83107*/     /*SwitchType*/ 18, MVT::v4i32,// ->83127
/*83109*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83111*/       OPC_EmitInteger, MVT::i32, 14, 
/*83114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83117*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*83127*/     /*SwitchType*/ 18, MVT::v8i8,// ->83147
/*83129*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83131*/       OPC_EmitInteger, MVT::i32, 14, 
/*83134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83137*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*83147*/     /*SwitchType*/ 18, MVT::v16i8,// ->83167
/*83149*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83151*/       OPC_EmitInteger, MVT::i32, 14, 
/*83154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83157*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*83167*/     0, // EndSwitchType
/*83168*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::SMIN),// ->83295
/*83171*/     OPC_RecordChild0, // #0 = $Vn
/*83172*/     OPC_RecordChild1, // #1 = $Vm
/*83173*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->83194
/*83176*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83178*/       OPC_EmitInteger, MVT::i32, 14, 
/*83181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83184*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*83194*/     /*SwitchType*/ 18, MVT::v2i32,// ->83214
/*83196*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83198*/       OPC_EmitInteger, MVT::i32, 14, 
/*83201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83204*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*83214*/     /*SwitchType*/ 18, MVT::v8i16,// ->83234
/*83216*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83218*/       OPC_EmitInteger, MVT::i32, 14, 
/*83221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83224*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*83234*/     /*SwitchType*/ 18, MVT::v4i32,// ->83254
/*83236*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83238*/       OPC_EmitInteger, MVT::i32, 14, 
/*83241*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83244*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*83254*/     /*SwitchType*/ 18, MVT::v8i8,// ->83274
/*83256*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83258*/       OPC_EmitInteger, MVT::i32, 14, 
/*83261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83264*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*83274*/     /*SwitchType*/ 18, MVT::v16i8,// ->83294
/*83276*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83278*/       OPC_EmitInteger, MVT::i32, 14, 
/*83281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83284*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*83294*/     0, // EndSwitchType
/*83295*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::UMIN),// ->83422
/*83298*/     OPC_RecordChild0, // #0 = $Vn
/*83299*/     OPC_RecordChild1, // #1 = $Vm
/*83300*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->83321
/*83303*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83305*/       OPC_EmitInteger, MVT::i32, 14, 
/*83308*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83311*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*83321*/     /*SwitchType*/ 18, MVT::v2i32,// ->83341
/*83323*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83325*/       OPC_EmitInteger, MVT::i32, 14, 
/*83328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83331*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*83341*/     /*SwitchType*/ 18, MVT::v8i16,// ->83361
/*83343*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83345*/       OPC_EmitInteger, MVT::i32, 14, 
/*83348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83351*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*83361*/     /*SwitchType*/ 18, MVT::v4i32,// ->83381
/*83363*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83365*/       OPC_EmitInteger, MVT::i32, 14, 
/*83368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83371*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*83381*/     /*SwitchType*/ 18, MVT::v8i8,// ->83401
/*83383*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83385*/       OPC_EmitInteger, MVT::i32, 14, 
/*83388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83391*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*83401*/     /*SwitchType*/ 18, MVT::v16i8,// ->83421
/*83403*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83405*/       OPC_EmitInteger, MVT::i32, 14, 
/*83408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83411*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*83421*/     0, // EndSwitchType
/*83422*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ABS),// ->83542
/*83425*/     OPC_RecordChild0, // #0 = $Vm
/*83426*/     OPC_SwitchType /*6 cases */, 17, MVT::v8i8,// ->83446
/*83429*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83431*/       OPC_EmitInteger, MVT::i32, 14, 
/*83434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83437*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (abs:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*83446*/     /*SwitchType*/ 17, MVT::v4i16,// ->83465
/*83448*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83450*/       OPC_EmitInteger, MVT::i32, 14, 
/*83453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83456*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (abs:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*83465*/     /*SwitchType*/ 17, MVT::v2i32,// ->83484
/*83467*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83469*/       OPC_EmitInteger, MVT::i32, 14, 
/*83472*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83475*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (abs:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*83484*/     /*SwitchType*/ 17, MVT::v16i8,// ->83503
/*83486*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83488*/       OPC_EmitInteger, MVT::i32, 14, 
/*83491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83494*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (abs:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*83503*/     /*SwitchType*/ 17, MVT::v8i16,// ->83522
/*83505*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83507*/       OPC_EmitInteger, MVT::i32, 14, 
/*83510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83513*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (abs:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*83522*/     /*SwitchType*/ 17, MVT::v4i32,// ->83541
/*83524*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83526*/       OPC_EmitInteger, MVT::i32, 14, 
/*83529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83532*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (abs:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*83541*/     0, // EndSwitchType
/*83542*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::CTPOP),// ->83586
/*83545*/     OPC_RecordChild0, // #0 = $Vm
/*83546*/     OPC_SwitchType /*2 cases */, 17, MVT::v8i8,// ->83566
/*83549*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83551*/       OPC_EmitInteger, MVT::i32, 14, 
/*83554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83557*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCNTd), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*83566*/     /*SwitchType*/ 17, MVT::v16i8,// ->83585
/*83568*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83570*/       OPC_EmitInteger, MVT::i32, 14, 
/*83573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83576*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCNTq), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*83585*/     0, // EndSwitchType
/*83586*/   /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SIGN_EXTEND),// ->83649
/*83589*/     OPC_RecordChild0, // #0 = $Vm
/*83590*/     OPC_SwitchType /*3 cases */, 17, MVT::v8i16,// ->83610
/*83593*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83595*/       OPC_EmitInteger, MVT::i32, 14, 
/*83598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83601*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*83610*/     /*SwitchType*/ 17, MVT::v4i32,// ->83629
/*83612*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83614*/       OPC_EmitInteger, MVT::i32, 14, 
/*83617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83620*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*83629*/     /*SwitchType*/ 17, MVT::v2i64,// ->83648
/*83631*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83633*/       OPC_EmitInteger, MVT::i32, 14, 
/*83636*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83639*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*83648*/     0, // EndSwitchType
/*83649*/   /*SwitchOpcode*/ 54, TARGET_VAL(ISD::ANY_EXTEND),// ->83706
/*83652*/     OPC_RecordChild0, // #0 = $Vm
/*83653*/     OPC_SwitchType /*3 cases */, 15, MVT::v8i16,// ->83671
/*83656*/       OPC_EmitInteger, MVT::i32, 14, 
/*83659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83662*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*83671*/     /*SwitchType*/ 15, MVT::v4i32,// ->83688
/*83673*/       OPC_EmitInteger, MVT::i32, 14, 
/*83676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83679*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*83688*/     /*SwitchType*/ 15, MVT::v2i64,// ->83705
/*83690*/       OPC_EmitInteger, MVT::i32, 14, 
/*83693*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83696*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*83705*/     0, // EndSwitchType
/*83706*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ARMISD::VREV64),// ->83861
/*83710*/     OPC_RecordChild0, // #0 = $Vm
/*83711*/     OPC_SwitchType /*8 cases */, 17, MVT::v8i8,// ->83731
/*83714*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83716*/       OPC_EmitInteger, MVT::i32, 14, 
/*83719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83722*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*83731*/     /*SwitchType*/ 17, MVT::v4i16,// ->83750
/*83733*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83735*/       OPC_EmitInteger, MVT::i32, 14, 
/*83738*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83741*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*83750*/     /*SwitchType*/ 17, MVT::v2i32,// ->83769
/*83752*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83754*/       OPC_EmitInteger, MVT::i32, 14, 
/*83757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83760*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*83769*/     /*SwitchType*/ 17, MVT::v16i8,// ->83788
/*83771*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83773*/       OPC_EmitInteger, MVT::i32, 14, 
/*83776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83779*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*83788*/     /*SwitchType*/ 17, MVT::v8i16,// ->83807
/*83790*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83792*/       OPC_EmitInteger, MVT::i32, 14, 
/*83795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83798*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*83807*/     /*SwitchType*/ 17, MVT::v4i32,// ->83826
/*83809*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83811*/       OPC_EmitInteger, MVT::i32, 14, 
/*83814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83817*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*83826*/     /*SwitchType*/ 15, MVT::v2f32,// ->83843
/*83828*/       OPC_EmitInteger, MVT::i32, 14, 
/*83831*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83834*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                    MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*83843*/     /*SwitchType*/ 15, MVT::v4f32,// ->83860
/*83845*/       OPC_EmitInteger, MVT::i32, 14, 
/*83848*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83851*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*83860*/     0, // EndSwitchType
/*83861*/   /*SwitchOpcode*/ 79, TARGET_VAL(ARMISD::VREV32),// ->83943
/*83864*/     OPC_RecordChild0, // #0 = $Vm
/*83865*/     OPC_SwitchType /*4 cases */, 17, MVT::v8i8,// ->83885
/*83868*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83870*/       OPC_EmitInteger, MVT::i32, 14, 
/*83873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83876*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*83885*/     /*SwitchType*/ 17, MVT::v4i16,// ->83904
/*83887*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83889*/       OPC_EmitInteger, MVT::i32, 14, 
/*83892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83895*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*83904*/     /*SwitchType*/ 17, MVT::v16i8,// ->83923
/*83906*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83908*/       OPC_EmitInteger, MVT::i32, 14, 
/*83911*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83914*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*83923*/     /*SwitchType*/ 17, MVT::v8i16,// ->83942
/*83925*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83927*/       OPC_EmitInteger, MVT::i32, 14, 
/*83930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83933*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*83942*/     0, // EndSwitchType
/*83943*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::VREV16),// ->83987
/*83946*/     OPC_RecordChild0, // #0 = $Vm
/*83947*/     OPC_SwitchType /*2 cases */, 17, MVT::v8i8,// ->83967
/*83950*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83952*/       OPC_EmitInteger, MVT::i32, 14, 
/*83955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83958*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*83967*/     /*SwitchType*/ 17, MVT::v16i8,// ->83986
/*83969*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83971*/       OPC_EmitInteger, MVT::i32, 14, 
/*83974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*83977*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*83986*/     0, // EndSwitchType
/*83987*/   /*SwitchOpcode*/ 20, TARGET_VAL(ARMISD::VTBL1),// ->84010
/*83990*/     OPC_RecordChild0, // #0 = $Vn
/*83991*/     OPC_RecordChild1, // #1 = $Vm
/*83992*/     OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*83994*/     OPC_EmitInteger, MVT::i32, 14, 
/*83997*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84000*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBL1), 0,
                  MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtbl1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*84010*/   /*SwitchOpcode*/ 114, TARGET_VAL(ISD::CONCAT_VECTORS),// ->84127
/*84013*/     OPC_RecordChild0, // #0 = $Dn
/*84014*/     OPC_RecordChild1, // #1 = $Dm
/*84015*/     OPC_SwitchType /*5 cases */, 20, MVT::v2i64,// ->84038
/*84018*/       OPC_EmitInteger, MVT::i32, ARM::QPRRegClassID,
/*84021*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*84024*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*84027*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 1, 4, 
                // Src: (concat_vectors:v2i64 DPR:v1i64:$Dn, DPR:v1i64:$Dm) - Complexity = 3
                // Dst: (REG_SEQUENCE:v2i64 QPR:i32, DPR:v1i64:$Dn, dsub_0:i32, DPR:v1i64:$Dm, dsub_1:i32)
/*84038*/     /*SwitchType*/ 20, MVT::v4i32,// ->84060
/*84040*/       OPC_EmitInteger, MVT::i32, ARM::QPRRegClassID,
/*84043*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*84046*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*84049*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 1, 4, 
                // Src: (concat_vectors:v4i32 DPR:v2i32:$Dn, DPR:v2i32:$Dm) - Complexity = 3
                // Dst: (REG_SEQUENCE:v4i32 QPR:i32, DPR:v2i32:$Dn, dsub_0:i32, DPR:v2i32:$Dm, dsub_1:i32)
/*84060*/     /*SwitchType*/ 20, MVT::v8i16,// ->84082
/*84062*/       OPC_EmitInteger, MVT::i32, ARM::QPRRegClassID,
/*84065*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*84068*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*84071*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 1, 4, 
                // Src: (concat_vectors:v8i16 DPR:v4i16:$Dn, DPR:v4i16:$Dm) - Complexity = 3
                // Dst: (REG_SEQUENCE:v8i16 QPR:i32, DPR:v4i16:$Dn, dsub_0:i32, DPR:v4i16:$Dm, dsub_1:i32)
/*84082*/     /*SwitchType*/ 20, MVT::v16i8,// ->84104
/*84084*/       OPC_EmitInteger, MVT::i32, ARM::QPRRegClassID,
/*84087*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*84090*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*84093*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 1, 4, 
                // Src: (concat_vectors:v16i8 DPR:v8i8:$Dn, DPR:v8i8:$Dm) - Complexity = 3
                // Dst: (REG_SEQUENCE:v16i8 QPR:i32, DPR:v8i8:$Dn, dsub_0:i32, DPR:v8i8:$Dm, dsub_1:i32)
/*84104*/     /*SwitchType*/ 20, MVT::v4f32,// ->84126
/*84106*/       OPC_EmitInteger, MVT::i32, ARM::QPRRegClassID,
/*84109*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*84112*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*84115*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 1, 4, 
                // Src: (concat_vectors:v4f32 DPR:v2f32:$Dn, DPR:v2f32:$Dm) - Complexity = 3
                // Dst: (REG_SEQUENCE:v4f32 QPR:i32, DPR:v2f32:$Dn, dsub_0:i32, DPR:v2f32:$Dm, dsub_1:i32)
/*84126*/     0, // EndSwitchType
/*84127*/   /*SwitchOpcode*/ 43|128,2/*299*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->84430
/*84131*/     OPC_RecordChild0, // #0 = $src
/*84132*/     OPC_Scope, 98|128,1/*226*/, /*->84361*/ // 3 children in Scope
/*84135*/       OPC_CheckChild0Type, MVT::i32,
/*84137*/       OPC_SwitchType /*6 cases */, 26, MVT::v8i8,// ->84166
/*84140*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*84146*/         OPC_EmitInteger, MVT::i32, 0, 
/*84149*/         OPC_EmitInteger, MVT::i32, 14, 
/*84152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84155*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi8), 0,
                      MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*84166*/       /*SwitchType*/ 26, MVT::v4i16,// ->84194
/*84168*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*84174*/         OPC_EmitInteger, MVT::i32, 0, 
/*84177*/         OPC_EmitInteger, MVT::i32, 14, 
/*84180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84183*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi16), 0,
                      MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*84194*/       /*SwitchType*/ 26, MVT::v2i32,// ->84222
/*84196*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*84202*/         OPC_EmitInteger, MVT::i32, 0, 
/*84205*/         OPC_EmitInteger, MVT::i32, 14, 
/*84208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84211*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*84222*/       /*SwitchType*/ 44, MVT::v16i8,// ->84268
/*84224*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*84230*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*84236*/         OPC_EmitInteger, MVT::i32, 0, 
/*84239*/         OPC_EmitInteger, MVT::i32, 14, 
/*84242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84245*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi8), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*84256*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*84259*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*84268*/       /*SwitchType*/ 44, MVT::v8i16,// ->84314
/*84270*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*84276*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*84282*/         OPC_EmitInteger, MVT::i32, 0, 
/*84285*/         OPC_EmitInteger, MVT::i32, 14, 
/*84288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84291*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi16), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*84302*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*84305*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*84314*/       /*SwitchType*/ 44, MVT::v4i32,// ->84360
/*84316*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*84322*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*84328*/         OPC_EmitInteger, MVT::i32, 0, 
/*84331*/         OPC_EmitInteger, MVT::i32, 14, 
/*84334*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84337*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*84348*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*84351*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*84360*/       0, // EndSwitchType
/*84361*/     /*Scope*/ 44, /*->84406*/
/*84362*/       OPC_CheckChild0Type, MVT::f32,
/*84364*/       OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->84385
/*84367*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*84373*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*84376*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*84385*/       /*SwitchType*/ 18, MVT::v4f32,// ->84405
/*84387*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*84393*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*84396*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*84405*/       0, // EndSwitchType
/*84406*/     /*Scope*/ 22, /*->84429*/
/*84407*/       OPC_CheckChild0Type, MVT::f64,
/*84409*/       OPC_CheckType, MVT::v2f64,
/*84411*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*84417*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*84420*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*84429*/     0, /*End of Scope*/
/*84430*/   /*SwitchOpcode*/ 39, TARGET_VAL(ARMISD::VTBL2),// ->84472
/*84433*/     OPC_RecordChild0, // #0 = $Vn0
/*84434*/     OPC_RecordChild1, // #1 = $Vn1
/*84435*/     OPC_RecordChild2, // #2 = $Vm
/*84436*/     OPC_EmitInteger, MVT::i32, ARM::DPairRegClassID,
/*84439*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*84442*/     OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*84445*/     OPC_EmitNode1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                  MVT::v16i8, 5/*#Ops*/, 3, 0, 4, 1, 5,  // Results = #6
/*84456*/     OPC_EmitInteger, MVT::i32, 14, 
/*84459*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84462*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBL2), 0,
                  MVT::v8i8, 4/*#Ops*/, 6, 2, 7, 8, 
              // Src: (NEONvtbl2:v8i8 v8i8:v8i8:$Vn0, v8i8:v8i8:$Vn1, v8i8:v8i8:$Vm) - Complexity = 3
              // Dst: (VTBL2:v8i8 (REG_SEQUENCE:v16i8 DPair:i32, v8i8:v8i8:$Vn0, dsub_0:i32, v8i8:v8i8:$Vn1, dsub_1:i32), v8i8:v8i8:$Vm)
/*84472*/   /*SwitchOpcode*/ 46, TARGET_VAL(ARMISD::VMOVFPIMM),// ->84521
/*84475*/     OPC_RecordChild0, // #0 = $SIMM
/*84476*/     OPC_MoveChild0,
/*84477*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*84480*/     OPC_MoveParent,
/*84481*/     OPC_SwitchType /*2 cases */, 17, MVT::v2f32,// ->84501
/*84484*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*84486*/       OPC_EmitInteger, MVT::i32, 14, 
/*84489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84492*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2f32), 0,
                    MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*84501*/     /*SwitchType*/ 17, MVT::v4f32,// ->84520
/*84503*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*84505*/       OPC_EmitInteger, MVT::i32, 14, 
/*84508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*84511*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4f32), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*84520*/     0, // EndSwitchType
/*84521*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 84523 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 830
  // #OPC_RecordNode                     = 51
  // #OPC_RecordChild                    = 2461
  // #OPC_RecordMemRef                   = 13
  // #OPC_CaptureGlueInput               = 12
  // #OPC_MoveChild                      = 1304
  // #OPC_MoveParent                     = 1876
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 116
  // #OPC_CheckPatternPredicate          = 2523
  // #OPC_CheckPredicate                 = 813
  // #OPC_CheckOpcode                    = 1160
  // #OPC_SwitchOpcode                   = 67
  // #OPC_CheckType                      = 1044
  // #OPC_SwitchType                     = 266
  // #OPC_CheckChildType                 = 1351
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 393
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 44
  // #OPC_CheckComplexPat                = 476
  // #OPC_CheckAndImm                    = 82
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2726
  // #OPC_EmitStringInteger              = 238
  // #OPC_EmitRegister                   = 2782
  // #OPC_EmitConvertToTarget            = 835
  // #OPC_EmitMergeInputChains           = 484
  // #OPC_EmitCopyToReg                  = 24
  // #OPC_EmitNode                       = 526
  // #OPC_EmitNodeXForm                  = 223
  // #OPC_CompleteMatch                  = 97
  // #OPC_MorphNodeTo                    = 2694

  #undef TARGET_VAL
  SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}
bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb());
  case 1: return (Subtarget->isThumb2());
  case 2: return (Subtarget->hasDSP()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (Subtarget->hasNEON());
  case 8: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 9: return (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 10: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 11: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 12: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 13: return (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb());
  case 14: return (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 15: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2());
  case 16: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2());
  case 17: return (Subtarget->hasVFP2());
  case 18: return (MF->getDataLayout().isLittleEndian());
  case 19: return (MF->getDataLayout().isBigEndian());
  case 20: return (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops());
  case 21: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 22: return (Subtarget->isThumb()) && (Subtarget->isTargetWindows());
  case 23: return (Subtarget->isThumb());
  case 24: return (Subtarget->hasV6MOps()) && (Subtarget->isThumb());
  case 25: return (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 26: return (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb());
  case 27: return (Subtarget->hasDataBarrier()) && (Subtarget->isThumb());
  case 28: return (Subtarget->hasV6KOps()) && (!Subtarget->isThumb());
  case 29: return (Subtarget->hasV7Clrex()) && (Subtarget->isThumb());
  case 30: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 31: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 32: return (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 33: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb());
  case 34: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2());
  case 35: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb());
  case 36: return (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps());
  case 37: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON());
  case 38: return (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops());
  case 39: return (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 40: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 41: return (Subtarget->hasFP16()) && (Subtarget->hasNEON());
  case 42: return (Subtarget->hasFPARMv8());
  case 43: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8());
  case 44: return (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb());
  case 45: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 46: return (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 47: return (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb());
  case 48: return (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2());
  case 49: return (Subtarget->hasV5TOps()) && (!Subtarget->isThumb());
  case 50: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 51: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 52: return (Subtarget->isThumb1Only());
  case 53: return (!Subtarget->isMClass()) && (Subtarget->isThumb2());
  case 54: return (Subtarget->hasV5TOps()) && (Subtarget->isThumb());
  case 55: return (Subtarget->hasV4TOps()) && (!Subtarget->isThumb());
  case 56: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 57: return (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb());
  case 58: return (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 59: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 60: return (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasVFP2());
  case 61: return (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32());
  case 62: return (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasNEON());
  case 63: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 64: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 65: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 66: return (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb());
  case 67: return (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb());
  case 68: return (Subtarget->hasDivideInThumbMode()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb());
  case 69: return (!Subtarget->isTargetWindows()) && (Subtarget->isThumb());
  case 70: return (Subtarget->hasVFP2()) && (Subtarget->preferVMOVSR() ||!Subtarget->useNEONForSinglePrecisionFP());
  case 71: return (!Subtarget->preferVMOVSR() &&Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON());
  case 72: return (Subtarget->hasVFP2()) && (!Subtarget->isThumb());
  case 73: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 74: return (Subtarget->hasVFP2()) && (Subtarget->isThumb2());
  case 75: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 76: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 77: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 78: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 79: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 80: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 81: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 82: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 83: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 84: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 85: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 86: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 87: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 88: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4());
  case 89: return (Subtarget->hasVFP4());
  case 90: return (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath());
  case 91: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 92: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3());
  case 93: return (Subtarget->hasVFP3());
  case 94: return (Subtarget->hasZeroCycleZeroing());
  case 95: return (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON());
  case 96: return (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 1: { 
    // Predicate_pkh_asr_amt
    // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 2: { 
    // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 3: { 
    // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 4: { 
    // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 5: { 
    // Predicate_lo16AllZero
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 6: { 
    // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 7: { 
    // Predicate_mod_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 8: { 
    // Predicate_t2_so_imm_not
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 9: { 
    // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 10: { 
    // Predicate_rot_imm
    auto *N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 11: { 
    // Predicate_imm8_or_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 8 || Imm == 16;
  }
  case 12: { 
    // Predicate_sext_16_node
    SDNode *N = Node;

  if (CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17)
    return true;

  if (N->getOpcode() != ISD::SRA)
    return false;
  if (N->getOperand(0).getOpcode() != ISD::SHL)
    return false;

  auto *ShiftVal = dyn_cast<ConstantSDNode>(N->getOperand(1));
  if (!ShiftVal || ShiftVal->getZExtValue() != 16)
    return false;

  ShiftVal = dyn_cast<ConstantSDNode>(N->getOperand(0)->getOperand(1));
  if (!ShiftVal || ShiftVal->getZExtValue() != 16)
    return false;

  return true;

  }
  case 13: { 
    // Predicate_imm1_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 14: { 
    // Predicate_mod_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 15: { 
    // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 16: { 
    // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 17: { 
    // Predicate_imm0_7_neg
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 18: { 
    // Predicate_imm8_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 19: { 
    // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 20: { 
    // Predicate_t2_so_imm_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm && ARM_AM::getT2SOImmVal(-(uint32_t)Imm) != -1;

  }
  case 21: { 
    // Predicate_imm0_4095_neg
    auto *N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 22: { 
    // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 23: { 
    // Predicate_ldrex_1
    // Predicate_ldaex_1
    // Predicate_strex_1
    // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { 
    // Predicate_ldrex_2
    // Predicate_ldaex_2
    // Predicate_strex_2
    // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { 
    // Predicate_mod_imm_not
    auto *N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 26: { 
    // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 27: { 
    // Predicate_t2_so_imm_notSext
    auto *N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 28: { 
    // Predicate_bf_inv_mask_imm
    auto *N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 29: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 30: { 
    // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 31: { 
    // Predicate_extloadi16
    // Predicate_zextloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 32: { 
    // Predicate_imm_sr
    auto *N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 33: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 34: { 
    // Predicate_truncstore
    // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 35: { 
    // Predicate_truncstorei16
    // Predicate_post_truncsti16
    // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 36: { 
    // Predicate_post_truncst
    // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 37: { 
    // Predicate_post_truncsti8
    // Predicate_truncstorei8
    // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 38: { 
    // Predicate_istore
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { 
    // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 40: { 
    // Predicate_pre_store
    // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 41: { 
    // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 42: { 
    // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 43: { 
    // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 44: { 
    // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 45: { 
    // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 46: { 
    // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 47: { 
    // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 48: { 
    // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 49: { 
    // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 50: { 
    // Predicate_imm1_32
    auto *N = cast<ConstantSDNode>(Node);

   uint64_t Imm = N->getZExtValue();
   return Imm > 0 && Imm <= 32;
 
  }
  case 51: { 
    // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 52: { 
    // Predicate_imm1_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return Imm > 0 && Imm <= 16;
  
  }
  case 53: { 
    // Predicate_and_su
    // Predicate_xor_su
    // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 54: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 55: { 
    // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 56: { 
    // Predicate_zextloadi8
    // Predicate_sextloadi8
    // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 57: { 
    // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 58: { 
    // Predicate_zextloadi1
    // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 59: { 
    // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 60: { 
    // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 61: { 
    // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 62: { 
    // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 63: { 
    // Predicate_extloadvi8
    // Predicate_zextloadvi8
    // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 64: { 
    // Predicate_extloadvi16
    // Predicate_zextloadvi16
    // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 65: { 
    // Predicate_extloadvi32
    // Predicate_zextloadvi32
    // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 66: { 
    // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 67: { 
    // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 68: { 
    // Predicate_strex_4
    // Predicate_stlex_4
    // Predicate_ldrex_4
    // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 69: { 
    // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 70: { 
    // Predicate_atomic_load_acquire_8
    // Predicate_atomic_load_acquire_16
    // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAcquireOrStronger(Ordering);

  }
  case 71: { 
    // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 72: { 
    // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 73: { 
    // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 74: { 
    // Predicate_atomic_store_release_8
    // Predicate_atomic_store_release_16
    // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isReleaseOrStronger(Ordering);

  }
  case 75: { 
    // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 76: { 
    // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 77: { 
    // Predicate_lo5AllOne
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 78: { 
    // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 79: { 
    // Predicate_imm0_255_not
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 80: { 
    // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 81: { 
    // Predicate_arm_i32imm
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 82: { 
    // Predicate_thumb_immshifted
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 83: { 
    // Predicate_imm0_255_comp
    auto *N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 84: { 
    // Predicate_imm256_510
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 256 && Imm < 511;

  }
  case 85: { 
    // Predicate_fadd_mlx
    // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 86: { 
    // Predicate_vfp_f64imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 87: { 
    // Predicate_vfp_f32imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 88: { 
    // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 89: { 
    // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 90: { 
    // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 91: { 
    // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
  return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+3);
  return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 2:
    Result.resize(NextRes+2);
  return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
  return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
  return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
  return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
  return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
  return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
  return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
  return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
  return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
  return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
  return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
  return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
  return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
  return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
  return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
  return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
  return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
  return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
  return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
  return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
  return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
  return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
  return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
  return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+3);
  return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 29:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, SDLoc(N),
                                   MVT::i32);

  }
  case 1: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 2: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, SDLoc(N), MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, SDLoc(N), MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, SDLoc(N), MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, SDLoc(N), MVT::i32);
  }

  }
  case 3: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 4: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 5: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, SDLoc(N), MVT::i32);

  }
  case 7: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, SDLoc(N),
                                   MVT::i32);

  }
  case 8: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, SDLoc(N), MVT::i32);

  }
  case 9: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 10: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, SDLoc(N), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), SDLoc(N), MVT::i32);

  }
  case 12: {  // imm1_32_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((int)N->getZExtValue() - 1, SDLoc(N),
                                   MVT::i32);

  }
  case 13: {  // imm1_16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((int)N->getZExtValue() - 1, SDLoc(N),
                                   MVT::i32);

  }
  case 14: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, SDLoc(N),
                                   MVT::i32);

  }
  case 15: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, SDLoc(N), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 17: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 18: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 19: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 20: {  // thumb_imm256_510_addend
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() - 255, SDLoc(N), MVT::i32);

  }
  case 21: {  // anonymous_5224
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  case 22: {  // anonymous_5223
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  }
}

