Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Oct 22 21:42:46 2025
| Host         : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 1 -file reports/hls_28_10_util_hier.rpt
| Design       : myproject
| Device       : xcvu13pfhga2104-3
| Design State : Routed
--------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------+---------------------------------------------------------------+------------+------------+---------+-------+--------+--------+--------+------+--------------+
|                                  Instance                                  |                             Module                            | Total LUTs | Logic LUTs | LUTRAMs |  SRLs |   FFs  | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+----------------------------------------------------------------------------+---------------------------------------------------------------+------------+------------+---------+-------+--------+--------+--------+------+--------------+
| myproject                                                                  |                                                         (top) |     146586 |     100233 |       0 | 46353 | 166047 |      0 |      4 |    0 |         4826 |
|   (myproject)                                                              |                                                         (top) |       1935 |       1935 |       0 |     0 |   7541 |      0 |      3 |    0 |            0 |
|   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_227 | dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 |      34203 |      23804 |       0 | 10399 |  38252 |      0 |      0 |    0 |         1258 |
|   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2_fu_191 | dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 |      32974 |      24244 |       0 |  8730 |  39366 |      0 |      0 |    0 |         1366 |
|   grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_123 | dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s |      72244 |      46956 |       0 | 25288 |  73544 |      0 |      0 |    0 |         2008 |
|   grp_dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0_fu_233          |          dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 |       5192 |       3256 |       0 |  1936 |   7180 |      0 |      0 |    0 |          189 |
|   grp_softmax_latency_ap_fixed_ap_fixed_softmax_config16_s_fu_409          |          softmax_latency_ap_fixed_ap_fixed_softmax_config16_s |         38 |         38 |       0 |     0 |    164 |      0 |      1 |    0 |            5 |
+----------------------------------------------------------------------------+---------------------------------------------------------------+------------+------------+---------+-------+--------+--------+--------+------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


