xload _0_0cell_0_0gcelem2x0
box 0 0 88 48
label prboundary
box 77 21 82 22
paint polysilicon
box 78 22 78 22
label "out" right polysilicon
box 73 12 74 15
paint ndiffusion
box 74 13 74 13
label "#7" right ndiffusion
box 77 17 82 18
paint polysilicon
box 78 18 78 18
label "out" right polysilicon
box 81 18 82 21
paint polysilicon
box 82 19 82 19
label "out" right polysilicon
box 58 34 60 43
paint polysilicon
box 59 35 59 35
label "in(0)" right polysilicon
box 70 12 73 15
paint ndiffusion
box 71 13 71 13
label "#7" right ndiffusion
box 78 18 81 21
paint polysilicon
box 79 19 79 19
label "out" right polysilicon
box 73 24 74 27
paint pdiffusion
box 74 25 74 25
label "#7" right pdiffusion
box 40 36 41 38
paint polysilicon
box 41 37 41 37
label "in(1)" right polysilicon
box 40 38 55 39
paint polysilicon
box 41 39 41 39
label "in(1)" right polysilicon
box 65 8 69 10
paint polysilicon
box 66 9 66 9
label "out" right polysilicon
box 69 10 74 12
paint ndiffusion
box 70 11 70 11
label "#7" right ndiffusion
box 69 12 70 15
paint ndiffusion
box 70 13 70 13
label "#7" right ndiffusion
box 69 15 74 16
paint ndiffusion
box 70 16 70 16
label "#7" right ndiffusion
box 64 12 65 15
paint ndiffusion
box 65 13 65 13
label "GND" right ndiffusion
box 65 16 69 18
paint polysilicon
box 66 17 66 17
label "out" right polysilicon
box 65 18 78 21
paint polysilicon
box 66 19 66 19
label "out" right polysilicon
box 65 21 69 23
paint polysilicon
box 66 22 66 22
label "out" right polysilicon
box 70 24 73 27
paint pdiffusion
box 71 25 71 25
label "#7" right pdiffusion
box 53 34 55 36
paint polysilicon
box 54 35 54 35
label "in(1)" right polysilicon
box 37 36 40 39
paint polysilicon
box 38 37 38 37
label "in(1)" right polysilicon
box 65 10 69 16
paint ntransistor
box 66 11 66 11
label "out" right ntransistor
box 61 12 64 15
paint ndiffusion
box 62 13 62 13
label "GND" right ndiffusion
box 69 23 74 24
paint pdiffusion
box 70 24 70 24
label "#7" right pdiffusion
box 69 24 70 27
paint pdiffusion
box 70 25 70 25
label "#7" right pdiffusion
box 69 27 74 33
paint pdiffusion
box 70 28 70 28
label "#7" right pdiffusion
box 64 24 65 27
paint pdiffusion
box 65 25 65 25
label "Vdd" right pdiffusion
box 65 33 69 35
paint polysilicon
box 66 34 66 34
label "out" right polysilicon
box 51 36 55 38
paint polysilicon
box 52 37 52 37
label "in(1)" right polysilicon
box 36 35 41 36
paint polysilicon
box 37 36 37 36
label "in(1)" right polysilicon
box 36 36 37 39
paint polysilicon
box 37 37 37 37
label "in(1)" right polysilicon
box 60 8 64 10
paint ndiffusion
box 61 9 61 9
label "GND" right ndiffusion
box 60 10 65 12
paint ndiffusion
box 61 11 61 11
label "GND" right ndiffusion
box 60 12 61 15
paint ndiffusion
box 61 13 61 13
label "GND" right ndiffusion
box 60 15 65 16
paint ndiffusion
box 61 16 61 16
label "GND" right ndiffusion
box 58 16 60 23
paint polysilicon
box 59 17 59 17
label "in(0)" right polysilicon
box 65 23 69 33
paint ptransistor
box 66 24 66 24
label "out" right ptransistor
box 61 24 64 27
paint pdiffusion
box 62 25 62 25
label "Vdd" right pdiffusion
box 49 29 53 34
paint pdiffusion
box 50 30 50 30
label "out" right pdiffusion
box 58 8 60 16
paint ntransistor
box 59 9 59 9
label "in(0)" right ntransistor
box 60 23 65 24
paint pdiffusion
box 61 24 61 24
label "Vdd" right pdiffusion
box 60 24 61 27
paint pdiffusion
box 61 25 61 25
label "Vdd" right pdiffusion
box 60 27 65 33
paint pdiffusion
box 61 28 61 28
label "Vdd" right pdiffusion
box 60 33 64 34
paint pdiffusion
box 61 34 61 34
label "Vdd" right pdiffusion
box 28 35 32 36
paint polysilicon
box 29 36 29 36
label "#7" right polysilicon
box 28 36 29 38
paint polysilicon
box 29 37 29 37
label "#7" right polysilicon
box 55 8 58 16
paint ndiffusion
box 53 16 55 23
paint polysilicon
box 54 17 54 17
label "in(1)" right polysilicon
box 58 23 60 34
paint ptransistor
box 59 24 59 24
label "in(0)" right ptransistor
box 44 29 46 30
paint polysilicon
box 45 30 45 30
label "#7" right polysilicon
box 25 35 28 38
paint polysilicon
box 26 36 26 36
label "#7" right polysilicon
box 58 6 60 8
paint polysilicon
box 59 7 59 7
label "in(0)" right polysilicon
box 53 8 55 16
paint ntransistor
box 54 9 54 9
label "in(1)" right ntransistor
box 51 12 53 15
paint ndiffusion
box 52 13 52 13
label "out" right ndiffusion
box 55 23 58 34
paint pdiffusion
box 51 24 53 27
paint pdiffusion
box 52 25 52 25
label "out" right pdiffusion
box 24 34 32 35
paint polysilicon
box 25 35 25 35
label "#7" right polysilicon
box 24 35 25 38
paint polysilicon
box 25 36 25 36
label "#7" right polysilicon
box 36 39 55 40
paint polysilicon
box 37 40 37 40
label "in(1)" right polysilicon
box 49 8 53 10
paint ndiffusion
box 50 9 50 9
label "out" right ndiffusion
box 48 12 51 15
paint ndiffusion
box 49 13 49 13
label "out" right ndiffusion
box 53 23 55 34
paint ptransistor
box 54 24 54 24
label "in(1)" right ptransistor
box 48 24 51 27
paint pdiffusion
box 49 25 49 25
label "out" right pdiffusion
box 53 6 55 8
paint polysilicon
box 54 7 54 7
label "in(1)" right polysilicon
box 24 3 25 6
paint polysilicon
box 25 4 25 4
label "Vdd" right polysilicon
box 30 7 35 8
paint polysilicon
box 31 8 31 8
label "Vdd" right polysilicon
box 46 10 53 12
paint ndiffusion
box 47 11 47 11
label "out" right ndiffusion
box 46 12 48 15
paint ndiffusion
box 47 13 47 13
label "out" right ndiffusion
box 46 15 53 16
paint ndiffusion
box 47 16 47 16
label "out" right ndiffusion
box 46 23 53 24
paint pdiffusion
box 47 24 47 24
label "out" right pdiffusion
box 46 24 48 27
paint pdiffusion
box 47 25 47 25
label "out" right pdiffusion
box 46 27 53 29
paint pdiffusion
box 47 28 47 28
label "out" right pdiffusion
box 30 30 46 32
paint polysilicon
box 31 31 31 31
label "#7" right polysilicon
box 30 32 32 34
paint polysilicon
box 31 33 31 33
label "#7" right polysilicon
box 20 33 21 36
paint polysilicon
box 21 34 21 34
label "GND" right polysilicon
box 24 38 29 39
paint polysilicon
box 25 39 25 39
label "#7" right polysilicon
box 21 3 24 6
paint polysilicon
box 22 4 22 4
label "Vdd" right polysilicon
box 44 8 46 10
paint polysilicon
box 45 9 45 9
label "#7" right polysilicon
box 44 10 46 16
paint ntransistor
box 45 11 45 11
label "#7" right ntransistor
box 44 16 46 23
paint polysilicon
box 45 17 45 17
label "#7" right polysilicon
box 44 23 46 29
paint ptransistor
box 45 24 45 24
label "#7" right ptransistor
box 17 33 20 36
paint polysilicon
box 18 34 18 34
label "GND" right polysilicon
box 20 2 25 3
paint polysilicon
box 21 3 21 3
label "Vdd" right polysilicon
box 20 3 21 6
paint polysilicon
box 21 4 21 4
label "Vdd" right polysilicon
box 20 6 25 8
paint polysilicon
box 21 7 21 7
label "Vdd" right polysilicon
box 41 10 44 16
paint ndiffusion
box 12 12 13 15
paint ndiffusion
box 13 13 13 13
label "GND" right ndiffusion
box 27 23 44 29
paint pdiffusion
box 12 24 13 27
paint pdiffusion
box 13 25 13 25
label "Vdd" right pdiffusion
box 16 31 21 33
paint polysilicon
box 17 32 17 32
label "GND" right polysilicon
box 16 33 17 36
paint polysilicon
box 17 34 17 34
label "GND" right polysilicon
box 16 36 21 37
paint polysilicon
box 17 37 17 37
label "GND" right polysilicon
box 12 37 13 40
paint polysilicon
box 13 38 13 38
label "in(0)" right polysilicon
box 13 8 41 10
paint polysilicon
box 14 9 14 9
label "Vdd" right polysilicon
box 13 10 41 16
paint ntransistor
box 14 11 14 11
label "Vdd" right ntransistor
box 9 12 12 15
paint ndiffusion
box 10 13 10 13
label "GND" right ndiffusion
box 13 16 41 18
paint polysilicon
box 14 17 14 17
label "Vdd" right polysilicon
box 13 21 27 23
paint polysilicon
box 14 22 14 22
label "GND" right polysilicon
box 13 23 27 29
paint ptransistor
box 14 24 14 24
label "GND" right ptransistor
box 9 24 12 27
paint pdiffusion
box 10 25 10 25
label "Vdd" right pdiffusion
box 13 29 27 31
paint polysilicon
box 14 30 14 30
label "GND" right polysilicon
box 9 37 12 40
paint polysilicon
box 10 38 10 38
label "in(0)" right polysilicon
box 8 10 13 12
paint ndiffusion
box 9 11 9 11
label "GND" right ndiffusion
box 8 12 9 15
paint ndiffusion
box 9 13 9 13
label "GND" right ndiffusion
box 8 15 13 16
paint ndiffusion
box 9 16 9 16
label "GND" right ndiffusion
box 8 23 13 24
paint pdiffusion
box 9 24 9 24
label "Vdd" right pdiffusion
box 8 24 9 27
paint pdiffusion
box 9 25 9 25
label "Vdd" right pdiffusion
box 8 27 13 29
paint pdiffusion
box 9 28 9 28
label "Vdd" right pdiffusion
box 8 36 13 37
paint polysilicon
box 9 37 9 37
label "in(0)" right polysilicon
box 8 37 9 40
paint polysilicon
box 9 38 9 38
label "in(0)" right polysilicon
box 8 40 13 43
paint polysilicon
box 9 41 9 41
label "in(0)" right polysilicon
box 8 43 60 45
paint polysilicon
box 9 44 9 44
label "in(0)" right polysilicon
box 78 18 81 21
paint pc
box 79 19 79 19
label "out" right pc
box 70 12 73 15
paint ndc
box 71 13 71 13
label "#7" right ndc
box 70 24 73 27
paint pdc
box 71 25 71 25
label "#7" right pdc
box 37 36 40 39
paint pc
box 38 37 38 37
label "in(1)" right pc
box 61 12 64 15
paint ndc
box 62 13 62 13
label "GND" right ndc
box 61 24 64 27
paint pdc
box 62 25 62 25
label "Vdd" right pdc
box 25 35 28 38
paint pc
box 26 36 26 36
label "#7" right pc
box 48 12 51 15
paint ndc
box 49 13 49 13
label "out" right ndc
box 48 24 51 27
paint pdc
box 49 25 49 25
label "out" right pdc
box 17 33 20 36
paint pc
box 18 34 18 34
label "GND" right pc
box 21 3 24 6
paint pc
box 22 4 22 4
label "Vdd" right pc
box 9 12 12 15
paint ndc
box 10 13 10 13
label "GND" right ndc
box 9 24 12 27
paint pdc
box 10 25 10 25
label "Vdd" right pdc
box 9 37 12 40
paint pc
box 10 38 10 38
label "in(0)" right pc
box 83 32 84 35
paint m1
box 84 33 84 33
label "GND" right m1
box 73 12 74 15
paint m1
box 74 13 74 13
label "#7" right m1
box 80 32 83 35
paint m1
box 81 33 81 33
label "GND" right m1
box 80 36 84 40
paint m1
box 81 37 81 37
label "GND" right m1
box 73 24 74 27
paint m1
box 74 25 74 25
label "#7" right m1
box 57 36 60 39
paint m1
box 58 37 58 37
label "Vdd" right m1
box 70 12 73 15
paint m1
box 71 13 71 13
label "#7" right m1
box 79 32 80 35
paint m1
box 80 33 80 33
label "GND" right m1
box 79 35 84 36
paint m1
box 80 36 80 36
label "GND" right m1
box 70 24 73 27
paint m1
box 71 25 71 25
label "#7" right m1
box 56 36 57 39
paint m1
box 57 37 57 37
label "Vdd" right m1
box 56 39 60 40
paint m1
box 57 40 57 40
label "Vdd" right m1
box 40 36 41 39
paint m1
box 41 37 41 37
label "in(1)" right m1
port class input
port make
box 69 12 70 15
paint m1
box 70 13 70 13
label "#7" right m1
box 78 18 81 21
paint m1
box 79 19 79 19
label "out" right m1
port class output
port make
box 78 21 81 22
paint m1
box 79 22 79 22
label "out" right m1
port class output
port make
box 69 24 70 27
paint m1
box 70 25 70 25
label "#7" right m1
box 69 27 74 28
paint m1
box 70 28 70 28
label "#7" right m1
box 69 28 73 30
paint m1
box 70 29 70 29
label "#7" right m1
box 37 36 40 39
paint m1
box 38 37 38 37
label "in(1)" right m1
port class input
port make
box 70 16 73 23
paint m1
box 71 17 71 17
label "#7" right m1
box 32 36 37 39
paint m1
box 33 37 33 37
label "in(1)" right m1
port class input
port make
box 64 12 65 15
paint m1
box 65 13 65 13
label "GND" right m1
box 69 15 74 16
paint m1
box 70 16 70 16
label "#7" right m1
box 69 23 74 24
paint m1
box 70 24 70 24
label "#7" right m1
box 64 24 65 27
paint m1
box 65 25 65 25
label "Vdd" right m1
box 61 12 64 15
paint m1
box 62 13 62 13
label "GND" right m1
box 61 24 64 27
paint m1
box 62 25 62 25
label "Vdd" right m1
box 26 33 29 34
paint m1
box 27 34 27 34
label "#7" right m1
box 28 35 29 38
paint m1
box 29 36 29 36
label "#7" right m1
box 60 12 61 15
paint m1
box 61 13 61 13
label "GND" right m1
box 60 15 65 16
paint m1
box 61 16 61 16
label "GND" right m1
box 60 24 61 27
paint m1
box 61 25 61 25
label "Vdd" right m1
box 25 35 28 38
paint m1
box 26 36 26 36
label "#7" right m1
box 24 34 29 35
paint m1
box 25 35 25 35
label "#7" right m1
box 24 35 25 38
paint m1
box 25 36 25 36
label "#7" right m1
box 32 39 36 40
paint m1
box 33 40 33 40
label "in(1)" right m1
port class input
port make
box 51 24 52 27
paint m1
box 52 25 52 25
label "out" right m1
port class output
port make
box 78 8 81 18
paint m1
box 79 9 79 9
label "out" right m1
port class output
port make
box 48 12 51 15
paint m1
box 49 13 49 13
label "out" right m1
port class output
port make
box 48 15 51 24
paint m1
box 49 16 49 16
label "out" right m1
port class output
port make
box 48 24 51 27
paint m1
box 49 25 49 25
label "out" right m1
port class output
port make
box 20 33 21 36
paint m1
box 21 34 21 34
label "GND" right m1
box 24 38 29 39
paint m1
box 25 39 25 39
label "#7" right m1
box 78 5 81 8
paint m1
box 79 6 79 6
label "out" right m1
port class output
port make
box 47 24 48 27
paint m1
box 48 25 48 25
label "out" right m1
port class output
port make
box 17 33 20 36
paint m1
box 18 34 18 34
label "GND" right m1
box 48 7 51 10
paint m1
box 49 8 49 8
label "out" right m1
port class output
port make
box 48 10 51 12
paint m1
box 49 11 49 11
label "out" right m1
port class output
port make
box 16 32 21 33
paint m1
box 17 33 17 33
label "GND" right m1
box 16 33 17 36
paint m1
box 17 34 17 34
label "GND" right m1
box 16 36 21 37
paint m1
box 17 37 17 37
label "GND" right m1
box 26 30 73 33
paint m1
box 27 31 27 31
label "#7" right m1
box 21 2 24 3
paint m1
box 22 3 22 3
label "Vdd" right m1
box 21 3 24 6
paint m1
box 22 4 22 4
label "Vdd" right m1
box 21 6 24 19
paint m1
box 22 7 22 7
label "Vdd" right m1
box 12 12 13 15
paint m1
box 13 13 13 13
label "GND" right m1
box 12 24 13 27
paint m1
box 13 25 13 25
label "Vdd" right m1
box 9 5 12 8
paint m1
box 10 6 10 6
label "out" right m1
port class output
port make
box 9 12 12 15
paint m1
box 10 13 10 13
label "GND" right m1
box 9 15 12 16
paint m1
box 10 16 10 16
label "GND" right m1
box 9 19 24 22
paint m1
box 10 20 10 20
label "Vdd" right m1
box 9 22 13 24
paint m1
box 10 23 10 23
label "Vdd" right m1
box 9 24 12 27
paint m1
box 10 25 10 25
label "Vdd" right m1
box 9 37 12 40
paint m1
box 10 38 10 38
label "in(0)" right m1
port class input
port make
box 9 40 12 41
paint m1
box 10 41 10 41
label "in(0)" right m1
port class input
port make
box 8 4 12 5
paint m1
box 9 5 9 5
label "out" right m1
port class output
port make
box 8 5 9 8
paint m1
box 9 6 9 6
label "out" right m1
port class output
port make
box 8 11 13 12
paint m1
box 9 12 9 12
label "GND" right m1
box 8 12 9 15
paint m1
box 9 13 9 13
label "GND" right m1
box 8 24 9 27
paint m1
box 9 25 9 25
label "Vdd" right m1
box 8 36 12 37
paint m1
box 9 37 9 37
label "in(0)" right m1
port class input
port make
box 8 37 9 40
paint m1
box 9 38 9 38
label "in(0)" right m1
port class input
port make
box 80 32 83 35
paint mcon
box 81 33 81 33
label "GND" right mcon
box 78 5 81 8
paint mcon
box 79 6 79 6
label "out" right mcon
box 61 12 64 15
paint mcon
box 62 13 62 13
label "GND" right mcon
box 61 24 64 27
paint mcon
box 62 25 62 25
label "Vdd" right mcon
box 57 36 60 39
paint mcon
box 58 37 58 37
label "Vdd" right mcon
box 48 7 51 10
paint mcon
box 49 8 49 8
label "out" right mcon
box 17 33 20 36
paint mcon
box 18 34 18 34
label "GND" right mcon
box 9 5 12 8
paint mcon
box 10 6 10 6
label "out" right mcon
box 9 12 12 15
paint mcon
box 10 13 10 13
label "GND" right mcon
box 9 24 12 27
paint mcon
box 10 25 10 25
label "Vdd" right mcon
box 83 32 84 35
paint m2
box 84 33 84 33
label "GND" right m2
box 80 32 83 35
paint m2
box 81 33 81 33
label "GND" right m2
box 64 12 83 15
paint m2
box 65 13 65 13
label "GND" right m2
box 79 31 84 32
paint m2
box 80 32 80 32
label "GND" right m2
box 79 32 80 35
paint m2
box 80 33 80 33
label "GND" right m2
box 81 5 82 8
paint m2
box 82 6 82 6
label "out" right m2
port class output
port make
box 61 12 64 15
paint m2
box 62 13 62 13
label "GND" right m2
box 60 23 65 24
paint m2
box 61 24 61 24
label "Vdd" right m2
box 79 35 84 36
paint m2
box 80 36 80 36
label "GND" right m2
box 78 5 81 8
paint m2
box 79 6 79 6
label "out" right m2
port class output
port make
box 60 11 65 12
paint m2
box 61 12 61 12
label "GND" right m2
box 60 12 61 14
paint m2
box 61 13 61 13
label "GND" right m2
box 57 27 65 28
paint m2
box 58 28 58 28
label "Vdd" right m2
box 57 28 59 35
paint m2
box 58 29 58 29
label "Vdd" right m2
box 77 4 82 5
paint m2
box 78 5 78 5
label "out" right m2
port class output
port make
box 77 5 78 7
paint m2
box 78 6 78 6
label "out" right m2
port class output
port make
box 56 35 61 36
paint m2
box 57 36 57 36
label "Vdd" right m2
box 60 36 61 39
paint m2
box 61 37 61 37
label "Vdd" right m2
box 64 24 65 27
paint m2
box 65 25 65 25
label "Vdd" right m2
box 57 36 60 39
paint m2
box 58 37 58 37
label "Vdd" right m2
box 51 7 78 8
paint m2
box 52 8 52 8
label "out" right m2
port class output
port make
box 51 8 82 9
paint m2
box 52 9 52 9
label "out" right m2
port class output
port make
box 51 9 52 10
paint m2
box 52 10 52 10
label "out" right m2
port class output
port make
box 47 9 48 10
paint m2
box 48 10 48 10
label "out" right m2
port class output
port make
box 47 10 52 11
paint m2
box 48 11 48 11
label "out" right m2
port class output
port make
box 61 24 64 27
paint m2
box 62 25 62 25
label "Vdd" right m2
box 20 33 21 36
paint m2
box 21 34 21 34
label "GND" right m2
box 56 36 57 39
paint m2
box 57 37 57 37
label "Vdd" right m2
box 56 39 61 40
paint m2
box 57 40 57 40
label "Vdd" right m2
box 47 6 52 7
paint m2
box 48 7 48 7
label "out" right m2
port class output
port make
box 48 7 51 10
paint m2
box 49 8 49 8
label "out" right m2
port class output
port make
box 80 15 83 31
paint m2
box 81 16 81 16
label "GND" right m2
box 12 24 61 27
paint m2
box 13 25 13 25
label "Vdd" right m2
box 17 33 20 36
paint m2
box 18 34 18 34
label "GND" right m2
box 12 5 13 7
paint m2
box 13 6 13 6
label "out" right m2
port class output
port make
box 12 7 48 8
paint m2
box 13 8 13 8
label "out" right m2
port class output
port make
box 12 12 13 14
paint m2
box 13 13 13 13
label "GND" right m2
box 12 14 61 15
paint m2
box 13 15 13 15
label "GND" right m2
box 9 24 12 27
paint m2
box 10 25 10 25
label "Vdd" right m2
box 16 32 21 33
paint m2
box 17 33 17 33
label "GND" right m2
box 16 33 17 36
paint m2
box 17 34 17 34
label "GND" right m2
box 16 36 21 37
paint m2
box 17 37 17 37
label "GND" right m2
box 9 5 12 8
paint m2
box 10 6 10 6
label "out" right m2
port class output
port make
box 9 12 12 15
paint m2
box 10 13 10 13
label "GND" right m2
box 8 15 65 16
paint m2
box 9 16 9 16
label "GND" right m2
box 8 23 13 24
paint m2
box 9 24 9 24
label "Vdd" right m2
box 8 24 9 27
paint m2
box 9 25 9 25
label "Vdd" right m2
box 8 27 13 28
paint m2
box 9 28 9 28
label "Vdd" right m2
box 8 4 13 5
paint m2
box 9 5 9 5
label "out" right m2
port class output
port make
box 8 5 9 8
paint m2
box 9 6 9 6
label "out" right m2
port class output
port make
box 8 8 48 9
paint m2
box 9 9 9 9
label "out" right m2
port class output
port make
box 8 11 13 12
paint m2
box 9 12 9 12
label "GND" right m2
box 8 12 9 13
paint m2
box 9 13 9 13
label "GND" right m2
box 4 13 9 15
paint m2
box 5 14 5 14
label "GND" right m2
box 4 15 6 30
paint m2
box 5 16 5 16
label "GND" right m2
box 4 30 18 32
paint m2
box 5 31 5 31
label "GND" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
