# CISC_16bit
Modeling a 16-bit CISC processor "ZEAL" using Verilog and implementing on FPGA.
