=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.005731 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00316/0 sec (0.001034/0 sec, 0.001025/0 sec, 0.000473/0 sec, 0.000628/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0.000828/0 sec (0.000402/0.000402 sec, 0.000345/0.000345 sec, 4e-05/4e-05 sec, 4.1e-05/4.1e-05 sec )
[LOG] Total clause minimization time: 0.001412/0 sec (0.000318/0.000318 sec, 0.000432/0.000432 sec, 0.000247/0.000247 sec, 0.000415/0.000415 sec )
[LOG] Total clause size reduction: 54 --> 4 (28 --> 1, 24 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 9 --> 0.666667 (14 --> 0.5, 12 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.006505 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.004415 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002281/0 sec (0.000757/0 sec, 0.000755/0 sec, 0.000383/0 sec, 0.000386/0 sec )
[LOG] Nr of iterations: 6 (2, 2, 1, 1 )
[LOG] Total clause computation time: 0.000624/0 sec (0.000277/0.000277 sec, 0.000274/0.000274 sec, 3.6e-05/3.6e-05 sec, 3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 0.000832/0 sec (0.000196/0.000196 sec, 0.00026/0.00026 sec, 0.00018/0.00018 sec, 0.000196/0.000196 sec )
[LOG] Total clause size reduction: 42 --> 4 (22 --> 1, 18 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 7 --> 0.666667 (11 --> 0.5, 9 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.005184 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.017316 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014316/0 sec (0.002381/0 sec, 0.00248/0 sec, 0.002455/0 sec, 0.002484/0 sec, 0.001027/0 sec, 0.001143/0 sec, 0.001137/0 sec, 0.001209/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.004079/0 sec (0.000936/0.000936 sec, 0.000906/0.000906 sec, 0.000994/0.000994 sec, 0.00095/0.00095 sec, 7.2e-05/7.2e-05 sec, 7.1e-05/7.1e-05 sec, 7.3e-05/7.3e-05 sec, 7.7e-05/7.7e-05 sec )
[LOG] Total clause minimization time: 0.006994/0 sec (0.000861/0.000861 sec, 0.001025/0.001025 sec, 0.00095/0.00095 sec, 0.001015/0.001015 sec, 0.00064/0.00064 sec, 0.000818/0.000818 sec, 0.000812/0.000812 sec, 0.000873/0.000873 sec )
[LOG] Total clause size reduction: 260 --> 8 (70 --> 1, 66 --> 1, 62 --> 1, 58 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 21.6667 --> 0.666667 (35 --> 0.5, 33 --> 0.5, 31 --> 0.5, 29 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.018416 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.01226 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009786/0 sec (0.001713/0 sec, 0.001666/0 sec, 0.001657/0 sec, 0.001715/0 sec, 0.000735/0 sec, 0.000745/0 sec, 0.000794/0 sec, 0.000761/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.002856/0 sec (0.000633/0.000633 sec, 0.00065/0.00065 sec, 0.00063/0.00063 sec, 0.000684/0.000684 sec, 6.5e-05/6.5e-05 sec, 6.5e-05/6.5e-05 sec, 6.4e-05/6.4e-05 sec, 6.5e-05/6.5e-05 sec )
[LOG] Total clause minimization time: 0.004341/0 sec (0.00058/0.00058 sec, 0.000626/0.000626 sec, 0.000648/0.000648 sec, 0.000642/0.000642 sec, 0.000422/0.000422 sec, 0.000453/0.000453 sec, 0.000496/0.000496 sec, 0.000474/0.000474 sec )
[LOG] Total clause size reduction: 196 --> 8 (54 --> 1, 50 --> 1, 46 --> 1, 42 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 16.3333 --> 0.666667 (27 --> 0.5, 25 --> 0.5, 23 --> 0.5, 21 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.013168 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.036793 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 81 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033006/0 sec (0.003932/0 sec, 0.003712/0 sec, 0.003811/0 sec, 0.004002/0 sec, 0.004061/0 sec, 0.003834/0 sec, 0.0015/0 sec, 0.00167/0 sec, 0.001671/0 sec, 0.001658/0 sec, 0.001593/0 sec, 0.001562/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.009564/0 sec (0.001492/0.001492 sec, 0.001449/0.001449 sec, 0.001492/0.001492 sec, 0.001481/0.001481 sec, 0.00151/0.00151 sec, 0.00152/0.00152 sec, 0.000103/0.000103 sec, 0.000105/0.000105 sec, 0.000106/0.000106 sec, 0.000102/0.000102 sec, 0.000101/0.000101 sec, 0.000103/0.000103 sec )
[LOG] Total clause minimization time: 0.016106/0 sec (0.00134/0.00134 sec, 0.001456/0.001456 sec, 0.001511/0.001511 sec, 0.001718/0.001718 sec, 0.001635/0.001635 sec, 0.001523/0.001523 sec, 0.000987/0.000987 sec, 0.001228/0.001228 sec, 0.001198/0.001198 sec, 0.00121/0.00121 sec, 0.001166/0.001166 sec, 0.001134/0.001134 sec )
[LOG] Total clause size reduction: 618 --> 12 (112 --> 1, 108 --> 1, 104 --> 1, 100 --> 1, 96 --> 1, 92 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 34.3333 --> 0.666667 (56 --> 0.5, 54 --> 0.5, 52 --> 0.5, 50 --> 0.5, 48 --> 0.5, 46 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.0382 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 160 12 2 1 144
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.024591 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02166/0 sec (0.002532/0 sec, 0.00244/0 sec, 0.00245/0 sec, 0.00256/0 sec, 0.002588/0 sec, 0.002643/0 sec, 0.001184/0 sec, 0.001035/0 sec, 0.001045/0 sec, 0.001052/0 sec, 0.00109/0 sec, 0.001041/0 sec )
[LOG] Nr of iterations: 18 (2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.006445/0 sec (0.00093/0.00093 sec, 0.000968/0.000968 sec, 0.000973/0.000973 sec, 0.001047/0.001047 sec, 0.000991/0.000991 sec, 0.001008/0.001008 sec, 8.9e-05/8.9e-05 sec, 8.6e-05/8.6e-05 sec, 8.8e-05/8.8e-05 sec, 8.9e-05/8.9e-05 sec, 8.9e-05/8.9e-05 sec, 8.7e-05/8.7e-05 sec )
[LOG] Total clause minimization time: 0.010052/0 sec (0.000888/0.000888 sec, 0.000948/0.000948 sec, 0.000959/0.000959 sec, 0.000977/0.000977 sec, 0.001042/0.001042 sec, 0.001032/0.001032 sec, 0.000759/0.000759 sec, 0.000672/0.000672 sec, 0.000687/0.000687 sec, 0.000689/0.000689 sec, 0.000729/0.000729 sec, 0.00067/0.00067 sec )
[LOG] Total clause size reduction: 462 --> 12 (86 --> 1, 82 --> 1, 78 --> 1, 74 --> 1, 70 --> 1, 66 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 25.6667 --> 0.666667 (43 --> 0.5, 41 --> 0.5, 39 --> 0.5, 37 --> 0.5, 35 --> 0.5, 33 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.025577 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.065483 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 113 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.059345/0 sec (0.005359/0 sec, 0.005142/0 sec, 0.00473/0 sec, 0.005073/0 sec, 0.005402/0 sec, 0.005287/0 sec, 0.005488/0 sec, 0.005469/0 sec, 0.002163/0 sec, 0.00205/0 sec, 0.002197/0 sec, 0.002055/0 sec, 0.002394/0 sec, 0.002212/0 sec, 0.002117/0 sec, 0.002207/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.017405/0 sec (0.002044/0.002044 sec, 0.001931/0.001931 sec, 0.001902/0.001902 sec, 0.001981/0.001981 sec, 0.002057/0.002057 sec, 0.002136/0.002136 sec, 0.002076/0.002076 sec, 0.002122/0.002122 sec, 0.00014/0.00014 sec, 0.000137/0.000137 sec, 0.000138/0.000138 sec, 0.000135/0.000135 sec, 0.000184/0.000184 sec, 0.000138/0.000138 sec, 0.000144/0.000144 sec, 0.00014/0.00014 sec )
[LOG] Total clause minimization time: 0.02944/0 sec (0.001926/0.001926 sec, 0.002114/0.002114 sec, 0.001888/0.001888 sec, 0.002116/0.002116 sec, 0.002233/0.002233 sec, 0.002095/0.002095 sec, 0.002289/0.002289 sec, 0.002271/0.002271 sec, 0.001444/0.001444 sec, 0.001478/0.001478 sec, 0.001627/0.001627 sec, 0.00148/0.00148 sec, 0.001752/0.001752 sec, 0.001556/0.001556 sec, 0.001533/0.001533 sec, 0.001638/0.001638 sec )
[LOG] Total clause size reduction: 1128 --> 16 (154 --> 1, 150 --> 1, 146 --> 1, 142 --> 1, 138 --> 1, 134 --> 1, 130 --> 1, 126 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 47 --> 0.666667 (77 --> 0.5, 75 --> 0.5, 73 --> 0.5, 71 --> 0.5, 69 --> 0.5, 67 --> 0.5, 65 --> 0.5, 63 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.0674 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.04388 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.039642/0 sec (0.00345/0 sec, 0.003514/0 sec, 0.003433/0 sec, 0.003533/0 sec, 0.003565/0 sec, 0.003617/0 sec, 0.003581/0 sec, 0.003528/0 sec, 0.001483/0 sec, 0.001393/0 sec, 0.001389/0 sec, 0.001397/0 sec, 0.001432/0 sec, 0.001439/0 sec, 0.00146/0 sec, 0.001428/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.011928/0 sec (0.001264/0.001264 sec, 0.001381/0.001381 sec, 0.001355/0.001355 sec, 0.001417/0.001417 sec, 0.00139/0.00139 sec, 0.00139/0.00139 sec, 0.001392/0.001392 sec, 0.001406/0.001406 sec, 0.000116/0.000116 sec, 0.000117/0.000117 sec, 0.000114/0.000114 sec, 0.000112/0.000112 sec, 0.000115/0.000115 sec, 0.000114/0.000114 sec, 0.000125/0.000125 sec, 0.00012/0.00012 sec )
[LOG] Total clause minimization time: 0.018433/0 sec (0.001265/0.001265 sec, 0.001333/0.001333 sec, 0.001355/0.001355 sec, 0.001394/0.001394 sec, 0.001356/0.001356 sec, 0.001371/0.001371 sec, 0.001404/0.001404 sec, 0.001373/0.001373 sec, 0.00093/0.00093 sec, 0.000921/0.000921 sec, 0.000923/0.000923 sec, 0.000945/0.000945 sec, 0.00098/0.00098 sec, 0.000961/0.000961 sec, 0.00099/0.00099 sec, 0.000932/0.000932 sec )
[LOG] Total clause size reduction: 840 --> 16 (118 --> 1, 114 --> 1, 110 --> 1, 106 --> 1, 102 --> 1, 98 --> 1, 94 --> 1, 90 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 35 --> 0.666667 (59 --> 0.5, 57 --> 0.5, 55 --> 0.5, 53 --> 0.5, 51 --> 0.5, 49 --> 0.5, 47 --> 0.5, 45 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.045305 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.09585 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.089844/0 sec (0.006401/0 sec, 0.006191/0 sec, 0.00619/0 sec, 0.00621/0 sec, 0.006306/0 sec, 0.006447/0 sec, 0.006299/0 sec, 0.006347/0 sec, 0.006495/0 sec, 0.006832/0 sec, 0.002607/0 sec, 0.002509/0 sec, 0.002725/0 sec, 0.002551/0 sec, 0.002559/0 sec, 0.002575/0 sec, 0.002596/0 sec, 0.00277/0 sec, 0.002601/0 sec, 0.002633/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.026813/0 sec (0.002495/0.002495 sec, 0.002416/0.002416 sec, 0.002467/0.002467 sec, 0.00245/0.00245 sec, 0.00249/0.00249 sec, 0.00249/0.00249 sec, 0.002489/0.002489 sec, 0.002526/0.002526 sec, 0.002569/0.002569 sec, 0.002648/0.002648 sec, 0.000176/0.000176 sec, 0.000184/0.000184 sec, 0.000183/0.000183 sec, 0.000174/0.000174 sec, 0.000175/0.000175 sec, 0.000174/0.000174 sec, 0.000178/0.000178 sec, 0.000174/0.000174 sec, 0.000178/0.000178 sec, 0.000177/0.000177 sec )
[LOG] Total clause minimization time: 0.044386/0 sec (0.00236/0.00236 sec, 0.002462/0.002462 sec, 0.002454/0.002454 sec, 0.002497/0.002497 sec, 0.002521/0.002521 sec, 0.002691/0.002691 sec, 0.00252/0.00252 sec, 0.002556/0.002556 sec, 0.002608/0.002608 sec, 0.002846/0.002846 sec, 0.001761/0.001761 sec, 0.001803/0.001803 sec, 0.001988/0.001988 sec, 0.001851/0.001851 sec, 0.001855/0.001855 sec, 0.001854/0.001854 sec, 0.001885/0.001885 sec, 0.002064/0.002064 sec, 0.001879/0.001879 sec, 0.001931/0.001931 sec )
[LOG] Total clause size reduction: 1790 --> 20 (196 --> 1, 192 --> 1, 188 --> 1, 184 --> 1, 180 --> 1, 176 --> 1, 172 --> 1, 168 --> 1, 164 --> 1, 160 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 59.6667 --> 0.666667 (98 --> 0.5, 96 --> 0.5, 94 --> 0.5, 92 --> 0.5, 90 --> 0.5, 88 --> 0.5, 86 --> 0.5, 84 --> 0.5, 82 --> 0.5, 80 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.097706 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.071136 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 99 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064749/0 sec (0.004582/0 sec, 0.004668/0 sec, 0.004689/0 sec, 0.004841/0 sec, 0.004909/0 sec, 0.004849/0 sec, 0.004685/0 sec, 0.004537/0 sec, 0.004751/0 sec, 0.004699/0 sec, 0.00191/0 sec, 0.001695/0 sec, 0.001745/0 sec, 0.001732/0 sec, 0.001762/0 sec, 0.001728/0 sec, 0.001747/0 sec, 0.001749/0 sec, 0.001777/0 sec, 0.001694/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.019647/0 sec (0.001702/0.001702 sec, 0.0018/0.0018 sec, 0.001789/0.001789 sec, 0.001952/0.001952 sec, 0.001842/0.001842 sec, 0.001823/0.001823 sec, 0.001764/0.001764 sec, 0.001834/0.001834 sec, 0.001899/0.001899 sec, 0.001817/0.001817 sec, 0.000145/0.000145 sec, 0.000141/0.000141 sec, 0.000141/0.000141 sec, 0.000144/0.000144 sec, 0.000142/0.000142 sec, 0.000141/0.000141 sec, 0.000142/0.000142 sec, 0.000142/0.000142 sec, 0.000143/0.000143 sec, 0.000144/0.000144 sec )
[LOG] Total clause minimization time: 0.029278/0 sec (0.001602/0.001602 sec, 0.001626/0.001626 sec, 0.001723/0.001723 sec, 0.001726/0.001726 sec, 0.001863/0.001863 sec, 0.001782/0.001782 sec, 0.001757/0.001757 sec, 0.001753/0.001753 sec, 0.001757/0.001757 sec, 0.001766/0.001766 sec, 0.001232/0.001232 sec, 0.001149/0.001149 sec, 0.001174/0.001174 sec, 0.001183/0.001183 sec, 0.001218/0.001218 sec, 0.001186/0.001186 sec, 0.001199/0.001199 sec, 0.001205/0.001205 sec, 0.001227/0.001227 sec, 0.00115/0.00115 sec )
[LOG] Total clause size reduction: 1330 --> 20 (150 --> 1, 146 --> 1, 142 --> 1, 138 --> 1, 134 --> 1, 130 --> 1, 126 --> 1, 122 --> 1, 118 --> 1, 114 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 44.3333 --> 0.666667 (75 --> 0.5, 73 --> 0.5, 71 --> 0.5, 69 --> 0.5, 67 --> 0.5, 65 --> 0.5, 63 --> 0.5, 61 --> 0.5, 59 --> 0.5, 57 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.073064 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.154794 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 177 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.144519/0 sec (0.008149/0 sec, 0.008599/0 sec, 0.008794/0 sec, 0.008682/0 sec, 0.008743/0 sec, 0.00853/0 sec, 0.00877/0 sec, 0.008966/0 sec, 0.008817/0 sec, 0.00872/0 sec, 0.008941/0 sec, 0.009146/0 sec, 0.003351/0 sec, 0.003135/0 sec, 0.003496/0 sec, 0.003273/0 sec, 0.003236/0 sec, 0.003236/0 sec, 0.003274/0 sec, 0.003239/0 sec, 0.003471/0 sec, 0.003359/0 sec, 0.003312/0 sec, 0.00328/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.041816/0 sec (0.002969/0.002969 sec, 0.003083/0.003083 sec, 0.003276/0.003276 sec, 0.003212/0.003212 sec, 0.003309/0.003309 sec, 0.00324/0.00324 sec, 0.003297/0.003297 sec, 0.003266/0.003266 sec, 0.003342/0.003342 sec, 0.00327/0.00327 sec, 0.003271/0.003271 sec, 0.003427/0.003427 sec, 0.000259/0.000259 sec, 0.00023/0.00023 sec, 0.000248/0.000248 sec, 0.000241/0.000241 sec, 0.000232/0.000232 sec, 0.000226/0.000226 sec, 0.000258/0.000258 sec, 0.000227/0.000227 sec, 0.000241/0.000241 sec, 0.000235/0.000235 sec, 0.000218/0.000218 sec, 0.000239/0.000239 sec )
[LOG] Total clause minimization time: 0.06829/0 sec (0.003081/0.003081 sec, 0.003407/0.003407 sec, 0.003419/0.003419 sec, 0.003187/0.003187 sec, 0.003234/0.003234 sec, 0.003167/0.003167 sec, 0.003269/0.003269 sec, 0.003525/0.003525 sec, 0.003249/0.003249 sec, 0.003302/0.003302 sec, 0.00359/0.00359 sec, 0.003601/0.003601 sec, 0.002296/0.002296 sec, 0.002214/0.002214 sec, 0.002513/0.002513 sec, 0.002324/0.002324 sec, 0.002296/0.002296 sec, 0.00231/0.00231 sec, 0.002307/0.002307 sec, 0.002319/0.002319 sec, 0.002503/0.002503 sec, 0.002407/0.002407 sec, 0.002401/0.002401 sec, 0.002369/0.002369 sec )
[LOG] Total clause size reduction: 2604 --> 24 (238 --> 1, 234 --> 1, 230 --> 1, 226 --> 1, 222 --> 1, 218 --> 1, 214 --> 1, 210 --> 1, 206 --> 1, 202 --> 1, 198 --> 1, 194 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 72.3333 --> 0.666667 (119 --> 0.5, 117 --> 0.5, 115 --> 0.5, 113 --> 0.5, 111 --> 0.5, 109 --> 0.5, 107 --> 0.5, 105 --> 0.5, 103 --> 0.5, 101 --> 0.5, 99 --> 0.5, 97 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.157345 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.095817 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 121 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.089582/0 sec (0.005381/0 sec, 0.005193/0 sec, 0.005382/0 sec, 0.005247/0 sec, 0.005375/0 sec, 0.005389/0 sec, 0.005461/0 sec, 0.00535/0 sec, 0.00549/0 sec, 0.005487/0 sec, 0.005531/0 sec, 0.005519/0 sec, 0.002159/0 sec, 0.00205/0 sec, 0.002035/0 sec, 0.002062/0 sec, 0.002029/0 sec, 0.002076/0 sec, 0.002061/0 sec, 0.002098/0 sec, 0.002037/0 sec, 0.002065/0 sec, 0.002062/0 sec, 0.002043/0 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.027129/0 sec (0.001978/0.001978 sec, 0.002041/0.002041 sec, 0.002055/0.002055 sec, 0.002028/0.002028 sec, 0.002131/0.002131 sec, 0.002057/0.002057 sec, 0.002172/0.002172 sec, 0.002071/0.002071 sec, 0.002135/0.002135 sec, 0.002166/0.002166 sec, 0.002129/0.002129 sec, 0.002151/0.002151 sec, 0.000173/0.000173 sec, 0.000164/0.000164 sec, 0.000167/0.000167 sec, 0.000167/0.000167 sec, 0.000165/0.000165 sec, 0.000167/0.000167 sec, 0.000167/0.000167 sec, 0.000169/0.000169 sec, 0.000168/0.000168 sec, 0.00017/0.00017 sec, 0.00017/0.00017 sec, 0.000168/0.000168 sec )
[LOG] Total clause minimization time: 0.041897/0 sec (0.001906/0.001906 sec, 0.001956/0.001956 sec, 0.002097/0.002097 sec, 0.00202/0.00202 sec, 0.002054/0.002054 sec, 0.002096/0.002096 sec, 0.002067/0.002067 sec, 0.002113/0.002113 sec, 0.002139/0.002139 sec, 0.002137/0.002137 sec, 0.002159/0.002159 sec, 0.00213/0.00213 sec, 0.001402/0.001402 sec, 0.001409/0.001409 sec, 0.001409/0.001409 sec, 0.001427/0.001427 sec, 0.001396/0.001396 sec, 0.001441/0.001441 sec, 0.001421/0.001421 sec, 0.001465/0.001465 sec, 0.001403/0.001403 sec, 0.001428/0.001428 sec, 0.001422/0.001422 sec, 0.0014/0.0014 sec )
[LOG] Total clause size reduction: 1932 --> 24 (182 --> 1, 178 --> 1, 174 --> 1, 170 --> 1, 166 --> 1, 162 --> 1, 158 --> 1, 154 --> 1, 150 --> 1, 146 --> 1, 142 --> 1, 138 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 53.6667 --> 0.666667 (91 --> 0.5, 89 --> 0.5, 87 --> 0.5, 85 --> 0.5, 83 --> 0.5, 81 --> 0.5, 79 --> 0.5, 77 --> 0.5, 75 --> 0.5, 73 --> 0.5, 71 --> 0.5, 69 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.097628 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.180303 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.173057/0 sec (0.00892/0 sec, 0.008649/0 sec, 0.008257/0 sec, 0.008324/0 sec, 0.008574/0 sec, 0.009038/0 sec, 0.009209/0 sec, 0.008985/0 sec, 0.010081/0 sec, 0.009516/0 sec, 0.00871/0 sec, 0.008833/0 sec, 0.008584/0 sec, 0.009189/0 sec, 0.003301/0 sec, 0.00333/0 sec, 0.003304/0 sec, 0.003385/0 sec, 0.003314/0 sec, 0.003535/0 sec, 0.003587/0 sec, 0.003371/0 sec, 0.003593/0 sec, 0.003361/0 sec, 0.003603/0 sec, 0.003691/0 sec, 0.003377/0 sec, 0.003436/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.051998/0 sec (0.003428/0.003428 sec, 0.003397/0.003397 sec, 0.003333/0.003333 sec, 0.003359/0.003359 sec, 0.003431/0.003431 sec, 0.003511/0.003511 sec, 0.003556/0.003556 sec, 0.003555/0.003555 sec, 0.003812/0.003812 sec, 0.003647/0.003647 sec, 0.003465/0.003465 sec, 0.003471/0.003471 sec, 0.003462/0.003462 sec, 0.003564/0.003564 sec, 0.00021/0.00021 sec, 0.000213/0.000213 sec, 0.000213/0.000213 sec, 0.000211/0.000211 sec, 0.000213/0.000213 sec, 0.000212/0.000212 sec, 0.000216/0.000216 sec, 0.000212/0.000212 sec, 0.000213/0.000213 sec, 0.000213/0.000213 sec, 0.000213/0.000213 sec, 0.000235/0.000235 sec, 0.000211/0.000211 sec, 0.000222/0.000222 sec )
[LOG] Total clause minimization time: 0.086581/0 sec (0.00338/0.00338 sec, 0.003605/0.003605 sec, 0.003283/0.003283 sec, 0.003349/0.003349 sec, 0.003366/0.003366 sec, 0.003741/0.003741 sec, 0.003772/0.003772 sec, 0.003548/0.003548 sec, 0.004093/0.004093 sec, 0.003779/0.003779 sec, 0.003422/0.003422 sec, 0.003726/0.003726 sec, 0.00349/0.00349 sec, 0.003883/0.003883 sec, 0.002361/0.002361 sec, 0.002484/0.002484 sec, 0.002457/0.002457 sec, 0.002509/0.002509 sec, 0.002461/0.002461 sec, 0.002692/0.002692 sec, 0.002726/0.002726 sec, 0.002512/0.002512 sec, 0.002743/0.002743 sec, 0.00252/0.00252 sec, 0.002754/0.002754 sec, 0.002823/0.002823 sec, 0.002519/0.002519 sec, 0.002583/0.002583 sec )
[LOG] Total clause size reduction: 3570 --> 28 (280 --> 1, 276 --> 1, 272 --> 1, 268 --> 1, 264 --> 1, 260 --> 1, 256 --> 1, 252 --> 1, 248 --> 1, 244 --> 1, 240 --> 1, 236 --> 1, 232 --> 1, 228 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 85 --> 0.666667 (140 --> 0.5, 138 --> 0.5, 136 --> 0.5, 134 --> 0.5, 132 --> 0.5, 130 --> 0.5, 128 --> 0.5, 126 --> 0.5, 124 --> 0.5, 122 --> 0.5, 120 --> 0.5, 118 --> 0.5, 116 --> 0.5, 114 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.182891 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.11861 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 143 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.112831/0 sec (0.005749/0 sec, 0.005533/0 sec, 0.00564/0 sec, 0.005646/0 sec, 0.005737/0 sec, 0.005719/0 sec, 0.005766/0 sec, 0.005778/0 sec, 0.005818/0 sec, 0.00584/0 sec, 0.005883/0 sec, 0.005904/0 sec, 0.005911/0 sec, 0.005945/0 sec, 0.002341/0 sec, 0.002244/0 sec, 0.002271/0 sec, 0.002274/0 sec, 0.002258/0 sec, 0.002286/0 sec, 0.002286/0 sec, 0.002283/0 sec, 0.002295/0 sec, 0.002267/0 sec, 0.002274/0 sec, 0.002284/0 sec, 0.002338/0 sec, 0.002261/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.035126/0 sec (0.002167/0.002167 sec, 0.002255/0.002255 sec, 0.002246/0.002246 sec, 0.00227/0.00227 sec, 0.002292/0.002292 sec, 0.002298/0.002298 sec, 0.002325/0.002325 sec, 0.002329/0.002329 sec, 0.002362/0.002362 sec, 0.002381/0.002381 sec, 0.0024/0.0024 sec, 0.002415/0.002415 sec, 0.002398/0.002398 sec, 0.002425/0.002425 sec, 0.000181/0.000181 sec, 0.00018/0.00018 sec, 0.000183/0.000183 sec, 0.000194/0.000194 sec, 0.000182/0.000182 sec, 0.000182/0.000182 sec, 0.000182/0.000182 sec, 0.000183/0.000183 sec, 0.00018/0.00018 sec, 0.000179/0.000179 sec, 0.000182/0.000182 sec, 0.000185/0.000185 sec, 0.000186/0.000186 sec, 0.000184/0.000184 sec )
[LOG] Total clause minimization time: 0.054966/0 sec (0.00219/0.00219 sec, 0.002183/0.002183 sec, 0.002291/0.002291 sec, 0.002295/0.002295 sec, 0.002312/0.002312 sec, 0.002319/0.002319 sec, 0.002337/0.002337 sec, 0.002347/0.002347 sec, 0.002353/0.002353 sec, 0.002361/0.002361 sec, 0.002377/0.002377 sec, 0.002383/0.002383 sec, 0.002407/0.002407 sec, 0.002407/0.002407 sec, 0.001567/0.001567 sec, 0.001574/0.001574 sec, 0.001591/0.001591 sec, 0.001591/0.001591 sec, 0.001588/0.001588 sec, 0.001615/0.001615 sec, 0.00161/0.00161 sec, 0.001609/0.001609 sec, 0.001625/0.001625 sec, 0.001591/0.001591 sec, 0.001602/0.001602 sec, 0.001607/0.001607 sec, 0.001654/0.001654 sec, 0.00158/0.00158 sec )
[LOG] Total clause size reduction: 2646 --> 28 (214 --> 1, 210 --> 1, 206 --> 1, 202 --> 1, 198 --> 1, 194 --> 1, 190 --> 1, 186 --> 1, 182 --> 1, 178 --> 1, 174 --> 1, 170 --> 1, 166 --> 1, 162 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 63 --> 0.666667 (107 --> 0.5, 105 --> 0.5, 103 --> 0.5, 101 --> 0.5, 99 --> 0.5, 97 --> 0.5, 95 --> 0.5, 93 --> 0.5, 91 --> 0.5, 89 --> 0.5, 87 --> 0.5, 85 --> 0.5, 83 --> 0.5, 81 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.120376 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 334 28 2 1 302
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.231558 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 241 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.223447/0 sec (0.0104/0 sec, 0.010664/0 sec, 0.01062/0 sec, 0.010867/0 sec, 0.009666/0 sec, 0.009841/0 sec, 0.009539/0 sec, 0.010016/0 sec, 0.009672/0 sec, 0.00967/0 sec, 0.009665/0 sec, 0.009997/0 sec, 0.010048/0 sec, 0.009807/0 sec, 0.009844/0 sec, 0.009928/0 sec, 0.003742/0 sec, 0.003744/0 sec, 0.004016/0 sec, 0.004028/0 sec, 0.003776/0 sec, 0.003776/0 sec, 0.004064/0 sec, 0.004075/0 sec, 0.003824/0 sec, 0.004128/0 sec, 0.003833/0 sec, 0.004107/0 sec, 0.004115/0 sec, 0.003883/0 sec, 0.004134/0 sec, 0.003958/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.066939/0 sec (0.004001/0.004001 sec, 0.003988/0.003988 sec, 0.004037/0.004037 sec, 0.004038/0.004038 sec, 0.003779/0.003779 sec, 0.003752/0.003752 sec, 0.003784/0.003784 sec, 0.003919/0.003919 sec, 0.003912/0.003912 sec, 0.003908/0.003908 sec, 0.003903/0.003903 sec, 0.003915/0.003915 sec, 0.003933/0.003933 sec, 0.003983/0.003983 sec, 0.004019/0.004019 sec, 0.004129/0.004129 sec, 0.000247/0.000247 sec, 0.000247/0.000247 sec, 0.00025/0.00025 sec, 0.000243/0.000243 sec, 0.000246/0.000246 sec, 0.000254/0.000254 sec, 0.000246/0.000246 sec, 0.000244/0.000244 sec, 0.000246/0.000246 sec, 0.000246/0.000246 sec, 0.000245/0.000245 sec, 0.000245/0.000245 sec, 0.000244/0.000244 sec, 0.000247/0.000247 sec, 0.000243/0.000243 sec, 0.000246/0.000246 sec )
[LOG] Total clause minimization time: 0.112741/0 sec (0.004065/0.004065 sec, 0.004125/0.004125 sec, 0.004103/0.004103 sec, 0.004398/0.004398 sec, 0.003799/0.003799 sec, 0.004169/0.004169 sec, 0.003866/0.003866 sec, 0.004237/0.004237 sec, 0.003894/0.003894 sec, 0.003896/0.003896 sec, 0.003919/0.003919 sec, 0.004249/0.004249 sec, 0.004278/0.004278 sec, 0.003978/0.003978 sec, 0.003982/0.003982 sec, 0.003944/0.003944 sec, 0.002689/0.002689 sec, 0.00279/0.00279 sec, 0.003066/0.003066 sec, 0.003085/0.003085 sec, 0.002827/0.002827 sec, 0.002816/0.002816 sec, 0.003098/0.003098 sec, 0.003127/0.003127 sec, 0.002867/0.002867 sec, 0.003171/0.003171 sec, 0.002884/0.002884 sec, 0.003146/0.003146 sec, 0.00316/0.00316 sec, 0.002925/0.002925 sec, 0.003186/0.003186 sec, 0.003002/0.003002 sec )
[LOG] Total clause size reduction: 4688 --> 32 (322 --> 1, 318 --> 1, 314 --> 1, 310 --> 1, 306 --> 1, 302 --> 1, 298 --> 1, 294 --> 1, 290 --> 1, 286 --> 1, 282 --> 1, 278 --> 1, 274 --> 1, 270 --> 1, 266 --> 1, 262 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 97.6667 --> 0.666667 (161 --> 0.5, 159 --> 0.5, 157 --> 0.5, 155 --> 0.5, 153 --> 0.5, 151 --> 0.5, 149 --> 0.5, 147 --> 0.5, 145 --> 0.5, 143 --> 0.5, 141 --> 0.5, 139 --> 0.5, 137 --> 0.5, 135 --> 0.5, 133 --> 0.5, 131 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.234608 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 424
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.164844 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.156946/0 sec (0.006878/0 sec, 0.006687/0 sec, 0.006747/0 sec, 0.006759/0 sec, 0.006772/0 sec, 0.006786/0 sec, 0.006831/0 sec, 0.006899/0 sec, 0.006888/0 sec, 0.006917/0 sec, 0.006929/0 sec, 0.006975/0 sec, 0.007122/0 sec, 0.007461/0 sec, 0.007748/0 sec, 0.007746/0 sec, 0.002889/0 sec, 0.002729/0 sec, 0.002773/0 sec, 0.002759/0 sec, 0.002762/0 sec, 0.002787/0 sec, 0.002793/0 sec, 0.002789/0 sec, 0.002775/0 sec, 0.002785/0 sec, 0.00285/0 sec, 0.002784/0 sec, 0.002834/0 sec, 0.002829/0 sec, 0.002887/0 sec, 0.002776/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.047664/0 sec (0.002527/0.002527 sec, 0.002672/0.002672 sec, 0.002673/0.002673 sec, 0.002626/0.002626 sec, 0.002665/0.002665 sec, 0.002681/0.002681 sec, 0.002688/0.002688 sec, 0.002738/0.002738 sec, 0.002697/0.002697 sec, 0.002717/0.002717 sec, 0.002727/0.002727 sec, 0.002756/0.002756 sec, 0.002792/0.002792 sec, 0.002927/0.002927 sec, 0.002987/0.002987 sec, 0.002994/0.002994 sec, 0.000241/0.000241 sec, 0.00023/0.00023 sec, 0.000236/0.000236 sec, 0.000239/0.000239 sec, 0.000238/0.000238 sec, 0.000236/0.000236 sec, 0.000237/0.000237 sec, 0.000235/0.000235 sec, 0.000236/0.000236 sec, 0.000235/0.000235 sec, 0.000236/0.000236 sec, 0.000234/0.000234 sec, 0.000236/0.000236 sec, 0.000237/0.000237 sec, 0.000246/0.000246 sec, 0.000245/0.000245 sec )
[LOG] Total clause minimization time: 0.074764/0 sec (0.002581/0.002581 sec, 0.002586/0.002586 sec, 0.002641/0.002641 sec, 0.002677/0.002677 sec, 0.002671/0.002671 sec, 0.00267/0.00267 sec, 0.002693/0.002693 sec, 0.002711/0.002711 sec, 0.002727/0.002727 sec, 0.002742/0.002742 sec, 0.002757/0.002757 sec, 0.002774/0.002774 sec, 0.0028/0.0028 sec, 0.002926/0.002926 sec, 0.002952/0.002952 sec, 0.002914/0.002914 sec, 0.001927/0.001927 sec, 0.001896/0.001896 sec, 0.001906/0.001906 sec, 0.001923/0.001923 sec, 0.001906/0.001906 sec, 0.001929/0.001929 sec, 0.001942/0.001942 sec, 0.001951/0.001951 sec, 0.001918/0.001918 sec, 0.001942/0.001942 sec, 0.00198/0.00198 sec, 0.001918/0.001918 sec, 0.001945/0.001945 sec, 0.001964/0.001964 sec, 0.001996/0.001996 sec, 0.001899/0.001899 sec )
[LOG] Total clause size reduction: 3472 --> 32 (246 --> 1, 242 --> 1, 238 --> 1, 234 --> 1, 230 --> 1, 226 --> 1, 222 --> 1, 218 --> 1, 214 --> 1, 210 --> 1, 206 --> 1, 202 --> 1, 198 --> 1, 194 --> 1, 190 --> 1, 186 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 72.3333 --> 0.666667 (123 --> 0.5, 121 --> 0.5, 119 --> 0.5, 117 --> 0.5, 115 --> 0.5, 113 --> 0.5, 111 --> 0.5, 109 --> 0.5, 107 --> 0.5, 105 --> 0.5, 103 --> 0.5, 101 --> 0.5, 99 --> 0.5, 97 --> 0.5, 95 --> 0.5, 93 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.167074 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.318197 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 273 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.306214/0 sec (0.011843/0 sec, 0.012188/0 sec, 0.012809/0 sec, 0.012824/0 sec, 0.012615/0 sec, 0.013052/0 sec, 0.013247/0 sec, 0.012164/0 sec, 0.012177/0 sec, 0.012703/0 sec, 0.012474/0 sec, 0.012923/0 sec, 0.012768/0 sec, 0.013504/0 sec, 0.01268/0 sec, 0.012293/0 sec, 0.011981/0 sec, 0.011633/0 sec, 0.004276/0 sec, 0.004305/0 sec, 0.004604/0 sec, 0.004588/0 sec, 0.004647/0 sec, 0.004292/0 sec, 0.004298/0 sec, 0.004641/0 sec, 0.004321/0 sec, 0.00434/0 sec, 0.004387/0 sec, 0.004668/0 sec, 0.004378/0 sec, 0.004453/0 sec, 0.00447/0 sec, 0.004451/0 sec, 0.004789/0 sec, 0.004428/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.089519/0 sec (0.004482/0.004482 sec, 0.00447/0.00447 sec, 0.004578/0.004578 sec, 0.004621/0.004621 sec, 0.00464/0.00464 sec, 0.004561/0.004561 sec, 0.004793/0.004793 sec, 0.004554/0.004554 sec, 0.004603/0.004603 sec, 0.004715/0.004715 sec, 0.004822/0.004822 sec, 0.00484/0.00484 sec, 0.004901/0.004901 sec, 0.004935/0.004935 sec, 0.004735/0.004735 sec, 0.004671/0.004671 sec, 0.004621/0.004621 sec, 0.004765/0.004765 sec, 0.000288/0.000288 sec, 0.000302/0.000302 sec, 0.000276/0.000276 sec, 0.000292/0.000292 sec, 0.000283/0.000283 sec, 0.000286/0.000286 sec, 0.000286/0.000286 sec, 0.000289/0.000289 sec, 0.000289/0.000289 sec, 0.000282/0.000282 sec, 0.000285/0.000285 sec, 0.00029/0.00029 sec, 0.000286/0.000286 sec, 0.000306/0.000306 sec, 0.000299/0.000299 sec, 0.000299/0.000299 sec, 0.000285/0.000285 sec, 0.000289/0.000289 sec )
[LOG] Total clause minimization time: 0.150256/0 sec (0.004568/0.004568 sec, 0.005009/0.005009 sec, 0.005209/0.005209 sec, 0.005194/0.005194 sec, 0.004823/0.004823 sec, 0.005196/0.005196 sec, 0.005191/0.005191 sec, 0.004676/0.004676 sec, 0.004708/0.004708 sec, 0.005143/0.005143 sec, 0.004855/0.004855 sec, 0.004931/0.004931 sec, 0.004883/0.004883 sec, 0.005428/0.005428 sec, 0.005205/0.005205 sec, 0.004987/0.004987 sec, 0.005029/0.005029 sec, 0.004614/0.004614 sec, 0.003048/0.003048 sec, 0.003214/0.003214 sec, 0.003516/0.003516 sec, 0.003517/0.003517 sec, 0.003553/0.003553 sec, 0.003205/0.003205 sec, 0.003206/0.003206 sec, 0.003551/0.003551 sec, 0.003238/0.003238 sec, 0.003274/0.003274 sec, 0.003302/0.003302 sec, 0.003591/0.003591 sec, 0.003288/0.003288 sec, 0.003359/0.003359 sec, 0.003336/0.003336 sec, 0.003356/0.003356 sec, 0.003699/0.003699 sec, 0.003354/0.003354 sec )
[LOG] Total clause size reduction: 5958 --> 36 (364 --> 1, 360 --> 1, 356 --> 1, 352 --> 1, 348 --> 1, 344 --> 1, 340 --> 1, 336 --> 1, 332 --> 1, 328 --> 1, 324 --> 1, 320 --> 1, 316 --> 1, 312 --> 1, 308 --> 1, 304 --> 1, 300 --> 1, 296 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 110.333 --> 0.666667 (182 --> 0.5, 180 --> 0.5, 178 --> 0.5, 176 --> 0.5, 174 --> 0.5, 172 --> 0.5, 170 --> 0.5, 168 --> 0.5, 166 --> 0.5, 164 --> 0.5, 162 --> 0.5, 160 --> 0.5, 158 --> 0.5, 156 --> 0.5, 154 --> 0.5, 152 --> 0.5, 150 --> 0.5, 148 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.321575 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 520 36 2 1 480
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.203301 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 153 new AND gates.
[LOG] Size before ABC: 187 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.195755/1 sec (0.007785/0 sec, 0.007617/0 sec, 0.007714/0 sec, 0.007649/1 sec, 0.007659/0 sec, 0.007801/0 sec, 0.007754/0 sec, 0.007849/0 sec, 0.00783/0 sec, 0.007961/0 sec, 0.008028/0 sec, 0.008036/0 sec, 0.008042/0 sec, 0.008106/0 sec, 0.008145/0 sec, 0.00812/0 sec, 0.008017/0 sec, 0.008033/0 sec, 0.002995/0 sec, 0.002927/0 sec, 0.002926/0 sec, 0.002932/0 sec, 0.002941/0 sec, 0.002938/0 sec, 0.002935/0 sec, 0.002919/0 sec, 0.002926/0 sec, 0.003005/0 sec, 0.003109/0 sec, 0.003045/0 sec, 0.003048/0 sec, 0.00298/0 sec, 0.003019/0 sec, 0.002977/0 sec, 0.00303/0 sec, 0.002957/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.060115/0 sec (0.002862/0.002862 sec, 0.002982/0.002982 sec, 0.00298/0.00298 sec, 0.003014/0.003014 sec, 0.003035/0.003035 sec, 0.003095/0.003095 sec, 0.003029/0.003029 sec, 0.003071/0.003071 sec, 0.003067/0.003067 sec, 0.003091/0.003091 sec, 0.003146/0.003146 sec, 0.003136/0.003136 sec, 0.003166/0.003166 sec, 0.003167/0.003167 sec, 0.003177/0.003177 sec, 0.003216/0.003216 sec, 0.003182/0.003182 sec, 0.00317/0.00317 sec, 0.000248/0.000248 sec, 0.000243/0.000243 sec, 0.000248/0.000248 sec, 0.000244/0.000244 sec, 0.000244/0.000244 sec, 0.000244/0.000244 sec, 0.000248/0.000248 sec, 0.000248/0.000248 sec, 0.000249/0.000249 sec, 0.00026/0.00026 sec, 0.000279/0.000279 sec, 0.000256/0.000256 sec, 0.000255/0.000255 sec, 0.000251/0.000251 sec, 0.000253/0.000253 sec, 0.000253/0.000253 sec, 0.000255/0.000255 sec, 0.000251/0.000251 sec )
[LOG] Total clause minimization time: 0.093716/1 sec (0.002957/0.002957 sec, 0.002989/0.002989 sec, 0.003026/0.003026 sec, 0.003017/0.003017 sec, 0.003027/0.003027 sec, 0.003051/0.003051 sec, 0.003052/0.003052 sec, 0.003107/0.003107 sec, 0.003121/0.003121 sec, 0.003153/0.003153 sec, 0.00316/0.00316 sec, 0.003182/0.003182 sec, 0.003179/0.003179 sec, 0.003223/0.003223 sec, 0.003245/0.003245 sec, 0.003199/0.003199 sec, 0.003204/0.003204 sec, 0.003243/0.003243 sec, 0.002039/0.002039 sec, 0.002057/0.002057 sec, 0.002053/0.002053 sec, 0.002071/0.002071 sec, 0.002071/0.002071 sec, 0.002063/0.002063 sec, 0.002059/0.002059 sec, 0.002053/0.002053 sec, 0.002055/0.002055 sec, 0.002125/0.002125 sec, 0.002161/0.002161 sec, 0.002128/0.002128 sec, 0.002145/0.002145 sec, 0.002079/0.002079 sec, 0.002123/0.002123 sec, 0.002091/0.002091 sec, 0.00214/0.00214 sec, 0.002068/0.002068 sec )
[LOG] Total clause size reduction: 4410 --> 36 (278 --> 1, 274 --> 1, 270 --> 1, 266 --> 1, 262 --> 1, 258 --> 1, 254 --> 1, 250 --> 1, 246 --> 1, 242 --> 1, 238 --> 1, 234 --> 1, 230 --> 1, 226 --> 1, 222 --> 1, 218 --> 1, 214 --> 1, 210 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 81.6667 --> 0.666667 (139 --> 0.5, 137 --> 0.5, 135 --> 0.5, 133 --> 0.5, 131 --> 0.5, 129 --> 0.5, 127 --> 0.5, 125 --> 0.5, 123 --> 0.5, 121 --> 0.5, 119 --> 0.5, 117 --> 0.5, 115 --> 0.5, 113 --> 0.5, 111 --> 0.5, 109 --> 0.5, 107 --> 0.5, 105 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.205694 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 394
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.391793 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.376141/0 sec (0.011942/0 sec, 0.011938/0 sec, 0.011751/0 sec, 0.011734/0 sec, 0.011882/0 sec, 0.012949/0 sec, 0.012549/0 sec, 0.013008/0 sec, 0.012402/0 sec, 0.013072/0 sec, 0.012844/0 sec, 0.013262/0 sec, 0.013157/0 sec, 0.014316/0 sec, 0.01469/0 sec, 0.014823/0 sec, 0.015067/0 sec, 0.014717/0 sec, 0.014659/0 sec, 0.015154/0 sec, 0.005176/0 sec, 0.005327/0 sec, 0.005651/0 sec, 0.005763/0 sec, 0.005374/0 sec, 0.005673/0 sec, 0.005187/0 sec, 0.005587/0 sec, 0.005304/0 sec, 0.005328/0 sec, 0.005326/0 sec, 0.005399/0 sec, 0.005475/0 sec, 0.005511/0 sec, 0.005893/0 sec, 0.005382/0 sec, 0.005885/0 sec, 0.005521/0 sec, 0.005534/0 sec, 0.005929/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.11071/0 sec (0.004696/0.004696 sec, 0.004731/0.004731 sec, 0.00464/0.00464 sec, 0.004629/0.004629 sec, 0.004674/0.004674 sec, 0.004856/0.004856 sec, 0.004859/0.004859 sec, 0.004907/0.004907 sec, 0.004907/0.004907 sec, 0.004922/0.004922 sec, 0.005026/0.005026 sec, 0.005019/0.005019 sec, 0.005156/0.005156 sec, 0.005441/0.005441 sec, 0.005436/0.005436 sec, 0.005661/0.005661 sec, 0.00565/0.00565 sec, 0.005545/0.005545 sec, 0.005584/0.005584 sec, 0.005788/0.005788 sec, 0.000419/0.000419 sec, 0.000419/0.000419 sec, 0.000447/0.000447 sec, 0.000446/0.000446 sec, 0.00042/0.00042 sec, 0.000427/0.000427 sec, 0.000402/0.000402 sec, 0.000417/0.000417 sec, 0.000409/0.000409 sec, 0.000425/0.000425 sec, 0.000401/0.000401 sec, 0.000457/0.000457 sec, 0.000439/0.000439 sec, 0.00044/0.00044 sec, 0.000445/0.000445 sec, 0.000426/0.000426 sec, 0.000437/0.000437 sec, 0.000416/0.000416 sec, 0.00044/0.00044 sec, 0.000451/0.000451 sec )
[LOG] Total clause minimization time: 0.185614/0 sec (0.00473/0.00473 sec, 0.004792/0.004792 sec, 0.004709/0.004709 sec, 0.004717/0.004717 sec, 0.004814/0.004814 sec, 0.005367/0.005367 sec, 0.004964/0.004964 sec, 0.005389/0.005389 sec, 0.004847/0.004847 sec, 0.005401/0.005401 sec, 0.005045/0.005045 sec, 0.005485/0.005485 sec, 0.005173/0.005173 sec, 0.005849/0.005849 sec, 0.005912/0.005912 sec, 0.005527/0.005527 sec, 0.005941/0.005941 sec, 0.005548/0.005548 sec, 0.005634/0.005634 sec, 0.006084/0.006084 sec, 0.003598/0.003598 sec, 0.003748/0.003748 sec, 0.004129/0.004129 sec, 0.004202/0.004202 sec, 0.003832/0.003832 sec, 0.004185/0.004185 sec, 0.00373/0.00373 sec, 0.00413/0.00413 sec, 0.003826/0.003826 sec, 0.003855/0.003855 sec, 0.003836/0.003836 sec, 0.003887/0.003887 sec, 0.003933/0.003933 sec, 0.003964/0.003964 sec, 0.004286/0.004286 sec, 0.003845/0.003845 sec, 0.00432/0.00432 sec, 0.003995/0.003995 sec, 0.003998/0.003998 sec, 0.004387/0.004387 sec )
[LOG] Total clause size reduction: 7380 --> 40 (406 --> 1, 402 --> 1, 398 --> 1, 394 --> 1, 390 --> 1, 386 --> 1, 382 --> 1, 378 --> 1, 374 --> 1, 370 --> 1, 366 --> 1, 362 --> 1, 358 --> 1, 354 --> 1, 350 --> 1, 346 --> 1, 342 --> 1, 338 --> 1, 334 --> 1, 330 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 123 --> 0.666667 (203 --> 0.5, 201 --> 0.5, 199 --> 0.5, 197 --> 0.5, 195 --> 0.5, 193 --> 0.5, 191 --> 0.5, 189 --> 0.5, 187 --> 0.5, 185 --> 0.5, 183 --> 0.5, 181 --> 0.5, 179 --> 0.5, 177 --> 0.5, 175 --> 0.5, 173 --> 0.5, 171 --> 0.5, 169 --> 0.5, 167 --> 0.5, 165 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.395184 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 580 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.276949 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 209 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.264866/0 sec (0.00906/0 sec, 0.009143/0 sec, 0.00947/0 sec, 0.009299/0 sec, 0.00922/0 sec, 0.009292/0 sec, 0.009243/0 sec, 0.009337/0 sec, 0.009263/0 sec, 0.009355/0 sec, 0.009383/0 sec, 0.009544/0 sec, 0.009619/0 sec, 0.009678/0 sec, 0.009766/0 sec, 0.009753/0 sec, 0.009766/0 sec, 0.009783/0 sec, 0.009979/0 sec, 0.010105/0 sec, 0.00397/0 sec, 0.003712/0 sec, 0.003799/0 sec, 0.003725/0 sec, 0.003775/0 sec, 0.003755/0 sec, 0.003745/0 sec, 0.003738/0 sec, 0.003738/0 sec, 0.003717/0 sec, 0.003765/0 sec, 0.003816/0 sec, 0.003718/0 sec, 0.003671/0 sec, 0.003699/0 sec, 0.003735/0 sec, 0.003749/0 sec, 0.003741/0 sec, 0.00369/0 sec, 0.00355/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.079571/0 sec (0.003334/0.003334 sec, 0.003458/0.003458 sec, 0.003577/0.003577 sec, 0.003564/0.003564 sec, 0.0035/0.0035 sec, 0.003587/0.003587 sec, 0.003549/0.003549 sec, 0.003593/0.003593 sec, 0.003541/0.003541 sec, 0.003606/0.003606 sec, 0.00364/0.00364 sec, 0.003634/0.003634 sec, 0.0037/0.0037 sec, 0.003695/0.003695 sec, 0.00378/0.00378 sec, 0.003823/0.003823 sec, 0.003712/0.003712 sec, 0.003749/0.003749 sec, 0.003842/0.003842 sec, 0.003873/0.003873 sec, 0.000357/0.000357 sec, 0.000345/0.000345 sec, 0.000367/0.000367 sec, 0.000334/0.000334 sec, 0.00035/0.00035 sec, 0.000341/0.000341 sec, 0.000318/0.000318 sec, 0.000374/0.000374 sec, 0.000358/0.000358 sec, 0.000338/0.000338 sec, 0.000362/0.000362 sec, 0.000343/0.000343 sec, 0.000315/0.000315 sec, 0.000322/0.000322 sec, 0.000341/0.000341 sec, 0.000335/0.000335 sec, 0.000342/0.000342 sec, 0.000315/0.000315 sec, 0.000334/0.000334 sec, 0.000323/0.000323 sec )
[LOG] Total clause minimization time: 0.124191/0 sec (0.003377/0.003377 sec, 0.003303/0.003303 sec, 0.003534/0.003534 sec, 0.003573/0.003573 sec, 0.003576/0.003576 sec, 0.003566/0.003566 sec, 0.00358/0.00358 sec, 0.003564/0.003564 sec, 0.003645/0.003645 sec, 0.003609/0.003609 sec, 0.00364/0.00364 sec, 0.003657/0.003657 sec, 0.0037/0.0037 sec, 0.003746/0.003746 sec, 0.003777/0.003777 sec, 0.00371/0.00371 sec, 0.003879/0.003879 sec, 0.003802/0.003802 sec, 0.003916/0.003916 sec, 0.003968/0.003968 sec, 0.002626/0.002626 sec, 0.002537/0.002537 sec, 0.002578/0.002578 sec, 0.002562/0.002562 sec, 0.002576/0.002576 sec, 0.002572/0.002572 sec, 0.00258/0.00258 sec, 0.002547/0.002547 sec, 0.00254/0.00254 sec, 0.002567/0.002567 sec, 0.002548/0.002548 sec, 0.002562/0.002562 sec, 0.002521/0.002521 sec, 0.002504/0.002504 sec, 0.00249/0.00249 sec, 0.002557/0.002557 sec, 0.002553/0.002553 sec, 0.002618/0.002618 sec, 0.002579/0.002579 sec, 0.002452/0.002452 sec )
[LOG] Total clause size reduction: 5460 --> 40 (310 --> 1, 306 --> 1, 302 --> 1, 298 --> 1, 294 --> 1, 290 --> 1, 286 --> 1, 282 --> 1, 278 --> 1, 274 --> 1, 270 --> 1, 266 --> 1, 262 --> 1, 258 --> 1, 254 --> 1, 250 --> 1, 246 --> 1, 242 --> 1, 238 --> 1, 234 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 91 --> 0.666667 (155 --> 0.5, 153 --> 0.5, 151 --> 0.5, 149 --> 0.5, 147 --> 0.5, 145 --> 0.5, 143 --> 0.5, 141 --> 0.5, 139 --> 0.5, 137 --> 0.5, 135 --> 0.5, 133 --> 0.5, 131 --> 0.5, 129 --> 0.5, 127 --> 0.5, 125 --> 0.5, 123 --> 0.5, 121 --> 0.5, 119 --> 0.5, 117 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.279968 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.002237 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000588/0 sec (0.000391/0 sec, 0.000197/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.3e-05/0 sec (2.3e-05/2.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002908 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.001886 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000377/0 sec (0.000236/0 sec, 0.000141/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-05/0 sec (1e-05/1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002448 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.002251 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000739/0 sec (0.000507/0 sec, 0.000232/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.4e-05/0 sec (2.4e-05/2.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002916 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.002041 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000452/0 sec (0.000295/0 sec, 0.000157/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.3e-05/0 sec (1.3e-05/1.3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002664 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.002302 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000832/0 sec (0.000577/0 sec, 0.000255/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.4e-05/0 sec (2.4e-05/2.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002977 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.001917 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000473/0 sec (0.000302/0 sec, 0.000171/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.1e-05/0 sec (1.1e-05/1.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002501 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.002836 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001063/0 sec (0.000764/0 sec, 0.000299/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.7e-05/0 sec (2.7e-05/2.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003693 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.002182 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000549/0 sec (0.000358/0 sec, 0.000191/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002865 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.003127 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001201/0 sec (0.000867/0 sec, 0.000334/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.8e-05/0 sec (2.8e-05/2.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004001 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.002594 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000677/0 sec (0.000471/0 sec, 0.000206/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003375 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.004132 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0021/0 sec (0.001732/0 sec, 0.000368/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000817/0 sec (0.000817/0.000817 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005123 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.002506 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000705/0 sec (0.000486/0 sec, 0.000219/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003284 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.003411 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001489/0 sec (0.001083/0 sec, 0.000406/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.5e-05/0 sec (3.5e-05/3.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004396 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.002581 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000762/0 sec (0.000519/0 sec, 0.000243/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.2e-05/0 sec (1.2e-05/1.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003367 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.004397 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001674/0 sec (0.001236/0 sec, 0.000438/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.4e-05/0 sec (4.4e-05/4.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005647 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.60 sec (Real time) / 0.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.002902 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000913/0 sec (0.000641/0 sec, 0.000272/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003696 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.35 sec (Real time) / 0.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.003579 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001614/0 sec (0.001161/0 sec, 0.000453/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004755 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.91 sec (Real time) / 1.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.002424 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000828/0 sec (0.000571/0 sec, 0.000257/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003139 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.38 sec (Real time) / 1.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.004827 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002004/0 sec (0.001486/0 sec, 0.000518/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.7e-05/0 sec (4.7e-05/4.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006327 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.79 sec (Real time) / 5.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.002229 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000875/0 sec (0.000612/0 sec, 0.000263/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002928 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.95 sec (Real time) / 3.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.004339 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002275/0 sec (0.00165/0 sec, 0.000625/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.7e-05/0 sec (3.7e-05/3.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005909 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 702.16 sec (Real time) / 691.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.002667 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001102/0 sec (0.000782/0 sec, 0.00032/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003506 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 445.10 sec (Real time) / 435.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.005214 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002889/0 sec (0.0021/0 sec, 0.000789/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 4.5e-05/0 sec (4.5e-05/4.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007366 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.25 sec (Real time) / 9920.63 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.003264 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001435/0 sec (0.00104/0 sec, 0.000395/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.4e-05/0 sec (1.4e-05/1.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004393 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.32 sec (Real time) / 9916.78 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.008537 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005772/0 sec (0.004816/0 sec, 0.000956/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.002147/0 sec (0.002147/0.002147 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011479 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.37 sec (Real time) / 9920.07 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.003543 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001661/0 sec (0.001197/0 sec, 0.000464/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.8e-05/0 sec (1.8e-05/1.8e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004875 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.40 sec (Real time) / 9920.54 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.007367 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.004326/0 sec (0.003196/0 sec, 0.00113/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 6.5e-05/0 sec (6.5e-05/6.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011093 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.54 sec (Real time) / 9909.38 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.005666 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002237/0 sec (0.001629/0 sec, 0.000608/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.2e-05/0 sec (3.2e-05/3.2e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007587 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.82 sec (Real time) / 9880.46 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.003012 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000516/0 sec (0.000352/0 sec, 0.000164/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003812 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.002593 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000447/0 sec (0.000292/0 sec, 0.000155/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2.6e-05/0 sec (2.6e-05/2.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003305 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.003589 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000934/0 sec (0.000738/0 sec, 0.000196/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0.000344/0 sec (0.000344/0.000344 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004473 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.003321 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000539/0 sec (0.000381/0 sec, 0.000158/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.7e-05/0 sec (1.7e-05/1.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004221 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.01328 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009926/1 sec (0.003879/0 sec, 0.001187/0 sec, 0.000562/0 sec, 0.0037/1 sec, 0.000326/0 sec, 0.000272/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.00388/0 sec (0.001522/0.001522 sec, 0.000553/0.000553 sec, 2.9e-05/2.9e-05 sec, 0.001776/0.001776 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.003143/1 sec (0.001547/0.001547 sec, 0/0 sec, 0/0 sec, 0.001596/0.001596 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 130 --> 5 (128 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 21.6667 --> 0.833333 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.014448 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.008832 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005249/0 sec (0.001986/0 sec, 0.00074/0 sec, 0.000648/0 sec, 0.001438/0 sec, 0.000226/0 sec, 0.000211/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.001643/0 sec (0.000674/0.000674 sec, 0.00033/0.00033 sec, 0.000252/0.000252 sec, 0.000387/0.000387 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.001447/0 sec (0.000654/0.000654 sec, 0/0 sec, 0/0 sec, 0.000793/0.000793 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 68 --> 5 (66 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 11.3333 --> 0.833333 (22 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009972 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.012669 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009085/0 sec (0.003747/0 sec, 0.001671/0 sec, 0.001361/0 sec, 0.00178/0 sec, 0.000276/0 sec, 0.00025/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.004178/0 sec (0.001546/0.001546 sec, 0.001069/0.001069 sec, 0.000874/0.000874 sec, 0.000689/0.000689 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.00224/0 sec (0.001454/0.001454 sec, 0/0 sec, 0/0 sec, 0.000786/0.000786 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 74 --> 5 (72 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 12.3333 --> 0.833333 (24 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013757 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.005998 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00279/0 sec (0.001061/0 sec, 0.000412/0 sec, 0.000319/0 sec, 0.000631/0 sec, 0.000187/0 sec, 0.00018/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000562/0 sec (0.000312/0.000312 sec, 0.000102/0.000102 sec, 2e-05/2e-05 sec, 0.000128/0.000128 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000563/0 sec (0.000299/0.000299 sec, 0/0 sec, 0/0 sec, 0.000264/0.000264 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42 --> 5 (40 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7 --> 0.833333 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007029 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.082115 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.074385/0 sec (0.024129/0 sec, 0.011201/0 sec, 0.008526/0 sec, 0.007085/0 sec, 0.004842/0 sec, 0.003104/0 sec, 0.001824/0 sec, 0.010297/0 sec, 0.000879/0 sec, 0.000521/0 sec, 0.000498/0 sec, 0.000491/0 sec, 0.000492/0 sec, 0.000496/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.037276/0 sec (0.006927/0.006927 sec, 0.00957/0.00957 sec, 0.006454/0.006454 sec, 0.00503/0.00503 sec, 0.002872/0.002872 sec, 0.001176/0.001176 sec, 8.8e-05/8.8e-05 sec, 0.005159/0.005159 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.019558/0 sec (0.015212/0.015212 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004346/0.004346 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4870 --> 193 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 121.75 --> 4.825 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.083794 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.047614 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042025/0 sec (0.013564/0 sec, 0.007981/0 sec, 0.004602/0 sec, 0.003393/0 sec, 0.002429/0 sec, 0.001902/0 sec, 0.001766/0 sec, 0.004132/0 sec, 0.000476/0 sec, 0.000359/0 sec, 0.000355/0 sec, 0.000355/0 sec, 0.000355/0 sec, 0.000356/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.019074/0 sec (0.003502/0.003502 sec, 0.00637/0.00637 sec, 0.003261/0.003261 sec, 0.002044/0.002044 sec, 0.001149/0.001149 sec, 0.000717/0.000717 sec, 0.000602/0.000602 sec, 0.001429/0.001429 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.010781/0 sec (0.008603/0.008603 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002178/0.002178 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2342 --> 193 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.55 --> 4.825 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.049152 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.053614 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.047682/0 sec (0.015331/0 sec, 0.008824/0 sec, 0.005173/0 sec, 0.004485/0 sec, 0.003206/0 sec, 0.002465/0 sec, 0.002306/0 sec, 0.003389/0 sec, 0.000522/0 sec, 0.000402/0 sec, 0.000398/0 sec, 0.000397/0 sec, 0.000393/0 sec, 0.000391/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.023039/0 sec (0.004211/0.004211 sec, 0.007045/0.007045 sec, 0.003608/0.003608 sec, 0.002976/0.002976 sec, 0.001751/0.001751 sec, 0.00115/0.00115 sec, 0.00105/0.00105 sec, 0.001248/0.001248 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.011076/0 sec (0.00954/0.00954 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001536/0.001536 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2438 --> 193 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 60.95 --> 4.825 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05522 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.031585 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02704/0 sec (0.009598/0 sec, 0.006282/0 sec, 0.00282/0 sec, 0.002229/0 sec, 0.001337/0 sec, 0.001062/0 sec, 0.00087/0 sec, 0.001268/0 sec, 0.000282/0 sec, 0.00026/0 sec, 0.000257/0 sec, 0.00026/0 sec, 0.000258/0 sec, 0.000257/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.011955/0 sec (0.002314/0.002314 sec, 0.005323/0.005323 sec, 0.002041/0.002041 sec, 0.001352/0.001352 sec, 0.00043/0.00043 sec, 0.000231/0.000231 sec, 4.4e-05/4.4e-05 sec, 0.00022/0.00022 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.00696/0 sec (0.006349/0.006349 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000611/0.000611 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1286 --> 193 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.15 --> 4.825 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.032658 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 1.07065 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.01776/1 sec (0.482613/1 sec, 0.14912/0 sec, 0.074842/0 sec, 0.05075/0 sec, 0.056605/0 sec, 0.044143/0 sec, 0.033881/0 sec, 0.03065/0 sec, 0.025752/0 sec, 0.023965/0 sec, 0.018216/0 sec, 0.020318/0 sec, 0.000785/0 sec, 0.000682/0 sec, 0.000674/0 sec, 0.000677/0 sec, 0.000692/0 sec, 0.000671/0 sec, 0.000675/0 sec, 0.000676/0 sec, 0.000675/0 sec, 0.000699/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.376314/0 sec (0.052907/0.052907 sec, 0.133834/0.133834 sec, 0.053255/0.053255 sec, 0.028349/0.028349 sec, 0.034411/0.034411 sec, 0.0201/0.0201 sec, 0.016213/0.016213 sec, 0.014019/0.014019 sec, 0.008403/0.008403 sec, 0.006339/0.006339 sec, 0.000402/0.000402 sec, 0.008082/0.008082 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.421163/1 sec (0.414721/0.414721 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.006442/0.006442 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122890 --> 5121 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.523 --> 9.7729 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.07424 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.26 sec (Real time) / 1.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.8465 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.793561/0 sec (0.298512/0 sec, 0.16947/0 sec, 0.068423/0 sec, 0.037365/0 sec, 0.039929/0 sec, 0.031716/0 sec, 0.028717/0 sec, 0.027451/0 sec, 0.026568/0 sec, 0.025798/0 sec, 0.022344/0 sec, 0.012359/0 sec, 0.000671/0 sec, 0.000474/0 sec, 0.000465/0 sec, 0.000464/0 sec, 0.000466/0 sec, 0.000465/0 sec, 0.000498/0 sec, 0.000469/0 sec, 0.000467/0 sec, 0.00047/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.339653/0 sec (0.034905/0.034905 sec, 0.153258/0.153258 sec, 0.052952/0.052952 sec, 0.021905/0.021905 sec, 0.02658/0.02658 sec, 0.013131/0.013131 sec, 0.009043/0.009043 sec, 0.007617/0.007617 sec, 0.006587/0.006587 sec, 0.005819/0.005819 sec, 0.005928/0.005928 sec, 0.001928/0.001928 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.256377/0 sec (0.25263/0.25263 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003747/0.003747 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57866 --> 5121 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.431 --> 9.7729 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.849227 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.02 sec (Real time) / 0.86 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.853463 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.803077/1 sec (0.309048/0 sec, 0.164318/0 sec, 0.078633/0 sec, 0.04346/0 sec, 0.044242/0 sec, 0.030446/0 sec, 0.026613/0 sec, 0.022838/1 sec, 0.024008/0 sec, 0.022619/0 sec, 0.021495/0 sec, 0.009588/0 sec, 0.000923/0 sec, 0.000552/0 sec, 0.000529/0 sec, 0.000535/0 sec, 0.000529/0 sec, 0.000559/0 sec, 0.000524/0 sec, 0.000539/0 sec, 0.000537/0 sec, 0.000542/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.356677/0 sec (0.037407/0.037407 sec, 0.14994/0.14994 sec, 0.057825/0.057825 sec, 0.027578/0.027578 sec, 0.027809/0.027809 sec, 0.014544/0.014544 sec, 0.010353/0.010353 sec, 0.00913/0.00913 sec, 0.007274/0.007274 sec, 0.006431/0.006431 sec, 0.006093/0.006093 sec, 0.002293/0.002293 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.263211/0 sec (0.260619/0.260619 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002592/0.002592 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59402 --> 5121 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.363 --> 9.7729 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.856645 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.04 sec (Real time) / 0.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.695236 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.650939/1 sec (0.245406/0 sec, 0.134361/0 sec, 0.061582/0 sec, 0.040228/0 sec, 0.040256/0 sec, 0.026059/0 sec, 0.021777/1 sec, 0.020766/0 sec, 0.01911/0 sec, 0.019981/0 sec, 0.013884/0 sec, 0.004188/0 sec, 0.00037/0 sec, 0.00033/0 sec, 0.000329/0 sec, 0.000328/0 sec, 0.000327/0 sec, 0.000349/0 sec, 0.000324/0 sec, 0.000331/0 sec, 0.000327/0 sec, 0.000326/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.285245/0 sec (0.030599/0.030599 sec, 0.123204/0.123204 sec, 0.043169/0.043169 sec, 0.025078/0.025078 sec, 0.027075/0.027075 sec, 0.011394/0.011394 sec, 0.007806/0.007806 sec, 0.006337/0.006337 sec, 0.004716/0.004716 sec, 0.00479/0.00479 sec, 0.00067/0.00067 sec, 0.000407/0.000407 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.206627/0 sec (0.205802/0.205802 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000825/0.000825 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30730 --> 5121 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.645 --> 9.7729 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.697728 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.88 sec (Real time) / 0.76 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 266.601 sec CPU time.
[LOG] Relation determinization time: 267 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 264.711/265 sec (16.7466/17 sec, 154.276/154 sec, 69.2157/70 sec, 3.67186/4 sec, 2.86295/3 sec, 2.3662/2 sec, 2.10478/2 sec, 2.01228/2 sec, 1.90601/2 sec, 1.84151/2 sec, 1.78081/1 sec, 1.73134/1 sec, 1.72427/2 sec, 1.75573/2 sec, 0.633445/1 sec, 0.067483/0 sec, 0.001349/0 sec, 0.00092/0 sec, 0.000938/0 sec, 0.000952/0 sec, 0.00091/0 sec, 0.00092/0 sec, 0.000915/0 sec, 0.000902/0 sec, 0.000952/0 sec, 0.000941/0 sec, 0.000947/0 sec, 0.000933/0 sec, 0.000971/0 sec, 0.000921/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 241.57/242 sec (2.03747/2.03747 sec, 153.738/153.738 sec, 68.5808/68.5808 sec, 3.16301/3.16301 sec, 2.21816/2.21816 sec, 1.76007/1.76007 sec, 1.53555/1.53555 sec, 1.41181/1.41181 sec, 1.33536/1.33536 sec, 1.24933/1.24933 sec, 1.18647/1.18647 sec, 1.12281/1.12281 sec, 1.10952/1.10952 sec, 1.10765/1.10765 sec, 0.004677/0.004677 sec, 0.009733/0.009733 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 13.4938/17 sec (13.4839/13.4839 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.009903/0.009903 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686990 --> 114689 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.362 --> 13.9728 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 266.605 sec CPU time.
[LOG] Overall execution time: 267 sec real time.
Synthesis time: 267.39 sec (Real time) / 261.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 257.791 sec CPU time.
[LOG] Relation determinization time: 259 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 255.792/258 sec (11.0358/12 sec, 133.043/133 sec, 63.7147/64 sec, 26.2717/26 sec, 2.96357/3 sec, 2.40891/3 sec, 2.12208/2 sec, 2.01103/2 sec, 1.75783/2 sec, 1.79065/2 sec, 1.72647/2 sec, 1.7155/2 sec, 1.72903/2 sec, 1.67981/2 sec, 1.68053/1 sec, 0.13212/0 sec, 0.001067/0 sec, 0.000621/0 sec, 0.000589/0 sec, 0.000593/0 sec, 0.000617/0 sec, 0.000593/0 sec, 0.000593/0 sec, 0.000595/0 sec, 0.000601/0 sec, 0.000595/0 sec, 0.000626/0 sec, 0.000598/0 sec, 0.000597/0 sec, 0.000593/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 238.343/236 sec (1.90399/1.90399 sec, 132.534/132.534 sec, 63.088/63.088 sec, 25.6584/25.6584 sec, 2.28536/2.28536 sec, 1.7798/1.7798 sec, 1.54341/1.54341 sec, 1.42309/1.42309 sec, 1.32262/1.32262 sec, 1.2402/1.2402 sec, 1.16843/1.16843 sec, 1.12908/1.12908 sec, 1.09989/1.09989 sec, 1.06342/1.06342 sec, 1.1001/1.1001 sec, 0.002426/0.002426 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.05077/9 sec (8.04604/8.04604 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004724/0.004724 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253390 --> 114689 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.703 --> 13.9728 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 257.808 sec CPU time.
[LOG] Overall execution time: 259 sec real time.
Synthesis time: 258.57 sec (Real time) / 253.89 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 282.565 sec CPU time.
[LOG] Relation determinization time: 284 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 280.401/281 sec (11.3827/12 sec, 144.287/144 sec, 99.6834/100 sec, 3.65429/4 sec, 2.74372/3 sec, 2.3456/2 sec, 2.0795/2 sec, 1.95267/2 sec, 1.86466/2 sec, 1.77853/2 sec, 1.69832/2 sec, 1.82012/2 sec, 1.7362/1 sec, 1.65057/1 sec, 1.6514/2 sec, 0.062772/0 sec, 0.001132/0 sec, 0.00072/0 sec, 0.00068/0 sec, 0.000672/0 sec, 0.000682/0 sec, 0.000674/0 sec, 0.000676/0 sec, 0.000707/0 sec, 0.000679/0 sec, 0.000672/0 sec, 0.00068/0 sec, 0.00067/0 sec, 0.000712/0 sec, 0.00068/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 262.92/264 sec (1.94363/1.94363 sec, 143.782/143.782 sec, 99.0583/99.0583 sec, 3.04489/3.04489 sec, 2.29343/2.29343 sec, 1.74134/1.74134 sec, 1.52569/1.52569 sec, 1.37108/1.37108 sec, 1.31872/1.31872 sec, 1.23314/1.23314 sec, 1.15704/1.15704 sec, 1.16562/1.16562 sec, 1.10581/1.10581 sec, 1.08489/1.08489 sec, 1.09267/1.09267 sec, 0.002191/0.002191 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.29609/9 sec (8.29327/8.29327 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002825/0.002825 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277966 --> 114689 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.698 --> 13.9728 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 282.567 sec CPU time.
[LOG] Overall execution time: 284 sec real time.
Synthesis time: 283.39 sec (Real time) / 277.97 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 241.296 sec CPU time.
[LOG] Relation determinization time: 242 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 239.255/241 sec (9.47759/9 sec, 138.654/139 sec, 67.1648/68 sec, 3.68548/3 sec, 2.79109/3 sec, 2.31813/3 sec, 2.04852/2 sec, 1.97906/2 sec, 1.85377/2 sec, 1.83072/2 sec, 1.60332/2 sec, 1.71076/2 sec, 1.68989/2 sec, 1.63002/1 sec, 0.585991/1 sec, 0.225235/0 sec, 0.000732/0 sec, 0.000424/0 sec, 0.000418/0 sec, 0.000413/0 sec, 0.000408/0 sec, 0.000407/0 sec, 0.00044/0 sec, 0.000415/0 sec, 0.00041/0 sec, 0.000407/0 sec, 0.00041/0 sec, 0.000411/0 sec, 0.000413/0 sec, 0.000412/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 223.296/225 sec (1.73939/1.73939 sec, 138.148/138.148 sec, 66.5612/66.5612 sec, 3.09217/3.09217 sec, 2.13874/2.13874 sec, 1.71618/1.71618 sec, 1.51333/1.51333 sec, 1.39912/1.39912 sec, 1.31204/1.31204 sec, 1.22552/1.22552 sec, 1.16209/1.16209 sec, 1.12386/1.12386 sec, 1.09722/1.09722 sec, 1.06136/1.06136 sec, 0.004981/0.004981 sec, 0.000504/0.000504 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.67736/6 sec (6.67616/6.67616 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001203/0.001203 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655374 --> 114689 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8458 --> 13.9728 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 241.309 sec CPU time.
[LOG] Overall execution time: 242 sec real time.
Synthesis time: 242.02 sec (Real time) / 237.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 2229.87 sec CPU time.
[LOG] Relation determinization time: 2235 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2211.89/2215 sec (94.7171/95 sec, 962.805/965 sec, 399.668/400 sec, 181.824/183 sec, 108.193/108 sec, 94.0406/95 sec, 42.6779/42 sec, 40.1335/40 sec, 37.5364/38 sec, 34.6473/34 sec, 33.7928/33 sec, 32.4168/32 sec, 31.1836/31 sec, 30.2945/31 sec, 29.5253/30 sec, 29.2024/29 sec, 28.9518/29 sec, 0.267238/0 sec, 0.001157/0 sec, 0.000818/0 sec, 0.000748/0 sec, 0.000757/0 sec, 0.000754/0 sec, 0.000758/0 sec, 0.000777/0 sec, 0.000757/0 sec, 0.00075/0 sec, 0.000755/0 sec, 0.000757/0 sec, 0.000779/0 sec, 0.000747/0 sec, 0.000754/0 sec, 0.00075/0 sec, 0.000762/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 2103.72/2107 sec (21.0601/21.0601 sec, 960.607/960.607 sec, 397.515/397.515 sec, 179.695/179.695 sec, 106.077/106.077 sec, 91.8899/91.8899 sec, 40.5205/40.5205 sec, 38.0058/38.0058 sec, 35.4418/35.4418 sec, 32.5315/32.5315 sec, 31.6689/31.6689 sec, 30.2819/30.2819 sec, 29.0292/29.0292 sec, 28.1252/28.1252 sec, 27.3553/27.3553 sec, 27.0533/27.0533 sec, 26.8565/26.8565 sec, 0.002537/0.002537 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 41.9779/41 sec (41.9748/41.9748 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003145/0.003145 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767184 --> 524289 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.904 --> 15.9912 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2229.93 sec CPU time.
[LOG] Overall execution time: 2235 sec real time.
Synthesis time: 2235.19 sec (Real time) / 2172.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 2266.36 sec CPU time.
[LOG] Relation determinization time: 2272 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2248.43/2253 sec (85.5442/86 sec, 1107.04/1109 sec, 323.443/324 sec, 183.413/184 sec, 115.679/116 sec, 96.5526/96 sec, 39.2475/40 sec, 38.8277/39 sec, 36.9153/37 sec, 35.0543/35 sec, 33.3653/34 sec, 32.4889/32 sec, 30.1274/31 sec, 30.0396/30 sec, 29.3803/29 sec, 28.9591/29 sec, 2.11404/2 sec, 0.228546/0 sec, 0.000658/0 sec, 0.000461/0 sec, 0.000477/0 sec, 0.000452/0 sec, 0.000456/0 sec, 0.000456/0 sec, 0.000455/0 sec, 0.000457/0 sec, 0.000454/0 sec, 0.000459/0 sec, 0.000487/0 sec, 0.000452/0 sec, 0.000445/0 sec, 0.000458/0 sec, 0.000453/0 sec, 0.00047/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 2149.34/2157 sec (20.0768/20.0768 sec, 1104.85/1104.85 sec, 321.33/321.33 sec, 181.334/181.334 sec, 113.648/113.648 sec, 94.5916/94.5916 sec, 37.2506/37.2506 sec, 36.7734/36.7734 sec, 34.869/34.869 sec, 32.9931/32.9931 sec, 31.2813/31.2813 sec, 30.3757/30.3757 sec, 27.9902/27.9902 sec, 27.8812/27.8812 sec, 27.2384/27.2384 sec, 26.8376/26.8376 sec, 0.017979/0.017979 sec, 0.000577/0.000577 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 34.0869/32 sec (34.0855/34.0855 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.0014/0.0014 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949136 --> 524289 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9511 --> 15.9912 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 2266.38 sec CPU time.
[LOG] Overall execution time: 2272 sec real time.
Synthesis time: 2271.71 sec (Real time) / 2206.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.17 sec (Real time) / 9471.03 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.18 sec (Real time) / 9417.27 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.11 sec (Real time) / 9193.22 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9377.91 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 10000.01 sec (Real time) / 2767.60 sec (User CPU time)
Timeout: 1
=====================  mvs22y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2692.40 sec (User CPU time)
Timeout: 1
=====================  mvs24n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 2437.70 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 2201.02 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 2022.73 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 1797.52 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.008383 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005532/0 sec (0.000964/0 sec, 0.000928/0 sec, 0.000859/0 sec, 0.000805/0 sec, 0.000636/0 sec, 0.000564/0 sec, 0.000398/0 sec, 0.000378/0 sec )
[LOG] Nr of iterations: 12 (2, 2, 2, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001783/0 sec (0.000334/0.000334 sec, 0.000372/0.000372 sec, 0.000385/0.000385 sec, 0.000385/0.000385 sec, 0.000128/0.000128 sec, 9.5e-05/9.5e-05 sec, 6.8e-05/6.8e-05 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause minimization time: 0.001956/0 sec (0.000295/0.000295 sec, 0.000306/0.000306 sec, 0.00022/0.00022 sec, 0.000168/0.000168 sec, 0.000315/0.000315 sec, 0.000299/0.000299 sec, 0.00016/0.00016 sec, 0.000193/0.000193 sec )
[LOG] Total clause size reduction: 81 --> 8 (25 --> 1, 21 --> 1, 17 --> 1, 14 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 6.75 --> 0.666667 (12.5 --> 0.5, 10.5 --> 0.5, 8.5 --> 0.5, 7 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.009467 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.069844 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 95 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064825/0 sec (0.00504/0 sec, 0.004645/0 sec, 0.005015/0 sec, 0.005394/0 sec, 0.005127/0 sec, 0.004954/0 sec, 0.005233/0 sec, 0.00559/0 sec, 0.002092/0 sec, 0.002108/0 sec, 0.001918/0 sec, 0.002311/0 sec, 0.0036/0 sec, 0.004263/0 sec, 0.004233/0 sec, 0.003302/0 sec )
[LOG] Nr of iterations: 24 (2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.019783/0 sec (0.00206/0.00206 sec, 0.001955/0.001955 sec, 0.002123/0.002123 sec, 0.001988/0.001988 sec, 0.00196/0.00196 sec, 0.002133/0.002133 sec, 0.002082/0.002082 sec, 0.002302/0.002302 sec, 0.000215/0.000215 sec, 0.000383/0.000383 sec, 0.00021/0.00021 sec, 0.000424/0.000424 sec, 0.000449/0.000449 sec, 0.000515/0.000515 sec, 0.000529/0.000529 sec, 0.000455/0.000455 sec )
[LOG] Total clause minimization time: 0.033434/0 sec (0.001815/0.001815 sec, 0.001783/0.001783 sec, 0.001944/0.001944 sec, 0.002317/0.002317 sec, 0.00221/0.00221 sec, 0.001925/0.001925 sec, 0.002078/0.002078 sec, 0.002245/0.002245 sec, 0.001386/0.001386 sec, 0.001289/0.001289 sec, 0.00131/0.00131 sec, 0.001493/0.001493 sec, 0.00275/0.00275 sec, 0.003324/0.003324 sec, 0.003238/0.003238 sec, 0.002327/0.002327 sec )
[LOG] Total clause size reduction: 972 --> 16 (137 --> 1, 133 --> 1, 129 --> 1, 121 --> 1, 117 --> 1, 112 --> 1, 109 --> 1, 106 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 40.5 --> 0.666667 (68.5 --> 0.5, 66.5 --> 0.5, 64.5 --> 0.5, 60.5 --> 0.5, 58.5 --> 0.5, 56 --> 0.5, 54.5 --> 0.5, 53 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.071493 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 233 8 0 1 223
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.147454 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 163 new AND gates.
[LOG] Size before ABC: 188 AND gates.
[LOG] Size after ABC: 158 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1398/1 sec (0.008324/0 sec, 0.008199/0 sec, 0.00792/0 sec, 0.008289/0 sec, 0.008343/0 sec, 0.007675/1 sec, 0.00775/0 sec, 0.008947/0 sec, 0.008602/0 sec, 0.00849/0 sec, 0.003774/0 sec, 0.003576/0 sec, 0.003678/0 sec, 0.004154/0 sec, 0.004525/0 sec, 0.006209/0 sec, 0.006765/0 sec, 0.00764/0 sec, 0.009222/0 sec, 0.007718/0 sec )
[LOG] Nr of iterations: 30 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.041175/0 sec (0.003455/0.003455 sec, 0.003648/0.003648 sec, 0.003187/0.003187 sec, 0.003316/0.003316 sec, 0.00329/0.00329 sec, 0.003093/0.003093 sec, 0.003134/0.003134 sec, 0.003374/0.003374 sec, 0.003405/0.003405 sec, 0.003352/0.003352 sec, 0.000678/0.000678 sec, 0.000766/0.000766 sec, 0.000753/0.000753 sec, 0.000792/0.000792 sec, 0.000766/0.000766 sec, 0.000759/0.000759 sec, 0.000854/0.000854 sec, 0.000907/0.000907 sec, 0.000798/0.000798 sec, 0.000848/0.000848 sec )
[LOG] Total clause minimization time: 0.076355/1 sec (0.003015/0.003015 sec, 0.003125/0.003125 sec, 0.003226/0.003226 sec, 0.003439/0.003439 sec, 0.003448/0.003448 sec, 0.003095/0.003095 sec, 0.003282/0.003282 sec, 0.003885/0.003885 sec, 0.003678/0.003678 sec, 0.003362/0.003362 sec, 0.00232/0.00232 sec, 0.002224/0.002224 sec, 0.0023/0.0023 sec, 0.002719/0.002719 sec, 0.003141/0.003141 sec, 0.004839/0.004839 sec, 0.005258/0.005258 sec, 0.006021/0.006021 sec, 0.007775/0.007775 sec, 0.006203/0.006203 sec )
[LOG] Total clause size reduction: 2094 --> 20 (228 --> 1, 225 --> 1, 220 --> 1, 216 --> 1, 211 --> 1, 204 --> 1, 201 --> 1, 197 --> 1, 193 --> 1, 189 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 69.8 --> 0.666667 (114 --> 0.5, 112.5 --> 0.5, 110 --> 0.5, 108 --> 0.5, 105.5 --> 0.5, 102 --> 0.5, 100.5 --> 0.5, 98.5 --> 0.5, 96.5 --> 0.5, 94.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.149688 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 395 10 0 1 380
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.277143 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 287 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.266521/1 sec (0.015113/0 sec, 0.011982/0 sec, 0.012781/0 sec, 0.013078/0 sec, 0.013675/0 sec, 0.013338/0 sec, 0.013814/0 sec, 0.013685/0 sec, 0.013303/0 sec, 0.013831/0 sec, 0.01358/0 sec, 0.012955/0 sec, 0.005578/0 sec, 0.005243/0 sec, 0.005412/0 sec, 0.005871/0 sec, 0.006503/0 sec, 0.008644/0 sec, 0.011204/0 sec, 0.01114/0 sec, 0.011328/0 sec, 0.011768/0 sec, 0.011821/0 sec, 0.010874/1 sec )
[LOG] Nr of iterations: 36 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.076199/0 sec (0.007696/0.007696 sec, 0.005051/0.005051 sec, 0.004965/0.004965 sec, 0.004929/0.004929 sec, 0.004954/0.004954 sec, 0.004999/0.004999 sec, 0.005063/0.005063 sec, 0.004979/0.004979 sec, 0.005007/0.005007 sec, 0.005078/0.005078 sec, 0.004925/0.004925 sec, 0.005188/0.005188 sec, 0.001075/0.001075 sec, 0.001055/0.001055 sec, 0.001074/0.001074 sec, 0.001062/0.001062 sec, 0.001073/0.001073 sec, 0.001232/0.001232 sec, 0.001131/0.001131 sec, 0.001109/0.001109 sec, 0.001161/0.001161 sec, 0.001209/0.001209 sec, 0.000952/0.000952 sec, 0.001232/0.001232 sec )
[LOG] Total clause minimization time: 0.14788/1 sec (0.004639/0.004639 sec, 0.004739/0.004739 sec, 0.00504/0.00504 sec, 0.005643/0.005643 sec, 0.006084/0.006084 sec, 0.005514/0.005514 sec, 0.006038/0.006038 sec, 0.005901/0.005901 sec, 0.005823/0.005823 sec, 0.006159/0.006159 sec, 0.006119/0.006119 sec, 0.005102/0.005102 sec, 0.003433/0.003433 sec, 0.003329/0.003329 sec, 0.003445/0.003445 sec, 0.003911/0.003911 sec, 0.004543/0.004543 sec, 0.006488/0.006488 sec, 0.009125/0.009125 sec, 0.009115/0.009115 sec, 0.009297/0.009297 sec, 0.009633/0.009633 sec, 0.009903/0.009903 sec, 0.008857/0.008857 sec )
[LOG] Total clause size reduction: 3769 --> 24 (338 --> 1, 334 --> 1, 330 --> 1, 326 --> 1, 321 --> 1, 314 --> 1, 311 --> 1, 307 --> 1, 302 --> 1, 295 --> 1, 291 --> 1, 288 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 104.694 --> 0.666667 (169 --> 0.5, 167 --> 0.5, 165 --> 0.5, 163 --> 0.5, 160.5 --> 0.5, 157 --> 0.5, 155.5 --> 0.5, 153.5 --> 0.5, 151 --> 0.5, 147.5 --> 0.5, 145.5 --> 0.5, 144 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.280052 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.62 sec (Real time) / 0.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.92 sec (Real time) / 0.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 0.461344 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 351 new AND gates.
[LOG] Size before ABC: 414 AND gates.
[LOG] Size after ABC: 348 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.445221/1 sec (0.01973/0 sec, 0.019124/0 sec, 0.018016/0 sec, 0.018277/0 sec, 0.018386/0 sec, 0.019316/1 sec, 0.019425/0 sec, 0.019253/0 sec, 0.020854/0 sec, 0.019497/0 sec, 0.01977/0 sec, 0.019119/0 sec, 0.019913/0 sec, 0.018622/0 sec, 0.00799/0 sec, 0.00788/0 sec, 0.007409/0 sec, 0.007647/0 sec, 0.009408/0 sec, 0.01139/0 sec, 0.012868/0 sec, 0.012782/0 sec, 0.01431/0 sec, 0.016104/0 sec, 0.016903/0 sec, 0.017317/0 sec, 0.01662/0 sec, 0.017291/0 sec )
[LOG] Nr of iterations: 42 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.127444/0 sec (0.008238/0.008238 sec, 0.008262/0.008262 sec, 0.007309/0.007309 sec, 0.00709/0.00709 sec, 0.007212/0.007212 sec, 0.007357/0.007357 sec, 0.0073/0.0073 sec, 0.007345/0.007345 sec, 0.007625/0.007625 sec, 0.007393/0.007393 sec, 0.007355/0.007355 sec, 0.007352/0.007352 sec, 0.007661/0.007661 sec, 0.00749/0.00749 sec, 0.001655/0.001655 sec, 0.001649/0.001649 sec, 0.001354/0.001354 sec, 0.001326/0.001326 sec, 0.00173/0.00173 sec, 0.001652/0.001652 sec, 0.001575/0.001575 sec, 0.001648/0.001648 sec, 0.001569/0.001569 sec, 0.001788/0.001788 sec, 0.001678/0.001678 sec, 0.001576/0.001576 sec, 0.001615/0.001615 sec, 0.00164/0.00164 sec )
[LOG] Total clause minimization time: 0.24893/1 sec (0.007483/0.007483 sec, 0.007448/0.007448 sec, 0.007167/0.007167 sec, 0.008046/0.008046 sec, 0.007504/0.007504 sec, 0.008289/0.008289 sec, 0.008757/0.008757 sec, 0.007981/0.007981 sec, 0.008609/0.008609 sec, 0.008506/0.008506 sec, 0.00875/0.00875 sec, 0.008253/0.008253 sec, 0.008251/0.008251 sec, 0.007391/0.007391 sec, 0.005056/0.005056 sec, 0.005007/0.005007 sec, 0.004818/0.004818 sec, 0.005279/0.005279 sec, 0.006615/0.006615 sec, 0.008478/0.008478 sec, 0.010081/0.010081 sec, 0.009917/0.009917 sec, 0.011403/0.011403 sec, 0.013164/0.013164 sec, 0.01399/0.01399 sec, 0.014401/0.014401 sec, 0.013809/0.013809 sec, 0.014477/0.014477 sec )
[LOG] Total clause size reduction: 6238 --> 28 (475 --> 1, 472 --> 1, 467 --> 1, 463 --> 1, 458 --> 1, 451 --> 1, 448 --> 1, 444 --> 1, 436 --> 1, 429 --> 1, 426 --> 1, 422 --> 1, 418 --> 1, 415 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 148.524 --> 0.666667 (237.5 --> 0.5, 236 --> 0.5, 233.5 --> 0.5, 231.5 --> 0.5, 229 --> 0.5, 225.5 --> 0.5, 224 --> 0.5, 222 --> 0.5, 218 --> 0.5, 214.5 --> 0.5, 213 --> 0.5, 211 --> 0.5, 209 --> 0.5, 207.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.465246 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.16 sec (Real time) / 3.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.28 sec (Real time) / 8.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 831 14 0 1 806
=====================  mult8.aag =====================
[LOG] Relation determinization time: 0.696786 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 477 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.675169/0 sec (0.027116/0 sec, 0.025972/0 sec, 0.024046/0 sec, 0.025283/0 sec, 0.025764/0 sec, 0.024938/0 sec, 0.024112/0 sec, 0.02671/0 sec, 0.025533/0 sec, 0.02563/0 sec, 0.025057/0 sec, 0.024687/0 sec, 0.02545/0 sec, 0.025395/0 sec, 0.026195/0 sec, 0.024982/0 sec, 0.010567/0 sec, 0.010454/0 sec, 0.009873/0 sec, 0.010408/0 sec, 0.010503/0 sec, 0.014028/0 sec, 0.0168/0 sec, 0.016475/0 sec, 0.018268/0 sec, 0.020094/0 sec, 0.02005/0 sec, 0.020984/0 sec, 0.021936/0 sec, 0.022151/0 sec, 0.023262/0 sec, 0.022446/0 sec )
[LOG] Nr of iterations: 48 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.193209/0 sec (0.01272/0.01272 sec, 0.010962/0.010962 sec, 0.009732/0.009732 sec, 0.009666/0.009666 sec, 0.009608/0.009608 sec, 0.00977/0.00977 sec, 0.009585/0.009585 sec, 0.010117/0.010117 sec, 0.009685/0.009685 sec, 0.009532/0.009532 sec, 0.009687/0.009687 sec, 0.00982/0.00982 sec, 0.009832/0.009832 sec, 0.00981/0.00981 sec, 0.009845/0.009845 sec, 0.010025/0.010025 sec, 0.001999/0.001999 sec, 0.002054/0.002054 sec, 0.001991/0.001991 sec, 0.001949/0.001949 sec, 0.001852/0.001852 sec, 0.002044/0.002044 sec, 0.002087/0.002087 sec, 0.002266/0.002266 sec, 0.002065/0.002065 sec, 0.002045/0.002045 sec, 0.002046/0.002046 sec, 0.002029/0.002029 sec, 0.002144/0.002144 sec, 0.002035/0.002035 sec, 0.002098/0.002098 sec, 0.002109/0.002109 sec )
[LOG] Total clause minimization time: 0.377349/0 sec (0.009752/0.009752 sec, 0.009648/0.009648 sec, 0.009586/0.009586 sec, 0.010851/0.010851 sec, 0.011321/0.011321 sec, 0.010426/0.010426 sec, 0.00987/0.00987 sec, 0.011585/0.011585 sec, 0.010241/0.010241 sec, 0.011032/0.011032 sec, 0.010594/0.010594 sec, 0.010121/0.010121 sec, 0.009971/0.009971 sec, 0.010421/0.010421 sec, 0.010851/0.010851 sec, 0.010299/0.010299 sec, 0.006811/0.006811 sec, 0.0068/0.0068 sec, 0.006356/0.006356 sec, 0.006924/0.006924 sec, 0.00704/0.00704 sec, 0.010578/0.010578 sec, 0.013253/0.013253 sec, 0.012731/0.012731 sec, 0.014548/0.014548 sec, 0.016451/0.016451 sec, 0.016435/0.016435 sec, 0.017424/0.017424 sec, 0.01835/0.01835 sec, 0.018572/0.018572 sec, 0.019721/0.019721 sec, 0.018786/0.018786 sec )
[LOG] Total clause size reduction: 9502 --> 32 (628 --> 1, 623 --> 1, 619 --> 1, 616 --> 1, 611 --> 1, 603 --> 1, 600 --> 1, 596 --> 1, 591 --> 1, 584 --> 1, 581 --> 1, 577 --> 1, 572 --> 1, 565 --> 1, 562 --> 1, 558 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 197.958 --> 0.666667 (314 --> 0.5, 311.5 --> 0.5, 309.5 --> 0.5, 308 --> 0.5, 305.5 --> 0.5, 301.5 --> 0.5, 300 --> 0.5, 298 --> 0.5, 295.5 --> 0.5, 292 --> 0.5, 290.5 --> 0.5, 288.5 --> 0.5, 286 --> 0.5, 282.5 --> 0.5, 281 --> 0.5, 279 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.701677 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.05 sec (Real time) / 0.98 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 22.68 sec (Real time) / 21.99 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 62.70 sec (Real time) / 62.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1081
=====================  mult9.aag =====================
[LOG] Relation determinization time: 1.05616 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 633 new AND gates.
[LOG] Size before ABC: 706 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.03222/1 sec (0.029937/0 sec, 0.032462/0 sec, 0.032927/0 sec, 0.033388/0 sec, 0.033895/0 sec, 0.033436/0 sec, 0.033551/0 sec, 0.035129/0 sec, 0.034831/1 sec, 0.034745/0 sec, 0.035882/0 sec, 0.034493/0 sec, 0.033325/0 sec, 0.034339/0 sec, 0.03356/0 sec, 0.033965/0 sec, 0.035255/0 sec, 0.034386/0 sec, 0.013627/0 sec, 0.013426/0 sec, 0.014974/0 sec, 0.016472/0 sec, 0.016966/0 sec, 0.018465/0 sec, 0.020261/0 sec, 0.020414/0 sec, 0.023957/0 sec, 0.023649/0 sec, 0.026085/0 sec, 0.026287/0 sec, 0.028611/0 sec, 0.028374/0 sec, 0.031367/0 sec, 0.034419/0 sec, 0.032459/0 sec, 0.0329/0 sec )
[LOG] Nr of iterations: 54 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.306282/1 sec (0.012552/0.012552 sec, 0.013882/0.013882 sec, 0.013148/0.013148 sec, 0.013978/0.013978 sec, 0.013584/0.013584 sec, 0.013364/0.013364 sec, 0.013126/0.013126 sec, 0.014405/0.014405 sec, 0.014056/0.014056 sec, 0.014821/0.014821 sec, 0.01377/0.01377 sec, 0.013646/0.013646 sec, 0.012738/0.012738 sec, 0.01402/0.01402 sec, 0.013506/0.013506 sec, 0.013992/0.013992 sec, 0.013776/0.013776 sec, 0.01311/0.01311 sec, 0.002812/0.002812 sec, 0.003232/0.003232 sec, 0.003363/0.003363 sec, 0.003543/0.003543 sec, 0.003429/0.003429 sec, 0.003555/0.003555 sec, 0.003536/0.003536 sec, 0.003328/0.003328 sec, 0.003465/0.003465 sec, 0.003246/0.003246 sec, 0.003399/0.003399 sec, 0.003452/0.003452 sec, 0.003351/0.003351 sec, 0.003332/0.003332 sec, 0.003617/0.003617 sec, 0.003464/0.003464 sec, 0.003495/0.003495 sec, 0.003189/0.003189 sec )
[LOG] Total clause minimization time: 0.585217/0 sec (0.01191/0.01191 sec, 0.012928/0.012928 sec, 0.014074/0.014074 sec, 0.012994/0.012994 sec, 0.014727/0.014727 sec, 0.014377/0.014377 sec, 0.014772/0.014772 sec, 0.015055/0.015055 sec, 0.014794/0.014794 sec, 0.013819/0.013819 sec, 0.01614/0.01614 sec, 0.015005/0.015005 sec, 0.014964/0.014964 sec, 0.014343/0.014343 sec, 0.014439/0.014439 sec, 0.013275/0.013275 sec, 0.015931/0.015931 sec, 0.014887/0.014887 sec, 0.008677/0.008677 sec, 0.008502/0.008502 sec, 0.009694/0.009694 sec, 0.010848/0.010848 sec, 0.011688/0.011688 sec, 0.012994/0.012994 sec, 0.014728/0.014728 sec, 0.01496/0.01496 sec, 0.018488/0.018488 sec, 0.018331/0.018331 sec, 0.020812/0.020812 sec, 0.020988/0.020988 sec, 0.023308/0.023308 sec, 0.023196/0.023196 sec, 0.025689/0.025689 sec, 0.029025/0.029025 sec, 0.027079/0.027079 sec, 0.027776/0.027776 sec )
[LOG] Total clause size reduction: 13400 --> 36 (784 --> 1, 779 --> 1, 775 --> 1, 771 --> 1, 762 --> 1, 758 --> 1, 755 --> 1, 751 --> 1, 746 --> 1, 739 --> 1, 736 --> 1, 732 --> 1, 727 --> 1, 720 --> 1, 717 --> 1, 713 --> 1, 710 --> 1, 707 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 248.148 --> 0.666667 (392 --> 0.5, 389.5 --> 0.5, 387.5 --> 0.5, 385.5 --> 0.5, 381 --> 0.5, 379 --> 0.5, 377.5 --> 0.5, 375.5 --> 0.5, 373 --> 0.5, 369.5 --> 0.5, 368 --> 0.5, 366 --> 0.5, 363.5 --> 0.5, 360 --> 0.5, 358.5 --> 0.5, 356.5 --> 0.5, 355 --> 0.5, 353.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.06129 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.43 sec (Real time) / 1.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 141.68 sec (Real time) / 138.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1276.64 sec (Real time) / 1273.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1392
=====================  mult10.aag =====================
[LOG] Relation determinization time: 1.30016 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 905 AND gates.
[LOG] Size after ABC: 770 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.27593/1 sec (0.039275/0 sec, 0.037674/0 sec, 0.035611/0 sec, 0.035058/0 sec, 0.035502/0 sec, 0.036718/0 sec, 0.036708/0 sec, 0.037635/0 sec, 0.037716/0 sec, 0.036579/0 sec, 0.035824/0 sec, 0.037795/1 sec, 0.037679/0 sec, 0.040784/0 sec, 0.03892/0 sec, 0.041298/0 sec, 0.039735/0 sec, 0.04037/0 sec, 0.041409/0 sec, 0.036417/0 sec, 0.015269/0 sec, 0.014806/0 sec, 0.014727/0 sec, 0.015843/0 sec, 0.016497/0 sec, 0.017996/0 sec, 0.02065/0 sec, 0.021069/0 sec, 0.022746/0 sec, 0.023708/0 sec, 0.026866/0 sec, 0.030393/0 sec, 0.031042/0 sec, 0.033681/0 sec, 0.033587/0 sec, 0.036555/0 sec, 0.034514/0 sec, 0.034971/0 sec, 0.036995/0 sec, 0.035303/0 sec )
[LOG] Nr of iterations: 60 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.365573/1 sec (0.018036/0.018036 sec, 0.01603/0.01603 sec, 0.015175/0.015175 sec, 0.014479/0.014479 sec, 0.014574/0.014574 sec, 0.014683/0.014683 sec, 0.014849/0.014849 sec, 0.014726/0.014726 sec, 0.01462/0.01462 sec, 0.014645/0.014645 sec, 0.01494/0.01494 sec, 0.014599/0.014599 sec, 0.016679/0.016679 sec, 0.016472/0.016472 sec, 0.015856/0.015856 sec, 0.015494/0.015494 sec, 0.016307/0.016307 sec, 0.016269/0.016269 sec, 0.015516/0.015516 sec, 0.014401/0.014401 sec, 0.002945/0.002945 sec, 0.00293/0.00293 sec, 0.002943/0.002943 sec, 0.00294/0.00294 sec, 0.00294/0.00294 sec, 0.002721/0.002721 sec, 0.002866/0.002866 sec, 0.002665/0.002665 sec, 0.002926/0.002926 sec, 0.002637/0.002637 sec, 0.002963/0.002963 sec, 0.002944/0.002944 sec, 0.002958/0.002958 sec, 0.002741/0.002741 sec, 0.002937/0.002937 sec, 0.002869/0.002869 sec, 0.002816/0.002816 sec, 0.002896/0.002896 sec, 0.002951/0.002951 sec, 0.002635/0.002635 sec )
[LOG] Total clause minimization time: 0.739711/0 sec (0.014824/0.014824 sec, 0.015707/0.015707 sec, 0.014326/0.014326 sec, 0.014647/0.014647 sec, 0.015022/0.015022 sec, 0.016073/0.016073 sec, 0.016075/0.016075 sec, 0.016839/0.016839 sec, 0.017207/0.017207 sec, 0.016172/0.016172 sec, 0.014756/0.014756 sec, 0.017151/0.017151 sec, 0.015129/0.015129 sec, 0.017003/0.017003 sec, 0.015595/0.015595 sec, 0.018485/0.018485 sec, 0.015945/0.015945 sec, 0.016632/0.016632 sec, 0.018123/0.018123 sec, 0.014904/0.014904 sec, 0.009964/0.009964 sec, 0.009853/0.009853 sec, 0.009744/0.009744 sec, 0.010886/0.010886 sec, 0.011513/0.011513 sec, 0.013256/0.013256 sec, 0.015753/0.015753 sec, 0.016417/0.016417 sec, 0.017738/0.017738 sec, 0.01907/0.01907 sec, 0.021892/0.021892 sec, 0.025436/0.025436 sec, 0.026044/0.026044 sec, 0.028915/0.028915 sec, 0.02862/0.02862 sec, 0.031675/0.031675 sec, 0.029687/0.029687 sec, 0.030032/0.030032 sec, 0.031962/0.031962 sec, 0.030639/0.030639 sec )
[LOG] Total clause size reduction: 19026 --> 40 (992 --> 1, 989 --> 1, 985 --> 1, 981 --> 1, 977 --> 1, 971 --> 1, 968 --> 1, 964 --> 1, 959 --> 1, 952 --> 1, 949 --> 1, 945 --> 1, 940 --> 1, 932 --> 1, 929 --> 1, 925 --> 1, 920 --> 1, 913 --> 1, 909 --> 1, 906 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 317.1 --> 0.666667 (496 --> 0.5, 494.5 --> 0.5, 492.5 --> 0.5, 490.5 --> 0.5, 488.5 --> 0.5, 485.5 --> 0.5, 484 --> 0.5, 482 --> 0.5, 479.5 --> 0.5, 476 --> 0.5, 474.5 --> 0.5, 472.5 --> 0.5, 470 --> 0.5, 466 --> 0.5, 464.5 --> 0.5, 462.5 --> 0.5, 460 --> 0.5, 456.5 --> 0.5, 454.5 --> 0.5, 453 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.30642 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.73 sec (Real time) / 1.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 347.61 sec (Real time) / 340.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3801.29 sec (Real time) / 3793.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1774 20 0 1 1741
=====================  mult11.aag =====================
[LOG] Relation determinization time: 1.75761 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1042 AND gates.
[LOG] Size after ABC: 931 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.73049/2 sec (0.043692/0 sec, 0.044498/0 sec, 0.042929/0 sec, 0.044385/0 sec, 0.046823/0 sec, 0.044365/0 sec, 0.047506/0 sec, 0.04424/0 sec, 0.043675/0 sec, 0.045712/0 sec, 0.046904/0 sec, 0.045431/0 sec, 0.046221/0 sec, 0.044547/0 sec, 0.045074/0 sec, 0.045165/1 sec, 0.047446/0 sec, 0.044175/0 sec, 0.04521/0 sec, 0.043387/0 sec, 0.045759/0 sec, 0.046299/0 sec, 0.019683/0 sec, 0.019235/0 sec, 0.019247/0 sec, 0.021091/0 sec, 0.020577/0 sec, 0.025551/0 sec, 0.027972/0 sec, 0.025646/0 sec, 0.029781/0 sec, 0.032345/0 sec, 0.033986/0 sec, 0.033154/0 sec, 0.03731/0 sec, 0.037181/0 sec, 0.040544/0 sec, 0.040565/0 sec, 0.042965/0 sec, 0.045294/0 sec, 0.045765/0 sec, 0.04694/0 sec, 0.0473/0 sec, 0.044913/1 sec )
[LOG] Nr of iterations: 66 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.50952/1 sec (0.018545/0.018545 sec, 0.017982/0.017982 sec, 0.017821/0.017821 sec, 0.01803/0.01803 sec, 0.018357/0.018357 sec, 0.01835/0.01835 sec, 0.01882/0.01882 sec, 0.01911/0.01911 sec, 0.018958/0.018958 sec, 0.018609/0.018609 sec, 0.018639/0.018639 sec, 0.018405/0.018405 sec, 0.019225/0.019225 sec, 0.019555/0.019555 sec, 0.018339/0.018339 sec, 0.018014/0.018014 sec, 0.02046/0.02046 sec, 0.01819/0.01819 sec, 0.018299/0.018299 sec, 0.018295/0.018295 sec, 0.018888/0.018888 sec, 0.01959/0.01959 sec, 0.004493/0.004493 sec, 0.004458/0.004458 sec, 0.004607/0.004607 sec, 0.004639/0.004639 sec, 0.00452/0.00452 sec, 0.004546/0.004546 sec, 0.004506/0.004506 sec, 0.004742/0.004742 sec, 0.004626/0.004626 sec, 0.004328/0.004328 sec, 0.004322/0.004322 sec, 0.004535/0.004535 sec, 0.004663/0.004663 sec, 0.00428/0.00428 sec, 0.004336/0.004336 sec, 0.00459/0.00459 sec, 0.004655/0.004655 sec, 0.004466/0.004466 sec, 0.004292/0.004292 sec, 0.004649/0.004649 sec, 0.00464/0.00464 sec, 0.004146/0.004146 sec )
[LOG] Total clause minimization time: 1.01007/1 sec (0.017019/0.017019 sec, 0.019018/0.019018 sec, 0.017918/0.017918 sec, 0.019354/0.019354 sec, 0.021347/0.021347 sec, 0.01859/0.01859 sec, 0.021385/0.021385 sec, 0.018253/0.018253 sec, 0.017717/0.017717 sec, 0.01997/0.01997 sec, 0.021086/0.021086 sec, 0.019816/0.019816 sec, 0.0201/0.0201 sec, 0.017981/0.017981 sec, 0.019376/0.019376 sec, 0.019867/0.019867 sec, 0.020057/0.020057 sec, 0.018746/0.018746 sec, 0.019704/0.019704 sec, 0.01804/0.01804 sec, 0.01951/0.01951 sec, 0.019213/0.019213 sec, 0.012296/0.012296 sec, 0.012435/0.012435 sec, 0.012241/0.012241 sec, 0.014138/0.014138 sec, 0.013748/0.013748 sec, 0.01866/0.01866 sec, 0.021119/0.021119 sec, 0.018577/0.018577 sec, 0.02274/0.02274 sec, 0.025708/0.025708 sec, 0.027309/0.027309 sec, 0.026309/0.026309 sec, 0.030359/0.030359 sec, 0.030604/0.030604 sec, 0.033923/0.033923 sec, 0.033668/0.033668 sec, 0.035941/0.035941 sec, 0.038465/0.038465 sec, 0.039115/0.039115 sec, 0.039982/0.039982 sec, 0.040265/0.040265 sec, 0.038405/0.038405 sec )
[LOG] Total clause size reduction: 24017 --> 44 (1140 --> 1, 1137 --> 1, 1132 --> 1, 1128 --> 1, 1120 --> 1, 1116 --> 1, 1113 --> 1, 1109 --> 1, 1103 --> 1, 1096 --> 1, 1093 --> 1, 1089 --> 1, 1084 --> 1, 1077 --> 1, 1074 --> 1, 1070 --> 1, 1064 --> 1, 1057 --> 1, 1054 --> 1, 1050 --> 1, 1046 --> 1, 1043 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 363.894 --> 0.666667 (570 --> 0.5, 568.5 --> 0.5, 566 --> 0.5, 564 --> 0.5, 560 --> 0.5, 558 --> 0.5, 556.5 --> 0.5, 554.5 --> 0.5, 551.5 --> 0.5, 548 --> 0.5, 546.5 --> 0.5, 544.5 --> 0.5, 542 --> 0.5, 538.5 --> 0.5, 537 --> 0.5, 535 --> 0.5, 532 --> 0.5, 528.5 --> 0.5, 527 --> 0.5, 525 --> 0.5, 523 --> 0.5, 521.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 1.76456 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.20 sec (Real time) / 2.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6623.70 sec (Real time) / 6551.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.00 sec (Real time) / 9975.56 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2082 22 0 1 2042
=====================  mult12.aag =====================
[LOG] Relation determinization time: 2.76373 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1160 new AND gates.
[LOG] Size before ABC: 1308 AND gates.
[LOG] Size after ABC: 1153 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.6918/3 sec (0.061443/0 sec, 0.062142/0 sec, 0.061674/0 sec, 0.065117/0 sec, 0.066168/0 sec, 0.069876/0 sec, 0.068846/0 sec, 0.065694/0 sec, 0.063484/0 sec, 0.067413/0 sec, 0.066983/1 sec, 0.067387/0 sec, 0.063617/0 sec, 0.062944/0 sec, 0.063171/0 sec, 0.065565/0 sec, 0.066942/0 sec, 0.065922/0 sec, 0.06614/0 sec, 0.064854/0 sec, 0.066727/0 sec, 0.070838/0 sec, 0.072027/0 sec, 0.074859/0 sec, 0.028654/0 sec, 0.027739/0 sec, 0.029114/1 sec, 0.028104/0 sec, 0.031328/0 sec, 0.03441/0 sec, 0.03492/0 sec, 0.036142/0 sec, 0.037445/0 sec, 0.039731/0 sec, 0.042739/0 sec, 0.043556/0 sec, 0.04661/0 sec, 0.047733/0 sec, 0.049311/0 sec, 0.055351/0 sec, 0.055201/0 sec, 0.057144/0 sec, 0.057557/0 sec, 0.060636/0 sec, 0.064199/0 sec, 0.061898/0 sec, 0.066764/0 sec, 0.065686/1 sec )
[LOG] Nr of iterations: 72 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.7994/1 sec (0.024086/0.024086 sec, 0.024488/0.024488 sec, 0.024826/0.024826 sec, 0.026852/0.026852 sec, 0.025893/0.025893 sec, 0.027283/0.027283 sec, 0.027127/0.027127 sec, 0.02585/0.02585 sec, 0.025023/0.025023 sec, 0.027061/0.027061 sec, 0.026415/0.026415 sec, 0.027061/0.027061 sec, 0.026477/0.026477 sec, 0.024982/0.024982 sec, 0.025296/0.025296 sec, 0.025682/0.025682 sec, 0.027407/0.027407 sec, 0.02736/0.02736 sec, 0.026279/0.026279 sec, 0.025952/0.025952 sec, 0.02564/0.02564 sec, 0.028063/0.028063 sec, 0.028502/0.028502 sec, 0.027797/0.027797 sec, 0.006434/0.006434 sec, 0.006947/0.006947 sec, 0.006832/0.006832 sec, 0.006764/0.006764 sec, 0.007111/0.007111 sec, 0.007117/0.007117 sec, 0.007043/0.007043 sec, 0.006698/0.006698 sec, 0.006971/0.006971 sec, 0.00721/0.00721 sec, 0.006816/0.006816 sec, 0.00648/0.00648 sec, 0.006808/0.006808 sec, 0.006743/0.006743 sec, 0.006977/0.006977 sec, 0.007651/0.007651 sec, 0.00647/0.00647 sec, 0.007059/0.007059 sec, 0.007007/0.007007 sec, 0.006861/0.006861 sec, 0.007464/0.007464 sec, 0.0079/0.0079 sec, 0.007692/0.007692 sec, 0.006943/0.006943 sec )
[LOG] Total clause minimization time: 1.50113/1 sec (0.024123/0.024123 sec, 0.02565/0.02565 sec, 0.025226/0.025226 sec, 0.026028/0.026028 sec, 0.029434/0.029434 sec, 0.029092/0.029092 sec, 0.026122/0.026122 sec, 0.027603/0.027603 sec, 0.026377/0.026377 sec, 0.027904/0.027904 sec, 0.027581/0.027581 sec, 0.0281/0.0281 sec, 0.025222/0.025222 sec, 0.026366/0.026366 sec, 0.026184/0.026184 sec, 0.028194/0.028194 sec, 0.027379/0.027379 sec, 0.02722/0.02722 sec, 0.028098/0.028098 sec, 0.027621/0.027621 sec, 0.029417/0.029417 sec, 0.028693/0.028693 sec, 0.027668/0.027668 sec, 0.032937/0.032937 sec, 0.017503/0.017503 sec, 0.017214/0.017214 sec, 0.018597/0.018597 sec, 0.017746/0.017746 sec, 0.020461/0.020461 sec, 0.0235/0.0235 sec, 0.02393/0.02393 sec, 0.025683/0.025683 sec, 0.026762/0.026762 sec, 0.028808/0.028808 sec, 0.032121/0.032121 sec, 0.033473/0.033473 sec, 0.036182/0.036182 sec, 0.037455/0.037455 sec, 0.038732/0.038732 sec, 0.044028/0.044028 sec, 0.044541/0.044541 sec, 0.046479/0.046479 sec, 0.046713/0.046713 sec, 0.050096/0.050096 sec, 0.053127/0.053127 sec, 0.05002/0.05002 sec, 0.055158/0.055158 sec, 0.054558/0.054558 sec )
[LOG] Total clause size reduction: 32712 --> 48 (1415 --> 1, 1410 --> 1, 1407 --> 1, 1403 --> 1, 1394 --> 1, 1390 --> 1, 1387 --> 1, 1383 --> 1, 1379 --> 1, 1373 --> 1, 1370 --> 1, 1366 --> 1, 1361 --> 1, 1354 --> 1, 1351 --> 1, 1347 --> 1, 1342 --> 1, 1335 --> 1, 1332 --> 1, 1328 --> 1, 1323 --> 1, 1316 --> 1, 1313 --> 1, 1309 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 454.333 --> 0.666667 (707.5 --> 0.5, 705 --> 0.5, 703.5 --> 0.5, 701.5 --> 0.5, 697 --> 0.5, 695 --> 0.5, 693.5 --> 0.5, 691.5 --> 0.5, 689.5 --> 0.5, 686.5 --> 0.5, 685 --> 0.5, 683 --> 0.5, 680.5 --> 0.5, 677 --> 0.5, 675.5 --> 0.5, 673.5 --> 0.5, 671 --> 0.5, 667.5 --> 0.5, 666 --> 0.5, 664 --> 0.5, 661.5 --> 0.5, 658 --> 0.5, 656.5 --> 0.5, 654.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 2.77403 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.17 sec (Real time) / 3.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9900.38 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9974.84 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2580 24 0 1 2539
=====================  mult13.aag =====================
[LOG] Relation determinization time: 3.16444 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1296 new AND gates.
[LOG] Size before ABC: 1443 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.09426/3 sec (0.066949/0 sec, 0.068762/0 sec, 0.070777/0 sec, 0.067543/0 sec, 0.068915/0 sec, 0.066812/1 sec, 0.069436/0 sec, 0.069543/0 sec, 0.070044/0 sec, 0.070614/0 sec, 0.069093/0 sec, 0.069969/0 sec, 0.070368/0 sec, 0.069197/0 sec, 0.069073/0 sec, 0.068421/0 sec, 0.071964/0 sec, 0.069708/0 sec, 0.071861/0 sec, 0.071148/1 sec, 0.072575/0 sec, 0.068283/0 sec, 0.069453/0 sec, 0.069512/0 sec, 0.068503/0 sec, 0.068804/0 sec, 0.03183/0 sec, 0.029707/0 sec, 0.029392/0 sec, 0.031006/0 sec, 0.030761/0 sec, 0.035306/0 sec, 0.036019/0 sec, 0.037505/0 sec, 0.037253/0 sec, 0.040308/0 sec, 0.042819/0 sec, 0.044974/0 sec, 0.048621/0 sec, 0.049072/1 sec, 0.052696/0 sec, 0.054372/0 sec, 0.059855/0 sec, 0.059044/0 sec, 0.063736/0 sec, 0.061395/0 sec, 0.064087/0 sec, 0.067075/0 sec, 0.067015/0 sec, 0.070801/0 sec, 0.072112/0 sec, 0.070173/0 sec )
[LOG] Nr of iterations: 78 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.91154/2 sec (0.027418/0.027418 sec, 0.027372/0.027372 sec, 0.027588/0.027588 sec, 0.027389/0.027389 sec, 0.0275/0.0275 sec, 0.027403/0.027403 sec, 0.02712/0.02712 sec, 0.02785/0.02785 sec, 0.027308/0.027308 sec, 0.027763/0.027763 sec, 0.027542/0.027542 sec, 0.027742/0.027742 sec, 0.028198/0.028198 sec, 0.028565/0.028565 sec, 0.029007/0.029007 sec, 0.028389/0.028389 sec, 0.029514/0.029514 sec, 0.028158/0.028158 sec, 0.028249/0.028249 sec, 0.028585/0.028585 sec, 0.02794/0.02794 sec, 0.028278/0.028278 sec, 0.028726/0.028726 sec, 0.027896/0.027896 sec, 0.028357/0.028357 sec, 0.027938/0.027938 sec, 0.007571/0.007571 sec, 0.007182/0.007182 sec, 0.006607/0.006607 sec, 0.006599/0.006599 sec, 0.006928/0.006928 sec, 0.007191/0.007191 sec, 0.006818/0.006818 sec, 0.007104/0.007104 sec, 0.007221/0.007221 sec, 0.006635/0.006635 sec, 0.006795/0.006795 sec, 0.007601/0.007601 sec, 0.007554/0.007554 sec, 0.007329/0.007329 sec, 0.006867/0.006867 sec, 0.007279/0.007279 sec, 0.00731/0.00731 sec, 0.007057/0.007057 sec, 0.007651/0.007651 sec, 0.006906/0.006906 sec, 0.006933/0.006933 sec, 0.006784/0.006784 sec, 0.006895/0.006895 sec, 0.007136/0.007136 sec, 0.006752/0.006752 sec, 0.00704/0.00704 sec )
[LOG] Total clause minimization time: 1.76002/1 sec (0.027053/0.027053 sec, 0.028196/0.028196 sec, 0.029389/0.029389 sec, 0.027577/0.027577 sec, 0.02959/0.02959 sec, 0.027436/0.027436 sec, 0.029836/0.029836 sec, 0.029837/0.029837 sec, 0.030137/0.030137 sec, 0.029217/0.029217 sec, 0.029789/0.029789 sec, 0.030463/0.030463 sec, 0.030019/0.030019 sec, 0.028711/0.028711 sec, 0.027449/0.027449 sec, 0.028272/0.028272 sec, 0.030292/0.030292 sec, 0.029658/0.029658 sec, 0.030748/0.030748 sec, 0.029898/0.029898 sec, 0.031741/0.031741 sec, 0.02767/0.02767 sec, 0.028289/0.028289 sec, 0.029933/0.029933 sec, 0.028238/0.028238 sec, 0.028463/0.028463 sec, 0.018826/0.018826 sec, 0.018623/0.018623 sec, 0.019061/0.019061 sec, 0.020835/0.020835 sec, 0.019678/0.019678 sec, 0.024123/0.024123 sec, 0.025454/0.025454 sec, 0.026356/0.026356 sec, 0.026084/0.026084 sec, 0.029912/0.029912 sec, 0.03191/0.03191 sec, 0.033829/0.033829 sec, 0.037267/0.037267 sec, 0.037803/0.037803 sec, 0.041987/0.041987 sec, 0.043382/0.043382 sec, 0.048302/0.048302 sec, 0.048261/0.048261 sec, 0.052304/0.052304 sec, 0.050753/0.050753 sec, 0.053021/0.053021 sec, 0.056682/0.056682 sec, 0.05649/0.05649 sec, 0.06005/0.06005 sec, 0.061748/0.061748 sec, 0.059382/0.059382 sec )
[LOG] Total clause size reduction: 39124 --> 52 (1564 --> 1, 1561 --> 1, 1557 --> 1, 1553 --> 1, 1544 --> 1, 1540 --> 1, 1537 --> 1, 1533 --> 1, 1528 --> 1, 1520 --> 1, 1517 --> 1, 1513 --> 1, 1507 --> 1, 1500 --> 1, 1497 --> 1, 1493 --> 1, 1485 --> 1, 1478 --> 1, 1475 --> 1, 1471 --> 1, 1466 --> 1, 1459 --> 1, 1456 --> 1, 1452 --> 1, 1448 --> 1, 1444 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 501.59 --> 0.666667 (782 --> 0.5, 780.5 --> 0.5, 778.5 --> 0.5, 776.5 --> 0.5, 772 --> 0.5, 770 --> 0.5, 768.5 --> 0.5, 766.5 --> 0.5, 764 --> 0.5, 760 --> 0.5, 758.5 --> 0.5, 756.5 --> 0.5, 753.5 --> 0.5, 750 --> 0.5, 748.5 --> 0.5, 746.5 --> 0.5, 742.5 --> 0.5, 739 --> 0.5, 737.5 --> 0.5, 735.5 --> 0.5, 733 --> 0.5, 729.5 --> 0.5, 728 --> 0.5, 726 --> 0.5, 724 --> 0.5, 722 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 3.17645 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.81 sec (Real time) / 3.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.00 sec (Real time) / 9908.02 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9973.60 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2859 26 0 1 2816
=====================  mult14.aag =====================
[LOG] Relation determinization time: 4.23029 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1556 new AND gates.
[LOG] Size before ABC: 1765 AND gates.
[LOG] Size after ABC: 1550 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.13836/4 sec (0.084169/0 sec, 0.087566/0 sec, 0.088348/0 sec, 0.084498/0 sec, 0.0868/0 sec, 0.085883/1 sec, 0.086383/0 sec, 0.08579/0 sec, 0.08834/0 sec, 0.085824/0 sec, 0.086631/0 sec, 0.089627/0 sec, 0.086154/0 sec, 0.089701/0 sec, 0.086005/0 sec, 0.086409/0 sec, 0.089929/1 sec, 0.089656/0 sec, 0.089884/0 sec, 0.088398/0 sec, 0.089809/0 sec, 0.08834/0 sec, 0.087404/0 sec, 0.086126/0 sec, 0.089503/0 sec, 0.086396/0 sec, 0.089272/0 sec, 0.096506/1 sec, 0.040334/0 sec, 0.037493/0 sec, 0.038217/0 sec, 0.038441/0 sec, 0.038229/0 sec, 0.042023/0 sec, 0.043829/0 sec, 0.043594/0 sec, 0.04704/0 sec, 0.049453/0 sec, 0.050397/0 sec, 0.054843/0 sec, 0.054939/0 sec, 0.058356/0 sec, 0.062047/0 sec, 0.062945/0 sec, 0.064833/0 sec, 0.068654/0 sec, 0.071963/1 sec, 0.072962/0 sec, 0.074735/0 sec, 0.075542/0 sec, 0.078597/0 sec, 0.079757/0 sec, 0.079492/0 sec, 0.081478/0 sec, 0.085142/0 sec, 0.083672/0 sec )
[LOG] Nr of iterations: 84 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.259/3 sec (0.034045/0.034045 sec, 0.035543/0.035543 sec, 0.034701/0.034701 sec, 0.035124/0.035124 sec, 0.035251/0.035251 sec, 0.03561/0.03561 sec, 0.034604/0.034604 sec, 0.034538/0.034538 sec, 0.035924/0.035924 sec, 0.035882/0.035882 sec, 0.03573/0.03573 sec, 0.035413/0.035413 sec, 0.034968/0.034968 sec, 0.035561/0.035561 sec, 0.036166/0.036166 sec, 0.034822/0.034822 sec, 0.036165/0.036165 sec, 0.037597/0.037597 sec, 0.035194/0.035194 sec, 0.03735/0.03735 sec, 0.037588/0.037588 sec, 0.035276/0.035276 sec, 0.035754/0.035754 sec, 0.034984/0.034984 sec, 0.036675/0.036675 sec, 0.035557/0.035557 sec, 0.035138/0.035138 sec, 0.035363/0.035363 sec, 0.009695/0.009695 sec, 0.009602/0.009602 sec, 0.009685/0.009685 sec, 0.009325/0.009325 sec, 0.009315/0.009315 sec, 0.008982/0.008982 sec, 0.009262/0.009262 sec, 0.009322/0.009322 sec, 0.009512/0.009512 sec, 0.009651/0.009651 sec, 0.009387/0.009387 sec, 0.008793/0.008793 sec, 0.009078/0.009078 sec, 0.009568/0.009568 sec, 0.009404/0.009404 sec, 0.009275/0.009275 sec, 0.009218/0.009218 sec, 0.00957/0.00957 sec, 0.009289/0.009289 sec, 0.009443/0.009443 sec, 0.00909/0.00909 sec, 0.009214/0.009214 sec, 0.009635/0.009635 sec, 0.00965/0.00965 sec, 0.009076/0.009076 sec, 0.00918/0.00918 sec, 0.009459/0.009459 sec, 0.009795/0.009795 sec )
[LOG] Total clause minimization time: 2.29767/1 sec (0.034449/0.034449 sec, 0.036777/0.036777 sec, 0.037605/0.037605 sec, 0.035291/0.035291 sec, 0.035524/0.035524 sec, 0.03536/0.03536 sec, 0.036031/0.036031 sec, 0.0348/0.0348 sec, 0.036491/0.036491 sec, 0.035497/0.035497 sec, 0.034936/0.034936 sec, 0.037926/0.037926 sec, 0.035191/0.035191 sec, 0.037153/0.037153 sec, 0.035103/0.035103 sec, 0.03507/0.03507 sec, 0.037641/0.037641 sec, 0.035627/0.035627 sec, 0.037154/0.037154 sec, 0.035693/0.035693 sec, 0.035706/0.035706 sec, 0.036648/0.036648 sec, 0.036218/0.036218 sec, 0.03534/0.03534 sec, 0.035995/0.035995 sec, 0.035943/0.035943 sec, 0.03753/0.03753 sec, 0.042956/0.042956 sec, 0.024272/0.024272 sec, 0.02316/0.02316 sec, 0.023444/0.023444 sec, 0.024424/0.024424 sec, 0.024268/0.024268 sec, 0.028233/0.028233 sec, 0.029687/0.029687 sec, 0.029961/0.029961 sec, 0.032868/0.032868 sec, 0.035153/0.035153 sec, 0.036177/0.036177 sec, 0.041455/0.041455 sec, 0.040859/0.040859 sec, 0.044073/0.044073 sec, 0.047676/0.047676 sec, 0.049047/0.049047 sec, 0.050676/0.050676 sec, 0.054308/0.054308 sec, 0.057862/0.057862 sec, 0.05924/0.05924 sec, 0.060902/0.060902 sec, 0.061737/0.061737 sec, 0.064039/0.064039 sec, 0.065283/0.065283 sec, 0.065623/0.065623 sec, 0.067374/0.067374 sec, 0.07097/0.07097 sec, 0.069247/0.069247 sec )
[LOG] Total clause size reduction: 51274 --> 56 (1896 --> 1, 1893 --> 1, 1889 --> 1, 1885 --> 1, 1874 --> 1, 1870 --> 1, 1867 --> 1, 1863 --> 1, 1857 --> 1, 1850 --> 1, 1847 --> 1, 1843 --> 1, 1837 --> 1, 1830 --> 1, 1827 --> 1, 1823 --> 1, 1818 --> 1, 1811 --> 1, 1808 --> 1, 1804 --> 1, 1799 --> 1, 1792 --> 1, 1789 --> 1, 1785 --> 1, 1780 --> 1, 1773 --> 1, 1770 --> 1, 1766 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 610.405 --> 0.666667 (948 --> 0.5, 946.5 --> 0.5, 944.5 --> 0.5, 942.5 --> 0.5, 937 --> 0.5, 935 --> 0.5, 933.5 --> 0.5, 931.5 --> 0.5, 928.5 --> 0.5, 925 --> 0.5, 923.5 --> 0.5, 921.5 --> 0.5, 918.5 --> 0.5, 915 --> 0.5, 913.5 --> 0.5, 911.5 --> 0.5, 909 --> 0.5, 905.5 --> 0.5, 904 --> 0.5, 902 --> 0.5, 899.5 --> 0.5, 896 --> 0.5, 894.5 --> 0.5, 892.5 --> 0.5, 890 --> 0.5, 886.5 --> 0.5, 885 --> 0.5, 883 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 4.24429 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.94 sec (Real time) / 4.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9908.46 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9974.28 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3454 28 0 1 3404
=====================  mult15.aag =====================
[LOG] Relation determinization time: 4.94342 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1717 new AND gates.
[LOG] Size before ABC: 1914 AND gates.
[LOG] Size after ABC: 1711 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.82195/4 sec (0.093353/0 sec, 0.097881/0 sec, 0.093669/0 sec, 0.094086/0 sec, 0.095448/0 sec, 0.093121/0 sec, 0.094464/0 sec, 0.096765/0 sec, 0.09726/0 sec, 0.094957/0 sec, 0.098182/0 sec, 0.095313/0 sec, 0.095456/0 sec, 0.09326/0 sec, 0.094011/1 sec, 0.098068/0 sec, 0.094662/0 sec, 0.099243/0 sec, 0.096939/0 sec, 0.096267/0 sec, 0.099748/0 sec, 0.094784/0 sec, 0.095567/0 sec, 0.096989/0 sec, 0.095248/1 sec, 0.094408/0 sec, 0.096507/0 sec, 0.096172/0 sec, 0.095072/0 sec, 0.097105/0 sec, 0.041583/0 sec, 0.039143/0 sec, 0.038757/0 sec, 0.039016/0 sec, 0.042178/0 sec, 0.043778/0 sec, 0.044718/0 sec, 0.047067/0 sec, 0.047877/0 sec, 0.050009/1 sec, 0.051207/0 sec, 0.054413/0 sec, 0.058522/0 sec, 0.060315/0 sec, 0.063266/0 sec, 0.067585/0 sec, 0.067081/0 sec, 0.069834/0 sec, 0.075264/0 sec, 0.076258/0 sec, 0.079707/0 sec, 0.080978/0 sec, 0.085409/0 sec, 0.085218/1 sec, 0.087047/0 sec, 0.088118/0 sec, 0.090673/0 sec, 0.090379/0 sec, 0.092401/0 sec, 0.090139/0 sec )
[LOG] Nr of iterations: 90 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.43455/1 sec (0.03771/0.03771 sec, 0.037897/0.037897 sec, 0.037419/0.037419 sec, 0.038018/0.038018 sec, 0.037482/0.037482 sec, 0.038836/0.038836 sec, 0.037977/0.037977 sec, 0.039747/0.039747 sec, 0.039505/0.039505 sec, 0.03833/0.03833 sec, 0.038918/0.038918 sec, 0.037934/0.037934 sec, 0.038068/0.038068 sec, 0.038681/0.038681 sec, 0.038328/0.038328 sec, 0.038864/0.038864 sec, 0.039004/0.039004 sec, 0.038141/0.038141 sec, 0.039443/0.039443 sec, 0.03909/0.03909 sec, 0.04188/0.04188 sec, 0.0396/0.0396 sec, 0.041015/0.041015 sec, 0.038498/0.038498 sec, 0.039259/0.039259 sec, 0.038584/0.038584 sec, 0.039375/0.039375 sec, 0.038224/0.038224 sec, 0.037051/0.037051 sec, 0.04047/0.04047 sec, 0.009218/0.009218 sec, 0.008841/0.008841 sec, 0.008783/0.008783 sec, 0.008494/0.008494 sec, 0.009237/0.009237 sec, 0.008466/0.008466 sec, 0.009278/0.009278 sec, 0.008992/0.008992 sec, 0.0087/0.0087 sec, 0.009331/0.009331 sec, 0.009327/0.009327 sec, 0.008666/0.008666 sec, 0.009088/0.009088 sec, 0.009299/0.009299 sec, 0.009459/0.009459 sec, 0.00867/0.00867 sec, 0.008619/0.008619 sec, 0.00929/0.00929 sec, 0.00938/0.00938 sec, 0.008775/0.008775 sec, 0.008681/0.008681 sec, 0.009232/0.009232 sec, 0.009216/0.009216 sec, 0.008876/0.008876 sec, 0.009252/0.009252 sec, 0.009477/0.009477 sec, 0.009525/0.009525 sec, 0.008638/0.008638 sec, 0.009334/0.009334 sec, 0.009054/0.009054 sec )
[LOG] Total clause minimization time: 2.66566/1 sec (0.037774/0.037774 sec, 0.039933/0.039933 sec, 0.038764/0.038764 sec, 0.038235/0.038235 sec, 0.040058/0.040058 sec, 0.038753/0.038753 sec, 0.037807/0.037807 sec, 0.039125/0.039125 sec, 0.039105/0.039105 sec, 0.038768/0.038768 sec, 0.039298/0.039298 sec, 0.039088/0.039088 sec, 0.038686/0.038686 sec, 0.03892/0.03892 sec, 0.038382/0.038382 sec, 0.039041/0.039041 sec, 0.03877/0.03877 sec, 0.039196/0.039196 sec, 0.038385/0.038385 sec, 0.038944/0.038944 sec, 0.039537/0.039537 sec, 0.037133/0.037133 sec, 0.036643/0.036643 sec, 0.037865/0.037865 sec, 0.038127/0.038127 sec, 0.038557/0.038557 sec, 0.036657/0.036657 sec, 0.040306/0.040306 sec, 0.039244/0.039244 sec, 0.038283/0.038283 sec, 0.024667/0.024667 sec, 0.024939/0.024939 sec, 0.024382/0.024382 sec, 0.02455/0.02455 sec, 0.027338/0.027338 sec, 0.029778/0.029778 sec, 0.029907/0.029907 sec, 0.032679/0.032679 sec, 0.033344/0.033344 sec, 0.035317/0.035317 sec, 0.036281/0.036281 sec, 0.040384/0.040384 sec, 0.043875/0.043875 sec, 0.045788/0.045788 sec, 0.048145/0.048145 sec, 0.053262/0.053262 sec, 0.052471/0.052471 sec, 0.055201/0.055201 sec, 0.059453/0.059453 sec, 0.061943/0.061943 sec, 0.065662/0.065662 sec, 0.066001/0.066001 sec, 0.070226/0.070226 sec, 0.070714/0.070714 sec, 0.07205/0.07205 sec, 0.073265/0.073265 sec, 0.075521/0.075521 sec, 0.076332/0.076332 sec, 0.077141/0.077141 sec, 0.075663/0.075663 sec )
[LOG] Total clause size reduction: 59526 --> 60 (2054 --> 1, 2051 --> 1, 2047 --> 1, 2043 --> 1, 2031 --> 1, 2027 --> 1, 2024 --> 1, 2020 --> 1, 2015 --> 1, 2007 --> 1, 2004 --> 1, 2000 --> 1, 1995 --> 1, 1988 --> 1, 1985 --> 1, 1981 --> 1, 1977 --> 1, 1970 --> 1, 1967 --> 1, 1963 --> 1, 1958 --> 1, 1951 --> 1, 1948 --> 1, 1944 --> 1, 1936 --> 1, 1929 --> 1, 1926 --> 1, 1922 --> 1, 1918 --> 1, 1915 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 661.4 --> 0.666667 (1027 --> 0.5, 1025.5 --> 0.5, 1023.5 --> 0.5, 1021.5 --> 0.5, 1015.5 --> 0.5, 1013.5 --> 0.5, 1012 --> 0.5, 1010 --> 0.5, 1007.5 --> 0.5, 1003.5 --> 0.5, 1002 --> 0.5, 1000 --> 0.5, 997.5 --> 0.5, 994 --> 0.5, 992.5 --> 0.5, 990.5 --> 0.5, 988.5 --> 0.5, 985 --> 0.5, 983.5 --> 0.5, 981.5 --> 0.5, 979 --> 0.5, 975.5 --> 0.5, 974 --> 0.5, 972 --> 0.5, 968 --> 0.5, 964.5 --> 0.5, 963 --> 0.5, 961 --> 0.5, 959 --> 0.5, 957.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 4.95949 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.76 sec (Real time) / 5.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9911.14 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9973.10 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3774 30 0 1 3720
=====================  mult16.aag =====================
[LOG] Relation determinization time: 5.83934 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 2113 new AND gates.
[LOG] Size before ABC: 2355 AND gates.
[LOG] Size after ABC: 2111 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.6965/6 sec (0.113615/0 sec, 0.122706/0 sec, 0.137712/0 sec, 0.133775/1 sec, 0.117394/0 sec, 0.116365/0 sec, 0.119861/0 sec, 0.135412/0 sec, 0.115166/0 sec, 0.099247/0 sec, 0.097923/0 sec, 0.097336/0 sec, 0.097327/1 sec, 0.096951/0 sec, 0.097226/0 sec, 0.097513/0 sec, 0.097893/0 sec, 0.097982/0 sec, 0.097757/0 sec, 0.100394/0 sec, 0.096926/0 sec, 0.097046/0 sec, 0.098563/1 sec, 0.095791/0 sec, 0.096994/0 sec, 0.096736/0 sec, 0.099809/0 sec, 0.096759/0 sec, 0.097522/0 sec, 0.097564/0 sec, 0.097719/0 sec, 0.107143/0 sec, 0.042979/1 sec, 0.042148/0 sec, 0.041956/0 sec, 0.0421/0 sec, 0.044197/0 sec, 0.045422/0 sec, 0.046457/0 sec, 0.049489/0 sec, 0.051038/0 sec, 0.053707/0 sec, 0.055179/0 sec, 0.05806/0 sec, 0.060331/0 sec, 0.063912/0 sec, 0.067429/0 sec, 0.071321/0 sec, 0.073959/0 sec, 0.078198/0 sec, 0.08114/1 sec, 0.084658/0 sec, 0.086091/0 sec, 0.090937/0 sec, 0.0938/0 sec, 0.092857/0 sec, 0.098202/0 sec, 0.099892/0 sec, 0.09791/0 sec, 0.100026/0 sec, 0.102916/1 sec, 0.103045/0 sec, 0.103692/0 sec, 0.105322/0 sec )
[LOG] Nr of iterations: 96 (2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 1.64643/1 sec (0.045142/0.045142 sec, 0.044395/0.044395 sec, 0.050981/0.050981 sec, 0.048305/0.048305 sec, 0.044919/0.044919 sec, 0.044362/0.044362 sec, 0.047018/0.047018 sec, 0.052147/0.052147 sec, 0.039171/0.039171 sec, 0.039745/0.039745 sec, 0.039279/0.039279 sec, 0.038992/0.038992 sec, 0.038955/0.038955 sec, 0.038866/0.038866 sec, 0.039181/0.039181 sec, 0.03995/0.03995 sec, 0.039883/0.039883 sec, 0.039568/0.039568 sec, 0.039785/0.039785 sec, 0.03965/0.03965 sec, 0.039457/0.039457 sec, 0.039142/0.039142 sec, 0.0403/0.0403 sec, 0.0386/0.0386 sec, 0.038801/0.038801 sec, 0.039389/0.039389 sec, 0.041611/0.041611 sec, 0.039632/0.039632 sec, 0.038884/0.038884 sec, 0.039944/0.039944 sec, 0.039014/0.039014 sec, 0.039636/0.039636 sec, 0.009766/0.009766 sec, 0.009756/0.009756 sec, 0.009915/0.009915 sec, 0.009701/0.009701 sec, 0.010038/0.010038 sec, 0.009891/0.009891 sec, 0.009995/0.009995 sec, 0.009915/0.009915 sec, 0.010091/0.010091 sec, 0.0099/0.0099 sec, 0.010194/0.010194 sec, 0.010066/0.010066 sec, 0.010099/0.010099 sec, 0.009913/0.009913 sec, 0.009954/0.009954 sec, 0.010283/0.010283 sec, 0.010127/0.010127 sec, 0.010327/0.010327 sec, 0.010087/0.010087 sec, 0.010257/0.010257 sec, 0.009927/0.009927 sec, 0.009976/0.009976 sec, 0.010043/0.010043 sec, 0.010163/0.010163 sec, 0.009787/0.009787 sec, 0.010273/0.010273 sec, 0.010165/0.010165 sec, 0.010073/0.010073 sec, 0.010427/0.010427 sec, 0.010345/0.010345 sec, 0.010214/0.010214 sec, 0.010063/0.010063 sec )
[LOG] Total clause minimization time: 3.15817/1 sec (0.04216/0.04216 sec, 0.051974/0.051974 sec, 0.050426/0.050426 sec, 0.04491/0.04491 sec, 0.045366/0.045366 sec, 0.044551/0.044551 sec, 0.044759/0.044759 sec, 0.052831/0.052831 sec, 0.043831/0.043831 sec, 0.039511/0.039511 sec, 0.039405/0.039405 sec, 0.039484/0.039484 sec, 0.039589/0.039589 sec, 0.039487/0.039487 sec, 0.039382/0.039382 sec, 0.03919/0.03919 sec, 0.039264/0.039264 sec, 0.039731/0.039731 sec, 0.039276/0.039276 sec, 0.042227/0.042227 sec, 0.038605/0.038605 sec, 0.038837/0.038837 sec, 0.039201/0.039201 sec, 0.038547/0.038547 sec, 0.039239/0.039239 sec, 0.038438/0.038438 sec, 0.039203/0.039203 sec, 0.038336/0.038336 sec, 0.039717/0.039717 sec, 0.03855/0.03855 sec, 0.03965/0.03965 sec, 0.047265/0.047265 sec, 0.026084/0.026084 sec, 0.026717/0.026717 sec, 0.026276/0.026276 sec, 0.026759/0.026759 sec, 0.028533/0.028533 sec, 0.02993/0.02993 sec, 0.030847/0.030847 sec, 0.033933/0.033933 sec, 0.035342/0.035342 sec, 0.038157/0.038157 sec, 0.039305/0.039305 sec, 0.042307/0.042307 sec, 0.044435/0.044435 sec, 0.04833/0.04833 sec, 0.051714/0.051714 sec, 0.055321/0.055321 sec, 0.058242/0.058242 sec, 0.062299/0.062299 sec, 0.065382/0.065382 sec, 0.06886/0.06886 sec, 0.070553/0.070553 sec, 0.075415/0.075415 sec, 0.07812/0.07812 sec, 0.077158/0.077158 sec, 0.082809/0.082809 sec, 0.084176/0.084176 sec, 0.082149/0.082149 sec, 0.084426/0.084426 sec, 0.086885/0.086885 sec, 0.087161/0.087161 sec, 0.087848/0.087848 sec, 0.089753/0.089753 sec )
[LOG] Total clause size reduction: 77743 --> 64 (2505 --> 1, 2502 --> 1, 2496 --> 1, 2491 --> 1, 2482 --> 1, 2478 --> 1, 2475 --> 1, 2471 --> 1, 2466 --> 1, 2459 --> 1, 2456 --> 1, 2452 --> 1, 2447 --> 1, 2439 --> 1, 2434 --> 1, 2431 --> 1, 2425 --> 1, 2418 --> 1, 2415 --> 1, 2411 --> 1, 2406 --> 1, 2399 --> 1, 2396 --> 1, 2392 --> 1, 2387 --> 1, 2380 --> 1, 2377 --> 1, 2373 --> 1, 2369 --> 1, 2364 --> 1, 2359 --> 1, 2356 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 809.823 --> 0.666667 (1252.5 --> 0.5, 1251 --> 0.5, 1248 --> 0.5, 1245.5 --> 0.5, 1241 --> 0.5, 1239 --> 0.5, 1237.5 --> 0.5, 1235.5 --> 0.5, 1233 --> 0.5, 1229.5 --> 0.5, 1228 --> 0.5, 1226 --> 0.5, 1223.5 --> 0.5, 1219.5 --> 0.5, 1217 --> 0.5, 1215.5 --> 0.5, 1212.5 --> 0.5, 1209 --> 0.5, 1207.5 --> 0.5, 1205.5 --> 0.5, 1203 --> 0.5, 1199.5 --> 0.5, 1198 --> 0.5, 1196 --> 0.5, 1193.5 --> 0.5, 1190 --> 0.5, 1188.5 --> 0.5, 1186.5 --> 0.5, 1184.5 --> 0.5, 1182 --> 0.5, 1179.5 --> 0.5, 1178 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 5.86066 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.68 sec (Real time) / 6.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9918.86 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.01 sec (Real time) / 9973.26 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4625 32 0 1 4563
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.005518 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002846/0 sec (0.002221/0 sec, 0.000625/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001379/0 sec (0.001369/0.001369 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0.000304/0 sec (3.7e-05/3.7e-05 sec, 0.000267/0.000267 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.6667 --> 0 (35.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006858 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.00507 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002436/0 sec (0.001979/0 sec, 0.000457/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001061/0 sec (0.001051/0.001051 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0.00014/0 sec (3.2e-05/3.2e-05 sec, 0.000108/0.000108 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23 --> 0 (34.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006339 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.011134 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007288/0 sec (0.005716/0 sec, 0.001572/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.003507/0 sec (0.003494/0.003494 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0.000836/0 sec (7.9e-05/7.9e-05 sec, 0.000757/0.000757 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77.6667 --> 0 (116.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013424 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.010648 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006792/0 sec (0.005652/0 sec, 0.00114/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.003393/0 sec (0.00338/0.00338 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0.000374/0 sec (8.8e-05/8.8e-05 sec, 0.000286/0.000286 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77 --> 0 (115.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.012968 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.023735 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017922/0 sec (0.014489/0 sec, 0.003433/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.009074/0 sec (0.00905/0.00905 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0.001754/0 sec (0.000162/0.000162 sec, 0.001592/0.001592 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184.667 --> 0 (277 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.028907 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.023313 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017239/0 sec (0.01467/0 sec, 0.002569/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.008841/0 sec (0.008821/0.008821 sec, 2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0.000861/0 sec (0.000192/0.000192 sec, 0.000669/0.000669 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184 --> 0 (276 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.028091 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.058194 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.046662/0 sec (0.038217/0 sec, 0.008445/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.024635/0 sec (0.024566/0.024566 sec, 6.9e-05/6.9e-05 sec )
[LOG] Total clause minimization time: 0.004127/0 sec (0.000312/0.000312 sec, 0.003815/0.003815 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 430.333 --> 0 (645.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.071753 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.054886 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043479/0 sec (0.037196/0 sec, 0.006283/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.023942/0 sec (0.023896/0.023896 sec, 4.6e-05/4.6e-05 sec )
[LOG] Total clause minimization time: 0.001884/0 sec (0.000328/0.000328 sec, 0.001556/0.001556 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 429.667 --> 0 (644.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06838 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.15251 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.129275/0 sec (0.106764/0 sec, 0.022511/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.070819/0 sec (0.070676/0.070676 sec, 0.000143/0.000143 sec )
[LOG] Total clause minimization time: 0.009936/0 sec (0.00067/0.00067 sec, 0.009266/0.009266 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 985.333 --> 0 (1478 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.196007 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.143864 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.119878/0 sec (0.103385/0 sec, 0.016493/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.06734/0 sec (0.067185/0.067185 sec, 0.000155/0.000155 sec )
[LOG] Total clause minimization time: 0.004288/0 sec (0.000645/0.000645 sec, 0.003643/0.003643 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 984.667 --> 0 (1477 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.187458 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.004797 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002382/0 sec (0.000441/0 sec, 0.00031/0 sec, 0.001045/0 sec, 0.000207/0 sec, 0.000179/0 sec, 0.0002/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0.000747/0 sec (1.4e-05/1.4e-05 sec, 1.3e-05/1.3e-05 sec, 0.000713/0.000713 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 3.3e-05/0 sec (0/0 sec, 0/0 sec, 2e-05/2e-05 sec, 0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.8 --> 0 (0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005856 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.003899 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001772/0 sec (0.000327/0 sec, 0.000248/0 sec, 0.0007/0 sec, 0.000171/0 sec, 0.000154/0 sec, 0.000172/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0.000481/0 sec (1.3e-05/1.3e-05 sec, 1.2e-05/1.2e-05 sec, 0.00045/0.00045 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec )
[LOG] Total clause minimization time: 2.7e-05/0 sec (0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause size reduction: 13 --> 0 (0 --> 0, 0 --> 0, 13 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 2.6 --> 0 (0 --> 0, 0 --> 0, 6.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004889 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.009968 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006819/0 sec (0.000893/0 sec, 0.000592/0 sec, 0.000602/0 sec, 0.000592/0 sec, 0.002578/0 sec, 0.000363/0 sec, 0.000291/0 sec, 0.000292/0 sec, 0.00029/0 sec, 0.000326/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001944/0 sec (2.1e-05/2.1e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 0.001873/0.001873 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-06/8e-06 sec )
[LOG] Total clause minimization time: 6.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.3e-05/4.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.1e-05/2.1e-05 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.42857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.011259 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.007671 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004905/0 sec (0.000683/0 sec, 0.000474/0 sec, 0.000466/0 sec, 0.000456/0 sec, 0.001513/0 sec, 0.000284/0 sec, 0.000283/0 sec, 0.00024/0 sec, 0.000237/0 sec, 0.000269/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001055/0 sec (1.5e-05/1.5e-05 sec, 1.3e-05/1.3e-05 sec, 1.4e-05/1.4e-05 sec, 1.4e-05/1.4e-05 sec, 0.000992/0.000992 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7e-06/7e-06 sec )
[LOG] Total clause minimization time: 4.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-05/3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.7e-05/1.7e-05 sec )
[LOG] Total clause size reduction: 21 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008843 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.022137 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017685/0 sec (0.001728/0 sec, 0.001247/0 sec, 0.001215/0 sec, 0.001356/0 sec, 0.001272/0 sec, 0.001255/0 sec, 0.00574/0 sec, 0.000682/0 sec, 0.000521/0 sec, 0.000546/0 sec, 0.000514/0 sec, 0.000511/0 sec, 0.000518/0 sec, 0.00058/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.004563/0 sec (2.3e-05/2.3e-05 sec, 2.1e-05/2.1e-05 sec, 1.9e-05/1.9e-05 sec, 2e-05/2e-05 sec, 2e-05/2e-05 sec, 2.4e-05/2.4e-05 sec, 0.004426/0.004426 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0.000117/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.2e-05/7.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.5e-05/4.5e-05 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.77778 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.024058 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.015194 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01156/0 sec (0.001243/0 sec, 0.000846/0 sec, 0.000864/0 sec, 0.000863/0 sec, 0.000887/0 sec, 0.000889/0 sec, 0.003135/0 sec, 0.000474/0 sec, 0.00039/0 sec, 0.000385/0 sec, 0.000386/0 sec, 0.000384/0 sec, 0.00039/0 sec, 0.000424/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.002307/0 sec (1.9e-05/1.9e-05 sec, 1.7e-05/1.7e-05 sec, 1.7e-05/1.7e-05 sec, 1.5e-05/1.5e-05 sec, 1.7e-05/1.7e-05 sec, 1.8e-05/1.8e-05 sec, 0.002195/0.002195 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9e-06/9e-06 sec )
[LOG] Total clause minimization time: 8.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.1e-05/6.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.3e-05/2.3e-05 sec )
[LOG] Total clause size reduction: 29 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 29 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.22222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01681 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.049244 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042374/0 sec (0.00318/0 sec, 0.002679/0 sec, 0.002638/0 sec, 0.002678/0 sec, 0.002629/0 sec, 0.002636/0 sec, 0.002684/0 sec, 0.002727/0 sec, 0.012074/0 sec, 0.001111/0 sec, 0.00096/0 sec, 0.000901/0 sec, 0.000896/0 sec, 0.000885/0 sec, 0.000923/0 sec, 0.000904/0 sec, 0.000906/0 sec, 0.000963/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.009689/0 sec (5.1e-05/5.1e-05 sec, 4.5e-05/4.5e-05 sec, 4.4e-05/4.4e-05 sec, 4e-05/4e-05 sec, 4e-05/4e-05 sec, 4.5e-05/4.5e-05 sec, 4.8e-05/4.8e-05 sec, 4.6e-05/4.6e-05 sec, 0.009318/0.009318 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.2e-05/1.2e-05 sec )
[LOG] Total clause minimization time: 0.000149/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.6e-05/9.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.3e-05/5.3e-05 sec )
[LOG] Total clause size reduction: 55 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 55 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.052043 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.03183 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.026324/0 sec (0.002063/0 sec, 0.001717/0 sec, 0.00168/0 sec, 0.001753/0 sec, 0.001703/0 sec, 0.001685/0 sec, 0.001789/0 sec, 0.001759/0 sec, 0.006121/0 sec, 0.000791/0 sec, 0.000719/0 sec, 0.00064/0 sec, 0.000632/0 sec, 0.000637/0 sec, 0.000627/0 sec, 0.000635/0 sec, 0.00065/0 sec, 0.000723/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.004516/0 sec (3e-05/3e-05 sec, 2.6e-05/2.6e-05 sec, 2.7e-05/2.7e-05 sec, 2.7e-05/2.7e-05 sec, 2.6e-05/2.6e-05 sec, 2.5e-05/2.5e-05 sec, 2.5e-05/2.5e-05 sec, 2.7e-05/2.7e-05 sec, 0.004293/0.004293 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0.000125/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.8e-05/6.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.7e-05/5.7e-05 sec )
[LOG] Total clause size reduction: 37 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 37 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.36364 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.034188 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.097175 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.084881/1 sec (0.00524/0 sec, 0.004685/0 sec, 0.004655/0 sec, 0.004818/0 sec, 0.004475/0 sec, 0.004588/0 sec, 0.004733/1 sec, 0.004382/0 sec, 0.004676/0 sec, 0.004735/0 sec, 0.021474/0 sec, 0.001871/0 sec, 0.001426/0 sec, 0.001436/0 sec, 0.001434/0 sec, 0.001427/0 sec, 0.00144/0 sec, 0.001479/0 sec, 0.00143/0 sec, 0.00146/0 sec, 0.001412/0 sec, 0.001605/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.017485/0 sec (8.5e-05/8.5e-05 sec, 7.2e-05/7.2e-05 sec, 8.6e-05/8.6e-05 sec, 6.9e-05/6.9e-05 sec, 7.3e-05/7.3e-05 sec, 7.7e-05/7.7e-05 sec, 7.1e-05/7.1e-05 sec, 6.8e-05/6.8e-05 sec, 7.4e-05/7.4e-05 sec, 8.3e-05/8.3e-05 sec, 0.016709/0.016709 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 0.0002/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000124/0.000124 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.6e-05/7.6e-05 sec )
[LOG] Total clause size reduction: 67 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 67 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.15385 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 33.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.101971 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.058047 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.049508/0 sec (0.00324/0 sec, 0.002842/0 sec, 0.002855/0 sec, 0.002841/0 sec, 0.002752/0 sec, 0.002834/0 sec, 0.002804/0 sec, 0.002647/0 sec, 0.002861/0 sec, 0.002758/0 sec, 0.010367/0 sec, 0.001246/0 sec, 0.000932/0 sec, 0.000968/0 sec, 0.000903/0 sec, 0.000941/0 sec, 0.000911/0 sec, 0.000955/0 sec, 0.000927/0 sec, 0.000946/0 sec, 0.000921/0 sec, 0.001057/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00789/0 sec (5.6e-05/5.6e-05 sec, 4.4e-05/4.4e-05 sec, 5.3e-05/5.3e-05 sec, 4.9e-05/4.9e-05 sec, 5.6e-05/5.6e-05 sec, 4.5e-05/4.5e-05 sec, 3.9e-05/3.9e-05 sec, 4.4e-05/4.4e-05 sec, 4.9e-05/4.9e-05 sec, 5e-05/5e-05 sec, 0.007392/0.007392 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec )
[LOG] Total clause minimization time: 0.000246/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000179/0.000179 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.7e-05/6.7e-05 sec )
[LOG] Total clause size reduction: 45 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.46154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06149 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.168024 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.147189/0 sec (0.007511/0 sec, 0.007177/0 sec, 0.007186/0 sec, 0.006963/0 sec, 0.007029/0 sec, 0.007113/0 sec, 0.007194/0 sec, 0.006988/0 sec, 0.007051/0 sec, 0.007016/0 sec, 0.007095/0 sec, 0.007139/0 sec, 0.033165/0 sec, 0.003019/0 sec, 0.002127/0 sec, 0.00212/0 sec, 0.002101/0 sec, 0.002148/0 sec, 0.002106/0 sec, 0.002142/0 sec, 0.002083/0 sec, 0.002152/0 sec, 0.002059/0 sec, 0.002133/0 sec, 0.002084/0 sec, 0.002288/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.027215/0 sec (9.5e-05/9.5e-05 sec, 0.000109/0.000109 sec, 9.7e-05/9.7e-05 sec, 9.7e-05/9.7e-05 sec, 0.000105/0.000105 sec, 0.000103/0.000103 sec, 0.00011/0.00011 sec, 0.000107/0.000107 sec, 0.000108/0.000108 sec, 0.000104/0.000104 sec, 0.000104/0.000104 sec, 0.000122/0.000122 sec, 0.02593/0.02593 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0.000245/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000163/0.000163 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.2e-05/8.2e-05 sec )
[LOG] Total clause size reduction: 79 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 79 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.26667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.175077 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.096826 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.084626/0 sec (0.005067/0 sec, 0.004399/0 sec, 0.004401/0 sec, 0.004447/0 sec, 0.004302/0 sec, 0.004214/0 sec, 0.004142/0 sec, 0.004158/0 sec, 0.004133/0 sec, 0.004128/0 sec, 0.004227/0 sec, 0.004119/0 sec, 0.015322/0 sec, 0.001633/0 sec, 0.001295/0 sec, 0.001349/0 sec, 0.001307/0 sec, 0.001334/0 sec, 0.001304/0 sec, 0.001316/0 sec, 0.001328/0 sec, 0.00131/0 sec, 0.0013/0 sec, 0.001354/0 sec, 0.001307/0 sec, 0.00143/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.011866/0 sec (7.4e-05/7.4e-05 sec, 7.2e-05/7.2e-05 sec, 7.6e-05/7.6e-05 sec, 6.9e-05/6.9e-05 sec, 6.2e-05/6.2e-05 sec, 6.1e-05/6.1e-05 sec, 5.9e-05/5.9e-05 sec, 5.8e-05/5.8e-05 sec, 5.6e-05/5.6e-05 sec, 5.7e-05/5.7e-05 sec, 6.2e-05/6.2e-05 sec, 8.2e-05/8.2e-05 sec, 0.011063/0.011063 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec )
[LOG] Total clause minimization time: 0.000173/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000107/0.000107 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.6e-05/6.6e-05 sec )
[LOG] Total clause size reduction: 53 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 53 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.53333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.101826 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.266488 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.234048/0 sec (0.010539/0 sec, 0.009556/0 sec, 0.009501/0 sec, 0.009524/0 sec, 0.009687/0 sec, 0.010035/0 sec, 0.010888/0 sec, 0.010967/0 sec, 0.010466/0 sec, 0.009837/0 sec, 0.010562/0 sec, 0.010568/0 sec, 0.010838/0 sec, 0.010634/0 sec, 0.045151/0 sec, 0.003882/0 sec, 0.003089/0 sec, 0.002954/0 sec, 0.002984/0 sec, 0.002931/0 sec, 0.00291/0 sec, 0.002934/0 sec, 0.002952/0 sec, 0.002919/0 sec, 0.002944/0 sec, 0.002919/0 sec, 0.002966/0 sec, 0.002914/0 sec, 0.002957/0 sec, 0.00304/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.036438/0 sec (0.000114/0.000114 sec, 0.000113/0.000113 sec, 0.000109/0.000109 sec, 0.000106/0.000106 sec, 0.00012/0.00012 sec, 0.000137/0.000137 sec, 0.000129/0.000129 sec, 0.000136/0.000136 sec, 0.000131/0.000131 sec, 0.000139/0.000139 sec, 0.000127/0.000127 sec, 0.000129/0.000129 sec, 0.000129/0.000129 sec, 0.000139/0.000139 sec, 0.034652/0.034652 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.8e-05/2.8e-05 sec )
[LOG] Total clause minimization time: 0.000244/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000159/0.000159 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.5e-05/8.5e-05 sec )
[LOG] Total clause size reduction: 91 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 91 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.35294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.276938 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.153462 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.134386/0 sec (0.006599/0 sec, 0.006125/0 sec, 0.006118/0 sec, 0.005986/0 sec, 0.005827/0 sec, 0.005718/0 sec, 0.005366/0 sec, 0.005803/0 sec, 0.005809/0 sec, 0.005763/0 sec, 0.005887/0 sec, 0.006177/0 sec, 0.006179/0 sec, 0.006196/0 sec, 0.0226/0 sec, 0.002379/0 sec, 0.00185/0 sec, 0.001895/0 sec, 0.001813/0 sec, 0.001879/0 sec, 0.001794/0 sec, 0.00186/0 sec, 0.001818/0 sec, 0.001897/0 sec, 0.001761/0 sec, 0.001865/0 sec, 0.001815/0 sec, 0.00186/0 sec, 0.001776/0 sec, 0.001971/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.017462/0 sec (9.3e-05/9.3e-05 sec, 9.6e-05/9.6e-05 sec, 9.3e-05/9.3e-05 sec, 0.000103/0.000103 sec, 8.1e-05/8.1e-05 sec, 7.8e-05/7.8e-05 sec, 7.4e-05/7.4e-05 sec, 7.6e-05/7.6e-05 sec, 8e-05/8e-05 sec, 7.8e-05/7.8e-05 sec, 8.8e-05/8.8e-05 sec, 8.8e-05/8.8e-05 sec, 8.9e-05/8.9e-05 sec, 0.000104/0.000104 sec, 0.016221/0.016221 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec )
[LOG] Total clause minimization time: 0.000206/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000133/0.000133 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.3e-05/7.3e-05 sec )
[LOG] Total clause size reduction: 61 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 61 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.58824 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.160193 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.398181 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.349026/0 sec (0.013545/0 sec, 0.013488/0 sec, 0.013356/0 sec, 0.013566/0 sec, 0.013899/0 sec, 0.014304/0 sec, 0.01332/0 sec, 0.01322/0 sec, 0.012756/0 sec, 0.013385/0 sec, 0.013352/0 sec, 0.013318/0 sec, 0.013459/0 sec, 0.013991/0 sec, 0.014053/0 sec, 0.01405/0 sec, 0.058476/0 sec, 0.005808/0 sec, 0.004187/0 sec, 0.004254/0 sec, 0.004125/0 sec, 0.004346/0 sec, 0.004148/0 sec, 0.004266/0 sec, 0.004123/0 sec, 0.004199/0 sec, 0.004093/0 sec, 0.004226/0 sec, 0.00414/0 sec, 0.004301/0 sec, 0.004155/0 sec, 0.004339/0 sec, 0.004215/0 sec, 0.004563/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.047465/0 sec (0.000138/0.000138 sec, 0.000145/0.000145 sec, 0.000182/0.000182 sec, 0.000168/0.000168 sec, 0.0002/0.0002 sec, 0.000149/0.000149 sec, 0.000159/0.000159 sec, 0.000179/0.000179 sec, 0.000129/0.000129 sec, 0.00016/0.00016 sec, 0.000156/0.000156 sec, 0.000156/0.000156 sec, 0.000181/0.000181 sec, 0.000221/0.000221 sec, 0.000188/0.000188 sec, 0.000203/0.000203 sec, 0.044706/0.044706 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.5e-05/4.5e-05 sec )
[LOG] Total clause minimization time: 0.000323/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000224/0.000224 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.9e-05/9.9e-05 sec )
[LOG] Total clause size reduction: 103 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 103 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.42105 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.412937 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.57 sec (Real time) / 0.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.226157 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.199522/0 sec (0.008747/0 sec, 0.008166/0 sec, 0.007809/0 sec, 0.008299/0 sec, 0.008211/0 sec, 0.007893/0 sec, 0.008018/0 sec, 0.007864/0 sec, 0.007785/0 sec, 0.007785/0 sec, 0.007949/0 sec, 0.007897/0 sec, 0.007991/0 sec, 0.007971/0 sec, 0.007992/0 sec, 0.007935/0 sec, 0.029797/0 sec, 0.002982/0 sec, 0.002445/0 sec, 0.002383/0 sec, 0.002422/0 sec, 0.002363/0 sec, 0.002349/0 sec, 0.002392/0 sec, 0.002381/0 sec, 0.00233/0 sec, 0.002382/0 sec, 0.002349/0 sec, 0.002391/0 sec, 0.002415/0 sec, 0.002427/0 sec, 0.002429/0 sec, 0.002412/0 sec, 0.002561/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.023383/0 sec (0.000129/0.000129 sec, 0.000107/0.000107 sec, 0.0001/0.0001 sec, 0.000107/0.000107 sec, 0.000112/0.000112 sec, 9.6e-05/9.6e-05 sec, 9.8e-05/9.8e-05 sec, 9.5e-05/9.5e-05 sec, 8.9e-05/8.9e-05 sec, 0.000102/0.000102 sec, 9.8e-05/9.8e-05 sec, 9.7e-05/9.7e-05 sec, 9.9e-05/9.9e-05 sec, 9.9e-05/9.9e-05 sec, 9.5e-05/9.5e-05 sec, 0.000106/0.000106 sec, 0.02173/0.02173 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause minimization time: 0.00022/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000142/0.000142 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.8e-05/7.8e-05 sec )
[LOG] Total clause size reduction: 69 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.63158 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.235637 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.588789 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.507333/1 sec (0.018909/0 sec, 0.018311/0 sec, 0.01753/0 sec, 0.019686/0 sec, 0.016869/0 sec, 0.019381/1 sec, 0.019169/0 sec, 0.018988/0 sec, 0.018974/0 sec, 0.01879/0 sec, 0.016521/0 sec, 0.016806/0 sec, 0.016873/0 sec, 0.018631/0 sec, 0.017959/0 sec, 0.018324/0 sec, 0.017148/0 sec, 0.017807/0 sec, 0.073183/0 sec, 0.006839/0 sec, 0.005421/0 sec, 0.005443/0 sec, 0.005617/0 sec, 0.00542/0 sec, 0.005368/0 sec, 0.005351/0 sec, 0.00545/0 sec, 0.005422/0 sec, 0.005545/0 sec, 0.005656/0 sec, 0.005743/0 sec, 0.00564/0 sec, 0.005848/0 sec, 0.005879/0 sec, 0.005703/0 sec, 0.005716/0 sec, 0.005658/0 sec, 0.005755/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.060939/0 sec (0.000287/0.000287 sec, 0.000177/0.000177 sec, 0.000202/0.000202 sec, 0.00022/0.00022 sec, 0.000225/0.000225 sec, 0.0002/0.0002 sec, 0.000203/0.000203 sec, 0.000206/0.000206 sec, 0.000199/0.000199 sec, 0.000197/0.000197 sec, 0.0002/0.0002 sec, 0.000216/0.000216 sec, 0.000146/0.000146 sec, 0.000219/0.000219 sec, 0.000207/0.000207 sec, 0.000175/0.000175 sec, 0.000173/0.000173 sec, 0.000201/0.000201 sec, 0.05723/0.05723 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.6e-05/5.6e-05 sec )
[LOG] Total clause minimization time: 0.000363/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000227/0.000227 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000136/0.000136 sec )
[LOG] Total clause size reduction: 115 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 115 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.47619 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 57.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.609124 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.34824 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.303477/1 sec (0.011666/0 sec, 0.011595/0 sec, 0.011149/0 sec, 0.01132/0 sec, 0.010416/0 sec, 0.011444/0 sec, 0.011077/0 sec, 0.011513/0 sec, 0.011318/0 sec, 0.011307/0 sec, 0.011616/0 sec, 0.010948/1 sec, 0.011151/0 sec, 0.010824/0 sec, 0.010041/0 sec, 0.010769/0 sec, 0.010456/0 sec, 0.010751/0 sec, 0.03921/0 sec, 0.004456/0 sec, 0.003395/0 sec, 0.003309/0 sec, 0.003203/0 sec, 0.00332/0 sec, 0.003265/0 sec, 0.00357/0 sec, 0.003254/0 sec, 0.003428/0 sec, 0.003303/0 sec, 0.003305/0 sec, 0.003215/0 sec, 0.003474/0 sec, 0.003241/0 sec, 0.00344/0 sec, 0.003345/0 sec, 0.003484/0 sec, 0.003268/0 sec, 0.003631/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.031203/0 sec (0.000137/0.000137 sec, 0.000155/0.000155 sec, 0.000152/0.000152 sec, 0.000153/0.000153 sec, 0.000154/0.000154 sec, 0.000157/0.000157 sec, 0.000149/0.000149 sec, 0.000178/0.000178 sec, 0.000151/0.000151 sec, 0.000157/0.000157 sec, 0.000162/0.000162 sec, 0.000147/0.000147 sec, 0.000174/0.000174 sec, 0.000168/0.000168 sec, 0.000153/0.000153 sec, 0.000148/0.000148 sec, 0.000133/0.000133 sec, 0.000151/0.000151 sec, 0.028388/0.028388 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.6e-05/3.6e-05 sec )
[LOG] Total clause minimization time: 0.000257/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000174/0.000174 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8.3e-05/8.3e-05 sec )
[LOG] Total clause size reduction: 77 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 77 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.360961 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.888101 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.776389/1 sec (0.025285/0 sec, 0.026675/0 sec, 0.026733/0 sec, 0.022355/0 sec, 0.026641/0 sec, 0.028008/0 sec, 0.025901/0 sec, 0.024057/0 sec, 0.024972/0 sec, 0.025762/0 sec, 0.024607/0 sec, 0.025816/0 sec, 0.024839/0 sec, 0.027126/0 sec, 0.021844/0 sec, 0.025624/1 sec, 0.025939/0 sec, 0.024783/0 sec, 0.025868/0 sec, 0.026423/0 sec, 0.102161/0 sec, 0.011076/0 sec, 0.006962/0 sec, 0.008194/0 sec, 0.007475/0 sec, 0.008223/0 sec, 0.007521/0 sec, 0.008188/0 sec, 0.007376/0 sec, 0.008329/0 sec, 0.007527/0 sec, 0.008364/0 sec, 0.007451/0 sec, 0.008011/0 sec, 0.007389/0 sec, 0.008029/0 sec, 0.007408/0 sec, 0.007998/0 sec, 0.007154/0 sec, 0.007602/0 sec, 0.00719/0 sec, 0.007503/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.081153/0 sec (0.000348/0.000348 sec, 0.000264/0.000264 sec, 0.000279/0.000279 sec, 0.000286/0.000286 sec, 0.000275/0.000275 sec, 0.0003/0.0003 sec, 0.000247/0.000247 sec, 0.000221/0.000221 sec, 0.000271/0.000271 sec, 0.000251/0.000251 sec, 0.00027/0.00027 sec, 0.000305/0.000305 sec, 0.000237/0.000237 sec, 0.00028/0.00028 sec, 0.000263/0.000263 sec, 0.000274/0.000274 sec, 0.000304/0.000304 sec, 0.000263/0.000263 sec, 0.000291/0.000291 sec, 0.00034/0.00034 sec, 0.075512/0.075512 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.2e-05/7.2e-05 sec )
[LOG] Total clause minimization time: 0.000385/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000266/0.000266 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000119/0.000119 sec )
[LOG] Total clause size reduction: 127 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 127 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.52174 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 63.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.916112 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.08 sec (Real time) / 0.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.464669 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.406297/1 sec (0.013475/0 sec, 0.01363/0 sec, 0.013457/0 sec, 0.013439/0 sec, 0.013188/0 sec, 0.013633/0 sec, 0.014029/0 sec, 0.013363/0 sec, 0.013248/0 sec, 0.012297/0 sec, 0.014053/1 sec, 0.013637/0 sec, 0.012281/0 sec, 0.012906/0 sec, 0.012997/0 sec, 0.013306/0 sec, 0.013563/0 sec, 0.013342/0 sec, 0.013679/0 sec, 0.013738/0 sec, 0.050748/0 sec, 0.00626/0 sec, 0.004315/0 sec, 0.00411/0 sec, 0.003953/0 sec, 0.004155/0 sec, 0.004027/0 sec, 0.004187/0 sec, 0.003947/0 sec, 0.004398/0 sec, 0.004117/0 sec, 0.004277/0 sec, 0.003794/0 sec, 0.003681/0 sec, 0.003514/0 sec, 0.003749/0 sec, 0.003901/0 sec, 0.00406/0 sec, 0.00387/0 sec, 0.004042/0 sec, 0.003908/0 sec, 0.006023/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.040451/0 sec (0.000158/0.000158 sec, 0.000173/0.000173 sec, 0.000183/0.000183 sec, 0.000176/0.000176 sec, 0.000168/0.000168 sec, 0.000186/0.000186 sec, 0.000178/0.000178 sec, 0.000159/0.000159 sec, 0.000135/0.000135 sec, 0.000222/0.000222 sec, 0.000182/0.000182 sec, 0.000143/0.000143 sec, 0.000113/0.000113 sec, 0.000169/0.000169 sec, 0.000171/0.000171 sec, 0.000179/0.000179 sec, 0.000176/0.000176 sec, 0.000174/0.000174 sec, 0.000176/0.000176 sec, 0.00021/0.00021 sec, 0.036967/0.036967 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.3e-05/5.3e-05 sec )
[LOG] Total clause minimization time: 0.002048/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000202/0.000202 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001846/0.001846 sec )
[LOG] Total clause size reduction: 85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 85 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.69565 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.480674 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.64 sec (Real time) / 0.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 1.20253 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.986524/1 sec (0.028603/0 sec, 0.034575/0 sec, 0.034769/0 sec, 0.035055/0 sec, 0.032971/0 sec, 0.027186/0 sec, 0.02662/0 sec, 0.026736/0 sec, 0.033089/1 sec, 0.027716/0 sec, 0.026477/0 sec, 0.027769/0 sec, 0.035558/0 sec, 0.033315/0 sec, 0.027428/0 sec, 0.030151/0 sec, 0.02757/0 sec, 0.027787/0 sec, 0.032067/0 sec, 0.032227/0 sec, 0.027202/0 sec, 0.032435/0 sec, 0.119035/0 sec, 0.008495/0 sec, 0.008843/0 sec, 0.008393/0 sec, 0.00881/0 sec, 0.008169/0 sec, 0.008895/0 sec, 0.008698/0 sec, 0.009065/0 sec, 0.008384/0 sec, 0.009331/0 sec, 0.008399/0 sec, 0.009368/0 sec, 0.008999/0 sec, 0.00913/0 sec, 0.008395/0 sec, 0.008881/0 sec, 0.008296/0 sec, 0.009156/0 sec, 0.008428/0 sec, 0.008234/0 sec, 0.008141/0 sec, 0.008929/0 sec, 0.008744/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.098674/0 sec (0.000375/0.000375 sec, 0.00035/0.00035 sec, 0.00035/0.00035 sec, 0.000336/0.000336 sec, 0.000302/0.000302 sec, 0.000295/0.000295 sec, 0.000321/0.000321 sec, 0.000328/0.000328 sec, 0.000338/0.000338 sec, 0.000308/0.000308 sec, 0.000288/0.000288 sec, 0.000324/0.000324 sec, 0.000336/0.000336 sec, 0.000298/0.000298 sec, 0.000287/0.000287 sec, 0.000313/0.000313 sec, 0.000321/0.000321 sec, 0.000314/0.000314 sec, 0.000324/0.000324 sec, 0.000337/0.000337 sec, 0.000332/0.000332 sec, 0.000403/0.000403 sec, 0.091382/0.091382 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000112/0.000112 sec )
[LOG] Total clause minimization time: 0.000522/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000378/0.000378 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000144/0.000144 sec )
[LOG] Total clause size reduction: 139 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 139 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.56 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.23745 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.40 sec (Real time) / 1.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.614489 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.536488/0 sec (0.016544/0 sec, 0.015422/0 sec, 0.015423/0 sec, 0.015584/0 sec, 0.015123/0 sec, 0.015716/0 sec, 0.015313/0 sec, 0.015511/0 sec, 0.017048/0 sec, 0.015166/0 sec, 0.016759/0 sec, 0.016654/0 sec, 0.016071/0 sec, 0.016001/0 sec, 0.015722/0 sec, 0.016438/0 sec, 0.017165/0 sec, 0.018162/0 sec, 0.017601/0 sec, 0.017895/0 sec, 0.015301/0 sec, 0.015592/0 sec, 0.061797/0 sec, 0.00687/0 sec, 0.00517/0 sec, 0.005091/0 sec, 0.004855/0 sec, 0.005058/0 sec, 0.00481/0 sec, 0.005018/0 sec, 0.004837/0 sec, 0.004928/0 sec, 0.005244/0 sec, 0.005387/0 sec, 0.005243/0 sec, 0.00548/0 sec, 0.005042/0 sec, 0.005158/0 sec, 0.005013/0 sec, 0.00514/0 sec, 0.004913/0 sec, 0.005132/0 sec, 0.004898/0 sec, 0.005066/0 sec, 0.004955/0 sec, 0.005172/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.049312/0 sec (0.000144/0.000144 sec, 0.000189/0.000189 sec, 0.000159/0.000159 sec, 0.000176/0.000176 sec, 0.000173/0.000173 sec, 0.000176/0.000176 sec, 0.000148/0.000148 sec, 0.000177/0.000177 sec, 0.000199/0.000199 sec, 0.000234/0.000234 sec, 0.000196/0.000196 sec, 0.000194/0.000194 sec, 0.000183/0.000183 sec, 0.000185/0.000185 sec, 0.000183/0.000183 sec, 0.000206/0.000206 sec, 0.000169/0.000169 sec, 0.000212/0.000212 sec, 0.0002/0.0002 sec, 0.0002/0.0002 sec, 0.000194/0.000194 sec, 0.000236/0.000236 sec, 0.045135/0.045135 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.4e-05/4.4e-05 sec )
[LOG] Total clause minimization time: 0.000294/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000214/0.000214 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 8e-05/8e-05 sec )
[LOG] Total clause size reduction: 93 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 93 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 46.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.635126 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.80 sec (Real time) / 0.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.61833 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.40504/1 sec (0.037758/0 sec, 0.042235/0 sec, 0.040293/0 sec, 0.039488/0 sec, 0.038914/0 sec, 0.037636/0 sec, 0.039206/0 sec, 0.041714/0 sec, 0.038998/0 sec, 0.03784/0 sec, 0.040408/0 sec, 0.03235/0 sec, 0.042729/0 sec, 0.034876/0 sec, 0.041641/1 sec, 0.040399/0 sec, 0.039039/0 sec, 0.033475/0 sec, 0.041907/0 sec, 0.041872/0 sec, 0.034623/0 sec, 0.045185/0 sec, 0.042817/0 sec, 0.044062/0 sec, 0.152968/0 sec, 0.020041/0 sec, 0.010836/0 sec, 0.012109/0 sec, 0.010367/0 sec, 0.012755/0 sec, 0.010922/0 sec, 0.012831/0 sec, 0.010991/0 sec, 0.012993/0 sec, 0.01104/0 sec, 0.012982/0 sec, 0.0107/0 sec, 0.013645/0 sec, 0.011129/0 sec, 0.013219/0 sec, 0.011331/0 sec, 0.012815/0 sec, 0.010694/0 sec, 0.012458/0 sec, 0.010765/0 sec, 0.012234/0 sec, 0.010679/0 sec, 0.012139/0 sec, 0.010523/0 sec, 0.012405/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.119824/0 sec (0.000348/0.000348 sec, 0.000354/0.000354 sec, 0.000312/0.000312 sec, 0.000294/0.000294 sec, 0.000327/0.000327 sec, 0.000335/0.000335 sec, 0.000353/0.000353 sec, 0.000342/0.000342 sec, 0.000352/0.000352 sec, 0.000335/0.000335 sec, 0.000396/0.000396 sec, 0.000333/0.000333 sec, 0.000374/0.000374 sec, 0.000352/0.000352 sec, 0.000383/0.000383 sec, 0.000314/0.000314 sec, 0.000324/0.000324 sec, 0.000399/0.000399 sec, 0.00036/0.00036 sec, 0.00037/0.00037 sec, 0.000392/0.000392 sec, 0.000341/0.000341 sec, 0.000355/0.000355 sec, 0.00038/0.00038 sec, 0.111263/0.111263 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000136/0.000136 sec )
[LOG] Total clause minimization time: 0.00057/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000408/0.000408 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000162/0.000162 sec )
[LOG] Total clause size reduction: 151 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 151 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.59259 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 75.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.66189 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.82 sec (Real time) / 1.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.835317 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.733358/1 sec (0.020538/0 sec, 0.02166/0 sec, 0.020315/0 sec, 0.020041/0 sec, 0.020118/0 sec, 0.019731/0 sec, 0.019928/0 sec, 0.019745/0 sec, 0.021238/0 sec, 0.020845/0 sec, 0.020028/0 sec, 0.021298/0 sec, 0.019164/0 sec, 0.021666/0 sec, 0.021125/0 sec, 0.022097/0 sec, 0.020726/0 sec, 0.020673/0 sec, 0.019727/0 sec, 0.020538/0 sec, 0.020222/0 sec, 0.020528/0 sec, 0.020388/0 sec, 0.020177/1 sec, 0.073754/0 sec, 0.010008/0 sec, 0.006104/0 sec, 0.006843/0 sec, 0.006261/0 sec, 0.007028/0 sec, 0.006349/0 sec, 0.006909/0 sec, 0.006086/0 sec, 0.006846/0 sec, 0.006183/0 sec, 0.007119/0 sec, 0.006327/0 sec, 0.00699/0 sec, 0.006364/0 sec, 0.006905/0 sec, 0.006245/0 sec, 0.006807/0 sec, 0.00625/0 sec, 0.006627/0 sec, 0.006221/0 sec, 0.006622/0 sec, 0.00611/0 sec, 0.006464/0 sec, 0.006337/0 sec, 0.007083/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.05776/0 sec (0.000242/0.000242 sec, 0.000267/0.000267 sec, 0.000219/0.000219 sec, 0.000216/0.000216 sec, 0.000216/0.000216 sec, 0.000251/0.000251 sec, 0.000208/0.000208 sec, 0.000238/0.000238 sec, 0.000255/0.000255 sec, 0.000209/0.000209 sec, 0.000254/0.000254 sec, 0.000239/0.000239 sec, 0.00027/0.00027 sec, 0.000221/0.000221 sec, 0.000209/0.000209 sec, 0.000215/0.000215 sec, 0.000226/0.000226 sec, 0.000164/0.000164 sec, 0.000168/0.000168 sec, 0.000224/0.000224 sec, 0.000237/0.000237 sec, 0.00023/0.00023 sec, 0.000224/0.000224 sec, 0.000266/0.000266 sec, 0.052221/0.052221 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.1e-05/7.1e-05 sec )
[LOG] Total clause minimization time: 0.00038/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00028/0.00028 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.0001/0.0001 sec )
[LOG] Total clause size reduction: 101 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 101 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.74074 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.862284 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.02 sec (Real time) / 0.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.552863 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 89 AND gates.
[LOG] Size after ABC: 61 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.52178/1 sec (0.035354/0 sec, 0.037496/0 sec, 0.047753/0 sec, 0.030139/0 sec, 0.048165/0 sec, 0.036715/0 sec, 0.045296/0 sec, 0.047862/0 sec, 0.054647/1 sec, 0.032312/0 sec, 0.060796/0 sec, 0.045245/0 sec )
[LOG] Nr of iterations: 65 (10, 11, 4, 2, 6, 3, 9, 10, 3, 1, 5, 1 )
[LOG] Total clause computation time: 0.220676/0 sec (0.014276/0.014276 sec, 0.017532/0.017532 sec, 0.021171/0.021171 sec, 0.016482/0.016482 sec, 0.022867/0.022867 sec, 0.01693/0.01693 sec, 0.021517/0.021517 sec, 0.021547/0.021547 sec, 0.021735/0.021735 sec, 6.1e-05/6.1e-05 sec, 0.026315/0.026315 sec, 0.020243/0.020243 sec )
[LOG] Total clause minimization time: 0.279337/1 sec (0.018564/0.018564 sec, 0.017667/0.017667 sec, 0.024339/0.024339 sec, 0.011399/0.011399 sec, 0.023019/0.023019 sec, 0.017527/0.017527 sec, 0.022491/0.022491 sec, 0.024954/0.024954 sec, 0.031518/0.031518 sec, 0.030961/0.030961 sec, 0.033134/0.033134 sec, 0.023764/0.023764 sec )
[LOG] Total clause size reduction: 3699 --> 96 (1242 --> 14, 1240 --> 21, 330 --> 5, 108 --> 0, 530 --> 6, 202 --> 3, 14 --> 14, 21 --> 21, 5 --> 5, 0 --> 0, 6 --> 6, 1 --> 1 )
[LOG] Average clause size reduction: 56.9077 --> 1.47692 (124.2 --> 1.4, 112.727 --> 1.90909, 82.5 --> 1.25, 54 --> 0, 88.3333 --> 1, 67.3333 --> 1, 1.55556 --> 1.55556, 2.1 --> 2.1, 1.66667 --> 1.66667, 0 --> 0, 1.2 --> 1.2, 1 --> 1 )
[LOG] Overall execution time: 0.554836 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 227 5 21 1 197
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 1.82797 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 200 new AND gates.
[LOG] Size before ABC: 232 AND gates.
[LOG] Size after ABC: 198 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.74588/2 sec (0.076637/0 sec, 0.089153/0 sec, 0.078152/0 sec, 0.076966/0 sec, 0.084167/1 sec, 0.104034/0 sec, 0.068939/0 sec, 0.123126/0 sec, 0.119602/0 sec, 0.286595/0 sec, 0.108066/0 sec, 0.087742/0 sec, 0.106246/1 sec, 0.336459/0 sec )
[LOG] Nr of iterations: 130 (16, 21, 6, 6, 5, 14, 2, 13, 20, 5, 4, 4, 13, 1 )
[LOG] Total clause computation time: 0.531579/2 sec (0.035878/0.035878 sec, 0.040844/0.040844 sec, 0.037346/0.037346 sec, 0.028986/0.028986 sec, 0.039992/0.039992 sec, 0.049337/0.049337 sec, 0.032311/0.032311 sec, 0.044484/0.044484 sec, 0.049516/0.049516 sec, 0.041455/0.041455 sec, 0.031405/0.031405 sec, 0.025032/0.025032 sec, 0.039066/0.039066 sec, 0.035927/0.035927 sec )
[LOG] Total clause minimization time: 1.16457/0 sec (0.036097/0.036097 sec, 0.043751/0.043751 sec, 0.036579/0.036579 sec, 0.043888/0.043888 sec, 0.039561/0.039561 sec, 0.050095/0.050095 sec, 0.032254/0.032254 sec, 0.076003/0.076003 sec, 0.067065/0.067065 sec, 0.242535/0.242535 sec, 0.074059/0.074059 sec, 0.060245/0.060245 sec, 0.064307/0.064307 sec, 0.298128/0.298128 sec )
[LOG] Total clause size reduction: 9786 --> 303 (2655 --> 44, 3260 --> 72, 725 --> 8, 670 --> 8, 524 --> 5, 1677 --> 25, 124 --> 1, 35 --> 35, 72 --> 61, 8 --> 8, 5 --> 5, 5 --> 5, 25 --> 25, 1 --> 1 )
[LOG] Average clause size reduction: 75.2769 --> 2.33077 (165.938 --> 2.75, 155.238 --> 3.42857, 120.833 --> 1.33333, 111.667 --> 1.33333, 104.8 --> 1, 119.786 --> 1.78571, 62 --> 0.5, 2.69231 --> 2.69231, 3.6 --> 3.05, 1.6 --> 1.6, 1.25 --> 1.25, 1.25 --> 1.25, 1.92308 --> 1.92308, 1 --> 1 )
[LOG] Overall execution time: 1.8307 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.02 sec (Real time) / 1.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.68 sec (Real time) / 0.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 404 6 24 1 369
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 11.5009 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 180 new AND gates.
[LOG] Size before ABC: 219 AND gates.
[LOG] Size after ABC: 178 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 11.3043/11 sec (0.161476/0 sec, 0.144/0 sec, 0.127005/1 sec, 0.144703/0 sec, 0.131859/0 sec, 0.160933/0 sec, 1.45865/1 sec, 0.213259/1 sec, 0.12924/0 sec, 1.04222/1 sec, 0.76856/1 sec, 0.824566/0 sec, 1.00525/1 sec, 0.93817/1 sec, 1.41006/2 sec, 1.12443/1 sec, 0.437613/0 sec, 1.08235/1 sec )
[LOG] Nr of iterations: 146 (23, 16, 6, 6, 4, 8, 10, 12, 2, 15, 10, 5, 4, 3, 7, 3, 11, 1 )
[LOG] Total clause computation time: 1.62651/3 sec (0.071338/0.071338 sec, 0.059485/0.059485 sec, 0.060126/0.060126 sec, 0.063038/0.063038 sec, 0.051239/0.051239 sec, 0.076846/0.076846 sec, 0.163714/0.163714 sec, 0.108381/0.108381 sec, 0.063529/0.063529 sec, 0.083141/0.083141 sec, 0.118921/0.118921 sec, 0.071358/0.071358 sec, 0.079599/0.079599 sec, 0.069837/0.069837 sec, 0.18473/0.18473 sec, 0.14296/0.14296 sec, 0.095421/0.095421 sec, 0.062846/0.062846 sec )
[LOG] Total clause minimization time: 9.5732/8 sec (0.082424/0.082424 sec, 0.077434/0.077434 sec, 0.05991/0.05991 sec, 0.074653/0.074653 sec, 0.073624/0.073624 sec, 0.077108/0.077108 sec, 1.28707/1.28707 sec, 0.097223/0.097223 sec, 0.058951/0.058951 sec, 0.95453/0.95453 sec, 0.645195/0.645195 sec, 0.749025/0.749025 sec, 0.921451/0.921451 sec, 0.86385/0.86385 sec, 1.22069/1.22069 sec, 0.977136/0.977136 sec, 0.337482/0.337482 sec, 1.01544/1.01544 sec )
[LOG] Total clause size reduction: 14143 --> 337 (4752 --> 72, 3030 --> 55, 895 --> 6, 815 --> 9, 462 --> 4, 1029 --> 15, 1314 --> 35, 1584 --> 21, 139 --> 1, 38 --> 37, 27 --> 24, 6 --> 6, 6 --> 6, 4 --> 4, 15 --> 15, 5 --> 5, 21 --> 21, 1 --> 1 )
[LOG] Average clause size reduction: 96.8699 --> 2.30822 (206.609 --> 3.13043, 189.375 --> 3.4375, 149.167 --> 1, 135.833 --> 1.5, 115.5 --> 1, 128.625 --> 1.875, 131.4 --> 3.5, 132 --> 1.75, 69.5 --> 0.5, 2.53333 --> 2.46667, 2.7 --> 2.4, 1.2 --> 1.2, 1.5 --> 1.5, 1.33333 --> 1.33333, 2.14286 --> 2.14286, 1.66667 --> 1.66667, 1.90909 --> 1.90909, 1 --> 1 )
[LOG] Overall execution time: 11.5059 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 11.73 sec (Real time) / 11.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.23 sec (Real time) / 1.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 423 7 27 1 382
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 83.9553 sec CPU time.
[LOG] Relation determinization time: 84 sec real time.
[LOG] Final circuit size: 256 new AND gates.
[LOG] Size before ABC: 305 AND gates.
[LOG] Size after ABC: 254 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 83.4414/84 sec (0.556133/1 sec, 0.402648/0 sec, 0.293229/1 sec, 0.242244/0 sec, 0.260371/0 sec, 0.293513/1 sec, 0.43069/0 sec, 0.45093/0 sec, 0.457768/1 sec, 0.269477/0 sec, 7.95921/8 sec, 5.94492/6 sec, 9.97806/10 sec, 6.64026/7 sec, 10.9922/11 sec, 8.59242/8 sec, 8.1523/9 sec, 12.8283/12 sec, 2.44878/3 sec, 6.24792/6 sec )
[LOG] Nr of iterations: 195 (24, 15, 8, 6, 5, 4, 15, 7, 23, 4, 22, 8, 7, 4, 4, 3, 9, 6, 20, 1 )
[LOG] Total clause computation time: 2.98771/2 sec (0.334503/0.334503 sec, 0.16778/0.16778 sec, 0.169598/0.169598 sec, 0.115666/0.115666 sec, 0.108446/0.108446 sec, 0.128408/0.128408 sec, 0.201467/0.201467 sec, 0.198512/0.198512 sec, 0.222907/0.222907 sec, 0.138838/0.138838 sec, 0.199068/0.199068 sec, 0.179645/0.179645 sec, 0.11345/0.11345 sec, 0.111159/0.111159 sec, 0.089713/0.089713 sec, 0.087726/0.087726 sec, 0.100454/0.100454 sec, 0.07407/0.07407 sec, 0.13354/0.13354 sec, 0.112756/0.112756 sec )
[LOG] Total clause minimization time: 80.233/81 sec (0.207136/0.207136 sec, 0.221237/0.221237 sec, 0.110159/0.110159 sec, 0.113652/0.113652 sec, 0.139931/0.139931 sec, 0.152901/0.152901 sec, 0.215158/0.215158 sec, 0.239648/0.239648 sec, 0.220371/0.220371 sec, 0.118291/0.118291 sec, 7.74975/7.74975 sec, 5.75555/5.75555 sec, 9.85664/9.85664 sec, 6.5214/6.5214 sec, 10.8942/10.8942 sec, 8.49609/8.49609 sec, 8.04297/8.04297 sec, 12.7455/12.7455 sec, 2.30569/2.30569 sec, 6.12676/6.12676 sec )
[LOG] Total clause size reduction: 20894 --> 475 (6049 --> 72, 3458 --> 45, 1491 --> 10, 1005 --> 9, 748 --> 8, 528 --> 4, 2338 --> 58, 996 --> 13, 3608 --> 59, 477 --> 5, 66 --> 63, 17 --> 17, 10 --> 10, 6 --> 6, 8 --> 8, 4 --> 4, 22 --> 21, 13 --> 13, 49 --> 49, 1 --> 1 )
[LOG] Average clause size reduction: 107.149 --> 2.4359 (252.042 --> 3, 230.533 --> 3, 186.375 --> 1.25, 167.5 --> 1.5, 149.6 --> 1.6, 132 --> 1, 155.867 --> 3.86667, 142.286 --> 1.85714, 156.87 --> 2.56522, 119.25 --> 1.25, 3 --> 2.86364, 2.125 --> 2.125, 1.42857 --> 1.42857, 1.5 --> 1.5, 2 --> 2, 1.33333 --> 1.33333, 2.44444 --> 2.33333, 2.16667 --> 2.16667, 2.45 --> 2.45, 1 --> 1 )
[LOG] Overall execution time: 83.9609 sec CPU time.
[LOG] Overall execution time: 84 sec real time.
Synthesis time: 84.38 sec (Real time) / 83.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.54 sec (Real time) / 1.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 544 8 30 1 498
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 374.957 sec CPU time.
[LOG] Relation determinization time: 376 sec real time.
[LOG] Final circuit size: 568 new AND gates.
[LOG] Size before ABC: 716 AND gates.
[LOG] Size after ABC: 567 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 373.989/375 sec (0.546808/1 sec, 0.602488/0 sec, 1.07462/1 sec, 0.573369/1 sec, 0.469163/0 sec, 0.461341/1 sec, 0.494131/0 sec, 6.73024/7 sec, 8.06641/8 sec, 21.5888/22 sec, 21.1687/21 sec, 26.7936/27 sec, 20.9437/21 sec, 40.7245/41 sec, 23.968/24 sec, 22.2787/22 sec, 21.9216/22 sec, 22.8094/23 sec, 18.3824/18 sec, 18.7104/19 sec, 15.9952/16 sec, 25.9543/26 sec, 24.3031/24 sec, 29.4276/30 sec )
[LOG] Nr of iterations: 433 (3, 2, 29, 8, 8, 14, 7, 38, 42, 45, 29, 7, 2, 1, 22, 7, 6, 11, 6, 33, 39, 42, 26, 6 )
[LOG] Total clause computation time: 25.7442/25 sec (0.275208/0.275208 sec, 0.299653/0.299653 sec, 0.361534/0.361534 sec, 0.332049/0.332049 sec, 0.20233/0.20233 sec, 0.191322/0.191322 sec, 0.167485/0.167485 sec, 0.371161/0.371161 sec, 0.265214/0.265214 sec, 1.16008/1.16008 sec, 0.519134/0.519134 sec, 0.56758/0.56758 sec, 0.232313/0.232313 sec, 18.2277/18.2277 sec, 0.22266/0.22266 sec, 0.234667/0.234667 sec, 0.23469/0.23469 sec, 0.205324/0.205324 sec, 0.160293/0.160293 sec, 0.309142/0.309142 sec, 0.457299/0.457299 sec, 0.355117/0.355117 sec, 0.208541/0.208541 sec, 0.183765/0.183765 sec )
[LOG] Total clause minimization time: 347.796/349 sec (0.253567/0.253567 sec, 0.284713/0.284713 sec, 0.692366/0.692366 sec, 0.221621/0.221621 sec, 0.247417/0.247417 sec, 0.250101/0.250101 sec, 0.307014/0.307014 sec, 6.33377/6.33377 sec, 7.77265/7.77265 sec, 20.394/20.394 sec, 20.6209/20.6209 sec, 26.2036/26.2036 sec, 20.7005/20.7005 sec, 22.483/22.483 sec, 23.73/23.73 sec, 22.0312/22.0312 sec, 21.6764/21.6764 sec, 22.5925/22.5925 sec, 18.2108/18.2108 sec, 18.3831/18.3831 sec, 15.5194/15.5194 sec, 25.5779/25.5779 sec, 24.0781/24.0781 sec, 29.2309/29.2309 sec )
[LOG] Total clause size reduction: 45024 --> 1307 (656 --> 2, 306 --> 1, 7336 --> 82, 1729 --> 15, 1638 --> 13, 2847 --> 31, 1254 --> 8, 7326 --> 129, 7626 --> 165, 7744 --> 206, 4900 --> 69, 1044 --> 12, 2 --> 2, 1 --> 1, 52 --> 51, 15 --> 15, 9 --> 9, 20 --> 20, 8 --> 8, 104 --> 102, 148 --> 138, 187 --> 156, 60 --> 60, 12 --> 12 )
[LOG] Average clause size reduction: 103.982 --> 3.01848 (218.667 --> 0.666667, 153 --> 0.5, 252.966 --> 2.82759, 216.125 --> 1.875, 204.75 --> 1.625, 203.357 --> 2.21429, 179.143 --> 1.14286, 192.789 --> 3.39474, 181.571 --> 3.92857, 172.089 --> 4.57778, 168.966 --> 2.37931, 149.143 --> 1.71429, 1 --> 1, 1 --> 1, 2.36364 --> 2.31818, 2.14286 --> 2.14286, 1.5 --> 1.5, 1.81818 --> 1.81818, 1.33333 --> 1.33333, 3.15152 --> 3.09091, 3.79487 --> 3.53846, 4.45238 --> 3.71429, 2.30769 --> 2.30769, 2 --> 2 )
[LOG] Overall execution time: 374.964 sec CPU time.
[LOG] Overall execution time: 376 sec real time.
Synthesis time: 376.07 sec (Real time) / 373.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.30 sec (Real time) / 6.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 905 9 33 1 852
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 531.087 sec CPU time.
[LOG] Relation determinization time: 533 sec real time.
[LOG] Final circuit size: 797 new AND gates.
[LOG] Size before ABC: 1010 AND gates.
[LOG] Size after ABC: 796 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 529.73/532 sec (0.773038/1 sec, 0.961595/1 sec, 3.14886/3 sec, 0.881994/1 sec, 1.04212/1 sec, 1.02727/1 sec, 0.975878/1 sec, 0.920658/1 sec, 19.2876/20 sec, 28.2863/28 sec, 23.2786/23 sec, 22.3427/23 sec, 29.6296/29 sec, 29.8506/30 sec, 44.8544/45 sec, 27.5424/28 sec, 28.3762/28 sec, 27.4517/28 sec, 28.828/29 sec, 27.1514/27 sec, 25.572/26 sec, 28.1137/28 sec, 23.8019/24 sec, 32.3749/32 sec, 37.5419/38 sec, 35.7141/36 sec )
[LOG] Nr of iterations: 549 (5, 2, 44, 8, 5, 8, 10, 12, 36, 54, 43, 58, 9, 4, 1, 40, 6, 3, 4, 9, 11, 33, 52, 33, 52, 7 )
[LOG] Total clause computation time: 38.4185/42 sec (0.362133/0.362133 sec, 0.460574/0.460574 sec, 0.549116/0.549116 sec, 0.502806/0.502806 sec, 0.530702/0.530702 sec, 0.511757/0.511757 sec, 0.462976/0.462976 sec, 0.467335/0.467335 sec, 0.656376/0.656376 sec, 0.573365/0.573365 sec, 0.85905/0.85905 sec, 1.14278/1.14278 sec, 2.10901/2.10901 sec, 0.612975/0.612975 sec, 20.0926/20.0926 sec, 0.314568/0.314568 sec, 0.608213/0.608213 sec, 0.384785/0.384785 sec, 0.326435/0.326435 sec, 0.326523/0.326523 sec, 0.384994/0.384994 sec, 1.40383/1.40383 sec, 1.09748/1.09748 sec, 0.397465/0.397465 sec, 1.55003/1.55003 sec, 1.73069/1.73069 sec )
[LOG] Total clause minimization time: 490.614/490 sec (0.386546/0.386546 sec, 0.475175/0.475175 sec, 2.56377/2.56377 sec, 0.34836/0.34836 sec, 0.484422/0.484422 sec, 0.485797/0.485797 sec, 0.48523/0.48523 sec, 0.424165/0.424165 sec, 18.5942/18.5942 sec, 27.6711/27.6711 sec, 22.3763/22.3763 sec, 21.1486/21.1486 sec, 27.486/27.486 sec, 29.2227/29.2227 sec, 24.7433/24.7433 sec, 27.2023/27.2023 sec, 27.7482/27.7482 sec, 27.0504/27.0504 sec, 28.486/28.486 sec, 26.8088/26.8088 sec, 25.1716/25.1716 sec, 26.6873/26.6873 sec, 22.6777/22.6777 sec, 31.956/31.956 sec, 35.9625/35.9625 sec, 33.9676/33.9676 sec )
[LOG] Total clause size reduction: 63149 --> 1953 (1484 --> 4, 345 --> 1, 12384 --> 136, 1946 --> 17, 1056 --> 7, 1750 --> 16, 2133 --> 12, 2508 --> 20, 7560 --> 154, 10706 --> 251, 8022 --> 182, 10830 --> 281, 1512 --> 21, 4 --> 4, 1 --> 1, 112 --> 111, 12 --> 11, 4 --> 4, 5 --> 5, 12 --> 12, 20 --> 19, 136 --> 133, 242 --> 219, 112 --> 96, 237 --> 220, 16 --> 16 )
[LOG] Average clause size reduction: 115.026 --> 3.55738 (296.8 --> 0.8, 172.5 --> 0.5, 281.455 --> 3.09091, 243.25 --> 2.125, 211.2 --> 1.4, 218.75 --> 2, 213.3 --> 1.2, 209 --> 1.66667, 210 --> 4.27778, 198.259 --> 4.64815, 186.558 --> 4.23256, 186.724 --> 4.84483, 168 --> 2.33333, 1 --> 1, 1 --> 1, 2.8 --> 2.775, 2 --> 1.83333, 1.33333 --> 1.33333, 1.25 --> 1.25, 1.33333 --> 1.33333, 1.81818 --> 1.72727, 4.12121 --> 4.0303, 4.65385 --> 4.21154, 3.39394 --> 2.90909, 4.55769 --> 4.23077, 2.28571 --> 2.28571 )
[LOG] Overall execution time: 531.096 sec CPU time.
[LOG] Overall execution time: 533 sec real time.
Synthesis time: 532.64 sec (Real time) / 527.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.08 sec (Real time) / 7.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1177 10 35 1 1120
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 716.921 sec CPU time.
[LOG] Relation determinization time: 719 sec real time.
[LOG] Final circuit size: 1119 new AND gates.
[LOG] Size before ABC: 1399 AND gates.
[LOG] Size after ABC: 1117 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 715.222/717 sec (0.900496/1 sec, 1.05399/1 sec, 1.87833/2 sec, 1.06691/1 sec, 9.70077/9 sec, 0.97609/1 sec, 1.07382/2 sec, 0.89732/0 sec, 28.5461/29 sec, 20.5015/21 sec, 25.0471/25 sec, 17.339/17 sec, 17.5731/18 sec, 30.7595/31 sec, 46.0913/46 sec, 45.7642/46 sec, 36.5329/36 sec, 38.482/39 sec, 57.007/57 sec, 68.2548/68 sec, 29.6391/30 sec, 57.9903/58 sec, 31.3717/32 sec, 26.8684/27 sec, 24.5837/24 sec, 29.5843/30 sec, 33.4665/33 sec, 32.2724/33 sec )
[LOG] Nr of iterations: 714 (2, 5, 40, 8, 5, 10, 17, 4, 49, 8, 49, 95, 78, 12, 1, 1, 30, 7, 4, 9, 14, 3, 45, 7, 47, 79, 76, 9 )
[LOG] Total clause computation time: 56.6416/55 sec (0.440724/0.440724 sec, 0.485466/0.485466 sec, 0.554836/0.554836 sec, 0.560879/0.560879 sec, 0.469551/0.469551 sec, 0.448768/0.448768 sec, 0.517982/0.517982 sec, 0.329389/0.329389 sec, 0.651225/0.651225 sec, 0.427475/0.427475 sec, 0.836977/0.836977 sec, 2.07642/2.07642 sec, 1.97911/1.97911 sec, 3.21155/3.21155 sec, 10.9339/10.9339 sec, 16.9761/16.9761 sec, 0.526647/0.526647 sec, 0.615701/0.615701 sec, 1.42535/1.42535 sec, 0.486342/0.486342 sec, 1.15235/1.15235 sec, 1.66945/1.66945 sec, 1.93693/1.93693 sec, 0.339961/0.339961 sec, 1.70111/1.70111 sec, 1.52962/1.52962 sec, 1.92809/1.92809 sec, 2.42972/2.42972 sec )
[LOG] Total clause minimization time: 657.657/660 sec (0.433179/0.433179 sec, 0.54105/0.54105 sec, 1.29302/1.29302 sec, 0.477747/0.477747 sec, 9.20191/9.20191 sec, 0.498177/0.498177 sec, 0.525832/0.525832 sec, 0.538932/0.538932 sec, 27.8585/27.8585 sec, 20.0411/20.0411 sec, 24.1676/24.1676 sec, 15.186/15.186 sec, 15.5178/15.5178 sec, 27.5019/27.5019 sec, 35.1379/35.1379 sec, 28.7702/28.7702 sec, 35.9789/35.9789 sec, 37.848/37.848 sec, 55.5604/55.5604 sec, 67.7426/67.7426 sec, 28.4584/28.4584 sec, 56.2905/56.2905 sec, 29.4033/29.4033 sec, 26.5076/26.5076 sec, 22.8482/22.8482 sec, 28.011/28.011 sec, 31.4969/31.4969 sec, 29.82/29.82 sec )
[LOG] Total clause size reduction: 86626 --> 2781 (413 --> 1, 1532 --> 13, 12324 --> 118, 2142 --> 13, 1168 --> 5, 2475 --> 13, 4192 --> 38, 744 --> 4, 11328 --> 203, 1589 --> 9, 10368 --> 231, 19176 --> 497, 15631 --> 390, 2222 --> 34, 1 --> 1, 1 --> 1, 76 --> 72, 13 --> 13, 5 --> 5, 13 --> 13, 25 --> 25, 4 --> 4, 175 --> 174, 9 --> 9, 222 --> 202, 373 --> 320, 379 --> 347, 26 --> 26 )
[LOG] Average clause size reduction: 121.325 --> 3.89496 (206.5 --> 0.5, 306.4 --> 2.6, 308.1 --> 2.95, 267.75 --> 1.625, 233.6 --> 1, 247.5 --> 1.3, 246.588 --> 2.23529, 186 --> 1, 231.184 --> 4.14286, 198.625 --> 1.125, 211.592 --> 4.71429, 201.853 --> 5.23158, 200.397 --> 5, 185.167 --> 2.83333, 1 --> 1, 1 --> 1, 2.53333 --> 2.4, 1.85714 --> 1.85714, 1.25 --> 1.25, 1.44444 --> 1.44444, 1.78571 --> 1.78571, 1.33333 --> 1.33333, 3.88889 --> 3.86667, 1.28571 --> 1.28571, 4.7234 --> 4.29787, 4.72152 --> 4.05063, 4.98684 --> 4.56579, 2.88889 --> 2.88889 )
[LOG] Overall execution time: 716.931 sec CPU time.
[LOG] Overall execution time: 719 sec real time.
Synthesis time: 718.82 sec (Real time) / 711.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 21.12 sec (Real time) / 20.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1540 11 37 1 1480
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 1130.36 sec CPU time.
[LOG] Relation determinization time: 1133 sec real time.
[LOG] Final circuit size: 935 new AND gates.
[LOG] Size before ABC: 1132 AND gates.
[LOG] Size after ABC: 934 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1124.16/1126 sec (1.81139/1 sec, 1.95689/1 sec, 1.94003/2 sec, 20.3582/21 sec, 24.6831/25 sec, 2.00758/2 sec, 15.2213/15 sec, 19.7944/20 sec, 33.4373/33 sec, 18.3265/19 sec, 47.3694/47 sec, 17.4897/18 sec, 26.8199/27 sec, 44.2358/44 sec, 27.2415/27 sec, 45.4712/46 sec, 51.0074/51 sec, 46.1918/46 sec, 56.9632/57 sec, 34.5243/35 sec, 38.9762/39 sec, 37.3498/37 sec, 37.699/38 sec, 67.8782/68 sec, 40.952/41 sec, 66.0896/67 sec, 43.8153/44 sec, 61.292/61 sec, 68.1784/68 sec, 125.077/126 sec )
[LOG] Nr of iterations: 666 (2, 4, 30, 6, 8, 11, 10, 11, 49, 11, 47, 7, 70, 53, 37, 1, 2, 20, 5, 6, 10, 9, 10, 46, 8, 46, 6, 61, 46, 34 )
[LOG] Total clause computation time: 114.192/110 sec (0.721936/0.721936 sec, 1.17778/1.17778 sec, 1.00788/1.00788 sec, 0.757809/0.757809 sec, 0.756761/0.756761 sec, 0.873668/0.873668 sec, 0.657452/0.657452 sec, 0.746131/0.746131 sec, 1.95436/1.95436 sec, 0.709391/0.709391 sec, 2.66447/2.66447 sec, 0.84936/0.84936 sec, 3.9015/3.9015 sec, 4.02548/4.02548 sec, 2.13313/2.13313 sec, 15.7937/15.7937 sec, 27.1065/27.1065 sec, 1.19493/1.19493 sec, 1.20299/1.20299 sec, 0.871437/0.871437 sec, 1.23281/1.23281 sec, 0.546716/0.546716 sec, 0.804579/0.804579 sec, 29.4788/29.4788 sec, 1.02279/1.02279 sec, 5.50839/5.50839 sec, 0.683683/0.683683 sec, 1.83675/1.83675 sec, 2.67592/2.67592 sec, 1.29469/1.29469 sec )
[LOG] Total clause minimization time: 1007.78/1011 sec (1.02701/1.02701 sec, 0.7053/0.7053 sec, 0.847594/0.847594 sec, 19.5216/19.5216 sec, 23.8491/23.8491 sec, 1.05189/1.05189 sec, 14.4889/14.4889 sec, 18.9634/18.9634 sec, 31.387/31.387 sec, 17.5338/17.5338 sec, 44.6175/44.6175 sec, 16.5538/16.5538 sec, 22.7909/22.7909 sec, 40.0852/40.0852 sec, 24.994/24.994 sec, 29.636/29.636 sec, 23.8584/23.8584 sec, 44.9366/44.9366 sec, 55.7145/55.7145 sec, 33.6015/33.6015 sec, 37.6936/37.6936 sec, 36.7497/36.7497 sec, 36.8426/36.8426 sec, 38.3366/38.3366 sec, 39.8799/39.8799 sec, 60.5128/60.5128 sec, 43.0837/43.0837 sec, 59.3738/59.3738 sec, 65.4268/65.4268 sec, 123.713/123.713 sec )
[LOG] Total clause size reduction: 91429 --> 2210 (463 --> 1, 1287 --> 7, 10498 --> 84, 1750 --> 6, 2373 --> 16, 3210 --> 32, 2772 --> 10, 2920 --> 21, 13488 --> 225, 2670 --> 23, 11684 --> 187, 1452 --> 7, 15801 --> 329, 11856 --> 211, 8172 --> 105, 1 --> 1, 2 --> 2, 45 --> 44, 6 --> 6, 8 --> 8, 32 --> 32, 10 --> 10, 21 --> 21, 202 --> 196, 9 --> 9, 187 --> 177, 7 --> 7, 257 --> 214, 157 --> 130, 89 --> 89 )
[LOG] Average clause size reduction: 137.281 --> 3.31832 (231.5 --> 0.5, 321.75 --> 1.75, 349.933 --> 2.8, 291.667 --> 1, 296.625 --> 2, 291.818 --> 2.90909, 277.2 --> 1, 265.455 --> 1.90909, 275.265 --> 4.59184, 242.727 --> 2.09091, 248.596 --> 3.97872, 207.429 --> 1, 225.729 --> 4.7, 223.698 --> 3.98113, 220.865 --> 2.83784, 1 --> 1, 1 --> 1, 2.25 --> 2.2, 1.2 --> 1.2, 1.33333 --> 1.33333, 3.2 --> 3.2, 1.11111 --> 1.11111, 2.1 --> 2.1, 4.3913 --> 4.26087, 1.125 --> 1.125, 4.06522 --> 3.84783, 1.16667 --> 1.16667, 4.21311 --> 3.5082, 3.41304 --> 2.82609, 2.61765 --> 2.61765 )
[LOG] Overall execution time: 1130.38 sec CPU time.
[LOG] Overall execution time: 1133 sec real time.
Synthesis time: 1133.35 sec (Real time) / 1121.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 11.75 sec (Real time) / 11.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1407 12 40 1 1341
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 1096.08 sec CPU time.
[LOG] Relation determinization time: 1099 sec real time.
[LOG] Final circuit size: 997 new AND gates.
[LOG] Size before ABC: 1240 AND gates.
[LOG] Size after ABC: 996 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1093.95/1097 sec (1.05814/1 sec, 1.12816/1 sec, 2.67996/3 sec, 1.35624/1 sec, 8.29889/9 sec, 9.71517/10 sec, 29.9449/30 sec, 9.60238/9 sec, 33.8361/34 sec, 9.21983/9 sec, 18.4056/19 sec, 9.90931/10 sec, 11.2813/11 sec, 59.8236/60 sec, 49.9826/50 sec, 34.8293/35 sec, 49.8752/50 sec, 57.6999/58 sec, 73.9255/74 sec, 32.7311/33 sec, 38.1426/38 sec, 35.8825/36 sec, 41.1928/41 sec, 39.5174/40 sec, 31.9975/32 sec, 36.7792/37 sec, 37.7985/38 sec, 53.5138/53 sec, 37.4718/38 sec, 44.9124/45 sec, 59.2361/59 sec, 33.6063/34 sec, 32.1117/32 sec, 66.4879/67 sec )
[LOG] Nr of iterations: 761 (3, 2, 20, 8, 9, 10, 14, 14, 58, 15, 51, 18, 13, 79, 45, 26, 16, 2, 1, 18, 7, 8, 7, 10, 13, 53, 10, 49, 16, 12, 75, 39, 25, 15 )
[LOG] Total clause computation time: 137.411/139 sec (0.486291/0.486291 sec, 0.578304/0.578304 sec, 0.706103/0.706103 sec, 0.69442/0.69442 sec, 0.619854/0.619854 sec, 0.601499/0.601499 sec, 29.0184/29.0184 sec, 0.57561/0.57561 sec, 0.842277/0.842277 sec, 0.658089/0.658089 sec, 0.839562/0.839562 sec, 0.472769/0.472769 sec, 0.455766/0.455766 sec, 5.32392/5.32392 sec, 2.33551/2.33551 sec, 1.87533/1.87533 sec, 1.90481/1.90481 sec, 0.942002/0.942002 sec, 21.8908/21.8908 sec, 2.061/2.061 sec, 0.677008/0.677008 sec, 1.06477/1.06477 sec, 0.579215/0.579215 sec, 1.19384/1.19384 sec, 0.514699/0.514699 sec, 7.7922/7.7922 sec, 1.10022/1.10022 sec, 27.4062/27.4062 sec, 0.436675/0.436675 sec, 1.01261/1.01261 sec, 17.7129/17.7129 sec, 1.48169/1.48169 sec, 1.56987/1.56987 sec, 1.98671/1.98671 sec )
[LOG] Total clause minimization time: 955.139/956 sec (0.536304/0.536304 sec, 0.510228/0.510228 sec, 1.93735/1.93735 sec, 0.621709/0.621709 sec, 7.63268/7.63268 sec, 9.06903/9.06903 sec, 0.883987/0.883987 sec, 8.97715/8.97715 sec, 32.9355/32.9355 sec, 8.51076/8.51076 sec, 17.5017/17.5017 sec, 9.39061/9.39061 sec, 10.7855/10.7855 sec, 54.424/54.424 sec, 47.5881/47.5881 sec, 32.9004/32.9004 sec, 47.9211/47.9211 sec, 56.737/56.737 sec, 52.0084/52.0084 sec, 30.6381/30.6381 sec, 37.4372/37.4372 sec, 34.7913/34.7913 sec, 40.5863/40.5863 sec, 38.2936/38.2936 sec, 31.4517/31.4517 sec, 28.9449/28.9449 sec, 36.6641/36.6641 sec, 26.0649/26.0649 sec, 37.0016/37.0016 sec, 43.8694/43.8694 sec, 41.4655/41.4655 sec, 32.0872/32.0872 sec, 30.5038/30.5038 sec, 64.4677/64.4677 sec )
[LOG] Total clause size reduction: 114154 --> 2383 (1052 --> 2, 488 --> 1, 7999 --> 46, 2821 --> 11, 3080 --> 12, 3303 --> 13, 4589 --> 20, 4355 --> 15, 18468 --> 264, 4340 --> 20, 14800 --> 199, 4726 --> 20, 3216 --> 14, 19188 --> 458, 10780 --> 175, 6100 --> 64, 3645 --> 30, 2 --> 2, 1 --> 1, 41 --> 41, 11 --> 11, 12 --> 12, 8 --> 8, 12 --> 12, 15 --> 15, 221 --> 179, 12 --> 12, 189 --> 179, 17 --> 17, 14 --> 13, 419 --> 306, 136 --> 117, 64 --> 64, 30 --> 30 )
[LOG] Average clause size reduction: 150.005 --> 3.13141 (350.667 --> 0.666667, 244 --> 0.5, 399.95 --> 2.3, 352.625 --> 1.375, 342.222 --> 1.33333, 330.3 --> 1.3, 327.786 --> 1.42857, 311.071 --> 1.07143, 318.414 --> 4.55172, 289.333 --> 1.33333, 290.196 --> 3.90196, 262.556 --> 1.11111, 247.385 --> 1.07692, 242.886 --> 5.79747, 239.556 --> 3.88889, 234.615 --> 2.46154, 227.812 --> 1.875, 1 --> 1, 1 --> 1, 2.27778 --> 2.27778, 1.57143 --> 1.57143, 1.5 --> 1.5, 1.14286 --> 1.14286, 1.2 --> 1.2, 1.15385 --> 1.15385, 4.16981 --> 3.37736, 1.2 --> 1.2, 3.85714 --> 3.65306, 1.0625 --> 1.0625, 1.16667 --> 1.08333, 5.58667 --> 4.08, 3.48718 --> 3, 2.56 --> 2.56, 2 --> 2 )
[LOG] Overall execution time: 1096.09 sec CPU time.
[LOG] Overall execution time: 1099 sec real time.
Synthesis time: 1098.95 sec (Real time) / 1088.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 22.24 sec (Real time) / 22.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1532 13 43 1 1460
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 1246.61 sec CPU time.
[LOG] Relation determinization time: 1250 sec real time.
[LOG] Final circuit size: 1223 new AND gates.
[LOG] Size before ABC: 1546 AND gates.
[LOG] Size after ABC: 1222 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1243.71/1247 sec (1.38503/1 sec, 1.33634/1 sec, 1.46628/2 sec, 8.66562/9 sec, 13.123/13 sec, 4.63009/4 sec, 8.46431/9 sec, 5.94898/6 sec, 16.87/17 sec, 1.81809/2 sec, 16.3762/16 sec, 10.1673/10 sec, 15.4933/16 sec, 9.30725/9 sec, 47.2804/47 sec, 39.3153/40 sec, 61.4576/62 sec, 52.4204/52 sec, 47.0042/47 sec, 51.0862/51 sec, 61.176/62 sec, 48.9079/49 sec, 59.3842/59 sec, 45.3273/46 sec, 45.3545/45 sec, 51.1101/51 sec, 39.6906/40 sec, 45.8325/46 sec, 46.5751/47 sec, 36.2424/36 sec, 50.4001/51 sec, 47.6556/48 sec, 57.6715/57 sec, 80.4018/81 sec, 51.0209/51 sec, 63.3444/64 sec )
[LOG] Nr of iterations: 870 (2, 7, 27, 10, 6, 8, 7, 15, 57, 17, 59, 10, 14, 19, 89, 61, 38, 13, 1, 6, 26, 6, 5, 6, 6, 14, 55, 15, 57, 8, 13, 16, 73, 59, 33, 12 )
[LOG] Total clause computation time: 105.835/105 sec (0.642927/0.642927 sec, 0.708019/0.708019 sec, 0.802711/0.802711 sec, 0.804273/0.804273 sec, 0.646239/0.646239 sec, 0.806934/0.806934 sec, 0.663178/0.663178 sec, 0.557374/0.557374 sec, 1.01052/1.01052 sec, 0.933399/0.933399 sec, 0.953734/0.953734 sec, 0.531682/0.531682 sec, 0.591202/0.591202 sec, 0.61042/0.61042 sec, 2.85212/2.85212 sec, 7.38292/7.38292 sec, 2.32958/2.32958 sec, 3.61809/3.61809 sec, 15.958/15.958 sec, 14.4592/14.4592 sec, 1.25397/1.25397 sec, 0.753232/0.753232 sec, 0.795242/0.795242 sec, 0.759995/0.759995 sec, 1.88219/1.88219 sec, 1.18562/1.18562 sec, 1.86409/1.86409 sec, 1.07674/1.07674 sec, 4.97254/4.97254 sec, 0.865721/0.865721 sec, 0.974654/0.974654 sec, 0.994758/0.994758 sec, 1.65367/1.65367 sec, 25.8991/25.8991 sec, 1.37334/1.37334 sec, 2.66797/2.66797 sec )
[LOG] Total clause minimization time: 1135.95/1139 sec (0.695715/0.695715 sec, 0.578545/0.578545 sec, 0.605146/0.605146 sec, 7.80758/7.80758 sec, 12.4167/12.4167 sec, 3.75801/3.75801 sec, 7.74238/7.74238 sec, 5.3322/5.3322 sec, 15.7777/15.7777 sec, 0.828892/0.828892 sec, 15.3356/15.3356 sec, 9.57239/9.57239 sec, 14.8382/14.8382 sec, 8.62845/8.62845 sec, 44.3221/44.3221 sec, 31.8254/31.8254 sec, 59.041/59.041 sec, 48.7272/48.7272 sec, 31.0189/31.0189 sec, 36.5922/36.5922 sec, 59.8867/59.8867 sec, 48.1204/48.1204 sec, 58.5574/58.5574 sec, 44.5364/44.5364 sec, 43.4417/43.4417 sec, 49.8905/49.8905 sec, 37.7807/37.7807 sec, 44.7164/44.7164 sec, 41.5577/41.5577 sec, 35.3423/35.3423 sec, 49.3947/49.3947 sec, 46.6273/46.6273 sec, 55.9582/55.9582 sec, 54.4495/54.4495 sec, 49.6097/49.6097 sec, 60.64/60.64 sec )
[LOG] Total clause size reduction: 140228 --> 2950 (561 --> 1, 3114 --> 8, 11700 --> 76, 3915 --> 17, 2105 --> 8, 2814 --> 9, 2322 --> 9, 5180 --> 17, 19880 --> 238, 5472 --> 30, 18966 --> 245, 2781 --> 16, 3822 --> 18, 5094 --> 25, 22880 --> 496, 15540 --> 315, 9546 --> 101, 3084 --> 36, 1 --> 1, 8 --> 8, 76 --> 75, 8 --> 8, 8 --> 7, 7 --> 7, 9 --> 8, 17 --> 16, 224 --> 198, 23 --> 23, 233 --> 224, 11 --> 10, 18 --> 17, 21 --> 21, 370 --> 281, 303 --> 267, 79 --> 78, 36 --> 36 )
[LOG] Average clause size reduction: 161.182 --> 3.3908 (280.5 --> 0.5, 444.857 --> 1.14286, 433.333 --> 2.81481, 391.5 --> 1.7, 350.833 --> 1.33333, 351.75 --> 1.125, 331.714 --> 1.28571, 345.333 --> 1.13333, 348.772 --> 4.17544, 321.882 --> 1.76471, 321.458 --> 4.15254, 278.1 --> 1.6, 273 --> 1.28571, 268.105 --> 1.31579, 257.079 --> 5.57303, 254.754 --> 5.16393, 251.211 --> 2.65789, 237.231 --> 2.76923, 1 --> 1, 1.33333 --> 1.33333, 2.92308 --> 2.88462, 1.33333 --> 1.33333, 1.6 --> 1.4, 1.16667 --> 1.16667, 1.5 --> 1.33333, 1.21429 --> 1.14286, 4.07273 --> 3.6, 1.53333 --> 1.53333, 4.08772 --> 3.92982, 1.375 --> 1.25, 1.38462 --> 1.30769, 1.3125 --> 1.3125, 5.06849 --> 3.84932, 5.13559 --> 4.52542, 2.39394 --> 2.36364, 3 --> 3 )
[LOG] Overall execution time: 1246.62 sec CPU time.
[LOG] Overall execution time: 1250 sec real time.
Synthesis time: 1250.01 sec (Real time) / 1234.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 25.53 sec (Real time) / 25.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1793 14 45 1 1717
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 1230.93 sec CPU time.
[LOG] Relation determinization time: 1234 sec real time.
[LOG] Final circuit size: 783 new AND gates.
[LOG] Size before ABC: 949 AND gates.
[LOG] Size after ABC: 782 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1227.42/1230 sec (14.6385/14 sec, 2.63341/3 sec, 1.40771/1 sec, 2.11557/3 sec, 25.1713/25 sec, 11.6858/12 sec, 13.8251/13 sec, 12.1491/13 sec, 13.9126/14 sec, 12.2568/12 sec, 13.7806/14 sec, 16.5865/16 sec, 10.4123/11 sec, 15.8557/16 sec, 16.0153/16 sec, 13.3019/13 sec, 15.2429/15 sec, 52.8355/53 sec, 68.0073/69 sec, 54.589/54 sec, 51.2589/52 sec, 34.7583/35 sec, 41.2266/41 sec, 32.1278/32 sec, 47.2017/47 sec, 43.5682/44 sec, 35.9575/36 sec, 47.5736/48 sec, 42.2163/42 sec, 48.658/49 sec, 46.2783/46 sec, 66.3686/67 sec, 49.6603/50 sec, 53.186/53 sec, 37.5289/38 sec, 33.2738/33 sec, 66.5299/67 sec, 63.6277/63 sec )
[LOG] Nr of iterations: 623 (11, 4, 3, 38, 23, 10, 10, 9, 18, 14, 11, 16, 20, 13, 12, 13, 86, 18, 14, 7, 3, 1, 33, 11, 8, 6, 8, 15, 11, 8, 14, 17, 9, 11, 12, 76, 17, 13 )
[LOG] Total clause computation time: 212.086/213 sec (13.6796/13.6796 sec, 1.68218/1.68218 sec, 0.600463/0.600463 sec, 0.863854/0.863854 sec, 0.826989/0.826989 sec, 0.861552/0.861552 sec, 0.851345/0.851345 sec, 0.867114/0.867114 sec, 0.862273/0.862273 sec, 0.817676/0.817676 sec, 0.78289/0.78289 sec, 0.823662/0.823662 sec, 0.774324/0.774324 sec, 0.984523/0.984523 sec, 0.748678/0.748678 sec, 0.840017/0.840017 sec, 1.35924/1.35924 sec, 18.4109/18.4109 sec, 22.5313/22.5313 sec, 40.9682/40.9682 sec, 31.2887/31.2887 sec, 2.66043/2.66043 sec, 3.09408/3.09408 sec, 1.79768/1.79768 sec, 3.13997/3.13997 sec, 1.42356/1.42356 sec, 1.57124/1.57124 sec, 2.04542/2.04542 sec, 1.01837/1.01837 sec, 1.39676/1.39676 sec, 0.720642/0.720642 sec, 0.806564/0.806564 sec, 0.612159/0.612159 sec, 0.52184/0.52184 sec, 0.881458/0.881458 sec, 1.66816/1.66816 sec, 24.7947/24.7947 sec, 22.5071/22.5071 sec )
[LOG] Total clause minimization time: 1013.31/1015 sec (0.90642/0.90642 sec, 0.891964/0.891964 sec, 0.750834/0.750834 sec, 1.18074/1.18074 sec, 24.281/24.281 sec, 10.7599/10.7599 sec, 12.9105/12.9105 sec, 11.2185/11.2185 sec, 12.985/12.985 sec, 11.369/11.369 sec, 12.9357/12.9357 sec, 15.6968/15.6968 sec, 9.57199/9.57199 sec, 14.8048/14.8048 sec, 15.2014/15.2014 sec, 12.3951/12.3951 sec, 13.794/13.794 sec, 34.3546/34.3546 sec, 45.3961/45.3961 sec, 13.5884/13.5884 sec, 19.9303/19.9303 sec, 32.0653/32.0653 sec, 38.0866/38.0866 sec, 30.2921/30.2921 sec, 44.0187/44.0187 sec, 42.1036/42.1036 sec, 34.3449/34.3449 sec, 45.4906/45.4906 sec, 41.1592/41.1592 sec, 47.2231/47.2231 sec, 45.5159/45.5159 sec, 65.5243/65.5243 sec, 49.0047/49.0047 sec, 52.6267/52.6267 sec, 36.6056/36.6056 sec, 31.5529/31.5529 sec, 41.6914/41.6914 sec, 41.0802/41.0802 sec )
[LOG] Total clause size reduction: 115970 --> 1667 (5340 --> 16, 1599 --> 3, 1054 --> 3, 18611 --> 129, 10648 --> 98, 3735 --> 12, 3636 --> 18, 3120 --> 12, 6375 --> 27, 4693 --> 38, 3460 --> 29, 4995 --> 27, 6042 --> 36, 3624 --> 39, 3168 --> 25, 3348 --> 22, 23630 --> 329, 4641 --> 66, 3536 --> 44, 7 --> 7, 3 --> 3, 1 --> 1, 104 --> 97, 28 --> 27, 10 --> 10, 8 --> 8, 12 --> 12, 21 --> 21, 21 --> 21, 15 --> 15, 20 --> 20, 24 --> 24, 21 --> 21, 25 --> 25, 22 --> 22, 263 --> 263, 66 --> 53, 44 --> 44 )
[LOG] Average clause size reduction: 186.148 --> 2.67576 (485.455 --> 1.45455, 399.75 --> 0.75, 351.333 --> 1, 489.763 --> 3.39474, 462.957 --> 4.26087, 373.5 --> 1.2, 363.6 --> 1.8, 346.667 --> 1.33333, 354.167 --> 1.5, 335.214 --> 2.71429, 314.545 --> 2.63636, 312.188 --> 1.6875, 302.1 --> 1.8, 278.769 --> 3, 264 --> 2.08333, 257.538 --> 1.69231, 274.767 --> 3.82558, 257.833 --> 3.66667, 252.571 --> 3.14286, 1 --> 1, 1 --> 1, 1 --> 1, 3.15152 --> 2.93939, 2.54545 --> 2.45455, 1.25 --> 1.25, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.4 --> 1.4, 1.90909 --> 1.90909, 1.875 --> 1.875, 1.42857 --> 1.42857, 1.41176 --> 1.41176, 2.33333 --> 2.33333, 2.27273 --> 2.27273, 1.83333 --> 1.83333, 3.46053 --> 3.46053, 3.88235 --> 3.11765, 3.38462 --> 3.38462 )
[LOG] Overall execution time: 1230.95 sec CPU time.
[LOG] Overall execution time: 1235 sec real time.
Synthesis time: 1234.26 sec (Real time) / 1222.09 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.32 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.40 sec (Real time) / 10.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1394 15 47 1 1314
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 1417.47 sec CPU time.
[LOG] Relation determinization time: 1421 sec real time.
[LOG] Final circuit size: 1048 new AND gates.
[LOG] Size before ABC: 1253 AND gates.
[LOG] Size after ABC: 1048 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1414.78/1418 sec (2.06866/2 sec, 1.72419/2 sec, 1.23797/1 sec, 1.94324/2 sec, 11.3656/11 sec, 5.63486/6 sec, 5.82401/6 sec, 6.47707/6 sec, 7.98/8 sec, 5.00089/5 sec, 13.0683/14 sec, 10.0388/10 sec, 8.01741/8 sec, 9.95075/10 sec, 16.4071/16 sec, 13.1944/13 sec, 6.2437/7 sec, 17.1749/17 sec, 71.8819/72 sec, 104.235/104 sec, 52.5886/53 sec, 66.2102/67 sec, 49.282/49 sec, 52.4879/53 sec, 48.764/48 sec, 70.096/71 sec, 56.5777/56 sec, 46.6561/47 sec, 71.2068/72 sec, 52.3371/52 sec, 46.87/47 sec, 54.7194/55 sec, 49.5057/49 sec, 38.1778/39 sec, 40.1133/40 sec, 40.1907/40 sec, 33.007/33 sec, 66.9625/68 sec, 66.112/66 sec, 93.4499/93 sec )
[LOG] Nr of iterations: 779 (8, 7, 5, 40, 23, 13, 9, 11, 8, 9, 18, 13, 14, 19, 11, 7, 86, 52, 18, 49, 6, 6, 4, 29, 15, 11, 8, 10, 7, 8, 16, 12, 11, 13, 9, 5, 76, 49, 17, 47 )
[LOG] Total clause computation time: 209.184/214 sec (1.15297/1.15297 sec, 0.920263/0.920263 sec, 0.337686/0.337686 sec, 0.78268/0.78268 sec, 0.952681/0.952681 sec, 0.727243/0.727243 sec, 0.655028/0.655028 sec, 0.74832/0.74832 sec, 0.706117/0.706117 sec, 0.711169/0.711169 sec, 0.69303/0.69303 sec, 0.733138/0.733138 sec, 0.698618/0.698618 sec, 0.659061/0.659061 sec, 0.624832/0.624832 sec, 0.661641/0.661641 sec, 1.56335/1.56335 sec, 0.638384/0.638384 sec, 20.9008/20.9008 sec, 3.91637/3.91637 sec, 42.9656/42.9656 sec, 53.622/53.622 sec, 1.17529/1.17529 sec, 17.7197/17.7197 sec, 2.1168/2.1168 sec, 1.39031/1.39031 sec, 1.20769/1.20769 sec, 0.394333/0.394333 sec, 1.073/1.073 sec, 0.884751/0.884751 sec, 1.1424/1.1424 sec, 0.420516/0.420516 sec, 0.433634/0.433634 sec, 0.609443/0.609443 sec, 0.875345/0.875345 sec, 1.13434/1.13434 sec, 1.67769/1.67769 sec, 0.797518/0.797518 sec, 22.3012/22.3012 sec, 18.4593/18.4593 sec )
[LOG] Total clause minimization time: 1203.77/1202 sec (0.872324/0.872324 sec, 0.747431/0.747431 sec, 0.847996/0.847996 sec, 1.0926/1.0926 sec, 10.3549/10.3549 sec, 4.8523/4.8523 sec, 5.13223/5.13223 sec, 5.67727/5.67727 sec, 7.22069/7.22069 sec, 4.23624/4.23624 sec, 12.3173/12.3173 sec, 9.24476/9.24476 sec, 7.26332/7.26332 sec, 9.24251/9.24251 sec, 15.7277/15.7277 sec, 12.4765/12.4765 sec, 4.58854/4.58854 sec, 16.4674/16.4674 sec, 50.9139/50.9139 sec, 100.242/100.242 sec, 9.59551/9.59551 sec, 12.5555/12.5555 sec, 48.0821/48.0821 sec, 34.7318/34.7318 sec, 46.6147/46.6147 sec, 68.6741/68.6741 sec, 55.3426/55.3426 sec, 46.2307/46.2307 sec, 70.1029/70.1029 sec, 51.4207/51.4207 sec, 45.6967/45.6967 sec, 54.2683/54.2683 sec, 49.0456/49.0456 sec, 37.5374/37.5374 sec, 39.2074/39.2074 sec, 39.0249/39.0249 sec, 31.2785/31.2785 sec, 66.1225/66.1225 sec, 43.7783/43.7783 sec, 74.9459/74.9459 sec )
[LOG] Total clause size reduction: 146665 --> 2269 (3934 --> 8, 3366 --> 8, 2220 --> 4, 20748 --> 163, 11374 --> 95, 5316 --> 19, 3440 --> 11, 4170 --> 16, 2807 --> 10, 3096 --> 13, 6341 --> 35, 4332 --> 24, 4485 --> 29, 5994 --> 62, 3170 --> 32, 1818 --> 17, 25670 --> 331, 14841 --> 174, 4862 --> 65, 13680 --> 176, 6 --> 6, 8 --> 8, 4 --> 4, 90 --> 88, 37 --> 35, 16 --> 16, 11 --> 11, 16 --> 16, 10 --> 10, 13 --> 13, 28 --> 28, 24 --> 24, 20 --> 20, 27 --> 27, 24 --> 24, 11 --> 11, 265 --> 251, 157 --> 156, 65 --> 60, 169 --> 169 )
[LOG] Average clause size reduction: 188.273 --> 2.91271 (491.75 --> 1, 480.857 --> 1.14286, 444 --> 0.8, 518.7 --> 4.075, 494.522 --> 4.13043, 408.923 --> 1.46154, 382.222 --> 1.22222, 379.091 --> 1.45455, 350.875 --> 1.25, 344 --> 1.44444, 352.278 --> 1.94444, 333.231 --> 1.84615, 320.357 --> 2.07143, 315.474 --> 3.26316, 288.182 --> 2.90909, 259.714 --> 2.42857, 298.488 --> 3.84884, 285.404 --> 3.34615, 270.111 --> 3.61111, 279.184 --> 3.59184, 1 --> 1, 1.33333 --> 1.33333, 1 --> 1, 3.10345 --> 3.03448, 2.46667 --> 2.33333, 1.45455 --> 1.45455, 1.375 --> 1.375, 1.6 --> 1.6, 1.42857 --> 1.42857, 1.625 --> 1.625, 1.75 --> 1.75, 2 --> 2, 1.81818 --> 1.81818, 2.07692 --> 2.07692, 2.66667 --> 2.66667, 2.2 --> 2.2, 3.48684 --> 3.30263, 3.20408 --> 3.18367, 3.82353 --> 3.52941, 3.59574 --> 3.59574 )
[LOG] Overall execution time: 1417.48 sec CPU time.
[LOG] Overall execution time: 1421 sec real time.
Synthesis time: 1421.31 sec (Real time) / 1409.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.97 sec (Real time) / 20.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1694 16 49 1 1609
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 1532.49 sec CPU time.
[LOG] Relation determinization time: 1537 sec real time.
[LOG] Final circuit size: 1212 new AND gates.
[LOG] Size before ABC: 1451 AND gates.
[LOG] Size after ABC: 1212 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1528.43/1532 sec (2.93308/3 sec, 2.90713/3 sec, 1.43247/1 sec, 1.92836/2 sec, 13.155/14 sec, 7.34213/7 sec, 10.1472/10 sec, 12.8679/13 sec, 12.5551/13 sec, 16.4141/16 sec, 10.9274/11 sec, 11.6606/12 sec, 10.7974/11 sec, 12.1256/12 sec, 13.7576/14 sec, 13.1989/13 sec, 17.3395/17 sec, 16.3964/17 sec, 14.143/14 sec, 59.1762/59 sec, 50.6978/51 sec, 65.5163/66 sec, 95.1448/95 sec, 45.9209/46 sec, 52.273/52 sec, 51.534/52 sec, 63.3942/64 sec, 38.1422/38 sec, 38.0644/38 sec, 63.2523/64 sec, 56.3965/56 sec, 58.0426/58 sec, 57.2535/58 sec, 59.206/59 sec, 69.0728/69 sec, 45.0522/45 sec, 72.9007/73 sec, 46.1577/46 sec, 55.9134/56 sec, 39.3914/39 sec, 83.4585/84 sec, 60.44/61 sec )
[LOG] Nr of iterations: 822 (10, 7, 3, 20, 29, 6, 6, 10, 5, 14, 22, 7, 8, 9, 8, 8, 131, 54, 39, 16, 26, 7, 6, 2, 16, 16, 5, 5, 9, 4, 10, 19, 5, 6, 8, 6, 7, 128, 50, 35, 15, 25 )
[LOG] Total clause computation time: 206.439/206 sec (1.83224/1.83224 sec, 1.78365/1.78365 sec, 0.541431/0.541431 sec, 0.931139/0.931139 sec, 0.787459/0.787459 sec, 0.912444/0.912444 sec, 0.840741/0.840741 sec, 0.875409/0.875409 sec, 0.83651/0.83651 sec, 1.15828/1.15828 sec, 0.835466/0.835466 sec, 0.846748/0.846748 sec, 0.943835/0.943835 sec, 0.898156/0.898156 sec, 0.888606/0.888606 sec, 0.866043/0.866043 sec, 1.38214/1.38214 sec, 0.989119/0.989119 sec, 0.892013/0.892013 sec, 6.35428/6.35428 sec, 5.15279/5.15279 sec, 28.4141/28.4141 sec, 49.6418/49.6418 sec, 9.99534/9.99534 sec, 3.43372/3.43372 sec, 21.416/21.416 sec, 1.03855/1.03855 sec, 1.5682/1.5682 sec, 0.969463/0.969463 sec, 2.48039/2.48039 sec, 1.62319/1.62319 sec, 1.05046/1.05046 sec, 0.550159/0.550159 sec, 1.9694/1.9694 sec, 2.48817/2.48817 sec, 1.21163/1.21163 sec, 1.70525/1.70525 sec, 2.32895/2.32895 sec, 1.40465/1.40465 sec, 0.75099/0.75099 sec, 24.5129/24.5129 sec, 17.3374/17.3374 sec )
[LOG] Total clause minimization time: 1319.35/1325 sec (1.03827/1.03827 sec, 1.04836/1.04836 sec, 0.8157/0.8157 sec, 0.924172/0.924172 sec, 12.2872/12.2872 sec, 6.3576/6.3576 sec, 9.24527/9.24527 sec, 11.9121/11.9121 sec, 11.6477/11.6477 sec, 15.1817/15.1817 sec, 10.0145/10.0145 sec, 10.7481/10.7481 sec, 9.77426/9.77426 sec, 11.151/11.151 sec, 12.7926/12.7926 sec, 12.2654/12.2654 sec, 15.8122/15.8122 sec, 15.3172/15.3172 sec, 13.1602/13.1602 sec, 52.739/52.739 sec, 45.4578/45.4578 sec, 37.062/37.062 sec, 45.4588/45.4588 sec, 35.8848/35.8848 sec, 48.7922/48.7922 sec, 30.0707/30.0707 sec, 62.3123/62.3123 sec, 36.5372/36.5372 sec, 37.0527/37.0527 sec, 60.7296/60.7296 sec, 54.7291/54.7291 sec, 56.9471/56.9471 sec, 56.6589/56.6589 sec, 57.1938/57.1938 sec, 66.5391/66.5391 sec, 43.8009/43.8009 sec, 71.1476/71.1476 sec, 43.748/43.748 sec, 54.4478/54.4478 sec, 38.5911/38.5911 sec, 58.9006/58.9006 sec, 43.0578/43.0578 sec )
[LOG] Total clause size reduction: 157994 --> 2596 (5409 --> 14, 3600 --> 13, 1188 --> 2, 10792 --> 61, 15512 --> 112, 2365 --> 6, 2305 --> 8, 4023 --> 14, 1728 --> 6, 5434 --> 42, 8463 --> 39, 2340 --> 18, 2611 --> 16, 2888 --> 16, 2415 --> 17, 2324 --> 18, 43030 --> 631, 16695 --> 157, 11628 --> 104, 4515 --> 56, 7500 --> 81, 8 --> 8, 13 --> 13, 2 --> 2, 43 --> 43, 37 --> 36, 6 --> 6, 8 --> 8, 14 --> 14, 6 --> 6, 21 --> 21, 29 --> 29, 9 --> 9, 10 --> 10, 16 --> 16, 13 --> 13, 18 --> 18, 612 --> 562, 142 --> 142, 85 --> 84, 56 --> 44, 81 --> 81 )
[LOG] Average clause size reduction: 192.207 --> 3.15815 (540.9 --> 1.4, 514.286 --> 1.85714, 396 --> 0.666667, 539.6 --> 3.05, 534.897 --> 3.86207, 394.167 --> 1, 384.167 --> 1.33333, 402.3 --> 1.4, 345.6 --> 1.2, 388.143 --> 3, 384.682 --> 1.77273, 334.286 --> 2.57143, 326.375 --> 2, 320.889 --> 1.77778, 301.875 --> 2.125, 290.5 --> 2.25, 328.473 --> 4.81679, 309.167 --> 2.90741, 298.154 --> 2.66667, 282.188 --> 3.5, 288.462 --> 3.11538, 1.14286 --> 1.14286, 2.16667 --> 2.16667, 1 --> 1, 2.6875 --> 2.6875, 2.3125 --> 2.25, 1.2 --> 1.2, 1.6 --> 1.6, 1.55556 --> 1.55556, 1.5 --> 1.5, 2.1 --> 2.1, 1.52632 --> 1.52632, 1.8 --> 1.8, 1.66667 --> 1.66667, 2 --> 2, 2.16667 --> 2.16667, 2.57143 --> 2.57143, 4.78125 --> 4.39062, 2.84 --> 2.84, 2.42857 --> 2.4, 3.73333 --> 2.93333, 3.24 --> 3.24 )
[LOG] Overall execution time: 1532.51 sec CPU time.
[LOG] Overall execution time: 1537 sec real time.
Synthesis time: 1536.52 sec (Real time) / 1519.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.78 sec (Real time) / 20.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 1903 17 51 1 1814
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 1860.3 sec CPU time.
[LOG] Relation determinization time: 1865 sec real time.
[LOG] Final circuit size: 1155 new AND gates.
[LOG] Size before ABC: 1405 AND gates.
[LOG] Size after ABC: 1154 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1855.29/1860 sec (36.5904/37 sec, 2.75352/2 sec, 1.7453/2 sec, 2.37915/2 sec, 17.5827/18 sec, 9.69392/10 sec, 10.6153/11 sec, 11.1339/11 sec, 11.9942/12 sec, 11.2864/11 sec, 13.8158/14 sec, 19.2682/19 sec, 12.7794/13 sec, 13.5616/14 sec, 13.6493/13 sec, 16.3245/17 sec, 20.0255/20 sec, 31.5998/31 sec, 18.2734/19 sec, 54.4026/54 sec, 69.171/70 sec, 71.1893/71 sec, 84.3022/85 sec, 105.823/106 sec, 49.744/50 sec, 38.2742/38 sec, 64.9137/65 sec, 50.1153/50 sec, 51.9141/52 sec, 78.0699/79 sec, 87.087/87 sec, 44.0201/44 sec, 94.2234/94 sec, 41.7933/42 sec, 54.3551/55 sec, 58.9704/59 sec, 71.9056/72 sec, 75.4476/76 sec, 54.8239/55 sec, 45.5164/45 sec, 53.6531/54 sec, 39.734/40 sec, 53.9373/54 sec, 86.8259/87 sec )
[LOG] Nr of iterations: 928 (12, 7, 2, 32, 34, 9, 9, 12, 13, 11, 8, 9, 13, 25, 11, 22, 125, 41, 50, 12, 42, 14, 9, 3, 1, 28, 20, 7, 7, 10, 10, 9, 6, 8, 12, 22, 8, 20, 87, 37, 48, 10, 40, 13 )
[LOG] Total clause computation time: 259.847/261 sec (1.37456/1.37456 sec, 1.31739/1.31739 sec, 0.628259/0.628259 sec, 1.05307/1.05307 sec, 1.18389/1.18389 sec, 0.903767/0.903767 sec, 0.929408/0.929408 sec, 0.901892/0.901892 sec, 0.975889/0.975889 sec, 0.955903/0.955903 sec, 1.0085/1.0085 sec, 0.937818/0.937818 sec, 1.05348/1.05348 sec, 0.981726/0.981726 sec, 0.948728/0.948728 sec, 1.01314/1.01314 sec, 2.5337/2.5337 sec, 0.848613/0.848613 sec, 0.887704/0.887704 sec, 0.740865/0.740865 sec, 4.98027/4.98027 sec, 10.8845/10.8845 sec, 47.9885/47.9885 sec, 58.4773/58.4773 sec, 15.4263/15.4263 sec, 3.4367/3.4367 sec, 23.821/23.821 sec, 2.01572/2.01572 sec, 1.16543/1.16543 sec, 1.37436/1.37436 sec, 1.44313/1.44313 sec, 1.45914/1.45914 sec, 2.40596/2.40596 sec, 1.54254/1.54254 sec, 2.29791/2.29791 sec, 1.58097/1.58097 sec, 1.66212/1.66212 sec, 0.589801/0.589801 sec, 2.94552/2.94552 sec, 1.85581/1.85581 sec, 0.931026/0.931026 sec, 0.865592/0.865592 sec, 1.88525/1.88525 sec, 47.634/47.634 sec )
[LOG] Total clause minimization time: 1592.36/1596 sec (35.1486/35.1486 sec, 1.35332/1.35332 sec, 1.05905/1.05905 sec, 1.25328/1.25328 sec, 16.308/16.308 sec, 8.72775/8.72775 sec, 9.61874/9.61874 sec, 10.1534/10.1534 sec, 10.9278/10.9278 sec, 10.2634/10.2634 sec, 12.7267/12.7267 sec, 18.2628/18.2628 sec, 11.6418/11.6418 sec, 12.4959/12.4959 sec, 12.6162/12.6162 sec, 15.2288/15.2288 sec, 17.3438/17.3438 sec, 30.6532/30.6532 sec, 17.2796/17.2796 sec, 53.5748/53.5748 sec, 64.0793/64.0793 sec, 60.2053/60.2053 sec, 36.2694/36.2694 sec, 47.2904/47.2904 sec, 34.2665/34.2665 sec, 34.7776/34.7776 sec, 41.0382/41.0382 sec, 48.0447/48.0447 sec, 50.7024/50.7024 sec, 76.6444/76.6444 sec, 85.5948/85.5948 sec, 42.5062/42.5062 sec, 91.7714/91.7714 sec, 40.1932/40.1932 sec, 52.0061/52.0061 sec, 57.3327/57.3327 sec, 70.1962/70.1962 sec, 74.8038/74.8038 sec, 51.7905/51.7905 sec, 43.6039/43.6039 sec, 52.661/52.661 sec, 38.8189/38.8189 sec, 51.9884/51.9884 sec, 39.1372/39.1372 sec )
[LOG] Total clause size reduction: 200850 --> 2808 (6996 --> 21, 3810 --> 13, 629 --> 1, 18755 --> 105, 19404 --> 146, 4032 --> 13, 3936 --> 11, 5258 --> 22, 5544 --> 23, 4480 --> 24, 3031 --> 22, 3368 --> 13, 4836 --> 16, 9384 --> 45, 3740 --> 40, 7560 --> 32, 44516 --> 660, 13720 --> 126, 16170 --> 150, 3520 --> 34, 12915 --> 144, 4082 --> 49, 13 --> 13, 4 --> 4, 1 --> 1, 84 --> 73, 52 --> 52, 10 --> 10, 9 --> 9, 16 --> 16, 14 --> 14, 16 --> 16, 14 --> 14, 13 --> 12, 16 --> 16, 32 --> 32, 24 --> 24, 28 --> 27, 365 --> 328, 99 --> 96, 142 --> 137, 28 --> 28, 135 --> 127, 49 --> 49 )
[LOG] Average clause size reduction: 216.433 --> 3.02586 (583 --> 1.75, 544.286 --> 1.85714, 314.5 --> 0.5, 586.094 --> 3.28125, 570.706 --> 4.29412, 448 --> 1.44444, 437.333 --> 1.22222, 438.167 --> 1.83333, 426.462 --> 1.76923, 407.273 --> 2.18182, 378.875 --> 2.75, 374.222 --> 1.44444, 372 --> 1.23077, 375.36 --> 1.8, 340 --> 3.63636, 343.636 --> 1.45455, 356.128 --> 5.28, 334.634 --> 3.07317, 323.4 --> 3, 293.333 --> 2.83333, 307.5 --> 3.42857, 291.571 --> 3.5, 1.44444 --> 1.44444, 1.33333 --> 1.33333, 1 --> 1, 3 --> 2.60714, 2.6 --> 2.6, 1.42857 --> 1.42857, 1.28571 --> 1.28571, 1.6 --> 1.6, 1.4 --> 1.4, 1.77778 --> 1.77778, 2.33333 --> 2.33333, 1.625 --> 1.5, 1.33333 --> 1.33333, 1.45455 --> 1.45455, 3 --> 3, 1.4 --> 1.35, 4.1954 --> 3.77011, 2.67568 --> 2.59459, 2.95833 --> 2.85417, 2.8 --> 2.8, 3.375 --> 3.175, 3.76923 --> 3.76923 )
[LOG] Overall execution time: 1860.32 sec CPU time.
[LOG] Overall execution time: 1865 sec real time.
Synthesis time: 1865.16 sec (Real time) / 1842.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 28.68 sec (Real time) / 28.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 1886 18 53 1 1794
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 1920.38 sec CPU time.
[LOG] Relation determinization time: 1925 sec real time.
[LOG] Final circuit size: 1347 new AND gates.
[LOG] Size before ABC: 1669 AND gates.
[LOG] Size after ABC: 1346 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1914.73/1917 sec (22.5229/23 sec, 43.0423/43 sec, 1.63804/1 sec, 2.3753/3 sec, 14.9843/15 sec, 10.7904/11 sec, 10.0608/10 sec, 10.9143/11 sec, 11.1885/11 sec, 11.8942/12 sec, 12.9763/13 sec, 13.1166/13 sec, 12.4649/12 sec, 12.1343/13 sec, 13.0604/13 sec, 15.5262/15 sec, 16.9427/17 sec, 21.1838/21 sec, 23.6562/23 sec, 27.5971/28 sec, 23.9286/24 sec, 30.8177/31 sec, 110.55/111 sec, 68.9373/69 sec, 74.288/74 sec, 60.017/60 sec, 80.5707/81 sec, 40.6537/41 sec, 86.8116/87 sec, 64.7583/65 sec, 75.3895/75 sec, 57.7562/58 sec, 40.7462/41 sec, 52.1931/52 sec, 54.3801/54 sec, 34.6198/35 sec, 49.5138/49 sec, 62.0389/63 sec, 77.0359/77 sec, 92.7149/93 sec, 55.7741/56 sec, 46.7462/46 sec, 44.971/46 sec, 55.7133/55 sec, 78.3503/79 sec, 87.3816/87 sec )
[LOG] Nr of iterations: 997 (9, 9, 2, 35, 27, 10, 10, 16, 13, 11, 6, 12, 9, 18, 24, 12, 70, 50, 44, 15, 9, 99, 25, 6, 4, 1, 27, 18, 9, 9, 15, 12, 10, 4, 11, 7, 11, 19, 10, 58, 47, 42, 14, 8, 96, 24 )
[LOG] Total clause computation time: 381.023/375 sec (21.0161/21.0161 sec, 20.4309/20.4309 sec, 0.486385/0.486385 sec, 0.945082/0.945082 sec, 1.09562/1.09562 sec, 0.999225/0.999225 sec, 0.914175/0.914175 sec, 1.05049/1.05049 sec, 0.884391/0.884391 sec, 0.936715/0.936715 sec, 1.04179/1.04179 sec, 0.882639/0.882639 sec, 0.94647/0.94647 sec, 1.28714/1.28714 sec, 0.835496/0.835496 sec, 1.65242/1.65242 sec, 1.89646/1.89646 sec, 0.801475/0.801475 sec, 0.759145/0.759145 sec, 0.968501/0.968501 sec, 0.699218/0.699218 sec, 3.54304/3.54304 sec, 26.9513/26.9513 sec, 37.1214/37.1214 sec, 39.2264/39.2264 sec, 13.5913/13.5913 sec, 19.6642/19.6642 sec, 15.4172/15.4172 sec, 19.2408/19.2408 sec, 2.34882/2.34882 sec, 2.26611/2.26611 sec, 1.74138/1.74138 sec, 3.53656/3.53656 sec, 18.4206/18.4206 sec, 1.44852/1.44852 sec, 1.20645/1.20645 sec, 1.39749/1.39749 sec, 1.37983/1.37983 sec, 12.4153/12.4153 sec, 4.40839/4.40839 sec, 1.03375/1.03375 sec, 1.11138/1.11138 sec, 1.121/1.121 sec, 14.6962/14.6962 sec, 31.5676/31.5676 sec, 45.6377/45.6377 sec )
[LOG] Total clause minimization time: 1530.45/1541 sec (1.42907/1.42907 sec, 22.5325/22.5325 sec, 1.07859/1.07859 sec, 1.36294/1.36294 sec, 13.8061/13.8061 sec, 9.71119/9.71119 sec, 9.07873/9.07873 sec, 9.78514/9.78514 sec, 10.2261/10.2261 sec, 10.8988/10.8988 sec, 11.8633/11.8633 sec, 12.1624/12.1624 sec, 11.4492/11.4492 sec, 10.7695/10.7695 sec, 12.1532/12.1532 sec, 13.7659/13.7659 sec, 14.8989/14.8989 sec, 20.2686/20.2686 sec, 22.7984/22.7984 sec, 26.5339/26.5339 sec, 23.1138/23.1138 sec, 27.1205/27.1205 sec, 83.4773/83.4773 sec, 31.7686/31.7686 sec, 35.0089/35.0089 sec, 46.3803/46.3803 sec, 60.8484/60.8484 sec, 25.1875/25.1875 sec, 67.5229/67.5229 sec, 62.3589/62.3589 sec, 73.0733/73.0733 sec, 55.9672/55.9672 sec, 37.1621/37.1621 sec, 33.7274/33.7274 sec, 52.8837/52.8837 sec, 33.3724/33.3724 sec, 48.0688/48.0688 sec, 60.6102/60.6102 sec, 64.5745/64.5745 sec, 88.2337/88.2337 sec, 54.6818/54.6818 sec, 45.5768/45.5768 sec, 43.8024/43.8024 sec, 40.9683/40.9683 sec, 46.6958/46.6958 sec, 41.6936/41.6936 sec )
[LOG] Total clause size reduction: 218750 --> 3114 (5440 --> 13, 5432 --> 19, 673 --> 1, 22066 --> 107, 16302 --> 130, 4815 --> 10, 4689 --> 11, 7620 --> 25, 5916 --> 17, 4790 --> 18, 2320 --> 13, 4972 --> 17, 3464 --> 21, 7123 --> 65, 9246 --> 63, 4279 --> 25, 26772 --> 301, 18228 --> 137, 15437 --> 114, 4816 --> 22, 2680 --> 20, 32340 --> 541, 7896 --> 87, 7 --> 7, 6 --> 6, 1 --> 1, 72 --> 70, 66 --> 58, 10 --> 10, 11 --> 11, 25 --> 25, 17 --> 17, 18 --> 18, 7 --> 7, 17 --> 17, 14 --> 14, 19 --> 19, 32 --> 32, 19 --> 19, 214 --> 192, 123 --> 121, 109 --> 109, 22 --> 21, 20 --> 20, 518 --> 456, 87 --> 87 )
[LOG] Average clause size reduction: 219.408 --> 3.12337 (604.444 --> 1.44444, 603.556 --> 2.11111, 336.5 --> 0.5, 630.457 --> 3.05714, 603.778 --> 4.81481, 481.5 --> 1, 468.9 --> 1.1, 476.25 --> 1.5625, 455.077 --> 1.30769, 435.455 --> 1.63636, 386.667 --> 2.16667, 414.333 --> 1.41667, 384.889 --> 2.33333, 395.722 --> 3.61111, 385.25 --> 2.625, 356.583 --> 2.08333, 382.457 --> 4.3, 364.56 --> 2.74, 350.841 --> 2.59091, 321.067 --> 1.46667, 297.778 --> 2.22222, 326.667 --> 5.46465, 315.84 --> 3.48, 1.16667 --> 1.16667, 1.5 --> 1.5, 1 --> 1, 2.66667 --> 2.59259, 3.66667 --> 3.22222, 1.11111 --> 1.11111, 1.22222 --> 1.22222, 1.66667 --> 1.66667, 1.41667 --> 1.41667, 1.8 --> 1.8, 1.75 --> 1.75, 1.54545 --> 1.54545, 2 --> 2, 1.72727 --> 1.72727, 1.68421 --> 1.68421, 1.9 --> 1.9, 3.68966 --> 3.31034, 2.61702 --> 2.57447, 2.59524 --> 2.59524, 1.57143 --> 1.5, 2.5 --> 2.5, 5.39583 --> 4.75, 3.625 --> 3.625 )
[LOG] Overall execution time: 1920.4 sec CPU time.
[LOG] Overall execution time: 1925 sec real time.
Synthesis time: 1925.07 sec (Real time) / 1899.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 32.10 sec (Real time) / 31.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2128 19 55 1 2032
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 1773.87 sec CPU time.
[LOG] Relation determinization time: 1778 sec real time.
[LOG] Final circuit size: 1311 new AND gates.
[LOG] Size before ABC: 1621 AND gates.
[LOG] Size after ABC: 1311 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1767.75/1772 sec (37.2141/37 sec, 41.1013/42 sec, 1.38049/1 sec, 20.5225/20 sec, 19.729/20 sec, 2.26391/3 sec, 11.0986/11 sec, 14.9339/15 sec, 2.29013/2 sec, 12.4293/13 sec, 13.0977/13 sec, 2.23323/2 sec, 18.6767/19 sec, 15.5677/15 sec, 14.3751/15 sec, 15.4953/15 sec, 19.7483/20 sec, 28.499/29 sec, 15.6531/15 sec, 17.0455/18 sec, 50.7814/50 sec, 55.879/57 sec, 22.0705/22 sec, 25.7913/26 sec, 57.6309/57 sec, 62.405/63 sec, 66.2467/66 sec, 63.1194/64 sec, 42.2056/42 sec, 54.4565/55 sec, 78.9715/79 sec, 39.3372/39 sec, 87.1616/87 sec, 72.9392/73 sec, 50.9341/51 sec, 49.7479/50 sec, 48.5745/49 sec, 39.0673/39 sec, 42.5795/43 sec, 74.0615/74 sec, 36.5963/37 sec, 48.0211/48 sec, 48.8203/49 sec, 38.9818/39 sec, 44.6293/45 sec, 36.4915/36 sec, 52.7716/53 sec, 54.1198/54 sec )
[LOG] Nr of iterations: 1001 (11, 6, 3, 37, 31, 5, 6, 4, 14, 25, 13, 13, 7, 17, 24, 16, 47, 20, 37, 13, 11, 11, 51, 107, 9, 5, 2, 23, 27, 4, 5, 3, 13, 22, 12, 12, 6, 15, 23, 11, 43, 19, 35, 12, 10, 9, 46, 106 )
[LOG] Total clause computation time: 130.186/133 sec (0.821888/0.821888 sec, 1.74406/1.74406 sec, 0.572226/0.572226 sec, 1.17854/1.17854 sec, 1.18583/1.18583 sec, 1.21535/1.21535 sec, 1.38324/1.38324 sec, 1.10814/1.10814 sec, 1.10261/1.10261 sec, 1.33512/1.33512 sec, 1.36042/1.36042 sec, 1.15005/1.15005 sec, 0.986804/0.986804 sec, 1.16472/1.16472 sec, 1.28508/1.28508 sec, 1.15359/1.15359 sec, 2.81453/2.81453 sec, 0.925314/0.925314 sec, 0.927047/0.927047 sec, 0.907906/0.907906 sec, 0.980058/0.980058 sec, 0.917787/0.917787 sec, 3.6624/3.6624 sec, 1.94791/1.94791 sec, 2.69608/2.69608 sec, 17.6925/17.6925 sec, 21.6603/21.6603 sec, 18.3474/18.3474 sec, 6.72307/6.72307 sec, 1.71083/1.71083 sec, 1.47801/1.47801 sec, 1.48035/1.48035 sec, 1.90469/1.90469 sec, 1.18894/1.18894 sec, 1.68512/1.68512 sec, 1.80846/1.80846 sec, 2.11211/2.11211 sec, 1.13996/1.13996 sec, 1.53924/1.53924 sec, 1.42725/1.42725 sec, 2.80674/2.80674 sec, 1.02632/1.02632 sec, 1.08731/1.08731 sec, 1.09651/1.09651 sec, 1.31694/1.31694 sec, 1.23091/1.23091 sec, 2.3526/2.3526 sec, 2.84327/2.84327 sec )
[LOG] Total clause minimization time: 1633.47/1633 sec (36.3239/36.3239 sec, 39.2767/39.2767 sec, 0.728641/0.728641 sec, 19.2435/19.2435 sec, 18.4043/18.4043 sec, 0.939208/0.939208 sec, 9.62819/9.62819 sec, 13.7369/13.7369 sec, 1.08549/1.08549 sec, 10.9558/10.9558 sec, 11.6229/11.6229 sec, 0.992063/0.992063 sec, 17.5756/17.5756 sec, 14.2704/14.2704 sec, 12.9897/12.9897 sec, 14.2248/14.2248 sec, 16.7641/16.7641 sec, 27.4604/27.4604 sec, 14.6015/14.6015 sec, 16.0144/16.0144 sec, 49.668/49.668 sec, 54.8547/54.8547 sec, 18.2485/18.2485 sec, 23.6814/23.6814 sec, 54.8821/54.8821 sec, 44.6545/44.6545 sec, 44.5299/44.5299 sec, 44.7087/44.7087 sec, 35.4244/35.4244 sec, 52.6758/52.6758 sec, 77.4437/77.4437 sec, 37.8013/37.8013 sec, 85.2007/85.2007 sec, 71.6844/71.6844 sec, 49.2034/49.2034 sec, 47.883/47.883 sec, 46.4168/46.4168 sec, 37.8735/37.8735 sec, 40.9961/40.9961 sec, 72.5827/72.5827 sec, 33.7303/33.7303 sec, 46.94/46.94 sec, 47.6836/47.6836 sec, 37.8316/37.8316 sec, 43.2667/43.2667 sec, 35.2098/35.2098 sec, 50.3622/50.3622 sec, 51.1973/51.1973 sec )
[LOG] Total clause size reduction: 235248 --> 2818 (7270 --> 11, 3630 --> 6, 1440 --> 2, 24912 --> 125, 20250 --> 90, 2324 --> 5, 2845 --> 8, 1662 --> 4, 7007 --> 16, 12600 --> 35, 6108 --> 16, 5952 --> 18, 2874 --> 9, 7456 --> 29, 10350 --> 37, 6570 --> 48, 20102 --> 221, 7980 --> 30, 14616 --> 86, 4692 --> 36, 3770 --> 26, 3640 --> 23, 17950 --> 265, 37948 --> 404, 9 --> 9, 6 --> 6, 2 --> 2, 56 --> 56, 69 --> 65, 5 --> 5, 8 --> 8, 4 --> 4, 16 --> 16, 27 --> 27, 16 --> 16, 18 --> 18, 9 --> 9, 22 --> 22, 37 --> 37, 21 --> 21, 190 --> 179, 30 --> 30, 79 --> 79, 36 --> 36, 26 --> 26, 19 --> 19, 191 --> 174, 404 --> 404 )
[LOG] Average clause size reduction: 235.013 --> 2.81518 (660.909 --> 1, 605 --> 1, 480 --> 0.666667, 673.297 --> 3.37838, 653.226 --> 2.90323, 464.8 --> 1, 474.167 --> 1.33333, 415.5 --> 1, 500.5 --> 1.14286, 504 --> 1.4, 469.846 --> 1.23077, 457.846 --> 1.38462, 410.571 --> 1.28571, 438.588 --> 1.70588, 431.25 --> 1.54167, 410.625 --> 3, 427.702 --> 4.70213, 399 --> 1.5, 395.027 --> 2.32432, 360.923 --> 2.76923, 342.727 --> 2.36364, 330.909 --> 2.09091, 351.961 --> 5.19608, 354.654 --> 3.7757, 1 --> 1, 1.2 --> 1.2, 1 --> 1, 2.43478 --> 2.43478, 2.55556 --> 2.40741, 1.25 --> 1.25, 1.6 --> 1.6, 1.33333 --> 1.33333, 1.23077 --> 1.23077, 1.22727 --> 1.22727, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.5 --> 1.5, 1.46667 --> 1.46667, 1.6087 --> 1.6087, 1.90909 --> 1.90909, 4.4186 --> 4.16279, 1.57895 --> 1.57895, 2.25714 --> 2.25714, 3 --> 3, 2.6 --> 2.6, 2.11111 --> 2.11111, 4.15217 --> 3.78261, 3.81132 --> 3.81132 )
[LOG] Overall execution time: 1773.9 sec CPU time.
[LOG] Overall execution time: 1778 sec real time.
Synthesis time: 1777.85 sec (Real time) / 1755.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.57 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 34.31 sec (Real time) / 34.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2146 20 58 1 2044
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.478277 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 68 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 67 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.454526/0 sec (0.029026/0 sec, 0.038705/0 sec, 0.047329/0 sec, 0.0314/0 sec, 0.051976/0 sec, 0.040803/0 sec, 0.03225/0 sec, 0.038503/0 sec, 0.039595/0 sec, 0.028079/0 sec, 0.039216/0 sec, 0.037644/0 sec )
[LOG] Nr of iterations: 71 (13, 12, 4, 2, 7, 2, 11, 11, 3, 1, 4, 1 )
[LOG] Total clause computation time: 0.189875/0 sec (0.011249/0.011249 sec, 0.017419/0.017419 sec, 0.020488/0.020488 sec, 0.017135/0.017135 sec, 0.024501/0.024501 sec, 0.019345/0.019345 sec, 0.012363/0.012363 sec, 0.018155/0.018155 sec, 0.016585/0.016585 sec, 4.6e-05/4.6e-05 sec, 0.017798/0.017798 sec, 0.014791/0.014791 sec )
[LOG] Total clause minimization time: 0.245575/0 sec (0.015487/0.015487 sec, 0.019155/0.019155 sec, 0.024802/0.024802 sec, 0.0123/0.0123 sec, 0.025344/0.025344 sec, 0.019518/0.019518 sec, 0.01871/0.01871 sec, 0.01918/0.01918 sec, 0.021952/0.021952 sec, 0.027024/0.027024 sec, 0.020305/0.020305 sec, 0.021798/0.021798 sec )
[LOG] Total clause size reduction: 4282 --> 119 (1632 --> 23, 1408 --> 26, 333 --> 4, 109 --> 0, 642 --> 11, 102 --> 1, 20 --> 19, 26 --> 25, 4 --> 4, 0 --> 0, 5 --> 5, 1 --> 1 )
[LOG] Average clause size reduction: 60.3099 --> 1.67606 (125.538 --> 1.76923, 117.333 --> 2.16667, 83.25 --> 1, 54.5 --> 0, 91.7143 --> 1.57143, 51 --> 0.5, 1.81818 --> 1.72727, 2.36364 --> 2.27273, 1.33333 --> 1.33333, 0 --> 0, 1.25 --> 1.25, 1 --> 1 )
[LOG] Overall execution time: 0.480172 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 242 5 23 1 209
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.951123 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 180 new AND gates.
[LOG] Size before ABC: 200 AND gates.
[LOG] Size after ABC: 179 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.910021/1 sec (0.044937/0 sec, 0.05081/0 sec, 0.058889/1 sec, 0.069379/0 sec, 0.075143/0 sec, 0.079003/0 sec, 0.05947/0 sec, 0.073235/0 sec, 0.067177/0 sec, 0.062036/0 sec, 0.069186/0 sec, 0.066358/0 sec, 0.067721/0 sec, 0.066677/0 sec )
[LOG] Nr of iterations: 118 (16, 21, 7, 3, 4, 13, 3, 13, 17, 4, 2, 3, 11, 1 )
[LOG] Total clause computation time: 0.368925/1 sec (0.021321/0.021321 sec, 0.018302/0.018302 sec, 0.025146/0.025146 sec, 0.03217/0.03217 sec, 0.035048/0.035048 sec, 0.035543/0.035543 sec, 0.02843/0.02843 sec, 0.027473/0.027473 sec, 0.018915/0.018915 sec, 0.028473/0.028473 sec, 0.02805/0.02805 sec, 0.020083/0.020083 sec, 0.023329/0.023329 sec, 0.026642/0.026642 sec )
[LOG] Total clause minimization time: 0.508139/0 sec (0.020497/0.020497 sec, 0.02941/0.02941 sec, 0.030759/0.030759 sec, 0.034338/0.034338 sec, 0.036901/0.036901 sec, 0.040165/0.040165 sec, 0.028092/0.028092 sec, 0.044061/0.044061 sec, 0.046448/0.046448 sec, 0.031945/0.031945 sec, 0.039521/0.039521 sec, 0.044768/0.044768 sec, 0.042702/0.042702 sec, 0.038532/0.038532 sec )
[LOG] Total clause size reduction: 9307 --> 287 (2595 --> 45, 3300 --> 71, 864 --> 14, 264 --> 3, 387 --> 5, 1524 --> 26, 244 --> 3, 36 --> 31, 55 --> 51, 7 --> 7, 3 --> 3, 5 --> 5, 22 --> 22, 1 --> 1 )
[LOG] Average clause size reduction: 78.8729 --> 2.4322 (162.188 --> 2.8125, 157.143 --> 3.38095, 123.429 --> 2, 88 --> 1, 96.75 --> 1.25, 117.231 --> 2, 81.3333 --> 1, 2.76923 --> 2.38462, 3.23529 --> 3, 1.75 --> 1.75, 1.5 --> 1.5, 1.66667 --> 1.66667, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.953337 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.13 sec (Real time) / 1.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.74 sec (Real time) / 0.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 392 6 26 1 354
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 5.36946 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 205 new AND gates.
[LOG] Size before ABC: 240 AND gates.
[LOG] Size after ABC: 204 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.28786/5 sec (0.068534/1 sec, 0.069416/0 sec, 0.066381/0 sec, 0.073229/0 sec, 0.076014/0 sec, 0.087867/0 sec, 0.4397/0 sec, 0.106205/0 sec, 0.073086/0 sec, 0.316564/0 sec, 1.56045/1 sec, 0.298604/1 sec, 0.463184/0 sec, 0.290228/0 sec, 0.125325/1 sec, 0.379341/0 sec, 0.104732/0 sec, 0.688992/1 sec )
[LOG] Nr of iterations: 141 (15, 16, 4, 5, 5, 11, 7, 12, 3, 12, 14, 3, 4, 4, 8, 6, 11, 1 )
[LOG] Total clause computation time: 0.704338/2 sec (0.029328/0.029328 sec, 0.026439/0.026439 sec, 0.028092/0.028092 sec, 0.026356/0.026356 sec, 0.028185/0.028185 sec, 0.040443/0.040443 sec, 0.052561/0.052561 sec, 0.053874/0.053874 sec, 0.039618/0.039618 sec, 0.050797/0.050797 sec, 0.043813/0.043813 sec, 0.038975/0.038975 sec, 0.036358/0.036358 sec, 0.038499/0.038499 sec, 0.048198/0.048198 sec, 0.048593/0.048593 sec, 0.043105/0.043105 sec, 0.031104/0.031104 sec )
[LOG] Total clause minimization time: 4.52388/3 sec (0.034711/0.034711 sec, 0.038558/0.038558 sec, 0.034444/0.034444 sec, 0.042924/0.042924 sec, 0.043798/0.043798 sec, 0.043079/0.043079 sec, 0.382746/0.382746 sec, 0.047918/0.047918 sec, 0.029599/0.029599 sec, 0.263197/0.263197 sec, 1.51398/1.51398 sec, 0.257214/0.257214 sec, 0.424337/0.424337 sec, 0.249476/0.249476 sec, 0.074643/0.074643 sec, 0.328383/0.328383 sec, 0.059126/0.059126 sec, 0.655741/0.655741 sec )
[LOG] Total clause size reduction: 12183 --> 342 (2996 --> 51, 3090 --> 56, 534 --> 4, 648 --> 5, 608 --> 6, 1450 --> 37, 864 --> 9, 1562 --> 24, 274 --> 5, 37 --> 36, 50 --> 41, 4 --> 4, 5 --> 5, 6 --> 6, 20 --> 18, 9 --> 9, 24 --> 24, 2 --> 2 )
[LOG] Average clause size reduction: 86.4043 --> 2.42553 (199.733 --> 3.4, 193.125 --> 3.5, 133.5 --> 1, 129.6 --> 1, 121.6 --> 1.2, 131.818 --> 3.36364, 123.429 --> 1.28571, 130.167 --> 2, 91.3333 --> 1.66667, 3.08333 --> 3, 3.57143 --> 2.92857, 1.33333 --> 1.33333, 1.25 --> 1.25, 1.5 --> 1.5, 2.5 --> 2.25, 1.5 --> 1.5, 2.18182 --> 2.18182, 2 --> 2 )
[LOG] Overall execution time: 5.37234 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.96 sec (Real time) / 5.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.84 sec (Real time) / 0.82 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 458 7 30 1 413
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 14.5349 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 310 new AND gates.
[LOG] Size before ABC: 383 AND gates.
[LOG] Size after ABC: 308 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 14.4374/15 sec (0.041869/0 sec, 0.041414/0 sec, 0.073243/1 sec, 0.065098/0 sec, 0.068156/0 sec, 0.074726/0 sec, 0.143375/0 sec, 0.139626/0 sec, 0.145175/0 sec, 0.204786/0 sec, 0.726332/1 sec, 0.541039/1 sec, 0.793396/0 sec, 0.921137/1 sec, 0.355421/1 sec, 0.802969/1 sec, 0.662286/0 sec, 0.171878/0 sec, 8.28247/9 sec, 0.183014/0 sec )
[LOG] Nr of iterations: 282 (2, 2, 23, 10, 10, 8, 24, 26, 22, 29, 1, 1, 18, 7, 5, 7, 21, 23, 16, 27 )
[LOG] Total clause computation time: 0.931786/0 sec (0.016454/0.016454 sec, 0.020228/0.020228 sec, 0.028374/0.028374 sec, 0.026843/0.026843 sec, 0.026983/0.026983 sec, 0.033057/0.033057 sec, 0.06445/0.06445 sec, 0.049491/0.049491 sec, 0.052423/0.052423 sec, 0.080409/0.080409 sec, 0.051134/0.051134 sec, 0.062138/0.062138 sec, 0.049445/0.049445 sec, 0.048059/0.048059 sec, 0.043382/0.043382 sec, 0.047548/0.047548 sec, 0.066241/0.066241 sec, 0.067353/0.067353 sec, 0.046553/0.046553 sec, 0.051221/0.051221 sec )
[LOG] Total clause minimization time: 13.4276/15 sec (0.021315/0.021315 sec, 0.01743/0.01743 sec, 0.040545/0.040545 sec, 0.03405/0.03405 sec, 0.036772/0.036772 sec, 0.037231/0.037231 sec, 0.073779/0.073779 sec, 0.084761/0.084761 sec, 0.087032/0.087032 sec, 0.117982/0.117982 sec, 0.672416/0.672416 sec, 0.476227/0.476227 sec, 0.740593/0.740593 sec, 0.870244/0.870244 sec, 0.309272/0.309272 sec, 0.75265/0.75265 sec, 0.592789/0.592789 sec, 0.101354/0.101354 sec, 8.23297/8.23297 sec, 0.12818/0.12818 sec )
[LOG] Total clause size reduction: 25688 --> 712 (286 --> 1, 268 --> 1, 4796 --> 68, 1863 --> 17, 1737 --> 26, 1281 --> 11, 3795 --> 83, 3925 --> 87, 3192 --> 61, 4228 --> 66, 1 --> 1, 1 --> 1, 46 --> 46, 8 --> 8, 7 --> 7, 11 --> 11, 68 --> 58, 76 --> 60, 37 --> 37, 62 --> 62 )
[LOG] Average clause size reduction: 91.0922 --> 2.52482 (143 --> 0.5, 134 --> 0.5, 208.522 --> 2.95652, 186.3 --> 1.7, 173.7 --> 2.6, 160.125 --> 1.375, 158.125 --> 3.45833, 150.962 --> 3.34615, 145.091 --> 2.77273, 145.793 --> 2.27586, 1 --> 1, 1 --> 1, 2.55556 --> 2.55556, 1.14286 --> 1.14286, 1.4 --> 1.4, 1.57143 --> 1.57143, 3.2381 --> 2.7619, 3.30435 --> 2.6087, 2.3125 --> 2.3125, 2.2963 --> 2.2963 )
[LOG] Overall execution time: 14.5379 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.76 sec (Real time) / 14.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.88 sec (Real time) / 1.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 604 8 33 1 555
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 18.9326 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 539 new AND gates.
[LOG] Size before ABC: 642 AND gates.
[LOG] Size after ABC: 538 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 18.774/19 sec (0.056388/0 sec, 0.065278/0 sec, 0.096341/0 sec, 0.087179/1 sec, 0.085764/0 sec, 0.103432/0 sec, 0.090528/0 sec, 0.207452/0 sec, 0.185282/0 sec, 1.02994/1 sec, 1.78099/2 sec, 1.97887/2 sec, 1.70818/2 sec, 0.910707/1 sec, 1.21157/1 sec, 1.2405/1 sec, 1.04295/1 sec, 1.12825/1 sec, 1.02547/1 sec, 0.90489/1 sec, 1.06359/1 sec, 1.24857/2 sec, 0.520047/0 sec, 1.00181/1 sec )
[LOG] Nr of iterations: 419 (5, 2, 20, 7, 6, 11, 8, 28, 25, 71, 37, 14, 4, 1, 14, 4, 5, 9, 6, 23, 22, 48, 36, 13 )
[LOG] Total clause computation time: 1.91142/3 sec (0.02271/0.02271 sec, 0.030864/0.030864 sec, 0.042136/0.042136 sec, 0.03646/0.03646 sec, 0.038608/0.038608 sec, 0.044446/0.044446 sec, 0.03533/0.03533 sec, 0.083209/0.083209 sec, 0.078158/0.078158 sec, 0.165958/0.165958 sec, 0.131968/0.131968 sec, 0.185863/0.185863 sec, 0.105189/0.105189 sec, 0.099022/0.099022 sec, 0.065738/0.065738 sec, 0.060518/0.060518 sec, 0.067157/0.067157 sec, 0.071201/0.071201 sec, 0.111064/0.111064 sec, 0.111594/0.111594 sec, 0.102961/0.102961 sec, 0.091036/0.091036 sec, 0.069434/0.069434 sec, 0.060799/0.060799 sec )
[LOG] Total clause minimization time: 16.7317/16 sec (0.028292/0.028292 sec, 0.029212/0.029212 sec, 0.048325/0.048325 sec, 0.04531/0.04531 sec, 0.041594/0.041594 sec, 0.053504/0.053504 sec, 0.049495/0.049495 sec, 0.11713/0.11713 sec, 0.100119/0.100119 sec, 0.853224/0.853224 sec, 1.63972/1.63972 sec, 1.78539/1.78539 sec, 1.59931/1.59931 sec, 0.807922/0.807922 sec, 1.14143/1.14143 sec, 1.176/1.176 sec, 0.971935/0.971935 sec, 1.05294/1.05294 sec, 0.910595/0.910595 sec, 0.788998/0.788998 sec, 0.956169/0.956169 sec, 1.15215/1.15215 sec, 0.445795/0.445795 sec, 0.937156/0.937156 sec )
[LOG] Total clause size reduction: 42476 --> 1366 (1320 --> 4, 308 --> 1, 4883 --> 55, 1452 --> 11, 1145 --> 7, 2140 --> 17, 1428 --> 14, 5022 --> 111, 4272 --> 96, 11760 --> 412, 6012 --> 91, 2158 --> 32, 4 --> 4, 1 --> 1, 32 --> 31, 5 --> 5, 7 --> 7, 14 --> 14, 7 --> 7, 80 --> 71, 80 --> 72, 223 --> 180, 91 --> 91, 32 --> 32 )
[LOG] Average clause size reduction: 101.375 --> 3.26014 (264 --> 0.8, 154 --> 0.5, 244.15 --> 2.75, 207.429 --> 1.57143, 190.833 --> 1.16667, 194.545 --> 1.54545, 178.5 --> 1.75, 179.357 --> 3.96429, 170.88 --> 3.84, 165.634 --> 5.80282, 162.486 --> 2.45946, 154.143 --> 2.28571, 1 --> 1, 1 --> 1, 2.28571 --> 2.21429, 1.25 --> 1.25, 1.4 --> 1.4, 1.55556 --> 1.55556, 1.16667 --> 1.16667, 3.47826 --> 3.08696, 3.63636 --> 3.27273, 4.64583 --> 3.75, 2.52778 --> 2.52778, 2.46154 --> 2.46154 )
[LOG] Overall execution time: 18.9362 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.19 sec (Real time) / 18.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.08 sec (Real time) / 3.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 878 9 37 1 821
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 66.1599 sec CPU time.
[LOG] Relation determinization time: 66 sec real time.
[LOG] Final circuit size: 724 new AND gates.
[LOG] Size before ABC: 922 AND gates.
[LOG] Size after ABC: 722 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 65.8921/66 sec (0.089501/0 sec, 0.108628/0 sec, 0.155279/0 sec, 0.111097/0 sec, 0.134049/0 sec, 0.127034/1 sec, 0.112577/0 sec, 0.137786/0 sec, 0.770932/1 sec, 0.28984/0 sec, 1.58271/2 sec, 4.28267/4 sec, 7.20883/7 sec, 4.21416/4 sec, 4.11303/4 sec, 4.5957/5 sec, 4.60265/5 sec, 4.68516/4 sec, 4.69962/5 sec, 3.86186/4 sec, 4.06989/4 sec, 3.36524/3 sec, 2.75777/3 sec, 4.16886/4 sec, 3.33741/4 sec, 2.30976/2 sec )
[LOG] Nr of iterations: 539 (4, 2, 34, 2, 10, 10, 6, 4, 34, 30, 43, 95, 13, 3, 1, 32, 1, 6, 9, 5, 3, 31, 29, 42, 78, 12 )
[LOG] Total clause computation time: 5.63647/6 sec (0.03707/0.03707 sec, 0.050765/0.050765 sec, 0.071695/0.071695 sec, 0.046738/0.046738 sec, 0.064148/0.064148 sec, 0.057778/0.057778 sec, 0.047767/0.047767 sec, 0.058005/0.058005 sec, 0.122489/0.122489 sec, 0.117685/0.117685 sec, 0.152771/0.152771 sec, 0.220268/0.220268 sec, 0.307572/0.307572 sec, 0.227597/0.227597 sec, 1.20599/1.20599 sec, 0.20329/0.20329 sec, 0.264985/0.264985 sec, 0.183669/0.183669 sec, 0.269783/0.269783 sec, 0.184457/0.184457 sec, 0.2051/0.2051 sec, 0.48594/0.48594 sec, 0.331167/0.331167 sec, 0.257605/0.257605 sec, 0.162213/0.162213 sec, 0.299927/0.299927 sec )
[LOG] Total clause minimization time: 60.0549/60 sec (0.044831/0.044831 sec, 0.05073/0.05073 sec, 0.075226/0.075226 sec, 0.056923/0.056923 sec, 0.061687/0.061687 sec, 0.061357/0.061357 sec, 0.057462/0.057462 sec, 0.071669/0.071669 sec, 0.638808/0.638808 sec, 0.162299/0.162299 sec, 1.41807/1.41807 sec, 4.04341/4.04341 sec, 6.89007/6.89007 sec, 3.98134/3.98134 sec, 2.90154/2.90154 sec, 4.38592/4.38592 sec, 4.33223/4.33223 sec, 4.49592/4.49592 sec, 4.42456/4.42456 sec, 3.67226/3.67226 sec, 3.85971/3.85971 sec, 2.87283/2.87283 sec, 2.42075/2.42075 sec, 3.9041/3.9041 sec, 3.16667/3.16667 sec, 2.00457/2.00457 sec )
[LOG] Total clause size reduction: 57497 --> 1912 (1125 --> 3, 349 --> 1, 9240 --> 90, 270 --> 2, 2313 --> 21, 2196 --> 13, 1150 --> 6, 660 --> 5, 6666 --> 138, 5626 --> 126, 7686 --> 156, 17108 --> 534, 2172 --> 32, 3 --> 3, 1 --> 1, 83 --> 82, 2 --> 2, 7 --> 7, 13 --> 13, 6 --> 6, 5 --> 5, 120 --> 105, 126 --> 97, 156 --> 143, 382 --> 289, 32 --> 32 )
[LOG] Average clause size reduction: 106.673 --> 3.54731 (281.25 --> 0.75, 174.5 --> 0.5, 271.765 --> 2.64706, 135 --> 1, 231.3 --> 2.1, 219.6 --> 1.3, 191.667 --> 1, 165 --> 1.25, 196.059 --> 4.05882, 187.533 --> 4.2, 178.744 --> 3.62791, 180.084 --> 5.62105, 167.077 --> 2.46154, 1 --> 1, 1 --> 1, 2.59375 --> 2.5625, 2 --> 2, 1.16667 --> 1.16667, 1.44444 --> 1.44444, 1.2 --> 1.2, 1.66667 --> 1.66667, 3.87097 --> 3.3871, 4.34483 --> 3.34483, 3.71429 --> 3.40476, 4.89744 --> 3.70513, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 66.1643 sec CPU time.
[LOG] Overall execution time: 66 sec real time.
Synthesis time: 66.50 sec (Real time) / 65.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.64 sec (Real time) / 3.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1107 10 40 1 1046
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 103.214 sec CPU time.
[LOG] Relation determinization time: 104 sec real time.
[LOG] Final circuit size: 1153 new AND gates.
[LOG] Size before ABC: 1471 AND gates.
[LOG] Size after ABC: 1151 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 102.959/103 sec (0.076607/0 sec, 0.079821/0 sec, 0.106472/1 sec, 0.116639/0 sec, 0.103792/0 sec, 0.115058/0 sec, 0.113308/0 sec, 0.134494/0 sec, 1.57392/2 sec, 0.157742/0 sec, 1.12285/1 sec, 1.60488/2 sec, 3.91577/4 sec, 9.78006/9 sec, 7.91078/8 sec, 7.62499/8 sec, 6.40269/6 sec, 6.43298/7 sec, 4.24039/4 sec, 7.60112/8 sec, 6.68573/6 sec, 4.5163/5 sec, 5.55562/5 sec, 5.2695/6 sec, 6.35209/6 sec, 7.34832/7 sec, 2.7607/3 sec, 5.25654/5 sec )
[LOG] Nr of iterations: 724 (2, 2, 21, 10, 14, 13, 12, 13, 35, 10, 28, 105, 108, 16, 1, 1, 20, 5, 12, 10, 9, 12, 31, 9, 27, 94, 93, 11 )
[LOG] Total clause computation time: 11.6102/10 sec (0.028533/0.028533 sec, 0.040425/0.040425 sec, 0.045625/0.045625 sec, 0.049441/0.049441 sec, 0.043329/0.043329 sec, 0.048378/0.048378 sec, 0.045049/0.045049 sec, 0.05665/0.05665 sec, 0.127459/0.127459 sec, 0.055659/0.055659 sec, 0.113812/0.113812 sec, 0.172464/0.172464 sec, 0.526312/0.526312 sec, 1.351/1.351 sec, 0.509252/0.509252 sec, 2.01187/2.01187 sec, 0.295116/0.295116 sec, 0.271228/0.271228 sec, 0.470055/0.470055 sec, 0.323653/0.323653 sec, 0.176358/0.176358 sec, 0.147818/0.147818 sec, 0.855993/0.855993 sec, 0.238698/0.238698 sec, 0.892462/0.892462 sec, 0.480972/0.480972 sec, 0.294347/0.294347 sec, 1.9382/1.9382 sec )
[LOG] Total clause minimization time: 91.1133/93 sec (0.041104/0.041104 sec, 0.033123/0.033123 sec, 0.054098/0.054098 sec, 0.060223/0.060223 sec, 0.053535/0.053535 sec, 0.059709/0.059709 sec, 0.061203/0.061203 sec, 0.070716/0.070716 sec, 1.4382/1.4382 sec, 0.094443/0.094443 sec, 1.00076/1.00076 sec, 1.41885/1.41885 sec, 3.37274/3.37274 sec, 8.41567/8.41567 sec, 7.39473/7.39473 sec, 5.60701/5.60701 sec, 6.09969/6.09969 sec, 6.15557/6.15557 sec, 3.76344/3.76344 sec, 7.27047/7.27047 sec, 6.5027/6.5027 sec, 4.36152/4.36152 sec, 4.69108/4.69108 sec, 5.02394/5.02394 sec, 5.45157/5.45157 sec, 6.85237/6.85237 sec, 2.45316/2.45316 sec, 3.31168/3.31168 sec )
[LOG] Total clause size reduction: 83268 --> 3176 (416 --> 1, 386 --> 1, 6160 --> 54, 2700 --> 29, 3718 --> 23, 3252 --> 23, 2838 --> 18, 2928 --> 25, 7684 --> 149, 1944 --> 13, 5616 --> 117, 20384 --> 685, 20865 --> 670, 2910 --> 44, 1 --> 1, 1 --> 1, 54 --> 53, 8 --> 8, 19 --> 19, 16 --> 16, 12 --> 12, 25 --> 24, 120 --> 116, 13 --> 13, 117 --> 100, 554 --> 470, 499 --> 463, 28 --> 28 )
[LOG] Average clause size reduction: 115.011 --> 4.38674 (208 --> 0.5, 193 --> 0.5, 293.333 --> 2.57143, 270 --> 2.9, 265.571 --> 1.64286, 250.154 --> 1.76923, 236.5 --> 1.5, 225.231 --> 1.92308, 219.543 --> 4.25714, 194.4 --> 1.3, 200.571 --> 4.17857, 194.133 --> 6.52381, 193.194 --> 6.2037, 181.875 --> 2.75, 1 --> 1, 1 --> 1, 2.7 --> 2.65, 1.6 --> 1.6, 1.58333 --> 1.58333, 1.6 --> 1.6, 1.33333 --> 1.33333, 2.08333 --> 2, 3.87097 --> 3.74194, 1.44444 --> 1.44444, 4.33333 --> 3.7037, 5.89362 --> 5, 5.36559 --> 4.97849, 2.54545 --> 2.54545 )
[LOG] Overall execution time: 103.218 sec CPU time.
[LOG] Overall execution time: 104 sec real time.
Synthesis time: 103.78 sec (Real time) / 102.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.51 sec (Real time) / 10.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1577 11 43 1 1511
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 118.872 sec CPU time.
[LOG] Relation determinization time: 119 sec real time.
[LOG] Final circuit size: 796 new AND gates.
[LOG] Size before ABC: 951 AND gates.
[LOG] Size after ABC: 794 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 118.508/119 sec (0.102174/0 sec, 0.122385/0 sec, 0.149385/1 sec, 0.150283/0 sec, 0.138871/0 sec, 0.149782/0 sec, 0.138411/0 sec, 0.180277/0 sec, 1.35205/2 sec, 0.197592/0 sec, 0.411397/0 sec, 0.209516/0 sec, 1.56587/2 sec, 1.40216/1 sec, 1.49423/2 sec, 8.91638/9 sec, 7.45637/7 sec, 5.57386/6 sec, 5.19548/5 sec, 5.90555/6 sec, 7.89573/8 sec, 7.12746/7 sec, 6.87009/7 sec, 9.17043/9 sec, 6.42629/7 sec, 8.8887/9 sec, 7.88379/7 sec, 4.677/5 sec, 3.12799/3 sec, 15.6283/16 sec )
[LOG] Nr of iterations: 628 (5, 2, 21, 12, 8, 8, 8, 14, 37, 9, 41, 6, 74, 67, 36, 4, 1, 19, 8, 7, 7, 7, 11, 36, 7, 39, 4, 49, 50, 31 )
[LOG] Total clause computation time: 7.84339/5 sec (0.038917/0.038917 sec, 0.060715/0.060715 sec, 0.065022/0.065022 sec, 0.065857/0.065857 sec, 0.062312/0.062312 sec, 0.066163/0.066163 sec, 0.05962/0.05962 sec, 0.069963/0.069963 sec, 0.183858/0.183858 sec, 0.06898/0.06898 sec, 0.155687/0.155687 sec, 0.06767/0.06767 sec, 0.209769/0.209769 sec, 0.273508/0.273508 sec, 0.246543/0.246543 sec, 0.177774/0.177774 sec, 1.44566/1.44566 sec, 0.162809/0.162809 sec, 0.22758/0.22758 sec, 0.127357/0.127357 sec, 0.114217/0.114217 sec, 0.107498/0.107498 sec, 0.152917/0.152917 sec, 0.504959/0.504959 sec, 0.099642/0.099642 sec, 2.52869/2.52869 sec, 0.091954/0.091954 sec, 0.111404/0.111404 sec, 0.142326/0.142326 sec, 0.154024/0.154024 sec )
[LOG] Total clause minimization time: 110.373/114 sec (0.053931/0.053931 sec, 0.053284/0.053284 sec, 0.073913/0.073913 sec, 0.074724/0.074724 sec, 0.066993/0.066993 sec, 0.074103/0.074103 sec, 0.069827/0.069827 sec, 0.100178/0.100178 sec, 1.15526/1.15526 sec, 0.117973/0.117973 sec, 0.243309/0.243309 sec, 0.131734/0.131734 sec, 1.33835/1.33835 sec, 1.10988/1.10988 sec, 1.23254/1.23254 sec, 8.73243/8.73243 sec, 6.00425/6.00425 sec, 5.40234/5.40234 sec, 4.96092/4.96092 sec, 5.77129/5.77129 sec, 7.77486/7.77486 sec, 7.0133/7.0133 sec, 6.7099/6.7099 sec, 8.65577/8.65577 sec, 6.31974/6.31974 sec, 6.35037/6.35037 sec, 7.78528/7.78528 sec, 4.5552/4.5552 sec, 2.97586/2.97586 sec, 15.4655/15.4655 sec )
[LOG] Total clause size reduction: 81226 --> 2126 (1832 --> 4, 424 --> 1, 6720 --> 58, 3586 --> 27, 2205 --> 8, 2100 --> 10, 2009 --> 9, 3549 --> 26, 9180 --> 146, 1928 --> 13, 9320 --> 184, 1115 --> 10, 15330 --> 480, 13794 --> 262, 7280 --> 89, 4 --> 4, 1 --> 1, 53 --> 52, 11 --> 11, 8 --> 8, 10 --> 10, 9 --> 9, 13 --> 13, 146 --> 127, 8 --> 8, 171 --> 164, 6 --> 6, 179 --> 162, 164 --> 153, 71 --> 71 )
[LOG] Average clause size reduction: 129.341 --> 3.38535 (366.4 --> 0.8, 212 --> 0.5, 320 --> 2.7619, 298.833 --> 2.25, 275.625 --> 1, 262.5 --> 1.25, 251.125 --> 1.125, 253.5 --> 1.85714, 248.108 --> 3.94595, 214.222 --> 1.44444, 227.317 --> 4.4878, 185.833 --> 1.66667, 207.162 --> 6.48649, 205.881 --> 3.91045, 202.222 --> 2.47222, 1 --> 1, 1 --> 1, 2.78947 --> 2.73684, 1.375 --> 1.375, 1.14286 --> 1.14286, 1.42857 --> 1.42857, 1.28571 --> 1.28571, 1.18182 --> 1.18182, 4.05556 --> 3.52778, 1.14286 --> 1.14286, 4.38462 --> 4.20513, 1.5 --> 1.5, 3.65306 --> 3.30612, 3.28 --> 3.06, 2.29032 --> 2.29032 )
[LOG] Overall execution time: 118.878 sec CPU time.
[LOG] Overall execution time: 119 sec real time.
Synthesis time: 119.38 sec (Real time) / 117.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.53 sec (Real time) / 9.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1262 12 46 1 1191
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 344.465 sec CPU time.
[LOG] Relation determinization time: 346 sec real time.
[LOG] Final circuit size: 1212 new AND gates.
[LOG] Size before ABC: 1602 AND gates.
[LOG] Size after ABC: 1212 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 343.906/344 sec (0.15018/0 sec, 0.175254/0 sec, 0.214285/0 sec, 0.230501/0 sec, 0.191193/1 sec, 0.210976/0 sec, 0.203181/0 sec, 0.246345/0 sec, 4.86346/5 sec, 0.207326/0 sec, 7.42227/8 sec, 0.278781/0 sec, 0.282931/0 sec, 21.6634/22 sec, 17.7637/18 sec, 23.2584/23 sec, 25.8352/26 sec, 17.5926/18 sec, 7.83239/7 sec, 15.4997/16 sec, 8.49562/9 sec, 17.2954/17 sec, 14.0149/14 sec, 20.8132/21 sec, 19.8963/20 sec, 10.9791/11 sec, 21.0055/21 sec, 12.9139/13 sec, 17.4957/17 sec, 20.7182/21 sec, 13.1219/13 sec, 6.00932/6 sec, 4.54695/5 sec, 12.4775/12 sec )
[LOG] Nr of iterations: 949 (3, 3, 20, 17, 11, 12, 11, 19, 54, 5, 49, 18, 7, 126, 65, 62, 23, 2, 2, 19, 13, 7, 6, 7, 17, 53, 4, 48, 14, 6, 102, 62, 60, 22 )
[LOG] Total clause computation time: 8.82035/10 sec (0.051638/0.051638 sec, 0.085738/0.085738 sec, 0.114801/0.114801 sec, 0.11432/0.11432 sec, 0.089334/0.089334 sec, 0.093829/0.093829 sec, 0.081617/0.081617 sec, 0.094408/0.094408 sec, 0.219739/0.219739 sec, 0.076851/0.076851 sec, 0.209045/0.209045 sec, 0.095621/0.095621 sec, 0.114987/0.114987 sec, 0.913278/0.913278 sec, 0.481377/0.481377 sec, 0.467585/0.467585 sec, 0.510051/0.510051 sec, 0.393795/0.393795 sec, 1.03873/1.03873 sec, 0.161818/0.161818 sec, 0.162493/0.162493 sec, 0.126745/0.126745 sec, 0.161548/0.161548 sec, 0.109235/0.109235 sec, 0.158612/0.158612 sec, 0.719225/0.719225 sec, 0.218409/0.218409 sec, 0.566941/0.566941 sec, 0.167138/0.167138 sec, 0.147136/0.147136 sec, 0.281425/0.281425 sec, 0.193249/0.193249 sec, 0.175169/0.175169 sec, 0.224462/0.224462 sec )
[LOG] Total clause minimization time: 334.579/334 sec (0.086787/0.086787 sec, 0.077569/0.077569 sec, 0.086358/0.086358 sec, 0.103615/0.103615 sec, 0.088229/0.088229 sec, 0.103601/0.103601 sec, 0.107817/0.107817 sec, 0.138139/0.138139 sec, 4.62503/4.62503 sec, 0.117667/0.117667 sec, 7.19405/7.19405 sec, 0.166908/0.166908 sec, 0.153353/0.153353 sec, 20.7134/20.7134 sec, 17.2543/17.2543 sec, 22.7631/22.7631 sec, 25.303/25.303 sec, 17.1903/17.1903 sec, 6.78365/6.78365 sec, 15.3266/15.3266 sec, 8.32243/8.32243 sec, 17.1588/17.1588 sec, 13.8433/13.8433 sec, 20.6942/20.6942 sec, 19.7265/19.7265 sec, 10.2439/10.2439 sec, 20.7777/20.7777 sec, 12.3321/12.3321 sec, 17.3195/17.3195 sec, 20.5623/20.5623 sec, 12.8164/12.8164 sec, 5.80027/5.80027 sec, 4.3558/4.3558 sec, 12.2421/12.2421 sec )
[LOG] Total clause size reduction: 129748 --> 3463 (1026 --> 2, 950 --> 2, 7258 --> 48, 5856 --> 34, 3530 --> 17, 3740 --> 20, 3270 --> 29, 5616 --> 31, 15582 --> 262, 1120 --> 6, 13056 --> 218, 4386 --> 21, 1488 --> 7, 28250 --> 854, 14400 --> 255, 13664 --> 198, 4906 --> 51, 2 --> 2, 2 --> 2, 48 --> 48, 22 --> 20, 8 --> 8, 7 --> 7, 8 --> 8, 25 --> 24, 262 --> 196, 6 --> 6, 218 --> 185, 15 --> 15, 7 --> 7, 547 --> 439, 234 --> 202, 188 --> 188, 51 --> 51 )
[LOG] Average clause size reduction: 136.721 --> 3.6491 (342 --> 0.666667, 316.667 --> 0.666667, 362.9 --> 2.4, 344.471 --> 2, 320.909 --> 1.54545, 311.667 --> 1.66667, 297.273 --> 2.63636, 295.579 --> 1.63158, 288.556 --> 4.85185, 224 --> 1.2, 266.449 --> 4.44898, 243.667 --> 1.16667, 212.571 --> 1, 224.206 --> 6.77778, 221.538 --> 3.92308, 220.387 --> 3.19355, 213.304 --> 2.21739, 1 --> 1, 1 --> 1, 2.52632 --> 2.52632, 1.69231 --> 1.53846, 1.14286 --> 1.14286, 1.16667 --> 1.16667, 1.14286 --> 1.14286, 1.47059 --> 1.41176, 4.9434 --> 3.69811, 1.5 --> 1.5, 4.54167 --> 3.85417, 1.07143 --> 1.07143, 1.16667 --> 1.16667, 5.36275 --> 4.30392, 3.77419 --> 3.25806, 3.13333 --> 3.13333, 2.31818 --> 2.31818 )
[LOG] Overall execution time: 344.472 sec CPU time.
[LOG] Overall execution time: 346 sec real time.
Synthesis time: 345.51 sec (Real time) / 342.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.05 sec (Real time) / 9.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 1735 13 50 1 1655
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 142.11 sec CPU time.
[LOG] Relation determinization time: 145 sec real time.
[LOG] Final circuit size: 576 new AND gates.
[LOG] Size before ABC: 697 AND gates.
[LOG] Size after ABC: 576 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 141.447/141 sec (0.205184/0 sec, 0.190465/0 sec, 0.160258/0 sec, 0.323598/1 sec, 0.344637/0 sec, 0.240072/0 sec, 0.230984/0 sec, 1.06342/1 sec, 0.324443/1 sec, 0.279575/0 sec, 0.292049/0 sec, 0.306611/1 sec, 0.872746/1 sec, 0.393952/0 sec, 0.361599/0 sec, 0.526387/1 sec, 10.6908/11 sec, 7.86548/7 sec, 3.39442/4 sec, 3.45876/3 sec, 13.8183/14 sec, 6.96402/7 sec, 7.02666/7 sec, 4.72437/5 sec, 5.99601/6 sec, 7.20471/7 sec, 6.34135/7 sec, 6.31207/6 sec, 5.05324/5 sec, 6.38015/6 sec, 4.9657/5 sec, 10.0365/10 sec, 3.83834/4 sec, 1.22853/1 sec, 6.08876/7 sec, 13.9427/13 sec )
[LOG] Nr of iterations: 499 (10, 3, 4, 28, 29, 7, 11, 10, 13, 12, 19, 14, 10, 12, 9, 54, 29, 9, 4, 2, 3, 16, 26, 5, 10, 9, 11, 11, 18, 11, 7, 9, 5, 47, 14, 8 )
[LOG] Total clause computation time: 15.6417/14 sec (0.094378/0.094378 sec, 0.088761/0.088761 sec, 0.060078/0.060078 sec, 0.13756/0.13756 sec, 0.107068/0.107068 sec, 0.116372/0.116372 sec, 0.111471/0.111471 sec, 0.126248/0.126248 sec, 0.151581/0.151581 sec, 0.125861/0.125861 sec, 0.1375/0.1375 sec, 0.130628/0.130628 sec, 0.193983/0.193983 sec, 0.197535/0.197535 sec, 0.178295/0.178295 sec, 0.217675/0.217675 sec, 0.926244/0.926244 sec, 0.82736/0.82736 sec, 3.19958/3.19958 sec, 3.19042/3.19042 sec, 0.170778/0.170778 sec, 1.4589/1.4589 sec, 0.387095/0.387095 sec, 0.098825/0.098825 sec, 0.099648/0.099648 sec, 0.103205/0.103205 sec, 0.119879/0.119879 sec, 0.157338/0.157338 sec, 0.106897/0.106897 sec, 0.098256/0.098256 sec, 0.080059/0.080059 sec, 0.132419/0.132419 sec, 0.075764/0.075764 sec, 0.170776/0.170776 sec, 0.558699/0.558699 sec, 1.50451/1.50451 sec )
[LOG] Total clause minimization time: 125.37/127 sec (0.097268/0.097268 sec, 0.088771/0.088771 sec, 0.087218/0.087218 sec, 0.170767/0.170767 sec, 0.220642/0.220642 sec, 0.109982/0.109982 sec, 0.105327/0.105327 sec, 0.922931/0.922931 sec, 0.160101/0.160101 sec, 0.139464/0.139464 sec, 0.139945/0.139945 sec, 0.161144/0.161144 sec, 0.664943/0.664943 sec, 0.18203/0.18203 sec, 0.168791/0.168791 sec, 0.290442/0.290442 sec, 9.74502/9.74502 sec, 7.02126/7.02126 sec, 0.185726/0.185726 sec, 0.259346/0.259346 sec, 13.6391/13.6391 sec, 5.49494/5.49494 sec, 6.62709/6.62709 sec, 4.61712/4.61712 sec, 5.88734/5.88734 sec, 7.09221/7.09221 sec, 6.21292/6.21292 sec, 6.14525/6.14525 sec, 4.93724/4.93724 sec, 6.27281/6.27281 sec, 4.87729/4.87729 sec, 9.89509/9.89509 sec, 3.75433/3.75433 sec, 1.04606/1.04606 sec, 5.52035/5.52035 sec, 12.4294/12.4294 sec )
[LOG] Total clause size reduction: 84948 --> 1257 (4392 --> 16, 974 --> 2, 1443 --> 3, 12177 --> 115, 12404 --> 118, 2112 --> 8, 3420 --> 15, 2961 --> 12, 3804 --> 24, 3333 --> 19, 5238 --> 28, 3627 --> 31, 2394 --> 21, 2783 --> 38, 1952 --> 24, 12879 --> 160, 6664 --> 121, 1896 --> 19, 4 --> 4, 2 --> 2, 3 --> 3, 38 --> 37, 96 --> 88, 6 --> 6, 15 --> 15, 12 --> 12, 21 --> 21, 19 --> 19, 28 --> 28, 21 --> 21, 15 --> 15, 18 --> 18, 11 --> 11, 120 --> 120, 47 --> 44, 19 --> 19 )
[LOG] Average clause size reduction: 170.236 --> 2.51904 (439.2 --> 1.6, 324.667 --> 0.666667, 360.75 --> 0.75, 434.893 --> 4.10714, 427.724 --> 4.06897, 301.714 --> 1.14286, 310.909 --> 1.36364, 296.1 --> 1.2, 292.615 --> 1.84615, 277.75 --> 1.58333, 275.684 --> 1.47368, 259.071 --> 2.21429, 239.4 --> 2.1, 231.917 --> 3.16667, 216.889 --> 2.66667, 238.5 --> 2.96296, 229.793 --> 4.17241, 210.667 --> 2.11111, 1 --> 1, 1 --> 1, 1 --> 1, 2.375 --> 2.3125, 3.69231 --> 3.38462, 1.2 --> 1.2, 1.5 --> 1.5, 1.33333 --> 1.33333, 1.90909 --> 1.90909, 1.72727 --> 1.72727, 1.55556 --> 1.55556, 1.90909 --> 1.90909, 2.14286 --> 2.14286, 2 --> 2, 2.2 --> 2.2, 2.55319 --> 2.55319, 3.35714 --> 3.14286, 2.375 --> 2.375 )
[LOG] Overall execution time: 142.118 sec CPU time.
[LOG] Overall execution time: 145 sec real time.
Synthesis time: 144.62 sec (Real time) / 140.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.59 sec (Real time) / 6.56 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1136 14 53 1 1051
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 222.253 sec CPU time.
[LOG] Relation determinization time: 223 sec real time.
[LOG] Final circuit size: 667 new AND gates.
[LOG] Size before ABC: 836 AND gates.
[LOG] Size after ABC: 667 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 221.289/221 sec (0.240281/0 sec, 0.239202/0 sec, 0.186473/0 sec, 0.410782/1 sec, 0.431849/0 sec, 0.252328/0 sec, 0.262194/1 sec, 0.262285/0 sec, 0.262852/0 sec, 0.278417/0 sec, 0.308591/1 sec, 0.295191/0 sec, 0.302867/0 sec, 0.362104/1 sec, 0.334029/0 sec, 0.370718/0 sec, 0.549017/1 sec, 19.1177/19 sec, 18.0947/18 sec, 5.4122/6 sec, 2.27482/2 sec, 16.9647/17 sec, 10.9464/11 sec, 11.7358/12 sec, 7.09448/7 sec, 7.80433/8 sec, 7.05009/7 sec, 11.388/11 sec, 10.0552/10 sec, 8.27932/8 sec, 12.8578/13 sec, 7.97615/8 sec, 11.6108/12 sec, 10.8281/11 sec, 12.3893/12 sec, 7.18836/7 sec, 10.0303/10 sec, 6.84107/7 sec )
[LOG] Nr of iterations: 585 (8, 3, 4, 24, 26, 7, 8, 12, 7, 14, 18, 15, 11, 15, 15, 12, 60, 36, 28, 6, 2, 3, 15, 20, 6, 7, 11, 5, 12, 15, 13, 10, 11, 13, 11, 56, 21, 25 )
[LOG] Total clause computation time: 17.1807/14 sec (0.11196/0.11196 sec, 0.112033/0.112033 sec, 0.069609/0.069609 sec, 0.172271/0.172271 sec, 0.1474/0.1474 sec, 0.12536/0.12536 sec, 0.116713/0.116713 sec, 0.113174/0.113174 sec, 0.113176/0.113176 sec, 0.11657/0.11657 sec, 0.128538/0.128538 sec, 0.109133/0.109133 sec, 0.1193/0.1193 sec, 0.141537/0.141537 sec, 0.125087/0.125087 sec, 0.155396/0.155396 sec, 0.244975/0.244975 sec, 0.674725/0.674725 sec, 0.60909/0.60909 sec, 5.18792/5.18792 sec, 1.92394/1.92394 sec, 0.20979/0.20979 sec, 2.34906/2.34906 sec, 0.592463/0.592463 sec, 0.110035/0.110035 sec, 0.119393/0.119393 sec, 0.11371/0.11371 sec, 0.08849/0.08849 sec, 0.094306/0.094306 sec, 0.124382/0.124382 sec, 0.302228/0.302228 sec, 0.263789/0.263789 sec, 0.138738/0.138738 sec, 0.129014/0.129014 sec, 0.117634/0.117634 sec, 0.233147/0.233147 sec, 0.857018/0.857018 sec, 0.719643/0.719643 sec )
[LOG] Total clause minimization time: 203.587/207 sec (0.113984/0.113984 sec, 0.112594/0.112594 sec, 0.104184/0.104184 sec, 0.221771/0.221771 sec, 0.266498/0.266498 sec, 0.109688/0.109688 sec, 0.130416/0.130416 sec, 0.133752/0.133752 sec, 0.13488/0.13488 sec, 0.14587/0.14587 sec, 0.164381/0.164381 sec, 0.170168/0.170168 sec, 0.167391/0.167391 sec, 0.202925/0.202925 sec, 0.192439/0.192439 sec, 0.197102/0.197102 sec, 0.282143/0.282143 sec, 18.4192/18.4192 sec, 17.4633/17.4633 sec, 0.214806/0.214806 sec, 0.340426/0.340426 sec, 16.7457/16.7457 sec, 8.58517/8.58517 sec, 11.1305/11.1305 sec, 6.97505/6.97505 sec, 7.6765/7.6765 sec, 6.92743/6.92743 sec, 11.291/11.291 sec, 9.95191/9.95191 sec, 8.14548/8.14548 sec, 12.5446/12.5446 sec, 7.70249/7.70249 sec, 11.4613/11.4613 sec, 10.6889/10.6889 sec, 12.2607/12.2607 sec, 6.94117/6.94117 sec, 9.16173/9.16173 sec, 6.10984/6.10984 sec )
[LOG] Total clause size reduction: 98876 --> 1501 (3654 --> 8, 1042 --> 2, 1545 --> 3, 11155 --> 98, 11925 --> 93, 2268 --> 7, 2576 --> 10, 3905 --> 18, 2058 --> 10, 4277 --> 24, 5389 --> 53, 4270 --> 23, 2930 --> 17, 3920 --> 35, 3738 --> 31, 2838 --> 24, 15163 --> 167, 8820 --> 165, 6777 --> 106, 6 --> 6, 2 --> 2, 3 --> 3, 42 --> 36, 57 --> 53, 7 --> 7, 10 --> 10, 18 --> 18, 7 --> 7, 20 --> 20, 31 --> 31, 19 --> 19, 17 --> 17, 24 --> 24, 27 --> 27, 24 --> 24, 152 --> 152, 76 --> 67, 84 --> 84 )
[LOG] Average clause size reduction: 169.019 --> 2.56581 (456.75 --> 1, 347.333 --> 0.666667, 386.25 --> 0.75, 464.792 --> 4.08333, 458.654 --> 3.57692, 324 --> 1, 322 --> 1.25, 325.417 --> 1.5, 294 --> 1.42857, 305.5 --> 1.71429, 299.389 --> 2.94444, 284.667 --> 1.53333, 266.364 --> 1.54545, 261.333 --> 2.33333, 249.2 --> 2.06667, 236.5 --> 2, 252.717 --> 2.78333, 245 --> 4.58333, 242.036 --> 3.78571, 1 --> 1, 1 --> 1, 1 --> 1, 2.8 --> 2.4, 2.85 --> 2.65, 1.16667 --> 1.16667, 1.42857 --> 1.42857, 1.63636 --> 1.63636, 1.4 --> 1.4, 1.66667 --> 1.66667, 2.06667 --> 2.06667, 1.46154 --> 1.46154, 1.7 --> 1.7, 2.18182 --> 2.18182, 2.07692 --> 2.07692, 2.18182 --> 2.18182, 2.71429 --> 2.71429, 3.61905 --> 3.19048, 3.36 --> 3.36 )
[LOG] Overall execution time: 222.261 sec CPU time.
[LOG] Overall execution time: 223 sec real time.
Synthesis time: 222.91 sec (Real time) / 220.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.04 sec (Real time) / 6.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1267 15 56 1 1177
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 403.402 sec CPU time.
[LOG] Relation determinization time: 404 sec real time.
[LOG] Final circuit size: 838 new AND gates.
[LOG] Size before ABC: 1051 AND gates.
[LOG] Size after ABC: 838 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 402.561/403 sec (0.273345/0 sec, 0.275427/0 sec, 0.238408/1 sec, 0.370688/0 sec, 0.429095/0 sec, 0.291191/1 sec, 1.15316/1 sec, 3.89615/4 sec, 1.43823/1 sec, 3.09076/3 sec, 0.339225/1 sec, 0.396211/0 sec, 0.48274/0 sec, 0.410257/1 sec, 0.490214/0 sec, 0.4226/1 sec, 1.74026/2 sec, 2.59086/2 sec, 26.1399/26 sec, 24.5222/25 sec, 14.5634/15 sec, 1.98145/2 sec, 18.6595/18 sec, 22.079/22 sec, 15.4715/16 sec, 15.8843/16 sec, 16.1446/16 sec, 18.4446/18 sec, 17.2521/18 sec, 23.9206/24 sec, 18.9335/19 sec, 18.8491/19 sec, 15.8538/15 sec, 19.0042/19 sec, 16.1077/17 sec, 18.6075/18 sec, 7.53212/8 sec, 18.8217/19 sec, 16.455/16 sec, 19.0048/19 sec )
[LOG] Nr of iterations: 688 (10, 7, 3, 29, 32, 6, 6, 8, 9, 17, 8, 10, 14, 8, 16, 15, 87, 39, 35, 20, 6, 6, 2, 21, 21, 5, 5, 7, 8, 13, 6, 9, 12, 7, 14, 12, 85, 36, 19, 15 )
[LOG] Total clause computation time: 35.0428/38 sec (0.126966/0.126966 sec, 0.128607/0.128607 sec, 0.104932/0.104932 sec, 0.152443/0.152443 sec, 0.167837/0.167837 sec, 0.130241/0.130241 sec, 0.139517/0.139517 sec, 0.128085/0.128085 sec, 0.144623/0.144623 sec, 0.162426/0.162426 sec, 0.140351/0.140351 sec, 0.181358/0.181358 sec, 0.211591/0.211591 sec, 0.179045/0.179045 sec, 0.21363/0.21363 sec, 0.162902/0.162902 sec, 0.323302/0.323302 sec, 0.173111/0.173111 sec, 1.6152/1.6152 sec, 1.03005/1.03005 sec, 7.33856/7.33856 sec, 1.72276/1.72276 sec, 3.46631/3.46631 sec, 3.9427/3.9427 sec, 1.30972/1.30972 sec, 0.098458/0.098458 sec, 0.096417/0.096417 sec, 0.22762/0.22762 sec, 0.243315/0.243315 sec, 0.268469/0.268469 sec, 0.139891/0.139891 sec, 0.263031/0.263031 sec, 0.22963/0.22963 sec, 0.217215/0.217215 sec, 0.185666/0.185666 sec, 0.135531/0.135531 sec, 1.01437/1.01437 sec, 0.130097/0.130097 sec, 2.35764/2.35764 sec, 6.03916/6.03916 sec )
[LOG] Total clause minimization time: 366.869/365 sec (0.128949/0.128949 sec, 0.127927/0.127927 sec, 0.11752/0.11752 sec, 0.197828/0.197828 sec, 0.239181/0.239181 sec, 0.143214/0.143214 sec, 0.996953/0.996953 sec, 3.75069/3.75069 sec, 1.27588/1.27588 sec, 2.91059/2.91059 sec, 0.181619/0.181619 sec, 0.197637/0.197637 sec, 0.2531/0.2531 sec, 0.213964/0.213964 sec, 0.256562/0.256562 sec, 0.240499/0.240499 sec, 1.38754/1.38754 sec, 2.39393/2.39393 sec, 24.4959/24.4959 sec, 23.467/23.467 sec, 7.2146/7.2146 sec, 0.24403/0.24403 sec, 15.1823/15.1823 sec, 18.1188/18.1188 sec, 14.1486/14.1486 sec, 15.774/15.774 sec, 16.0385/16.0385 sec, 18.2072/18.2072 sec, 16.9988/16.9988 sec, 23.6398/23.6398 sec, 18.7829/18.7829 sec, 18.5735/18.5735 sec, 15.6126/15.6126 sec, 18.7753/18.7753 sec, 15.9091/15.9091 sec, 18.4592/18.4592 sec, 6.49656/6.49656 sec, 18.6771/18.6771 sec, 14.0856/14.0856 sec, 12.9548/12.9548 sec )
[LOG] Total clause size reduction: 124568 --> 1935 (5022 --> 13, 3342 --> 6, 1102 --> 2, 14588 --> 110, 15903 --> 129, 2025 --> 7, 1970 --> 7, 2667 --> 10, 2952 --> 11, 5680 --> 39, 2401 --> 16, 2979 --> 20, 4147 --> 26, 2149 --> 15, 4410 --> 31, 3934 --> 36, 24080 --> 318, 10298 --> 108, 9044 --> 152, 5035 --> 73, 6 --> 6, 6 --> 6, 2 --> 2, 65 --> 59, 66 --> 62, 7 --> 7, 7 --> 7, 10 --> 10, 11 --> 11, 21 --> 21, 10 --> 10, 20 --> 20, 23 --> 23, 15 --> 15, 26 --> 26, 28 --> 28, 311 --> 295, 95 --> 94, 68 --> 61, 43 --> 43 )
[LOG] Average clause size reduction: 181.058 --> 2.8125 (502.2 --> 1.3, 477.429 --> 0.857143, 367.333 --> 0.666667, 503.034 --> 3.7931, 496.969 --> 4.03125, 337.5 --> 1.16667, 328.333 --> 1.16667, 333.375 --> 1.25, 328 --> 1.22222, 334.118 --> 2.29412, 300.125 --> 2, 297.9 --> 2, 296.214 --> 1.85714, 268.625 --> 1.875, 275.625 --> 1.9375, 262.267 --> 2.4, 276.782 --> 3.65517, 264.051 --> 2.76923, 258.4 --> 4.34286, 251.75 --> 3.65, 1 --> 1, 1 --> 1, 1 --> 1, 3.09524 --> 2.80952, 3.14286 --> 2.95238, 1.4 --> 1.4, 1.4 --> 1.4, 1.42857 --> 1.42857, 1.375 --> 1.375, 1.61538 --> 1.61538, 1.66667 --> 1.66667, 2.22222 --> 2.22222, 1.91667 --> 1.91667, 2.14286 --> 2.14286, 1.85714 --> 1.85714, 2.33333 --> 2.33333, 3.65882 --> 3.47059, 2.63889 --> 2.61111, 3.57895 --> 3.21053, 2.86667 --> 2.86667 )
[LOG] Overall execution time: 403.41 sec CPU time.
[LOG] Overall execution time: 404 sec real time.
Synthesis time: 404.49 sec (Real time) / 400.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.03 sec (Real time) / 8.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1480 16 59 1 1385
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 526.133 sec CPU time.
[LOG] Relation determinization time: 527 sec real time.
[LOG] Final circuit size: 894 new AND gates.
[LOG] Size before ABC: 1120 AND gates.
[LOG] Size after ABC: 894 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 525.041/526 sec (0.336642/0 sec, 0.354184/1 sec, 0.29561/0 sec, 7.29735/7 sec, 0.553795/1 sec, 0.352187/0 sec, 1.10155/1 sec, 4.17636/4 sec, 3.0165/3 sec, 4.11011/5 sec, 0.448396/0 sec, 0.465383/0 sec, 0.539562/1 sec, 0.54476/1 sec, 0.500486/0 sec, 0.60539/1 sec, 2.57798/2 sec, 6.4669/7 sec, 12.3352/12 sec, 20.6925/21 sec, 22.787/23 sec, 23.5918/23 sec, 31.9121/32 sec, 17.3848/18 sec, 20.84/21 sec, 26.4925/26 sec, 17.7483/18 sec, 21.602/22 sec, 19.5714/19 sec, 19.96/20 sec, 25.978/26 sec, 18.8248/19 sec, 23.3688/23 sec, 18.8775/19 sec, 20.8804/21 sec, 21.715/22 sec, 19.6653/20 sec, 10.3556/10 sec, 16.2138/16 sec, 17.1394/17 sec, 24.567/25 sec, 18.7947/19 sec )
[LOG] Nr of iterations: 814 (8, 5, 5, 41, 39, 8, 8, 7, 8, 13, 11, 13, 14, 16, 15, 17, 85, 45, 58, 27, 24, 6, 4, 4, 14, 13, 6, 7, 6, 7, 10, 10, 12, 13, 12, 11, 12, 66, 43, 57, 13, 21 )
[LOG] Total clause computation time: 52.1018/52 sec (0.157709/0.157709 sec, 0.167158/0.167158 sec, 0.111814/0.111814 sec, 0.209408/0.209408 sec, 0.209667/0.209667 sec, 0.164751/0.164751 sec, 0.167525/0.167525 sec, 0.19306/0.19306 sec, 0.214831/0.214831 sec, 0.2481/0.2481 sec, 0.196839/0.196839 sec, 0.221968/0.221968 sec, 0.261544/0.261544 sec, 0.291816/0.291816 sec, 0.239126/0.239126 sec, 0.229463/0.229463 sec, 0.39228/0.39228 sec, 0.223572/0.223572 sec, 0.230115/0.230115 sec, 1.52909/1.52909 sec, 1.44212/1.44212 sec, 12.5594/12.5594 sec, 16.5806/16.5806 sec, 0.522873/0.522873 sec, 1.26581/1.26581 sec, 0.882733/0.882733 sec, 0.154791/0.154791 sec, 0.159993/0.159993 sec, 0.139969/0.139969 sec, 0.154028/0.154028 sec, 0.166979/0.166979 sec, 0.164335/0.164335 sec, 0.265852/0.265852 sec, 0.147045/0.147045 sec, 0.192546/0.192546 sec, 0.260667/0.260667 sec, 0.153263/0.153263 sec, 0.643173/0.643173 sec, 0.153229/0.153229 sec, 0.139898/0.139898 sec, 8.13208/8.13208 sec, 2.16057/2.16057 sec )
[LOG] Total clause minimization time: 472.118/474 sec (0.158438/0.158438 sec, 0.165968/0.165968 sec, 0.164342/0.164342 sec, 7.05673/7.05673 sec, 0.318672/0.318672 sec, 0.166937/0.166937 sec, 0.910737/0.910737 sec, 3.96508/3.96508 sec, 2.77696/2.77696 sec, 3.83855/3.83855 sec, 0.229209/0.229209 sec, 0.220555/0.220555 sec, 0.254601/0.254601 sec, 0.229384/0.229384 sec, 0.237517/0.237517 sec, 0.351715/0.351715 sec, 2.14984/2.14984 sec, 6.21204/6.21204 sec, 12.074/12.074 sec, 19.1309/19.1309 sec, 21.3126/21.3126 sec, 11.0204/11.0204 sec, 15.3161/15.3161 sec, 16.8506/16.8506 sec, 19.5614/19.5614 sec, 25.5971/25.5971 sec, 17.5764/17.5764 sec, 21.4262/21.4262 sec, 19.4192/19.4192 sec, 19.7941/19.7941 sec, 25.7983/25.7983 sec, 18.6473/18.6473 sec, 23.0892/23.0892 sec, 18.7171/18.7171 sec, 20.6755/20.6755 sec, 21.4413/21.4413 sec, 19.4983/19.4983 sec, 9.69526/9.69526 sec, 16.0456/16.0456 sec, 16.983/16.983 sec, 16.4219/16.4219 sec, 16.6196/16.6196 sec )
[LOG] Total clause size reduction: 164004 --> 2351 (4144 --> 10, 2364 --> 5, 2340 --> 4, 22200 --> 215, 20786 --> 159, 3017 --> 9, 2940 --> 11, 2442 --> 8, 2765 --> 12, 4572 --> 38, 3690 --> 15, 4284 --> 24, 4485 --> 18, 4995 --> 48, 4494 --> 37, 4928 --> 48, 25788 --> 350, 12936 --> 118, 16245 --> 162, 7280 --> 119, 6417 --> 74, 7 --> 7, 5 --> 5, 4 --> 4, 39 --> 37, 30 --> 29, 7 --> 7, 11 --> 11, 8 --> 8, 12 --> 12, 17 --> 17, 15 --> 15, 24 --> 24, 18 --> 18, 28 --> 28, 23 --> 23, 24 --> 24, 240 --> 223, 113 --> 113, 162 --> 162, 47 --> 42, 58 --> 58 )
[LOG] Average clause size reduction: 201.479 --> 2.88821 (518 --> 1.25, 472.8 --> 1, 468 --> 0.8, 541.463 --> 5.2439, 532.974 --> 4.07692, 377.125 --> 1.125, 367.5 --> 1.375, 348.857 --> 1.14286, 345.625 --> 1.5, 351.692 --> 2.92308, 335.455 --> 1.36364, 329.538 --> 1.84615, 320.357 --> 1.28571, 312.188 --> 3, 299.6 --> 2.46667, 289.882 --> 2.82353, 303.388 --> 4.11765, 287.467 --> 2.62222, 280.086 --> 2.7931, 269.63 --> 4.40741, 267.375 --> 3.08333, 1.16667 --> 1.16667, 1.25 --> 1.25, 1 --> 1, 2.78571 --> 2.64286, 2.30769 --> 2.23077, 1.16667 --> 1.16667, 1.57143 --> 1.57143, 1.33333 --> 1.33333, 1.71429 --> 1.71429, 1.7 --> 1.7, 1.5 --> 1.5, 2 --> 2, 1.38462 --> 1.38462, 2.33333 --> 2.33333, 2.09091 --> 2.09091, 2 --> 2, 3.63636 --> 3.37879, 2.62791 --> 2.62791, 2.84211 --> 2.84211, 3.61538 --> 3.23077, 2.7619 --> 2.7619 )
[LOG] Overall execution time: 526.143 sec CPU time.
[LOG] Overall execution time: 527 sec real time.
Synthesis time: 527.36 sec (Real time) / 522.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.00 sec (Real time) / 6.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 1576 17 62 1 1476
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 647.661 sec CPU time.
[LOG] Relation determinization time: 649 sec real time.
[LOG] Final circuit size: 951 new AND gates.
[LOG] Size before ABC: 1166 AND gates.
[LOG] Size after ABC: 951 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 646.183/648 sec (0.601889/1 sec, 0.5789/0 sec, 0.448444/1 sec, 0.797675/0 sec, 0.705406/1 sec, 0.874644/1 sec, 1.54919/2 sec, 10.364/10 sec, 11.8349/12 sec, 1.67896/1 sec, 0.585447/1 sec, 0.606739/1 sec, 0.723175/0 sec, 0.830217/1 sec, 1.78478/2 sec, 0.646352/1 sec, 3.30838/3 sec, 5.73395/6 sec, 5.94227/6 sec, 12.0347/12 sec, 19.9353/20 sec, 27.877/28 sec, 21.4754/21 sec, 31.3016/32 sec, 23.7271/23 sec, 24.0146/24 sec, 22.4985/23 sec, 24.6897/25 sec, 30.9134/31 sec, 28.9577/29 sec, 25.1161/25 sec, 25.9199/26 sec, 26.7175/27 sec, 28.7103/28 sec, 28.2168/29 sec, 22.4176/22 sec, 30.5751/31 sec, 22.6152/22 sec, 15.2439/16 sec, 26.9181/27 sec, 18.4072/18 sec, 21.2153/21 sec, 19.4422/20 sec, 17.6471/18 sec )
[LOG] Nr of iterations: 859 (9, 9, 5, 24, 26, 9, 11, 9, 10, 13, 8, 13, 13, 12, 9, 8, 81, 47, 43, 14, 67, 38, 7, 5, 4, 14, 16, 8, 9, 7, 9, 12, 7, 10, 10, 9, 8, 7, 64, 30, 39, 13, 59, 34 )
[LOG] Total clause computation time: 37.2485/29 sec (0.287421/0.287421 sec, 0.275383/0.275383 sec, 0.191632/0.191632 sec, 0.412973/0.412973 sec, 0.28063/0.28063 sec, 0.261349/0.261349 sec, 0.274978/0.274978 sec, 0.261536/0.261536 sec, 0.315823/0.315823 sec, 0.323002/0.323002 sec, 0.286336/0.286336 sec, 0.275144/0.275144 sec, 0.371715/0.371715 sec, 0.485176/0.485176 sec, 0.36602/0.36602 sec, 0.333008/0.333008 sec, 0.395725/0.395725 sec, 0.318727/0.318727 sec, 0.294322/0.294322 sec, 0.25164/0.25164 sec, 0.601304/0.601304 sec, 3.40084/3.40084 sec, 2.41096/2.41096 sec, 10.4271/10.4271 sec, 1.02147/1.02147 sec, 3.74847/3.74847 sec, 1.13379/1.13379 sec, 0.160464/0.160464 sec, 0.188622/0.188622 sec, 0.190419/0.190419 sec, 0.194916/0.194916 sec, 0.190453/0.190453 sec, 0.169756/0.169756 sec, 0.234096/0.234096 sec, 0.222443/0.222443 sec, 0.415347/0.415347 sec, 0.183723/0.183723 sec, 0.216199/0.216199 sec, 3.80557/3.80557 sec, 0.160379/0.160379 sec, 0.231646/0.231646 sec, 0.284499/0.284499 sec, 0.385944/0.385944 sec, 1.00756/1.00756 sec )
[LOG] Total clause minimization time: 607.851/618 sec (0.291023/0.291023 sec, 0.279356/0.279356 sec, 0.235345/0.235345 sec, 0.357881/0.357881 sec, 0.39763/0.39763 sec, 0.588141/0.588141 sec, 1.24368/1.24368 sec, 10.0761/10.0761 sec, 11.494/11.494 sec, 1.32728/1.32728 sec, 0.275688/0.275688 sec, 0.303526/0.303526 sec, 0.319528/0.319528 sec, 0.314048/0.314048 sec, 1.39318/1.39318 sec, 0.289165/0.289165 sec, 2.87098/2.87098 sec, 5.37732/5.37732 sec, 5.61399/5.61399 sec, 11.75/11.75 sec, 19.2908/19.2908 sec, 24.4315/24.4315 sec, 19.0477/19.0477 sec, 20.8556/20.8556 sec, 22.688/22.688 sec, 20.2473/20.2473 sec, 21.3468/21.3468 sec, 24.5127/24.5127 sec, 30.7057/30.7057 sec, 28.7491/28.7491 sec, 24.9023/24.9023 sec, 25.7106/25.7106 sec, 26.5278/26.5278 sec, 28.4576/28.4576 sec, 27.9763/27.9763 sec, 21.9837/21.9837 sec, 30.3715/30.3715 sec, 22.381/22.381 sec, 11.4114/11.4114 sec, 26.739/26.739 sec, 18.1524/18.1524 sec, 20.9134/20.9134 sec, 19.0313/19.0313 sec, 16.6196/16.6196 sec )
[LOG] Total clause size reduction: 171187 --> 2307 (5008 --> 11, 5000 --> 19, 2476 --> 4, 13547 --> 89, 14525 --> 109, 3656 --> 11, 4460 --> 13, 3464 --> 15, 3789 --> 15, 4884 --> 21, 2765 --> 14, 4596 --> 44, 4452 --> 28, 3949 --> 28, 2776 --> 16, 2345 --> 14, 26720 --> 357, 14766 --> 126, 12936 --> 107, 3887 --> 27, 19404 --> 224, 10841 --> 118, 8 --> 8, 7 --> 7, 4 --> 4, 37 --> 33, 46 --> 43, 11 --> 10, 11 --> 11, 9 --> 9, 15 --> 15, 21 --> 21, 14 --> 13, 15 --> 14, 19 --> 19, 17 --> 16, 16 --> 15, 14 --> 14, 240 --> 221, 58 --> 58, 90 --> 90, 27 --> 27, 166 --> 153, 96 --> 96 )
[LOG] Average clause size reduction: 199.286 --> 2.68568 (556.444 --> 1.22222, 555.556 --> 2.11111, 495.2 --> 0.8, 564.458 --> 3.70833, 558.654 --> 4.19231, 406.222 --> 1.22222, 405.455 --> 1.18182, 384.889 --> 1.66667, 378.9 --> 1.5, 375.692 --> 1.61538, 345.625 --> 1.75, 353.538 --> 3.38462, 342.462 --> 2.15385, 329.083 --> 2.33333, 308.444 --> 1.77778, 293.125 --> 1.75, 329.877 --> 4.40741, 314.17 --> 2.68085, 300.837 --> 2.48837, 277.643 --> 1.92857, 289.612 --> 3.34328, 285.289 --> 3.10526, 1.14286 --> 1.14286, 1.4 --> 1.4, 1 --> 1, 2.64286 --> 2.35714, 2.875 --> 2.6875, 1.375 --> 1.25, 1.22222 --> 1.22222, 1.28571 --> 1.28571, 1.66667 --> 1.66667, 1.75 --> 1.75, 2 --> 1.85714, 1.5 --> 1.4, 1.9 --> 1.9, 1.88889 --> 1.77778, 2 --> 1.875, 2 --> 2, 3.75 --> 3.45312, 1.93333 --> 1.93333, 2.30769 --> 2.30769, 2.07692 --> 2.07692, 2.81356 --> 2.59322, 2.82353 --> 2.82353 )
[LOG] Overall execution time: 647.672 sec CPU time.
[LOG] Overall execution time: 649 sec real time.
Synthesis time: 649.30 sec (Real time) / 643.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.34 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.86 sec (Real time) / 6.80 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 1673 18 65 1 1568
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 1053.9 sec CPU time.
[LOG] Relation determinization time: 1057 sec real time.
[LOG] Final circuit size: 1852 new AND gates.
[LOG] Size before ABC: 2370 AND gates.
[LOG] Size after ABC: 1852 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1052.37/1054 sec (0.536429/0 sec, 0.533869/1 sec, 0.422177/0 sec, 0.582365/1 sec, 0.584794/0 sec, 1.87864/2 sec, 2.64851/3 sec, 2.58995/2 sec, 1.89134/2 sec, 2.49628/3 sec, 0.572684/0 sec, 1.2612/2 sec, 0.624674/0 sec, 0.593501/1 sec, 1.2378/1 sec, 0.634515/1 sec, 5.06765/5 sec, 2.37659/2 sec, 6.5426/7 sec, 12.6724/12 sec, 7.04019/8 sec, 22.5304/22 sec, 45.771/46 sec, 49.0879/49 sec, 66.6285/67 sec, 26.9284/27 sec, 33.3959/33 sec, 52.1987/53 sec, 47.3405/47 sec, 45.0529/45 sec, 41.7215/42 sec, 39.2499/40 sec, 43.9831/44 sec, 39.7899/39 sec, 50.5691/51 sec, 38.7373/39 sec, 33.7591/34 sec, 40.1306/40 sec, 46.1145/46 sec, 19.5783/20 sec, 34.5197/35 sec, 37.3294/37 sec, 29.0929/29 sec, 40.9022/41 sec, 36.483/37 sec, 38.6841/38 sec )
[LOG] Nr of iterations: 1266 (9, 4, 3, 23, 22, 8, 9, 12, 9, 9, 7, 22, 15, 16, 11, 8, 100, 47, 49, 14, 16, 234, 37, 8, 3, 2, 13, 15, 7, 8, 11, 7, 8, 6, 21, 13, 14, 10, 7, 97, 46, 46, 10, 13, 183, 34 )
[LOG] Total clause computation time: 128.352/128 sec (0.254099/0.254099 sec, 0.251251/0.251251 sec, 0.188255/0.188255 sec, 0.267876/0.267876 sec, 0.230516/0.230516 sec, 0.229187/0.229187 sec, 0.296313/0.296313 sec, 0.260478/0.260478 sec, 0.263468/0.263468 sec, 0.31018/0.31018 sec, 0.325407/0.325407 sec, 0.301513/0.301513 sec, 0.281156/0.281156 sec, 0.306676/0.306676 sec, 0.313953/0.313953 sec, 0.317409/0.317409 sec, 0.417912/0.417912 sec, 0.30816/0.30816 sec, 0.282811/0.282811 sec, 0.231421/0.231421 sec, 0.3515/0.3515 sec, 1.41648/1.41648 sec, 2.74007/2.74007 sec, 16.6447/16.6447 sec, 32.553/32.553 sec, 1.83392/1.83392 sec, 16.0562/16.0562 sec, 21.789/21.789 sec, 0.660073/0.660073 sec, 0.409284/0.409284 sec, 2.23577/2.23577 sec, 0.420358/0.420358 sec, 0.31116/0.31116 sec, 0.426409/0.426409 sec, 0.389181/0.389181 sec, 0.326718/0.326718 sec, 0.503879/0.503879 sec, 0.370417/0.370417 sec, 1.00021/1.00021 sec, 1.98014/1.98014 sec, 0.251595/0.251595 sec, 0.561559/0.561559 sec, 0.34308/0.34308 sec, 0.68493/0.68493 sec, 1.49953/1.49953 sec, 16.9549/16.9549 sec )
[LOG] Total clause minimization time: 922.715/924 sec (0.257187/0.257187 sec, 0.25541/0.25541 sec, 0.2069/0.2069 sec, 0.289635/0.289635 sec, 0.324285/0.324285 sec, 1.62525/1.62525 sec, 2.32366/2.32366 sec, 2.30648/2.30648 sec, 1.60145/1.60145 sec, 2.16001/2.16001 sec, 0.221455/0.221455 sec, 0.930511/0.930511 sec, 0.314604/0.314604 sec, 0.258861/0.258861 sec, 0.898302/0.898302 sec, 0.290553/0.290553 sec, 4.60643/4.60643 sec, 2.0382/2.0382 sec, 6.22156/6.22156 sec, 12.4065/12.4065 sec, 6.65569/6.65569 sec, 21.0253/21.0253 sec, 42.9843/42.9843 sec, 32.4241/32.4241 sec, 34.0561/34.0561 sec, 25.0757/25.0757 sec, 17.3179/17.3179 sec, 30.3885/30.3885 sec, 46.661/46.661 sec, 44.6222/44.6222 sec, 39.462/39.462 sec, 38.8092/38.8092 sec, 43.649/43.649 sec, 39.3423/39.3423 sec, 50.1552/50.1552 sec, 38.3871/38.3871 sec, 33.2308/33.2308 sec, 39.7401/39.7401 sec, 45.0927/45.0927 sec, 17.5614/17.5614 sec, 34.2422/34.2422 sec, 36.744/36.744 sec, 28.7281/28.7281 sec, 40.1954/40.1954 sec, 34.9219/34.9219 sec, 21.7053/21.7053 sec )
[LOG] Total clause size reduction: 244779 --> 5344 (5280 --> 15, 1977 --> 4, 1306 --> 2, 13706 --> 94, 12915 --> 84, 3381 --> 8, 3776 --> 13, 5049 --> 13, 3576 --> 14, 3464 --> 12, 2526 --> 10, 8589 --> 32, 5558 --> 29, 5775 --> 30, 3730 --> 22, 2527 --> 14, 35640 --> 507, 16008 --> 104, 16080 --> 128, 4186 --> 36, 4695 --> 58, 71764 --> 1889, 11052 --> 143, 15 --> 15, 4 --> 4, 2 --> 2, 33 --> 31, 45 --> 39, 8 --> 8, 13 --> 13, 13 --> 13, 11 --> 11, 12 --> 12, 10 --> 10, 32 --> 32, 25 --> 25, 26 --> 26, 22 --> 22, 14 --> 14, 471 --> 436, 104 --> 104, 117 --> 117, 21 --> 21, 28 --> 28, 1066 --> 973, 127 --> 127 )
[LOG] Average clause size reduction: 193.348 --> 4.22117 (586.667 --> 1.66667, 494.25 --> 1, 435.333 --> 0.666667, 595.913 --> 4.08696, 587.045 --> 3.81818, 422.625 --> 1, 419.556 --> 1.44444, 420.75 --> 1.08333, 397.333 --> 1.55556, 384.889 --> 1.33333, 360.857 --> 1.42857, 390.409 --> 1.45455, 370.533 --> 1.93333, 360.938 --> 1.875, 339.091 --> 2, 315.875 --> 1.75, 356.4 --> 5.07, 340.596 --> 2.21277, 328.163 --> 2.61224, 299 --> 2.57143, 293.438 --> 3.625, 306.684 --> 8.07265, 298.703 --> 3.86486, 1.875 --> 1.875, 1.33333 --> 1.33333, 1 --> 1, 2.53846 --> 2.38462, 3 --> 2.6, 1.14286 --> 1.14286, 1.625 --> 1.625, 1.18182 --> 1.18182, 1.57143 --> 1.57143, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.52381 --> 1.52381, 1.92308 --> 1.92308, 1.85714 --> 1.85714, 2.2 --> 2.2, 2 --> 2, 4.85567 --> 4.49485, 2.26087 --> 2.26087, 2.54348 --> 2.54348, 2.1 --> 2.1, 2.15385 --> 2.15385, 5.82514 --> 5.31694, 3.73529 --> 3.73529 )
[LOG] Overall execution time: 1053.91 sec CPU time.
[LOG] Overall execution time: 1057 sec real time.
Synthesis time: 1056.63 sec (Real time) / 1047.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.70 sec (Real time) / 0.69 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 36.70 sec (Real time) / 36.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 2614 19 68 1 2504
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 1034.47 sec CPU time.
[LOG] Relation determinization time: 1037 sec real time.
[LOG] Final circuit size: 1240 new AND gates.
[LOG] Size before ABC: 1599 AND gates.
[LOG] Size after ABC: 1239 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1032.38/1035 sec (0.764235/1 sec, 0.753834/1 sec, 0.597102/0 sec, 8.65226/9 sec, 5.95004/6 sec, 6.28736/6 sec, 5.77709/6 sec, 4.06561/4 sec, 7.26186/7 sec, 3.40988/4 sec, 0.799569/1 sec, 0.792704/0 sec, 0.94705/1 sec, 0.781538/1 sec, 0.818308/1 sec, 2.18108/2 sec, 9.47609/10 sec, 2.86621/3 sec, 13.1194/13 sec, 9.00455/9 sec, 7.79779/8 sec, 10.1216/10 sec, 18.6101/18 sec, 12.3633/13 sec, 43.8791/44 sec, 35.404/35 sec, 27.2311/28 sec, 42.2309/42 sec, 43.7481/44 sec, 40.4728/40 sec, 36.2651/37 sec, 35.9083/36 sec, 40.2031/40 sec, 36.9336/37 sec, 43.9527/44 sec, 34.6692/35 sec, 47.0859/47 sec, 48.6695/49 sec, 31.7506/32 sec, 32.6414/32 sec, 32.8967/33 sec, 35.3977/36 sec, 50.6532/50 sec, 47.392/48 sec, 33.6372/34 sec, 30.085/30 sec, 23.3038/23 sec, 24.7745/25 sec )
[LOG] Nr of iterations: 1081 (8, 7, 4, 31, 23, 9, 9, 8, 12, 16, 6, 9, 12, 17, 10, 11, 64, 13, 58, 12, 13, 13, 125, 99, 7, 6, 3, 25, 21, 8, 8, 7, 11, 13, 5, 7, 11, 15, 7, 10, 52, 12, 56, 10, 9, 11, 90, 88 )
[LOG] Total clause computation time: 60.5845/62 sec (0.365448/0.365448 sec, 0.357461/0.357461 sec, 0.26462/0.26462 sec, 0.356923/0.356923 sec, 0.488801/0.488801 sec, 0.342749/0.342749 sec, 0.366628/0.366628 sec, 0.353462/0.353462 sec, 0.478258/0.478258 sec, 0.445827/0.445827 sec, 0.416012/0.416012 sec, 0.396657/0.396657 sec, 0.561359/0.561359 sec, 0.390836/0.390836 sec, 0.386298/0.386298 sec, 0.49407/0.49407 sec, 0.530645/0.530645 sec, 0.45491/0.45491 sec, 0.415766/0.415766 sec, 0.426633/0.426633 sec, 0.402547/0.402547 sec, 0.266797/0.266797 sec, 1.81741/1.81741 sec, 1.1451/1.1451 sec, 1.91593/1.91593 sec, 1.90963/1.90963 sec, 1.8294/1.8294 sec, 1.97106/1.97106 sec, 14.9406/14.9406 sec, 0.620014/0.620014 sec, 0.267632/0.267632 sec, 0.248405/0.248405 sec, 0.37871/0.37871 sec, 1.13222/1.13222 sec, 0.350176/0.350176 sec, 0.254788/0.254788 sec, 0.391435/0.391435 sec, 0.625597/0.625597 sec, 0.696749/0.696749 sec, 0.568358/0.568358 sec, 14.2707/14.2707 sec, 0.4551/0.4551 sec, 0.347458/0.347458 sec, 0.781162/0.781162 sec, 0.616028/0.616028 sec, 0.187355/0.187355 sec, 0.833312/0.833312 sec, 3.06743/3.06743 sec )
[LOG] Total clause minimization time: 970.228/973 sec (0.367389/0.367389 sec, 0.360941/0.360941 sec, 0.299179/0.299179 sec, 8.25632/8.25632 sec, 5.42385/5.42385 sec, 5.90487/5.90487 sec, 5.37877/5.37877 sec, 3.67681/3.67681 sec, 6.75018/6.75018 sec, 2.9298/2.9298 sec, 0.349284/0.349284 sec, 0.356826/0.356826 sec, 0.352762/0.352762 sec, 0.356813/0.356813 sec, 0.398723/0.398723 sec, 1.65058/1.65058 sec, 8.89733/8.89733 sec, 2.36843/2.36843 sec, 12.6578/12.6578 sec, 8.5323/8.5323 sec, 7.35348/7.35348 sec, 9.81386/9.81386 sec, 16.722/16.722 sec, 11.1565/11.1565 sec, 41.9422/41.9422 sec, 33.4699/33.4699 sec, 25.3797/25.3797 sec, 40.2331/40.2331 sec, 28.7841/28.7841 sec, 39.8271/39.8271 sec, 35.9763/35.9763 sec, 35.6352/35.6352 sec, 39.8019/39.8019 sec, 35.7789/35.7789 sec, 43.5786/43.5786 sec, 34.3887/34.3887 sec, 46.6683/46.6683 sec, 48.0208/48.0208 sec, 31.032/31.032 sec, 32.0473/32.0473 sec, 18.594/18.594 sec, 34.9197/34.9197 sec, 50.2732/50.2732 sec, 46.5863/46.5863 sec, 32.9978/32.9978 sec, 29.8738/29.8738 sec, 22.4329/22.4329 sec, 21.6716/21.6716 sec )
[LOG] Total clause size reduction: 227051 --> 3326 (4858 --> 7, 4158 --> 6, 2061 --> 3, 19710 --> 162, 14278 --> 72, 4072 --> 11, 3984 --> 10, 3395 --> 10, 5203 --> 15, 6885 --> 28, 2235 --> 9, 3480 --> 17, 4653 --> 18, 6576 --> 43, 3591 --> 35, 3870 --> 19, 24318 --> 323, 4488 --> 23, 20634 --> 168, 3839 --> 32, 4032 --> 48, 3924 --> 29, 39928 --> 545, 31458 --> 405, 7 --> 7, 6 --> 6, 3 --> 3, 86 --> 75, 64 --> 55, 11 --> 11, 10 --> 10, 10 --> 10, 15 --> 15, 20 --> 20, 9 --> 9, 13 --> 13, 18 --> 18, 36 --> 36, 13 --> 13, 19 --> 19, 205 --> 157, 23 --> 23, 162 --> 162, 27 --> 27, 18 --> 18, 22 --> 22, 310 --> 245, 314 --> 314 )
[LOG] Average clause size reduction: 210.038 --> 3.07678 (607.25 --> 0.875, 594 --> 0.857143, 515.25 --> 0.75, 635.806 --> 5.22581, 620.783 --> 3.13043, 452.444 --> 1.22222, 442.667 --> 1.11111, 424.375 --> 1.25, 433.583 --> 1.25, 430.312 --> 1.75, 372.5 --> 1.5, 386.667 --> 1.88889, 387.75 --> 1.5, 386.824 --> 2.52941, 359.1 --> 3.5, 351.818 --> 1.72727, 379.969 --> 5.04688, 345.231 --> 1.76923, 355.759 --> 2.89655, 319.917 --> 2.66667, 310.154 --> 3.69231, 301.846 --> 2.23077, 319.424 --> 4.36, 317.758 --> 4.09091, 1 --> 1, 1 --> 1, 1 --> 1, 3.44 --> 3, 3.04762 --> 2.61905, 1.375 --> 1.375, 1.25 --> 1.25, 1.42857 --> 1.42857, 1.36364 --> 1.36364, 1.53846 --> 1.53846, 1.8 --> 1.8, 1.85714 --> 1.85714, 1.63636 --> 1.63636, 2.4 --> 2.4, 1.85714 --> 1.85714, 1.9 --> 1.9, 3.94231 --> 3.01923, 1.91667 --> 1.91667, 2.89286 --> 2.89286, 2.7 --> 2.7, 2 --> 2, 2 --> 2, 3.44444 --> 2.72222, 3.56818 --> 3.56818 )
[LOG] Overall execution time: 1034.48 sec CPU time.
[LOG] Overall execution time: 1037 sec real time.
Synthesis time: 1037.00 sec (Real time) / 1028.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.47 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 56.85 sec (Real time) / 56.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2041 20 71 1 1927
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.449913 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 84 new AND gates.
[LOG] Size before ABC: 101 AND gates.
[LOG] Size after ABC: 82 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.425866/0 sec (0.032832/0 sec, 0.031679/0 sec, 0.040683/0 sec, 0.021107/0 sec, 0.048582/0 sec, 0.034393/0 sec, 0.03594/0 sec, 0.034663/0 sec, 0.040578/0 sec, 0.023945/0 sec, 0.041716/0 sec, 0.039748/0 sec )
[LOG] Nr of iterations: 71 (11, 11, 3, 2, 11, 2, 9, 8, 2, 1, 10, 1 )
[LOG] Total clause computation time: 0.173607/0 sec (0.011645/0.011645 sec, 0.014519/0.014519 sec, 0.016436/0.016436 sec, 0.011938/0.011938 sec, 0.023031/0.023031 sec, 0.015461/0.015461 sec, 0.015689/0.015689 sec, 0.012799/0.012799 sec, 0.015341/0.015341 sec, 5.1e-05/5.1e-05 sec, 0.01772/0.01772 sec, 0.018977/0.018977 sec )
[LOG] Total clause minimization time: 0.232791/0 sec (0.018964/0.018964 sec, 0.015111/0.015111 sec, 0.022246/0.022246 sec, 0.007064/0.007064 sec, 0.023402/0.023402 sec, 0.016816/0.016816 sec, 0.018983/0.018983 sec, 0.020773/0.020773 sec, 0.02416/0.02416 sec, 0.022838/0.022838 sec, 0.022761/0.022761 sec, 0.019673/0.019673 sec )
[LOG] Total clause size reduction: 4140 --> 122 (1330 --> 20, 1250 --> 19, 222 --> 4, 109 --> 0, 1070 --> 22, 102 --> 1, 17 --> 16, 13 --> 13, 4 --> 4, 0 --> 0, 22 --> 22, 1 --> 1 )
[LOG] Average clause size reduction: 58.3099 --> 1.71831 (120.909 --> 1.81818, 113.636 --> 1.72727, 74 --> 1.33333, 54.5 --> 0, 97.2727 --> 2, 51 --> 0.5, 1.88889 --> 1.77778, 1.625 --> 1.625, 2 --> 2, 0 --> 0, 2.2 --> 2.2, 1 --> 1 )
[LOG] Overall execution time: 0.451897 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 254 5 23 1 222
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 1.09848 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 183 new AND gates.
[LOG] Size before ABC: 218 AND gates.
[LOG] Size after ABC: 183 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.05104/1 sec (0.05082/0 sec, 0.062055/0 sec, 0.065071/0 sec, 0.066187/0 sec, 0.07076/0 sec, 0.098788/0 sec, 0.057612/0 sec, 0.092427/0 sec, 0.080696/0 sec, 0.078311/0 sec, 0.085545/0 sec, 0.081496/1 sec, 0.083418/0 sec, 0.077857/0 sec )
[LOG] Nr of iterations: 128 (17, 21, 4, 4, 4, 17, 4, 12, 20, 3, 3, 3, 14, 2 )
[LOG] Total clause computation time: 0.423871/0 sec (0.023104/0.023104 sec, 0.024401/0.024401 sec, 0.03114/0.03114 sec, 0.028165/0.028165 sec, 0.033859/0.033859 sec, 0.046514/0.046514 sec, 0.027216/0.027216 sec, 0.03962/0.03962 sec, 0.029374/0.029374 sec, 0.028219/0.028219 sec, 0.031576/0.031576 sec, 0.024869/0.024869 sec, 0.032901/0.032901 sec, 0.022913/0.022913 sec )
[LOG] Total clause minimization time: 0.591642/1 sec (0.024355/0.024355 sec, 0.034547/0.034547 sec, 0.030835/0.030835 sec, 0.034922/0.034922 sec, 0.033678/0.033678 sec, 0.048355/0.048355 sec, 0.027037/0.027037 sec, 0.050858/0.050858 sec, 0.04934/0.04934 sec, 0.048466/0.048466 sec, 0.052424/0.052424 sec, 0.054907/0.054907 sec, 0.048589/0.048589 sec, 0.053329/0.053329 sec )
[LOG] Total clause size reduction: 9576 --> 308 (2672 --> 50, 3180 --> 59, 426 --> 5, 393 --> 5, 384 --> 5, 2016 --> 43, 363 --> 4, 31 --> 28, 59 --> 57, 5 --> 5, 5 --> 5, 5 --> 5, 35 --> 35, 2 --> 2 )
[LOG] Average clause size reduction: 74.8125 --> 2.40625 (157.176 --> 2.94118, 151.429 --> 2.80952, 106.5 --> 1.25, 98.25 --> 1.25, 96 --> 1.25, 118.588 --> 2.52941, 90.75 --> 1, 2.58333 --> 2.33333, 2.95 --> 2.85, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 2.5 --> 2.5, 1 --> 1 )
[LOG] Overall execution time: 1.10095 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.28 sec (Real time) / 1.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.91 sec (Real time) / 0.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 390 6 26 1 351
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 7.0577 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 323 new AND gates.
[LOG] Size before ABC: 391 AND gates.
[LOG] Size after ABC: 322 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.95293/7 sec (0.102101/0 sec, 0.120078/0 sec, 0.095501/0 sec, 0.107792/0 sec, 0.108992/1 sec, 0.122622/0 sec, 0.750212/0 sec, 0.204228/1 sec, 0.144002/0 sec, 0.821046/1 sec, 0.456123/0 sec, 0.775741/1 sec, 0.566462/0 sec, 0.583914/1 sec, 0.672407/1 sec, 0.622505/0 sec, 0.230171/1 sec, 0.469034/0 sec )
[LOG] Nr of iterations: 236 (27, 34, 4, 8, 9, 12, 5, 33, 2, 15, 30, 3, 6, 6, 8, 4, 29, 1 )
[LOG] Total clause computation time: 1.0971/3 sec (0.039512/0.039512 sec, 0.03672/0.03672 sec, 0.037015/0.037015 sec, 0.037119/0.037119 sec, 0.041718/0.041718 sec, 0.054847/0.054847 sec, 0.094911/0.094911 sec, 0.089036/0.089036 sec, 0.067623/0.067623 sec, 0.075437/0.075437 sec, 0.071447/0.071447 sec, 0.06066/0.06066 sec, 0.051122/0.051122 sec, 0.062857/0.062857 sec, 0.071588/0.071588 sec, 0.077721/0.077721 sec, 0.069663/0.069663 sec, 0.058107/0.058107 sec )
[LOG] Total clause minimization time: 5.77949/4 sec (0.057143/0.057143 sec, 0.077988/0.077988 sec, 0.054119/0.054119 sec, 0.065498/0.065498 sec, 0.062304/0.062304 sec, 0.062056/0.062056 sec, 0.649835/0.649835 sec, 0.108301/0.108301 sec, 0.071138/0.071138 sec, 0.742425/0.742425 sec, 0.380844/0.380844 sec, 0.712451/0.712451 sec, 0.512531/0.512531 sec, 0.51806/0.51806 sec, 0.597657/0.597657 sec, 0.542034/0.542034 sec, 0.156832/0.156832 sec, 0.408271/0.408271 sec )
[LOG] Total clause size reduction: 21853 --> 733 (5356 --> 110, 6534 --> 143, 525 --> 5, 1120 --> 12, 1208 --> 15, 1584 --> 37, 572 --> 6, 4512 --> 111, 136 --> 1, 45 --> 45, 122 --> 110, 5 --> 5, 9 --> 9, 8 --> 8, 17 --> 16, 6 --> 6, 93 --> 93, 1 --> 1 )
[LOG] Average clause size reduction: 92.5975 --> 3.10593 (198.37 --> 4.07407, 192.176 --> 4.20588, 131.25 --> 1.25, 140 --> 1.5, 134.222 --> 1.66667, 132 --> 3.08333, 114.4 --> 1.2, 136.727 --> 3.36364, 68 --> 0.5, 3 --> 3, 4.06667 --> 3.66667, 1.66667 --> 1.66667, 1.5 --> 1.5, 1.33333 --> 1.33333, 2.125 --> 2, 1.5 --> 1.5, 3.2069 --> 3.2069, 1 --> 1 )
[LOG] Overall execution time: 7.06041 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.28 sec (Real time) / 6.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.40 sec (Real time) / 1.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 568 7 30 1 523
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 99.9298 sec CPU time.
[LOG] Relation determinization time: 100 sec real time.
[LOG] Final circuit size: 747 new AND gates.
[LOG] Size before ABC: 876 AND gates.
[LOG] Size after ABC: 745 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 99.619/100 sec (0.106625/0 sec, 0.103427/0 sec, 0.268777/1 sec, 0.211905/0 sec, 0.193594/0 sec, 0.252654/0 sec, 2.51445/3 sec, 4.37941/4 sec, 1.49142/2 sec, 1.1262/1 sec, 8.89284/9 sec, 8.18741/8 sec, 5.18474/5 sec, 8.21105/8 sec, 10.039/10 sec, 10.7327/11 sec, 9.07157/9 sec, 8.83873/9 sec, 10.2854/10 sec, 9.5271/10 sec )
[LOG] Nr of iterations: 419 (2, 2, 39, 10, 15, 19, 39, 44, 30, 22, 1, 1, 32, 9, 10, 16, 37, 43, 28, 20 )
[LOG] Total clause computation time: 5.02797/6 sec (0.040314/0.040314 sec, 0.053377/0.053377 sec, 0.122573/0.122573 sec, 0.108227/0.108227 sec, 0.077721/0.077721 sec, 0.076997/0.076997 sec, 0.47979/0.47979 sec, 0.162081/0.162081 sec, 0.18027/0.18027 sec, 0.171536/0.171536 sec, 0.42316/0.42316 sec, 1.16446/1.16446 sec, 0.399328/0.399328 sec, 0.132994/0.132994 sec, 0.145129/0.145129 sec, 0.129659/0.129659 sec, 0.428653/0.428653 sec, 0.468278/0.468278 sec, 0.14464/0.14464 sec, 0.11878/0.11878 sec )
[LOG] Total clause minimization time: 94.4093/93 sec (0.058093/0.058093 sec, 0.042398/0.042398 sec, 0.135838/0.135838 sec, 0.094754/0.094754 sec, 0.106909/0.106909 sec, 0.166018/0.166018 sec, 2.0217/2.0217 sec, 4.20144/4.20144 sec, 1.29703/1.29703 sec, 0.941726/0.941726 sec, 8.46477/8.46477 sec, 7.01747/7.01747 sec, 4.77795/4.77795 sec, 8.07206/8.07206 sec, 9.88815/9.88815 sec, 10.596/10.596 sec, 8.63353/8.63353 sec, 8.36029/8.36029 sec, 10.1323/10.1323 sec, 9.40085/9.40085 sec )
[LOG] Total clause size reduction: 37711 --> 1636 (276 --> 1, 258 --> 1, 8132 --> 164, 1836 --> 26, 2674 --> 36, 3276 --> 60, 6232 --> 209, 6708 --> 235, 4379 --> 97, 3150 --> 52, 1 --> 1, 1 --> 1, 124 --> 116, 26 --> 25, 19 --> 19, 46 --> 45, 200 --> 184, 235 --> 227, 91 --> 90, 47 --> 47 )
[LOG] Average clause size reduction: 90.0024 --> 3.90453 (138 --> 0.5, 129 --> 0.5, 208.513 --> 4.20513, 183.6 --> 2.6, 178.267 --> 2.4, 172.421 --> 3.15789, 159.795 --> 5.35897, 152.455 --> 5.34091, 145.967 --> 3.23333, 143.182 --> 2.36364, 1 --> 1, 1 --> 1, 3.875 --> 3.625, 2.88889 --> 2.77778, 1.9 --> 1.9, 2.875 --> 2.8125, 5.40541 --> 4.97297, 5.46512 --> 5.27907, 3.25 --> 3.21429, 2.35 --> 2.35 )
[LOG] Overall execution time: 99.9341 sec CPU time.
[LOG] Overall execution time: 100 sec real time.
Synthesis time: 100.42 sec (Real time) / 98.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.04 sec (Real time) / 17.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1031 8 33 1 982
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 760.961 sec CPU time.
[LOG] Relation determinization time: 763 sec real time.
[LOG] Final circuit size: 1288 new AND gates.
[LOG] Size before ABC: 1591 AND gates.
[LOG] Size after ABC: 1287 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 760.12/762 sec (0.369927/1 sec, 0.351143/0 sec, 0.986768/1 sec, 0.483687/1 sec, 0.484181/0 sec, 4.36163/4 sec, 6.29817/7 sec, 20.0504/20 sec, 36.4858/36 sec, 36.3236/37 sec, 40.5736/40 sec, 48.2937/49 sec, 46.7866/47 sec, 70.7743/71 sec, 30.9473/31 sec, 39.5285/39 sec, 36.029/37 sec, 46.9523/47 sec, 47.4902/47 sec, 42.7126/43 sec, 69.4424/70 sec, 56.5658/56 sec, 40.7322/41 sec, 37.0964/37 sec )
[LOG] Nr of iterations: 777 (5, 2, 42, 15, 22, 21, 19, 54, 61, 127, 34, 8, 4, 1, 39, 14, 20, 16, 17, 53, 53, 110, 33, 7 )
[LOG] Total clause computation time: 56.8214/55 sec (0.101797/0.101797 sec, 0.226461/0.226461 sec, 0.297506/0.297506 sec, 0.21855/0.21855 sec, 0.189635/0.189635 sec, 0.17287/0.17287 sec, 0.158971/0.158971 sec, 0.856052/0.856052 sec, 0.851172/0.851172 sec, 2.56453/2.56453 sec, 0.509901/0.509901 sec, 1.72164/1.72164 sec, 1.04108/1.04108 sec, 26.7233/26.7233 sec, 1.2946/1.2946 sec, 0.814229/0.814229 sec, 0.762369/0.762369 sec, 0.694392/0.694392 sec, 0.697152/0.697152 sec, 3.38826/3.38826 sec, 10.8195/10.8195 sec, 1.18903/1.18903 sec, 0.358047/0.358047 sec, 1.17031/1.17031 sec )
[LOG] Total clause minimization time: 702.765/706 sec (0.253683/0.253683 sec, 0.108813/0.108813 sec, 0.666914/0.666914 sec, 0.24622/0.24622 sec, 0.276725/0.276725 sec, 4.17001/4.17001 sec, 6.11982/6.11982 sec, 19.1655/19.1655 sec, 35.6035/35.6035 sec, 33.6961/33.6961 sec, 40.031/40.031 sec, 46.545/46.545 sec, 45.7303/45.7303 sec, 44.0372/44.0372 sec, 29.6318/29.6318 sec, 38.7004/38.7004 sec, 35.251/35.251 sec, 46.2434/46.2434 sec, 46.778/46.778 sec, 39.3021/39.3021 sec, 58.601/58.601 sec, 55.339/55.339 sec, 40.3542/40.3542 sec, 35.9131/35.9131 sec )
[LOG] Total clause size reduction: 78465 --> 3437 (1280 --> 4, 298 --> 1, 10414 --> 170, 3360 --> 39, 4788 --> 62, 4280 --> 68, 3690 --> 57, 9911 --> 304, 10740 --> 361, 21294 --> 813, 5544 --> 92, 1169 --> 16, 4 --> 4, 1 --> 1, 152 --> 136, 39 --> 39, 54 --> 53, 44 --> 43, 51 --> 50, 304 --> 255, 294 --> 252, 646 --> 512, 92 --> 89, 16 --> 16 )
[LOG] Average clause size reduction: 100.985 --> 4.42342 (256 --> 0.8, 149 --> 0.5, 247.952 --> 4.04762, 224 --> 2.6, 217.636 --> 2.81818, 203.81 --> 3.2381, 194.211 --> 3, 183.537 --> 5.62963, 176.066 --> 5.91803, 167.669 --> 6.40157, 163.059 --> 2.70588, 146.125 --> 2, 1 --> 1, 1 --> 1, 3.89744 --> 3.48718, 2.78571 --> 2.78571, 2.7 --> 2.65, 2.75 --> 2.6875, 3 --> 2.94118, 5.73585 --> 4.81132, 5.54717 --> 4.75472, 5.87273 --> 4.65455, 2.78788 --> 2.69697, 2.28571 --> 2.28571 )
[LOG] Overall execution time: 760.968 sec CPU time.
[LOG] Overall execution time: 763 sec real time.
Synthesis time: 763.18 sec (Real time) / 756.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 65.78 sec (Real time) / 65.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1617 9 37 1 1560
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 1405.68 sec CPU time.
[LOG] Relation determinization time: 1409 sec real time.
[LOG] Final circuit size: 1614 new AND gates.
[LOG] Size before ABC: 2138 AND gates.
[LOG] Size after ABC: 1614 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1403.03/1406 sec (1.12905/1 sec, 1.2292/1 sec, 4.33636/4 sec, 33.0814/33 sec, 42.8609/43 sec, 29.1934/30 sec, 32.5226/32 sec, 37.7958/38 sec, 25.5651/26 sec, 45.3517/45 sec, 56.5667/57 sec, 54.5061/55 sec, 50.5511/50 sec, 88.715/89 sec, 57.9842/58 sec, 73.5396/74 sec, 125.531/126 sec, 76.4126/76 sec, 62.6012/63 sec, 88.5118/89 sec, 58.3283/58 sec, 59.7653/60 sec, 56.9707/57 sec, 67.0396/67 sec, 62.6321/63 sec, 110.309/111 sec )
[LOG] Nr of iterations: 1042 (6, 3, 46, 26, 18, 26, 29, 23, 41, 70, 64, 211, 10, 4, 2, 42, 16, 17, 13, 19, 15, 40, 67, 62, 163, 9 )
[LOG] Total clause computation time: 205.513/212 sec (0.332354/0.332354 sec, 0.718273/0.718273 sec, 1.38732/1.38732 sec, 0.729037/0.729037 sec, 0.946778/0.946778 sec, 0.505861/0.505861 sec, 0.548672/0.548672 sec, 0.67583/0.67583 sec, 3.07291/3.07291 sec, 1.80812/1.80812 sec, 4.12704/4.12704 sec, 3.8941/3.8941 sec, 6.02495/6.02495 sec, 22.8011/22.8011 sec, 24.2925/24.2925 sec, 3.37237/3.37237 sec, 33.8626/33.8626 sec, 2.11279/2.11279 sec, 1.28912/1.28912 sec, 1.54163/1.54163 sec, 1.70577/1.70577 sec, 24.9783/24.9783 sec, 17.2286/17.2286 sec, 3.92652/3.92652 sec, 4.26157/4.26157 sec, 39.3692/39.3692 sec )
[LOG] Total clause minimization time: 1196.24/1194 sec (0.763085/0.763085 sec, 0.469448/0.469448 sec, 2.89229/2.89229 sec, 32.3035/32.3035 sec, 41.8623/41.8623 sec, 28.6417/28.6417 sec, 31.9206/31.9206 sec, 37.0681/37.0681 sec, 22.4285/22.4285 sec, 43.4828/43.4828 sec, 52.3569/52.3569 sec, 50.462/50.462 sec, 44.4749/44.4749 sec, 65.8913/65.8913 sec, 33.6585/33.6585 sec, 70.128/70.128 sec, 91.6378/91.6378 sec, 74.2667/74.2667 sec, 61.2829/61.2829 sec, 86.9374/86.9374 sec, 56.5931/56.5931 sec, 34.7496/34.7496 sec, 39.6962/39.6962 sec, 63.0638/63.0638 sec, 58.2984/58.2984 sec, 70.9116/70.9116 sec )
[LOG] Total clause size reduction: 118261 --> 5081 (1810 --> 6, 672 --> 2, 12375 --> 193, 6650 --> 103, 4318 --> 44, 6050 --> 113, 6412 --> 113, 4840 --> 77, 8080 --> 277, 13386 --> 420, 11529 --> 274, 38220 --> 1444, 1629 --> 22, 4 --> 4, 2 --> 2, 169 --> 160, 35 --> 35, 44 --> 44, 27 --> 27, 48 --> 48, 34 --> 33, 277 --> 269, 399 --> 362, 266 --> 237, 963 --> 750, 22 --> 22 )
[LOG] Average clause size reduction: 113.494 --> 4.8762 (301.667 --> 1, 224 --> 0.666667, 269.022 --> 4.19565, 255.769 --> 3.96154, 239.889 --> 2.44444, 232.692 --> 4.34615, 221.103 --> 3.89655, 210.435 --> 3.34783, 197.073 --> 6.7561, 191.229 --> 6, 180.141 --> 4.28125, 181.137 --> 6.8436, 162.9 --> 2.2, 1 --> 1, 1 --> 1, 4.02381 --> 3.80952, 2.1875 --> 2.1875, 2.58824 --> 2.58824, 2.07692 --> 2.07692, 2.52632 --> 2.52632, 2.26667 --> 2.2, 6.925 --> 6.725, 5.95522 --> 5.40299, 4.29032 --> 3.82258, 5.90798 --> 4.60123, 2.44444 --> 2.44444 )
[LOG] Overall execution time: 1405.69 sec CPU time.
[LOG] Overall execution time: 1409 sec real time.
Synthesis time: 1408.95 sec (Real time) / 1390.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 122.69 sec (Real time) / 122.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 1986 10 40 1 1923
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 2330.66 sec CPU time.
[LOG] Relation determinization time: 2336 sec real time.
[LOG] Final circuit size: 2716 new AND gates.
[LOG] Size before ABC: 3631 AND gates.
[LOG] Size after ABC: 2714 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2323.63/2329 sec (1.60087/2 sec, 1.55985/1 sec, 14.8332/15 sec, 20.4548/21 sec, 23.3315/23 sec, 28.1764/28 sec, 26.2112/26 sec, 21.8744/22 sec, 47.7218/48 sec, 27.7188/28 sec, 49.3844/50 sec, 78.7101/78 sec, 136.729/137 sec, 187.46/188 sec, 122.508/123 sec, 144.791/145 sec, 113.814/114 sec, 154.412/155 sec, 122.396/123 sec, 108.983/109 sec, 86.2382/86 sec, 148.796/149 sec, 72.8468/73 sec, 115.487/116 sec, 78.7703/79 sec, 150.923/151 sec, 138.354/139 sec, 99.5486/100 sec )
[LOG] Nr of iterations: 1455 (2, 4, 41, 18, 26, 24, 25, 25, 61, 39, 69, 151, 263, 12, 1, 1, 38, 15, 23, 23, 23, 23, 55, 29, 68, 139, 246, 11 )
[LOG] Total clause computation time: 413.82/416 sec (0.630216/0.630216 sec, 0.903336/0.903336 sec, 2.88537/2.88537 sec, 1.18322/1.18322 sec, 1.20276/1.20276 sec, 1.76015/1.76015 sec, 1.00183/1.00183 sec, 0.938682/0.938682 sec, 6.33744/6.33744 sec, 1.06921/1.06921 sec, 5.22224/5.22224 sec, 9.80857/9.80857 sec, 12.7576/12.7576 sec, 59.1336/59.1336 sec, 43.741/43.741 sec, 58.0426/58.0426 sec, 5.17136/5.17136 sec, 30.1162/30.1162 sec, 3.68988/3.68988 sec, 5.22496/5.22496 sec, 3.94098/3.94098 sec, 2.56531/2.56531 sec, 14.3418/14.3418 sec, 3.83073/3.83073 sec, 11.4185/11.4185 sec, 57.5684/57.5684 sec, 28.5883/28.5883 sec, 40.7458/40.7458 sec )
[LOG] Total clause minimization time: 1907.22/1910 sec (0.91038/0.91038 sec, 0.58864/0.58864 sec, 11.8766/11.8766 sec, 19.198/19.198 sec, 22.0615/22.0615 sec, 26.3407/26.3407 sec, 25.1349/25.1349 sec, 20.8624/20.8624 sec, 41.2771/41.2771 sec, 26.5601/26.5601 sec, 44.046/44.046 sec, 68.6979/68.6979 sec, 123.679/123.679 sec, 128.229/128.229 sec, 78.7192/78.7192 sec, 86.6909/86.6909 sec, 108.575/108.575 sec, 124.24/124.24 sec, 118.646/118.646 sec, 103.697/103.697 sec, 82.2393/82.2393 sec, 146.174/146.174 sec, 58.4275/58.4275 sec, 111.585/111.585 sec, 67.2615/67.2615 sec, 93.204/93.204 sec, 109.556/109.556 sec, 58.7447/58.7447 sec )
[LOG] Total clause size reduction: 167039 --> 7999 (402 --> 1, 1116 --> 5, 12120 --> 203, 5032 --> 58, 7075 --> 102, 6187 --> 67, 6168 --> 80, 5856 --> 73, 13560 --> 432, 8246 --> 141, 14212 --> 471, 29550 --> 1062, 51352 --> 1807, 2145 --> 29, 1 --> 1, 1 --> 1, 179 --> 168, 39 --> 38, 85 --> 83, 67 --> 64, 71 --> 66, 65 --> 64, 371 --> 342, 85 --> 84, 471 --> 447, 933 --> 769, 1621 --> 1312, 29 --> 29 )
[LOG] Average clause size reduction: 114.803 --> 5.49759 (201 --> 0.5, 279 --> 1.25, 295.61 --> 4.95122, 279.556 --> 3.22222, 272.115 --> 3.92308, 257.792 --> 2.79167, 246.72 --> 3.2, 234.24 --> 2.92, 222.295 --> 7.08197, 211.436 --> 3.61538, 205.971 --> 6.82609, 195.695 --> 7.03311, 195.255 --> 6.87072, 178.75 --> 2.41667, 1 --> 1, 1 --> 1, 4.71053 --> 4.42105, 2.6 --> 2.53333, 3.69565 --> 3.6087, 2.91304 --> 2.78261, 3.08696 --> 2.86957, 2.82609 --> 2.78261, 6.74545 --> 6.21818, 2.93103 --> 2.89655, 6.92647 --> 6.57353, 6.71223 --> 5.53237, 6.58943 --> 5.33333, 2.63636 --> 2.63636 )
[LOG] Overall execution time: 2330.69 sec CPU time.
[LOG] Overall execution time: 2336 sec real time.
Synthesis time: 2336.03 sec (Real time) / 2290.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.15 sec (Real time) / 1.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 319.37 sec (Real time) / 318.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3126 11 43 1 3060
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 8030.02 sec CPU time.
[LOG] Relation determinization time: 8047 sec real time.
[LOG] Final circuit size: 1874 new AND gates.
[LOG] Size before ABC: 2461 AND gates.
[LOG] Size after ABC: 1872 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8013.96/8031 sec (4.01932/4 sec, 4.76604/5 sec, 37.4364/38 sec, 54.7443/55 sec, 61.1138/61 sec, 76.3528/76 sec, 54.7513/54 sec, 99.7444/100 sec, 91.9645/93 sec, 89.1524/89 sec, 117.234/117 sec, 74.9789/76 sec, 212.171/212 sec, 156.821/157 sec, 741.46/743 sec, 193.242/194 sec, 247.03/248 sec, 207.579/208 sec, 954.68/956 sec, 197.853/198 sec, 231.025/232 sec, 229.079/230 sec, 211.186/211 sec, 226.996/228 sec, 235.186/235 sec, 179.011/180 sec, 533.265/534 sec, 1824.17/1828 sec, 286.839/288 sec, 380.108/381 sec )
[LOG] Nr of iterations: 1079 (3, 3, 55, 27, 16, 25, 29, 11, 55, 24, 38, 34, 110, 96, 36, 1, 1, 52, 24, 15, 22, 22, 9, 51, 23, 37, 28, 107, 90, 35 )
[LOG] Total clause computation time: 641.357/644 sec (1.57319/1.57319 sec, 2.56703/2.56703 sec, 9.19601/9.19601 sec, 4.0132/4.0132 sec, 19.4483/19.4483 sec, 2.47732/2.47732 sec, 2.04605/2.04605 sec, 17.1229/17.1229 sec, 25.7868/25.7868 sec, 2.75576/2.75576 sec, 13.4346/13.4346 sec, 2.43489/2.43489 sec, 37.6607/37.6607 sec, 16.5217/16.5217 sec, 13.7324/13.7324 sec, 38.9809/38.9809 sec, 84.4315/84.4315 sec, 17.2113/17.2113 sec, 25.584/25.584 sec, 9.86308/9.86308 sec, 11.8466/11.8466 sec, 37.649/37.649 sec, 32.1804/32.1804 sec, 66.7336/66.7336 sec, 19.6396/19.6396 sec, 46.8183/46.8183 sec, 21.6217/21.6217 sec, 36.7832/36.7832 sec, 12.3237/12.3237 sec, 8.919/8.919 sec )
[LOG] Total clause minimization time: 7367.67/7380 sec (2.32507/2.32507 sec, 2.0549/2.0549 sec, 28.0487/28.0487 sec, 50.5643/50.5643 sec, 41.487/41.487 sec, 73.708/73.708 sec, 52.5286/52.5286 sec, 82.4518/82.4518 sec, 65.9691/65.9691 sec, 86.2064/86.2064 sec, 103.599/103.599 sec, 72.3514/72.3514 sec, 174.201/174.201 sec, 140.018/140.018 sec, 727.499/727.499 sec, 154.173/154.173 sec, 162.484/162.484 sec, 190.22/190.22 sec, 928.973/928.973 sec, 187.881/187.881 sec, 219.055/219.055 sec, 191.317/191.317 sec, 178.892/178.892 sec, 160.116/160.116 sec, 215.424/215.424 sec, 132.058/132.058 sec, 511.522/511.522 sec, 1787.2/1787.2 sec, 274.316/274.316 sec, 371.03/371.03 sec )
[LOG] Total clause size reduction: 139544 --> 4979 (896 --> 3, 828 --> 3, 18090 --> 304, 8476 --> 85, 4740 --> 41, 7248 --> 73, 8120 --> 106, 2770 --> 23, 13770 --> 494, 5566 --> 82, 8658 --> 262, 7425 --> 105, 23108 --> 573, 20045 --> 443, 7350 --> 112, 1 --> 1, 1 --> 1, 280 --> 249, 68 --> 68, 41 --> 41, 57 --> 57, 59 --> 59, 16 --> 16, 452 --> 406, 82 --> 78, 262 --> 254, 71 --> 71, 553 --> 491, 399 --> 366, 112 --> 112 )
[LOG] Average clause size reduction: 129.327 --> 4.61446 (298.667 --> 1, 276 --> 1, 328.909 --> 5.52727, 313.926 --> 3.14815, 296.25 --> 2.5625, 289.92 --> 2.92, 280 --> 3.65517, 251.818 --> 2.09091, 250.364 --> 8.98182, 231.917 --> 3.41667, 227.842 --> 6.89474, 218.382 --> 3.08824, 210.073 --> 5.20909, 208.802 --> 4.61458, 204.167 --> 3.11111, 1 --> 1, 1 --> 1, 5.38462 --> 4.78846, 2.83333 --> 2.83333, 2.73333 --> 2.73333, 2.59091 --> 2.59091, 2.68182 --> 2.68182, 1.77778 --> 1.77778, 8.86275 --> 7.96078, 3.56522 --> 3.3913, 7.08108 --> 6.86486, 2.53571 --> 2.53571, 5.16822 --> 4.58879, 4.43333 --> 4.06667, 3.2 --> 3.2 )
[LOG] Overall execution time: 8030.06 sec CPU time.
[LOG] Overall execution time: 8047 sec real time.
Synthesis time: 8047.39 sec (Real time) / 7899.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.56 sec (Real time) / 0.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 323.29 sec (Real time) / 321.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 2330 12 47 1 2258
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9747.69 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9798.08 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 17.6494 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 1019 new AND gates.
[LOG] Size before ABC: 1298 AND gates.
[LOG] Size after ABC: 1018 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.5862/18 sec (0.035803/0 sec, 0.050432/0 sec, 0.05221/1 sec, 0.049038/0 sec, 0.074302/0 sec, 0.071363/0 sec, 0.546378/0 sec, 1.4791/2 sec, 1.43708/1 sec, 1.01896/1 sec, 1.89338/2 sec, 1.71488/2 sec, 1.98404/2 sec, 3.69298/4 sec, 1.04292/1 sec, 2.44329/2 sec )
[LOG] Nr of iterations: 477 (5, 5, 7, 6, 11, 11, 148, 55, 3, 3, 4, 5, 9, 9, 142, 54 )
[LOG] Total clause computation time: 6.31845/7 sec (0.016713/0.016713 sec, 0.022838/0.022838 sec, 0.026653/0.026653 sec, 0.023369/0.023369 sec, 0.03357/0.03357 sec, 0.030195/0.030195 sec, 0.084961/0.084961 sec, 0.409723/0.409723 sec, 0.637917/0.637917 sec, 0.851824/0.851824 sec, 0.953837/0.953837 sec, 0.664449/0.664449 sec, 0.684459/0.684459 sec, 1.00415/1.00415 sec, 0.363876/0.363876 sec, 0.509916/0.509916 sec )
[LOG] Total clause minimization time: 11.2054/11 sec (0.015689/0.015689 sec, 0.02468/0.02468 sec, 0.022616/0.022616 sec, 0.022754/0.022754 sec, 0.037512/0.037512 sec, 0.037773/0.037773 sec, 0.453933/0.453933 sec, 1.0614/1.0614 sec, 0.796275/0.796275 sec, 0.164308/0.164308 sec, 0.936649/0.936649 sec, 1.0475/1.0475 sec, 1.29648/1.29648 sec, 2.68565/2.68565 sec, 0.67297/0.67297 sec, 1.92923/1.92923 sec )
[LOG] Total clause size reduction: 31560 --> 2553 (732 --> 11, 724 --> 12, 1032 --> 13, 725 --> 9, 1340 --> 22, 1250 --> 34, 18228 --> 981, 6264 --> 260, 6 --> 6, 7 --> 7, 6 --> 6, 9 --> 9, 19 --> 17, 28 --> 28, 930 --> 878, 260 --> 260 )
[LOG] Average clause size reduction: 66.1635 --> 5.3522 (146.4 --> 2.2, 144.8 --> 2.4, 147.429 --> 1.85714, 120.833 --> 1.5, 121.818 --> 2, 113.636 --> 3.09091, 123.162 --> 6.62838, 113.891 --> 4.72727, 2 --> 2, 2.33333 --> 2.33333, 1.5 --> 1.5, 1.8 --> 1.8, 2.11111 --> 1.88889, 3.11111 --> 3.11111, 6.5493 --> 6.1831, 4.81481 --> 4.81481 )
[LOG] Overall execution time: 17.6519 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 17.97 sec (Real time) / 17.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.93 sec (Real time) / 3.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1238 7 28 1 1196
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 177.029 sec CPU time.
[LOG] Relation determinization time: 178 sec real time.
[LOG] Final circuit size: 1975 new AND gates.
[LOG] Size before ABC: 2612 AND gates.
[LOG] Size after ABC: 1975 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 176.824/177 sec (0.08764/0 sec, 0.125192/0 sec, 0.083566/0 sec, 0.30525/0 sec, 0.195644/1 sec, 1.74076/1 sec, 4.58194/5 sec, 5.20042/5 sec, 12.9615/13 sec, 8.53819/9 sec, 15.6696/15 sec, 20.9138/21 sec, 14.7009/15 sec, 9.63513/10 sec, 13.0598/13 sec, 19.6479/20 sec, 17.1303/17 sec, 17.6475/17 sec, 10.0464/10 sec, 4.55214/5 sec )
[LOG] Nr of iterations: 1115 (4, 7, 7, 71, 6, 136, 84, 124, 103, 33, 3, 5, 6, 65, 4, 131, 75, 123, 97, 31 )
[LOG] Total clause computation time: 42.3305/43 sec (0.041986/0.041986 sec, 0.057806/0.057806 sec, 0.039907/0.039907 sec, 0.090506/0.090506 sec, 0.087956/0.087956 sec, 0.40117/0.40117 sec, 0.315833/0.315833 sec, 0.460046/0.460046 sec, 2.24546/2.24546 sec, 1.45585/1.45585 sec, 3.60602/3.60602 sec, 13.3337/13.3337 sec, 6.42223/6.42223 sec, 2.13667/2.13667 sec, 2.83817/2.83817 sec, 0.948243/0.948243 sec, 1.85144/1.85144 sec, 1.35/1.35 sec, 2.3479/2.3479 sec, 2.29952/2.29952 sec )
[LOG] Total clause minimization time: 134.208/134 sec (0.0393/0.0393 sec, 0.061532/0.061532 sec, 0.037996/0.037996 sec, 0.206348/0.206348 sec, 0.100624/0.100624 sec, 1.32499/1.32499 sec, 4.2479/4.2479 sec, 4.71947/4.71947 sec, 10.6908/10.6908 sec, 7.06549/7.06549 sec, 12.0576/12.0576 sec, 7.57355/7.57355 sec, 8.27033/8.27033 sec, 7.48563/7.48563 sec, 10.2155/10.2155 sec, 18.6707/18.6707 sec, 15.256/15.256 sec, 16.2717/16.2717 sec, 7.67271/7.67271 sec, 2.23985/2.23985 sec )
[LOG] Total clause size reduction: 96701 --> 5362 (741 --> 6, 1470 --> 15, 1212 --> 11, 13370 --> 427, 935 --> 12, 23760 --> 640, 13612 --> 451, 18819 --> 583, 15504 --> 561, 4608 --> 175, 6 --> 6, 11 --> 11, 11 --> 11, 372 --> 337, 8 --> 8, 608 --> 547, 393 --> 365, 583 --> 532, 514 --> 500, 164 --> 164 )
[LOG] Average clause size reduction: 86.7274 --> 4.80897 (185.25 --> 1.5, 210 --> 2.14286, 173.143 --> 1.57143, 188.31 --> 6.01408, 155.833 --> 2, 174.706 --> 4.70588, 162.048 --> 5.36905, 151.766 --> 4.70161, 150.524 --> 5.4466, 139.636 --> 5.30303, 2 --> 2, 2.2 --> 2.2, 1.83333 --> 1.83333, 5.72308 --> 5.18462, 2 --> 2, 4.64122 --> 4.17557, 5.24 --> 4.86667, 4.73984 --> 4.3252, 5.29897 --> 5.15464, 5.29032 --> 5.29032 )
[LOG] Overall execution time: 177.033 sec CPU time.
[LOG] Overall execution time: 178 sec real time.
Synthesis time: 177.95 sec (Real time) / 175.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.03 sec (Real time) / 1.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.75 sec (Real time) / 17.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 2265 9 34 1 2212
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 2716.6 sec CPU time.
[LOG] Relation determinization time: 2727 sec real time.
[LOG] Final circuit size: 14884 new AND gates.
[LOG] Size before ABC: 22555 AND gates.
[LOG] Size after ABC: 14884 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 2716.04/2722 sec (0.18184/0 sec, 0.362184/0 sec, 0.176344/1 sec, 0.346134/0 sec, 0.237819/0 sec, 0.570086/1 sec, 0.420405/0 sec, 47.4712/48 sec, 401.032/402 sec, 265.685/266 sec, 209.107/210 sec, 76.3322/76 sec, 227.071/228 sec, 173.739/174 sec, 91.5721/92 sec, 140.637/141 sec, 160.969/161 sec, 239.502/240 sec, 160.081/161 sec, 198.982/199 sec, 113.521/114 sec, 208.041/208 sec )
[LOG] Nr of iterations: 6422 (6, 5, 7, 7, 6, 26, 32, 769, 1155, 1023, 242, 5, 4, 5, 5, 5, 18, 23, 748, 1120, 971, 240 )
[LOG] Total clause computation time: 1041.45/1055 sec (0.093006/0.093006 sec, 0.183367/0.183367 sec, 0.076768/0.076768 sec, 0.186569/0.186569 sec, 0.112464/0.112464 sec, 0.295531/0.295531 sec, 0.162408/0.162408 sec, 1.96359/1.96359 sec, 5.43459/5.43459 sec, 122.743/122.743 sec, 39.556/39.556 sec, 45.1854/45.1854 sec, 203.607/203.607 sec, 95.7975/95.7975 sec, 53.1332/53.1332 sec, 71.7384/71.7384 sec, 83.096/83.096 sec, 192.187/192.187 sec, 9.2094/9.2094 sec, 7.26106/7.26106 sec, 29.573/29.573 sec, 79.8588/79.8588 sec )
[LOG] Total clause minimization time: 1670.53/1665 sec (0.078376/0.078376 sec, 0.16762/0.16762 sec, 0.087989/0.087989 sec, 0.148472/0.148472 sec, 0.111682/0.111682 sec, 0.262532/0.262532 sec, 0.23906/0.23906 sec, 45.335/45.335 sec, 395.047/395.047 sec, 141.934/141.934 sec, 169.12/169.12 sec, 31.1038/31.1038 sec, 23.424/23.424 sec, 77.9131/77.9131 sec, 38.4051/38.4051 sec, 68.8646/68.8646 sec, 77.8348/77.8348 sec, 47.2795/47.2795 sec, 150.476/150.476 sec, 191.246/191.246 sec, 83.4309/83.4309 sec, 128.02/128.02 sec )
[LOG] Total clause size reduction: 572505 --> 48331 (1470 --> 10, 1156 --> 10, 1380 --> 13, 1302 --> 9, 1065 --> 12, 5050 --> 55, 5797 --> 127, 135168 --> 5943, 190410 --> 9000, 167608 --> 9041, 37596 --> 1701, 10 --> 10, 10 --> 10, 10 --> 10, 6 --> 6, 12 --> 12, 36 --> 26, 81 --> 80, 5696 --> 5190, 8589 --> 7560, 8364 --> 7817, 1689 --> 1689 )
[LOG] Average clause size reduction: 89.1475 --> 7.52585 (245 --> 1.66667, 231.2 --> 2, 197.143 --> 1.85714, 186 --> 1.28571, 177.5 --> 2, 194.231 --> 2.11538, 181.156 --> 3.96875, 175.771 --> 7.72822, 164.857 --> 7.79221, 163.84 --> 8.83773, 155.355 --> 7.02893, 2 --> 2, 2.5 --> 2.5, 2 --> 2, 1.2 --> 1.2, 2.4 --> 2.4, 2 --> 1.44444, 3.52174 --> 3.47826, 7.61497 --> 6.9385, 7.66875 --> 6.75, 8.6138 --> 8.05046, 7.0375 --> 7.0375 )
[LOG] Overall execution time: 2716.61 sec CPU time.
[LOG] Overall execution time: 2727 sec real time.
Synthesis time: 2726.56 sec (Real time) / 2694.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.13 sec (Real time) / 11.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1408.95 sec (Real time) / 1403.98 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 15223 11 38 1 15163
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 1449.63 sec CPU time.
[LOG] Relation determinization time: 1456 sec real time.
[LOG] Final circuit size: 9950 new AND gates.
[LOG] Size before ABC: 12866 AND gates.
[LOG] Size after ABC: 9950 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 1448.86/1452 sec (3.87699/4 sec, 20.4501/20 sec, 75.8587/76 sec, 15.3708/16 sec, 40.2181/40 sec, 51.9278/52 sec, 71.6748/72 sec, 28.4728/28 sec, 39.5342/40 sec, 2.05046/2 sec, 29.0651/29 sec, 53.3604/54 sec, 2.86782/3 sec, 71.932/72 sec, 91.1/91 sec, 63.5568/64 sec, 73.5821/74 sec, 68.2901/68 sec, 85.2438/85 sec, 88.875/90 sec, 56.4933/56 sec, 58.9957/59 sec, 78.9444/79 sec, 79.4919/80 sec, 133.205/134 sec, 64.422/64 sec )
[LOG] Nr of iterations: 4928 (587, 267, 971, 11, 188, 164, 218, 116, 48, 9, 16, 10, 5, 426, 246, 924, 10, 185, 149, 214, 94, 39, 8, 13, 7, 3 )
[LOG] Total clause computation time: 465.504/462 sec (0.235675/0.235675 sec, 1.11054/1.11054 sec, 5.87316/5.87316 sec, 14.2867/14.2867 sec, 2.10846/2.10846 sec, 1.70215/1.70215 sec, 2.1615/2.1615 sec, 3.43714/3.43714 sec, 14.5598/14.5598 sec, 0.951163/0.951163 sec, 27.8504/27.8504 sec, 38.1198/38.1198 sec, 1.61216/1.61216 sec, 10.1713/10.1713 sec, 2.95614/2.95614 sec, 7.41575/7.41575 sec, 37.01/37.01 sec, 3.32361/3.32361 sec, 21.3776/21.3776 sec, 12.2829/12.2829 sec, 10.1264/10.1264 sec, 27.9434/27.9434 sec, 43.3286/43.3286 sec, 44.4966/44.4966 sec, 92.754/92.754 sec, 38.3085/38.3085 sec )
[LOG] Total clause minimization time: 980.125/988 sec (3.58082/3.58082 sec, 19.2541/19.2541 sec, 69.6887/69.6887 sec, 1.01654/1.01654 sec, 37.9303/37.9303 sec, 50.0241/50.0241 sec, 69.2623/69.2623 sec, 24.8637/24.8637 sec, 24.8448/24.8448 sec, 0.995973/0.995973 sec, 1.10677/1.10677 sec, 15.1343/15.1343 sec, 1.15503/1.15503 sec, 61.5106/61.5106 sec, 88.0083/88.0083 sec, 55.6593/55.6593 sec, 36.5447/36.5447 sec, 64.8786/64.8786 sec, 63.7879/63.7879 sec, 76.4985/76.4985 sec, 46.3019/46.3019 sec, 31.0098/31.0098 sec, 35.5894/35.5894 sec, 34.9635/34.9635 sec, 40.425/40.425 sec, 26.0894/26.0894 sec )
[LOG] Total clause size reduction: 915084 --> 31953 (224438 --> 6301, 98420 --> 1196, 348230 --> 8535, 3290 --> 10, 59466 --> 750, 50041 --> 679, 64232 --> 853, 31280 --> 681, 12737 --> 265, 1600 --> 16, 2925 --> 32, 1746 --> 20, 740 --> 7, 4098 --> 3016, 1027 --> 879, 7908 --> 6032, 10 --> 10, 734 --> 668, 576 --> 502, 830 --> 753, 498 --> 490, 198 --> 198, 16 --> 16, 25 --> 25, 14 --> 14, 5 --> 5 )
[LOG] Average clause size reduction: 185.691 --> 6.48397 (382.348 --> 10.7342, 368.614 --> 4.4794, 358.63 --> 8.78991, 299.091 --> 0.909091, 316.309 --> 3.98936, 305.128 --> 4.14024, 294.642 --> 3.91284, 269.655 --> 5.87069, 265.354 --> 5.52083, 177.778 --> 1.77778, 182.812 --> 2, 174.6 --> 2, 148 --> 1.4, 9.61972 --> 7.07981, 4.1748 --> 3.57317, 8.55844 --> 6.52814, 1 --> 1, 3.96757 --> 3.61081, 3.86577 --> 3.36913, 3.8785 --> 3.51869, 5.29787 --> 5.21277, 5.07692 --> 5.07692, 2 --> 2, 1.92308 --> 1.92308, 2 --> 2, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 1449.64 sec CPU time.
[LOG] Overall execution time: 1456 sec real time.
Synthesis time: 1455.70 sec (Real time) / 1441.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8.80 sec (Real time) / 8.73 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 608.56 sec (Real time) / 606.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 10364 13 43 1 10295
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 2057.31 sec CPU time.
[LOG] Relation determinization time: 2068 sec real time.
[LOG] Final circuit size: 16378 new AND gates.
[LOG] Size before ABC: 21664 AND gates.
[LOG] Size after ABC: 16378 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 2056.27/2062 sec (5.33202/5 sec, 21.9073/22 sec, 159.57/160 sec, 36.0691/37 sec, 93.2561/93 sec, 151.317/152 sec, 192.904/193 sec, 114.297/115 sec, 36.9722/37 sec, 64.0517/64 sec, 2.55561/3 sec, 2.89431/3 sec, 40.5855/40 sec, 2.33788/3 sec, 74.4352/74 sec, 72.6314/73 sec, 125.424/126 sec, 70.5082/70 sec, 126.188/127 sec, 51.7667/52 sec, 93.9651/94 sec, 74.6182/75 sec, 79.169/79 sec, 70.8853/71 sec, 62.4776/63 sec, 61.0543/61 sec, 80.7713/81 sec, 88.3278/89 sec )
[LOG] Nr of iterations: 7745 (800, 215, 1992, 10, 250, 270, 251, 195, 34, 46, 12, 12, 17, 6, 535, 196, 1885, 9, 244, 252, 230, 174, 26, 45, 10, 11, 13, 5 )
[LOG] Total clause computation time: 517.583/518 sec (0.365665/0.365665 sec, 1.44033/1.44033 sec, 7.89569/7.89569 sec, 34.2967/34.2967 sec, 3.19719/3.19719 sec, 2.98384/2.98384 sec, 3.45221/3.45221 sec, 2.60497/2.60497 sec, 3.75895/3.75895 sec, 24.4615/24.4615 sec, 1.20614/1.20614 sec, 1.63269/1.63269 sec, 39.1258/39.1258 sec, 1.04983/1.04983 sec, 28.7477/28.7477 sec, 5.70778/5.70778 sec, 29.5566/29.5566 sec, 50.1517/50.1517 sec, 3.21194/3.21194 sec, 3.13328/3.13328 sec, 12.5064/12.5064 sec, 31.4207/31.4207 sec, 44.8967/44.8967 sec, 28.1909/28.1909 sec, 29.3615/29.3615 sec, 32.9031/32.9031 sec, 48.7052/48.7052 sec, 41.6181/41.6181 sec )
[LOG] Total clause minimization time: 1531.96/1536 sec (4.85514/4.85514 sec, 20.3541/20.3541 sec, 150.837/150.837 sec, 1.63558/1.63558 sec, 89.6891/89.6891 sec, 147.908/147.908 sec, 189.039/189.039 sec, 111.308/111.308 sec, 33.0004/33.0004 sec, 39.3716/39.3716 sec, 1.16768/1.16768 sec, 1.0929/1.0929 sec, 1.28295/1.28295 sec, 1.13234/1.13234 sec, 45.2617/45.2617 sec, 66.7626/66.7626 sec, 94.5607/94.5607 sec, 20.3135/20.3135 sec, 122.812/122.812 sec, 48.4661/48.4661 sec, 81.2923/81.2923 sec, 43.0832/43.0832 sec, 34.217/34.217 sec, 42.6271/42.6271 sec, 33.0773/33.0773 sec, 28.112/28.112 sec, 32.0253/32.0253 sec, 46.6729/46.6729 sec )
[LOG] Total clause size reduction: 1656209 --> 54993 (348364 --> 8849, 90522 --> 908, 816310 --> 19540, 3393 --> 9, 91134 --> 976, 95495 --> 1056, 86000 --> 1025, 64602 --> 804, 10065 --> 150, 13680 --> 215, 2354 --> 24, 2299 --> 22, 3328 --> 36, 995 --> 10, 5099 --> 4005, 757 --> 655, 17986 --> 13318, 9 --> 9, 933 --> 828, 946 --> 820, 885 --> 774, 663 --> 573, 98 --> 96, 215 --> 214, 20 --> 20, 22 --> 22, 25 --> 25, 10 --> 10 )
[LOG] Average clause size reduction: 213.842 --> 7.10045 (435.455 --> 11.0612, 421.033 --> 4.22326, 409.794 --> 9.80924, 339.3 --> 0.9, 364.536 --> 3.904, 353.685 --> 3.91111, 342.629 --> 4.08367, 331.292 --> 4.12308, 296.029 --> 4.41176, 297.391 --> 4.67391, 196.167 --> 2, 191.583 --> 1.83333, 195.765 --> 2.11765, 165.833 --> 1.66667, 9.53084 --> 7.48598, 3.86224 --> 3.34184, 9.54164 --> 7.06525, 1 --> 1, 3.82377 --> 3.39344, 3.75397 --> 3.25397, 3.84783 --> 3.36522, 3.81034 --> 3.2931, 3.76923 --> 3.69231, 4.77778 --> 4.75556, 2 --> 2, 2 --> 2, 1.92308 --> 1.92308, 2 --> 2 )
[LOG] Overall execution time: 2057.32 sec CPU time.
[LOG] Overall execution time: 2068 sec real time.
Synthesis time: 2067.98 sec (Real time) / 2043.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.50 sec (Real time) / 11.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1033.47 sec (Real time) / 1029.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 16849 15 47 1 16773
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 3309 sec CPU time.
[LOG] Relation determinization time: 3324 sec real time.
[LOG] Final circuit size: 24492 new AND gates.
[LOG] Size before ABC: 32353 AND gates.
[LOG] Size after ABC: 24492 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 3307.46/3313 sec (8.50627/8 sec, 24.1585/24 sec, 229.186/230 sec, 58.1767/58 sec, 171.765/173 sec, 376.742/377 sec, 143.666/144 sec, 152.819/153 sec, 558.644/560 sec, 64.8517/65 sec, 116.878/117 sec, 2.55043/2 sec, 2.54622/3 sec, 2.58656/2 sec, 2.50971/3 sec, 88.834/89 sec, 69.1386/69 sec, 266.931/268 sec, 63.223/63 sec, 121.578/122 sec, 85.3818/85 sec, 70.5414/71 sec, 80.6544/81 sec, 62.1394/62 sec, 81.4798/82 sec, 78.6979/79 sec, 87.8662/88 sec, 70.722/70 sec, 92.0104/93 sec, 72.6797/72 sec )
[LOG] Nr of iterations: 10746 (955, 270, 3007, 14, 264, 284, 213, 188, 240, 61, 133, 11, 14, 15, 4, 663, 216, 2820, 13, 261, 275, 206, 172, 234, 49, 128, 8, 12, 13, 3 )
[LOG] Total clause computation time: 567.099/565 sec (0.493336/0.493336 sec, 2.0304/2.0304 sec, 19.5523/19.5523 sec, 56.1999/56.1999 sec, 4.21814/4.21814 sec, 4.14677/4.14677 sec, 3.72875/3.72875 sec, 3.85973/3.85973 sec, 3.75659/3.75659 sec, 40.5036/40.5036 sec, 39.0752/39.0752 sec, 1.11266/1.11266 sec, 1.13082/1.13082 sec, 1.14285/1.14285 sec, 1.16165/1.16165 sec, 43.424/43.424 sec, 3.78142/3.78142 sec, 19.5231/19.5231 sec, 39.136/39.136 sec, 17.7935/17.7935 sec, 4.73949/4.73949 sec, 4.43513/4.43513 sec, 17.3674/17.3674 sec, 4.32252/4.32252 sec, 26.3301/26.3301 sec, 40.5244/40.5244 sec, 46.5275/46.5275 sec, 39.1182/39.1182 sec, 38.9158/38.9158 sec, 39.0482/39.0482 sec )
[LOG] Total clause minimization time: 2730.29/2743 sec (7.87223/7.87223 sec, 21.961/21.961 sec, 208.237/208.237 sec, 1.73967/1.73967 sec, 167.041/167.041 sec, 372.008/372.008 sec, 139.42/139.42 sec, 148.473/148.473 sec, 554.32/554.32 sec, 24.0876/24.0876 sec, 77.442/77.442 sec, 1.22633/1.22633 sec, 1.22044/1.22044 sec, 1.2458/1.2458 sec, 1.19596/1.19596 sec, 44.9624/44.9624 sec, 65.1937/65.1937 sec, 245.153/245.153 sec, 24.027/24.027 sec, 103.598/103.598 sec, 80.4713/80.4713 sec, 65.9684/65.9684 sec, 63.1743/63.1743 sec, 57.6798/57.6798 sec, 55.0745/55.0745 sec, 38.0247/38.0247 sec, 41.2857/41.2857 sec, 31.5543/31.5543 sec, 53.0433/53.0433 sec, 33.5857/33.5857 sec )
[LOG] Total clause size reduction: 2596306 --> 81290 (471276 --> 11040, 129389 --> 1152, 1400796 --> 31248, 5603 --> 13, 110460 --> 966, 115747 --> 1105, 84376 --> 856, 72369 --> 734, 89864 --> 984, 20580 --> 365, 45144 --> 722, 2410 --> 23, 3068 --> 29, 3290 --> 29, 678 --> 6, 6746 --> 5423, 772 --> 643, 28354 --> 21084, 13 --> 13, 942 --> 816, 1039 --> 930, 807 --> 717, 631 --> 553, 937 --> 824, 258 --> 258, 686 --> 686, 16 --> 16, 24 --> 24, 25 --> 25, 6 --> 6 )
[LOG] Average clause size reduction: 241.607 --> 7.56468 (493.483 --> 11.5602, 479.219 --> 4.26667, 465.845 --> 10.3918, 400.214 --> 0.928571, 418.409 --> 3.65909, 407.56 --> 3.89085, 396.131 --> 4.01878, 384.941 --> 3.90426, 374.433 --> 4.1, 337.377 --> 5.98361, 339.429 --> 5.42857, 219.091 --> 2.09091, 219.143 --> 2.07143, 219.333 --> 1.93333, 169.5 --> 1.5, 10.175 --> 8.17949, 3.57407 --> 2.97685, 10.0546 --> 7.4766, 1 --> 1, 3.6092 --> 3.12644, 3.77818 --> 3.38182, 3.91748 --> 3.48058, 3.6686 --> 3.21512, 4.00427 --> 3.52137, 5.26531 --> 5.26531, 5.35938 --> 5.35938, 2 --> 2, 2 --> 2, 1.92308 --> 1.92308, 2 --> 2 )
[LOG] Overall execution time: 3309.01 sec CPU time.
[LOG] Overall execution time: 3324 sec real time.
Synthesis time: 3323.95 sec (Real time) / 3277.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.83 sec (Real time) / 10.77 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1795.76 sec (Real time) / 1790.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 25025 17 52 1 24941
=====================  amba8c7y.aag =====================
Synthesis time: 10000.07 sec (Real time) / 9877.74 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9807.78 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9815.06 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 44.7239 sec CPU time.
[LOG] Relation determinization time: 46 sec real time.
[LOG] Final circuit size: 1313 new AND gates.
[LOG] Size before ABC: 1721 AND gates.
[LOG] Size after ABC: 1312 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 44.6375/44 sec (0.045158/0 sec, 0.063498/0 sec, 0.061662/0 sec, 0.058728/0 sec, 0.093221/0 sec, 0.08485/0 sec, 2.81225/3 sec, 5.98719/6 sec, 3.82634/4 sec, 2.14779/2 sec, 4.61716/4 sec, 4.65488/5 sec, 5.01932/5 sec, 9.77062/10 sec, 2.09662/2 sec, 3.29821/3 sec )
[LOG] Nr of iterations: 628 (6, 5, 6, 5, 9, 12, 232, 64, 5, 3, 3, 4, 8, 9, 194, 63 )
[LOG] Total clause computation time: 13.7227/15 sec (0.0202/0.0202 sec, 0.029616/0.029616 sec, 0.028689/0.028689 sec, 0.027889/0.027889 sec, 0.044921/0.044921 sec, 0.036012/0.036012 sec, 0.503007/0.503007 sec, 0.846554/0.846554 sec, 2.21176/2.21176 sec, 1.90769/1.90769 sec, 0.687692/0.687692 sec, 0.908102/0.908102 sec, 0.885164/0.885164 sec, 4.65176/4.65176 sec, 0.342035/0.342035 sec, 0.591616/0.591616 sec )
[LOG] Total clause minimization time: 30.8363/29 sec (0.021179/0.021179 sec, 0.030552/0.030552 sec, 0.029861/0.029861 sec, 0.027566/0.027566 sec, 0.044859/0.044859 sec, 0.045083/0.045083 sec, 2.2989/2.2989 sec, 5.13007/5.13007 sec, 1.6105/1.6105 sec, 0.23635/0.23635 sec, 3.92567/3.92567 sec, 3.74308/3.74308 sec, 4.13022/4.13022 sec, 5.11489/5.11489 sec, 1.74631/1.74631 sec, 2.70124/2.70124 sec )
[LOG] Total clause size reduction: 46235 --> 3760 (990 --> 10, 784 --> 11, 935 --> 20, 616 --> 7, 1144 --> 16, 1474 --> 36, 30723 --> 1655, 7875 --> 375, 10 --> 10, 7 --> 7, 4 --> 4, 7 --> 7, 16 --> 15, 25 --> 25, 1250 --> 1187, 375 --> 375 )
[LOG] Average clause size reduction: 73.6226 --> 5.98726 (165 --> 1.66667, 156.8 --> 2.2, 155.833 --> 3.33333, 123.2 --> 1.4, 127.111 --> 1.77778, 122.833 --> 3, 132.427 --> 7.13362, 123.047 --> 5.85938, 2 --> 2, 2.33333 --> 2.33333, 1.33333 --> 1.33333, 1.75 --> 1.75, 2 --> 1.875, 2.77778 --> 2.77778, 6.4433 --> 6.11856, 5.95238 --> 5.95238 )
[LOG] Overall execution time: 44.7266 sec CPU time.
[LOG] Overall execution time: 46 sec real time.
Synthesis time: 45.13 sec (Real time) / 44.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.53 sec (Real time) / 4.51 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1547 7 31 1 1502
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 212.678 sec CPU time.
[LOG] Relation determinization time: 213 sec real time.
[LOG] Final circuit size: 2530 new AND gates.
[LOG] Size before ABC: 3507 AND gates.
[LOG] Size after ABC: 2530 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 212.501/213 sec (0.074483/0 sec, 0.103479/0 sec, 0.077568/0 sec, 0.255857/0 sec, 0.254884/1 sec, 2.65215/2 sec, 5.81549/6 sec, 11.6115/12 sec, 21.9503/22 sec, 14.5952/14 sec, 24.7765/25 sec, 22.0181/22 sec, 17.0877/17 sec, 12.801/13 sec, 11.7621/12 sec, 16.0026/16 sec, 19.286/19 sec, 13.7524/14 sec, 11.7264/12 sec, 5.89747/6 sec )
[LOG] Nr of iterations: 1444 (7, 9, 7, 57, 7, 197, 87, 150, 160, 68, 5, 4, 6, 49, 4, 193, 77, 148, 150, 59 )
[LOG] Total clause computation time: 64.291/65 sec (0.032169/0.032169 sec, 0.045664/0.045664 sec, 0.035189/0.035189 sec, 0.07066/0.07066 sec, 0.122689/0.122689 sec, 0.215873/0.215873 sec, 0.318831/0.318831 sec, 0.50377/0.50377 sec, 6.87401/6.87401 sec, 3.63965/3.63965 sec, 15.0947/15.0947 sec, 13.382/13.382 sec, 5.9954/5.9954 sec, 3.25282/3.25282 sec, 2.67176/2.67176 sec, 1.43393/1.43393 sec, 3.99613/3.99613 sec, 0.94048/0.94048 sec, 2.72734/2.72734 sec, 2.93791/2.93791 sec )
[LOG] Total clause minimization time: 147.965/148 sec (0.036668/0.036668 sec, 0.05286/0.05286 sec, 0.037313/0.037313 sec, 0.178387/0.178387 sec, 0.126439/0.126439 sec, 2.42039/2.42039 sec, 5.48155/5.48155 sec, 11.0847/11.0847 sec, 15.0464/15.0464 sec, 10.9316/10.9316 sec, 9.6752/9.6752 sec, 8.6293/8.6293 sec, 11.0844/11.0844 sec, 9.53796/9.53796 sec, 9.08387/9.08387 sec, 14.5515/14.5515 sec, 15.2768/15.2768 sec, 12.7985/12.7985 sec, 8.98138/8.98138 sec, 2.94943/2.94943 sec )
[LOG] Total clause size reduction: 118685 --> 7365 (1458 --> 13, 1928 --> 28, 1158 --> 14, 10192 --> 366, 1068 --> 12, 32732 --> 918, 13330 --> 454, 21456 --> 704, 22737 --> 1031, 9045 --> 435, 10 --> 10, 8 --> 8, 14 --> 14, 287 --> 270, 7 --> 7, 891 --> 805, 384 --> 361, 692 --> 632, 934 --> 929, 354 --> 354 )
[LOG] Average clause size reduction: 82.1918 --> 5.10042 (208.286 --> 1.85714, 214.222 --> 3.11111, 165.429 --> 2, 178.807 --> 6.42105, 152.571 --> 1.71429, 166.152 --> 4.6599, 153.218 --> 5.21839, 143.04 --> 4.69333, 142.106 --> 6.44375, 133.015 --> 6.39706, 2 --> 2, 2 --> 2, 2.33333 --> 2.33333, 5.85714 --> 5.5102, 1.75 --> 1.75, 4.61658 --> 4.17098, 4.98701 --> 4.68831, 4.67568 --> 4.27027, 6.22667 --> 6.19333, 6 --> 6 )
[LOG] Overall execution time: 212.681 sec CPU time.
[LOG] Overall execution time: 213 sec real time.
Synthesis time: 213.55 sec (Real time) / 211.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.25 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 38.84 sec (Real time) / 38.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 2816 9 36 1 2761
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 6691.55 sec CPU time.
[LOG] Relation determinization time: 6709 sec real time.
[LOG] Final circuit size: 23915 new AND gates.
[LOG] Size before ABC: 37541 AND gates.
[LOG] Size after ABC: 23914 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 6690.4/6701 sec (0.495543/1 sec, 0.982136/1 sec, 0.304095/0 sec, 0.963097/1 sec, 0.527877/1 sec, 4.001/4 sec, 0.605499/0 sec, 184.693/185 sec, 561.515/563 sec, 485.075/486 sec, 839.033/840 sec, 143.129/144 sec, 260.062/260 sec, 180.896/181 sec, 421.433/422 sec, 429.51/430 sec, 635.018/636 sec, 327.502/328 sec, 437.559/438 sec, 627.212/628 sec, 293.447/294 sec, 856.441/858 sec )
[LOG] Nr of iterations: 9657 (4, 5, 5, 7, 4, 32, 33, 1096, 1705, 1681, 374, 3, 4, 4, 5, 3, 20, 25, 1015, 1582, 1677, 373 )
[LOG] Total clause computation time: 3234.26/3233 sec (0.283504/0.283504 sec, 0.490152/0.490152 sec, 0.132552/0.132552 sec, 0.519908/0.519908 sec, 0.256793/0.256793 sec, 0.955085/0.955085 sec, 0.254079/0.254079 sec, 2.78366/2.78366 sec, 6.41462/6.41462 sec, 40.9974/40.9974 sec, 654.724/654.724 sec, 96.1214/96.1214 sec, 224.209/224.209 sec, 108.558/108.558 sec, 317.732/317.732 sec, 343.068/343.068 sec, 474.179/474.179 sec, 251.206/251.206 sec, 74.6281/74.6281 sec, 32.033/32.033 sec, 34.6715/34.6715 sec, 570.043/570.043 sec )
[LOG] Total clause minimization time: 3449.51/3458 sec (0.194952/0.194952 sec, 0.475172/0.475172 sec, 0.155066/0.155066 sec, 0.426708/0.426708 sec, 0.254529/0.254529 sec, 3.02546/3.02546 sec, 0.32885/0.32885 sec, 181.667/181.667 sec, 554.287/554.287 sec, 442.622/442.622 sec, 183.701/183.701 sec, 46.9475/46.9475 sec, 35.8105/35.8105 sec, 72.2909/72.2909 sec, 103.646/103.646 sec, 86.3882/86.3882 sec, 160.781/160.781 sec, 76.2221/76.2221 sec, 362.153/362.153 sec, 594.317/594.317 sec, 257.723/257.723 sec, 286.094/286.094 sec )
[LOG] Total clause size reduction: 885929 --> 81733 (915 --> 6, 1200 --> 8, 936 --> 8, 1326 --> 10, 651 --> 6, 6386 --> 81, 6112 --> 132, 197100 --> 9499, 287976 --> 14809, 282240 --> 16922, 59680 --> 2843, 6 --> 6, 8 --> 8, 8 --> 8, 7 --> 7, 6 --> 6, 41 --> 31, 93 --> 93, 8387 --> 7581, 13141 --> 11465, 16867 --> 15361, 2843 --> 2843 )
[LOG] Average clause size reduction: 91.7396 --> 8.4636 (228.75 --> 1.5, 240 --> 1.6, 187.2 --> 1.6, 189.429 --> 1.42857, 162.75 --> 1.5, 199.562 --> 2.53125, 185.212 --> 4, 179.836 --> 8.66697, 168.901 --> 8.68563, 167.9 --> 10.0666, 159.572 --> 7.6016, 2 --> 2, 2 --> 2, 2 --> 2, 1.4 --> 1.4, 2 --> 2, 2.05 --> 1.55, 3.72 --> 3.72, 8.26305 --> 7.46897, 8.30657 --> 7.24716, 10.0578 --> 9.15981, 7.62198 --> 7.62198 )
[LOG] Overall execution time: 6691.55 sec CPU time.
[LOG] Overall execution time: 6709 sec real time.
Synthesis time: 6708.14 sec (Real time) / 6629.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.04 sec (Real time) / 10.95 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2069.12 sec (Real time) / 2062.75 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 24264 11 42 1 24201
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 2310.18 sec CPU time.
[LOG] Relation determinization time: 2321 sec real time.
[LOG] Final circuit size: 21645 new AND gates.
[LOG] Size before ABC: 30456 AND gates.
[LOG] Size after ABC: 21645 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 2309.3/2314 sec (16.5365/17 sec, 63.5806/64 sec, 97.8294/98 sec, 4.39573/4 sec, 262.351/263 sec, 279.556/280 sec, 341.761/342 sec, 44.2556/45 sec, 64.2819/64 sec, 2.51493/3 sec, 30.31/30 sec, 26.7482/27 sec, 2.33895/2 sec, 111.123/111 sec, 64.0453/65 sec, 102.308/102 sec, 50.082/50 sec, 106.242/107 sec, 139.208/139 sec, 92.0112/92 sec, 90.3711/91 sec, 55.8812/56 sec, 94.3837/94 sec, 42.5208/43 sec, 64.0373/64 sec, 60.629/61 sec )
[LOG] Nr of iterations: 8773 (2382, 182, 1245, 10, 254, 284, 231, 80, 75, 18, 11, 14, 5, 1886, 157, 1103, 9, 218, 253, 195, 55, 63, 17, 10, 12, 4 )
[LOG] Total clause computation time: 506.046/503 sec (0.998395/0.998395 sec, 2.69453/2.69453 sec, 7.73634/7.73634 sec, 2.96053/2.96053 sec, 4.10647/4.10647 sec, 3.06136/3.06136 sec, 2.88894/2.88894 sec, 8.92414/8.92414 sec, 23.7819/23.7819 sec, 1.09393/1.09393 sec, 28.9248/28.9248 sec, 25.2881/25.2881 sec, 1.06073/1.06073 sec, 9.21242/9.21242 sec, 15.3178/15.3178 sec, 29.9265/29.9265 sec, 34.7199/34.7199 sec, 19.1049/19.1049 sec, 22.1975/22.1975 sec, 34.0545/34.0545 sec, 56.3737/56.3737 sec, 26.9007/26.9007 sec, 65.0315/65.0315 sec, 12.6686/12.6686 sec, 34.2967/34.2967 sec, 32.7213/32.7213 sec )
[LOG] Total clause minimization time: 1797.23/1805 sec (15.4055/15.4055 sec, 60.696/60.696 sec, 89.3269/89.3269 sec, 1.26731/1.26731 sec, 257.869/257.869 sec, 276.073/276.073 sec, 338.496/338.496 sec, 35.0912/35.0912 sec, 40.2143/40.2143 sec, 1.23428/1.23428 sec, 1.17901/1.17901 sec, 1.25871/1.25871 sec, 1.08633/1.08633 sec, 100.984/100.984 sec, 48.6295/48.6295 sec, 71.782/71.782 sec, 15.3186/15.3186 sec, 87.026/87.026 sec, 116.896/116.896 sec, 57.8664/57.8664 sec, 33.9391/33.9391 sec, 28.9122/28.9122 sec, 29.3072/29.3072 sec, 29.8095/29.8095 sec, 29.6947/29.6947 sec, 27.8667/27.8667 sec )
[LOG] Total clause size reduction: 1765493 --> 79475 (919066 --> 31985, 67513 --> 748, 450328 --> 12251, 2988 --> 9, 81213 --> 1109, 87730 --> 1248, 68770 --> 960, 21725 --> 432, 20276 --> 446, 3281 --> 35, 1880 --> 20, 2431 --> 27, 712 --> 7, 23498 --> 18455, 576 --> 503, 10198 --> 8274, 9 --> 9, 865 --> 776, 1028 --> 861, 720 --> 643, 257 --> 249, 343 --> 342, 35 --> 35, 20 --> 20, 24 --> 24, 7 --> 7 )
[LOG] Average clause size reduction: 201.242 --> 9.05904 (385.838 --> 13.4278, 370.951 --> 4.10989, 361.709 --> 9.84016, 298.8 --> 0.9, 319.736 --> 4.36614, 308.908 --> 4.39437, 297.706 --> 4.15584, 271.562 --> 5.4, 270.347 --> 5.94667, 182.278 --> 1.94444, 170.909 --> 1.81818, 173.643 --> 1.92857, 142.4 --> 1.4, 12.4592 --> 9.78526, 3.66879 --> 3.20382, 9.24569 --> 7.50136, 1 --> 1, 3.96789 --> 3.55963, 4.06324 --> 3.40316, 3.69231 --> 3.29744, 4.67273 --> 4.52727, 5.44444 --> 5.42857, 2.05882 --> 2.05882, 2 --> 2, 2 --> 2, 1.75 --> 1.75 )
[LOG] Overall execution time: 2310.18 sec CPU time.
[LOG] Overall execution time: 2321 sec real time.
Synthesis time: 2320.61 sec (Real time) / 2287.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.44 sec (Real time) / 10.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 838.71 sec (Real time) / 835.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 22062 13 47 1 21989
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 7713.21 sec CPU time.
[LOG] Relation determinization time: 7756 sec real time.
[LOG] Final circuit size: 47548 new AND gates.
[LOG] Size before ABC: 69527 AND gates.
[LOG] Size after ABC: 47548 AND gates.
[LOG] Time for optimizing with ABC: 28 seconds.
[LOG] Total time for all control signals: 7711.51/7727 sec (38.3893/39 sec, 155.526/156 sec, 521.176/522 sec, 59.2206/60 sec, 552.524/553 sec, 707.827/709 sec, 443.071/444 sec, 2487.06/2491 sec, 138.64/139 sec, 242.069/243 sec, 6.60395/7 sec, 6.56495/6 sec, 57.7501/58 sec, 6.434/7 sec, 319.092/320 sec, 200.79/201 sec, 161.796/162 sec, 133.117/134 sec, 188.916/189 sec, 205.806/206 sec, 212.138/213 sec, 185.465/185 sec, 119.739/120 sec, 97.9093/98 sec, 115.57/116 sec, 114.884/115 sec, 124.162/125 sec, 109.263/109 sec )
[LOG] Nr of iterations: 17088 (4729, 237, 3210, 11, 303, 201, 187, 272, 60, 74, 14, 16, 9, 5, 3508, 223, 2984, 10, 265, 190, 175, 255, 51, 61, 13, 13, 8, 4 )
[LOG] Total clause computation time: 984.558/988 sec (3.34227/3.34227 sec, 10.7446/10.7446 sec, 31.9999/31.9999 sec, 54.8331/54.8331 sec, 9.35727/9.35727 sec, 9.30377/9.30377 sec, 8.12452/8.12452 sec, 9.17417/9.17417 sec, 73.046/73.046 sec, 74.5899/74.5899 sec, 3.00278/3.00278 sec, 2.99863/2.99863 sec, 54.3831/54.3831 sec, 2.96869/2.96869 sec, 26.1716/26.1716 sec, 34.6073/34.6073 sec, 36.8637/36.8637 sec, 93.467/93.467 sec, 29.42/29.42 sec, 20.3038/20.3038 sec, 5.63238/5.63238 sec, 18.0959/18.0959 sec, 56.1285/56.1285 sec, 63.7658/63.7658 sec, 57.2595/57.2595 sec, 61.1942/61.1942 sec, 72.0726/72.0726 sec, 61.7073/61.7073 sec )
[LOG] Total clause minimization time: 6704.55/6714 sec (34.7165/34.7165 sec, 144.279/144.279 sec, 485.217/485.217 sec, 3.91241/3.91241 sec, 542.102/542.102 sec, 697.781/697.781 sec, 434.082/434.082 sec, 2476.82/2476.82 sec, 64.9472/64.9472 sec, 166.754/166.754 sec, 3.13974/3.13974 sec, 3.10784/3.10784 sec, 2.91849/2.91849 sec, 2.97974/2.97974 sec, 288.054/288.054 sec, 165.882/165.882 sec, 121.716/121.716 sec, 39.5411/39.5411 sec, 159.175/159.175 sec, 185.27/185.27 sec, 206.299/206.299 sec, 167.116/167.116 sec, 63.4827/63.4827 sec, 33.9924/33.9924 sec, 58.2212/58.2212 sec, 53.5984/53.5984 sec, 51.9927/51.9927 sec, 47.4613/47.4613 sec )
[LOG] Total clause size reduction: 3959721 --> 181991 (2066136 --> 70776, 100064 --> 1024, 1318899 --> 36012, 3780 --> 10, 110834 --> 1304, 71200 --> 827, 64170 --> 794, 90514 --> 1188, 18054 --> 300, 22265 --> 436, 2730 --> 28, 3075 --> 33, 1632 --> 15, 780 --> 8, 48351 --> 38783, 892 --> 793, 32167 --> 26001, 10 --> 10, 1036 --> 902, 750 --> 644, 705 --> 592, 1054 --> 898, 231 --> 225, 315 --> 311, 28 --> 28, 26 --> 26, 15 --> 15, 8 --> 8 )
[LOG] Average clause size reduction: 231.725 --> 10.6502 (436.908 --> 14.9664, 422.211 --> 4.32068, 410.872 --> 11.2187, 343.636 --> 0.909091, 365.789 --> 4.30363, 354.229 --> 4.11443, 343.155 --> 4.24599, 332.772 --> 4.36765, 300.9 --> 5, 300.878 --> 5.89189, 195 --> 2, 192.188 --> 2.0625, 181.333 --> 1.66667, 156 --> 1.6, 13.7831 --> 11.0556, 4 --> 3.55605, 10.7798 --> 8.71347, 1 --> 1, 3.90943 --> 3.40377, 3.94737 --> 3.38947, 4.02857 --> 3.38286, 4.13333 --> 3.52157, 4.52941 --> 4.41176, 5.16393 --> 5.09836, 2.15385 --> 2.15385, 2 --> 2, 1.875 --> 1.875, 2 --> 2 )
[LOG] Overall execution time: 7713.22 sec CPU time.
[LOG] Overall execution time: 7756 sec real time.
Synthesis time: 7755.75 sec (Real time) / 7631.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.59 sec (Real time) / 13.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3671.51 sec (Real time) / 3660.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 48020 15 52 1 47939
=====================  amba7b5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9823.42 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9861.30 sec (User CPU time)
Timeout: 1
=====================  amba10b5y.aag =====================
Synthesis time: 10000.09 sec (Real time) / 9789.46 sec (User CPU time)
Timeout: 1
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 32.0726 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 1176 new AND gates.
[LOG] Size before ABC: 1522 AND gates.
[LOG] Size after ABC: 1176 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.9906/33 sec (0.043673/0 sec, 0.056563/1 sec, 0.054594/0 sec, 0.057291/0 sec, 0.077932/0 sec, 0.097011/0 sec, 0.61034/0 sec, 1.94562/2 sec, 5.51751/6 sec, 1.31506/1 sec, 5.23564/5 sec, 2.57231/3 sec, 4.10583/4 sec, 4.54204/5 sec, 3.26363/3 sec, 2.49554/3 sec )
[LOG] Nr of iterations: 582 (4, 5, 4, 3, 12, 11, 190, 76, 3, 4, 3, 2, 9, 8, 175, 73 )
[LOG] Total clause computation time: 11.3781/12 sec (0.020796/0.020796 sec, 0.02081/0.02081 sec, 0.025887/0.025887 sec, 0.027157/0.027157 sec, 0.033004/0.033004 sec, 0.044887/0.044887 sec, 0.078267/0.078267 sec, 0.591177/0.591177 sec, 2.27085/2.27085 sec, 1.06722/1.06722 sec, 1.46263/1.46263 sec, 0.902918/0.902918 sec, 0.905598/0.905598 sec, 2.1253/2.1253 sec, 1.59727/1.59727 sec, 0.2043/0.2043 sec )
[LOG] Total clause minimization time: 20.5372/20 sec (0.018936/0.018936 sec, 0.032125/0.032125 sec, 0.025324/0.025324 sec, 0.026542/0.026542 sec, 0.041363/0.041363 sec, 0.048447/0.048447 sec, 0.523462/0.523462 sec, 1.34468/1.34468 sec, 3.24344/3.24344 sec, 0.244291/0.244291 sec, 3.76949/3.76949 sec, 1.66598/1.66598 sec, 3.19668/3.19668 sec, 2.4131/2.4131 sec, 1.65798/1.65798 sec, 2.28533/2.28533 sec )
[LOG] Total clause size reduction: 40228 --> 3101 (570 --> 6, 752 --> 9, 537 --> 4, 302 --> 4, 1540 --> 28, 1310 --> 31, 24570 --> 1219, 9150 --> 360, 6 --> 6, 9 --> 9, 4 --> 4, 4 --> 4, 18 --> 18, 23 --> 23, 1091 --> 1034, 342 --> 342 )
[LOG] Average clause size reduction: 69.1203 --> 5.32818 (142.5 --> 1.5, 150.4 --> 1.8, 134.25 --> 1, 100.667 --> 1.33333, 128.333 --> 2.33333, 119.091 --> 2.81818, 129.316 --> 6.41579, 120.395 --> 4.73684, 2 --> 2, 2.25 --> 2.25, 1.33333 --> 1.33333, 2 --> 2, 2 --> 2, 2.875 --> 2.875, 6.23429 --> 5.90857, 4.68493 --> 4.68493 )
[LOG] Overall execution time: 32.0752 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 32.46 sec (Real time) / 31.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.43 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.45 sec (Real time) / 5.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1403 7 31 1 1357
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 1042.58 sec CPU time.
[LOG] Relation determinization time: 1045 sec real time.
[LOG] Final circuit size: 6005 new AND gates.
[LOG] Size before ABC: 8659 AND gates.
[LOG] Size after ABC: 6005 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1042.12/1044 sec (0.259786/0 sec, 0.346256/1 sec, 0.184944/0 sec, 2.01556/2 sec, 0.224313/0 sec, 7.06048/7 sec, 35.7758/36 sec, 80.083/80 sec, 97.9666/99 sec, 57.5577/57 sec, 104.733/105 sec, 60.1419/60 sec, 88.7145/89 sec, 49.0718/49 sec, 93.6683/94 sec, 108.37/109 sec, 79.1614/79 sec, 63.4873/64 sec, 54.357/54 sec, 58.9445/59 sec )
[LOG] Nr of iterations: 2912 (5, 7, 7, 33, 5, 350, 103, 325, 520, 130, 4, 4, 6, 28, 3, 342, 99, 297, 517, 127 )
[LOG] Total clause computation time: 375.397/379 sec (0.109783/0.109783 sec, 0.170746/0.170746 sec, 0.088143/0.088143 sec, 0.259741/0.259741 sec, 0.097325/0.097325 sec, 0.538463/0.538463 sec, 1.41471/1.41471 sec, 4.58714/4.58714 sec, 15.0442/15.0442 sec, 29.6608/29.6608 sec, 61.0862/61.0862 sec, 38.6296/38.6296 sec, 44.083/44.083 sec, 6.70543/6.70543 sec, 51.4163/51.4163 sec, 20.4181/20.4181 sec, 40.7667/40.7667 sec, 14.0019/14.0019 sec, 12.9717/12.9717 sec, 33.3468/33.3468 sec )
[LOG] Total clause minimization time: 665.707/664 sec (0.139499/0.139499 sec, 0.165763/0.165763 sec, 0.087292/0.087292 sec, 1.7445/1.7445 sec, 0.117152/0.117152 sec, 6.48609/6.48609 sec, 34.3247/34.3247 sec, 75.3849/75.3849 sec, 82.7131/82.7131 sec, 27.8083/27.8083 sec, 43.6329/43.6329 sec, 21.4967/21.4967 sec, 44.6127/44.6127 sec, 42.3435/42.3435 sec, 42.2364/42.2364 sec, 87.8496/87.8496 sec, 38.3488/38.3488 sec, 49.415/49.415 sec, 41.2543/41.2543 sec, 25.5452/25.5452 sec )
[LOG] Total clause size reduction: 238915 --> 18103 (968 --> 8, 1440 --> 17, 1188 --> 14, 5984 --> 166, 732 --> 9, 60028 --> 2260, 16320 --> 532, 48276 --> 2021, 76812 --> 3605, 18060 --> 935, 8 --> 8, 9 --> 9, 14 --> 14, 127 --> 124, 6 --> 6, 2179 --> 1977, 506 --> 476, 1764 --> 1515, 3582 --> 3495, 912 --> 912 )
[LOG] Average clause size reduction: 82.045 --> 6.21669 (193.6 --> 1.6, 205.714 --> 2.42857, 169.714 --> 2, 181.333 --> 5.0303, 146.4 --> 1.8, 171.509 --> 6.45714, 158.447 --> 5.16505, 148.542 --> 6.21846, 147.715 --> 6.93269, 138.923 --> 7.19231, 2 --> 2, 2.25 --> 2.25, 2.33333 --> 2.33333, 4.53571 --> 4.42857, 2 --> 2, 6.37135 --> 5.7807, 5.11111 --> 4.80808, 5.93939 --> 5.10101, 6.92843 --> 6.76015, 7.1811 --> 7.1811 )
[LOG] Overall execution time: 1042.59 sec CPU time.
[LOG] Overall execution time: 1045 sec real time.
Synthesis time: 1045.60 sec (Real time) / 1034.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 6.01 sec (Real time) / 6.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 187.29 sec (Real time) / 186.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 6290 9 37 1 6234
=====================  amba4f25y.aag =====================
Synthesis time: 10000.01 sec (Real time) / 9834.66 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9940.71 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9887.58 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9944.79 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015715 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009101/0 sec (0.005461/0 sec, 0.00364/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.002583/0 sec (0.001501/0.001501 sec, 0.001082/0.001082 sec )
[LOG] Total clause minimization time: 0.003325/0 sec (0.001577/0.001577 sec, 0.001748/0.001748 sec )
[LOG] Total clause size reduction: 360 --> 4 (358 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 72 --> 0.8 (119.333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.01816 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 333 3 48 1 281
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.09172 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.055746/0 sec (0.026393/0 sec, 0.029353/0 sec )
[LOG] Nr of iterations: 17 (9, 8 )
[LOG] Total clause computation time: 0.021266/0 sec (0.009412/0.009412 sec, 0.011854/0.011854 sec )
[LOG] Total clause minimization time: 0.027638/0 sec (0.012013/0.012013 sec, 0.015625/0.015625 sec )
[LOG] Total clause size reduction: 2376 --> 16 (2368 --> 8, 8 --> 8 )
[LOG] Average clause size reduction: 139.765 --> 0.941176 (263.111 --> 0.888889, 1 --> 1 )
[LOG] Overall execution time: 0.095966 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 564 3 84 1 476
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.1432 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.080653/0 sec (0.037394/0 sec, 0.043259/0 sec )
[LOG] Nr of iterations: 21 (12, 9 )
[LOG] Total clause computation time: 0.034795/0 sec (0.014828/0.014828 sec, 0.019967/0.019967 sec )
[LOG] Total clause minimization time: 0.036274/0 sec (0.015405/0.015405 sec, 0.020869/0.020869 sec )
[LOG] Total clause size reduction: 5050 --> 32 (5038 --> 20, 12 --> 12 )
[LOG] Average clause size reduction: 240.476 --> 1.52381 (419.833 --> 1.66667, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.150209 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 881 3 133 1 744
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.026323 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.015825/0 sec (0.008903/0 sec, 0.006922/0 sec )
[LOG] Nr of iterations: 8 (5, 3 )
[LOG] Total clause computation time: 0.006073/0 sec (0.003146/0.003146 sec, 0.002927/0.002927 sec )
[LOG] Total clause minimization time: 0.005671/0 sec (0.002714/0.002714 sec, 0.002957/0.002957 sec )
[LOG] Total clause size reduction: 996 --> 11 (992 --> 7, 4 --> 4 )
[LOG] Average clause size reduction: 124.5 --> 1.375 (198.4 --> 1.4, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.029109 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 431 3 64 1 363
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.164426 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.094627/0 sec (0.039403/0 sec, 0.055224/0 sec )
[LOG] Nr of iterations: 35 (19, 16 )
[LOG] Total clause computation time: 0.043756/0 sec (0.018483/0.018483 sec, 0.025273/0.025273 sec )
[LOG] Total clause minimization time: 0.04174/0 sec (0.014323/0.014323 sec, 0.027417/0.027417 sec )
[LOG] Total clause size reduction: 7454 --> 46 (7434 --> 26, 20 --> 20 )
[LOG] Average clause size reduction: 212.971 --> 1.31429 (391.263 --> 1.36842, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.169916 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 738 3 112 1 622
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.186924 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.093987/0 sec (0.042923/0 sec, 0.051064/0 sec )
[LOG] Nr of iterations: 33 (18, 15 )
[LOG] Total clause computation time: 0.043898/0 sec (0.020372/0.020372 sec, 0.023526/0.023526 sec )
[LOG] Total clause minimization time: 0.03981/0 sec (0.014811/0.014811 sec, 0.024999/0.024999 sec )
[LOG] Total clause size reduction: 9539 --> 44 (9520 --> 25, 19 --> 19 )
[LOG] Average clause size reduction: 289.061 --> 1.33333 (528.889 --> 1.38889, 1.26667 --> 1.26667 )
[LOG] Overall execution time: 0.195852 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 987 3 161 1 822
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033749 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 13 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.021802/0 sec (0.011575/0 sec, 0.010227/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.00782/0 sec (0.004258/0.004258 sec, 0.003562/0.003562 sec )
[LOG] Total clause minimization time: 0.009661/0 sec (0.0042/0.0042 sec, 0.005461/0.005461 sec )
[LOG] Total clause size reduction: 1423 --> 18 (1414 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 94.8667 --> 1.2 (176.75 --> 1.125, 1.28571 --> 1.28571 )
[LOG] Overall execution time: 0.036604 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 395 3 56 1 335
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.135541 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.075999/1 sec (0.035519/1 sec, 0.04048/0 sec )
[LOG] Nr of iterations: 37 (19, 18 )
[LOG] Total clause computation time: 0.03528/1 sec (0.017092/0.017092 sec, 0.018188/0.018188 sec )
[LOG] Total clause minimization time: 0.032465/0 sec (0.012376/0.012376 sec, 0.020089/0.020089 sec )
[LOG] Total clause size reduction: 6032 --> 40 (6012 --> 20, 20 --> 20 )
[LOG] Average clause size reduction: 163.027 --> 1.08108 (316.421 --> 1.05263, 1.11111 --> 1.11111 )
[LOG] Overall execution time: 0.140373 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 663 3 98 1 561
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.002734 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000772/0 sec (0.000522/0 sec, 0.00025/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.5e-05/0 sec (1.5e-05/1.5e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003632 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.003328 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001132/0 sec (0.000798/0 sec, 0.000334/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004469 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012194 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.007899/0 sec (0.00514/0 sec, 0.002759/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.002645/0 sec (0.001783/0.001783 sec, 0.000862/0.000862 sec )
[LOG] Total clause minimization time: 0.003452/0 sec (0.002063/0.002063 sec, 0.001389/0.001389 sec )
[LOG] Total clause size reduction: 404 --> 8 (400 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 44.8889 --> 0.888889 (80 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.013531 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 187 1 32 1 153
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.034787 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.022671/0 sec (0.011525/0 sec, 0.011146/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.007283/0 sec (0.004964/0.004964 sec, 0.002319/0.002319 sec )
[LOG] Total clause minimization time: 0.012117/0 sec (0.004198/0.004198 sec, 0.007919/0.007919 sec )
[LOG] Total clause size reduction: 1169 --> 14 (1162 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 77.9333 --> 0.933333 (145.25 --> 0.875, 1 --> 1 )
[LOG] Overall execution time: 0.036925 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.016428 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009192/0 sec (0.003701/0 sec, 0.003496/0 sec, 0.001095/0 sec, 0.0009/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.001387/0 sec (0.00068/0.00068 sec, 0.000707/0.000707 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019244 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.031696 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01522/0 sec (0.005734/0 sec, 0.005887/0 sec, 0.002059/0 sec, 0.00154/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000354/0 sec (0.000112/0.000112 sec, 0.000242/0.000242 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.036317 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.007987 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.003974/0 sec (0.001573/0 sec, 0.001348/0 sec, 0.000566/0 sec, 0.000487/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 8.9e-05/0 sec (4.6e-05/4.6e-05 sec, 4.3e-05/4.3e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.009667 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.011462 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006439/0 sec (0.002576/0 sec, 0.002228/0 sec, 0.000891/0 sec, 0.000744/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000125/0 sec (6.6e-05/6.6e-05 sec, 5.9e-05/5.9e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.013941 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.004701 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002362/0 sec (0.001649/0 sec, 0.000713/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000639/0 sec (0.00062/0.00062 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0.000957/0 sec (0.000532/0.000532 sec, 0.000425/0.000425 sec )
[LOG] Total clause size reduction: 31 --> 2 (30 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 10.3333 --> 0.666667 (15 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.005598 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.005611 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002729/0 sec (0.001949/0 sec, 0.00078/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000687/0 sec (0.000668/0.000668 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause minimization time: 0.000992/0 sec (0.000552/0.000552 sec, 0.00044/0.00044 sec )
[LOG] Total clause size reduction: 49 --> 2 (48 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 16.3333 --> 0.666667 (24 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.006645 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.046668 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.038908/0 sec (0.009094/0 sec, 0.013248/0 sec, 0.010905/0 sec, 0.005661/0 sec )
[LOG] Nr of iterations: 21 (9, 5, 4, 3 )
[LOG] Total clause computation time: 0.012816/0 sec (0.002254/0.002254 sec, 0.004898/0.004898 sec, 0.002667/0.002667 sec, 0.002997/0.002997 sec )
[LOG] Total clause minimization time: 0.021318/0 sec (0.00512/0.00512 sec, 0.006747/0.006747 sec, 0.007478/0.007478 sec, 0.001973/0.001973 sec )
[LOG] Total clause size reduction: 1530 --> 48 (1128 --> 23, 388 --> 11, 8 --> 8, 6 --> 6 )
[LOG] Average clause size reduction: 72.8571 --> 2.28571 (125.333 --> 2.55556, 77.6 --> 2.2, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.048394 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 207 2 36 1 168
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.103466 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 12 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.082801/0 sec (0.016355/0 sec, 0.022633/0 sec, 0.030875/0 sec, 0.012938/0 sec )
[LOG] Nr of iterations: 26 (10, 5, 7, 4 )
[LOG] Total clause computation time: 0.030318/0 sec (0.004176/0.004176 sec, 0.009509/0.009509 sec, 0.009139/0.009139 sec, 0.007494/0.007494 sec )
[LOG] Total clause minimization time: 0.044909/0 sec (0.009411/0.009411 sec, 0.010546/0.010546 sec, 0.020557/0.020557 sec, 0.004395/0.004395 sec )
[LOG] Total clause size reduction: 2766 --> 46 (2106 --> 19, 640 --> 7, 13 --> 13, 7 --> 7 )
[LOG] Average clause size reduction: 106.385 --> 1.76923 (210.6 --> 1.9, 128 --> 1.4, 1.85714 --> 1.85714, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.105913 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 347 2 63 1 280
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033422 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 36 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028619/0 sec (0.005041/0 sec, 0.008631/0 sec, 0.007708/0 sec, 0.007239/0 sec )
[LOG] Nr of iterations: 26 (7, 7, 6, 6 )
[LOG] Total clause computation time: 0.010615/0 sec (0.00181/0.00181 sec, 0.003596/0.003596 sec, 0.002968/0.002968 sec, 0.002241/0.002241 sec )
[LOG] Total clause minimization time: 0.014289/0 sec (0.001909/0.001909 sec, 0.003775/0.003775 sec, 0.004136/0.004136 sec, 0.004469/0.004469 sec )
[LOG] Total clause size reduction: 1378 --> 31 (780 --> 8, 582 --> 8, 8 --> 7, 8 --> 8 )
[LOG] Average clause size reduction: 53 --> 1.19231 (111.429 --> 1.14286, 83.1429 --> 1.14286, 1.33333 --> 1.16667, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.034707 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 198 2 28 1 166
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.093364 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 50 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.079275/0 sec (0.010817/0 sec, 0.023612/0 sec, 0.022934/0 sec, 0.021912/0 sec )
[LOG] Nr of iterations: 36 (9, 13, 7, 7 )
[LOG] Total clause computation time: 0.03471/0 sec (0.00368/0.00368 sec, 0.010264/0.010264 sec, 0.010391/0.010391 sec, 0.010375/0.010375 sec )
[LOG] Total clause minimization time: 0.038034/0 sec (0.004739/0.004739 sec, 0.011152/0.011152 sec, 0.011565/0.011565 sec, 0.010578/0.010578 sec )
[LOG] Total clause size reduction: 3647 --> 44 (1712 --> 11, 1920 --> 18, 8 --> 8, 7 --> 7 )
[LOG] Average clause size reduction: 101.306 --> 1.22222 (190.222 --> 1.22222, 147.692 --> 1.38462, 1.14286 --> 1.14286, 1 --> 1 )
[LOG] Overall execution time: 0.095373 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 323 2 49 1 270
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.08841 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 39 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.081025/0 sec (0.00909/0 sec, 0.014358/0 sec, 0.016525/0 sec, 0.014724/0 sec, 0.013789/0 sec, 0.012539/0 sec )
[LOG] Nr of iterations: 47 (10, 9, 8, 9, 5, 6 )
[LOG] Total clause computation time: 0.032777/0 sec (0.002778/0.002778 sec, 0.005409/0.005409 sec, 0.006882/0.006882 sec, 0.005549/0.005549 sec, 0.006574/0.006574 sec, 0.005585/0.005585 sec )
[LOG] Total clause minimization time: 0.040504/0 sec (0.004385/0.004385 sec, 0.007184/0.007184 sec, 0.007883/0.007883 sec, 0.008338/0.008338 sec, 0.006504/0.006504 sec, 0.00621/0.00621 sec )
[LOG] Total clause size reduction: 3891 --> 70 (1692 --> 17, 1264 --> 12, 903 --> 13, 17 --> 14, 6 --> 5, 9 --> 9 )
[LOG] Average clause size reduction: 82.7872 --> 1.48936 (169.2 --> 1.7, 140.444 --> 1.33333, 112.875 --> 1.625, 1.88889 --> 1.55556, 1.2 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.090037 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 291 3 36 1 249
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.280661 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 75 new AND gates.
[LOG] Size before ABC: 152 AND gates.
[LOG] Size after ABC: 75 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.249566/0 sec (0.024285/0 sec, 0.046335/0 sec, 0.047831/0 sec, 0.045374/0 sec, 0.043762/0 sec, 0.041979/0 sec )
[LOG] Nr of iterations: 91 (15, 26, 8, 12, 25, 5 )
[LOG] Total clause computation time: 0.1001/0 sec (0.0063/0.0063 sec, 0.018177/0.018177 sec, 0.020416/0.020416 sec, 0.01969/0.01969 sec, 0.018226/0.018226 sec, 0.017291/0.017291 sec )
[LOG] Total clause minimization time: 0.133123/0 sec (0.014107/0.014107 sec, 0.02424/0.02424 sec, 0.023544/0.023544 sec, 0.024092/0.024092 sec, 0.023895/0.023895 sec, 0.023245/0.023245 sec )
[LOG] Total clause size reduction: 12378 --> 162 (4312 --> 27, 6500 --> 51, 1491 --> 10, 19 --> 18, 51 --> 51, 5 --> 5 )
[LOG] Average clause size reduction: 136.022 --> 1.78022 (287.467 --> 1.8, 250 --> 1.96154, 186.375 --> 1.25, 1.58333 --> 1.5, 2.04 --> 2.04, 1 --> 1 )
[LOG] Overall execution time: 0.283848 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 486 3 63 1 417
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 73.4432 sec CPU time.
[LOG] Relation determinization time: 73 sec real time.
[LOG] Final circuit size: 165 new AND gates.
[LOG] Size before ABC: 284 AND gates.
[LOG] Size after ABC: 165 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 72.8857/73 sec (0.334261/0 sec, 0.664207/1 sec, 1.56159/2 sec, 58.0388/58 sec, 6.73504/7 sec, 5.55176/5 sec )
[LOG] Nr of iterations: 184 (7, 53, 49, 6, 22, 47 )
[LOG] Total clause computation time: 4.53044/4 sec (0.103359/0.103359 sec, 0.165705/0.165705 sec, 0.340825/0.340825 sec, 0.482379/0.482379 sec, 0.248738/0.248738 sec, 3.18944/3.18944 sec )
[LOG] Total clause minimization time: 68.2489/69 sec (0.215777/0.215777 sec, 0.477335/0.477335 sec, 1.19756/1.19756 sec, 57.5466/57.5466 sec, 6.46671/6.46671 sec, 2.34493/2.34493 sec )
[LOG] Total clause size reduction: 17194 --> 698 (1326 --> 12, 8684 --> 226, 6912 --> 194, 12 --> 12, 72 --> 66, 188 --> 188 )
[LOG] Average clause size reduction: 93.4457 --> 3.79348 (189.429 --> 1.71429, 163.849 --> 4.26415, 141.061 --> 3.95918, 2 --> 2, 3.27273 --> 3, 4 --> 4 )
[LOG] Overall execution time: 73.449 sec CPU time.
[LOG] Overall execution time: 73 sec real time.
Synthesis time: 73.80 sec (Real time) / 72.80 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 456 2 52 1 399
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 9207.57 sec CPU time.
[LOG] Relation determinization time: 9227 sec real time.
[LOG] Final circuit size: 600 new AND gates.
[LOG] Size before ABC: 987 AND gates.
[LOG] Size after ABC: 600 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9167.98/9188 sec (372.321/373 sec, 1438.97/1442 sec, 1560.57/1564 sec, 1157.74/1160 sec, 2721.23/2727 sec, 1917.15/1922 sec )
[LOG] Nr of iterations: 451 (18, 125, 87, 12, 124, 85 )
[LOG] Total clause computation time: 3938.14/3949 sec (347.952/347.952 sec, 589.974/589.974 sec, 186.149/186.149 sec, 504.831/504.831 sec, 1278.07/1278.07 sec, 1031.16/1031.16 sec )
[LOG] Total clause minimization time: 5226.87/5238 sec (23.9904/23.9904 sec, 848.238/848.238 sec, 1373.82/1373.82 sec, 652.652/652.652 sec, 1442.64/1442.64 sec, 885.529/885.529 sec )
[LOG] Total clause size reduction: 62338 --> 1932 (6256 --> 38, 34472 --> 592, 20640 --> 363, 24 --> 24, 592 --> 561, 354 --> 354 )
[LOG] Average clause size reduction: 138.222 --> 4.28381 (347.556 --> 2.11111, 275.776 --> 4.736, 237.241 --> 4.17241, 2 --> 2, 4.77419 --> 4.52419, 4.16471 --> 4.16471 )
[LOG] Overall execution time: 9207.68 sec CPU time.
[LOG] Overall execution time: 9227 sec real time.
Synthesis time: 9227.52 sec (Real time) / 9077.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1086 2 91 1 990
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 128.94 sec CPU time.
[LOG] Relation determinization time: 130 sec real time.
[LOG] Final circuit size: 1432 new AND gates.
[LOG] Size before ABC: 2254 AND gates.
[LOG] Size after ABC: 1432 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 127.787/128 sec (0.251802/0 sec, 1.92414/2 sec, 13.7695/14 sec, 28.9549/29 sec, 23.6534/23 sec, 8.01444/8 sec, 26.4003/27 sec, 24.819/25 sec )
[LOG] Nr of iterations: 750 (12, 220, 111, 40, 7, 219, 106, 35 )
[LOG] Total clause computation time: 2.62808/2 sec (0.074139/0.074139 sec, 0.232708/0.232708 sec, 0.367241/0.367241 sec, 0.321244/0.321244 sec, 0.965188/0.965188 sec, 0.188582/0.188582 sec, 0.234382/0.234382 sec, 0.244598/0.244598 sec )
[LOG] Total clause minimization time: 124.887/126 sec (0.155617/0.155617 sec, 1.62878/1.62878 sec, 13.353/13.353 sec, 28.5948/28.5948 sec, 22.6734/22.6734 sec, 7.78747/7.78747 sec, 26.1419/26.1419 sec, 24.552/24.552 sec )
[LOG] Total clause size reduction: 171860 --> 4831 (6347 --> 26, 105120 --> 1709, 43780 --> 747, 14040 --> 177, 14 --> 14, 1709 --> 1467, 705 --> 546, 145 --> 145 )
[LOG] Average clause size reduction: 229.147 --> 6.44133 (528.917 --> 2.16667, 477.818 --> 7.76818, 394.414 --> 6.72973, 351 --> 4.425, 2 --> 2, 7.80365 --> 6.69863, 6.65094 --> 5.15094, 4.14286 --> 4.14286 )
[LOG] Overall execution time: 128.951 sec CPU time.
[LOG] Overall execution time: 130 sec real time.
Synthesis time: 129.68 sec (Real time) / 128.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.70 sec (Real time) / 0.70 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.21 sec (Real time) / 1.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 2159 3 133 1 2019
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.076686 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 69 new AND gates.
[LOG] Size before ABC: 104 AND gates.
[LOG] Size after ABC: 68 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.065178/0 sec (0.010902/0 sec, 0.019332/0 sec, 0.020328/0 sec, 0.014616/0 sec )
[LOG] Nr of iterations: 46 (5, 19, 4, 18 )
[LOG] Total clause computation time: 0.030069/0 sec (0.004168/0.004168 sec, 0.009544/0.009544 sec, 0.008713/0.008713 sec, 0.007644/0.007644 sec )
[LOG] Total clause minimization time: 0.029138/0 sec (0.004613/0.004613 sec, 0.007824/0.007824 sec, 0.010665/0.010665 sec, 0.006036/0.006036 sec )
[LOG] Total clause size reduction: 2636 --> 108 (656 --> 7, 1926 --> 47, 7 --> 7, 47 --> 47 )
[LOG] Average clause size reduction: 57.3043 --> 2.34783 (131.2 --> 1.4, 101.368 --> 2.47368, 1.75 --> 1.75, 2.61111 --> 2.61111 )
[LOG] Overall execution time: 0.078681 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 301 2 36 1 262
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.255462 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 133 new AND gates.
[LOG] Size before ABC: 208 AND gates.
[LOG] Size after ABC: 132 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.202105/0 sec (0.033401/0 sec, 0.056625/0 sec, 0.05994/0 sec, 0.052139/0 sec )
[LOG] Nr of iterations: 86 (8, 36, 7, 35 )
[LOG] Total clause computation time: 0.093209/0 sec (0.014633/0.014633 sec, 0.020727/0.020727 sec, 0.031369/0.031369 sec, 0.02648/0.02648 sec )
[LOG] Total clause minimization time: 0.095289/0 sec (0.014274/0.014274 sec, 0.031165/0.031165 sec, 0.026695/0.026695 sec, 0.023155/0.023155 sec )
[LOG] Total clause size reduction: 8186 --> 244 (1904 --> 13, 6160 --> 109, 13 --> 13, 109 --> 109 )
[LOG] Average clause size reduction: 95.186 --> 2.83721 (238 --> 1.625, 171.111 --> 3.02778, 1.85714 --> 1.85714, 3.11429 --> 3.11429 )
[LOG] Overall execution time: 0.258756 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 521 2 63 1 455
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.188627 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 35 AND gates.
[LOG] Size after ABC: 27 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.140222/0 sec (0.028137/0 sec, 0.029052/0 sec, 0.035385/0 sec, 0.003223/0 sec, 0.024604/0 sec, 0.019821/0 sec )
[LOG] Nr of iterations: 20 (1, 5, 6, 0, 3, 5 )
[LOG] Total clause computation time: 0.059938/0 sec (0.01928/0.01928 sec, 0.008419/0.008419 sec, 0.011581/0.011581 sec, 0/0 sec, 0.011083/0.011083 sec, 0.009575/0.009575 sec )
[LOG] Total clause minimization time: 0.045205/0 sec (0/0 sec, 0.012073/0.012073 sec, 0.014963/0.014963 sec, 0/0 sec, 0.010776/0.010776 sec, 0.007393/0.007393 sec )
[LOG] Total clause size reduction: 2579 --> 41 (0 --> 0, 1240 --> 9, 1320 --> 13, 0 --> 0, 6 --> 6, 13 --> 13 )
[LOG] Average clause size reduction: 128.95 --> 2.05 (0 --> 0, 248 --> 1.8, 220 --> 2.16667, 0 --> 0, 2 --> 2, 2.6 --> 2.6 )
[LOG] Overall execution time: 0.195638 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1133 2 96 1 1034
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.488178 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 78 new AND gates.
[LOG] Size before ABC: 105 AND gates.
[LOG] Size after ABC: 76 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.282362/0 sec (0.054728/0 sec, 0.060561/0 sec, 0.067572/0 sec, 0.005299/0 sec, 0.048583/0 sec, 0.045619/0 sec )
[LOG] Nr of iterations: 21 (1, 4, 7, 0, 3, 6 )
[LOG] Total clause computation time: 0.117787/0 sec (0.039241/0.039241 sec, 0.019124/0.019124 sec, 0.021257/0.021257 sec, 0/0 sec, 0.020073/0.020073 sec, 0.018092/0.018092 sec )
[LOG] Total clause minimization time: 0.099262/0 sec (0/0 sec, 0.024828/0.024828 sec, 0.029533/0.029533 sec, 0/0 sec, 0.02295/0.02295 sec, 0.021951/0.021951 sec )
[LOG] Total clause size reduction: 4182 --> 42 (0 --> 0, 1533 --> 6, 2628 --> 15, 0 --> 0, 6 --> 6, 15 --> 15 )
[LOG] Average clause size reduction: 199.143 --> 2 (0 --> 0, 383.25 --> 1.5, 375.429 --> 2.14286, 0 --> 0, 2 --> 2, 2.5 --> 2.5 )
[LOG] Overall execution time: 0.501201 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1941 2 168 1 1770
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.24352 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 86 new AND gates.
[LOG] Size before ABC: 109 AND gates.
[LOG] Size after ABC: 86 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.229608/0 sec (0.018562/0 sec, 0.023184/0 sec, 0.023334/0 sec, 0.028657/0 sec, 0.048774/0 sec, 0.034612/0 sec, 0.022869/0 sec, 0.029616/0 sec )
[LOG] Nr of iterations: 65 (11, 6, 10, 10, 10, 4, 6, 8 )
[LOG] Total clause computation time: 0.101034/0 sec (0.005846/0.005846 sec, 0.010272/0.010272 sec, 0.01005/0.01005 sec, 0.012101/0.012101 sec, 0.02392/0.02392 sec, 0.015757/0.015757 sec, 0.009538/0.009538 sec, 0.01355/0.01355 sec )
[LOG] Total clause minimization time: 0.112225/0 sec (0.009531/0.009531 sec, 0.01005/0.01005 sec, 0.010407/0.010407 sec, 0.013085/0.013085 sec, 0.023638/0.023638 sec, 0.017917/0.017917 sec, 0.012414/0.012414 sec, 0.015183/0.015183 sec )
[LOG] Total clause size reduction: 8028 --> 84 (3020 --> 19, 1295 --> 6, 1980 --> 14, 1692 --> 12, 19 --> 12, 4 --> 4, 8 --> 7, 10 --> 10 )
[LOG] Average clause size reduction: 123.508 --> 1.29231 (274.545 --> 1.72727, 215.833 --> 1, 198 --> 1.4, 169.2 --> 1.2, 1.9 --> 1.2, 1 --> 1, 1.33333 --> 1.16667, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.246253 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 480 4 56 1 416
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 1.96271 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 330 new AND gates.
[LOG] Size before ABC: 465 AND gates.
[LOG] Size after ABC: 330 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.85896/2 sec (0.086075/0 sec, 0.118197/0 sec, 0.173409/1 sec, 0.17764/0 sec, 0.452895/0 sec, 0.281337/1 sec, 0.312413/0 sec, 0.256996/0 sec )
[LOG] Nr of iterations: 337 (48, 45, 48, 31, 47, 43, 46, 29 )
[LOG] Total clause computation time: 0.79763/2 sec (0.026843/0.026843 sec, 0.042295/0.042295 sec, 0.069523/0.069523 sec, 0.071507/0.071507 sec, 0.204286/0.204286 sec, 0.133474/0.133474 sec, 0.142499/0.142499 sec, 0.107203/0.107203 sec )
[LOG] Total clause minimization time: 1.00846/0 sec (0.050905/0.050905 sec, 0.067483/0.067483 sec, 0.094997/0.094997 sec, 0.097108/0.097108 sec, 0.24343/0.24343 sec, 0.143195/0.143195 sec, 0.165509/0.165509 sec, 0.145833/0.145833 sec )
[LOG] Total clause size reduction: 66014 --> 623 (22090 --> 100, 17996 --> 95, 16544 --> 95, 9060 --> 47, 100 --> 92, 90 --> 67, 91 --> 84, 43 --> 43 )
[LOG] Average clause size reduction: 195.887 --> 1.84866 (460.208 --> 2.08333, 399.911 --> 2.11111, 344.667 --> 1.97917, 292.258 --> 1.51613, 2.12766 --> 1.95745, 2.09302 --> 1.55814, 1.97826 --> 1.82609, 1.48276 --> 1.48276 )
[LOG] Overall execution time: 1.9681 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.17 sec (Real time) / 1.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 928 4 98 1 822
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.198738 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.118419/0 sec (0.06153/0 sec, 0.056889/0 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 0.043881/0 sec (0.023239/0.023239 sec, 0.020642/0.020642 sec )
[LOG] Total clause minimization time: 0.060492/0 sec (0.027498/0.027498 sec, 0.032994/0.032994 sec )
[LOG] Total clause size reduction: 5481 --> 18 (5472 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 288.474 --> 0.947368 (547.2 --> 0.9, 1 --> 1 )
[LOG] Overall execution time: 0.208402 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1242 3 144 1 1094
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.673872 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.300228/0 sec (0.14744/0 sec, 0.152788/0 sec )
[LOG] Nr of iterations: 31 (16, 15 )
[LOG] Total clause computation time: 0.106245/0 sec (0.053991/0.053991 sec, 0.052254/0.052254 sec )
[LOG] Total clause minimization time: 0.163191/0 sec (0.069306/0.069306 sec, 0.093885/0.093885 sec )
[LOG] Total clause size reduction: 15345 --> 30 (15330 --> 15, 15 --> 15 )
[LOG] Average clause size reduction: 495 --> 0.967742 (958.125 --> 0.9375, 1 --> 1 )
[LOG] Overall execution time: 0.695161 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2119 3 252 1 1863
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.024341 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018189/0 sec (0.011082/0 sec, 0.007107/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.005274/0 sec (0.003861/0.003861 sec, 0.001413/0.001413 sec )
[LOG] Total clause minimization time: 0.010248/0 sec (0.005279/0.005279 sec, 0.004969/0.004969 sec )
[LOG] Total clause size reduction: 222 --> 4 (220 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 44.4 --> 0.8 (73.3333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.02607 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.065154 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043989/0 sec (0.026033/0 sec, 0.017956/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.014335/0 sec (0.010353/0.010353 sec, 0.003982/0.003982 sec )
[LOG] Total clause minimization time: 0.025293/0 sec (0.012532/0.012532 sec, 0.012761/0.012761 sec )
[LOG] Total clause size reduction: 915 --> 10 (910 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 83.1818 --> 0.909091 (151.667 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.067737 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 439 1 63 1 374
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.797967 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 44 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.572234/1 sec (0.136978/1 sec, 0.216037/0 sec, 0.107775/0 sec, 0.111444/0 sec )
[LOG] Nr of iterations: 103 (55, 21, 17, 10 )
[LOG] Total clause computation time: 0.205459/0 sec (0.046599/0.046599 sec, 0.081313/0.081313 sec, 0.048822/0.048822 sec, 0.028725/0.028725 sec )
[LOG] Total clause minimization time: 0.325301/1 sec (0.07556/0.07556 sec, 0.118155/0.118155 sec, 0.05363/0.05363 sec, 0.077956/0.077956 sec )
[LOG] Total clause size reduction: 45559 --> 206 (33534 --> 114, 11980 --> 51, 26 --> 22, 19 --> 19 )
[LOG] Average clause size reduction: 442.32 --> 2 (609.709 --> 2.07273, 570.476 --> 2.42857, 1.52941 --> 1.29412, 1.9 --> 1.9 )
[LOG] Overall execution time: 0.80948 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.98 sec (Real time) / 0.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1415 4 160 1 1247
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 4.86219 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 125 new AND gates.
[LOG] Size before ABC: 246 AND gates.
[LOG] Size after ABC: 125 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.18443/3 sec (0.609586/1 sec, 1.46272/1 sec, 0.350382/1 sec, 0.761746/0 sec )
[LOG] Nr of iterations: 252 (127, 24, 89, 12 )
[LOG] Total clause computation time: 1.07168/1 sec (0.202303/0.202303 sec, 0.567741/0.567741 sec, 0.162627/0.162627 sec, 0.13901/0.13901 sec )
[LOG] Total clause minimization time: 1.9911/2 sec (0.357152/0.357152 sec, 0.850346/0.850346 sec, 0.171623/0.171623 sec, 0.611977/0.611977 sec )
[LOG] Total clause size reduction: 155332 --> 487 (131922 --> 280, 23230 --> 55, 158 --> 130, 22 --> 22 )
[LOG] Average clause size reduction: 616.397 --> 1.93254 (1038.76 --> 2.20472, 967.917 --> 2.29167, 1.77528 --> 1.46067, 1.83333 --> 1.83333 )
[LOG] Overall execution time: 4.88806 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.41 sec (Real time) / 4.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2468 4 280 1 2180
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.731484 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 136 new AND gates.
[LOG] Size before ABC: 167 AND gates.
[LOG] Size after ABC: 134 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.682977/1 sec (0.027625/0 sec, 0.030189/0 sec, 0.05169/0 sec, 0.006691/0 sec, 0.073824/0 sec, 0.071147/0 sec, 0.051691/0 sec, 0.061708/0 sec, 0.062262/0 sec, 0.040679/0 sec, 0.033393/0 sec, 0.001431/0 sec, 0.047785/0 sec, 0.030714/0 sec, 0.048942/0 sec, 0.043206/1 sec )
[LOG] Nr of iterations: 127 (4, 10, 33, 1, 15, 2, 9, 4, 3, 6, 16, 0, 13, 1, 7, 3 )
[LOG] Total clause computation time: 0.317801/0 sec (0.013695/0.013695 sec, 0.018575/0.018575 sec, 0.021307/0.021307 sec, 0.003698/0.003698 sec, 0.040897/0.040897 sec, 0.035552/0.035552 sec, 0.027591/0.027591 sec, 0.034738/0.034738 sec, 0.032443/0.032443 sec, 0.010336/0.010336 sec, 0.016762/0.016762 sec, 0/0 sec, 0.020917/0.020917 sec, 5.7e-05/5.7e-05 sec, 0.023554/0.023554 sec, 0.017679/0.017679 sec )
[LOG] Total clause minimization time: 0.328449/1 sec (0.011081/0.011081 sec, 0.008997/0.008997 sec, 0.027219/0.027219 sec, 0/0 sec, 0.029738/0.029738 sec, 0.032546/0.032546 sec, 0.020971/0.020971 sec, 0.023927/0.023927 sec, 0.028218/0.028218 sec, 0.028693/0.028693 sec, 0.014949/0.014949 sec, 0/0 sec, 0.025379/0.025379 sec, 0.029068/0.029068 sec, 0.023718/0.023718 sec, 0.023945/0.023945 sec )
[LOG] Total clause size reduction: 10704 --> 292 (492 --> 3, 1431 --> 21, 4896 --> 136, 0 --> 0, 2058 --> 28, 146 --> 0, 1152 --> 12, 429 --> 3, 3 --> 3, 11 --> 9, 50 --> 41, 0 --> 0, 25 --> 25, 0 --> 0, 8 --> 8, 3 --> 3 )
[LOG] Average clause size reduction: 84.2835 --> 2.29921 (123 --> 0.75, 143.1 --> 2.1, 148.364 --> 4.12121, 0 --> 0, 137.2 --> 1.86667, 73 --> 0, 128 --> 1.33333, 107.25 --> 0.75, 1 --> 1, 1.83333 --> 1.5, 3.125 --> 2.5625, 0 --> 0, 1.92308 --> 1.92308, 0 --> 0, 1.14286 --> 1.14286, 1 --> 1 )
[LOG] Overall execution time: 0.733643 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.92 sec (Real time) / 0.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 322 13 23 1 280
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 1.41675 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 131 new AND gates.
[LOG] Size before ABC: 165 AND gates.
[LOG] Size after ABC: 128 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.28679/1 sec (0.050444/0 sec, 0.04698/0 sec, 0.036988/0 sec, 0.060395/0 sec, 0.064911/0 sec, 0.065569/0 sec, 0.080943/1 sec, 0.077493/0 sec, 0.071974/0 sec, 0.07146/0 sec, 0.070526/0 sec, 0.058793/0 sec, 0.050079/0 sec, 0.068727/0 sec, 0.074136/0 sec, 0.067708/0 sec, 0.079862/0 sec, 0.047014/0 sec, 0.07411/0 sec, 0.068681/0 sec )
[LOG] Nr of iterations: 106 (5, 3, 2, 4, 2, 21, 4, 2, 11, 9, 4, 2, 1, 3, 1, 15, 3, 1, 7, 6 )
[LOG] Total clause computation time: 0.560058/0 sec (0.019202/0.019202 sec, 0.019286/0.019286 sec, 0.032488/0.032488 sec, 0.029666/0.029666 sec, 0.029505/0.029505 sec, 0.028795/0.028795 sec, 0.039209/0.039209 sec, 0.035758/0.035758 sec, 0.033578/0.033578 sec, 0.03507/0.03507 sec, 0.037091/0.037091 sec, 0.021792/0.021792 sec, 6.3e-05/6.3e-05 sec, 0.033747/0.033747 sec, 0.03453/0.03453 sec, 0.029947/0.029947 sec, 0.037409/0.037409 sec, 7e-05/7e-05 sec, 0.032067/0.032067 sec, 0.030785/0.030785 sec )
[LOG] Total clause minimization time: 0.655039/1 sec (0.026527/0.026527 sec, 0.023332/0.023332 sec, 0.000143/0.000143 sec, 0.026185/0.026185 sec, 0.031028/0.031028 sec, 0.031722/0.031722 sec, 0.037073/0.037073 sec, 0.037032/0.037032 sec, 0.033566/0.033566 sec, 0.031729/0.031729 sec, 0.030887/0.030887 sec, 0.034323/0.034323 sec, 0.047674/0.047674 sec, 0.032504/0.032504 sec, 0.037212/0.037212 sec, 0.034921/0.034921 sec, 0.040015/0.040015 sec, 0.044551/0.044551 sec, 0.039416/0.039416 sec, 0.035199/0.035199 sec )
[LOG] Total clause size reduction: 10591 --> 183 (944 --> 7, 462 --> 2, 228 --> 0, 600 --> 4, 197 --> 1, 3920 --> 64, 579 --> 3, 192 --> 0, 1890 --> 20, 1504 --> 17, 7 --> 6, 2 --> 2, 0 --> 0, 4 --> 3, 1 --> 1, 40 --> 32, 3 --> 3, 0 --> 0, 9 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 99.9151 --> 1.72642 (188.8 --> 1.4, 154 --> 0.666667, 114 --> 0, 150 --> 1, 98.5 --> 0.5, 186.667 --> 3.04762, 144.75 --> 0.75, 96 --> 0, 171.818 --> 1.81818, 167.111 --> 1.88889, 1.75 --> 1.5, 1 --> 1, 0 --> 0, 1.33333 --> 1, 1 --> 1, 2.66667 --> 2.13333, 1 --> 1, 0 --> 0, 1.28571 --> 1.28571, 1.5 --> 1.5 )
[LOG] Overall execution time: 1.41972 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.59 sec (Real time) / 1.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 415 15 27 1 366
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 476.915 sec CPU time.
[LOG] Relation determinization time: 478 sec real time.
[LOG] Final circuit size: 759 new AND gates.
[LOG] Size before ABC: 1007 AND gates.
[LOG] Size after ABC: 757 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 475.813/477 sec (0.782067/1 sec, 3.45875/3 sec, 0.936564/1 sec, 1.4686/2 sec, 1.49622/1 sec, 14.0369/14 sec, 30.0137/30 sec, 30.9334/31 sec, 21.4631/22 sec, 20.2778/20 sec, 33.9258/34 sec, 52.1936/52 sec, 35.1812/36 sec, 39.2081/39 sec, 50.6786/51 sec, 21.9201/22 sec, 26.2616/26 sec, 43.5336/44 sec, 19.7663/20 sec, 28.2772/28 sec )
[LOG] Nr of iterations: 641 (23, 128, 2, 56, 17, 43, 62, 28, 19, 12, 14, 101, 1, 20, 1, 8, 54, 24, 17, 11 )
[LOG] Total clause computation time: 41.4833/42 sec (0.337284/0.337284 sec, 0.488953/0.488953 sec, 0.912312/0.912312 sec, 0.640744/0.640744 sec, 0.576569/0.576569 sec, 0.741001/0.741001 sec, 1.92983/1.92983 sec, 0.780146/0.780146 sec, 1.46853/1.46853 sec, 0.818887/0.818887 sec, 2.69765/2.69765 sec, 1.21913/1.21913 sec, 0.000113/0.000113 sec, 2.80389/2.80389 sec, 15.8245/15.8245 sec, 6.59212/6.59212 sec, 1.23261/1.23261 sec, 0.201848/0.201848 sec, 1.25425/1.25425 sec, 0.962933/0.962933 sec )
[LOG] Total clause minimization time: 433.774/435 sec (0.422815/0.422815 sec, 2.93246/2.93246 sec, 0.000392/0.000392 sec, 0.790749/0.790749 sec, 0.884125/0.884125 sec, 13.2598/13.2598 sec, 28.0389/28.0389 sec, 30.1195/30.1195 sec, 19.9577/19.9577 sec, 19.4219/19.4219 sec, 31.2111/31.2111 sec, 50.9355/50.9355 sec, 35.161/35.161 sec, 36.3846/36.3846 sec, 34.8368/34.8368 sec, 15.3044/15.3044 sec, 25.004/25.004 sec, 43.3133/43.3133 sec, 18.4959/18.4959 sec, 27.2987/27.2987 sec )
[LOG] Total clause size reduction: 90115 --> 2810 (5742 --> 93, 32512 --> 789, 253 --> 0, 12375 --> 356, 3552 --> 122, 9282 --> 205, 13298 --> 250, 5859 --> 60, 3852 --> 56, 2343 --> 27, 43 --> 40, 563 --> 421, 0 --> 0, 93 --> 72, 1 --> 1, 19 --> 16, 201 --> 186, 50 --> 39, 50 --> 50, 27 --> 27 )
[LOG] Average clause size reduction: 140.585 --> 4.38378 (249.652 --> 4.04348, 254 --> 6.16406, 126.5 --> 0, 220.982 --> 6.35714, 208.941 --> 7.17647, 215.86 --> 4.76744, 214.484 --> 4.03226, 209.25 --> 2.14286, 202.737 --> 2.94737, 195.25 --> 2.25, 3.07143 --> 2.85714, 5.57426 --> 4.16832, 0 --> 0, 4.65 --> 3.6, 1 --> 1, 2.375 --> 2, 3.72222 --> 3.44444, 2.08333 --> 1.625, 2.94118 --> 2.94118, 2.45455 --> 2.45455 )
[LOG] Overall execution time: 476.922 sec CPU time.
[LOG] Overall execution time: 478 sec real time.
Synthesis time: 478.36 sec (Real time) / 473.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.55 sec (Real time) / 8.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1069 18 30 1 1013
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.200752 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.166689/0 sec (0.051908/0 sec, 0.057645/0 sec, 0.029495/0 sec, 0.027641/0 sec )
[LOG] Nr of iterations: 32 (14, 5, 9, 4 )
[LOG] Total clause computation time: 0.054003/0 sec (0.017686/0.017686 sec, 0.022532/0.022532 sec, 0.008403/0.008403 sec, 0.005382/0.005382 sec )
[LOG] Total clause minimization time: 0.088446/0 sec (0.024729/0.024729 sec, 0.02631/0.02631 sec, 0.017836/0.017836 sec, 0.019571/0.019571 sec )
[LOG] Total clause size reduction: 7129 --> 35 (5811 --> 18, 1304 --> 4, 10 --> 9, 4 --> 4 )
[LOG] Average clause size reduction: 222.781 --> 1.09375 (415.071 --> 1.28571, 260.8 --> 0.8, 1.11111 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.208521 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 1.04606 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 48 new AND gates.
[LOG] Size before ABC: 100 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.85037/1 sec (0.128401/0 sec, 0.150301/0 sec, 0.177255/0 sec, 0.125982/1 sec, 0.133287/0 sec, 0.135144/0 sec )
[LOG] Nr of iterations: 73 (14, 9, 15, 13, 8, 14 )
[LOG] Total clause computation time: 0.287759/1 sec (0.049248/0.049248 sec, 0.060186/0.060186 sec, 0.066925/0.066925 sec, 0.038747/0.038747 sec, 0.040452/0.040452 sec, 0.032201/0.032201 sec )
[LOG] Total clause minimization time: 0.477873/0 sec (0.059138/0.059138 sec, 0.064744/0.064744 sec, 0.090266/0.090266 sec, 0.080776/0.080776 sec, 0.086261/0.086261 sec, 0.096688/0.096688 sec )
[LOG] Total clause size reduction: 20082 --> 116 (9464 --> 17, 4496 --> 14, 6062 --> 29, 17 --> 13, 14 --> 14, 29 --> 29 )
[LOG] Average clause size reduction: 275.096 --> 1.58904 (676 --> 1.21429, 499.556 --> 1.55556, 404.133 --> 1.93333, 1.30769 --> 1, 1.75 --> 1.75, 2.07143 --> 2.07143 )
[LOG] Overall execution time: 1.06078 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.23 sec (Real time) / 1.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.43 sec (Real time) / 0.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2112 4 140 1 1965
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.490946 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 50 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.38472/0 sec (0.116156/0 sec, 0.110228/0 sec, 0.080887/0 sec, 0.077449/0 sec )
[LOG] Nr of iterations: 54 (21, 9, 16, 8 )
[LOG] Total clause computation time: 0.152369/0 sec (0.039772/0.039772 sec, 0.052894/0.052894 sec, 0.027987/0.027987 sec, 0.031716/0.031716 sec )
[LOG] Total clause minimization time: 0.192933/0 sec (0.061006/0.061006 sec, 0.042593/0.042593 sec, 0.048212/0.048212 sec, 0.041122/0.041122 sec )
[LOG] Total clause size reduction: 14609 --> 92 (10960 --> 46, 3608 --> 9, 32 --> 28, 9 --> 9 )
[LOG] Average clause size reduction: 270.537 --> 1.7037 (521.905 --> 2.19048, 400.889 --> 1, 2 --> 1.75, 1.125 --> 1.125 )
[LOG] Overall execution time: 0.503868 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.65 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1678 3 152 1 1522
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.91358 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 38 new AND gates.
[LOG] Size before ABC: 69 AND gates.
[LOG] Size after ABC: 37 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.47961/2 sec (0.24339/1 sec, 0.257364/0 sec, 0.316348/0 sec, 0.227346/0 sec, 0.202221/1 sec, 0.232944/0 sec )
[LOG] Nr of iterations: 76 (20, 10, 13, 14, 7, 12 )
[LOG] Total clause computation time: 0.503007/1 sec (0.081582/0.081582 sec, 0.102675/0.102675 sec, 0.111974/0.111974 sec, 0.069653/0.069653 sec, 0.066445/0.066445 sec, 0.070678/0.070678 sec )
[LOG] Total clause minimization time: 0.827983/1 sec (0.126103/0.126103 sec, 0.112021/0.112021 sec, 0.165855/0.165855 sec, 0.147105/0.147105 sec, 0.125278/0.125278 sec, 0.151621/0.151621 sec )
[LOG] Total clause size reduction: 38717 --> 128 (20634 --> 41, 8235 --> 16, 9792 --> 21, 24 --> 18, 11 --> 11, 21 --> 21 )
[LOG] Average clause size reduction: 509.434 --> 1.68421 (1031.7 --> 2.05, 823.5 --> 1.6, 753.231 --> 1.61538, 1.71429 --> 1.28571, 1.57143 --> 1.57143, 1.75 --> 1.75 )
[LOG] Overall execution time: 1.95159 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.12 sec (Real time) / 1.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.49 sec (Real time) / 1.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.17 sec (Real time) / 1.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3496 4 296 1 3194
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.062552 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.044993/0 sec (0.014989/0 sec, 0.030004/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.017094/0 sec (0.004981/0.004981 sec, 0.012113/0.012113 sec )
[LOG] Total clause minimization time: 0.023277/0 sec (0.006611/0.006611 sec, 0.016666/0.016666 sec )
[LOG] Total clause size reduction: 251 --> 2 (250 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 83.6667 --> 0.666667 (125 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.065313 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.104223 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064274/0 sec (0.026249/0 sec, 0.038025/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.021698/0 sec (0.00812/0.00812 sec, 0.013578/0.013578 sec )
[LOG] Total clause minimization time: 0.036371/0 sec (0.013589/0.013589 sec, 0.022782/0.022782 sec )
[LOG] Total clause size reduction: 325 --> 2 (324 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 108.333 --> 0.666667 (162 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.107584 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 36.6865 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 32.2008/32 sec (0.49434/1 sec, 31.7064/31 sec )
[LOG] Nr of iterations: 21 (11, 10 )
[LOG] Total clause computation time: 0.789241/0 sec (0.17307/0.17307 sec, 0.616171/0.616171 sec )
[LOG] Total clause minimization time: 31.3153/32 sec (0.254133/0.254133 sec, 31.0612/31.0612 sec )
[LOG] Total clause size reduction: 24200 --> 20 (24190 --> 10, 10 --> 10 )
[LOG] Average clause size reduction: 1152.38 --> 0.952381 (2199.09 --> 0.909091, 1 --> 1 )
[LOG] Overall execution time: 36.747 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.00 sec (Real time) / 35.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.22 sec (Real time) / 1.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.08 sec (Real time) / 5.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4546 3 363 1 4179
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 76.2269 sec CPU time.
[LOG] Relation determinization time: 77 sec real time.
[LOG] Final circuit size: 26 new AND gates.
[LOG] Size before ABC: 54 AND gates.
[LOG] Size after ABC: 26 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 57.221/57 sec (2.10698/2 sec, 55.114/55 sec )
[LOG] Nr of iterations: 25 (13, 12 )
[LOG] Total clause computation time: 3.77564/4 sec (0.705013/0.705013 sec, 3.07062/3.07062 sec )
[LOG] Total clause minimization time: 53.2358/53 sec (1.25029/1.25029 sec, 51.9855/51.9855 sec )
[LOG] Total clause size reduction: 38112 --> 24 (38100 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 1524.48 --> 0.96 (2930.77 --> 0.923077, 1 --> 1 )
[LOG] Overall execution time: 76.32 sec CPU time.
[LOG] Overall execution time: 77 sec real time.
Synthesis time: 76.68 sec (Real time) / 71.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.95 sec (Real time) / 1.93 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 27.32 sec (Real time) / 27.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5996 3 484 1 5508
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.097431 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064603/0 sec (0.024699/0 sec, 0.039904/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.027234/0 sec (0.00934/0.00934 sec, 0.017894/0.017894 sec )
[LOG] Total clause minimization time: 0.030077/0 sec (0.009886/0.009886 sec, 0.020191/0.020191 sec )
[LOG] Total clause size reduction: 1980 --> 10 (1975 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 180 --> 0.909091 (329.167 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.101946 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 578 3 87 1 487
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.217106 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.125293/0 sec (0.04385/0 sec, 0.081443/0 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 0.056885/0 sec (0.018989/0.018989 sec, 0.037896/0.037896 sec )
[LOG] Total clause minimization time: 0.058347/0 sec (0.017398/0.017398 sec, 0.040949/0.040949 sec )
[LOG] Total clause size reduction: 4725 --> 18 (4716 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 248.684 --> 0.947368 (471.6 --> 0.9, 1 --> 1 )
[LOG] Overall execution time: 0.223518 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.38 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 760 3 116 1 640
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.091763 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.061434/0 sec (0.026721/0 sec, 0.034713/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.030151/0 sec (0.012939/0.012939 sec, 0.017212/0.017212 sec )
[LOG] Total clause minimization time: 0.025535/0 sec (0.009772/0.009772 sec, 0.015763/0.015763 sec )
[LOG] Total clause size reduction: 1292 --> 8 (1288 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 143.556 --> 0.888889 (257.6 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.094871 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 452 3 60 1 388
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.302142 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.198614/0 sec (0.051148/0 sec, 0.147466/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.105172/0 sec (0.025807/0.025807 sec, 0.079365/0.079365 sec )
[LOG] Total clause minimization time: 0.082736/0 sec (0.017622/0.017622 sec, 0.065114/0.065114 sec )
[LOG] Total clause size reduction: 2196 --> 8 (2192 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 244 --> 0.888889 (438.4 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.307337 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 785 4 88 1 692
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.517022 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.28189/0 sec (0.069377/0 sec, 0.212513/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.141161/0 sec (0.032792/0.032792 sec, 0.108369/0.108369 sec )
[LOG] Total clause minimization time: 0.1268/0 sec (0.026779/0.026779 sec, 0.100021/0.100021 sec )
[LOG] Total clause size reduction: 4312 --> 14 (4305 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 287.467 --> 0.933333 (538.125 --> 0.875, 1 --> 1 )
[LOG] Overall execution time: 0.524408 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 867 4 128 1 734
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 200.173 sec CPU time.
[LOG] Relation determinization time: 200 sec real time.
[LOG] Final circuit size: 30 new AND gates.
[LOG] Size before ABC: 78 AND gates.
[LOG] Size after ABC: 30 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 193.385/194 sec (1.40569/2 sec, 191.98/192 sec )
[LOG] Nr of iterations: 43 (22, 21 )
[LOG] Total clause computation time: 87.5937/88 sec (0.914345/0.914345 sec, 86.6794/86.6794 sec )
[LOG] Total clause minimization time: 105.683/106 sec (0.419363/0.419363 sec, 105.264/105.264 sec )
[LOG] Total clause size reduction: 49560 --> 42 (49539 --> 21, 21 --> 21 )
[LOG] Average clause size reduction: 1152.56 --> 0.976744 (2251.77 --> 0.954545, 1 --> 1 )
[LOG] Overall execution time: 200.211 sec CPU time.
[LOG] Overall execution time: 200 sec real time.
Synthesis time: 200.85 sec (Real time) / 194.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.96 sec (Real time) / 2.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2844 7 304 1 2532
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.245462 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.137449/0 sec (0.052989/0 sec, 0.08446/0 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 0.059639/0 sec (0.023745/0.023745 sec, 0.035894/0.035894 sec )
[LOG] Total clause minimization time: 0.068208/0 sec (0.022794/0.022794 sec, 0.045414/0.045414 sec )
[LOG] Total clause size reduction: 4509 --> 18 (4500 --> 9, 9 --> 9 )
[LOG] Average clause size reduction: 237.316 --> 0.947368 (450 --> 0.9, 1 --> 1 )
[LOG] Overall execution time: 0.250645 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 820 5 108 1 706
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.020914 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013824/0 sec (0.007662/0 sec, 0.006162/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.004245/0 sec (0.002332/0.002332 sec, 0.001913/0.001913 sec )
[LOG] Total clause minimization time: 0.006889/0 sec (0.003411/0.003411 sec, 0.003478/0.003478 sec )
[LOG] Total clause size reduction: 334 --> 4 (332 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 66.8 --> 0.8 (110.667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.022901 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 246 3 44 1 199
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.058305 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.042685/0 sec (0.014961/0 sec, 0.027724/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.019823/0 sec (0.00554/0.00554 sec, 0.014283/0.014283 sec )
[LOG] Total clause minimization time: 0.018809/0 sec (0.006508/0.006508 sec, 0.012301/0.012301 sec )
[LOG] Total clause size reduction: 472 --> 4 (470 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 94.4 --> 0.8 (156.667 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.061119 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 345 2 52 1 291
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.534472 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 53 AND gates.
[LOG] Size after ABC: 20 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.274828/0 sec (0.102715/0 sec, 0.172113/0 sec )
[LOG] Nr of iterations: 19 (10, 9 )
[LOG] Total clause computation time: 0.110136/0 sec (0.041485/0.041485 sec, 0.068651/0.068651 sec )
[LOG] Total clause minimization time: 0.148273/0 sec (0.04966/0.04966 sec, 0.098613/0.098613 sec )
[LOG] Total clause size reduction: 5618 --> 22 (5607 --> 11, 11 --> 11 )
[LOG] Average clause size reduction: 295.684 --> 1.15789 (560.7 --> 1.1, 1.22222 --> 1.22222 )
[LOG] Overall execution time: 0.543004 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.70 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1063 2 116 1 944
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.205449 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.131673/0 sec (0.039831/0 sec, 0.091842/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.054487/0 sec (0.016205/0.016205 sec, 0.038282/0.038282 sec )
[LOG] Total clause minimization time: 0.069627/0 sec (0.018141/0.018141 sec, 0.051486/0.051486 sec )
[LOG] Total clause size reduction: 1176 --> 8 (1172 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 130.667 --> 0.888889 (234.4 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.209414 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 532 2 68 1 462
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.220816 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.137127/0 sec (0.0512/0 sec, 0.085927/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.064611/0 sec (0.023898/0.023898 sec, 0.040713/0.040713 sec )
[LOG] Total clause minimization time: 0.061205/0 sec (0.019183/0.019183 sec, 0.042022/0.042022 sec )
[LOG] Total clause size reduction: 2572 --> 8 (2568 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 285.778 --> 0.888889 (513.6 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.227441 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 925 3 108 1 813
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.116457 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 4 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08576/0 sec (0.028223/0 sec, 0.057537/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.039314/0 sec (0.013095/0.013095 sec, 0.026219/0.026219 sec )
[LOG] Total clause minimization time: 0.040746/0 sec (0.011025/0.011025 sec, 0.029721/0.029721 sec )
[LOG] Total clause size reduction: 1220 --> 8 (1216 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 135.556 --> 0.888889 (243.2 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.119736 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 432 3 60 1 368
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.19997 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.120526/0 sec (0.051365/0 sec, 0.069161/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.051549/0 sec (0.023099/0.023099 sec, 0.02845/0.02845 sec )
[LOG] Total clause minimization time: 0.05812/0 sec (0.020271/0.020271 sec, 0.037849/0.037849 sec )
[LOG] Total clause size reduction: 1779 --> 6 (1776 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 254.143 --> 0.857143 (444 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.206133 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 958 2 96 1 860
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.24687 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 37 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.602868/0 sec (0.13205/0 sec, 0.470818/0 sec )
[LOG] Nr of iterations: 27 (14, 13 )
[LOG] Total clause computation time: 0.279979/0 sec (0.056847/0.056847 sec, 0.223132/0.223132 sec )
[LOG] Total clause minimization time: 0.292378/0 sec (0.054401/0.054401 sec, 0.237977/0.237977 sec )
[LOG] Total clause size reduction: 14157 --> 26 (14144 --> 13, 13 --> 13 )
[LOG] Average clause size reduction: 524.333 --> 0.962963 (1010.29 --> 0.928571, 1 --> 1 )
[LOG] Overall execution time: 1.26193 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.43 sec (Real time) / 1.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.36 sec (Real time) / 0.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1667 2 188 1 1477
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.280033 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.167762/0 sec (0.059496/0 sec, 0.108266/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.071602/0 sec (0.024924/0.024924 sec, 0.046678/0.046678 sec )
[LOG] Total clause minimization time: 0.082956/0 sec (0.024804/0.024804 sec, 0.058152/0.058152 sec )
[LOG] Total clause size reduction: 2073 --> 6 (2070 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 296.143 --> 0.857143 (517.5 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.287164 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1085 3 104 1 977
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.502122 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.278932/0 sec (0.056076/0 sec, 0.222856/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.160466/0 sec (0.021397/0.021397 sec, 0.139069/0.139069 sec )
[LOG] Total clause minimization time: 0.105791/0 sec (0.025569/0.025569 sec, 0.080222/0.080222 sec )
[LOG] Total clause size reduction: 1032 --> 4 (1030 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 206.4 --> 0.8 (343.333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.50943 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.335475 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.178309/0 sec (0.071264/0 sec, 0.107045/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.079356/0 sec (0.030048/0.030048 sec, 0.049308/0.049308 sec )
[LOG] Total clause minimization time: 0.083262/0 sec (0.029704/0.029704 sec, 0.053558/0.053558 sec )
[LOG] Total clause size reduction: 2373 --> 6 (2370 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 339 --> 0.857143 (592.5 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.343694 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.21 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1188 4 108 1 1075
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.687142 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 46 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.505411/0 sec (0.072481/0 sec, 0.112933/0 sec, 0.09698/0 sec, 0.067125/0 sec, 0.074519/0 sec, 0.081373/0 sec )
[LOG] Nr of iterations: 52 (10, 13, 8, 4, 10, 7 )
[LOG] Total clause computation time: 0.189489/0 sec (0.025752/0.025752 sec, 0.047582/0.047582 sec, 0.03907/0.03907 sec, 0.019404/0.019404 sec, 0.029671/0.029671 sec, 0.02801/0.02801 sec )
[LOG] Total clause minimization time: 0.266432/0 sec (0.033345/0.033345 sec, 0.052665/0.052665 sec, 0.045932/0.045932 sec, 0.044006/0.044006 sec, 0.04098/0.04098 sec, 0.049504/0.049504 sec )
[LOG] Total clause size reduction: 17554 --> 91 (6714 --> 16, 7224 --> 33, 3577 --> 10, 5 --> 4, 24 --> 18, 10 --> 10 )
[LOG] Average clause size reduction: 337.577 --> 1.75 (671.4 --> 1.6, 555.692 --> 2.53846, 447.125 --> 1.25, 1.25 --> 1, 2.4 --> 1.8, 1.42857 --> 1.42857 )
[LOG] Overall execution time: 0.698336 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.86 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1318 1 172 1 1142
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.145951 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.1247/0 sec (0.019177/0 sec, 0.037949/0 sec, 0.034272/0 sec, 0.033302/0 sec )
[LOG] Nr of iterations: 17 (7, 4, 3, 3 )
[LOG] Total clause computation time: 0.0578/0 sec (0.006774/0.006774 sec, 0.017497/0.017497 sec, 0.017764/0.017764 sec, 0.015765/0.015765 sec )
[LOG] Total clause minimization time: 0.057869/0 sec (0.009102/0.009102 sec, 0.017349/0.017349 sec, 0.015115/0.015115 sec, 0.016303/0.016303 sec )
[LOG] Total clause size reduction: 2344 --> 21 (1560 --> 12, 777 --> 3, 4 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 137.882 --> 1.23529 (222.857 --> 1.71429, 194.25 --> 0.75, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.148725 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 393 2 60 1 329
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 687.747 sec CPU time.
[LOG] Relation determinization time: 690 sec real time.
[LOG] Final circuit size: 418 new AND gates.
[LOG] Size before ABC: 643 AND gates.
[LOG] Size after ABC: 418 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 672.517/674 sec (2.77252/2 sec, 84.9666/86 sec, 96.8733/97 sec, 163.371/163 sec, 164.409/165 sec, 160.125/161 sec )
[LOG] Nr of iterations: 329 (11, 69, 93, 8, 65, 83 )
[LOG] Total clause computation time: 157.151/162 sec (0.512361/0.512361 sec, 3.08454/3.08454 sec, 7.78115/7.78115 sec, 50.6962/50.6962 sec, 4.70186/4.70186 sec, 90.3747/90.3747 sec )
[LOG] Total clause minimization time: 514.661/511 sec (2.16338/2.16338 sec, 81.7253/81.7253 sec, 88.892/88.892 sec, 112.62/112.62 sec, 159.615/159.615 sec, 69.6446/69.6446 sec )
[LOG] Total clause size reduction: 183216 --> 995 (13600 --> 20, 77520 --> 190, 91632 --> 339, 14 --> 12, 174 --> 158, 276 --> 276 )
[LOG] Average clause size reduction: 556.888 --> 3.02432 (1236.36 --> 1.81818, 1123.48 --> 2.75362, 985.29 --> 3.64516, 1.75 --> 1.5, 2.67692 --> 2.43077, 3.3253 --> 3.3253 )
[LOG] Overall execution time: 687.792 sec CPU time.
[LOG] Overall execution time: 690 sec real time.
Synthesis time: 689.60 sec (Real time) / 667.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2630 3 280 1 2344
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.084093 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.070959/0 sec (0.011716/0 sec, 0.024088/0 sec, 0.013555/0 sec, 0.0216/0 sec )
[LOG] Nr of iterations: 20 (10, 5, 1, 4 )
[LOG] Total clause computation time: 0.029615/0 sec (0.003292/0.003292 sec, 0.012393/0.012393 sec, 0.003436/0.003436 sec, 0.010494/0.010494 sec )
[LOG] Total clause minimization time: 0.034792/0 sec (0.005985/0.005985 sec, 0.009402/0.009402 sec, 0.009168/0.009168 sec, 0.010237/0.010237 sec )
[LOG] Total clause size reduction: 2237 --> 28 (1548 --> 19, 684 --> 4, 1 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 111.85 --> 1.4 (154.8 --> 1.9, 136.8 --> 0.8, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.086309 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.55 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 295 2 48 1 244
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.042181 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033902/0 sec (0.008917/0 sec, 0.012686/0 sec, 0.005809/0 sec, 0.00649/0 sec )
[LOG] Nr of iterations: 16 (8, 3, 3, 2 )
[LOG] Total clause computation time: 0.013142/0 sec (0.003169/0.003169 sec, 0.00551/0.00551 sec, 0.002472/0.002472 sec, 0.001991/0.001991 sec )
[LOG] Total clause minimization time: 0.015029/0 sec (0.003645/0.003645 sec, 0.005124/0.005124 sec, 0.00252/0.00252 sec, 0.00374/0.00374 sec )
[LOG] Total clause size reduction: 1696 --> 19 (1316 --> 12, 374 --> 2, 4 --> 3, 2 --> 2 )
[LOG] Average clause size reduction: 106 --> 1.1875 (164.5 --> 1.5, 124.667 --> 0.666667, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.044199 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 282 2 52 1 227
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.059943 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.050247/0 sec (0.010025/0 sec, 0.016245/0 sec, 0.011438/0 sec, 0.012539/0 sec )
[LOG] Nr of iterations: 20 (10, 4, 3, 3 )
[LOG] Total clause computation time: 0.019682/0 sec (0.003314/0.003314 sec, 0.007667/0.007667 sec, 0.003976/0.003976 sec, 0.004725/0.004725 sec )
[LOG] Total clause minimization time: 0.02583/0 sec (0.004905/0.004905 sec, 0.007002/0.007002 sec, 0.006755/0.006755 sec, 0.007168/0.007168 sec )
[LOG] Total clause size reduction: 1948 --> 25 (1458 --> 16, 483 --> 3, 4 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 97.4 --> 1.25 (145.8 --> 1.6, 120.75 --> 0.75, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.061697 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 251 3 44 1 202
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.134079 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.112588/0 sec (0.024164/0 sec, 0.034311/0 sec, 0.027743/0 sec, 0.02637/0 sec )
[LOG] Nr of iterations: 14 (8, 2, 3, 1 )
[LOG] Total clause computation time: 0.043043/0 sec (0.007284/0.007284 sec, 0.014397/0.014397 sec, 0.012319/0.012319 sec, 0.009043/0.009043 sec )
[LOG] Total clause minimization time: 0.060151/0 sec (0.013201/0.013201 sec, 0.016792/0.016792 sec, 0.014135/0.014135 sec, 0.016023/0.016023 sec )
[LOG] Total clause size reduction: 2117 --> 19 (1848 --> 12, 263 --> 2, 4 --> 3, 2 --> 2 )
[LOG] Average clause size reduction: 151.214 --> 1.35714 (231 --> 1.5, 131.5 --> 1, 1.33333 --> 1, 2 --> 2 )
[LOG] Overall execution time: 0.13712 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 397 3 60 1 333
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.165215 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.132549/0 sec (0.021076/0 sec, 0.040631/0 sec, 0.027771/0 sec, 0.043071/0 sec )
[LOG] Nr of iterations: 21 (7, 6, 3, 5 )
[LOG] Total clause computation time: 0.057802/0 sec (0.00693/0.00693 sec, 0.017827/0.017827 sec, 0.011571/0.011571 sec, 0.021474/0.021474 sec )
[LOG] Total clause minimization time: 0.064358/0 sec (0.010417/0.010417 sec, 0.019177/0.019177 sec, 0.014682/0.014682 sec, 0.020082/0.020082 sec )
[LOG] Total clause size reduction: 3053 --> 27 (1662 --> 10, 1380 --> 7, 4 --> 3, 7 --> 7 )
[LOG] Average clause size reduction: 145.381 --> 1.28571 (237.429 --> 1.42857, 230 --> 1.16667, 1.33333 --> 1, 1.4 --> 1.4 )
[LOG] Overall execution time: 0.168362 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 414 2 68 1 342
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.174155 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 20 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.150607/0 sec (0.023696/0 sec, 0.037961/0 sec, 0.035638/0 sec, 0.053312/0 sec )
[LOG] Nr of iterations: 17 (6, 5, 3, 3 )
[LOG] Total clause computation time: 0.065338/0 sec (0.007858/0.007858 sec, 0.016472/0.016472 sec, 0.016492/0.016492 sec, 0.024516/0.024516 sec )
[LOG] Total clause minimization time: 0.075605/0 sec (0.012305/0.012305 sec, 0.018165/0.018165 sec, 0.017718/0.017718 sec, 0.027417/0.027417 sec )
[LOG] Total clause size reduction: 2397 --> 19 (1330 --> 8, 1060 --> 5, 4 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 141 --> 1.11765 (221.667 --> 1.33333, 212 --> 1, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.177347 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 402 3 60 1 337
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 1.19414 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.788549/1 sec (0.096415/0 sec, 0.187704/0 sec, 0.143445/0 sec, 0.127166/0 sec, 0.123644/1 sec, 0.110175/0 sec )
[LOG] Nr of iterations: 49 (9, 17, 5, 2, 13, 3 )
[LOG] Total clause computation time: 0.270969/0 sec (0.033068/0.033068 sec, 0.074625/0.074625 sec, 0.052522/0.052522 sec, 0.038367/0.038367 sec, 0.03856/0.03856 sec, 0.033827/0.033827 sec )
[LOG] Total clause minimization time: 0.445913/1 sec (0.045995/0.045995 sec, 0.093903/0.093903 sec, 0.072867/0.072867 sec, 0.0832/0.0832 sec, 0.079007/0.079007 sec, 0.070941/0.070941 sec )
[LOG] Total clause size reduction: 25749 --> 88 (8504 --> 17, 14112 --> 37, 3100 --> 6, 3 --> 2, 26 --> 22, 4 --> 4 )
[LOG] Average clause size reduction: 525.49 --> 1.79592 (944.889 --> 1.88889, 830.118 --> 2.17647, 620 --> 1.2, 1.5 --> 1, 2 --> 1.69231, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 1.21127 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.37 sec (Real time) / 1.07 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1764 2 236 1 1523
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.167311 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 44 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.137239/0 sec (0.022348/0 sec, 0.048833/0 sec, 0.031265/0 sec, 0.034793/0 sec )
[LOG] Nr of iterations: 36 (8, 14, 5, 9 )
[LOG] Total clause computation time: 0.057142/0 sec (0.007455/0.007455 sec, 0.020795/0.020795 sec, 0.015223/0.015223 sec, 0.013669/0.013669 sec )
[LOG] Total clause minimization time: 0.069213/0 sec (0.011182/0.011182 sec, 0.024168/0.024168 sec, 0.014404/0.014404 sec, 0.019459/0.019459 sec )
[LOG] Total clause size reduction: 5457 --> 79 (1904 --> 10, 3523 --> 40, 6 --> 5, 24 --> 24 )
[LOG] Average clause size reduction: 151.583 --> 2.19444 (238 --> 1.25, 251.643 --> 2.85714, 1.2 --> 1, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 0.170877 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 438 3 68 1 365
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.99928 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 166 AND gates.
[LOG] Size after ABC: 63 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.60921/2 sec (0.112368/0 sec, 0.295501/1 sec, 0.215701/0 sec, 0.316516/0 sec, 0.15208/0 sec, 0.193382/0 sec, 0.150896/1 sec, 0.172764/0 sec )
[LOG] Nr of iterations: 149 (15, 33, 24, 13, 8, 24, 22, 10 )
[LOG] Total clause computation time: 0.584505/1 sec (0.036408/0.036408 sec, 0.088077/0.088077 sec, 0.081624/0.081624 sec, 0.153379/0.153379 sec, 0.03997/0.03997 sec, 0.059419/0.059419 sec, 0.048451/0.048451 sec, 0.077177/0.077177 sec )
[LOG] Total clause minimization time: 0.918282/1 sec (0.058581/0.058581 sec, 0.182977/0.182977 sec, 0.113475/0.113475 sec, 0.14379/0.14379 sec, 0.106297/0.106297 sec, 0.127243/0.127243 sec, 0.09618/0.09618 sec, 0.089739/0.089739 sec )
[LOG] Total clause size reduction: 69479 --> 294 (15092 --> 24, 27456 --> 96, 17618 --> 39, 9180 --> 25, 12 --> 8, 65 --> 57, 37 --> 26, 19 --> 19 )
[LOG] Average clause size reduction: 466.302 --> 1.97315 (1006.13 --> 1.6, 832 --> 2.90909, 734.083 --> 1.625, 706.154 --> 1.92308, 1.5 --> 1, 2.70833 --> 2.375, 1.68182 --> 1.18182, 1.9 --> 1.9 )
[LOG] Overall execution time: 2.01624 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.19 sec (Real time) / 1.79 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1762 2 228 1 1528
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 6.81976 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 533 new AND gates.
[LOG] Size before ABC: 807 AND gates.
[LOG] Size after ABC: 533 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.31569/5 sec (0.386433/0 sec, 0.630859/1 sec, 1.04596/1 sec, 1.71813/2 sec, 0.996144/1 sec, 0.538166/0 sec )
[LOG] Nr of iterations: 344 (57, 55, 69, 42, 53, 68 )
[LOG] Total clause computation time: 1.10908/2 sec (0.083281/0.083281 sec, 0.191766/0.191766 sec, 0.32915/0.32915 sec, 0.141518/0.141518 sec, 0.114115/0.114115 sec, 0.249251/0.249251 sec )
[LOG] Total clause minimization time: 4.02328/3 sec (0.262624/0.262624 sec, 0.3918/0.3918 sec, 0.663189/0.663189 sec, 1.56291/1.56291 sec, 0.869101/0.869101 sec, 0.273657/0.273657 sec )
[LOG] Total clause size reduction: 223486 --> 1048 (73304 --> 187, 70254 --> 132, 79424 --> 270, 106 --> 84, 128 --> 105, 270 --> 270 )
[LOG] Average clause size reduction: 649.669 --> 3.04651 (1286.04 --> 3.2807, 1277.35 --> 2.4, 1151.07 --> 3.91304, 2.52381 --> 2, 2.41509 --> 1.98113, 3.97059 --> 3.97059 )
[LOG] Overall execution time: 6.85551 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.11 sec (Real time) / 6.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.87 sec (Real time) / 0.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.59 sec (Real time) / 1.58 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3384 2 376 1 3003
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.744073 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.549493/1 sec (0.084473/0 sec, 0.125263/0 sec, 0.118444/1 sec, 0.069276/0 sec, 0.08364/0 sec, 0.068397/0 sec )
[LOG] Nr of iterations: 49 (13, 13, 6, 5, 8, 4 )
[LOG] Total clause computation time: 0.204648/1 sec (0.029003/0.029003 sec, 0.047775/0.047775 sec, 0.049071/0.049071 sec, 0.022373/0.022373 sec, 0.031401/0.031401 sec, 0.025025/0.025025 sec )
[LOG] Total clause minimization time: 0.283342/0 sec (0.039656/0.039656 sec, 0.059097/0.059097 sec, 0.054952/0.054952 sec, 0.042616/0.042616 sec, 0.047913/0.047913 sec, 0.039108/0.039108 sec )
[LOG] Total clause size reduction: 24943 --> 86 (12024 --> 23, 9420 --> 30, 3470 --> 8, 6 --> 5, 17 --> 14, 6 --> 6 )
[LOG] Average clause size reduction: 509.041 --> 1.7551 (924.923 --> 1.76923, 724.615 --> 2.30769, 578.333 --> 1.33333, 1.2 --> 1, 2.125 --> 1.75, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.75925 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.92 sec (Real time) / 0.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1577 1 216 1 1358
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.145783 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 32 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.119327/0 sec (0.021441/0 sec, 0.040091/0 sec, 0.027139/0 sec, 0.030656/0 sec )
[LOG] Nr of iterations: 26 (9, 7, 5, 5 )
[LOG] Total clause computation time: 0.049917/0 sec (0.008648/0.008648 sec, 0.016416/0.016416 sec, 0.012057/0.012057 sec, 0.012796/0.012796 sec )
[LOG] Total clause minimization time: 0.059465/0 sec (0.009143/0.009143 sec, 0.020214/0.020214 sec, 0.013608/0.013608 sec, 0.0165/0.0165 sec )
[LOG] Total clause size reduction: 3777 --> 43 (2152 --> 12, 1608 --> 15, 6 --> 5, 11 --> 11 )
[LOG] Average clause size reduction: 145.269 --> 1.65385 (239.111 --> 1.33333, 229.714 --> 2.14286, 1.2 --> 1, 2.2 --> 2.2 )
[LOG] Overall execution time: 0.148834 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 420 2 68 1 348
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.281983 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.218531/0 sec (0.029992/0 sec, 0.065687/0 sec, 0.060004/0 sec, 0.062848/0 sec )
[LOG] Nr of iterations: 26 (8, 8, 4, 6 )
[LOG] Total clause computation time: 0.093065/0 sec (0.010717/0.010717 sec, 0.029705/0.029705 sec, 0.026048/0.026048 sec, 0.026595/0.026595 sec )
[LOG] Total clause minimization time: 0.110086/0 sec (0.013466/0.013466 sec, 0.030432/0.030432 sec, 0.031964/0.031964 sec, 0.034224/0.034224 sec )
[LOG] Total clause size reduction: 5200 --> 34 (2597 --> 11, 2590 --> 11, 5 --> 4, 8 --> 8 )
[LOG] Average clause size reduction: 200 --> 1.30769 (324.625 --> 1.375, 323.75 --> 1.375, 1.25 --> 1, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.286454 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.44 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 634 3 84 1 545
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 88.7554 sec CPU time.
[LOG] Relation determinization time: 90 sec real time.
[LOG] Final circuit size: 96 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 96 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 86.6766/86 sec (0.250081/1 sec, 0.79319/0 sec, 41.0828/41 sec, 44.5505/44 sec )
[LOG] Nr of iterations: 85 (9, 38, 5, 33 )
[LOG] Total clause computation time: 1.51484/2 sec (0.086797/0.086797 sec, 0.352059/0.352059 sec, 0.479177/0.479177 sec, 0.596808/0.596808 sec )
[LOG] Total clause minimization time: 85.0237/84 sec (0.125126/0.125126 sec, 0.379615/0.379615 sec, 40.5899/40.5899 sec, 43.9292/43.9292 sec )
[LOG] Total clause size reduction: 104296 --> 155 (18536 --> 14, 85692 --> 74, 6 --> 5, 62 --> 62 )
[LOG] Average clause size reduction: 1227.01 --> 1.82353 (2059.56 --> 1.55556, 2255.05 --> 1.94737, 1.2 --> 1, 1.87879 --> 1.87879 )
[LOG] Overall execution time: 88.7826 sec CPU time.
[LOG] Overall execution time: 90 sec real time.
Synthesis time: 89.16 sec (Real time) / 87.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.74 sec (Real time) / 0.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 2769 3 272 1 2492
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 128.026 sec CPU time.
[LOG] Relation determinization time: 129 sec real time.
[LOG] Final circuit size: 54 new AND gates.
[LOG] Size before ABC: 98 AND gates.
[LOG] Size after ABC: 54 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 124.742/125 sec (0.512236/1 sec, 24.9717/25 sec, 50.8557/51 sec, 48.4027/48 sec )
[LOG] Nr of iterations: 48 (10, 18, 5, 15 )
[LOG] Total clause computation time: 2.38957/2 sec (0.247695/0.247695 sec, 0.378867/0.378867 sec, 0.879641/0.879641 sec, 0.883371/0.883371 sec )
[LOG] Total clause minimization time: 122.158/123 sec (0.19845/0.19845 sec, 24.5147/24.5147 sec, 49.9514/49.9514 sec, 47.4934/47.4934 sec )
[LOG] Total clause size reduction: 93715 --> 70 (32436 --> 13, 61251 --> 29, 5 --> 5, 23 --> 23 )
[LOG] Average clause size reduction: 1952.4 --> 1.45833 (3243.6 --> 1.3, 3402.83 --> 1.61111, 1 --> 1, 1.53333 --> 1.53333 )
[LOG] Overall execution time: 128.066 sec CPU time.
[LOG] Overall execution time: 129 sec real time.
Synthesis time: 128.54 sec (Real time) / 126.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.44 sec (Real time) / 1.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.68 sec (Real time) / 1.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4265 3 340 1 3920
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 231.736 sec CPU time.
[LOG] Relation determinization time: 232 sec real time.
[LOG] Final circuit size: 653 new AND gates.
[LOG] Size before ABC: 728 AND gates.
[LOG] Size after ABC: 653 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 230.5/231 sec (4.69301/5 sec, 14.1685/14 sec, 8.29945/8 sec, 22.2341/22 sec, 1.10985/2 sec, 35.3529/35 sec, 39.8918/40 sec, 47.0111/47 sec, 38.7505/39 sec, 18.989/19 sec )
[LOG] Nr of iterations: 326 (41, 65, 30, 42, 3, 24, 64, 16, 39, 2 )
[LOG] Total clause computation time: 17.9936/16 sec (0.592644/0.592644 sec, 0.407685/0.407685 sec, 0.694297/0.694297 sec, 0.531846/0.531846 sec, 0.719924/0.719924 sec, 1.14052/1.14052 sec, 0.896899/0.896899 sec, 10.5245/10.5245 sec, 1.087/1.087 sec, 1.39832/1.39832 sec )
[LOG] Total clause minimization time: 212.144/215 sec (4.06469/4.06469 sec, 13.7114/13.7114 sec, 7.55713/7.55713 sec, 21.6536/21.6536 sec, 0.348287/0.348287 sec, 34.1885/34.1885 sec, 38.9578/38.9578 sec, 36.464/36.464 sec, 37.6296/37.6296 sec, 17.5691/17.5691 sec )
[LOG] Total clause size reduction: 59173 --> 1187 (13400 --> 142, 21376 --> 293, 9628 --> 96, 13571 --> 154, 652 --> 2, 68 --> 62, 293 --> 254, 41 --> 40, 142 --> 142, 2 --> 2 )
[LOG] Average clause size reduction: 181.512 --> 3.6411 (326.829 --> 3.46341, 328.862 --> 4.50769, 320.933 --> 3.2, 323.119 --> 3.66667, 217.333 --> 0.666667, 2.83333 --> 2.58333, 4.57812 --> 3.96875, 2.5625 --> 2.5, 3.64103 --> 3.64103, 1 --> 1 )
[LOG] Overall execution time: 231.746 sec CPU time.
[LOG] Overall execution time: 232 sec real time.
Synthesis time: 232.56 sec (Real time) / 230.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.20 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 24.15 sec (Real time) / 23.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 995 12 19 1 959
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9944.18 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 8.61013 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 119 new AND gates.
[LOG] Size before ABC: 138 AND gates.
[LOG] Size after ABC: 42 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 8.24271/8 sec (0.133115/0 sec, 0.188945/0 sec, 0.123874/0 sec, 0.118045/0 sec, 0.072856/1 sec, 0.120593/0 sec, 0.121651/0 sec, 0.117732/0 sec, 0.117123/0 sec, 0.049831/0 sec, 0.0755/0 sec, 0.129651/0 sec, 0.1169/0 sec, 0.117219/1 sec, 0.127152/0 sec, 0.121387/0 sec, 0.116811/0 sec, 0.111353/0 sec, 0.069481/0 sec, 0.125073/0 sec, 0.120095/0 sec, 0.089349/0 sec, 0.125253/1 sec, 0.063722/0 sec, 0.062921/0 sec, 0.065362/0 sec, 0.068707/0 sec, 0.064452/0 sec, 0.065977/0 sec, 0.065513/0 sec, 0.069208/0 sec, 0.064736/0 sec, 0.063979/0 sec, 0.062928/0 sec, 0.066212/0 sec, 0.068946/0 sec, 0.0654/1 sec, 0.069386/0 sec, 0.06694/0 sec, 0.067738/0 sec, 0.065896/0 sec, 0.06548/0 sec, 0.068466/0 sec, 0.064325/0 sec, 0.067648/0 sec, 0.065998/0 sec, 0.067486/0 sec, 0.064285/0 sec, 0.066396/0 sec, 0.067422/0 sec, 0.070607/1 sec, 0.071287/0 sec, 0.066671/0 sec, 0.065141/0 sec, 0.067618/0 sec, 0.066841/0 sec, 0.066626/0 sec, 0.065213/0 sec, 0.069378/0 sec, 0.068997/0 sec, 0.069738/0 sec, 0.066882/0 sec, 0.068479/0 sec, 0.068315/0 sec, 0.067346/1 sec, 0.067411/0 sec, 0.066962/0 sec, 0.067698/0 sec, 0.068095/0 sec, 0.067704/0 sec, 0.067767/0 sec, 0.064744/0 sec, 0.068552/0 sec, 0.120349/0 sec, 0.068019/0 sec, 0.114722/0 sec, 0.113762/1 sec, 0.118038/0 sec, 0.120386/0 sec, 0.11079/0 sec, 0.112543/0 sec, 0.066269/0 sec, 0.036614/0 sec, 0.038344/0 sec, 0.035674/0 sec, 0.005729/0 sec, 0.036383/0 sec, 0.035552/0 sec, 0.038208/0 sec, 0.035716/0 sec, 0.005296/0 sec, 0.005124/0 sec, 0.035462/0 sec, 0.036503/0 sec, 0.035676/0 sec, 0.037313/0 sec, 0.036314/1 sec, 0.035351/0 sec, 0.037019/0 sec, 0.006031/0 sec, 0.061659/0 sec, 0.062914/0 sec, 0.036564/0 sec, 0.056406/0 sec, 0.005759/0 sec, 0.005758/0 sec, 0.006067/0 sec, 0.005538/0 sec, 0.006371/0 sec, 0.005382/0 sec, 0.005557/0 sec, 0.005873/0 sec, 0.005847/0 sec, 0.005767/0 sec, 0.005908/0 sec, 0.005801/0 sec, 0.005501/0 sec, 0.005364/0 sec, 0.005413/0 sec, 0.005658/0 sec, 0.005517/0 sec, 0.005247/0 sec, 0.005416/0 sec, 0.005647/0 sec, 0.005539/0 sec, 0.005415/0 sec, 0.005862/0 sec, 0.005689/0 sec, 0.006062/0 sec, 0.005936/0 sec, 0.006023/0 sec, 0.005661/0 sec, 0.005558/0 sec, 0.005363/0 sec, 0.005739/0 sec, 0.005914/0 sec, 0.006064/0 sec, 0.00579/0 sec, 0.005406/0 sec, 0.005429/0 sec, 0.005737/0 sec, 0.005575/0 sec, 0.005726/0 sec, 0.005793/0 sec, 0.005816/0 sec, 0.005877/0 sec, 0.006072/0 sec, 0.005945/0 sec, 0.005878/0 sec, 0.005899/0 sec, 0.006021/0 sec, 0.006182/0 sec, 0.006115/0 sec, 0.005719/0 sec, 0.062377/0 sec, 0.005507/0 sec, 0.034971/0 sec, 0.034695/0 sec, 0.03517/0 sec, 0.03437/0 sec, 0.035146/0 sec, 0.065959/0 sec )
[LOG] Nr of iterations: 168 (3, 15, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 7, 4, 2, 7, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2, 1, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 3, 3, 1, 6, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 4.00599/5 sec (0.052597/0.052597 sec, 0.064551/0.064551 sec, 0.052744/0.052744 sec, 0.048489/0.048489 sec, 0.054003/0.054003 sec, 0.049413/0.049413 sec, 0.050289/0.050289 sec, 0.049718/0.049718 sec, 0.049815/0.049815 sec, 0.029156/0.029156 sec, 0.054927/0.054927 sec, 0.052167/0.052167 sec, 0.049302/0.049302 sec, 0.047452/0.047452 sec, 0.052786/0.052786 sec, 0.053931/0.053931 sec, 0.046585/0.046585 sec, 0.046525/0.046525 sec, 0.04956/0.04956 sec, 0.040693/0.040693 sec, 0.050242/0.050242 sec, 0.048216/0.048216 sec, 0.04996/0.04996 sec, 0.04375/0.04375 sec, 0.042713/0.042713 sec, 0.044766/0.044766 sec, 0.048475/0.048475 sec, 0.044654/0.044654 sec, 0.046841/0.046841 sec, 0.044932/0.044932 sec, 0.047729/0.047729 sec, 0.044741/0.044741 sec, 0.044106/0.044106 sec, 0.043535/0.043535 sec, 0.045422/0.045422 sec, 0.047741/0.047741 sec, 0.044648/0.044648 sec, 0.048277/0.048277 sec, 0.046671/0.046671 sec, 0.047985/0.047985 sec, 0.046611/0.046611 sec, 0.045954/0.045954 sec, 0.048357/0.048357 sec, 0.044238/0.044238 sec, 0.04738/0.04738 sec, 0.046165/0.046165 sec, 0.046992/0.046992 sec, 0.04513/0.04513 sec, 0.045417/0.045417 sec, 0.046747/0.046747 sec, 0.049761/0.049761 sec, 0.049284/0.049284 sec, 0.045932/0.045932 sec, 0.044801/0.044801 sec, 0.047184/0.047184 sec, 0.046207/0.046207 sec, 0.045937/0.045937 sec, 0.045292/0.045292 sec, 0.04797/0.04797 sec, 0.048955/0.048955 sec, 0.049558/0.049558 sec, 0.046158/0.046158 sec, 0.047151/0.047151 sec, 0.048112/0.048112 sec, 0.047232/0.047232 sec, 0.047786/0.047786 sec, 0.048583/0.048583 sec, 0.046939/0.046939 sec, 0.048677/0.048677 sec, 0.046359/0.046359 sec, 0.04741/0.04741 sec, 0.044508/0.044508 sec, 0.047654/0.047654 sec, 0.04962/0.04962 sec, 0.046476/0.046476 sec, 0.047298/0.047298 sec, 0.047418/0.047418 sec, 0.049725/0.049725 sec, 0.050959/0.050959 sec, 0.044886/0.044886 sec, 0.04636/0.04636 sec, 0.023301/0.023301 sec, 0.00012/0.00012 sec, 9.2e-05/9.2e-05 sec, 0.000152/0.000152 sec, 0/0 sec, 0.000132/0.000132 sec, 0.000132/0.000132 sec, 0.000208/0.000208 sec, 0.000103/0.000103 sec, 0/0 sec, 0/0 sec, 0.000166/0.000166 sec, 0.000181/0.000181 sec, 0.000129/0.000129 sec, 0.000133/0.000133 sec, 0.000119/0.000119 sec, 8.9e-05/8.9e-05 sec, 0.000172/0.000172 sec, 0/0 sec, 0.027002/0.027002 sec, 0.027526/0.027526 sec, 0.000161/0.000161 sec, 0.020889/0.020889 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02155/0.02155 sec, 0/0 sec, 0.000154/0.000154 sec, 0.000149/0.000149 sec, 0.000102/0.000102 sec, 0.000172/0.000172 sec, 0.000116/0.000116 sec, 0.029648/0.029648 sec )
[LOG] Total clause minimization time: 2.13467/3 sec (0.05579/0.05579 sec, 0.10336/0.10336 sec, 0.053051/0.053051 sec, 0.049348/0.049348 sec, 0/0 sec, 0.052489/0.052489 sec, 0.049892/0.049892 sec, 0.047976/0.047976 sec, 0.047597/0.047597 sec, 0/0 sec, 0/0 sec, 0.057675/0.057675 sec, 0.047079/0.047079 sec, 0.049797/0.049797 sec, 0.055908/0.055908 sec, 0.047966/0.047966 sec, 0.052386/0.052386 sec, 0.046691/0.046691 sec, 0/0 sec, 0.065517/0.065517 sec, 0.052798/0.052798 sec, 0.020242/0.020242 sec, 0.055221/0.055221 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.050475/0.050475 sec, 0/0 sec, 0.04726/0.04726 sec, 0.046696/0.046696 sec, 0.048802/0.048802 sec, 0.050333/0.050333 sec, 0.046794/0.046794 sec, 0.046719/0.046719 sec, 0.034387/0.034387 sec, 0.030125/0.030125 sec, 0.032363/0.032363 sec, 0.029827/0.029827 sec, 0/0 sec, 0.030373/0.030373 sec, 0.029754/0.029754 sec, 0.031754/0.031754 sec, 0.029794/0.029794 sec, 0/0 sec, 0/0 sec, 0.029924/0.029924 sec, 0.030401/0.030401 sec, 0.02977/0.02977 sec, 0.030832/0.030832 sec, 0.030317/0.030317 sec, 0.029832/0.029832 sec, 0.031054/0.031054 sec, 0/0 sec, 0.028473/0.028473 sec, 0.029896/0.029896 sec, 0.030098/0.030098 sec, 0.029354/0.029354 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.034691/0.034691 sec, 0/0 sec, 0.028872/0.028872 sec, 0.028553/0.028553 sec, 0.029006/0.029006 sec, 0.02856/0.02856 sec, 0.02862/0.02862 sec, 0.03018/0.03018 sec )
[LOG] Total clause size reduction: 87627 --> 92 (4872 --> 2, 27370 --> 34, 1954 --> 0, 1953 --> 0, 0 --> 0, 1951 --> 0, 1950 --> 0, 1949 --> 0, 1948 --> 0, 0 --> 0, 0 --> 0, 1862 --> 0, 1861 --> 0, 1860 --> 0, 1859 --> 0, 1858 --> 0, 1857 --> 0, 1856 --> 0, 0 --> 0, 8178 --> 16, 4077 --> 3, 1358 --> 0, 8142 --> 12, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1287 --> 1, 0 --> 0, 1271 --> 0, 1270 --> 0, 1269 --> 0, 1264 --> 0, 1263 --> 0, 1262 --> 1, 1 --> 1, 2 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 5, 3 --> 3, 0 --> 0, 12 --> 12, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Average clause size reduction: 521.589 --> 0.547619 (1624 --> 0.666667, 1824.67 --> 2.26667, 977 --> 0, 976.5 --> 0, 0 --> 0, 975.5 --> 0, 975 --> 0, 974.5 --> 0, 974 --> 0, 0 --> 0, 0 --> 0, 931 --> 0, 930.5 --> 0, 930 --> 0, 929.5 --> 0, 929 --> 0, 928.5 --> 0, 928 --> 0, 0 --> 0, 1168.29 --> 2.28571, 1019.25 --> 0.75, 679 --> 0, 1163.14 --> 1.71429, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 643.5 --> 0.5, 0 --> 0, 635.5 --> 0, 635 --> 0, 634.5 --> 0, 632 --> 0, 631.5 --> 0, 631 --> 0.5, 1 --> 1, 2 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1.66667, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Overall execution time: 8.62875 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.82 sec (Real time) / 8.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2491 98 327 1 2061
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 6.82632 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 506 new AND gates.
[LOG] Size before ABC: 692 AND gates.
[LOG] Size after ABC: 429 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6.51734/5 sec (0.143567/0 sec, 0.112333/0 sec, 0.103362/0 sec, 0.101884/0 sec, 0.100241/0 sec, 0.10428/0 sec, 0.101148/0 sec, 0.103452/1 sec, 0.106042/0 sec, 0.042048/0 sec, 0.103161/0 sec, 0.085957/0 sec, 0.095375/0 sec, 0.097921/0 sec, 0.084714/0 sec, 0.109748/0 sec, 0.037011/0 sec, 0.040393/0 sec, 0.036981/0 sec, 0.038102/0 sec, 0.040445/0 sec, 0.034049/0 sec, 0.037108/0 sec, 0.035957/0 sec, 0.034594/0 sec, 0.035831/0 sec, 0.039043/0 sec, 0.037867/0 sec, 0.04023/0 sec, 0.038619/0 sec, 0.03839/0 sec, 0.037948/0 sec, 0.037966/0 sec, 0.037131/0 sec, 0.038952/0 sec, 0.041994/0 sec, 0.036018/0 sec, 0.040945/0 sec, 0.041074/0 sec, 0.03698/0 sec, 0.041995/0 sec, 0.040388/0 sec, 0.039473/0 sec, 0.036979/0 sec, 0.041439/1 sec, 0.039376/0 sec, 0.044447/0 sec, 0.03968/0 sec, 0.039067/0 sec, 0.092343/0 sec, 0.096313/0 sec, 0.100183/0 sec, 0.054022/0 sec, 0.094651/0 sec, 0.094439/0 sec, 0.099464/0 sec, 0.102639/0 sec, 0.063959/1 sec, 0.038433/0 sec, 0.040232/0 sec, 0.039073/0 sec, 0.041474/0 sec, 0.040688/0 sec, 0.036967/0 sec, 0.036341/0 sec, 0.04471/0 sec, 0.038625/0 sec, 0.038672/0 sec, 0.038677/0 sec, 0.043283/0 sec, 0.041397/0 sec, 0.039646/0 sec, 0.042067/0 sec, 0.037391/0 sec, 0.04314/0 sec, 0.063477/0 sec, 0.129437/0 sec, 0.192615/1 sec, 0.087473/0 sec, 0.125549/0 sec, 0.057681/0 sec, 0.080286/0 sec, 0.041688/0 sec, 0.038467/0 sec, 0.040438/0 sec, 0.039798/0 sec, 0.039923/0 sec, 0.039775/0 sec, 0.039189/0 sec, 0.070713/0 sec, 0.004673/0 sec, 0.040164/0 sec, 0.039599/0 sec, 0.040079/0 sec, 0.041413/1 sec, 0.041632/0 sec, 0.074182/0 sec, 0.005326/0 sec, 0.004296/0 sec, 0.004265/0 sec, 0.004609/0 sec, 0.004759/0 sec, 0.005163/0 sec, 0.005238/0 sec, 0.004818/0 sec, 0.004966/0 sec, 0.004901/0 sec, 0.004347/0 sec, 0.004353/0 sec, 0.005224/0 sec, 0.005267/0 sec, 0.004935/0 sec, 0.004685/0 sec, 0.005064/0 sec, 0.005084/0 sec, 0.004572/0 sec, 0.005002/0 sec, 0.004183/0 sec, 0.003981/0 sec, 0.004203/0 sec, 0.004023/0 sec, 0.004385/0 sec, 0.004824/0 sec, 0.00505/0 sec, 0.00474/0 sec, 0.004321/0 sec, 0.004256/0 sec, 0.004898/0 sec, 0.004981/0 sec, 0.004932/0 sec, 0.037564/0 sec, 0.037575/0 sec, 0.038354/0 sec, 0.005326/0 sec, 0.038811/0 sec, 0.038603/0 sec, 0.038105/0 sec, 0.038816/0 sec, 0.004826/0 sec, 0.004887/0 sec, 0.0051/0 sec, 0.004812/0 sec, 0.005231/0 sec, 0.005167/0 sec, 0.005173/0 sec, 0.00533/0 sec, 0.005265/0 sec, 0.005309/0 sec, 0.005171/0 sec, 0.005287/0 sec, 0.005327/0 sec, 0.005133/0 sec, 0.005283/0 sec, 0.005333/0 sec, 0.004931/0 sec, 0.004623/0 sec, 0.004142/0 sec, 0.071537/0 sec, 0.088885/0 sec, 0.038342/0 sec, 0.069238/0 sec, 0.005413/0 sec )
[LOG] Nr of iterations: 313 (9, 8, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 11, 66, 2, 12, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 10, 65, 1, 11, 0 )
[LOG] Total clause computation time: 2.70152/2 sec (0.050222/0.050222 sec, 0.047374/0.047374 sec, 0.040832/0.040832 sec, 0.040812/0.040812 sec, 0.040233/0.040233 sec, 0.040708/0.040708 sec, 0.040624/0.040624 sec, 0.04026/0.04026 sec, 0.041833/0.041833 sec, 0.024872/0.024872 sec, 0.042021/0.042021 sec, 0.046755/0.046755 sec, 0.039584/0.039584 sec, 0.040497/0.040497 sec, 0.041884/0.041884 sec, 0.04244/0.04244 sec, 0.020821/0.020821 sec, 0.024468/0.024468 sec, 0.021777/0.021777 sec, 0.022345/0.022345 sec, 0.023731/0.023731 sec, 0.021/0.021 sec, 0.022849/0.022849 sec, 0.020579/0.020579 sec, 0.020705/0.020705 sec, 0.020578/0.020578 sec, 0.021583/0.021583 sec, 0.021085/0.021085 sec, 0.025773/0.025773 sec, 0.021898/0.021898 sec, 0.02139/0.02139 sec, 0.021313/0.021313 sec, 0.021579/0.021579 sec, 0.020795/0.020795 sec, 0.022211/0.022211 sec, 0.025507/0.025507 sec, 0.020641/0.020641 sec, 0.024943/0.024943 sec, 0.025197/0.025197 sec, 0.020844/0.020844 sec, 0.025493/0.025493 sec, 0.024898/0.024898 sec, 0.022425/0.022425 sec, 0.021739/0.021739 sec, 0.024505/0.024505 sec, 0.022547/0.022547 sec, 0.027391/0.027391 sec, 0.024209/0.024209 sec, 0.022222/0.022222 sec, 0.039788/0.039788 sec, 0.041073/0.041073 sec, 0.042717/0.042717 sec, 0.037454/0.037454 sec, 0.038513/0.038513 sec, 0.040795/0.040795 sec, 0.04172/0.04172 sec, 0.042521/0.042521 sec, 0.046709/0.046709 sec, 0.022055/0.022055 sec, 0.025109/0.025109 sec, 0.023724/0.023724 sec, 0.023586/0.023586 sec, 0.026035/0.026035 sec, 0.02198/0.02198 sec, 0.021295/0.021295 sec, 0.028793/0.028793 sec, 0.022139/0.022139 sec, 0.023588/0.023588 sec, 0.021435/0.021435 sec, 0.026633/0.026633 sec, 0.026163/0.026163 sec, 0.023043/0.023043 sec, 0.025311/0.025311 sec, 0.02144/0.02144 sec, 0.026261/0.026261 sec, 0.047119/0.047119 sec, 0.048609/0.048609 sec, 0.087585/0.087585 sec, 0.038492/0.038492 sec, 0.043863/0.043863 sec, 0.042869/0.042869 sec, 0.035953/0.035953 sec, 9.1e-05/9.1e-05 sec, 0.000157/0.000157 sec, 0.000138/0.000138 sec, 0.000132/0.000132 sec, 0.000151/0.000151 sec, 0.000121/0.000121 sec, 0.00011/0.00011 sec, 0.031987/0.031987 sec, 0/0 sec, 9.5e-05/9.5e-05 sec, 9.3e-05/9.3e-05 sec, 0.000133/0.000133 sec, 0.000113/0.000113 sec, 0.000146/0.000146 sec, 0.033116/0.033116 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000123/0.000123 sec, 0.00014/0.00014 sec, 0.000138/0.000138 sec, 0/0 sec, 0.000155/0.000155 sec, 0.000109/0.000109 sec, 0.000128/0.000128 sec, 0.000117/0.000117 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.031324/0.031324 sec, 0.038536/0.038536 sec, 0.000103/0.000103 sec, 0.029702/0.029702 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.09771/1 sec (0.075737/0.075737 sec, 0.049439/0.049439 sec, 0.046899/0.046899 sec, 0.04522/0.04522 sec, 0.045861/0.045861 sec, 0.046953/0.046953 sec, 0.044358/0.044358 sec, 0.045558/0.045558 sec, 0.046889/0.046889 sec, 0/0 sec, 0.043352/0.043352 sec, 0.022336/0.022336 sec, 0.04005/0.04005 sec, 0.041917/0.041917 sec, 0.025862/0.025862 sec, 0.050738/0.050738 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.035699/0.035699 sec, 0.039099/0.039099 sec, 0.041997/0.041997 sec, 0/0 sec, 0.039073/0.039073 sec, 0.039737/0.039737 sec, 0.0402/0.0402 sec, 0.042556/0.042556 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.064163/0.064163 sec, 0.084184/0.084184 sec, 0.032926/0.032926 sec, 0.065071/0.065071 sec, 0/0 sec, 0.037119/0.037119 sec, 0.036388/0.036388 sec, 0.033661/0.033661 sec, 0.034691/0.034691 sec, 0.03437/0.03437 sec, 0.034365/0.034365 sec, 0.034365/0.034365 sec, 0.03352/0.03352 sec, 0.03345/0.03345 sec, 0/0 sec, 0.035239/0.035239 sec, 0.034612/0.034612 sec, 0.035147/0.035147 sec, 0.035885/0.035885 sec, 0.036095/0.036095 sec, 0.035526/0.035526 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03251/0.03251 sec, 0.032351/0.032351 sec, 0.03283/0.03283 sec, 0/0 sec, 0.033291/0.033291 sec, 0.033093/0.033093 sec, 0.032789/0.032789 sec, 0.033288/0.033288 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.035676/0.035676 sec, 0.044188/0.044188 sec, 0.033171/0.033171 sec, 0.034221/0.034221 sec, 0/0 sec )
[LOG] Total clause size reduction: 158677 --> 266 (13944 --> 25, 12194 --> 7, 1741 --> 0, 1740 --> 0, 1739 --> 0, 1738 --> 0, 1737 --> 0, 1736 --> 0, 1732 --> 2, 0 --> 0, 1730 --> 0, 1729 --> 0, 1728 --> 0, 1727 --> 0, 1726 --> 0, 3450 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1608 --> 0, 1607 --> 0, 1606 --> 0, 0 --> 0, 1604 --> 0, 1603 --> 0, 1602 --> 0, 1601 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11180 --> 27, 72410 --> 65, 1113 --> 0, 12232 --> 23, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 24, 65 --> 65, 0 --> 0, 23 --> 23, 0 --> 0 )
[LOG] Average clause size reduction: 506.955 --> 0.84984 (1549.33 --> 2.77778, 1524.25 --> 0.875, 870.5 --> 0, 870 --> 0, 869.5 --> 0, 869 --> 0, 868.5 --> 0, 868 --> 0, 866 --> 1, 0 --> 0, 865 --> 0, 864.5 --> 0, 864 --> 0, 863.5 --> 0, 863 --> 0, 1150 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 804 --> 0, 803.5 --> 0, 803 --> 0, 0 --> 0, 802 --> 0, 801.5 --> 0, 801 --> 0, 800.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1016.36 --> 2.45455, 1097.12 --> 0.984848, 556.5 --> 0, 1019.33 --> 1.91667, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.7 --> 2.4, 1 --> 1, 0 --> 0, 2.09091 --> 2.09091, 0 --> 0 )
[LOG] Overall execution time: 6.83998 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 7.08 sec (Real time) / 6.83 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.35 sec (Real time) / 0.34 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.91 sec (Real time) / 0.89 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2470 98 241 1 2127
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.725788 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 60 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 39 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.685829/1 sec (0.039156/0 sec, 0.038176/0 sec, 0.02703/0 sec, 0.038534/0 sec, 0.010652/0 sec, 0.010895/0 sec, 0.009945/0 sec, 0.010023/0 sec, 0.010619/0 sec, 0.011004/0 sec, 0.018939/0 sec, 0.010689/0 sec, 0.011065/0 sec, 0.011406/0 sec, 0.011638/0 sec, 0.011109/0 sec, 0.01082/0 sec, 0.011018/0 sec, 0.02212/0 sec, 0.040737/0 sec, 0.039512/0 sec, 0.027261/1 sec, 0.041489/0 sec, 0.024784/0 sec, 0.028513/0 sec, 0.015581/0 sec, 0.01558/0 sec, 0.024852/0 sec, 0.001902/0 sec, 0.001686/0 sec, 0.001624/0 sec, 0.001644/0 sec, 0.001653/0 sec, 0.00165/0 sec, 0.001603/0 sec, 0.00157/0 sec, 0.001642/0 sec, 0.001623/0 sec, 0.001642/0 sec, 0.001594/0 sec, 0.00168/0 sec, 0.001615/0 sec, 0.001645/0 sec, 0.020441/0 sec, 0.022495/0 sec, 0.014937/0 sec, 0.018201/0 sec, 0.001835/0 sec )
[LOG] Nr of iterations: 63 (4, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 6, 6, 2, 6, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 5, 1, 4, 0 )
[LOG] Total clause computation time: 0.295856/0 sec (0.013479/0.013479 sec, 0.015972/0.015972 sec, 0.015877/0.015877 sec, 0.016182/0.016182 sec, 0.005827/0.005827 sec, 0.005571/0.005571 sec, 0.004848/0.004848 sec, 0.004769/0.004769 sec, 0.00544/0.00544 sec, 0.005809/0.005809 sec, 0.01391/0.01391 sec, 0.005383/0.005383 sec, 0.005663/0.005663 sec, 0.005865/0.005865 sec, 0.006282/0.006282 sec, 0.00574/0.00574 sec, 0.005195/0.005195 sec, 0.005949/0.005949 sec, 0.016827/0.016827 sec, 0.01451/0.01451 sec, 0.017296/0.017296 sec, 0.016562/0.016562 sec, 0.016538/0.016538 sec, 0.019257/0.019257 sec, 0.012969/0.012969 sec, 7.6e-05/7.6e-05 sec, 6.2e-05/6.2e-05 sec, 0.008725/0.008725 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.009358/0.009358 sec, 0.009301/0.009301 sec, 7e-05/7e-05 sec, 0.006544/0.006544 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.222012/0 sec (0.020039/0.020039 sec, 0.017017/0.017017 sec, 0.005941/0.005941 sec, 0.017205/0.017205 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.021313/0.021313 sec, 0.017067/0.017067 sec, 0.005645/0.005645 sec, 0.019977/0.019977 sec, 0/0 sec, 0.013448/0.013448 sec, 0.013516/0.013516 sec, 0.013541/0.013541 sec, 0.014217/0.014217 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.009363/0.009363 sec, 0.011124/0.011124 sec, 0.012892/0.012892 sec, 0.009707/0.009707 sec, 0/0 sec )
[LOG] Total clause size reduction: 9781 --> 66 (1830 --> 9, 609 --> 0, 608 --> 0, 604 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1925 --> 16, 1905 --> 5, 380 --> 0, 1895 --> 12, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 8 --> 7, 5 --> 5, 0 --> 0, 9 --> 9, 0 --> 0 )
[LOG] Average clause size reduction: 155.254 --> 1.04762 (457.5 --> 2.25, 304.5 --> 0, 304 --> 0, 302 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 320.833 --> 2.66667, 317.5 --> 0.833333, 190 --> 0, 315.833 --> 2, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.66667 --> 2.33333, 1 --> 1, 0 --> 0, 2.25 --> 2.25, 0 --> 0 )
[LOG] Overall execution time: 0.731105 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.90 sec (Real time) / 0.84 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 759 28 80 1 648
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.600043 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 147 new AND gates.
[LOG] Size before ABC: 204 AND gates.
[LOG] Size after ABC: 125 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.568404/1 sec (0.029986/0 sec, 0.029987/0 sec, 0.030056/0 sec, 0.016905/0 sec, 0.008158/0 sec, 0.007943/0 sec, 0.007619/0 sec, 0.007411/0 sec, 0.00743/0 sec, 0.0082/0 sec, 0.014592/0 sec, 0.007803/0 sec, 0.007757/0 sec, 0.007943/0 sec, 0.007731/0 sec, 0.007605/0 sec, 0.007419/0 sec, 0.007528/1 sec, 0.015645/0 sec, 0.034147/0 sec, 0.037459/0 sec, 0.021044/0 sec, 0.0324/0 sec, 0.020642/0 sec, 0.027626/0 sec, 0.014627/0 sec, 0.014421/0 sec, 0.029745/0 sec, 0.001482/0 sec, 0.001275/0 sec, 0.001283/0 sec, 0.001248/0 sec, 0.001276/0 sec, 0.001271/0 sec, 0.001242/0 sec, 0.001222/0 sec, 0.001316/0 sec, 0.001247/0 sec, 0.001268/0 sec, 0.001244/0 sec, 0.001263/0 sec, 0.001249/0 sec, 0.001258/0 sec, 0.020984/0 sec, 0.023363/0 sec, 0.013882/0 sec, 0.01954/0 sec, 0.001662/0 sec )
[LOG] Nr of iterations: 103 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 10, 22, 2, 7, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 5, 21, 1, 6, 0 )
[LOG] Total clause computation time: 0.246885/1 sec (0.010675/0.010675 sec, 0.01468/0.01468 sec, 0.01506/0.01506 sec, 0.006713/0.006713 sec, 0.004287/0.004287 sec, 0.004171/0.004171 sec, 0.003678/0.003678 sec, 0.003728/0.003728 sec, 0.003708/0.003708 sec, 0.004407/0.004407 sec, 0.010649/0.010649 sec, 0.004091/0.004091 sec, 0.003983/0.003983 sec, 0.004199/0.004199 sec, 0.004071/0.004071 sec, 0.003966/0.003966 sec, 0.003878/0.003878 sec, 0.003902/0.003902 sec, 0.011832/0.011832 sec, 0.011454/0.011454 sec, 0.015279/0.015279 sec, 0.012516/0.012516 sec, 0.013857/0.013857 sec, 0.016741/0.016741 sec, 0.013432/0.013432 sec, 8.3e-05/8.3e-05 sec, 5.8e-05/5.8e-05 sec, 0.013583/0.013583 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.009843/0.009843 sec, 0.009967/0.009967 sec, 5.8e-05/5.8e-05 sec, 0.008336/0.008336 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.195973/0 sec (0.014768/0.014768 sec, 0.011573/0.011573 sec, 0.011104/0.011104 sec, 0.006487/0.006487 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.018639/0.018639 sec, 0.017978/0.017978 sec, 0.004549/0.004549 sec, 0.014594/0.014594 sec, 0/0 sec, 0.012577/0.012577 sec, 0.012916/0.012916 sec, 0.012818/0.012818 sec, 0.014649/0.014649 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.009818/0.009818 sec, 0.011559/0.011559 sec, 0.012396/0.012396 sec, 0.009548/0.009548 sec, 0/0 sec )
[LOG] Total clause size reduction: 12499 --> 123 (932 --> 8, 465 --> 0, 464 --> 0, 460 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2493 --> 27, 5733 --> 21, 272 --> 0, 1626 --> 14, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 13, 21 --> 21, 0 --> 0, 14 --> 14, 0 --> 0 )
[LOG] Average clause size reduction: 121.35 --> 1.19417 (310.667 --> 2.66667, 232.5 --> 0, 232 --> 0, 230 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 249.3 --> 2.7, 260.591 --> 0.954545, 136 --> 0, 232.286 --> 2, 0 --> 0, 4 --> 3, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.8 --> 2.6, 1 --> 1, 0 --> 0, 2.33333 --> 2.33333, 0 --> 0 )
[LOG] Overall execution time: 0.60425 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.78 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 661 16 56 1 587
