  module testcase21:
  output A,B,C ,D, E, F, G;


signal S1 in 

present S1 then emit S1 else emit S1 end present


end signal


  end module