
`timescale 1ps / 1ps

module test;


wire  ReadAck, WriteAck;


wire [4:0]  R_AddressAck;
wire [7:0]  RData;
wire [1:0]  WdataAck;
wire [4:0]  W_AddresAck;

reg [1:0]  RRW;
reg [1:0]  RdataAck;
reg [19:0]  W_Address;
reg [7:0]  WData;
reg [1:0]  WRW;
reg [19:0]  R_Address;
integer dc_mode_flag;
integer output_change_count;
integer max_dc_iter;
integer dc_iterations;
time vmx_time_offset;




cdsModule_47 top(RData, R_AddressAck, ReadAck, W_AddresAck, WdataAck, 
     WriteAck, RRW, R_Address, RdataAck, WData, WRW, W_Address); 
 

`define verimix
`ifdef verimix

  //Parasitic Simulation annotate definitions
  `include "annotate_msb"

  //vms and dc iteration loop definitions
  `include "IE.verimix"

  //please enter any additional stimulus in the testfixture.verimix file
  `include "testfixture.verimix"

  //$save_waveform definitions
  `include "saveDefs"

`endif


endmodule 

// Vermix stimulus file.
// Default verimix stimulus. 
// Tag Memroy DataPath


integer rLog;
integer wLog;
integer seed;
integer i;
integer start;
integer readCount;
integer readOrWrite;
reg[19:0] lastWriteAddr;
reg[7:0] logAddr;

real rStart;
real rDelay;
real wStart;
real wDelay;

initial
begin 

   seed = 5;
   start = 0;
   readCount=0;
   readOrWrite=1;
   rLog=$fopen("/tmp2/dataRLog.csv");

   wLog=$fopen("/tmp2/dataWLog.csv"); 

   W_Address[19:0] = 20'h00000;
   R_Address[19:0] = 20'h00000;
   RdataAck[1:0] = 2'b00;
   WData[7:0] = 8'h00;
   WRW[1:0] = 2'b00;
   RRW[1:0] = 2'b00;

#1000;

   W_Address[19:0] 		= 20'h11111;
   WData[7:0] 			= 8'h11;
   WRW[1:0] 			= 2'b01;
   wStart				= $time;
   start 				= 1;

end 


always @(posedge WriteAck) begin
	if (start==1) begin
   	    	wDelay = $time - wStart;
   	  		$fdisplay(wLog, "%h %h %t %t", W_Address[19:0], WData[7:0], $time, wDelay);
          	lastWriteAddr[19:0] <= W_Address[19:0];
   	  		WData[7:0] 			 = 8'b00000000;
          	W_Address[19:0] 	 = 20'h00000;
          	WRW[1:0]         	 = 2'b00;
       	  	wStart = $time;
		    wait(~WriteAck);

		   	wDelay = $time - wStart;
   	  		$fdisplay(wLog, "%h %h %t %t", W_Address[19:0], WData[7:0], $time, wDelay);
    	  	lastWriteAddr[19:0] <= W_Address[19:0];
   		  	RdataAck[1:0]    = 2'b00;
   	 		RRW[1:0]         = 2'b10;
   	 		R_Address[19:0]  = lastWriteAddr;
	 		rStart           = $time;
   end
 end

always @(posedge ReadAck) begin
	if (start==1) begin
		rDelay = $time - rStart;
	   	$fdisplay(rLog, "%h %h %t %t", R_Address[19:0], RData[7:0], $time, rDelay);   	   
   	   	RdataAck[1:0]    = 2'b11;
   	   	RRW[1:0]         = 2'b00;
   	   	R_Address[19:0]  = 20'h00000;
	   	rStart          = $time;		
		wait(~ReadAck);
   	  	rDelay = $time - rStart;
	   	$fdisplay(rLog, "%h %h %t %t", R_Address[19:0], RData[7:0], $time, rDelay);   	   
	  	readCount = readCount + 1;
	  	if (readCount == 3) begin
				$finish;
	  	end
   	  	W_Address[19:0] 	= 20'h11111;
		WRW[1:0]  	= 2'b01;
      	WData[7:0] 	= 8'h48;
      	wStart 		= $time;

	end
end
`define _VMX_SIMULATOR_NAME_ "spectre"
`define _VMX_MAX_DC_ITER_ 0
`define _VMX_DC_INTERVAL_ 0
`include "simOptions.verimix"

// Begin Interface Element Header and Verimix Synchronization task
initial begin
	$vmx_initialize( `_VMX_SIMULATOR_NAME_ , dc_mode_flag);
	$vmx_define_export( test.top.net060[9], "99999"); // /net060<9>
	$vmx_define_export( test.top.net049[13], "99998"); // /net049<13>
	$vmx_define_export( test.top.net060[7], "99997"); // /net060<7>
	$vmx_define_import( test.top.mixedNet99996, "99996"); // /net027<6>
	$vmx_define_export( test.top.net060[1], "99995"); // /net060<1>
	$vmx_define_export( test.top.net049[4], "99994"); // /net049<4>
	$vmx_define_export( test.top.net049[6], "99993"); // /net049<6>
	$vmx_define_export( test.top.net049[12], "99992"); // /net049<12>
	$vmx_define_export( test.top.net049[15], "99991"); // /net049<15>
	$vmx_define_export( test.top.net060[0], "99990"); // /net060<0>
	$vmx_define_export( test.top.net064[1], "99989"); // /net064<1>
	$vmx_define_export( test.top.net41[1], "99988"); // /net41<1>
	$vmx_define_export( test.top.net049[19], "99987"); // /net049<19>
	$vmx_define_export( test.top.net060[5], "99986"); // /net060<5>
	$vmx_define_export( test.top.net060[6], "99985"); // /net060<6>
	$vmx_define_export( test.top.net049[17], "99984"); // /net049<17>
	$vmx_define_export( test.top.net049[3], "99983"); // /net049<3>
	$vmx_define_import( test.top.mixedNet99982, "99982"); // /net027<2>
	$vmx_define_export( test.top.net060[12], "99981"); // /net060<12>
	$vmx_define_import( test.top.mixedNet99980, "99980"); // /net036<0>
	$vmx_define_export( test.top.net049[7], "99979"); // /net049<7>
	$vmx_define_export( test.top.net060[2], "99978"); // /net060<2>
	$vmx_define_import( test.top.mixedNet99977, "99977"); // /net027<1>
	$vmx_define_import( test.top.mixedNet99976, "99976"); // /net027<3>
	$vmx_define_import( test.top.mixedNet99975, "99975"); // /net036<1>
	$vmx_define_import( test.top.mixedNet99974, "99974"); // /net045<3>
	$vmx_define_import( test.top.mixedNet99973, "99973"); // /net045<0>
	$vmx_define_import( test.top.mixedNet99972, "99972"); // /~ReadAck
	$vmx_define_import( test.top.mixedNet99971, "99971"); // /net045<1>
	$vmx_define_export( test.top.net44[1], "99970"); // /net44<1>
	$vmx_define_import( test.top.mixedNet99969, "99969"); // /net045<2>
	$vmx_define_export( test.top.cdsbus2[0], "99968"); // /~RRW<0>
	$vmx_define_import( test.top.mixedNet99967, "99967"); // /~WriteAck
	$vmx_define_import( test.top.mixedNet99966, "99966"); // /net045<4>
	$vmx_define_export( test.top.net049[18], "99965"); // /net049<18>
	$vmx_define_export( test.top.net049[16], "99964"); // /net049<16>
	$vmx_define_export( test.top.net44[2], "99963"); // /net44<2>
	$vmx_define_export( test.top.net060[16], "99962"); // /net060<16>
	$vmx_define_export( test.top.net44[7], "99961"); // /net44<7>
	$vmx_define_export( test.top.net049[11], "99960"); // /net049<11>
	$vmx_define_import( test.top.mixedNet99959, "99959"); // /net027<0>
	$vmx_define_export( test.top.net060[8], "99958"); // /net060<8>
	$vmx_define_export( test.top.net049[1], "99957"); // /net049<1>
	$vmx_define_import( test.top.mixedNet99956, "99956"); // /net027<5>
	$vmx_define_export( test.top.net049[0], "99955"); // /net049<0>
	$vmx_define_export( test.top.net060[19], "99954"); // /net060<19>
	$vmx_define_export( test.top.cdsbus2[1], "99953"); // /~RRW<1>
	$vmx_define_export( test.top.net064[0], "99952"); // /net064<0>
	$vmx_define_export( test.top.net049[14], "99951"); // /net049<14>
	$vmx_define_import( test.top.mixedNet99950, "99950"); // /net048<2>
	$vmx_define_export( test.top.net049[8], "99949"); // /net049<8>
	$vmx_define_export( test.top.net41[0], "99948"); // /net41<0>
	$vmx_define_import( test.top.mixedNet99947, "99947"); // /net048<3>
	$vmx_define_import( test.top.mixedNet99946, "99946"); // /net048<4>
	$vmx_define_import( test.top.mixedNet99945, "99945"); // /net027<7>
	$vmx_define_export( test.top.net049[5], "99944"); // /net049<5>
	$vmx_define_export( test.top.net060[15], "99943"); // /net060<15>
	$vmx_define_export( test.top.net060[13], "99942"); // /net060<13>
	$vmx_define_export( test.top.net060[11], "99941"); // /net060<11>
	$vmx_define_import( test.top.mixedNet99940, "99940"); // /net048<1>
	$vmx_define_export( test.top.net060[14], "99939"); // /net060<14>
	$vmx_define_export( test.top.net44[3], "99938"); // /net44<3>
	$vmx_define_export( test.top.net44[6], "99937"); // /net44<6>
	$vmx_define_export( test.top.net44[4], "99936"); // /net44<4>
	$vmx_define_export( test.top.net060[17], "99935"); // /net060<17>
	$vmx_define_export( test.top.net049[9], "99934"); // /net049<9>
	$vmx_define_export( test.top.net060[18], "99933"); // /net060<18>
	$vmx_define_export( test.top.net44[5], "99932"); // /net44<5>
	$vmx_define_export( test.top.net049[10], "99931"); // /net049<10>
	$vmx_define_export( test.top.net060[10], "99930"); // /net060<10>
	$vmx_define_import( test.top.mixedNet99929, "99929"); // /net048<0>
	$vmx_define_export( test.top.net44[0], "99928"); // /net44<0>
	$vmx_define_import( test.top.mixedNet99927, "99927"); // /net027<4>
	$vmx_define_export( test.top.net060[3], "99926"); // /net060<3>
	$vmx_define_export( test.top.net049[2], "99925"); // /net049<2>
	$vmx_define_export( test.top.net060[4], "99924"); // /net060<4>
	$vmx_end_definition;
	vmx_time_offset = 0;
	max_dc_iter = `_VMX_MAX_DC_ITER_ ;
	dc_mode_flag = 1;
	$vmx_start_sim( `_VMX_SIMULATOR_NAME_ );
	dc_iterations = 0;
	while(dc_mode_flag !=  0)
	begin
		# `_VMX_DC_INTERVAL_ $vmx_do_dc( `_VMX_SIMULATOR_NAME_ ,
output_change_count);
		dc_iterations = (dc_iterations + 1);
		if( (output_change_count == 0) ||  (dc_iterations >= max_dc_iter) )
		begin
			dc_mode_flag = 0;
			vmx_time_offset = $time;
		end
	end
end
// End Interface Element Footer and Verimix Synchronization task
initial begin
end

`include "dataDirPath"
// Begin SST2 Save Waveforms
initial begin
$shm_open(`_VMX_DATA_PATH_);
$shm_probe(test.top.R_Address[11], test.top.W_Address[11], test.top.WriteAck, test.top.W_AddresAck[4], test.top.W_Address[19], test.top.W_Address[15], test.top.W_AddresAck[3], test.top.RdataAck[0], test.top.R_AddressAck[4], test.top.W_Address[6], test.top.R_AddressAck[1], test.top.RRW[1], test.top.W_Address[5], test.top.R_Address[17], test.top.W_Address[14], test.top.R_Address[4], test.top.W_Address[4], test.top.WdataAck[0], test.top.W_AddresAck[2], test.top.WData[2], test.top.R_Address[10], test.top.RData[3], test.top.WdataAck[1], test.top.R_Address[12], test.top.W_Address[3], test.top.RData[2], test.top.W_Address[10], test.top.R_Address[15], test.top.RData[1], test.top.W_Address[16], test.top.W_Address[18], test.top.RdataAck[1], test.top.W_Address[0], test.top.W_Address[8], test.top.WData[7], test.top.W_Address[9], test.top.WData[6], test.top.WRW[0], test.top.R_Address[19], test.top.R_Address[2], test.top.R_Address[14], test.top.R_Address[13], test.top.R_Address[18], test.top.WData[4], test.top.R_Address[1], 
test.top.RData[6], test.top.WRW[1], test.top.WData[3], test.top.WData[0], test.top.RData[5], test.top.W_Address[12], test.top.RData[4], test.top.RData[0], test.top.W_Address[13], test.top.RRW[0], test.top.R_Address[9], test.top.W_Address[7], test.top.R_Address[8], test.top.W_Address[2], test.top.R_Address[7], test.top.R_Address[16], test.top.R_Address[6], test.top.W_AddresAck[1], test.top.R_Address[5], test.top.R_Address[3], test.top.R_Address[0], test.top.WData[5], test.top.WData[1], test.top.R_AddressAck[0], test.top.R_AddressAck[3], test.top.RData[7], test.top.R_AddressAck[2], test.top.ReadAck, test.top.W_AddresAck[0], test.top.W_Address[17], test.top.W_Address[1], test.top.WData[7:0], test.top.W_Address[19:0], test.top.RData[7:0], test.top.WRW[1:0], test.top.WdataAck[1:0], test.top.R_AddressAck[4:0], test.top.R_Address[19:0], test.top.RdataAck[1:0], test.top.RRW[1:0], test.top.W_AddresAck[4:0]);
end
// End SST2 Save Waveforms
// Library - 16nm_Tests, Cell - 6T_DataPath_Test, View - schematic
// LAST TIME SAVED: Apr 24 13:57:30 2015
// NETLIST TIME: Apr 24 19:57:09 2015
`timescale 1ps / 1ps 

module cdsModule_47 ( RData, R_AddressAck, ReadAck, W_AddresAck,
     WdataAck, WriteAck, RRW, R_Address, RdataAck, WData, WRW,
     W_Address );

output  ReadAck, WriteAck;


output [4:0]  R_AddressAck;
output [7:0]  RData;
output [1:0]  WdataAck;
output [4:0]  W_AddresAck;

input [1:0]  RRW;
input [1:0]  RdataAck;
input [19:0]  W_Address;
input [7:0]  WData;
input [1:0]  WRW;
input [19:0]  R_Address;

// Buses in the design

wire  [3:0]  B0_1;

wire  [19:0]  R_AddressT;

wire  [0:7]  net027;

wire  [0:1]  net036;

wire  [1:0]  WdataAckT;

wire  [0:19]  net049;

wire  [1:0]  RdataAckT;

wire  [63:0]  Aline;

wire  [3:0]  W1_1;

wire  [1:0]  WRWT;

wire  [1:0]  RW;

wire  [19:0]  W_AddressT;

wire  [3:0]  B1_1;

wire  [3:0]  cdsbus0;

wire  [19:0]  AT;

wire  [3:0]  cdsbus1;

wire  [0:1]  net064;

wire  [1:0]  cdsbus2;

wire  [3:0]  W0_1;

wire  [5:0]  Acko;

wire  [0:1]  net41;

wire  [0:4]  net045;

wire  [0:19]  net060;

wire  [4:0]  W_Address_AckT;

wire  [0:7]  net44;

wire  [7:0]  S;

wire  [7:0]  RDataT;

wire  [0:4]  net048;

wire  [7:0]  WDataT;

wire  [0:4]  net055;

wire  [0:1]  net046;

// begin interface element definitions

wire cdsNet0;
wire cdsNet1;
reg mixedNet99996;
reg mixedNet99982;
reg mixedNet99980;
reg mixedNet99977;
reg mixedNet99976;
reg mixedNet99975;
reg mixedNet99974;
reg mixedNet99973;
reg mixedNet99972;
reg mixedNet99971;
reg mixedNet99969;
reg mixedNet99967;
reg mixedNet99966;
reg mixedNet99959;
reg mixedNet99956;
reg mixedNet99950;
reg mixedNet99947;
reg mixedNet99946;
reg mixedNet99945;
reg mixedNet99940;
reg mixedNet99929;
reg mixedNet99927;
assign net027[6] = mixedNet99996;
assign net027[2] = mixedNet99982;
assign net036[0] = mixedNet99980;
assign net027[1] = mixedNet99977;
assign net027[3] = mixedNet99976;
assign net036[1] = mixedNet99975;
assign net045[3] = mixedNet99974;
assign net045[0] = mixedNet99973;
assign cdsNet0 = mixedNet99972;
assign net045[1] = mixedNet99971;
assign net045[2] = mixedNet99969;
assign cdsNet1 = mixedNet99967;
assign net045[4] = mixedNet99966;
assign net027[0] = mixedNet99959;
assign net027[5] = mixedNet99956;
assign net048[2] = mixedNet99950;
assign net048[3] = mixedNet99947;
assign net048[4] = mixedNet99946;
assign net027[7] = mixedNet99945;
assign net048[1] = mixedNet99940;
assign net048[0] = mixedNet99929;
assign net027[4] = mixedNet99927;

// end interface element definitions



specify 
    specparam CDS_LIBNAME  = "16nm_Tests";
    specparam CDS_CELLNAME = "6T_DataPath_Test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

inv_1xT I28_19_ ( net060[0], R_Address[19]);
inv_1xT I28_18_ ( net060[1], R_Address[18]);
inv_1xT I28_17_ ( net060[2], R_Address[17]);
inv_1xT I28_16_ ( net060[3], R_Address[16]);
inv_1xT I28_15_ ( net060[4], R_Address[15]);
inv_1xT I28_14_ ( net060[5], R_Address[14]);
inv_1xT I28_13_ ( net060[6], R_Address[13]);
inv_1xT I28_12_ ( net060[7], R_Address[12]);
inv_1xT I28_11_ ( net060[8], R_Address[11]);
inv_1xT I28_10_ ( net060[9], R_Address[10]);
inv_1xT I28_9_ ( net060[10], R_Address[9]);
inv_1xT I28_8_ ( net060[11], R_Address[8]);
inv_1xT I28_7_ ( net060[12], R_Address[7]);
inv_1xT I28_6_ ( net060[13], R_Address[6]);
inv_1xT I28_5_ ( net060[14], R_Address[5]);
inv_1xT I28_4_ ( net060[15], R_Address[4]);
inv_1xT I28_3_ ( net060[16], R_Address[3]);
inv_1xT I28_2_ ( net060[17], R_Address[2]);
inv_1xT I28_1_ ( net060[18], R_Address[1]);
inv_1xT I28_0_ ( net060[19], R_Address[0]);
inv_1xT I24_4_ ( R_AddressAck[4], net045[0]);
inv_1xT I24_3_ ( R_AddressAck[3], net045[1]);
inv_1xT I24_2_ ( R_AddressAck[2], net045[2]);
inv_1xT I24_1_ ( R_AddressAck[1], net045[3]);
inv_1xT I24_0_ ( R_AddressAck[0], net045[4]);
inv_1xT I27_1_ ( cdsbus2[1], RRW[1]);
inv_1xT I27_0_ ( cdsbus2[0], RRW[0]);
inv_1xT I50 ( ReadAck, cdsNet0);
inv_1xT I49 ( WriteAck, cdsNet1);
inv_1xT I26_1_ ( net064[0], WRW[1]);
inv_1xT I26_0_ ( net064[1], WRW[0]);
inv_1xT I21_4_ ( W_AddresAck[4], net048[0]);
inv_1xT I21_3_ ( W_AddresAck[3], net048[1]);
inv_1xT I21_2_ ( W_AddresAck[2], net048[2]);
inv_1xT I21_1_ ( W_AddresAck[1], net048[3]);
inv_1xT I21_0_ ( W_AddresAck[0], net048[4]);
inv_1xT I8_1_ ( WdataAck[1], net036[0]);
inv_1xT I8_0_ ( WdataAck[0], net036[1]);
inv_1xT I25_19_ ( net049[0], W_Address[19]);
inv_1xT I25_18_ ( net049[1], W_Address[18]);
inv_1xT I25_17_ ( net049[2], W_Address[17]);
inv_1xT I25_16_ ( net049[3], W_Address[16]);
inv_1xT I25_15_ ( net049[4], W_Address[15]);
inv_1xT I25_14_ ( net049[5], W_Address[14]);
inv_1xT I25_13_ ( net049[6], W_Address[13]);
inv_1xT I25_12_ ( net049[7], W_Address[12]);
inv_1xT I25_11_ ( net049[8], W_Address[11]);
inv_1xT I25_10_ ( net049[9], W_Address[10]);
inv_1xT I25_9_ ( net049[10], W_Address[9]);
inv_1xT I25_8_ ( net049[11], W_Address[8]);
inv_1xT I25_7_ ( net049[12], W_Address[7]);
inv_1xT I25_6_ ( net049[13], W_Address[6]);
inv_1xT I25_5_ ( net049[14], W_Address[5]);
inv_1xT I25_4_ ( net049[15], W_Address[4]);
inv_1xT I25_3_ ( net049[16], W_Address[3]);
inv_1xT I25_2_ ( net049[17], W_Address[2]);
inv_1xT I25_1_ ( net049[18], W_Address[1]);
inv_1xT I25_0_ ( net049[19], W_Address[0]);
inv_1xT I12_1_ ( net41[0], RdataAck[1]);
inv_1xT I12_0_ ( net41[1], RdataAck[0]);
inv_1xT I10_7_ ( RData[7], net027[0]);
inv_1xT I10_6_ ( RData[6], net027[1]);
inv_1xT I10_5_ ( RData[5], net027[2]);
inv_1xT I10_4_ ( RData[4], net027[3]);
inv_1xT I10_3_ ( RData[3], net027[4]);
inv_1xT I10_2_ ( RData[2], net027[5]);
inv_1xT I10_1_ ( RData[1], net027[6]);
inv_1xT I10_0_ ( RData[0], net027[7]);
inv_1xT I4_7_ ( net44[0], WData[7]);
inv_1xT I4_6_ ( net44[1], WData[6]);
inv_1xT I4_5_ ( net44[2], WData[5]);
inv_1xT I4_4_ ( net44[3], WData[4]);
inv_1xT I4_3_ ( net44[4], WData[3]);
inv_1xT I4_2_ ( net44[5], WData[2]);
inv_1xT I4_1_ ( net44[6], WData[1]);
inv_1xT I4_0_ ( net44[7], WData[0]);

endmodule
