// Seed: 2680023485
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input wor id_2,
    output tri1 id_3,
    input tri id_4,
    input wand id_5
);
  always @(posedge 1 or posedge id_5) id_0 = 1;
  assign id_3 = 1;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input wire id_2,
    output wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wor id_6
    , id_15,
    output supply1 id_7,
    input wire id_8,
    input wire id_9,
    input tri0 id_10,
    output supply0 id_11,
    output tri1 id_12,
    input wand id_13
);
  assign id_15 = id_9;
  module_0(
      id_3, id_6, id_4, id_11, id_9, id_4
  );
  wire id_16;
endmodule
