
cv05.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004db8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f0  08004e78  08004e78  00014e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005168  08005168  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08005168  08005168  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005168  08005168  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005168  08005168  00015168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800516c  0800516c  0001516c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005170  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d4  20000070  080051e0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000244  080051e0  00020244  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d816  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f55  00000000  00000000  0002d8ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a08  00000000  00000000  0002f808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000940  00000000  00000000  00030210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010d86  00000000  00000000  00030b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d416  00000000  00000000  000418d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005fa58  00000000  00000000  0004ecec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ae744  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e5c  00000000  00000000  000ae798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004e60 	.word	0x08004e60

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08004e60 	.word	0x08004e60

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <_write>:
static void MX_DMA_Init(void);
static void MX_I2C1_Init(void);
/* USER CODE BEGIN PFP */

int _write(int file, char const *buf, int n)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	60f8      	str	r0, [r7, #12]
 800023c:	60b9      	str	r1, [r7, #8]
 800023e:	607a      	str	r2, [r7, #4]
	/* stdout redirection to UART2 */
	HAL_UART_Transmit(&huart2, (uint8_t*)(buf), n, HAL_MAX_DELAY);
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	b29a      	uxth	r2, r3
 8000244:	2301      	movs	r3, #1
 8000246:	425b      	negs	r3, r3
 8000248:	68b9      	ldr	r1, [r7, #8]
 800024a:	4804      	ldr	r0, [pc, #16]	; (800025c <_write+0x28>)
 800024c:	f002 fdcc 	bl	8002de8 <HAL_UART_Transmit>
	return n;
 8000250:	687b      	ldr	r3, [r7, #4]
}
 8000252:	0018      	movs	r0, r3
 8000254:	46bd      	mov	sp, r7
 8000256:	b004      	add	sp, #16
 8000258:	bd80      	pop	{r7, pc}
 800025a:	46c0      	nop			; (mov r8, r8)
 800025c:	200001ac 	.word	0x200001ac

08000260 <uart_process_command>:

static void uart_process_command(char *cmd)
{
 8000260:	b5b0      	push	{r4, r5, r7, lr}
 8000262:	b08a      	sub	sp, #40	; 0x28
 8000264:	af04      	add	r7, sp, #16
 8000266:	6078      	str	r0, [r7, #4]
	//printf("prijato: '%s'\n", cmd);

	char *token;
		token = strtok(cmd, " ");
 8000268:	4a5f      	ldr	r2, [pc, #380]	; (80003e8 <uart_process_command+0x188>)
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	0011      	movs	r1, r2
 800026e:	0018      	movs	r0, r3
 8000270:	f003 fcea 	bl	8003c48 <strtok>
 8000274:	0003      	movs	r3, r0
 8000276:	617b      	str	r3, [r7, #20]
	if (strcasecmp(token, "HELLO") == 0) {
 8000278:	4a5c      	ldr	r2, [pc, #368]	; (80003ec <uart_process_command+0x18c>)
 800027a:	697b      	ldr	r3, [r7, #20]
 800027c:	0011      	movs	r1, r2
 800027e:	0018      	movs	r0, r3
 8000280:	f003 fcc8 	bl	8003c14 <strcasecmp>
 8000284:	1e03      	subs	r3, r0, #0
 8000286:	d104      	bne.n	8000292 <uart_process_command+0x32>
		printf("Komunikace OK\n");
 8000288:	4b59      	ldr	r3, [pc, #356]	; (80003f0 <uart_process_command+0x190>)
 800028a:	0018      	movs	r0, r3
 800028c:	f003 fcb8 	bl	8003c00 <puts>
 8000290:	e056      	b.n	8000340 <uart_process_command+0xe0>
	}
	else if (strcasecmp(token, "LED1") == 0) {
 8000292:	4a58      	ldr	r2, [pc, #352]	; (80003f4 <uart_process_command+0x194>)
 8000294:	697b      	ldr	r3, [r7, #20]
 8000296:	0011      	movs	r1, r2
 8000298:	0018      	movs	r0, r3
 800029a:	f003 fcbb 	bl	8003c14 <strcasecmp>
 800029e:	1e03      	subs	r3, r0, #0
 80002a0:	d124      	bne.n	80002ec <uart_process_command+0x8c>
		token = strtok(NULL, " ");
 80002a2:	4b51      	ldr	r3, [pc, #324]	; (80003e8 <uart_process_command+0x188>)
 80002a4:	0019      	movs	r1, r3
 80002a6:	2000      	movs	r0, #0
 80002a8:	f003 fcce 	bl	8003c48 <strtok>
 80002ac:	0003      	movs	r3, r0
 80002ae:	617b      	str	r3, [r7, #20]
	if (strcasecmp(token, "ON"== 0)) HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin, GPIO_PIN_SET);
 80002b0:	697b      	ldr	r3, [r7, #20]
 80002b2:	2100      	movs	r1, #0
 80002b4:	0018      	movs	r0, r3
 80002b6:	f003 fcad 	bl	8003c14 <strcasecmp>
 80002ba:	1e03      	subs	r3, r0, #0
 80002bc:	d007      	beq.n	80002ce <uart_process_command+0x6e>
 80002be:	2390      	movs	r3, #144	; 0x90
 80002c0:	05db      	lsls	r3, r3, #23
 80002c2:	2201      	movs	r2, #1
 80002c4:	2110      	movs	r1, #16
 80002c6:	0018      	movs	r0, r3
 80002c8:	f001 f8e6 	bl	8001498 <HAL_GPIO_WritePin>
 80002cc:	e038      	b.n	8000340 <uart_process_command+0xe0>
	else if (strcasecmp(token, "OFF"== 0)) HAL_GPIO_WritePin(LED1_GPIO_Port,LED1_Pin, GPIO_PIN_RESET);
 80002ce:	697b      	ldr	r3, [r7, #20]
 80002d0:	2100      	movs	r1, #0
 80002d2:	0018      	movs	r0, r3
 80002d4:	f003 fc9e 	bl	8003c14 <strcasecmp>
 80002d8:	1e03      	subs	r3, r0, #0
 80002da:	d031      	beq.n	8000340 <uart_process_command+0xe0>
 80002dc:	2390      	movs	r3, #144	; 0x90
 80002de:	05db      	lsls	r3, r3, #23
 80002e0:	2200      	movs	r2, #0
 80002e2:	2110      	movs	r1, #16
 80002e4:	0018      	movs	r0, r3
 80002e6:	f001 f8d7 	bl	8001498 <HAL_GPIO_WritePin>
 80002ea:	e029      	b.n	8000340 <uart_process_command+0xe0>

	}
	else if (strcasecmp(token, "LED2") == 0) {
 80002ec:	4a42      	ldr	r2, [pc, #264]	; (80003f8 <uart_process_command+0x198>)
 80002ee:	697b      	ldr	r3, [r7, #20]
 80002f0:	0011      	movs	r1, r2
 80002f2:	0018      	movs	r0, r3
 80002f4:	f003 fc8e 	bl	8003c14 <strcasecmp>
 80002f8:	1e03      	subs	r3, r0, #0
 80002fa:	d121      	bne.n	8000340 <uart_process_command+0xe0>
			token = strtok(NULL, " ");
 80002fc:	4b3a      	ldr	r3, [pc, #232]	; (80003e8 <uart_process_command+0x188>)
 80002fe:	0019      	movs	r1, r3
 8000300:	2000      	movs	r0, #0
 8000302:	f003 fca1 	bl	8003c48 <strtok>
 8000306:	0003      	movs	r3, r0
 8000308:	617b      	str	r3, [r7, #20]
		if (strcasecmp(token, "ON"== 0)) HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin, GPIO_PIN_SET);
 800030a:	697b      	ldr	r3, [r7, #20]
 800030c:	2100      	movs	r1, #0
 800030e:	0018      	movs	r0, r3
 8000310:	f003 fc80 	bl	8003c14 <strcasecmp>
 8000314:	1e03      	subs	r3, r0, #0
 8000316:	d006      	beq.n	8000326 <uart_process_command+0xc6>
 8000318:	4b38      	ldr	r3, [pc, #224]	; (80003fc <uart_process_command+0x19c>)
 800031a:	2201      	movs	r2, #1
 800031c:	2101      	movs	r1, #1
 800031e:	0018      	movs	r0, r3
 8000320:	f001 f8ba 	bl	8001498 <HAL_GPIO_WritePin>
 8000324:	e00c      	b.n	8000340 <uart_process_command+0xe0>
		else if (strcasecmp(token, "OFF"== 0)) HAL_GPIO_WritePin(LED2_GPIO_Port,LED2_Pin, GPIO_PIN_RESET);
 8000326:	697b      	ldr	r3, [r7, #20]
 8000328:	2100      	movs	r1, #0
 800032a:	0018      	movs	r0, r3
 800032c:	f003 fc72 	bl	8003c14 <strcasecmp>
 8000330:	1e03      	subs	r3, r0, #0
 8000332:	d005      	beq.n	8000340 <uart_process_command+0xe0>
 8000334:	4b31      	ldr	r3, [pc, #196]	; (80003fc <uart_process_command+0x19c>)
 8000336:	2200      	movs	r2, #0
 8000338:	2101      	movs	r1, #1
 800033a:	0018      	movs	r0, r3
 800033c:	f001 f8ac 	bl	8001498 <HAL_GPIO_WritePin>
	}
	{
		printf("OK\n");
 8000340:	4b2f      	ldr	r3, [pc, #188]	; (8000400 <uart_process_command+0x1a0>)
 8000342:	0018      	movs	r0, r3
 8000344:	f003 fc5c 	bl	8003c00 <puts>
	}

	if (strcasecmp(token, "READ") == 0) {
 8000348:	4a2e      	ldr	r2, [pc, #184]	; (8000404 <uart_process_command+0x1a4>)
 800034a:	697b      	ldr	r3, [r7, #20]
 800034c:	0011      	movs	r1, r2
 800034e:	0018      	movs	r0, r3
 8000350:	f003 fc60 	bl	8003c14 <strcasecmp>
 8000354:	1e03      	subs	r3, r0, #0
 8000356:	d13f      	bne.n	80003d8 <uart_process_command+0x178>

		uint16_t addr = atoi(token);
 8000358:	697b      	ldr	r3, [r7, #20]
 800035a:	0018      	movs	r0, r3
 800035c:	f003 fb8b 	bl	8003a76 <atoi>
 8000360:	0002      	movs	r2, r0
 8000362:	2412      	movs	r4, #18
 8000364:	193b      	adds	r3, r7, r4
 8000366:	801a      	strh	r2, [r3, #0]
		uint8_t value;
		HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDR, addr, I2C_MEMADD_SIZE_16BIT, &value, 1, 1000);
 8000368:	193b      	adds	r3, r7, r4
 800036a:	881a      	ldrh	r2, [r3, #0]
 800036c:	4826      	ldr	r0, [pc, #152]	; (8000408 <uart_process_command+0x1a8>)
 800036e:	23fa      	movs	r3, #250	; 0xfa
 8000370:	009b      	lsls	r3, r3, #2
 8000372:	9302      	str	r3, [sp, #8]
 8000374:	2301      	movs	r3, #1
 8000376:	9301      	str	r3, [sp, #4]
 8000378:	250f      	movs	r5, #15
 800037a:	197b      	adds	r3, r7, r5
 800037c:	9300      	str	r3, [sp, #0]
 800037e:	2302      	movs	r3, #2
 8000380:	21a0      	movs	r1, #160	; 0xa0
 8000382:	f001 fa6b 	bl	800185c <HAL_I2C_Mem_Read>

		printf("Adresa 0x%04x = 0x%02x\n", addr, value);
 8000386:	193b      	adds	r3, r7, r4
 8000388:	8819      	ldrh	r1, [r3, #0]
 800038a:	197b      	adds	r3, r7, r5
 800038c:	781b      	ldrb	r3, [r3, #0]
 800038e:	001a      	movs	r2, r3
 8000390:	4b1e      	ldr	r3, [pc, #120]	; (800040c <uart_process_command+0x1ac>)
 8000392:	0018      	movs	r0, r3
 8000394:	f003 fba8 	bl	8003ae8 <iprintf>

	if (strcasecmp(token, "WRITE") == 0) {
 8000398:	4a1d      	ldr	r2, [pc, #116]	; (8000410 <uart_process_command+0x1b0>)
 800039a:	697b      	ldr	r3, [r7, #20]
 800039c:	0011      	movs	r1, r2
 800039e:	0018      	movs	r0, r3
 80003a0:	f003 fc38 	bl	8003c14 <strcasecmp>
 80003a4:	1e03      	subs	r3, r0, #0
 80003a6:	d11b      	bne.n	80003e0 <uart_process_command+0x180>

		uint16_t addr = atoi(token);
 80003a8:	697b      	ldr	r3, [r7, #20]
 80003aa:	0018      	movs	r0, r3
 80003ac:	f003 fb63 	bl	8003a76 <atoi>
 80003b0:	0002      	movs	r2, r0
 80003b2:	2110      	movs	r1, #16
 80003b4:	187b      	adds	r3, r7, r1
 80003b6:	801a      	strh	r2, [r3, #0]
		uint8_t value;
		HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDR, addr, I2C_MEMADD_SIZE_16BIT, &value, 1, 1000);
 80003b8:	187b      	adds	r3, r7, r1
 80003ba:	881a      	ldrh	r2, [r3, #0]
 80003bc:	4812      	ldr	r0, [pc, #72]	; (8000408 <uart_process_command+0x1a8>)
 80003be:	23fa      	movs	r3, #250	; 0xfa
 80003c0:	009b      	lsls	r3, r3, #2
 80003c2:	9302      	str	r3, [sp, #8]
 80003c4:	2301      	movs	r3, #1
 80003c6:	9301      	str	r3, [sp, #4]
 80003c8:	230e      	movs	r3, #14
 80003ca:	18fb      	adds	r3, r7, r3
 80003cc:	9300      	str	r3, [sp, #0]
 80003ce:	2302      	movs	r3, #2
 80003d0:	21a0      	movs	r1, #160	; 0xa0
 80003d2:	f001 f915 	bl	8001600 <HAL_I2C_Mem_Write>
		}
	}
	else {
		printf("Neznamy prikaz\n");
	}
}
 80003d6:	e003      	b.n	80003e0 <uart_process_command+0x180>
		printf("Neznamy prikaz\n");
 80003d8:	4b0e      	ldr	r3, [pc, #56]	; (8000414 <uart_process_command+0x1b4>)
 80003da:	0018      	movs	r0, r3
 80003dc:	f003 fc10 	bl	8003c00 <puts>
}
 80003e0:	46c0      	nop			; (mov r8, r8)
 80003e2:	46bd      	mov	sp, r7
 80003e4:	b006      	add	sp, #24
 80003e6:	bdb0      	pop	{r4, r5, r7, pc}
 80003e8:	08004e78 	.word	0x08004e78
 80003ec:	08004e7c 	.word	0x08004e7c
 80003f0:	08004e84 	.word	0x08004e84
 80003f4:	08004e94 	.word	0x08004e94
 80003f8:	08004e9c 	.word	0x08004e9c
 80003fc:	48000400 	.word	0x48000400
 8000400:	08004ea4 	.word	0x08004ea4
 8000404:	08004ea8 	.word	0x08004ea8
 8000408:	20000160 	.word	0x20000160
 800040c:	08004eb0 	.word	0x08004eb0
 8000410:	08004ec8 	.word	0x08004ec8
 8000414:	08004ed0 	.word	0x08004ed0

08000418 <uart_byte_available>:


static void uart_byte_available(uint8_t c)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af00      	add	r7, sp, #0
 800041e:	0002      	movs	r2, r0
 8000420:	1dfb      	adds	r3, r7, #7
 8000422:	701a      	strb	r2, [r3, #0]
 static uint16_t cnt;
 static char data[CMD_BUFFER_LEN];
 	 if (cnt < CMD_BUFFER_LEN && c >= 32 && c <= 126) data[cnt++] = c;
 8000424:	4b19      	ldr	r3, [pc, #100]	; (800048c <uart_byte_available+0x74>)
 8000426:	881b      	ldrh	r3, [r3, #0]
 8000428:	2b3f      	cmp	r3, #63	; 0x3f
 800042a:	d812      	bhi.n	8000452 <uart_byte_available+0x3a>
 800042c:	1dfb      	adds	r3, r7, #7
 800042e:	781b      	ldrb	r3, [r3, #0]
 8000430:	2b1f      	cmp	r3, #31
 8000432:	d90e      	bls.n	8000452 <uart_byte_available+0x3a>
 8000434:	1dfb      	adds	r3, r7, #7
 8000436:	781b      	ldrb	r3, [r3, #0]
 8000438:	2b7e      	cmp	r3, #126	; 0x7e
 800043a:	d80a      	bhi.n	8000452 <uart_byte_available+0x3a>
 800043c:	4b13      	ldr	r3, [pc, #76]	; (800048c <uart_byte_available+0x74>)
 800043e:	881b      	ldrh	r3, [r3, #0]
 8000440:	1c5a      	adds	r2, r3, #1
 8000442:	b291      	uxth	r1, r2
 8000444:	4a11      	ldr	r2, [pc, #68]	; (800048c <uart_byte_available+0x74>)
 8000446:	8011      	strh	r1, [r2, #0]
 8000448:	0019      	movs	r1, r3
 800044a:	4b11      	ldr	r3, [pc, #68]	; (8000490 <uart_byte_available+0x78>)
 800044c:	1dfa      	adds	r2, r7, #7
 800044e:	7812      	ldrb	r2, [r2, #0]
 8000450:	545a      	strb	r2, [r3, r1]
 	 if ((c == '\n' || c == '\r') && cnt > 0) {
 8000452:	1dfb      	adds	r3, r7, #7
 8000454:	781b      	ldrb	r3, [r3, #0]
 8000456:	2b0a      	cmp	r3, #10
 8000458:	d003      	beq.n	8000462 <uart_byte_available+0x4a>
 800045a:	1dfb      	adds	r3, r7, #7
 800045c:	781b      	ldrb	r3, [r3, #0]
 800045e:	2b0d      	cmp	r3, #13
 8000460:	d110      	bne.n	8000484 <uart_byte_available+0x6c>
 8000462:	4b0a      	ldr	r3, [pc, #40]	; (800048c <uart_byte_available+0x74>)
 8000464:	881b      	ldrh	r3, [r3, #0]
 8000466:	2b00      	cmp	r3, #0
 8000468:	d00c      	beq.n	8000484 <uart_byte_available+0x6c>
 		 data[cnt] = '\0';
 800046a:	4b08      	ldr	r3, [pc, #32]	; (800048c <uart_byte_available+0x74>)
 800046c:	881b      	ldrh	r3, [r3, #0]
 800046e:	001a      	movs	r2, r3
 8000470:	4b07      	ldr	r3, [pc, #28]	; (8000490 <uart_byte_available+0x78>)
 8000472:	2100      	movs	r1, #0
 8000474:	5499      	strb	r1, [r3, r2]
 		 uart_process_command(data);
 8000476:	4b06      	ldr	r3, [pc, #24]	; (8000490 <uart_byte_available+0x78>)
 8000478:	0018      	movs	r0, r3
 800047a:	f7ff fef1 	bl	8000260 <uart_process_command>
 		 cnt = 0;
 800047e:	4b03      	ldr	r3, [pc, #12]	; (800048c <uart_byte_available+0x74>)
 8000480:	2200      	movs	r2, #0
 8000482:	801a      	strh	r2, [r3, #0]
 }
}
 8000484:	46c0      	nop			; (mov r8, r8)
 8000486:	46bd      	mov	sp, r7
 8000488:	b002      	add	sp, #8
 800048a:	bd80      	pop	{r7, pc}
 800048c:	200000ce 	.word	0x200000ce
 8000490:	200000d0 	.word	0x200000d0

08000494 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b082      	sub	sp, #8
 8000498:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800049a:	f000 fbb3 	bl	8000c04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800049e:	f000 f84b 	bl	8000538 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004a2:	f000 f939 	bl	8000718 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004a6:	f000 f8e9 	bl	800067c <MX_USART2_UART_Init>
  MX_DMA_Init();
 80004aa:	f000 f917 	bl	80006dc <MX_DMA_Init>
  MX_I2C1_Init();
 80004ae:	f000 f8a5 	bl	80005fc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_DMA(&huart2, uart_rx_buf, RX_BUFFER_LEN);
 80004b2:	491c      	ldr	r1, [pc, #112]	; (8000524 <main+0x90>)
 80004b4:	4b1c      	ldr	r3, [pc, #112]	; (8000528 <main+0x94>)
 80004b6:	2240      	movs	r2, #64	; 0x40
 80004b8:	0018      	movs	r0, r3
 80004ba:	f002 fd3e 	bl	8002f3a <HAL_UART_Receive_DMA>
  while (HAL_I2C_IsDeviceReady(&hi2c1, EEPROM_ADDR, 300, 1000) == HAL_TIMEOUT) {}
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	23fa      	movs	r3, #250	; 0xfa
 80004c2:	009b      	lsls	r3, r3, #2
 80004c4:	2296      	movs	r2, #150	; 0x96
 80004c6:	0052      	lsls	r2, r2, #1
 80004c8:	4818      	ldr	r0, [pc, #96]	; (800052c <main+0x98>)
 80004ca:	21a0      	movs	r1, #160	; 0xa0
 80004cc:	f001 fafa 	bl	8001ac4 <HAL_I2C_IsDeviceReady>
 80004d0:	0003      	movs	r3, r0
 80004d2:	2b03      	cmp	r3, #3
 80004d4:	d0f4      	beq.n	80004c0 <main+0x2c>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  while (uart_rx_read_ptr != uart_rx_write_ptr) {
 80004d6:	e019      	b.n	800050c <main+0x78>
	   	  uint8_t b = uart_rx_buf[uart_rx_read_ptr];
 80004d8:	4b15      	ldr	r3, [pc, #84]	; (8000530 <main+0x9c>)
 80004da:	881b      	ldrh	r3, [r3, #0]
 80004dc:	b29b      	uxth	r3, r3
 80004de:	0019      	movs	r1, r3
 80004e0:	1dfb      	adds	r3, r7, #7
 80004e2:	4a10      	ldr	r2, [pc, #64]	; (8000524 <main+0x90>)
 80004e4:	5c52      	ldrb	r2, [r2, r1]
 80004e6:	701a      	strb	r2, [r3, #0]
		  if (++uart_rx_read_ptr >= RX_BUFFER_LEN) uart_rx_read_ptr = 0; // increase read pointer
 80004e8:	4b11      	ldr	r3, [pc, #68]	; (8000530 <main+0x9c>)
 80004ea:	881b      	ldrh	r3, [r3, #0]
 80004ec:	b29b      	uxth	r3, r3
 80004ee:	3301      	adds	r3, #1
 80004f0:	b29b      	uxth	r3, r3
 80004f2:	4a0f      	ldr	r2, [pc, #60]	; (8000530 <main+0x9c>)
 80004f4:	1c19      	adds	r1, r3, #0
 80004f6:	8011      	strh	r1, [r2, #0]
 80004f8:	2b3f      	cmp	r3, #63	; 0x3f
 80004fa:	d902      	bls.n	8000502 <main+0x6e>
 80004fc:	4b0c      	ldr	r3, [pc, #48]	; (8000530 <main+0x9c>)
 80004fe:	2200      	movs	r2, #0
 8000500:	801a      	strh	r2, [r3, #0]
		  uart_byte_available(b); // process every received byte with the RX state machine
 8000502:	1dfb      	adds	r3, r7, #7
 8000504:	781b      	ldrb	r3, [r3, #0]
 8000506:	0018      	movs	r0, r3
 8000508:	f7ff ff86 	bl	8000418 <uart_byte_available>
	  while (uart_rx_read_ptr != uart_rx_write_ptr) {
 800050c:	4b08      	ldr	r3, [pc, #32]	; (8000530 <main+0x9c>)
 800050e:	881b      	ldrh	r3, [r3, #0]
 8000510:	b29b      	uxth	r3, r3
 8000512:	0019      	movs	r1, r3
 8000514:	4b07      	ldr	r3, [pc, #28]	; (8000534 <main+0xa0>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	685b      	ldr	r3, [r3, #4]
 800051a:	2240      	movs	r2, #64	; 0x40
 800051c:	1ad3      	subs	r3, r2, r3
 800051e:	4299      	cmp	r1, r3
 8000520:	d1da      	bne.n	80004d8 <main+0x44>
 8000522:	e7f3      	b.n	800050c <main+0x78>
 8000524:	2000008c 	.word	0x2000008c
 8000528:	200001ac 	.word	0x200001ac
 800052c:	20000160 	.word	0x20000160
 8000530:	200000cc 	.word	0x200000cc
 8000534:	2000011c 	.word	0x2000011c

08000538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000538:	b590      	push	{r4, r7, lr}
 800053a:	b095      	sub	sp, #84	; 0x54
 800053c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800053e:	2420      	movs	r4, #32
 8000540:	193b      	adds	r3, r7, r4
 8000542:	0018      	movs	r0, r3
 8000544:	2330      	movs	r3, #48	; 0x30
 8000546:	001a      	movs	r2, r3
 8000548:	2100      	movs	r1, #0
 800054a:	f003 fac5 	bl	8003ad8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800054e:	2310      	movs	r3, #16
 8000550:	18fb      	adds	r3, r7, r3
 8000552:	0018      	movs	r0, r3
 8000554:	2310      	movs	r3, #16
 8000556:	001a      	movs	r2, r3
 8000558:	2100      	movs	r1, #0
 800055a:	f003 fabd 	bl	8003ad8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800055e:	003b      	movs	r3, r7
 8000560:	0018      	movs	r0, r3
 8000562:	2310      	movs	r3, #16
 8000564:	001a      	movs	r2, r3
 8000566:	2100      	movs	r1, #0
 8000568:	f003 fab6 	bl	8003ad8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800056c:	0021      	movs	r1, r4
 800056e:	187b      	adds	r3, r7, r1
 8000570:	2202      	movs	r2, #2
 8000572:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000574:	187b      	adds	r3, r7, r1
 8000576:	2201      	movs	r2, #1
 8000578:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800057a:	187b      	adds	r3, r7, r1
 800057c:	2210      	movs	r2, #16
 800057e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000580:	187b      	adds	r3, r7, r1
 8000582:	2202      	movs	r2, #2
 8000584:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000586:	187b      	adds	r3, r7, r1
 8000588:	2200      	movs	r2, #0
 800058a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800058c:	187b      	adds	r3, r7, r1
 800058e:	22a0      	movs	r2, #160	; 0xa0
 8000590:	0392      	lsls	r2, r2, #14
 8000592:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000594:	187b      	adds	r3, r7, r1
 8000596:	2200      	movs	r2, #0
 8000598:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800059a:	187b      	adds	r3, r7, r1
 800059c:	0018      	movs	r0, r3
 800059e:	f001 fe95 	bl	80022cc <HAL_RCC_OscConfig>
 80005a2:	1e03      	subs	r3, r0, #0
 80005a4:	d001      	beq.n	80005aa <SystemClock_Config+0x72>
  {
    Error_Handler();
 80005a6:	f000 f949 	bl	800083c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005aa:	2110      	movs	r1, #16
 80005ac:	187b      	adds	r3, r7, r1
 80005ae:	2207      	movs	r2, #7
 80005b0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b2:	187b      	adds	r3, r7, r1
 80005b4:	2202      	movs	r2, #2
 80005b6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b8:	187b      	adds	r3, r7, r1
 80005ba:	2200      	movs	r2, #0
 80005bc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005be:	187b      	adds	r3, r7, r1
 80005c0:	2200      	movs	r2, #0
 80005c2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	2101      	movs	r1, #1
 80005c8:	0018      	movs	r0, r3
 80005ca:	f002 f999 	bl	8002900 <HAL_RCC_ClockConfig>
 80005ce:	1e03      	subs	r3, r0, #0
 80005d0:	d001      	beq.n	80005d6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80005d2:	f000 f933 	bl	800083c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80005d6:	003b      	movs	r3, r7
 80005d8:	2220      	movs	r2, #32
 80005da:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80005dc:	003b      	movs	r3, r7
 80005de:	2200      	movs	r2, #0
 80005e0:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005e2:	003b      	movs	r3, r7
 80005e4:	0018      	movs	r0, r3
 80005e6:	f002 fadd 	bl	8002ba4 <HAL_RCCEx_PeriphCLKConfig>
 80005ea:	1e03      	subs	r3, r0, #0
 80005ec:	d001      	beq.n	80005f2 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80005ee:	f000 f925 	bl	800083c <Error_Handler>
  }
}
 80005f2:	46c0      	nop			; (mov r8, r8)
 80005f4:	46bd      	mov	sp, r7
 80005f6:	b015      	add	sp, #84	; 0x54
 80005f8:	bd90      	pop	{r4, r7, pc}
	...

080005fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000600:	4b1b      	ldr	r3, [pc, #108]	; (8000670 <MX_I2C1_Init+0x74>)
 8000602:	4a1c      	ldr	r2, [pc, #112]	; (8000674 <MX_I2C1_Init+0x78>)
 8000604:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000606:	4b1a      	ldr	r3, [pc, #104]	; (8000670 <MX_I2C1_Init+0x74>)
 8000608:	4a1b      	ldr	r2, [pc, #108]	; (8000678 <MX_I2C1_Init+0x7c>)
 800060a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800060c:	4b18      	ldr	r3, [pc, #96]	; (8000670 <MX_I2C1_Init+0x74>)
 800060e:	2200      	movs	r2, #0
 8000610:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000612:	4b17      	ldr	r3, [pc, #92]	; (8000670 <MX_I2C1_Init+0x74>)
 8000614:	2201      	movs	r2, #1
 8000616:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000618:	4b15      	ldr	r3, [pc, #84]	; (8000670 <MX_I2C1_Init+0x74>)
 800061a:	2200      	movs	r2, #0
 800061c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800061e:	4b14      	ldr	r3, [pc, #80]	; (8000670 <MX_I2C1_Init+0x74>)
 8000620:	2200      	movs	r2, #0
 8000622:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000624:	4b12      	ldr	r3, [pc, #72]	; (8000670 <MX_I2C1_Init+0x74>)
 8000626:	2200      	movs	r2, #0
 8000628:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800062a:	4b11      	ldr	r3, [pc, #68]	; (8000670 <MX_I2C1_Init+0x74>)
 800062c:	2200      	movs	r2, #0
 800062e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000630:	4b0f      	ldr	r3, [pc, #60]	; (8000670 <MX_I2C1_Init+0x74>)
 8000632:	2200      	movs	r2, #0
 8000634:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000636:	4b0e      	ldr	r3, [pc, #56]	; (8000670 <MX_I2C1_Init+0x74>)
 8000638:	0018      	movs	r0, r3
 800063a:	f000 ff4b 	bl	80014d4 <HAL_I2C_Init>
 800063e:	1e03      	subs	r3, r0, #0
 8000640:	d001      	beq.n	8000646 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000642:	f000 f8fb 	bl	800083c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000646:	4b0a      	ldr	r3, [pc, #40]	; (8000670 <MX_I2C1_Init+0x74>)
 8000648:	2100      	movs	r1, #0
 800064a:	0018      	movs	r0, r3
 800064c:	f001 fda6 	bl	800219c <HAL_I2CEx_ConfigAnalogFilter>
 8000650:	1e03      	subs	r3, r0, #0
 8000652:	d001      	beq.n	8000658 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000654:	f000 f8f2 	bl	800083c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000658:	4b05      	ldr	r3, [pc, #20]	; (8000670 <MX_I2C1_Init+0x74>)
 800065a:	2100      	movs	r1, #0
 800065c:	0018      	movs	r0, r3
 800065e:	f001 fde9 	bl	8002234 <HAL_I2CEx_ConfigDigitalFilter>
 8000662:	1e03      	subs	r3, r0, #0
 8000664:	d001      	beq.n	800066a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000666:	f000 f8e9 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	20000160 	.word	0x20000160
 8000674:	40005400 	.word	0x40005400
 8000678:	2000090e 	.word	0x2000090e

0800067c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000680:	4b14      	ldr	r3, [pc, #80]	; (80006d4 <MX_USART2_UART_Init+0x58>)
 8000682:	4a15      	ldr	r2, [pc, #84]	; (80006d8 <MX_USART2_UART_Init+0x5c>)
 8000684:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000686:	4b13      	ldr	r3, [pc, #76]	; (80006d4 <MX_USART2_UART_Init+0x58>)
 8000688:	2296      	movs	r2, #150	; 0x96
 800068a:	0212      	lsls	r2, r2, #8
 800068c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800068e:	4b11      	ldr	r3, [pc, #68]	; (80006d4 <MX_USART2_UART_Init+0x58>)
 8000690:	2200      	movs	r2, #0
 8000692:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000694:	4b0f      	ldr	r3, [pc, #60]	; (80006d4 <MX_USART2_UART_Init+0x58>)
 8000696:	2200      	movs	r2, #0
 8000698:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800069a:	4b0e      	ldr	r3, [pc, #56]	; (80006d4 <MX_USART2_UART_Init+0x58>)
 800069c:	2200      	movs	r2, #0
 800069e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006a0:	4b0c      	ldr	r3, [pc, #48]	; (80006d4 <MX_USART2_UART_Init+0x58>)
 80006a2:	220c      	movs	r2, #12
 80006a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006a6:	4b0b      	ldr	r3, [pc, #44]	; (80006d4 <MX_USART2_UART_Init+0x58>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006ac:	4b09      	ldr	r3, [pc, #36]	; (80006d4 <MX_USART2_UART_Init+0x58>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006b2:	4b08      	ldr	r3, [pc, #32]	; (80006d4 <MX_USART2_UART_Init+0x58>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006b8:	4b06      	ldr	r3, [pc, #24]	; (80006d4 <MX_USART2_UART_Init+0x58>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006be:	4b05      	ldr	r3, [pc, #20]	; (80006d4 <MX_USART2_UART_Init+0x58>)
 80006c0:	0018      	movs	r0, r3
 80006c2:	f002 fb3d 	bl	8002d40 <HAL_UART_Init>
 80006c6:	1e03      	subs	r3, r0, #0
 80006c8:	d001      	beq.n	80006ce <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80006ca:	f000 f8b7 	bl	800083c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006ce:	46c0      	nop			; (mov r8, r8)
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	200001ac 	.word	0x200001ac
 80006d8:	40004400 	.word	0x40004400

080006dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006e2:	4b0c      	ldr	r3, [pc, #48]	; (8000714 <MX_DMA_Init+0x38>)
 80006e4:	695a      	ldr	r2, [r3, #20]
 80006e6:	4b0b      	ldr	r3, [pc, #44]	; (8000714 <MX_DMA_Init+0x38>)
 80006e8:	2101      	movs	r1, #1
 80006ea:	430a      	orrs	r2, r1
 80006ec:	615a      	str	r2, [r3, #20]
 80006ee:	4b09      	ldr	r3, [pc, #36]	; (8000714 <MX_DMA_Init+0x38>)
 80006f0:	695b      	ldr	r3, [r3, #20]
 80006f2:	2201      	movs	r2, #1
 80006f4:	4013      	ands	r3, r2
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 80006fa:	2200      	movs	r2, #0
 80006fc:	2100      	movs	r1, #0
 80006fe:	200b      	movs	r0, #11
 8000700:	f000 fb90 	bl	8000e24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000704:	200b      	movs	r0, #11
 8000706:	f000 fba2 	bl	8000e4e <HAL_NVIC_EnableIRQ>

}
 800070a:	46c0      	nop			; (mov r8, r8)
 800070c:	46bd      	mov	sp, r7
 800070e:	b002      	add	sp, #8
 8000710:	bd80      	pop	{r7, pc}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	40021000 	.word	0x40021000

08000718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000718:	b590      	push	{r4, r7, lr}
 800071a:	b08b      	sub	sp, #44	; 0x2c
 800071c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	2414      	movs	r4, #20
 8000720:	193b      	adds	r3, r7, r4
 8000722:	0018      	movs	r0, r3
 8000724:	2314      	movs	r3, #20
 8000726:	001a      	movs	r2, r3
 8000728:	2100      	movs	r1, #0
 800072a:	f003 f9d5 	bl	8003ad8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072e:	4b40      	ldr	r3, [pc, #256]	; (8000830 <MX_GPIO_Init+0x118>)
 8000730:	695a      	ldr	r2, [r3, #20]
 8000732:	4b3f      	ldr	r3, [pc, #252]	; (8000830 <MX_GPIO_Init+0x118>)
 8000734:	2180      	movs	r1, #128	; 0x80
 8000736:	0309      	lsls	r1, r1, #12
 8000738:	430a      	orrs	r2, r1
 800073a:	615a      	str	r2, [r3, #20]
 800073c:	4b3c      	ldr	r3, [pc, #240]	; (8000830 <MX_GPIO_Init+0x118>)
 800073e:	695a      	ldr	r2, [r3, #20]
 8000740:	2380      	movs	r3, #128	; 0x80
 8000742:	031b      	lsls	r3, r3, #12
 8000744:	4013      	ands	r3, r2
 8000746:	613b      	str	r3, [r7, #16]
 8000748:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800074a:	4b39      	ldr	r3, [pc, #228]	; (8000830 <MX_GPIO_Init+0x118>)
 800074c:	695a      	ldr	r2, [r3, #20]
 800074e:	4b38      	ldr	r3, [pc, #224]	; (8000830 <MX_GPIO_Init+0x118>)
 8000750:	2180      	movs	r1, #128	; 0x80
 8000752:	03c9      	lsls	r1, r1, #15
 8000754:	430a      	orrs	r2, r1
 8000756:	615a      	str	r2, [r3, #20]
 8000758:	4b35      	ldr	r3, [pc, #212]	; (8000830 <MX_GPIO_Init+0x118>)
 800075a:	695a      	ldr	r2, [r3, #20]
 800075c:	2380      	movs	r3, #128	; 0x80
 800075e:	03db      	lsls	r3, r3, #15
 8000760:	4013      	ands	r3, r2
 8000762:	60fb      	str	r3, [r7, #12]
 8000764:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000766:	4b32      	ldr	r3, [pc, #200]	; (8000830 <MX_GPIO_Init+0x118>)
 8000768:	695a      	ldr	r2, [r3, #20]
 800076a:	4b31      	ldr	r3, [pc, #196]	; (8000830 <MX_GPIO_Init+0x118>)
 800076c:	2180      	movs	r1, #128	; 0x80
 800076e:	0289      	lsls	r1, r1, #10
 8000770:	430a      	orrs	r2, r1
 8000772:	615a      	str	r2, [r3, #20]
 8000774:	4b2e      	ldr	r3, [pc, #184]	; (8000830 <MX_GPIO_Init+0x118>)
 8000776:	695a      	ldr	r2, [r3, #20]
 8000778:	2380      	movs	r3, #128	; 0x80
 800077a:	029b      	lsls	r3, r3, #10
 800077c:	4013      	ands	r3, r2
 800077e:	60bb      	str	r3, [r7, #8]
 8000780:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000782:	4b2b      	ldr	r3, [pc, #172]	; (8000830 <MX_GPIO_Init+0x118>)
 8000784:	695a      	ldr	r2, [r3, #20]
 8000786:	4b2a      	ldr	r3, [pc, #168]	; (8000830 <MX_GPIO_Init+0x118>)
 8000788:	2180      	movs	r1, #128	; 0x80
 800078a:	02c9      	lsls	r1, r1, #11
 800078c:	430a      	orrs	r2, r1
 800078e:	615a      	str	r2, [r3, #20]
 8000790:	4b27      	ldr	r3, [pc, #156]	; (8000830 <MX_GPIO_Init+0x118>)
 8000792:	695a      	ldr	r2, [r3, #20]
 8000794:	2380      	movs	r3, #128	; 0x80
 8000796:	02db      	lsls	r3, r3, #11
 8000798:	4013      	ands	r3, r2
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LD2_Pin, GPIO_PIN_RESET);
 800079e:	2390      	movs	r3, #144	; 0x90
 80007a0:	05db      	lsls	r3, r3, #23
 80007a2:	2200      	movs	r2, #0
 80007a4:	2130      	movs	r1, #48	; 0x30
 80007a6:	0018      	movs	r0, r3
 80007a8:	f000 fe76 	bl	8001498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80007ac:	4b21      	ldr	r3, [pc, #132]	; (8000834 <MX_GPIO_Init+0x11c>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	2101      	movs	r1, #1
 80007b2:	0018      	movs	r0, r3
 80007b4:	f000 fe70 	bl	8001498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007b8:	193b      	adds	r3, r7, r4
 80007ba:	2280      	movs	r2, #128	; 0x80
 80007bc:	0192      	lsls	r2, r2, #6
 80007be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007c0:	193b      	adds	r3, r7, r4
 80007c2:	2284      	movs	r2, #132	; 0x84
 80007c4:	0392      	lsls	r2, r2, #14
 80007c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c8:	193b      	adds	r3, r7, r4
 80007ca:	2200      	movs	r2, #0
 80007cc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007ce:	193b      	adds	r3, r7, r4
 80007d0:	4a19      	ldr	r2, [pc, #100]	; (8000838 <MX_GPIO_Init+0x120>)
 80007d2:	0019      	movs	r1, r3
 80007d4:	0010      	movs	r0, r2
 80007d6:	f000 fcef 	bl	80011b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LD2_Pin;
 80007da:	193b      	adds	r3, r7, r4
 80007dc:	2230      	movs	r2, #48	; 0x30
 80007de:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e0:	193b      	adds	r3, r7, r4
 80007e2:	2201      	movs	r2, #1
 80007e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e6:	193b      	adds	r3, r7, r4
 80007e8:	2200      	movs	r2, #0
 80007ea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ec:	193b      	adds	r3, r7, r4
 80007ee:	2200      	movs	r2, #0
 80007f0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f2:	193a      	adds	r2, r7, r4
 80007f4:	2390      	movs	r3, #144	; 0x90
 80007f6:	05db      	lsls	r3, r3, #23
 80007f8:	0011      	movs	r1, r2
 80007fa:	0018      	movs	r0, r3
 80007fc:	f000 fcdc 	bl	80011b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8000800:	0021      	movs	r1, r4
 8000802:	187b      	adds	r3, r7, r1
 8000804:	2201      	movs	r2, #1
 8000806:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000808:	187b      	adds	r3, r7, r1
 800080a:	2201      	movs	r2, #1
 800080c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080e:	187b      	adds	r3, r7, r1
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000814:	187b      	adds	r3, r7, r1
 8000816:	2200      	movs	r2, #0
 8000818:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800081a:	187b      	adds	r3, r7, r1
 800081c:	4a05      	ldr	r2, [pc, #20]	; (8000834 <MX_GPIO_Init+0x11c>)
 800081e:	0019      	movs	r1, r3
 8000820:	0010      	movs	r0, r2
 8000822:	f000 fcc9 	bl	80011b8 <HAL_GPIO_Init>

}
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	46bd      	mov	sp, r7
 800082a:	b00b      	add	sp, #44	; 0x2c
 800082c:	bd90      	pop	{r4, r7, pc}
 800082e:	46c0      	nop			; (mov r8, r8)
 8000830:	40021000 	.word	0x40021000
 8000834:	48000400 	.word	0x48000400
 8000838:	48000800 	.word	0x48000800

0800083c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000840:	b672      	cpsid	i
}
 8000842:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000844:	e7fe      	b.n	8000844 <Error_Handler+0x8>
	...

08000848 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800084e:	4b0f      	ldr	r3, [pc, #60]	; (800088c <HAL_MspInit+0x44>)
 8000850:	699a      	ldr	r2, [r3, #24]
 8000852:	4b0e      	ldr	r3, [pc, #56]	; (800088c <HAL_MspInit+0x44>)
 8000854:	2101      	movs	r1, #1
 8000856:	430a      	orrs	r2, r1
 8000858:	619a      	str	r2, [r3, #24]
 800085a:	4b0c      	ldr	r3, [pc, #48]	; (800088c <HAL_MspInit+0x44>)
 800085c:	699b      	ldr	r3, [r3, #24]
 800085e:	2201      	movs	r2, #1
 8000860:	4013      	ands	r3, r2
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000866:	4b09      	ldr	r3, [pc, #36]	; (800088c <HAL_MspInit+0x44>)
 8000868:	69da      	ldr	r2, [r3, #28]
 800086a:	4b08      	ldr	r3, [pc, #32]	; (800088c <HAL_MspInit+0x44>)
 800086c:	2180      	movs	r1, #128	; 0x80
 800086e:	0549      	lsls	r1, r1, #21
 8000870:	430a      	orrs	r2, r1
 8000872:	61da      	str	r2, [r3, #28]
 8000874:	4b05      	ldr	r3, [pc, #20]	; (800088c <HAL_MspInit+0x44>)
 8000876:	69da      	ldr	r2, [r3, #28]
 8000878:	2380      	movs	r3, #128	; 0x80
 800087a:	055b      	lsls	r3, r3, #21
 800087c:	4013      	ands	r3, r2
 800087e:	603b      	str	r3, [r7, #0]
 8000880:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	46bd      	mov	sp, r7
 8000886:	b002      	add	sp, #8
 8000888:	bd80      	pop	{r7, pc}
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	40021000 	.word	0x40021000

08000890 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000890:	b590      	push	{r4, r7, lr}
 8000892:	b08b      	sub	sp, #44	; 0x2c
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000898:	2414      	movs	r4, #20
 800089a:	193b      	adds	r3, r7, r4
 800089c:	0018      	movs	r0, r3
 800089e:	2314      	movs	r3, #20
 80008a0:	001a      	movs	r2, r3
 80008a2:	2100      	movs	r1, #0
 80008a4:	f003 f918 	bl	8003ad8 <memset>
  if(hi2c->Instance==I2C1)
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a1c      	ldr	r2, [pc, #112]	; (8000920 <HAL_I2C_MspInit+0x90>)
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d132      	bne.n	8000918 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b2:	4b1c      	ldr	r3, [pc, #112]	; (8000924 <HAL_I2C_MspInit+0x94>)
 80008b4:	695a      	ldr	r2, [r3, #20]
 80008b6:	4b1b      	ldr	r3, [pc, #108]	; (8000924 <HAL_I2C_MspInit+0x94>)
 80008b8:	2180      	movs	r1, #128	; 0x80
 80008ba:	02c9      	lsls	r1, r1, #11
 80008bc:	430a      	orrs	r2, r1
 80008be:	615a      	str	r2, [r3, #20]
 80008c0:	4b18      	ldr	r3, [pc, #96]	; (8000924 <HAL_I2C_MspInit+0x94>)
 80008c2:	695a      	ldr	r2, [r3, #20]
 80008c4:	2380      	movs	r3, #128	; 0x80
 80008c6:	02db      	lsls	r3, r3, #11
 80008c8:	4013      	ands	r3, r2
 80008ca:	613b      	str	r3, [r7, #16]
 80008cc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80008ce:	193b      	adds	r3, r7, r4
 80008d0:	22c0      	movs	r2, #192	; 0xc0
 80008d2:	0092      	lsls	r2, r2, #2
 80008d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008d6:	0021      	movs	r1, r4
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	2212      	movs	r2, #18
 80008dc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	2200      	movs	r2, #0
 80008e2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	2203      	movs	r2, #3
 80008e8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	2201      	movs	r2, #1
 80008ee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f0:	187b      	adds	r3, r7, r1
 80008f2:	4a0d      	ldr	r2, [pc, #52]	; (8000928 <HAL_I2C_MspInit+0x98>)
 80008f4:	0019      	movs	r1, r3
 80008f6:	0010      	movs	r0, r2
 80008f8:	f000 fc5e 	bl	80011b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008fc:	4b09      	ldr	r3, [pc, #36]	; (8000924 <HAL_I2C_MspInit+0x94>)
 80008fe:	69da      	ldr	r2, [r3, #28]
 8000900:	4b08      	ldr	r3, [pc, #32]	; (8000924 <HAL_I2C_MspInit+0x94>)
 8000902:	2180      	movs	r1, #128	; 0x80
 8000904:	0389      	lsls	r1, r1, #14
 8000906:	430a      	orrs	r2, r1
 8000908:	61da      	str	r2, [r3, #28]
 800090a:	4b06      	ldr	r3, [pc, #24]	; (8000924 <HAL_I2C_MspInit+0x94>)
 800090c:	69da      	ldr	r2, [r3, #28]
 800090e:	2380      	movs	r3, #128	; 0x80
 8000910:	039b      	lsls	r3, r3, #14
 8000912:	4013      	ands	r3, r2
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000918:	46c0      	nop			; (mov r8, r8)
 800091a:	46bd      	mov	sp, r7
 800091c:	b00b      	add	sp, #44	; 0x2c
 800091e:	bd90      	pop	{r4, r7, pc}
 8000920:	40005400 	.word	0x40005400
 8000924:	40021000 	.word	0x40021000
 8000928:	48000400 	.word	0x48000400

0800092c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800092c:	b590      	push	{r4, r7, lr}
 800092e:	b08b      	sub	sp, #44	; 0x2c
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000934:	2414      	movs	r4, #20
 8000936:	193b      	adds	r3, r7, r4
 8000938:	0018      	movs	r0, r3
 800093a:	2314      	movs	r3, #20
 800093c:	001a      	movs	r2, r3
 800093e:	2100      	movs	r1, #0
 8000940:	f003 f8ca 	bl	8003ad8 <memset>
  if(huart->Instance==USART2)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a2f      	ldr	r2, [pc, #188]	; (8000a08 <HAL_UART_MspInit+0xdc>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d158      	bne.n	8000a00 <HAL_UART_MspInit+0xd4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800094e:	4b2f      	ldr	r3, [pc, #188]	; (8000a0c <HAL_UART_MspInit+0xe0>)
 8000950:	69da      	ldr	r2, [r3, #28]
 8000952:	4b2e      	ldr	r3, [pc, #184]	; (8000a0c <HAL_UART_MspInit+0xe0>)
 8000954:	2180      	movs	r1, #128	; 0x80
 8000956:	0289      	lsls	r1, r1, #10
 8000958:	430a      	orrs	r2, r1
 800095a:	61da      	str	r2, [r3, #28]
 800095c:	4b2b      	ldr	r3, [pc, #172]	; (8000a0c <HAL_UART_MspInit+0xe0>)
 800095e:	69da      	ldr	r2, [r3, #28]
 8000960:	2380      	movs	r3, #128	; 0x80
 8000962:	029b      	lsls	r3, r3, #10
 8000964:	4013      	ands	r3, r2
 8000966:	613b      	str	r3, [r7, #16]
 8000968:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800096a:	4b28      	ldr	r3, [pc, #160]	; (8000a0c <HAL_UART_MspInit+0xe0>)
 800096c:	695a      	ldr	r2, [r3, #20]
 800096e:	4b27      	ldr	r3, [pc, #156]	; (8000a0c <HAL_UART_MspInit+0xe0>)
 8000970:	2180      	movs	r1, #128	; 0x80
 8000972:	0289      	lsls	r1, r1, #10
 8000974:	430a      	orrs	r2, r1
 8000976:	615a      	str	r2, [r3, #20]
 8000978:	4b24      	ldr	r3, [pc, #144]	; (8000a0c <HAL_UART_MspInit+0xe0>)
 800097a:	695a      	ldr	r2, [r3, #20]
 800097c:	2380      	movs	r3, #128	; 0x80
 800097e:	029b      	lsls	r3, r3, #10
 8000980:	4013      	ands	r3, r2
 8000982:	60fb      	str	r3, [r7, #12]
 8000984:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000986:	0021      	movs	r1, r4
 8000988:	187b      	adds	r3, r7, r1
 800098a:	220c      	movs	r2, #12
 800098c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	187b      	adds	r3, r7, r1
 8000990:	2202      	movs	r2, #2
 8000992:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	187b      	adds	r3, r7, r1
 8000996:	2200      	movs	r2, #0
 8000998:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099a:	187b      	adds	r3, r7, r1
 800099c:	2200      	movs	r2, #0
 800099e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	2201      	movs	r2, #1
 80009a4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a6:	187a      	adds	r2, r7, r1
 80009a8:	2390      	movs	r3, #144	; 0x90
 80009aa:	05db      	lsls	r3, r3, #23
 80009ac:	0011      	movs	r1, r2
 80009ae:	0018      	movs	r0, r3
 80009b0:	f000 fc02 	bl	80011b8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel5;
 80009b4:	4b16      	ldr	r3, [pc, #88]	; (8000a10 <HAL_UART_MspInit+0xe4>)
 80009b6:	4a17      	ldr	r2, [pc, #92]	; (8000a14 <HAL_UART_MspInit+0xe8>)
 80009b8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009ba:	4b15      	ldr	r3, [pc, #84]	; (8000a10 <HAL_UART_MspInit+0xe4>)
 80009bc:	2200      	movs	r2, #0
 80009be:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009c0:	4b13      	ldr	r3, [pc, #76]	; (8000a10 <HAL_UART_MspInit+0xe4>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80009c6:	4b12      	ldr	r3, [pc, #72]	; (8000a10 <HAL_UART_MspInit+0xe4>)
 80009c8:	2280      	movs	r2, #128	; 0x80
 80009ca:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009cc:	4b10      	ldr	r3, [pc, #64]	; (8000a10 <HAL_UART_MspInit+0xe4>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009d2:	4b0f      	ldr	r3, [pc, #60]	; (8000a10 <HAL_UART_MspInit+0xe4>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80009d8:	4b0d      	ldr	r3, [pc, #52]	; (8000a10 <HAL_UART_MspInit+0xe4>)
 80009da:	2220      	movs	r2, #32
 80009dc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80009de:	4b0c      	ldr	r3, [pc, #48]	; (8000a10 <HAL_UART_MspInit+0xe4>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80009e4:	4b0a      	ldr	r3, [pc, #40]	; (8000a10 <HAL_UART_MspInit+0xe4>)
 80009e6:	0018      	movs	r0, r3
 80009e8:	f000 fa4e 	bl	8000e88 <HAL_DMA_Init>
 80009ec:	1e03      	subs	r3, r0, #0
 80009ee:	d001      	beq.n	80009f4 <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 80009f0:	f7ff ff24 	bl	800083c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	4a06      	ldr	r2, [pc, #24]	; (8000a10 <HAL_UART_MspInit+0xe4>)
 80009f8:	671a      	str	r2, [r3, #112]	; 0x70
 80009fa:	4b05      	ldr	r3, [pc, #20]	; (8000a10 <HAL_UART_MspInit+0xe4>)
 80009fc:	687a      	ldr	r2, [r7, #4]
 80009fe:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a00:	46c0      	nop			; (mov r8, r8)
 8000a02:	46bd      	mov	sp, r7
 8000a04:	b00b      	add	sp, #44	; 0x2c
 8000a06:	bd90      	pop	{r4, r7, pc}
 8000a08:	40004400 	.word	0x40004400
 8000a0c:	40021000 	.word	0x40021000
 8000a10:	2000011c 	.word	0x2000011c
 8000a14:	40020058 	.word	0x40020058

08000a18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a1c:	e7fe      	b.n	8000a1c <NMI_Handler+0x4>

08000a1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a1e:	b580      	push	{r7, lr}
 8000a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a22:	e7fe      	b.n	8000a22 <HardFault_Handler+0x4>

08000a24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a28:	46c0      	nop			; (mov r8, r8)
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}

08000a2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a2e:	b580      	push	{r7, lr}
 8000a30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}

08000a38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a3c:	f000 f92a 	bl	8000c94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a40:	46c0      	nop			; (mov r8, r8)
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
	...

08000a48 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000a4c:	4b03      	ldr	r3, [pc, #12]	; (8000a5c <DMA1_Channel4_5_IRQHandler+0x14>)
 8000a4e:	0018      	movs	r0, r3
 8000a50:	f000 fac8 	bl	8000fe4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000a54:	46c0      	nop			; (mov r8, r8)
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	46c0      	nop			; (mov r8, r8)
 8000a5c:	2000011c 	.word	0x2000011c

08000a60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
	return 1;
 8000a64:	2301      	movs	r3, #1
}
 8000a66:	0018      	movs	r0, r3
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}

08000a6c <_kill>:

int _kill(int pid, int sig)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000a76:	f003 f805 	bl	8003a84 <__errno>
 8000a7a:	0003      	movs	r3, r0
 8000a7c:	2216      	movs	r2, #22
 8000a7e:	601a      	str	r2, [r3, #0]
	return -1;
 8000a80:	2301      	movs	r3, #1
 8000a82:	425b      	negs	r3, r3
}
 8000a84:	0018      	movs	r0, r3
 8000a86:	46bd      	mov	sp, r7
 8000a88:	b002      	add	sp, #8
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <_exit>:

void _exit (int status)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000a94:	2301      	movs	r3, #1
 8000a96:	425a      	negs	r2, r3
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	0011      	movs	r1, r2
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	f7ff ffe5 	bl	8000a6c <_kill>
	while (1) {}		/* Make sure we hang here */
 8000aa2:	e7fe      	b.n	8000aa2 <_exit+0x16>

08000aa4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b086      	sub	sp, #24
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	60f8      	str	r0, [r7, #12]
 8000aac:	60b9      	str	r1, [r7, #8]
 8000aae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	617b      	str	r3, [r7, #20]
 8000ab4:	e00a      	b.n	8000acc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000ab6:	e000      	b.n	8000aba <_read+0x16>
 8000ab8:	bf00      	nop
 8000aba:	0001      	movs	r1, r0
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	1c5a      	adds	r2, r3, #1
 8000ac0:	60ba      	str	r2, [r7, #8]
 8000ac2:	b2ca      	uxtb	r2, r1
 8000ac4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	3301      	adds	r3, #1
 8000aca:	617b      	str	r3, [r7, #20]
 8000acc:	697a      	ldr	r2, [r7, #20]
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	dbf0      	blt.n	8000ab6 <_read+0x12>
	}

return len;
 8000ad4:	687b      	ldr	r3, [r7, #4]
}
 8000ad6:	0018      	movs	r0, r3
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	b006      	add	sp, #24
 8000adc:	bd80      	pop	{r7, pc}

08000ade <_close>:
	}
	return len;
}

int _close(int file)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	b082      	sub	sp, #8
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	6078      	str	r0, [r7, #4]
	return -1;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	425b      	negs	r3, r3
}
 8000aea:	0018      	movs	r0, r3
 8000aec:	46bd      	mov	sp, r7
 8000aee:	b002      	add	sp, #8
 8000af0:	bd80      	pop	{r7, pc}

08000af2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000af2:	b580      	push	{r7, lr}
 8000af4:	b082      	sub	sp, #8
 8000af6:	af00      	add	r7, sp, #0
 8000af8:	6078      	str	r0, [r7, #4]
 8000afa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	2280      	movs	r2, #128	; 0x80
 8000b00:	0192      	lsls	r2, r2, #6
 8000b02:	605a      	str	r2, [r3, #4]
	return 0;
 8000b04:	2300      	movs	r3, #0
}
 8000b06:	0018      	movs	r0, r3
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	b002      	add	sp, #8
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <_isatty>:

int _isatty(int file)
{
 8000b0e:	b580      	push	{r7, lr}
 8000b10:	b082      	sub	sp, #8
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	6078      	str	r0, [r7, #4]
	return 1;
 8000b16:	2301      	movs	r3, #1
}
 8000b18:	0018      	movs	r0, r3
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	b002      	add	sp, #8
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	60f8      	str	r0, [r7, #12]
 8000b28:	60b9      	str	r1, [r7, #8]
 8000b2a:	607a      	str	r2, [r7, #4]
	return 0;
 8000b2c:	2300      	movs	r3, #0
}
 8000b2e:	0018      	movs	r0, r3
 8000b30:	46bd      	mov	sp, r7
 8000b32:	b004      	add	sp, #16
 8000b34:	bd80      	pop	{r7, pc}
	...

08000b38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b40:	4a14      	ldr	r2, [pc, #80]	; (8000b94 <_sbrk+0x5c>)
 8000b42:	4b15      	ldr	r3, [pc, #84]	; (8000b98 <_sbrk+0x60>)
 8000b44:	1ad3      	subs	r3, r2, r3
 8000b46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b4c:	4b13      	ldr	r3, [pc, #76]	; (8000b9c <_sbrk+0x64>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d102      	bne.n	8000b5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b54:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <_sbrk+0x64>)
 8000b56:	4a12      	ldr	r2, [pc, #72]	; (8000ba0 <_sbrk+0x68>)
 8000b58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b5a:	4b10      	ldr	r3, [pc, #64]	; (8000b9c <_sbrk+0x64>)
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	18d3      	adds	r3, r2, r3
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	429a      	cmp	r2, r3
 8000b66:	d207      	bcs.n	8000b78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b68:	f002 ff8c 	bl	8003a84 <__errno>
 8000b6c:	0003      	movs	r3, r0
 8000b6e:	220c      	movs	r2, #12
 8000b70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b72:	2301      	movs	r3, #1
 8000b74:	425b      	negs	r3, r3
 8000b76:	e009      	b.n	8000b8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b78:	4b08      	ldr	r3, [pc, #32]	; (8000b9c <_sbrk+0x64>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b7e:	4b07      	ldr	r3, [pc, #28]	; (8000b9c <_sbrk+0x64>)
 8000b80:	681a      	ldr	r2, [r3, #0]
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	18d2      	adds	r2, r2, r3
 8000b86:	4b05      	ldr	r3, [pc, #20]	; (8000b9c <_sbrk+0x64>)
 8000b88:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000b8a:	68fb      	ldr	r3, [r7, #12]
}
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	b006      	add	sp, #24
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	20002000 	.word	0x20002000
 8000b98:	00000400 	.word	0x00000400
 8000b9c:	20000110 	.word	0x20000110
 8000ba0:	20000248 	.word	0x20000248

08000ba4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000ba8:	46c0      	nop			; (mov r8, r8)
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
	...

08000bb0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bb0:	480d      	ldr	r0, [pc, #52]	; (8000be8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bb2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bb4:	480d      	ldr	r0, [pc, #52]	; (8000bec <LoopForever+0x6>)
  ldr r1, =_edata
 8000bb6:	490e      	ldr	r1, [pc, #56]	; (8000bf0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bb8:	4a0e      	ldr	r2, [pc, #56]	; (8000bf4 <LoopForever+0xe>)
  movs r3, #0
 8000bba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bbc:	e002      	b.n	8000bc4 <LoopCopyDataInit>

08000bbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bc2:	3304      	adds	r3, #4

08000bc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bc8:	d3f9      	bcc.n	8000bbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bca:	4a0b      	ldr	r2, [pc, #44]	; (8000bf8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bcc:	4c0b      	ldr	r4, [pc, #44]	; (8000bfc <LoopForever+0x16>)
  movs r3, #0
 8000bce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bd0:	e001      	b.n	8000bd6 <LoopFillZerobss>

08000bd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bd4:	3204      	adds	r2, #4

08000bd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bd8:	d3fb      	bcc.n	8000bd2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000bda:	f7ff ffe3 	bl	8000ba4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000bde:	f002 ff57 	bl	8003a90 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000be2:	f7ff fc57 	bl	8000494 <main>

08000be6 <LoopForever>:

LoopForever:
    b LoopForever
 8000be6:	e7fe      	b.n	8000be6 <LoopForever>
  ldr   r0, =_estack
 8000be8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000bec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bf0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000bf4:	08005170 	.word	0x08005170
  ldr r2, =_sbss
 8000bf8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000bfc:	20000244 	.word	0x20000244

08000c00 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c00:	e7fe      	b.n	8000c00 <ADC1_IRQHandler>
	...

08000c04 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c08:	4b07      	ldr	r3, [pc, #28]	; (8000c28 <HAL_Init+0x24>)
 8000c0a:	681a      	ldr	r2, [r3, #0]
 8000c0c:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <HAL_Init+0x24>)
 8000c0e:	2110      	movs	r1, #16
 8000c10:	430a      	orrs	r2, r1
 8000c12:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000c14:	2000      	movs	r0, #0
 8000c16:	f000 f809 	bl	8000c2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c1a:	f7ff fe15 	bl	8000848 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c1e:	2300      	movs	r3, #0
}
 8000c20:	0018      	movs	r0, r3
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	40022000 	.word	0x40022000

08000c2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c2c:	b590      	push	{r4, r7, lr}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c34:	4b14      	ldr	r3, [pc, #80]	; (8000c88 <HAL_InitTick+0x5c>)
 8000c36:	681c      	ldr	r4, [r3, #0]
 8000c38:	4b14      	ldr	r3, [pc, #80]	; (8000c8c <HAL_InitTick+0x60>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	0019      	movs	r1, r3
 8000c3e:	23fa      	movs	r3, #250	; 0xfa
 8000c40:	0098      	lsls	r0, r3, #2
 8000c42:	f7ff fa6b 	bl	800011c <__udivsi3>
 8000c46:	0003      	movs	r3, r0
 8000c48:	0019      	movs	r1, r3
 8000c4a:	0020      	movs	r0, r4
 8000c4c:	f7ff fa66 	bl	800011c <__udivsi3>
 8000c50:	0003      	movs	r3, r0
 8000c52:	0018      	movs	r0, r3
 8000c54:	f000 f90b 	bl	8000e6e <HAL_SYSTICK_Config>
 8000c58:	1e03      	subs	r3, r0, #0
 8000c5a:	d001      	beq.n	8000c60 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	e00f      	b.n	8000c80 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2b03      	cmp	r3, #3
 8000c64:	d80b      	bhi.n	8000c7e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c66:	6879      	ldr	r1, [r7, #4]
 8000c68:	2301      	movs	r3, #1
 8000c6a:	425b      	negs	r3, r3
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f000 f8d8 	bl	8000e24 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c74:	4b06      	ldr	r3, [pc, #24]	; (8000c90 <HAL_InitTick+0x64>)
 8000c76:	687a      	ldr	r2, [r7, #4]
 8000c78:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	e000      	b.n	8000c80 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c7e:	2301      	movs	r3, #1
}
 8000c80:	0018      	movs	r0, r3
 8000c82:	46bd      	mov	sp, r7
 8000c84:	b003      	add	sp, #12
 8000c86:	bd90      	pop	{r4, r7, pc}
 8000c88:	20000000 	.word	0x20000000
 8000c8c:	20000008 	.word	0x20000008
 8000c90:	20000004 	.word	0x20000004

08000c94 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c98:	4b05      	ldr	r3, [pc, #20]	; (8000cb0 <HAL_IncTick+0x1c>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	001a      	movs	r2, r3
 8000c9e:	4b05      	ldr	r3, [pc, #20]	; (8000cb4 <HAL_IncTick+0x20>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	18d2      	adds	r2, r2, r3
 8000ca4:	4b03      	ldr	r3, [pc, #12]	; (8000cb4 <HAL_IncTick+0x20>)
 8000ca6:	601a      	str	r2, [r3, #0]
}
 8000ca8:	46c0      	nop			; (mov r8, r8)
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	20000008 	.word	0x20000008
 8000cb4:	20000230 	.word	0x20000230

08000cb8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  return uwTick;
 8000cbc:	4b02      	ldr	r3, [pc, #8]	; (8000cc8 <HAL_GetTick+0x10>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
}
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	46c0      	nop			; (mov r8, r8)
 8000cc8:	20000230 	.word	0x20000230

08000ccc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	0002      	movs	r2, r0
 8000cd4:	1dfb      	adds	r3, r7, #7
 8000cd6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000cd8:	1dfb      	adds	r3, r7, #7
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	2b7f      	cmp	r3, #127	; 0x7f
 8000cde:	d809      	bhi.n	8000cf4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ce0:	1dfb      	adds	r3, r7, #7
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	001a      	movs	r2, r3
 8000ce6:	231f      	movs	r3, #31
 8000ce8:	401a      	ands	r2, r3
 8000cea:	4b04      	ldr	r3, [pc, #16]	; (8000cfc <__NVIC_EnableIRQ+0x30>)
 8000cec:	2101      	movs	r1, #1
 8000cee:	4091      	lsls	r1, r2
 8000cf0:	000a      	movs	r2, r1
 8000cf2:	601a      	str	r2, [r3, #0]
  }
}
 8000cf4:	46c0      	nop			; (mov r8, r8)
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	b002      	add	sp, #8
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	e000e100 	.word	0xe000e100

08000d00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d00:	b590      	push	{r4, r7, lr}
 8000d02:	b083      	sub	sp, #12
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	0002      	movs	r2, r0
 8000d08:	6039      	str	r1, [r7, #0]
 8000d0a:	1dfb      	adds	r3, r7, #7
 8000d0c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d0e:	1dfb      	adds	r3, r7, #7
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	2b7f      	cmp	r3, #127	; 0x7f
 8000d14:	d828      	bhi.n	8000d68 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d16:	4a2f      	ldr	r2, [pc, #188]	; (8000dd4 <__NVIC_SetPriority+0xd4>)
 8000d18:	1dfb      	adds	r3, r7, #7
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	b25b      	sxtb	r3, r3
 8000d1e:	089b      	lsrs	r3, r3, #2
 8000d20:	33c0      	adds	r3, #192	; 0xc0
 8000d22:	009b      	lsls	r3, r3, #2
 8000d24:	589b      	ldr	r3, [r3, r2]
 8000d26:	1dfa      	adds	r2, r7, #7
 8000d28:	7812      	ldrb	r2, [r2, #0]
 8000d2a:	0011      	movs	r1, r2
 8000d2c:	2203      	movs	r2, #3
 8000d2e:	400a      	ands	r2, r1
 8000d30:	00d2      	lsls	r2, r2, #3
 8000d32:	21ff      	movs	r1, #255	; 0xff
 8000d34:	4091      	lsls	r1, r2
 8000d36:	000a      	movs	r2, r1
 8000d38:	43d2      	mvns	r2, r2
 8000d3a:	401a      	ands	r2, r3
 8000d3c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	019b      	lsls	r3, r3, #6
 8000d42:	22ff      	movs	r2, #255	; 0xff
 8000d44:	401a      	ands	r2, r3
 8000d46:	1dfb      	adds	r3, r7, #7
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	2303      	movs	r3, #3
 8000d4e:	4003      	ands	r3, r0
 8000d50:	00db      	lsls	r3, r3, #3
 8000d52:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d54:	481f      	ldr	r0, [pc, #124]	; (8000dd4 <__NVIC_SetPriority+0xd4>)
 8000d56:	1dfb      	adds	r3, r7, #7
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	b25b      	sxtb	r3, r3
 8000d5c:	089b      	lsrs	r3, r3, #2
 8000d5e:	430a      	orrs	r2, r1
 8000d60:	33c0      	adds	r3, #192	; 0xc0
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d66:	e031      	b.n	8000dcc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d68:	4a1b      	ldr	r2, [pc, #108]	; (8000dd8 <__NVIC_SetPriority+0xd8>)
 8000d6a:	1dfb      	adds	r3, r7, #7
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	0019      	movs	r1, r3
 8000d70:	230f      	movs	r3, #15
 8000d72:	400b      	ands	r3, r1
 8000d74:	3b08      	subs	r3, #8
 8000d76:	089b      	lsrs	r3, r3, #2
 8000d78:	3306      	adds	r3, #6
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	18d3      	adds	r3, r2, r3
 8000d7e:	3304      	adds	r3, #4
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	1dfa      	adds	r2, r7, #7
 8000d84:	7812      	ldrb	r2, [r2, #0]
 8000d86:	0011      	movs	r1, r2
 8000d88:	2203      	movs	r2, #3
 8000d8a:	400a      	ands	r2, r1
 8000d8c:	00d2      	lsls	r2, r2, #3
 8000d8e:	21ff      	movs	r1, #255	; 0xff
 8000d90:	4091      	lsls	r1, r2
 8000d92:	000a      	movs	r2, r1
 8000d94:	43d2      	mvns	r2, r2
 8000d96:	401a      	ands	r2, r3
 8000d98:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	019b      	lsls	r3, r3, #6
 8000d9e:	22ff      	movs	r2, #255	; 0xff
 8000da0:	401a      	ands	r2, r3
 8000da2:	1dfb      	adds	r3, r7, #7
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	0018      	movs	r0, r3
 8000da8:	2303      	movs	r3, #3
 8000daa:	4003      	ands	r3, r0
 8000dac:	00db      	lsls	r3, r3, #3
 8000dae:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000db0:	4809      	ldr	r0, [pc, #36]	; (8000dd8 <__NVIC_SetPriority+0xd8>)
 8000db2:	1dfb      	adds	r3, r7, #7
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	001c      	movs	r4, r3
 8000db8:	230f      	movs	r3, #15
 8000dba:	4023      	ands	r3, r4
 8000dbc:	3b08      	subs	r3, #8
 8000dbe:	089b      	lsrs	r3, r3, #2
 8000dc0:	430a      	orrs	r2, r1
 8000dc2:	3306      	adds	r3, #6
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	18c3      	adds	r3, r0, r3
 8000dc8:	3304      	adds	r3, #4
 8000dca:	601a      	str	r2, [r3, #0]
}
 8000dcc:	46c0      	nop			; (mov r8, r8)
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	b003      	add	sp, #12
 8000dd2:	bd90      	pop	{r4, r7, pc}
 8000dd4:	e000e100 	.word	0xe000e100
 8000dd8:	e000ed00 	.word	0xe000ed00

08000ddc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	1e5a      	subs	r2, r3, #1
 8000de8:	2380      	movs	r3, #128	; 0x80
 8000dea:	045b      	lsls	r3, r3, #17
 8000dec:	429a      	cmp	r2, r3
 8000dee:	d301      	bcc.n	8000df4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000df0:	2301      	movs	r3, #1
 8000df2:	e010      	b.n	8000e16 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000df4:	4b0a      	ldr	r3, [pc, #40]	; (8000e20 <SysTick_Config+0x44>)
 8000df6:	687a      	ldr	r2, [r7, #4]
 8000df8:	3a01      	subs	r2, #1
 8000dfa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	425b      	negs	r3, r3
 8000e00:	2103      	movs	r1, #3
 8000e02:	0018      	movs	r0, r3
 8000e04:	f7ff ff7c 	bl	8000d00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e08:	4b05      	ldr	r3, [pc, #20]	; (8000e20 <SysTick_Config+0x44>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e0e:	4b04      	ldr	r3, [pc, #16]	; (8000e20 <SysTick_Config+0x44>)
 8000e10:	2207      	movs	r2, #7
 8000e12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e14:	2300      	movs	r3, #0
}
 8000e16:	0018      	movs	r0, r3
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	b002      	add	sp, #8
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	e000e010 	.word	0xe000e010

08000e24 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b084      	sub	sp, #16
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	60b9      	str	r1, [r7, #8]
 8000e2c:	607a      	str	r2, [r7, #4]
 8000e2e:	210f      	movs	r1, #15
 8000e30:	187b      	adds	r3, r7, r1
 8000e32:	1c02      	adds	r2, r0, #0
 8000e34:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e36:	68ba      	ldr	r2, [r7, #8]
 8000e38:	187b      	adds	r3, r7, r1
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	b25b      	sxtb	r3, r3
 8000e3e:	0011      	movs	r1, r2
 8000e40:	0018      	movs	r0, r3
 8000e42:	f7ff ff5d 	bl	8000d00 <__NVIC_SetPriority>
}
 8000e46:	46c0      	nop			; (mov r8, r8)
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	b004      	add	sp, #16
 8000e4c:	bd80      	pop	{r7, pc}

08000e4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e4e:	b580      	push	{r7, lr}
 8000e50:	b082      	sub	sp, #8
 8000e52:	af00      	add	r7, sp, #0
 8000e54:	0002      	movs	r2, r0
 8000e56:	1dfb      	adds	r3, r7, #7
 8000e58:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e5a:	1dfb      	adds	r3, r7, #7
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	b25b      	sxtb	r3, r3
 8000e60:	0018      	movs	r0, r3
 8000e62:	f7ff ff33 	bl	8000ccc <__NVIC_EnableIRQ>
}
 8000e66:	46c0      	nop			; (mov r8, r8)
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	b002      	add	sp, #8
 8000e6c:	bd80      	pop	{r7, pc}

08000e6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	b082      	sub	sp, #8
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f7ff ffaf 	bl	8000ddc <SysTick_Config>
 8000e7e:	0003      	movs	r3, r0
}
 8000e80:	0018      	movs	r0, r3
 8000e82:	46bd      	mov	sp, r7
 8000e84:	b002      	add	sp, #8
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b084      	sub	sp, #16
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000e90:	2300      	movs	r3, #0
 8000e92:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d101      	bne.n	8000e9e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	e036      	b.n	8000f0c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2221      	movs	r2, #33	; 0x21
 8000ea2:	2102      	movs	r1, #2
 8000ea4:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	4a18      	ldr	r2, [pc, #96]	; (8000f14 <HAL_DMA_Init+0x8c>)
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000ebe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	68db      	ldr	r3, [r3, #12]
 8000ec4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000eca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	695b      	ldr	r3, [r3, #20]
 8000ed0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ed6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	69db      	ldr	r3, [r3, #28]
 8000edc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000ede:	68fa      	ldr	r2, [r7, #12]
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	68fa      	ldr	r2, [r7, #12]
 8000eea:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f000 f946 	bl	8001180 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	2221      	movs	r2, #33	; 0x21
 8000efe:	2101      	movs	r1, #1
 8000f00:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	2220      	movs	r2, #32
 8000f06:	2100      	movs	r1, #0
 8000f08:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8000f0a:	2300      	movs	r3, #0
}  
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	b004      	add	sp, #16
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	ffffc00f 	.word	0xffffc00f

08000f18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
 8000f24:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8000f26:	2317      	movs	r3, #23
 8000f28:	18fb      	adds	r3, r7, r3
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	2220      	movs	r2, #32
 8000f32:	5c9b      	ldrb	r3, [r3, r2]
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d101      	bne.n	8000f3c <HAL_DMA_Start_IT+0x24>
 8000f38:	2302      	movs	r3, #2
 8000f3a:	e04f      	b.n	8000fdc <HAL_DMA_Start_IT+0xc4>
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	2220      	movs	r2, #32
 8000f40:	2101      	movs	r1, #1
 8000f42:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	2221      	movs	r2, #33	; 0x21
 8000f48:	5c9b      	ldrb	r3, [r3, r2]
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	2b01      	cmp	r3, #1
 8000f4e:	d13a      	bne.n	8000fc6 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	2221      	movs	r2, #33	; 0x21
 8000f54:	2102      	movs	r1, #2
 8000f56:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2101      	movs	r1, #1
 8000f6a:	438a      	bics	r2, r1
 8000f6c:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	68b9      	ldr	r1, [r7, #8]
 8000f74:	68f8      	ldr	r0, [r7, #12]
 8000f76:	f000 f8d7 	bl	8001128 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d008      	beq.n	8000f94 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	210e      	movs	r1, #14
 8000f8e:	430a      	orrs	r2, r1
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	e00f      	b.n	8000fb4 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	210a      	movs	r1, #10
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	2104      	movs	r1, #4
 8000fb0:	438a      	bics	r2, r1
 8000fb2:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2101      	movs	r1, #1
 8000fc0:	430a      	orrs	r2, r1
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	e007      	b.n	8000fd6 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	2220      	movs	r2, #32
 8000fca:	2100      	movs	r1, #0
 8000fcc:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8000fce:	2317      	movs	r3, #23
 8000fd0:	18fb      	adds	r3, r7, r3
 8000fd2:	2202      	movs	r2, #2
 8000fd4:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8000fd6:	2317      	movs	r3, #23
 8000fd8:	18fb      	adds	r3, r7, r3
 8000fda:	781b      	ldrb	r3, [r3, #0]
} 
 8000fdc:	0018      	movs	r0, r3
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	b006      	add	sp, #24
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001000:	2204      	movs	r2, #4
 8001002:	409a      	lsls	r2, r3
 8001004:	0013      	movs	r3, r2
 8001006:	68fa      	ldr	r2, [r7, #12]
 8001008:	4013      	ands	r3, r2
 800100a:	d024      	beq.n	8001056 <HAL_DMA_IRQHandler+0x72>
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	2204      	movs	r2, #4
 8001010:	4013      	ands	r3, r2
 8001012:	d020      	beq.n	8001056 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	2220      	movs	r2, #32
 800101c:	4013      	ands	r3, r2
 800101e:	d107      	bne.n	8001030 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	2104      	movs	r1, #4
 800102c:	438a      	bics	r2, r1
 800102e:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001038:	2104      	movs	r1, #4
 800103a:	4091      	lsls	r1, r2
 800103c:	000a      	movs	r2, r1
 800103e:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001044:	2b00      	cmp	r3, #0
 8001046:	d100      	bne.n	800104a <HAL_DMA_IRQHandler+0x66>
 8001048:	e06a      	b.n	8001120 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800104e:	687a      	ldr	r2, [r7, #4]
 8001050:	0010      	movs	r0, r2
 8001052:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001054:	e064      	b.n	8001120 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800105a:	2202      	movs	r2, #2
 800105c:	409a      	lsls	r2, r3
 800105e:	0013      	movs	r3, r2
 8001060:	68fa      	ldr	r2, [r7, #12]
 8001062:	4013      	ands	r3, r2
 8001064:	d02b      	beq.n	80010be <HAL_DMA_IRQHandler+0xda>
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	2202      	movs	r2, #2
 800106a:	4013      	ands	r3, r2
 800106c:	d027      	beq.n	80010be <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2220      	movs	r2, #32
 8001076:	4013      	ands	r3, r2
 8001078:	d10b      	bne.n	8001092 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	210a      	movs	r1, #10
 8001086:	438a      	bics	r2, r1
 8001088:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2221      	movs	r2, #33	; 0x21
 800108e:	2101      	movs	r1, #1
 8001090:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800109a:	2102      	movs	r1, #2
 800109c:	4091      	lsls	r1, r2
 800109e:	000a      	movs	r2, r1
 80010a0:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2220      	movs	r2, #32
 80010a6:	2100      	movs	r1, #0
 80010a8:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d036      	beq.n	8001120 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	0010      	movs	r0, r2
 80010ba:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80010bc:	e030      	b.n	8001120 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c2:	2208      	movs	r2, #8
 80010c4:	409a      	lsls	r2, r3
 80010c6:	0013      	movs	r3, r2
 80010c8:	68fa      	ldr	r2, [r7, #12]
 80010ca:	4013      	ands	r3, r2
 80010cc:	d028      	beq.n	8001120 <HAL_DMA_IRQHandler+0x13c>
 80010ce:	68bb      	ldr	r3, [r7, #8]
 80010d0:	2208      	movs	r2, #8
 80010d2:	4013      	ands	r3, r2
 80010d4:	d024      	beq.n	8001120 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	210e      	movs	r1, #14
 80010e2:	438a      	bics	r2, r1
 80010e4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010ee:	2101      	movs	r1, #1
 80010f0:	4091      	lsls	r1, r2
 80010f2:	000a      	movs	r2, r1
 80010f4:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2201      	movs	r2, #1
 80010fa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2221      	movs	r2, #33	; 0x21
 8001100:	2101      	movs	r1, #1
 8001102:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2220      	movs	r2, #32
 8001108:	2100      	movs	r1, #0
 800110a:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001110:	2b00      	cmp	r3, #0
 8001112:	d005      	beq.n	8001120 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001118:	687a      	ldr	r2, [r7, #4]
 800111a:	0010      	movs	r0, r2
 800111c:	4798      	blx	r3
    }
   }
}  
 800111e:	e7ff      	b.n	8001120 <HAL_DMA_IRQHandler+0x13c>
 8001120:	46c0      	nop			; (mov r8, r8)
 8001122:	46bd      	mov	sp, r7
 8001124:	b004      	add	sp, #16
 8001126:	bd80      	pop	{r7, pc}

08001128 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	60b9      	str	r1, [r7, #8]
 8001132:	607a      	str	r2, [r7, #4]
 8001134:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800113e:	2101      	movs	r1, #1
 8001140:	4091      	lsls	r1, r2
 8001142:	000a      	movs	r2, r1
 8001144:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	683a      	ldr	r2, [r7, #0]
 800114c:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	2b10      	cmp	r3, #16
 8001154:	d108      	bne.n	8001168 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	68ba      	ldr	r2, [r7, #8]
 8001164:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001166:	e007      	b.n	8001178 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	68ba      	ldr	r2, [r7, #8]
 800116e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	687a      	ldr	r2, [r7, #4]
 8001176:	60da      	str	r2, [r3, #12]
}
 8001178:	46c0      	nop			; (mov r8, r8)
 800117a:	46bd      	mov	sp, r7
 800117c:	b004      	add	sp, #16
 800117e:	bd80      	pop	{r7, pc}

08001180 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a08      	ldr	r2, [pc, #32]	; (80011b0 <DMA_CalcBaseAndBitshift+0x30>)
 800118e:	4694      	mov	ip, r2
 8001190:	4463      	add	r3, ip
 8001192:	2114      	movs	r1, #20
 8001194:	0018      	movs	r0, r3
 8001196:	f7fe ffc1 	bl	800011c <__udivsi3>
 800119a:	0003      	movs	r3, r0
 800119c:	009a      	lsls	r2, r3, #2
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	4a03      	ldr	r2, [pc, #12]	; (80011b4 <DMA_CalcBaseAndBitshift+0x34>)
 80011a6:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80011a8:	46c0      	nop			; (mov r8, r8)
 80011aa:	46bd      	mov	sp, r7
 80011ac:	b002      	add	sp, #8
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	bffdfff8 	.word	0xbffdfff8
 80011b4:	40020000 	.word	0x40020000

080011b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011c2:	2300      	movs	r3, #0
 80011c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011c6:	e14f      	b.n	8001468 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2101      	movs	r1, #1
 80011ce:	697a      	ldr	r2, [r7, #20]
 80011d0:	4091      	lsls	r1, r2
 80011d2:	000a      	movs	r2, r1
 80011d4:	4013      	ands	r3, r2
 80011d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d100      	bne.n	80011e0 <HAL_GPIO_Init+0x28>
 80011de:	e140      	b.n	8001462 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	2203      	movs	r2, #3
 80011e6:	4013      	ands	r3, r2
 80011e8:	2b01      	cmp	r3, #1
 80011ea:	d005      	beq.n	80011f8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	2203      	movs	r2, #3
 80011f2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d130      	bne.n	800125a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	689b      	ldr	r3, [r3, #8]
 80011fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	2203      	movs	r2, #3
 8001204:	409a      	lsls	r2, r3
 8001206:	0013      	movs	r3, r2
 8001208:	43da      	mvns	r2, r3
 800120a:	693b      	ldr	r3, [r7, #16]
 800120c:	4013      	ands	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	68da      	ldr	r2, [r3, #12]
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	409a      	lsls	r2, r3
 800121a:	0013      	movs	r3, r2
 800121c:	693a      	ldr	r2, [r7, #16]
 800121e:	4313      	orrs	r3, r2
 8001220:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	693a      	ldr	r2, [r7, #16]
 8001226:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800122e:	2201      	movs	r2, #1
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	409a      	lsls	r2, r3
 8001234:	0013      	movs	r3, r2
 8001236:	43da      	mvns	r2, r3
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	4013      	ands	r3, r2
 800123c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	091b      	lsrs	r3, r3, #4
 8001244:	2201      	movs	r2, #1
 8001246:	401a      	ands	r2, r3
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	409a      	lsls	r2, r3
 800124c:	0013      	movs	r3, r2
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	4313      	orrs	r3, r2
 8001252:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	693a      	ldr	r2, [r7, #16]
 8001258:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	2203      	movs	r2, #3
 8001260:	4013      	ands	r3, r2
 8001262:	2b03      	cmp	r3, #3
 8001264:	d017      	beq.n	8001296 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	68db      	ldr	r3, [r3, #12]
 800126a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	2203      	movs	r2, #3
 8001272:	409a      	lsls	r2, r3
 8001274:	0013      	movs	r3, r2
 8001276:	43da      	mvns	r2, r3
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	4013      	ands	r3, r2
 800127c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	689a      	ldr	r2, [r3, #8]
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	409a      	lsls	r2, r3
 8001288:	0013      	movs	r3, r2
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	4313      	orrs	r3, r2
 800128e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	693a      	ldr	r2, [r7, #16]
 8001294:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	2203      	movs	r2, #3
 800129c:	4013      	ands	r3, r2
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d123      	bne.n	80012ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	08da      	lsrs	r2, r3, #3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	3208      	adds	r2, #8
 80012aa:	0092      	lsls	r2, r2, #2
 80012ac:	58d3      	ldr	r3, [r2, r3]
 80012ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	2207      	movs	r2, #7
 80012b4:	4013      	ands	r3, r2
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	220f      	movs	r2, #15
 80012ba:	409a      	lsls	r2, r3
 80012bc:	0013      	movs	r3, r2
 80012be:	43da      	mvns	r2, r3
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	4013      	ands	r3, r2
 80012c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	691a      	ldr	r2, [r3, #16]
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	2107      	movs	r1, #7
 80012ce:	400b      	ands	r3, r1
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	409a      	lsls	r2, r3
 80012d4:	0013      	movs	r3, r2
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	4313      	orrs	r3, r2
 80012da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	08da      	lsrs	r2, r3, #3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3208      	adds	r2, #8
 80012e4:	0092      	lsls	r2, r2, #2
 80012e6:	6939      	ldr	r1, [r7, #16]
 80012e8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	2203      	movs	r2, #3
 80012f6:	409a      	lsls	r2, r3
 80012f8:	0013      	movs	r3, r2
 80012fa:	43da      	mvns	r2, r3
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	4013      	ands	r3, r2
 8001300:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	2203      	movs	r2, #3
 8001308:	401a      	ands	r2, r3
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	409a      	lsls	r2, r3
 8001310:	0013      	movs	r3, r2
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	4313      	orrs	r3, r2
 8001316:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685a      	ldr	r2, [r3, #4]
 8001322:	23c0      	movs	r3, #192	; 0xc0
 8001324:	029b      	lsls	r3, r3, #10
 8001326:	4013      	ands	r3, r2
 8001328:	d100      	bne.n	800132c <HAL_GPIO_Init+0x174>
 800132a:	e09a      	b.n	8001462 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800132c:	4b54      	ldr	r3, [pc, #336]	; (8001480 <HAL_GPIO_Init+0x2c8>)
 800132e:	699a      	ldr	r2, [r3, #24]
 8001330:	4b53      	ldr	r3, [pc, #332]	; (8001480 <HAL_GPIO_Init+0x2c8>)
 8001332:	2101      	movs	r1, #1
 8001334:	430a      	orrs	r2, r1
 8001336:	619a      	str	r2, [r3, #24]
 8001338:	4b51      	ldr	r3, [pc, #324]	; (8001480 <HAL_GPIO_Init+0x2c8>)
 800133a:	699b      	ldr	r3, [r3, #24]
 800133c:	2201      	movs	r2, #1
 800133e:	4013      	ands	r3, r2
 8001340:	60bb      	str	r3, [r7, #8]
 8001342:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001344:	4a4f      	ldr	r2, [pc, #316]	; (8001484 <HAL_GPIO_Init+0x2cc>)
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	089b      	lsrs	r3, r3, #2
 800134a:	3302      	adds	r3, #2
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	589b      	ldr	r3, [r3, r2]
 8001350:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	2203      	movs	r2, #3
 8001356:	4013      	ands	r3, r2
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	220f      	movs	r2, #15
 800135c:	409a      	lsls	r2, r3
 800135e:	0013      	movs	r3, r2
 8001360:	43da      	mvns	r2, r3
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	4013      	ands	r3, r2
 8001366:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	2390      	movs	r3, #144	; 0x90
 800136c:	05db      	lsls	r3, r3, #23
 800136e:	429a      	cmp	r2, r3
 8001370:	d013      	beq.n	800139a <HAL_GPIO_Init+0x1e2>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a44      	ldr	r2, [pc, #272]	; (8001488 <HAL_GPIO_Init+0x2d0>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d00d      	beq.n	8001396 <HAL_GPIO_Init+0x1de>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a43      	ldr	r2, [pc, #268]	; (800148c <HAL_GPIO_Init+0x2d4>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d007      	beq.n	8001392 <HAL_GPIO_Init+0x1da>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a42      	ldr	r2, [pc, #264]	; (8001490 <HAL_GPIO_Init+0x2d8>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d101      	bne.n	800138e <HAL_GPIO_Init+0x1d6>
 800138a:	2303      	movs	r3, #3
 800138c:	e006      	b.n	800139c <HAL_GPIO_Init+0x1e4>
 800138e:	2305      	movs	r3, #5
 8001390:	e004      	b.n	800139c <HAL_GPIO_Init+0x1e4>
 8001392:	2302      	movs	r3, #2
 8001394:	e002      	b.n	800139c <HAL_GPIO_Init+0x1e4>
 8001396:	2301      	movs	r3, #1
 8001398:	e000      	b.n	800139c <HAL_GPIO_Init+0x1e4>
 800139a:	2300      	movs	r3, #0
 800139c:	697a      	ldr	r2, [r7, #20]
 800139e:	2103      	movs	r1, #3
 80013a0:	400a      	ands	r2, r1
 80013a2:	0092      	lsls	r2, r2, #2
 80013a4:	4093      	lsls	r3, r2
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80013ac:	4935      	ldr	r1, [pc, #212]	; (8001484 <HAL_GPIO_Init+0x2cc>)
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	089b      	lsrs	r3, r3, #2
 80013b2:	3302      	adds	r3, #2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013ba:	4b36      	ldr	r3, [pc, #216]	; (8001494 <HAL_GPIO_Init+0x2dc>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	43da      	mvns	r2, r3
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	4013      	ands	r3, r2
 80013c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685a      	ldr	r2, [r3, #4]
 80013ce:	2380      	movs	r3, #128	; 0x80
 80013d0:	025b      	lsls	r3, r3, #9
 80013d2:	4013      	ands	r3, r2
 80013d4:	d003      	beq.n	80013de <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80013d6:	693a      	ldr	r2, [r7, #16]
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	4313      	orrs	r3, r2
 80013dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80013de:	4b2d      	ldr	r3, [pc, #180]	; (8001494 <HAL_GPIO_Init+0x2dc>)
 80013e0:	693a      	ldr	r2, [r7, #16]
 80013e2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80013e4:	4b2b      	ldr	r3, [pc, #172]	; (8001494 <HAL_GPIO_Init+0x2dc>)
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	43da      	mvns	r2, r3
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	4013      	ands	r3, r2
 80013f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685a      	ldr	r2, [r3, #4]
 80013f8:	2380      	movs	r3, #128	; 0x80
 80013fa:	029b      	lsls	r3, r3, #10
 80013fc:	4013      	ands	r3, r2
 80013fe:	d003      	beq.n	8001408 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001400:	693a      	ldr	r2, [r7, #16]
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	4313      	orrs	r3, r2
 8001406:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001408:	4b22      	ldr	r3, [pc, #136]	; (8001494 <HAL_GPIO_Init+0x2dc>)
 800140a:	693a      	ldr	r2, [r7, #16]
 800140c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800140e:	4b21      	ldr	r3, [pc, #132]	; (8001494 <HAL_GPIO_Init+0x2dc>)
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	43da      	mvns	r2, r3
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	4013      	ands	r3, r2
 800141c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685a      	ldr	r2, [r3, #4]
 8001422:	2380      	movs	r3, #128	; 0x80
 8001424:	035b      	lsls	r3, r3, #13
 8001426:	4013      	ands	r3, r2
 8001428:	d003      	beq.n	8001432 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	4313      	orrs	r3, r2
 8001430:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001432:	4b18      	ldr	r3, [pc, #96]	; (8001494 <HAL_GPIO_Init+0x2dc>)
 8001434:	693a      	ldr	r2, [r7, #16]
 8001436:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001438:	4b16      	ldr	r3, [pc, #88]	; (8001494 <HAL_GPIO_Init+0x2dc>)
 800143a:	68db      	ldr	r3, [r3, #12]
 800143c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	43da      	mvns	r2, r3
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	4013      	ands	r3, r2
 8001446:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	685a      	ldr	r2, [r3, #4]
 800144c:	2380      	movs	r3, #128	; 0x80
 800144e:	039b      	lsls	r3, r3, #14
 8001450:	4013      	ands	r3, r2
 8001452:	d003      	beq.n	800145c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	4313      	orrs	r3, r2
 800145a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800145c:	4b0d      	ldr	r3, [pc, #52]	; (8001494 <HAL_GPIO_Init+0x2dc>)
 800145e:	693a      	ldr	r2, [r7, #16]
 8001460:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	3301      	adds	r3, #1
 8001466:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	681a      	ldr	r2, [r3, #0]
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	40da      	lsrs	r2, r3
 8001470:	1e13      	subs	r3, r2, #0
 8001472:	d000      	beq.n	8001476 <HAL_GPIO_Init+0x2be>
 8001474:	e6a8      	b.n	80011c8 <HAL_GPIO_Init+0x10>
  } 
}
 8001476:	46c0      	nop			; (mov r8, r8)
 8001478:	46c0      	nop			; (mov r8, r8)
 800147a:	46bd      	mov	sp, r7
 800147c:	b006      	add	sp, #24
 800147e:	bd80      	pop	{r7, pc}
 8001480:	40021000 	.word	0x40021000
 8001484:	40010000 	.word	0x40010000
 8001488:	48000400 	.word	0x48000400
 800148c:	48000800 	.word	0x48000800
 8001490:	48000c00 	.word	0x48000c00
 8001494:	40010400 	.word	0x40010400

08001498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	0008      	movs	r0, r1
 80014a2:	0011      	movs	r1, r2
 80014a4:	1cbb      	adds	r3, r7, #2
 80014a6:	1c02      	adds	r2, r0, #0
 80014a8:	801a      	strh	r2, [r3, #0]
 80014aa:	1c7b      	adds	r3, r7, #1
 80014ac:	1c0a      	adds	r2, r1, #0
 80014ae:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014b0:	1c7b      	adds	r3, r7, #1
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d004      	beq.n	80014c2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80014b8:	1cbb      	adds	r3, r7, #2
 80014ba:	881a      	ldrh	r2, [r3, #0]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80014c0:	e003      	b.n	80014ca <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80014c2:	1cbb      	adds	r3, r7, #2
 80014c4:	881a      	ldrh	r2, [r3, #0]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80014ca:	46c0      	nop			; (mov r8, r8)
 80014cc:	46bd      	mov	sp, r7
 80014ce:	b002      	add	sp, #8
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d101      	bne.n	80014e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e082      	b.n	80015ec <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	2241      	movs	r2, #65	; 0x41
 80014ea:	5c9b      	ldrb	r3, [r3, r2]
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d107      	bne.n	8001502 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2240      	movs	r2, #64	; 0x40
 80014f6:	2100      	movs	r1, #0
 80014f8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	0018      	movs	r0, r3
 80014fe:	f7ff f9c7 	bl	8000890 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2241      	movs	r2, #65	; 0x41
 8001506:	2124      	movs	r1, #36	; 0x24
 8001508:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2101      	movs	r1, #1
 8001516:	438a      	bics	r2, r1
 8001518:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	685a      	ldr	r2, [r3, #4]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4934      	ldr	r1, [pc, #208]	; (80015f4 <HAL_I2C_Init+0x120>)
 8001524:	400a      	ands	r2, r1
 8001526:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	689a      	ldr	r2, [r3, #8]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4931      	ldr	r1, [pc, #196]	; (80015f8 <HAL_I2C_Init+0x124>)
 8001534:	400a      	ands	r2, r1
 8001536:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	68db      	ldr	r3, [r3, #12]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d108      	bne.n	8001552 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689a      	ldr	r2, [r3, #8]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2180      	movs	r1, #128	; 0x80
 800154a:	0209      	lsls	r1, r1, #8
 800154c:	430a      	orrs	r2, r1
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	e007      	b.n	8001562 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	689a      	ldr	r2, [r3, #8]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	2184      	movs	r1, #132	; 0x84
 800155c:	0209      	lsls	r1, r1, #8
 800155e:	430a      	orrs	r2, r1
 8001560:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	68db      	ldr	r3, [r3, #12]
 8001566:	2b02      	cmp	r3, #2
 8001568:	d104      	bne.n	8001574 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2280      	movs	r2, #128	; 0x80
 8001570:	0112      	lsls	r2, r2, #4
 8001572:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	685a      	ldr	r2, [r3, #4]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	491f      	ldr	r1, [pc, #124]	; (80015fc <HAL_I2C_Init+0x128>)
 8001580:	430a      	orrs	r2, r1
 8001582:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	68da      	ldr	r2, [r3, #12]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	491a      	ldr	r1, [pc, #104]	; (80015f8 <HAL_I2C_Init+0x124>)
 8001590:	400a      	ands	r2, r1
 8001592:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	691a      	ldr	r2, [r3, #16]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	695b      	ldr	r3, [r3, #20]
 800159c:	431a      	orrs	r2, r3
 800159e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	430a      	orrs	r2, r1
 80015ac:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	69d9      	ldr	r1, [r3, #28]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6a1a      	ldr	r2, [r3, #32]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	430a      	orrs	r2, r1
 80015bc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2101      	movs	r1, #1
 80015ca:	430a      	orrs	r2, r1
 80015cc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2200      	movs	r2, #0
 80015d2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2241      	movs	r2, #65	; 0x41
 80015d8:	2120      	movs	r1, #32
 80015da:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2200      	movs	r2, #0
 80015e0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2242      	movs	r2, #66	; 0x42
 80015e6:	2100      	movs	r1, #0
 80015e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80015ea:	2300      	movs	r3, #0
}
 80015ec:	0018      	movs	r0, r3
 80015ee:	46bd      	mov	sp, r7
 80015f0:	b002      	add	sp, #8
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	f0ffffff 	.word	0xf0ffffff
 80015f8:	ffff7fff 	.word	0xffff7fff
 80015fc:	02008000 	.word	0x02008000

08001600 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001600:	b590      	push	{r4, r7, lr}
 8001602:	b089      	sub	sp, #36	; 0x24
 8001604:	af02      	add	r7, sp, #8
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	000c      	movs	r4, r1
 800160a:	0010      	movs	r0, r2
 800160c:	0019      	movs	r1, r3
 800160e:	230a      	movs	r3, #10
 8001610:	18fb      	adds	r3, r7, r3
 8001612:	1c22      	adds	r2, r4, #0
 8001614:	801a      	strh	r2, [r3, #0]
 8001616:	2308      	movs	r3, #8
 8001618:	18fb      	adds	r3, r7, r3
 800161a:	1c02      	adds	r2, r0, #0
 800161c:	801a      	strh	r2, [r3, #0]
 800161e:	1dbb      	adds	r3, r7, #6
 8001620:	1c0a      	adds	r2, r1, #0
 8001622:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	2241      	movs	r2, #65	; 0x41
 8001628:	5c9b      	ldrb	r3, [r3, r2]
 800162a:	b2db      	uxtb	r3, r3
 800162c:	2b20      	cmp	r3, #32
 800162e:	d000      	beq.n	8001632 <HAL_I2C_Mem_Write+0x32>
 8001630:	e10c      	b.n	800184c <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001634:	2b00      	cmp	r3, #0
 8001636:	d004      	beq.n	8001642 <HAL_I2C_Mem_Write+0x42>
 8001638:	232c      	movs	r3, #44	; 0x2c
 800163a:	18fb      	adds	r3, r7, r3
 800163c:	881b      	ldrh	r3, [r3, #0]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d105      	bne.n	800164e <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	2280      	movs	r2, #128	; 0x80
 8001646:	0092      	lsls	r2, r2, #2
 8001648:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e0ff      	b.n	800184e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	2240      	movs	r2, #64	; 0x40
 8001652:	5c9b      	ldrb	r3, [r3, r2]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d101      	bne.n	800165c <HAL_I2C_Mem_Write+0x5c>
 8001658:	2302      	movs	r3, #2
 800165a:	e0f8      	b.n	800184e <HAL_I2C_Mem_Write+0x24e>
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2240      	movs	r2, #64	; 0x40
 8001660:	2101      	movs	r1, #1
 8001662:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001664:	f7ff fb28 	bl	8000cb8 <HAL_GetTick>
 8001668:	0003      	movs	r3, r0
 800166a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800166c:	2380      	movs	r3, #128	; 0x80
 800166e:	0219      	lsls	r1, r3, #8
 8001670:	68f8      	ldr	r0, [r7, #12]
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	9300      	str	r3, [sp, #0]
 8001676:	2319      	movs	r3, #25
 8001678:	2201      	movs	r2, #1
 800167a:	f000 fc25 	bl	8001ec8 <I2C_WaitOnFlagUntilTimeout>
 800167e:	1e03      	subs	r3, r0, #0
 8001680:	d001      	beq.n	8001686 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e0e3      	b.n	800184e <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	2241      	movs	r2, #65	; 0x41
 800168a:	2121      	movs	r1, #33	; 0x21
 800168c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	2242      	movs	r2, #66	; 0x42
 8001692:	2140      	movs	r1, #64	; 0x40
 8001694:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	2200      	movs	r2, #0
 800169a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80016a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	222c      	movs	r2, #44	; 0x2c
 80016a6:	18ba      	adds	r2, r7, r2
 80016a8:	8812      	ldrh	r2, [r2, #0]
 80016aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	2200      	movs	r2, #0
 80016b0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80016b2:	1dbb      	adds	r3, r7, #6
 80016b4:	881c      	ldrh	r4, [r3, #0]
 80016b6:	2308      	movs	r3, #8
 80016b8:	18fb      	adds	r3, r7, r3
 80016ba:	881a      	ldrh	r2, [r3, #0]
 80016bc:	230a      	movs	r3, #10
 80016be:	18fb      	adds	r3, r7, r3
 80016c0:	8819      	ldrh	r1, [r3, #0]
 80016c2:	68f8      	ldr	r0, [r7, #12]
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	9301      	str	r3, [sp, #4]
 80016c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016ca:	9300      	str	r3, [sp, #0]
 80016cc:	0023      	movs	r3, r4
 80016ce:	f000 fb13 	bl	8001cf8 <I2C_RequestMemoryWrite>
 80016d2:	1e03      	subs	r3, r0, #0
 80016d4:	d005      	beq.n	80016e2 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	2240      	movs	r2, #64	; 0x40
 80016da:	2100      	movs	r1, #0
 80016dc:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e0b5      	b.n	800184e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	2bff      	cmp	r3, #255	; 0xff
 80016ea:	d911      	bls.n	8001710 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	22ff      	movs	r2, #255	; 0xff
 80016f0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016f6:	b2da      	uxtb	r2, r3
 80016f8:	2380      	movs	r3, #128	; 0x80
 80016fa:	045c      	lsls	r4, r3, #17
 80016fc:	230a      	movs	r3, #10
 80016fe:	18fb      	adds	r3, r7, r3
 8001700:	8819      	ldrh	r1, [r3, #0]
 8001702:	68f8      	ldr	r0, [r7, #12]
 8001704:	2300      	movs	r3, #0
 8001706:	9300      	str	r3, [sp, #0]
 8001708:	0023      	movs	r3, r4
 800170a:	f000 fd11 	bl	8002130 <I2C_TransferConfig>
 800170e:	e012      	b.n	8001736 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001714:	b29a      	uxth	r2, r3
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800171e:	b2da      	uxtb	r2, r3
 8001720:	2380      	movs	r3, #128	; 0x80
 8001722:	049c      	lsls	r4, r3, #18
 8001724:	230a      	movs	r3, #10
 8001726:	18fb      	adds	r3, r7, r3
 8001728:	8819      	ldrh	r1, [r3, #0]
 800172a:	68f8      	ldr	r0, [r7, #12]
 800172c:	2300      	movs	r3, #0
 800172e:	9300      	str	r3, [sp, #0]
 8001730:	0023      	movs	r3, r4
 8001732:	f000 fcfd 	bl	8002130 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001736:	697a      	ldr	r2, [r7, #20]
 8001738:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	0018      	movs	r0, r3
 800173e:	f000 fc02 	bl	8001f46 <I2C_WaitOnTXISFlagUntilTimeout>
 8001742:	1e03      	subs	r3, r0, #0
 8001744:	d001      	beq.n	800174a <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e081      	b.n	800184e <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800174e:	781a      	ldrb	r2, [r3, #0]
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800175a:	1c5a      	adds	r2, r3, #1
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001764:	b29b      	uxth	r3, r3
 8001766:	3b01      	subs	r3, #1
 8001768:	b29a      	uxth	r2, r3
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001772:	3b01      	subs	r3, #1
 8001774:	b29a      	uxth	r2, r3
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800177e:	b29b      	uxth	r3, r3
 8001780:	2b00      	cmp	r3, #0
 8001782:	d03a      	beq.n	80017fa <HAL_I2C_Mem_Write+0x1fa>
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001788:	2b00      	cmp	r3, #0
 800178a:	d136      	bne.n	80017fa <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800178c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800178e:	68f8      	ldr	r0, [r7, #12]
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	9300      	str	r3, [sp, #0]
 8001794:	0013      	movs	r3, r2
 8001796:	2200      	movs	r2, #0
 8001798:	2180      	movs	r1, #128	; 0x80
 800179a:	f000 fb95 	bl	8001ec8 <I2C_WaitOnFlagUntilTimeout>
 800179e:	1e03      	subs	r3, r0, #0
 80017a0:	d001      	beq.n	80017a6 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e053      	b.n	800184e <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	2bff      	cmp	r3, #255	; 0xff
 80017ae:	d911      	bls.n	80017d4 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	22ff      	movs	r2, #255	; 0xff
 80017b4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017ba:	b2da      	uxtb	r2, r3
 80017bc:	2380      	movs	r3, #128	; 0x80
 80017be:	045c      	lsls	r4, r3, #17
 80017c0:	230a      	movs	r3, #10
 80017c2:	18fb      	adds	r3, r7, r3
 80017c4:	8819      	ldrh	r1, [r3, #0]
 80017c6:	68f8      	ldr	r0, [r7, #12]
 80017c8:	2300      	movs	r3, #0
 80017ca:	9300      	str	r3, [sp, #0]
 80017cc:	0023      	movs	r3, r4
 80017ce:	f000 fcaf 	bl	8002130 <I2C_TransferConfig>
 80017d2:	e012      	b.n	80017fa <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017d8:	b29a      	uxth	r2, r3
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017e2:	b2da      	uxtb	r2, r3
 80017e4:	2380      	movs	r3, #128	; 0x80
 80017e6:	049c      	lsls	r4, r3, #18
 80017e8:	230a      	movs	r3, #10
 80017ea:	18fb      	adds	r3, r7, r3
 80017ec:	8819      	ldrh	r1, [r3, #0]
 80017ee:	68f8      	ldr	r0, [r7, #12]
 80017f0:	2300      	movs	r3, #0
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	0023      	movs	r3, r4
 80017f6:	f000 fc9b 	bl	8002130 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017fe:	b29b      	uxth	r3, r3
 8001800:	2b00      	cmp	r3, #0
 8001802:	d198      	bne.n	8001736 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001804:	697a      	ldr	r2, [r7, #20]
 8001806:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	0018      	movs	r0, r3
 800180c:	f000 fbda 	bl	8001fc4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001810:	1e03      	subs	r3, r0, #0
 8001812:	d001      	beq.n	8001818 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e01a      	b.n	800184e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2220      	movs	r2, #32
 800181e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	685a      	ldr	r2, [r3, #4]
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	490b      	ldr	r1, [pc, #44]	; (8001858 <HAL_I2C_Mem_Write+0x258>)
 800182c:	400a      	ands	r2, r1
 800182e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2241      	movs	r2, #65	; 0x41
 8001834:	2120      	movs	r1, #32
 8001836:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	2242      	movs	r2, #66	; 0x42
 800183c:	2100      	movs	r1, #0
 800183e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	2240      	movs	r2, #64	; 0x40
 8001844:	2100      	movs	r1, #0
 8001846:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001848:	2300      	movs	r3, #0
 800184a:	e000      	b.n	800184e <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 800184c:	2302      	movs	r3, #2
  }
}
 800184e:	0018      	movs	r0, r3
 8001850:	46bd      	mov	sp, r7
 8001852:	b007      	add	sp, #28
 8001854:	bd90      	pop	{r4, r7, pc}
 8001856:	46c0      	nop			; (mov r8, r8)
 8001858:	fe00e800 	.word	0xfe00e800

0800185c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800185c:	b590      	push	{r4, r7, lr}
 800185e:	b089      	sub	sp, #36	; 0x24
 8001860:	af02      	add	r7, sp, #8
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	000c      	movs	r4, r1
 8001866:	0010      	movs	r0, r2
 8001868:	0019      	movs	r1, r3
 800186a:	230a      	movs	r3, #10
 800186c:	18fb      	adds	r3, r7, r3
 800186e:	1c22      	adds	r2, r4, #0
 8001870:	801a      	strh	r2, [r3, #0]
 8001872:	2308      	movs	r3, #8
 8001874:	18fb      	adds	r3, r7, r3
 8001876:	1c02      	adds	r2, r0, #0
 8001878:	801a      	strh	r2, [r3, #0]
 800187a:	1dbb      	adds	r3, r7, #6
 800187c:	1c0a      	adds	r2, r1, #0
 800187e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	2241      	movs	r2, #65	; 0x41
 8001884:	5c9b      	ldrb	r3, [r3, r2]
 8001886:	b2db      	uxtb	r3, r3
 8001888:	2b20      	cmp	r3, #32
 800188a:	d000      	beq.n	800188e <HAL_I2C_Mem_Read+0x32>
 800188c:	e110      	b.n	8001ab0 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800188e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001890:	2b00      	cmp	r3, #0
 8001892:	d004      	beq.n	800189e <HAL_I2C_Mem_Read+0x42>
 8001894:	232c      	movs	r3, #44	; 0x2c
 8001896:	18fb      	adds	r3, r7, r3
 8001898:	881b      	ldrh	r3, [r3, #0]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d105      	bne.n	80018aa <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	2280      	movs	r2, #128	; 0x80
 80018a2:	0092      	lsls	r2, r2, #2
 80018a4:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
 80018a8:	e103      	b.n	8001ab2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	2240      	movs	r2, #64	; 0x40
 80018ae:	5c9b      	ldrb	r3, [r3, r2]
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d101      	bne.n	80018b8 <HAL_I2C_Mem_Read+0x5c>
 80018b4:	2302      	movs	r3, #2
 80018b6:	e0fc      	b.n	8001ab2 <HAL_I2C_Mem_Read+0x256>
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	2240      	movs	r2, #64	; 0x40
 80018bc:	2101      	movs	r1, #1
 80018be:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80018c0:	f7ff f9fa 	bl	8000cb8 <HAL_GetTick>
 80018c4:	0003      	movs	r3, r0
 80018c6:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80018c8:	2380      	movs	r3, #128	; 0x80
 80018ca:	0219      	lsls	r1, r3, #8
 80018cc:	68f8      	ldr	r0, [r7, #12]
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	9300      	str	r3, [sp, #0]
 80018d2:	2319      	movs	r3, #25
 80018d4:	2201      	movs	r2, #1
 80018d6:	f000 faf7 	bl	8001ec8 <I2C_WaitOnFlagUntilTimeout>
 80018da:	1e03      	subs	r3, r0, #0
 80018dc:	d001      	beq.n	80018e2 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e0e7      	b.n	8001ab2 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	2241      	movs	r2, #65	; 0x41
 80018e6:	2122      	movs	r1, #34	; 0x22
 80018e8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2242      	movs	r2, #66	; 0x42
 80018ee:	2140      	movs	r1, #64	; 0x40
 80018f0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	2200      	movs	r2, #0
 80018f6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	222c      	movs	r2, #44	; 0x2c
 8001902:	18ba      	adds	r2, r7, r2
 8001904:	8812      	ldrh	r2, [r2, #0]
 8001906:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2200      	movs	r2, #0
 800190c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800190e:	1dbb      	adds	r3, r7, #6
 8001910:	881c      	ldrh	r4, [r3, #0]
 8001912:	2308      	movs	r3, #8
 8001914:	18fb      	adds	r3, r7, r3
 8001916:	881a      	ldrh	r2, [r3, #0]
 8001918:	230a      	movs	r3, #10
 800191a:	18fb      	adds	r3, r7, r3
 800191c:	8819      	ldrh	r1, [r3, #0]
 800191e:	68f8      	ldr	r0, [r7, #12]
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	9301      	str	r3, [sp, #4]
 8001924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001926:	9300      	str	r3, [sp, #0]
 8001928:	0023      	movs	r3, r4
 800192a:	f000 fa49 	bl	8001dc0 <I2C_RequestMemoryRead>
 800192e:	1e03      	subs	r3, r0, #0
 8001930:	d005      	beq.n	800193e <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	2240      	movs	r2, #64	; 0x40
 8001936:	2100      	movs	r1, #0
 8001938:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e0b9      	b.n	8001ab2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001942:	b29b      	uxth	r3, r3
 8001944:	2bff      	cmp	r3, #255	; 0xff
 8001946:	d911      	bls.n	800196c <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	22ff      	movs	r2, #255	; 0xff
 800194c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001952:	b2da      	uxtb	r2, r3
 8001954:	2380      	movs	r3, #128	; 0x80
 8001956:	045c      	lsls	r4, r3, #17
 8001958:	230a      	movs	r3, #10
 800195a:	18fb      	adds	r3, r7, r3
 800195c:	8819      	ldrh	r1, [r3, #0]
 800195e:	68f8      	ldr	r0, [r7, #12]
 8001960:	4b56      	ldr	r3, [pc, #344]	; (8001abc <HAL_I2C_Mem_Read+0x260>)
 8001962:	9300      	str	r3, [sp, #0]
 8001964:	0023      	movs	r3, r4
 8001966:	f000 fbe3 	bl	8002130 <I2C_TransferConfig>
 800196a:	e012      	b.n	8001992 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001970:	b29a      	uxth	r2, r3
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800197a:	b2da      	uxtb	r2, r3
 800197c:	2380      	movs	r3, #128	; 0x80
 800197e:	049c      	lsls	r4, r3, #18
 8001980:	230a      	movs	r3, #10
 8001982:	18fb      	adds	r3, r7, r3
 8001984:	8819      	ldrh	r1, [r3, #0]
 8001986:	68f8      	ldr	r0, [r7, #12]
 8001988:	4b4c      	ldr	r3, [pc, #304]	; (8001abc <HAL_I2C_Mem_Read+0x260>)
 800198a:	9300      	str	r3, [sp, #0]
 800198c:	0023      	movs	r3, r4
 800198e:	f000 fbcf 	bl	8002130 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001992:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001994:	68f8      	ldr	r0, [r7, #12]
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	9300      	str	r3, [sp, #0]
 800199a:	0013      	movs	r3, r2
 800199c:	2200      	movs	r2, #0
 800199e:	2104      	movs	r1, #4
 80019a0:	f000 fa92 	bl	8001ec8 <I2C_WaitOnFlagUntilTimeout>
 80019a4:	1e03      	subs	r3, r0, #0
 80019a6:	d001      	beq.n	80019ac <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80019a8:	2301      	movs	r3, #1
 80019aa:	e082      	b.n	8001ab2 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b6:	b2d2      	uxtb	r2, r2
 80019b8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019be:	1c5a      	adds	r2, r3, #1
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019c8:	3b01      	subs	r3, #1
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	3b01      	subs	r3, #1
 80019d8:	b29a      	uxth	r2, r3
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019e2:	b29b      	uxth	r3, r3
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d03a      	beq.n	8001a5e <HAL_I2C_Mem_Read+0x202>
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d136      	bne.n	8001a5e <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80019f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80019f2:	68f8      	ldr	r0, [r7, #12]
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	0013      	movs	r3, r2
 80019fa:	2200      	movs	r2, #0
 80019fc:	2180      	movs	r1, #128	; 0x80
 80019fe:	f000 fa63 	bl	8001ec8 <I2C_WaitOnFlagUntilTimeout>
 8001a02:	1e03      	subs	r3, r0, #0
 8001a04:	d001      	beq.n	8001a0a <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e053      	b.n	8001ab2 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a0e:	b29b      	uxth	r3, r3
 8001a10:	2bff      	cmp	r3, #255	; 0xff
 8001a12:	d911      	bls.n	8001a38 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	22ff      	movs	r2, #255	; 0xff
 8001a18:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a1e:	b2da      	uxtb	r2, r3
 8001a20:	2380      	movs	r3, #128	; 0x80
 8001a22:	045c      	lsls	r4, r3, #17
 8001a24:	230a      	movs	r3, #10
 8001a26:	18fb      	adds	r3, r7, r3
 8001a28:	8819      	ldrh	r1, [r3, #0]
 8001a2a:	68f8      	ldr	r0, [r7, #12]
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	9300      	str	r3, [sp, #0]
 8001a30:	0023      	movs	r3, r4
 8001a32:	f000 fb7d 	bl	8002130 <I2C_TransferConfig>
 8001a36:	e012      	b.n	8001a5e <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a3c:	b29a      	uxth	r2, r3
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a46:	b2da      	uxtb	r2, r3
 8001a48:	2380      	movs	r3, #128	; 0x80
 8001a4a:	049c      	lsls	r4, r3, #18
 8001a4c:	230a      	movs	r3, #10
 8001a4e:	18fb      	adds	r3, r7, r3
 8001a50:	8819      	ldrh	r1, [r3, #0]
 8001a52:	68f8      	ldr	r0, [r7, #12]
 8001a54:	2300      	movs	r3, #0
 8001a56:	9300      	str	r3, [sp, #0]
 8001a58:	0023      	movs	r3, r4
 8001a5a:	f000 fb69 	bl	8002130 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d194      	bne.n	8001992 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a68:	697a      	ldr	r2, [r7, #20]
 8001a6a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f000 faa8 	bl	8001fc4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001a74:	1e03      	subs	r3, r0, #0
 8001a76:	d001      	beq.n	8001a7c <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e01a      	b.n	8001ab2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	2220      	movs	r2, #32
 8001a82:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	685a      	ldr	r2, [r3, #4]
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	490c      	ldr	r1, [pc, #48]	; (8001ac0 <HAL_I2C_Mem_Read+0x264>)
 8001a90:	400a      	ands	r2, r1
 8001a92:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2241      	movs	r2, #65	; 0x41
 8001a98:	2120      	movs	r1, #32
 8001a9a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2242      	movs	r2, #66	; 0x42
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2240      	movs	r2, #64	; 0x40
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001aac:	2300      	movs	r3, #0
 8001aae:	e000      	b.n	8001ab2 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001ab0:	2302      	movs	r3, #2
  }
}
 8001ab2:	0018      	movs	r0, r3
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	b007      	add	sp, #28
 8001ab8:	bd90      	pop	{r4, r7, pc}
 8001aba:	46c0      	nop			; (mov r8, r8)
 8001abc:	80002400 	.word	0x80002400
 8001ac0:	fe00e800 	.word	0xfe00e800

08001ac4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b08a      	sub	sp, #40	; 0x28
 8001ac8:	af02      	add	r7, sp, #8
 8001aca:	60f8      	str	r0, [r7, #12]
 8001acc:	607a      	str	r2, [r7, #4]
 8001ace:	603b      	str	r3, [r7, #0]
 8001ad0:	230a      	movs	r3, #10
 8001ad2:	18fb      	adds	r3, r7, r3
 8001ad4:	1c0a      	adds	r2, r1, #0
 8001ad6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2241      	movs	r2, #65	; 0x41
 8001ae0:	5c9b      	ldrb	r3, [r3, r2]
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	2b20      	cmp	r3, #32
 8001ae6:	d000      	beq.n	8001aea <HAL_I2C_IsDeviceReady+0x26>
 8001ae8:	e0fe      	b.n	8001ce8 <HAL_I2C_IsDeviceReady+0x224>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001aea:	68fb      	ldr	r3, [r7, #12]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	699a      	ldr	r2, [r3, #24]
 8001af0:	2380      	movs	r3, #128	; 0x80
 8001af2:	021b      	lsls	r3, r3, #8
 8001af4:	401a      	ands	r2, r3
 8001af6:	2380      	movs	r3, #128	; 0x80
 8001af8:	021b      	lsls	r3, r3, #8
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d101      	bne.n	8001b02 <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8001afe:	2302      	movs	r3, #2
 8001b00:	e0f3      	b.n	8001cea <HAL_I2C_IsDeviceReady+0x226>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2240      	movs	r2, #64	; 0x40
 8001b06:	5c9b      	ldrb	r3, [r3, r2]
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d101      	bne.n	8001b10 <HAL_I2C_IsDeviceReady+0x4c>
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	e0ec      	b.n	8001cea <HAL_I2C_IsDeviceReady+0x226>
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	2240      	movs	r2, #64	; 0x40
 8001b14:	2101      	movs	r1, #1
 8001b16:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	2241      	movs	r2, #65	; 0x41
 8001b1c:	2124      	movs	r1, #36	; 0x24
 8001b1e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2200      	movs	r2, #0
 8001b24:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	68db      	ldr	r3, [r3, #12]
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d107      	bne.n	8001b3e <HAL_I2C_IsDeviceReady+0x7a>
 8001b2e:	230a      	movs	r3, #10
 8001b30:	18fb      	adds	r3, r7, r3
 8001b32:	881b      	ldrh	r3, [r3, #0]
 8001b34:	059b      	lsls	r3, r3, #22
 8001b36:	0d9b      	lsrs	r3, r3, #22
 8001b38:	4a6e      	ldr	r2, [pc, #440]	; (8001cf4 <HAL_I2C_IsDeviceReady+0x230>)
 8001b3a:	431a      	orrs	r2, r3
 8001b3c:	e007      	b.n	8001b4e <HAL_I2C_IsDeviceReady+0x8a>
 8001b3e:	230a      	movs	r3, #10
 8001b40:	18fb      	adds	r3, r7, r3
 8001b42:	881b      	ldrh	r3, [r3, #0]
 8001b44:	059b      	lsls	r3, r3, #22
 8001b46:	0d9b      	lsrs	r3, r3, #22
 8001b48:	22a0      	movs	r2, #160	; 0xa0
 8001b4a:	0192      	lsls	r2, r2, #6
 8001b4c:	431a      	orrs	r2, r3
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001b54:	f7ff f8b0 	bl	8000cb8 <HAL_GetTick>
 8001b58:	0003      	movs	r3, r0
 8001b5a:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	699b      	ldr	r3, [r3, #24]
 8001b62:	2220      	movs	r2, #32
 8001b64:	4013      	ands	r3, r2
 8001b66:	3b20      	subs	r3, #32
 8001b68:	425a      	negs	r2, r3
 8001b6a:	4153      	adcs	r3, r2
 8001b6c:	b2da      	uxtb	r2, r3
 8001b6e:	231f      	movs	r3, #31
 8001b70:	18fb      	adds	r3, r7, r3
 8001b72:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	2210      	movs	r2, #16
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	3b10      	subs	r3, #16
 8001b80:	425a      	negs	r2, r3
 8001b82:	4153      	adcs	r3, r2
 8001b84:	b2da      	uxtb	r2, r3
 8001b86:	231e      	movs	r3, #30
 8001b88:	18fb      	adds	r3, r7, r3
 8001b8a:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001b8c:	e035      	b.n	8001bfa <HAL_I2C_IsDeviceReady+0x136>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	3301      	adds	r3, #1
 8001b92:	d01a      	beq.n	8001bca <HAL_I2C_IsDeviceReady+0x106>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001b94:	f7ff f890 	bl	8000cb8 <HAL_GetTick>
 8001b98:	0002      	movs	r2, r0
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	683a      	ldr	r2, [r7, #0]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d302      	bcc.n	8001baa <HAL_I2C_IsDeviceReady+0xe6>
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d10f      	bne.n	8001bca <HAL_I2C_IsDeviceReady+0x106>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	2241      	movs	r2, #65	; 0x41
 8001bae:	2120      	movs	r1, #32
 8001bb0:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bb6:	2220      	movs	r2, #32
 8001bb8:	431a      	orrs	r2, r3
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2240      	movs	r2, #64	; 0x40
 8001bc2:	2100      	movs	r1, #0
 8001bc4:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e08f      	b.n	8001cea <HAL_I2C_IsDeviceReady+0x226>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	2220      	movs	r2, #32
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	3b20      	subs	r3, #32
 8001bd6:	425a      	negs	r2, r3
 8001bd8:	4153      	adcs	r3, r2
 8001bda:	b2da      	uxtb	r2, r3
 8001bdc:	231f      	movs	r3, #31
 8001bde:	18fb      	adds	r3, r7, r3
 8001be0:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	699b      	ldr	r3, [r3, #24]
 8001be8:	2210      	movs	r2, #16
 8001bea:	4013      	ands	r3, r2
 8001bec:	3b10      	subs	r3, #16
 8001bee:	425a      	negs	r2, r3
 8001bf0:	4153      	adcs	r3, r2
 8001bf2:	b2da      	uxtb	r2, r3
 8001bf4:	231e      	movs	r3, #30
 8001bf6:	18fb      	adds	r3, r7, r3
 8001bf8:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001bfa:	231f      	movs	r3, #31
 8001bfc:	18fb      	adds	r3, r7, r3
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d104      	bne.n	8001c0e <HAL_I2C_IsDeviceReady+0x14a>
 8001c04:	231e      	movs	r3, #30
 8001c06:	18fb      	adds	r3, r7, r3
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d0bf      	beq.n	8001b8e <HAL_I2C_IsDeviceReady+0xca>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	2210      	movs	r2, #16
 8001c16:	4013      	ands	r3, r2
 8001c18:	2b10      	cmp	r3, #16
 8001c1a:	d01a      	beq.n	8001c52 <HAL_I2C_IsDeviceReady+0x18e>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001c1c:	683a      	ldr	r2, [r7, #0]
 8001c1e:	68f8      	ldr	r0, [r7, #12]
 8001c20:	69bb      	ldr	r3, [r7, #24]
 8001c22:	9300      	str	r3, [sp, #0]
 8001c24:	0013      	movs	r3, r2
 8001c26:	2200      	movs	r2, #0
 8001c28:	2120      	movs	r1, #32
 8001c2a:	f000 f94d 	bl	8001ec8 <I2C_WaitOnFlagUntilTimeout>
 8001c2e:	1e03      	subs	r3, r0, #0
 8001c30:	d001      	beq.n	8001c36 <HAL_I2C_IsDeviceReady+0x172>
        {
          return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e059      	b.n	8001cea <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2220      	movs	r2, #32
 8001c3c:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2241      	movs	r2, #65	; 0x41
 8001c42:	2120      	movs	r1, #32
 8001c44:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	2240      	movs	r2, #64	; 0x40
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	e04b      	b.n	8001cea <HAL_I2C_IsDeviceReady+0x226>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001c52:	683a      	ldr	r2, [r7, #0]
 8001c54:	68f8      	ldr	r0, [r7, #12]
 8001c56:	69bb      	ldr	r3, [r7, #24]
 8001c58:	9300      	str	r3, [sp, #0]
 8001c5a:	0013      	movs	r3, r2
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	2120      	movs	r1, #32
 8001c60:	f000 f932 	bl	8001ec8 <I2C_WaitOnFlagUntilTimeout>
 8001c64:	1e03      	subs	r3, r0, #0
 8001c66:	d001      	beq.n	8001c6c <HAL_I2C_IsDeviceReady+0x1a8>
        {
          return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e03e      	b.n	8001cea <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2210      	movs	r2, #16
 8001c72:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2220      	movs	r2, #32
 8001c7a:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d119      	bne.n	8001cb8 <HAL_I2C_IsDeviceReady+0x1f4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	685a      	ldr	r2, [r3, #4]
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	2180      	movs	r1, #128	; 0x80
 8001c90:	01c9      	lsls	r1, r1, #7
 8001c92:	430a      	orrs	r2, r1
 8001c94:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001c96:	683a      	ldr	r2, [r7, #0]
 8001c98:	68f8      	ldr	r0, [r7, #12]
 8001c9a:	69bb      	ldr	r3, [r7, #24]
 8001c9c:	9300      	str	r3, [sp, #0]
 8001c9e:	0013      	movs	r3, r2
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2120      	movs	r1, #32
 8001ca4:	f000 f910 	bl	8001ec8 <I2C_WaitOnFlagUntilTimeout>
 8001ca8:	1e03      	subs	r3, r0, #0
 8001caa:	d001      	beq.n	8001cb0 <HAL_I2C_IsDeviceReady+0x1ec>
        {
          return HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	e01c      	b.n	8001cea <HAL_I2C_IsDeviceReady+0x226>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2220      	movs	r2, #32
 8001cb6:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d900      	bls.n	8001cc8 <HAL_I2C_IsDeviceReady+0x204>
 8001cc6:	e72e      	b.n	8001b26 <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2241      	movs	r2, #65	; 0x41
 8001ccc:	2120      	movs	r1, #32
 8001cce:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cd4:	2220      	movs	r2, #32
 8001cd6:	431a      	orrs	r2, r3
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2240      	movs	r2, #64	; 0x40
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001ce4:	2301      	movs	r3, #1
 8001ce6:	e000      	b.n	8001cea <HAL_I2C_IsDeviceReady+0x226>
  }
  else
  {
    return HAL_BUSY;
 8001ce8:	2302      	movs	r3, #2
  }
}
 8001cea:	0018      	movs	r0, r3
 8001cec:	46bd      	mov	sp, r7
 8001cee:	b008      	add	sp, #32
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	46c0      	nop			; (mov r8, r8)
 8001cf4:	02002000 	.word	0x02002000

08001cf8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001cf8:	b5b0      	push	{r4, r5, r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af02      	add	r7, sp, #8
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	000c      	movs	r4, r1
 8001d02:	0010      	movs	r0, r2
 8001d04:	0019      	movs	r1, r3
 8001d06:	250a      	movs	r5, #10
 8001d08:	197b      	adds	r3, r7, r5
 8001d0a:	1c22      	adds	r2, r4, #0
 8001d0c:	801a      	strh	r2, [r3, #0]
 8001d0e:	2308      	movs	r3, #8
 8001d10:	18fb      	adds	r3, r7, r3
 8001d12:	1c02      	adds	r2, r0, #0
 8001d14:	801a      	strh	r2, [r3, #0]
 8001d16:	1dbb      	adds	r3, r7, #6
 8001d18:	1c0a      	adds	r2, r1, #0
 8001d1a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001d1c:	1dbb      	adds	r3, r7, #6
 8001d1e:	881b      	ldrh	r3, [r3, #0]
 8001d20:	b2da      	uxtb	r2, r3
 8001d22:	2380      	movs	r3, #128	; 0x80
 8001d24:	045c      	lsls	r4, r3, #17
 8001d26:	197b      	adds	r3, r7, r5
 8001d28:	8819      	ldrh	r1, [r3, #0]
 8001d2a:	68f8      	ldr	r0, [r7, #12]
 8001d2c:	4b23      	ldr	r3, [pc, #140]	; (8001dbc <I2C_RequestMemoryWrite+0xc4>)
 8001d2e:	9300      	str	r3, [sp, #0]
 8001d30:	0023      	movs	r3, r4
 8001d32:	f000 f9fd 	bl	8002130 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d38:	6a39      	ldr	r1, [r7, #32]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	f000 f902 	bl	8001f46 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d42:	1e03      	subs	r3, r0, #0
 8001d44:	d001      	beq.n	8001d4a <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e033      	b.n	8001db2 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001d4a:	1dbb      	adds	r3, r7, #6
 8001d4c:	881b      	ldrh	r3, [r3, #0]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d107      	bne.n	8001d62 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d52:	2308      	movs	r3, #8
 8001d54:	18fb      	adds	r3, r7, r3
 8001d56:	881b      	ldrh	r3, [r3, #0]
 8001d58:	b2da      	uxtb	r2, r3
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	629a      	str	r2, [r3, #40]	; 0x28
 8001d60:	e019      	b.n	8001d96 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001d62:	2308      	movs	r3, #8
 8001d64:	18fb      	adds	r3, r7, r3
 8001d66:	881b      	ldrh	r3, [r3, #0]
 8001d68:	0a1b      	lsrs	r3, r3, #8
 8001d6a:	b29b      	uxth	r3, r3
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d76:	6a39      	ldr	r1, [r7, #32]
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	0018      	movs	r0, r3
 8001d7c:	f000 f8e3 	bl	8001f46 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d80:	1e03      	subs	r3, r0, #0
 8001d82:	d001      	beq.n	8001d88 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e014      	b.n	8001db2 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d88:	2308      	movs	r3, #8
 8001d8a:	18fb      	adds	r3, r7, r3
 8001d8c:	881b      	ldrh	r3, [r3, #0]
 8001d8e:	b2da      	uxtb	r2, r3
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001d96:	6a3a      	ldr	r2, [r7, #32]
 8001d98:	68f8      	ldr	r0, [r7, #12]
 8001d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d9c:	9300      	str	r3, [sp, #0]
 8001d9e:	0013      	movs	r3, r2
 8001da0:	2200      	movs	r2, #0
 8001da2:	2180      	movs	r1, #128	; 0x80
 8001da4:	f000 f890 	bl	8001ec8 <I2C_WaitOnFlagUntilTimeout>
 8001da8:	1e03      	subs	r3, r0, #0
 8001daa:	d001      	beq.n	8001db0 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001dac:	2301      	movs	r3, #1
 8001dae:	e000      	b.n	8001db2 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	0018      	movs	r0, r3
 8001db4:	46bd      	mov	sp, r7
 8001db6:	b004      	add	sp, #16
 8001db8:	bdb0      	pop	{r4, r5, r7, pc}
 8001dba:	46c0      	nop			; (mov r8, r8)
 8001dbc:	80002000 	.word	0x80002000

08001dc0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001dc0:	b5b0      	push	{r4, r5, r7, lr}
 8001dc2:	b086      	sub	sp, #24
 8001dc4:	af02      	add	r7, sp, #8
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	000c      	movs	r4, r1
 8001dca:	0010      	movs	r0, r2
 8001dcc:	0019      	movs	r1, r3
 8001dce:	250a      	movs	r5, #10
 8001dd0:	197b      	adds	r3, r7, r5
 8001dd2:	1c22      	adds	r2, r4, #0
 8001dd4:	801a      	strh	r2, [r3, #0]
 8001dd6:	2308      	movs	r3, #8
 8001dd8:	18fb      	adds	r3, r7, r3
 8001dda:	1c02      	adds	r2, r0, #0
 8001ddc:	801a      	strh	r2, [r3, #0]
 8001dde:	1dbb      	adds	r3, r7, #6
 8001de0:	1c0a      	adds	r2, r1, #0
 8001de2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001de4:	1dbb      	adds	r3, r7, #6
 8001de6:	881b      	ldrh	r3, [r3, #0]
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	197b      	adds	r3, r7, r5
 8001dec:	8819      	ldrh	r1, [r3, #0]
 8001dee:	68f8      	ldr	r0, [r7, #12]
 8001df0:	4b23      	ldr	r3, [pc, #140]	; (8001e80 <I2C_RequestMemoryRead+0xc0>)
 8001df2:	9300      	str	r3, [sp, #0]
 8001df4:	2300      	movs	r3, #0
 8001df6:	f000 f99b 	bl	8002130 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dfc:	6a39      	ldr	r1, [r7, #32]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	0018      	movs	r0, r3
 8001e02:	f000 f8a0 	bl	8001f46 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e06:	1e03      	subs	r3, r0, #0
 8001e08:	d001      	beq.n	8001e0e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e033      	b.n	8001e76 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001e0e:	1dbb      	adds	r3, r7, #6
 8001e10:	881b      	ldrh	r3, [r3, #0]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d107      	bne.n	8001e26 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001e16:	2308      	movs	r3, #8
 8001e18:	18fb      	adds	r3, r7, r3
 8001e1a:	881b      	ldrh	r3, [r3, #0]
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	629a      	str	r2, [r3, #40]	; 0x28
 8001e24:	e019      	b.n	8001e5a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001e26:	2308      	movs	r3, #8
 8001e28:	18fb      	adds	r3, r7, r3
 8001e2a:	881b      	ldrh	r3, [r3, #0]
 8001e2c:	0a1b      	lsrs	r3, r3, #8
 8001e2e:	b29b      	uxth	r3, r3
 8001e30:	b2da      	uxtb	r2, r3
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e3a:	6a39      	ldr	r1, [r7, #32]
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	0018      	movs	r0, r3
 8001e40:	f000 f881 	bl	8001f46 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e44:	1e03      	subs	r3, r0, #0
 8001e46:	d001      	beq.n	8001e4c <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001e48:	2301      	movs	r3, #1
 8001e4a:	e014      	b.n	8001e76 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001e4c:	2308      	movs	r3, #8
 8001e4e:	18fb      	adds	r3, r7, r3
 8001e50:	881b      	ldrh	r3, [r3, #0]
 8001e52:	b2da      	uxtb	r2, r3
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001e5a:	6a3a      	ldr	r2, [r7, #32]
 8001e5c:	68f8      	ldr	r0, [r7, #12]
 8001e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e60:	9300      	str	r3, [sp, #0]
 8001e62:	0013      	movs	r3, r2
 8001e64:	2200      	movs	r2, #0
 8001e66:	2140      	movs	r1, #64	; 0x40
 8001e68:	f000 f82e 	bl	8001ec8 <I2C_WaitOnFlagUntilTimeout>
 8001e6c:	1e03      	subs	r3, r0, #0
 8001e6e:	d001      	beq.n	8001e74 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e000      	b.n	8001e76 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001e74:	2300      	movs	r3, #0
}
 8001e76:	0018      	movs	r0, r3
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	b004      	add	sp, #16
 8001e7c:	bdb0      	pop	{r4, r5, r7, pc}
 8001e7e:	46c0      	nop			; (mov r8, r8)
 8001e80:	80002000 	.word	0x80002000

08001e84 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	699b      	ldr	r3, [r3, #24]
 8001e92:	2202      	movs	r2, #2
 8001e94:	4013      	ands	r3, r2
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d103      	bne.n	8001ea2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	4013      	ands	r3, r2
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d007      	beq.n	8001ec0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	699a      	ldr	r2, [r3, #24]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2101      	movs	r1, #1
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	619a      	str	r2, [r3, #24]
  }
}
 8001ec0:	46c0      	nop			; (mov r8, r8)
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	b002      	add	sp, #8
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	60f8      	str	r0, [r7, #12]
 8001ed0:	60b9      	str	r1, [r7, #8]
 8001ed2:	603b      	str	r3, [r7, #0]
 8001ed4:	1dfb      	adds	r3, r7, #7
 8001ed6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ed8:	e021      	b.n	8001f1e <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	3301      	adds	r3, #1
 8001ede:	d01e      	beq.n	8001f1e <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ee0:	f7fe feea 	bl	8000cb8 <HAL_GetTick>
 8001ee4:	0002      	movs	r2, r0
 8001ee6:	69bb      	ldr	r3, [r7, #24]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	683a      	ldr	r2, [r7, #0]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d302      	bcc.n	8001ef6 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d113      	bne.n	8001f1e <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001efa:	2220      	movs	r2, #32
 8001efc:	431a      	orrs	r2, r3
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	2241      	movs	r2, #65	; 0x41
 8001f06:	2120      	movs	r1, #32
 8001f08:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2242      	movs	r2, #66	; 0x42
 8001f0e:	2100      	movs	r1, #0
 8001f10:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	2240      	movs	r2, #64	; 0x40
 8001f16:	2100      	movs	r1, #0
 8001f18:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e00f      	b.n	8001f3e <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	68ba      	ldr	r2, [r7, #8]
 8001f26:	4013      	ands	r3, r2
 8001f28:	68ba      	ldr	r2, [r7, #8]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	425a      	negs	r2, r3
 8001f2e:	4153      	adcs	r3, r2
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	001a      	movs	r2, r3
 8001f34:	1dfb      	adds	r3, r7, #7
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d0ce      	beq.n	8001eda <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	0018      	movs	r0, r3
 8001f40:	46bd      	mov	sp, r7
 8001f42:	b004      	add	sp, #16
 8001f44:	bd80      	pop	{r7, pc}

08001f46 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001f46:	b580      	push	{r7, lr}
 8001f48:	b084      	sub	sp, #16
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	60f8      	str	r0, [r7, #12]
 8001f4e:	60b9      	str	r1, [r7, #8]
 8001f50:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001f52:	e02b      	b.n	8001fac <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f54:	687a      	ldr	r2, [r7, #4]
 8001f56:	68b9      	ldr	r1, [r7, #8]
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	f000 f86e 	bl	800203c <I2C_IsAcknowledgeFailed>
 8001f60:	1e03      	subs	r3, r0, #0
 8001f62:	d001      	beq.n	8001f68 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001f64:	2301      	movs	r3, #1
 8001f66:	e029      	b.n	8001fbc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	3301      	adds	r3, #1
 8001f6c:	d01e      	beq.n	8001fac <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f6e:	f7fe fea3 	bl	8000cb8 <HAL_GetTick>
 8001f72:	0002      	movs	r2, r0
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	1ad3      	subs	r3, r2, r3
 8001f78:	68ba      	ldr	r2, [r7, #8]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d302      	bcc.n	8001f84 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d113      	bne.n	8001fac <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f88:	2220      	movs	r2, #32
 8001f8a:	431a      	orrs	r2, r3
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	2241      	movs	r2, #65	; 0x41
 8001f94:	2120      	movs	r1, #32
 8001f96:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	2242      	movs	r2, #66	; 0x42
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	2240      	movs	r2, #64	; 0x40
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e007      	b.n	8001fbc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	699b      	ldr	r3, [r3, #24]
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d1cc      	bne.n	8001f54 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001fba:	2300      	movs	r3, #0
}
 8001fbc:	0018      	movs	r0, r3
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	b004      	add	sp, #16
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	60f8      	str	r0, [r7, #12]
 8001fcc:	60b9      	str	r1, [r7, #8]
 8001fce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001fd0:	e028      	b.n	8002024 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	68b9      	ldr	r1, [r7, #8]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	0018      	movs	r0, r3
 8001fda:	f000 f82f 	bl	800203c <I2C_IsAcknowledgeFailed>
 8001fde:	1e03      	subs	r3, r0, #0
 8001fe0:	d001      	beq.n	8001fe6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e026      	b.n	8002034 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fe6:	f7fe fe67 	bl	8000cb8 <HAL_GetTick>
 8001fea:	0002      	movs	r2, r0
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	68ba      	ldr	r2, [r7, #8]
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d302      	bcc.n	8001ffc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d113      	bne.n	8002024 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002000:	2220      	movs	r2, #32
 8002002:	431a      	orrs	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2241      	movs	r2, #65	; 0x41
 800200c:	2120      	movs	r1, #32
 800200e:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2242      	movs	r2, #66	; 0x42
 8002014:	2100      	movs	r1, #0
 8002016:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2240      	movs	r2, #64	; 0x40
 800201c:	2100      	movs	r1, #0
 800201e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e007      	b.n	8002034 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	2220      	movs	r2, #32
 800202c:	4013      	ands	r3, r2
 800202e:	2b20      	cmp	r3, #32
 8002030:	d1cf      	bne.n	8001fd2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002032:	2300      	movs	r3, #0
}
 8002034:	0018      	movs	r0, r3
 8002036:	46bd      	mov	sp, r7
 8002038:	b004      	add	sp, #16
 800203a:	bd80      	pop	{r7, pc}

0800203c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b084      	sub	sp, #16
 8002040:	af00      	add	r7, sp, #0
 8002042:	60f8      	str	r0, [r7, #12]
 8002044:	60b9      	str	r1, [r7, #8]
 8002046:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	699b      	ldr	r3, [r3, #24]
 800204e:	2210      	movs	r2, #16
 8002050:	4013      	ands	r3, r2
 8002052:	2b10      	cmp	r3, #16
 8002054:	d164      	bne.n	8002120 <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	685a      	ldr	r2, [r3, #4]
 800205c:	2380      	movs	r3, #128	; 0x80
 800205e:	049b      	lsls	r3, r3, #18
 8002060:	401a      	ands	r2, r3
 8002062:	2380      	movs	r3, #128	; 0x80
 8002064:	049b      	lsls	r3, r3, #18
 8002066:	429a      	cmp	r2, r3
 8002068:	d02b      	beq.n	80020c2 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	685a      	ldr	r2, [r3, #4]
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2180      	movs	r1, #128	; 0x80
 8002076:	01c9      	lsls	r1, r1, #7
 8002078:	430a      	orrs	r2, r1
 800207a:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800207c:	e021      	b.n	80020c2 <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	3301      	adds	r3, #1
 8002082:	d01e      	beq.n	80020c2 <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002084:	f7fe fe18 	bl	8000cb8 <HAL_GetTick>
 8002088:	0002      	movs	r2, r0
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	68ba      	ldr	r2, [r7, #8]
 8002090:	429a      	cmp	r2, r3
 8002092:	d302      	bcc.n	800209a <I2C_IsAcknowledgeFailed+0x5e>
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d113      	bne.n	80020c2 <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800209e:	2220      	movs	r2, #32
 80020a0:	431a      	orrs	r2, r3
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2241      	movs	r2, #65	; 0x41
 80020aa:	2120      	movs	r1, #32
 80020ac:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2242      	movs	r2, #66	; 0x42
 80020b2:	2100      	movs	r1, #0
 80020b4:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	2240      	movs	r2, #64	; 0x40
 80020ba:	2100      	movs	r1, #0
 80020bc:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e02f      	b.n	8002122 <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	699b      	ldr	r3, [r3, #24]
 80020c8:	2220      	movs	r2, #32
 80020ca:	4013      	ands	r3, r2
 80020cc:	2b20      	cmp	r3, #32
 80020ce:	d1d6      	bne.n	800207e <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2210      	movs	r2, #16
 80020d6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2220      	movs	r2, #32
 80020de:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	0018      	movs	r0, r3
 80020e4:	f7ff fece 	bl	8001e84 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	685a      	ldr	r2, [r3, #4]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	490e      	ldr	r1, [pc, #56]	; (800212c <I2C_IsAcknowledgeFailed+0xf0>)
 80020f4:	400a      	ands	r2, r1
 80020f6:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020fc:	2204      	movs	r2, #4
 80020fe:	431a      	orrs	r2, r3
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2241      	movs	r2, #65	; 0x41
 8002108:	2120      	movs	r1, #32
 800210a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2242      	movs	r2, #66	; 0x42
 8002110:	2100      	movs	r1, #0
 8002112:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2240      	movs	r2, #64	; 0x40
 8002118:	2100      	movs	r1, #0
 800211a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	e000      	b.n	8002122 <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8002120:	2300      	movs	r3, #0
}
 8002122:	0018      	movs	r0, r3
 8002124:	46bd      	mov	sp, r7
 8002126:	b004      	add	sp, #16
 8002128:	bd80      	pop	{r7, pc}
 800212a:	46c0      	nop			; (mov r8, r8)
 800212c:	fe00e800 	.word	0xfe00e800

08002130 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002130:	b590      	push	{r4, r7, lr}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	0008      	movs	r0, r1
 800213a:	0011      	movs	r1, r2
 800213c:	607b      	str	r3, [r7, #4]
 800213e:	240a      	movs	r4, #10
 8002140:	193b      	adds	r3, r7, r4
 8002142:	1c02      	adds	r2, r0, #0
 8002144:	801a      	strh	r2, [r3, #0]
 8002146:	2009      	movs	r0, #9
 8002148:	183b      	adds	r3, r7, r0
 800214a:	1c0a      	adds	r2, r1, #0
 800214c:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	6a3a      	ldr	r2, [r7, #32]
 8002156:	0d51      	lsrs	r1, r2, #21
 8002158:	2280      	movs	r2, #128	; 0x80
 800215a:	00d2      	lsls	r2, r2, #3
 800215c:	400a      	ands	r2, r1
 800215e:	490e      	ldr	r1, [pc, #56]	; (8002198 <I2C_TransferConfig+0x68>)
 8002160:	430a      	orrs	r2, r1
 8002162:	43d2      	mvns	r2, r2
 8002164:	401a      	ands	r2, r3
 8002166:	0011      	movs	r1, r2
 8002168:	193b      	adds	r3, r7, r4
 800216a:	881b      	ldrh	r3, [r3, #0]
 800216c:	059b      	lsls	r3, r3, #22
 800216e:	0d9a      	lsrs	r2, r3, #22
 8002170:	183b      	adds	r3, r7, r0
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	0418      	lsls	r0, r3, #16
 8002176:	23ff      	movs	r3, #255	; 0xff
 8002178:	041b      	lsls	r3, r3, #16
 800217a:	4003      	ands	r3, r0
 800217c:	431a      	orrs	r2, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	431a      	orrs	r2, r3
 8002182:	6a3b      	ldr	r3, [r7, #32]
 8002184:	431a      	orrs	r2, r3
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	430a      	orrs	r2, r1
 800218c:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800218e:	46c0      	nop			; (mov r8, r8)
 8002190:	46bd      	mov	sp, r7
 8002192:	b005      	add	sp, #20
 8002194:	bd90      	pop	{r4, r7, pc}
 8002196:	46c0      	nop			; (mov r8, r8)
 8002198:	03ff63ff 	.word	0x03ff63ff

0800219c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
 80021a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2241      	movs	r2, #65	; 0x41
 80021aa:	5c9b      	ldrb	r3, [r3, r2]
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b20      	cmp	r3, #32
 80021b0:	d138      	bne.n	8002224 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2240      	movs	r2, #64	; 0x40
 80021b6:	5c9b      	ldrb	r3, [r3, r2]
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d101      	bne.n	80021c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80021bc:	2302      	movs	r3, #2
 80021be:	e032      	b.n	8002226 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2240      	movs	r2, #64	; 0x40
 80021c4:	2101      	movs	r1, #1
 80021c6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2241      	movs	r2, #65	; 0x41
 80021cc:	2124      	movs	r1, #36	; 0x24
 80021ce:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2101      	movs	r1, #1
 80021dc:	438a      	bics	r2, r1
 80021de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4911      	ldr	r1, [pc, #68]	; (8002230 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80021ec:	400a      	ands	r2, r1
 80021ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	6819      	ldr	r1, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	683a      	ldr	r2, [r7, #0]
 80021fc:	430a      	orrs	r2, r1
 80021fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2101      	movs	r1, #1
 800220c:	430a      	orrs	r2, r1
 800220e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2241      	movs	r2, #65	; 0x41
 8002214:	2120      	movs	r1, #32
 8002216:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2240      	movs	r2, #64	; 0x40
 800221c:	2100      	movs	r1, #0
 800221e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002220:	2300      	movs	r3, #0
 8002222:	e000      	b.n	8002226 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002224:	2302      	movs	r3, #2
  }
}
 8002226:	0018      	movs	r0, r3
 8002228:	46bd      	mov	sp, r7
 800222a:	b002      	add	sp, #8
 800222c:	bd80      	pop	{r7, pc}
 800222e:	46c0      	nop			; (mov r8, r8)
 8002230:	ffffefff 	.word	0xffffefff

08002234 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2241      	movs	r2, #65	; 0x41
 8002242:	5c9b      	ldrb	r3, [r3, r2]
 8002244:	b2db      	uxtb	r3, r3
 8002246:	2b20      	cmp	r3, #32
 8002248:	d139      	bne.n	80022be <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2240      	movs	r2, #64	; 0x40
 800224e:	5c9b      	ldrb	r3, [r3, r2]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d101      	bne.n	8002258 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002254:	2302      	movs	r3, #2
 8002256:	e033      	b.n	80022c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2240      	movs	r2, #64	; 0x40
 800225c:	2101      	movs	r1, #1
 800225e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2241      	movs	r2, #65	; 0x41
 8002264:	2124      	movs	r1, #36	; 0x24
 8002266:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2101      	movs	r1, #1
 8002274:	438a      	bics	r2, r1
 8002276:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	4a11      	ldr	r2, [pc, #68]	; (80022c8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002284:	4013      	ands	r3, r2
 8002286:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	021b      	lsls	r3, r3, #8
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	4313      	orrs	r3, r2
 8002290:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2101      	movs	r1, #1
 80022a6:	430a      	orrs	r2, r1
 80022a8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2241      	movs	r2, #65	; 0x41
 80022ae:	2120      	movs	r1, #32
 80022b0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2240      	movs	r2, #64	; 0x40
 80022b6:	2100      	movs	r1, #0
 80022b8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80022ba:	2300      	movs	r3, #0
 80022bc:	e000      	b.n	80022c0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80022be:	2302      	movs	r3, #2
  }
}
 80022c0:	0018      	movs	r0, r3
 80022c2:	46bd      	mov	sp, r7
 80022c4:	b004      	add	sp, #16
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	fffff0ff 	.word	0xfffff0ff

080022cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b088      	sub	sp, #32
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d101      	bne.n	80022de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022da:	2301      	movs	r3, #1
 80022dc:	e301      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	2201      	movs	r2, #1
 80022e4:	4013      	ands	r3, r2
 80022e6:	d100      	bne.n	80022ea <HAL_RCC_OscConfig+0x1e>
 80022e8:	e08d      	b.n	8002406 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80022ea:	4bc3      	ldr	r3, [pc, #780]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	220c      	movs	r2, #12
 80022f0:	4013      	ands	r3, r2
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	d00e      	beq.n	8002314 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80022f6:	4bc0      	ldr	r3, [pc, #768]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	220c      	movs	r2, #12
 80022fc:	4013      	ands	r3, r2
 80022fe:	2b08      	cmp	r3, #8
 8002300:	d116      	bne.n	8002330 <HAL_RCC_OscConfig+0x64>
 8002302:	4bbd      	ldr	r3, [pc, #756]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002304:	685a      	ldr	r2, [r3, #4]
 8002306:	2380      	movs	r3, #128	; 0x80
 8002308:	025b      	lsls	r3, r3, #9
 800230a:	401a      	ands	r2, r3
 800230c:	2380      	movs	r3, #128	; 0x80
 800230e:	025b      	lsls	r3, r3, #9
 8002310:	429a      	cmp	r2, r3
 8002312:	d10d      	bne.n	8002330 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002314:	4bb8      	ldr	r3, [pc, #736]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002316:	681a      	ldr	r2, [r3, #0]
 8002318:	2380      	movs	r3, #128	; 0x80
 800231a:	029b      	lsls	r3, r3, #10
 800231c:	4013      	ands	r3, r2
 800231e:	d100      	bne.n	8002322 <HAL_RCC_OscConfig+0x56>
 8002320:	e070      	b.n	8002404 <HAL_RCC_OscConfig+0x138>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d000      	beq.n	800232c <HAL_RCC_OscConfig+0x60>
 800232a:	e06b      	b.n	8002404 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e2d8      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	2b01      	cmp	r3, #1
 8002336:	d107      	bne.n	8002348 <HAL_RCC_OscConfig+0x7c>
 8002338:	4baf      	ldr	r3, [pc, #700]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	4bae      	ldr	r3, [pc, #696]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 800233e:	2180      	movs	r1, #128	; 0x80
 8002340:	0249      	lsls	r1, r1, #9
 8002342:	430a      	orrs	r2, r1
 8002344:	601a      	str	r2, [r3, #0]
 8002346:	e02f      	b.n	80023a8 <HAL_RCC_OscConfig+0xdc>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d10c      	bne.n	800236a <HAL_RCC_OscConfig+0x9e>
 8002350:	4ba9      	ldr	r3, [pc, #676]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	4ba8      	ldr	r3, [pc, #672]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002356:	49a9      	ldr	r1, [pc, #676]	; (80025fc <HAL_RCC_OscConfig+0x330>)
 8002358:	400a      	ands	r2, r1
 800235a:	601a      	str	r2, [r3, #0]
 800235c:	4ba6      	ldr	r3, [pc, #664]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	4ba5      	ldr	r3, [pc, #660]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002362:	49a7      	ldr	r1, [pc, #668]	; (8002600 <HAL_RCC_OscConfig+0x334>)
 8002364:	400a      	ands	r2, r1
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	e01e      	b.n	80023a8 <HAL_RCC_OscConfig+0xdc>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	2b05      	cmp	r3, #5
 8002370:	d10e      	bne.n	8002390 <HAL_RCC_OscConfig+0xc4>
 8002372:	4ba1      	ldr	r3, [pc, #644]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	4ba0      	ldr	r3, [pc, #640]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002378:	2180      	movs	r1, #128	; 0x80
 800237a:	02c9      	lsls	r1, r1, #11
 800237c:	430a      	orrs	r2, r1
 800237e:	601a      	str	r2, [r3, #0]
 8002380:	4b9d      	ldr	r3, [pc, #628]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	4b9c      	ldr	r3, [pc, #624]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002386:	2180      	movs	r1, #128	; 0x80
 8002388:	0249      	lsls	r1, r1, #9
 800238a:	430a      	orrs	r2, r1
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	e00b      	b.n	80023a8 <HAL_RCC_OscConfig+0xdc>
 8002390:	4b99      	ldr	r3, [pc, #612]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	4b98      	ldr	r3, [pc, #608]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002396:	4999      	ldr	r1, [pc, #612]	; (80025fc <HAL_RCC_OscConfig+0x330>)
 8002398:	400a      	ands	r2, r1
 800239a:	601a      	str	r2, [r3, #0]
 800239c:	4b96      	ldr	r3, [pc, #600]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	4b95      	ldr	r3, [pc, #596]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 80023a2:	4997      	ldr	r1, [pc, #604]	; (8002600 <HAL_RCC_OscConfig+0x334>)
 80023a4:	400a      	ands	r2, r1
 80023a6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d014      	beq.n	80023da <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b0:	f7fe fc82 	bl	8000cb8 <HAL_GetTick>
 80023b4:	0003      	movs	r3, r0
 80023b6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023b8:	e008      	b.n	80023cc <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023ba:	f7fe fc7d 	bl	8000cb8 <HAL_GetTick>
 80023be:	0002      	movs	r2, r0
 80023c0:	69bb      	ldr	r3, [r7, #24]
 80023c2:	1ad3      	subs	r3, r2, r3
 80023c4:	2b64      	cmp	r3, #100	; 0x64
 80023c6:	d901      	bls.n	80023cc <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80023c8:	2303      	movs	r3, #3
 80023ca:	e28a      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023cc:	4b8a      	ldr	r3, [pc, #552]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	2380      	movs	r3, #128	; 0x80
 80023d2:	029b      	lsls	r3, r3, #10
 80023d4:	4013      	ands	r3, r2
 80023d6:	d0f0      	beq.n	80023ba <HAL_RCC_OscConfig+0xee>
 80023d8:	e015      	b.n	8002406 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023da:	f7fe fc6d 	bl	8000cb8 <HAL_GetTick>
 80023de:	0003      	movs	r3, r0
 80023e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023e4:	f7fe fc68 	bl	8000cb8 <HAL_GetTick>
 80023e8:	0002      	movs	r2, r0
 80023ea:	69bb      	ldr	r3, [r7, #24]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b64      	cmp	r3, #100	; 0x64
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e275      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023f6:	4b80      	ldr	r3, [pc, #512]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	2380      	movs	r3, #128	; 0x80
 80023fc:	029b      	lsls	r3, r3, #10
 80023fe:	4013      	ands	r3, r2
 8002400:	d1f0      	bne.n	80023e4 <HAL_RCC_OscConfig+0x118>
 8002402:	e000      	b.n	8002406 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002404:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2202      	movs	r2, #2
 800240c:	4013      	ands	r3, r2
 800240e:	d100      	bne.n	8002412 <HAL_RCC_OscConfig+0x146>
 8002410:	e069      	b.n	80024e6 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002412:	4b79      	ldr	r3, [pc, #484]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	220c      	movs	r2, #12
 8002418:	4013      	ands	r3, r2
 800241a:	d00b      	beq.n	8002434 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800241c:	4b76      	ldr	r3, [pc, #472]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	220c      	movs	r2, #12
 8002422:	4013      	ands	r3, r2
 8002424:	2b08      	cmp	r3, #8
 8002426:	d11c      	bne.n	8002462 <HAL_RCC_OscConfig+0x196>
 8002428:	4b73      	ldr	r3, [pc, #460]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 800242a:	685a      	ldr	r2, [r3, #4]
 800242c:	2380      	movs	r3, #128	; 0x80
 800242e:	025b      	lsls	r3, r3, #9
 8002430:	4013      	ands	r3, r2
 8002432:	d116      	bne.n	8002462 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002434:	4b70      	ldr	r3, [pc, #448]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2202      	movs	r2, #2
 800243a:	4013      	ands	r3, r2
 800243c:	d005      	beq.n	800244a <HAL_RCC_OscConfig+0x17e>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	68db      	ldr	r3, [r3, #12]
 8002442:	2b01      	cmp	r3, #1
 8002444:	d001      	beq.n	800244a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e24b      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800244a:	4b6b      	ldr	r3, [pc, #428]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	22f8      	movs	r2, #248	; 0xf8
 8002450:	4393      	bics	r3, r2
 8002452:	0019      	movs	r1, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	691b      	ldr	r3, [r3, #16]
 8002458:	00da      	lsls	r2, r3, #3
 800245a:	4b67      	ldr	r3, [pc, #412]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 800245c:	430a      	orrs	r2, r1
 800245e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002460:	e041      	b.n	80024e6 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d024      	beq.n	80024b4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800246a:	4b63      	ldr	r3, [pc, #396]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	4b62      	ldr	r3, [pc, #392]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002470:	2101      	movs	r1, #1
 8002472:	430a      	orrs	r2, r1
 8002474:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002476:	f7fe fc1f 	bl	8000cb8 <HAL_GetTick>
 800247a:	0003      	movs	r3, r0
 800247c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800247e:	e008      	b.n	8002492 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002480:	f7fe fc1a 	bl	8000cb8 <HAL_GetTick>
 8002484:	0002      	movs	r2, r0
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	1ad3      	subs	r3, r2, r3
 800248a:	2b02      	cmp	r3, #2
 800248c:	d901      	bls.n	8002492 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e227      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002492:	4b59      	ldr	r3, [pc, #356]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2202      	movs	r2, #2
 8002498:	4013      	ands	r3, r2
 800249a:	d0f1      	beq.n	8002480 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800249c:	4b56      	ldr	r3, [pc, #344]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	22f8      	movs	r2, #248	; 0xf8
 80024a2:	4393      	bics	r3, r2
 80024a4:	0019      	movs	r1, r3
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	691b      	ldr	r3, [r3, #16]
 80024aa:	00da      	lsls	r2, r3, #3
 80024ac:	4b52      	ldr	r3, [pc, #328]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 80024ae:	430a      	orrs	r2, r1
 80024b0:	601a      	str	r2, [r3, #0]
 80024b2:	e018      	b.n	80024e6 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024b4:	4b50      	ldr	r3, [pc, #320]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	4b4f      	ldr	r3, [pc, #316]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 80024ba:	2101      	movs	r1, #1
 80024bc:	438a      	bics	r2, r1
 80024be:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024c0:	f7fe fbfa 	bl	8000cb8 <HAL_GetTick>
 80024c4:	0003      	movs	r3, r0
 80024c6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024c8:	e008      	b.n	80024dc <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024ca:	f7fe fbf5 	bl	8000cb8 <HAL_GetTick>
 80024ce:	0002      	movs	r2, r0
 80024d0:	69bb      	ldr	r3, [r7, #24]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	d901      	bls.n	80024dc <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e202      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024dc:	4b46      	ldr	r3, [pc, #280]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2202      	movs	r2, #2
 80024e2:	4013      	ands	r3, r2
 80024e4:	d1f1      	bne.n	80024ca <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	2208      	movs	r2, #8
 80024ec:	4013      	ands	r3, r2
 80024ee:	d036      	beq.n	800255e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	69db      	ldr	r3, [r3, #28]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d019      	beq.n	800252c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80024f8:	4b3f      	ldr	r3, [pc, #252]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 80024fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024fc:	4b3e      	ldr	r3, [pc, #248]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 80024fe:	2101      	movs	r1, #1
 8002500:	430a      	orrs	r2, r1
 8002502:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002504:	f7fe fbd8 	bl	8000cb8 <HAL_GetTick>
 8002508:	0003      	movs	r3, r0
 800250a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800250c:	e008      	b.n	8002520 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800250e:	f7fe fbd3 	bl	8000cb8 <HAL_GetTick>
 8002512:	0002      	movs	r2, r0
 8002514:	69bb      	ldr	r3, [r7, #24]
 8002516:	1ad3      	subs	r3, r2, r3
 8002518:	2b02      	cmp	r3, #2
 800251a:	d901      	bls.n	8002520 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 800251c:	2303      	movs	r3, #3
 800251e:	e1e0      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002520:	4b35      	ldr	r3, [pc, #212]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002524:	2202      	movs	r2, #2
 8002526:	4013      	ands	r3, r2
 8002528:	d0f1      	beq.n	800250e <HAL_RCC_OscConfig+0x242>
 800252a:	e018      	b.n	800255e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800252c:	4b32      	ldr	r3, [pc, #200]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 800252e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002530:	4b31      	ldr	r3, [pc, #196]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002532:	2101      	movs	r1, #1
 8002534:	438a      	bics	r2, r1
 8002536:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002538:	f7fe fbbe 	bl	8000cb8 <HAL_GetTick>
 800253c:	0003      	movs	r3, r0
 800253e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002540:	e008      	b.n	8002554 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002542:	f7fe fbb9 	bl	8000cb8 <HAL_GetTick>
 8002546:	0002      	movs	r2, r0
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	2b02      	cmp	r3, #2
 800254e:	d901      	bls.n	8002554 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002550:	2303      	movs	r3, #3
 8002552:	e1c6      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002554:	4b28      	ldr	r3, [pc, #160]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002558:	2202      	movs	r2, #2
 800255a:	4013      	ands	r3, r2
 800255c:	d1f1      	bne.n	8002542 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	2204      	movs	r2, #4
 8002564:	4013      	ands	r3, r2
 8002566:	d100      	bne.n	800256a <HAL_RCC_OscConfig+0x29e>
 8002568:	e0b4      	b.n	80026d4 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800256a:	201f      	movs	r0, #31
 800256c:	183b      	adds	r3, r7, r0
 800256e:	2200      	movs	r2, #0
 8002570:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002572:	4b21      	ldr	r3, [pc, #132]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002574:	69da      	ldr	r2, [r3, #28]
 8002576:	2380      	movs	r3, #128	; 0x80
 8002578:	055b      	lsls	r3, r3, #21
 800257a:	4013      	ands	r3, r2
 800257c:	d110      	bne.n	80025a0 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800257e:	4b1e      	ldr	r3, [pc, #120]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002580:	69da      	ldr	r2, [r3, #28]
 8002582:	4b1d      	ldr	r3, [pc, #116]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 8002584:	2180      	movs	r1, #128	; 0x80
 8002586:	0549      	lsls	r1, r1, #21
 8002588:	430a      	orrs	r2, r1
 800258a:	61da      	str	r2, [r3, #28]
 800258c:	4b1a      	ldr	r3, [pc, #104]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 800258e:	69da      	ldr	r2, [r3, #28]
 8002590:	2380      	movs	r3, #128	; 0x80
 8002592:	055b      	lsls	r3, r3, #21
 8002594:	4013      	ands	r3, r2
 8002596:	60fb      	str	r3, [r7, #12]
 8002598:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800259a:	183b      	adds	r3, r7, r0
 800259c:	2201      	movs	r2, #1
 800259e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025a0:	4b18      	ldr	r3, [pc, #96]	; (8002604 <HAL_RCC_OscConfig+0x338>)
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	2380      	movs	r3, #128	; 0x80
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	4013      	ands	r3, r2
 80025aa:	d11a      	bne.n	80025e2 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025ac:	4b15      	ldr	r3, [pc, #84]	; (8002604 <HAL_RCC_OscConfig+0x338>)
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	4b14      	ldr	r3, [pc, #80]	; (8002604 <HAL_RCC_OscConfig+0x338>)
 80025b2:	2180      	movs	r1, #128	; 0x80
 80025b4:	0049      	lsls	r1, r1, #1
 80025b6:	430a      	orrs	r2, r1
 80025b8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025ba:	f7fe fb7d 	bl	8000cb8 <HAL_GetTick>
 80025be:	0003      	movs	r3, r0
 80025c0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025c4:	f7fe fb78 	bl	8000cb8 <HAL_GetTick>
 80025c8:	0002      	movs	r2, r0
 80025ca:	69bb      	ldr	r3, [r7, #24]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b64      	cmp	r3, #100	; 0x64
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e185      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025d6:	4b0b      	ldr	r3, [pc, #44]	; (8002604 <HAL_RCC_OscConfig+0x338>)
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	2380      	movs	r3, #128	; 0x80
 80025dc:	005b      	lsls	r3, r3, #1
 80025de:	4013      	ands	r3, r2
 80025e0:	d0f0      	beq.n	80025c4 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d10e      	bne.n	8002608 <HAL_RCC_OscConfig+0x33c>
 80025ea:	4b03      	ldr	r3, [pc, #12]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 80025ec:	6a1a      	ldr	r2, [r3, #32]
 80025ee:	4b02      	ldr	r3, [pc, #8]	; (80025f8 <HAL_RCC_OscConfig+0x32c>)
 80025f0:	2101      	movs	r1, #1
 80025f2:	430a      	orrs	r2, r1
 80025f4:	621a      	str	r2, [r3, #32]
 80025f6:	e035      	b.n	8002664 <HAL_RCC_OscConfig+0x398>
 80025f8:	40021000 	.word	0x40021000
 80025fc:	fffeffff 	.word	0xfffeffff
 8002600:	fffbffff 	.word	0xfffbffff
 8002604:	40007000 	.word	0x40007000
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d10c      	bne.n	800262a <HAL_RCC_OscConfig+0x35e>
 8002610:	4bb6      	ldr	r3, [pc, #728]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002612:	6a1a      	ldr	r2, [r3, #32]
 8002614:	4bb5      	ldr	r3, [pc, #724]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002616:	2101      	movs	r1, #1
 8002618:	438a      	bics	r2, r1
 800261a:	621a      	str	r2, [r3, #32]
 800261c:	4bb3      	ldr	r3, [pc, #716]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 800261e:	6a1a      	ldr	r2, [r3, #32]
 8002620:	4bb2      	ldr	r3, [pc, #712]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002622:	2104      	movs	r1, #4
 8002624:	438a      	bics	r2, r1
 8002626:	621a      	str	r2, [r3, #32]
 8002628:	e01c      	b.n	8002664 <HAL_RCC_OscConfig+0x398>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	2b05      	cmp	r3, #5
 8002630:	d10c      	bne.n	800264c <HAL_RCC_OscConfig+0x380>
 8002632:	4bae      	ldr	r3, [pc, #696]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002634:	6a1a      	ldr	r2, [r3, #32]
 8002636:	4bad      	ldr	r3, [pc, #692]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002638:	2104      	movs	r1, #4
 800263a:	430a      	orrs	r2, r1
 800263c:	621a      	str	r2, [r3, #32]
 800263e:	4bab      	ldr	r3, [pc, #684]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002640:	6a1a      	ldr	r2, [r3, #32]
 8002642:	4baa      	ldr	r3, [pc, #680]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002644:	2101      	movs	r1, #1
 8002646:	430a      	orrs	r2, r1
 8002648:	621a      	str	r2, [r3, #32]
 800264a:	e00b      	b.n	8002664 <HAL_RCC_OscConfig+0x398>
 800264c:	4ba7      	ldr	r3, [pc, #668]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 800264e:	6a1a      	ldr	r2, [r3, #32]
 8002650:	4ba6      	ldr	r3, [pc, #664]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002652:	2101      	movs	r1, #1
 8002654:	438a      	bics	r2, r1
 8002656:	621a      	str	r2, [r3, #32]
 8002658:	4ba4      	ldr	r3, [pc, #656]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 800265a:	6a1a      	ldr	r2, [r3, #32]
 800265c:	4ba3      	ldr	r3, [pc, #652]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 800265e:	2104      	movs	r1, #4
 8002660:	438a      	bics	r2, r1
 8002662:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d014      	beq.n	8002696 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800266c:	f7fe fb24 	bl	8000cb8 <HAL_GetTick>
 8002670:	0003      	movs	r3, r0
 8002672:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002674:	e009      	b.n	800268a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002676:	f7fe fb1f 	bl	8000cb8 <HAL_GetTick>
 800267a:	0002      	movs	r2, r0
 800267c:	69bb      	ldr	r3, [r7, #24]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	4a9b      	ldr	r2, [pc, #620]	; (80028f0 <HAL_RCC_OscConfig+0x624>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e12b      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800268a:	4b98      	ldr	r3, [pc, #608]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 800268c:	6a1b      	ldr	r3, [r3, #32]
 800268e:	2202      	movs	r2, #2
 8002690:	4013      	ands	r3, r2
 8002692:	d0f0      	beq.n	8002676 <HAL_RCC_OscConfig+0x3aa>
 8002694:	e013      	b.n	80026be <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002696:	f7fe fb0f 	bl	8000cb8 <HAL_GetTick>
 800269a:	0003      	movs	r3, r0
 800269c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800269e:	e009      	b.n	80026b4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026a0:	f7fe fb0a 	bl	8000cb8 <HAL_GetTick>
 80026a4:	0002      	movs	r2, r0
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	4a91      	ldr	r2, [pc, #580]	; (80028f0 <HAL_RCC_OscConfig+0x624>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d901      	bls.n	80026b4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e116      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026b4:	4b8d      	ldr	r3, [pc, #564]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 80026b6:	6a1b      	ldr	r3, [r3, #32]
 80026b8:	2202      	movs	r2, #2
 80026ba:	4013      	ands	r3, r2
 80026bc:	d1f0      	bne.n	80026a0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026be:	231f      	movs	r3, #31
 80026c0:	18fb      	adds	r3, r7, r3
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d105      	bne.n	80026d4 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026c8:	4b88      	ldr	r3, [pc, #544]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 80026ca:	69da      	ldr	r2, [r3, #28]
 80026cc:	4b87      	ldr	r3, [pc, #540]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 80026ce:	4989      	ldr	r1, [pc, #548]	; (80028f4 <HAL_RCC_OscConfig+0x628>)
 80026d0:	400a      	ands	r2, r1
 80026d2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2210      	movs	r2, #16
 80026da:	4013      	ands	r3, r2
 80026dc:	d063      	beq.n	80027a6 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	695b      	ldr	r3, [r3, #20]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d12a      	bne.n	800273c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80026e6:	4b81      	ldr	r3, [pc, #516]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 80026e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026ea:	4b80      	ldr	r3, [pc, #512]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 80026ec:	2104      	movs	r1, #4
 80026ee:	430a      	orrs	r2, r1
 80026f0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80026f2:	4b7e      	ldr	r3, [pc, #504]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 80026f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026f6:	4b7d      	ldr	r3, [pc, #500]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 80026f8:	2101      	movs	r1, #1
 80026fa:	430a      	orrs	r2, r1
 80026fc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026fe:	f7fe fadb 	bl	8000cb8 <HAL_GetTick>
 8002702:	0003      	movs	r3, r0
 8002704:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002708:	f7fe fad6 	bl	8000cb8 <HAL_GetTick>
 800270c:	0002      	movs	r2, r0
 800270e:	69bb      	ldr	r3, [r7, #24]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e0e3      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800271a:	4b74      	ldr	r3, [pc, #464]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 800271c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800271e:	2202      	movs	r2, #2
 8002720:	4013      	ands	r3, r2
 8002722:	d0f1      	beq.n	8002708 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002724:	4b71      	ldr	r3, [pc, #452]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002726:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002728:	22f8      	movs	r2, #248	; 0xf8
 800272a:	4393      	bics	r3, r2
 800272c:	0019      	movs	r1, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	699b      	ldr	r3, [r3, #24]
 8002732:	00da      	lsls	r2, r3, #3
 8002734:	4b6d      	ldr	r3, [pc, #436]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002736:	430a      	orrs	r2, r1
 8002738:	635a      	str	r2, [r3, #52]	; 0x34
 800273a:	e034      	b.n	80027a6 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	695b      	ldr	r3, [r3, #20]
 8002740:	3305      	adds	r3, #5
 8002742:	d111      	bne.n	8002768 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002744:	4b69      	ldr	r3, [pc, #420]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002746:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002748:	4b68      	ldr	r3, [pc, #416]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 800274a:	2104      	movs	r1, #4
 800274c:	438a      	bics	r2, r1
 800274e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002750:	4b66      	ldr	r3, [pc, #408]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002752:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002754:	22f8      	movs	r2, #248	; 0xf8
 8002756:	4393      	bics	r3, r2
 8002758:	0019      	movs	r1, r3
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	699b      	ldr	r3, [r3, #24]
 800275e:	00da      	lsls	r2, r3, #3
 8002760:	4b62      	ldr	r3, [pc, #392]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002762:	430a      	orrs	r2, r1
 8002764:	635a      	str	r2, [r3, #52]	; 0x34
 8002766:	e01e      	b.n	80027a6 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002768:	4b60      	ldr	r3, [pc, #384]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 800276a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800276c:	4b5f      	ldr	r3, [pc, #380]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 800276e:	2104      	movs	r1, #4
 8002770:	430a      	orrs	r2, r1
 8002772:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002774:	4b5d      	ldr	r3, [pc, #372]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002776:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002778:	4b5c      	ldr	r3, [pc, #368]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 800277a:	2101      	movs	r1, #1
 800277c:	438a      	bics	r2, r1
 800277e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002780:	f7fe fa9a 	bl	8000cb8 <HAL_GetTick>
 8002784:	0003      	movs	r3, r0
 8002786:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002788:	e008      	b.n	800279c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800278a:	f7fe fa95 	bl	8000cb8 <HAL_GetTick>
 800278e:	0002      	movs	r2, r0
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	2b02      	cmp	r3, #2
 8002796:	d901      	bls.n	800279c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e0a2      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800279c:	4b53      	ldr	r3, [pc, #332]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 800279e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027a0:	2202      	movs	r2, #2
 80027a2:	4013      	ands	r3, r2
 80027a4:	d1f1      	bne.n	800278a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6a1b      	ldr	r3, [r3, #32]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d100      	bne.n	80027b0 <HAL_RCC_OscConfig+0x4e4>
 80027ae:	e097      	b.n	80028e0 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027b0:	4b4e      	ldr	r3, [pc, #312]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	220c      	movs	r2, #12
 80027b6:	4013      	ands	r3, r2
 80027b8:	2b08      	cmp	r3, #8
 80027ba:	d100      	bne.n	80027be <HAL_RCC_OscConfig+0x4f2>
 80027bc:	e06b      	b.n	8002896 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a1b      	ldr	r3, [r3, #32]
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d14c      	bne.n	8002860 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027c6:	4b49      	ldr	r3, [pc, #292]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	4b48      	ldr	r3, [pc, #288]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 80027cc:	494a      	ldr	r1, [pc, #296]	; (80028f8 <HAL_RCC_OscConfig+0x62c>)
 80027ce:	400a      	ands	r2, r1
 80027d0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d2:	f7fe fa71 	bl	8000cb8 <HAL_GetTick>
 80027d6:	0003      	movs	r3, r0
 80027d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027da:	e008      	b.n	80027ee <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027dc:	f7fe fa6c 	bl	8000cb8 <HAL_GetTick>
 80027e0:	0002      	movs	r2, r0
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d901      	bls.n	80027ee <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e079      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027ee:	4b3f      	ldr	r3, [pc, #252]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	2380      	movs	r3, #128	; 0x80
 80027f4:	049b      	lsls	r3, r3, #18
 80027f6:	4013      	ands	r3, r2
 80027f8:	d1f0      	bne.n	80027dc <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027fa:	4b3c      	ldr	r3, [pc, #240]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 80027fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027fe:	220f      	movs	r2, #15
 8002800:	4393      	bics	r3, r2
 8002802:	0019      	movs	r1, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002808:	4b38      	ldr	r3, [pc, #224]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 800280a:	430a      	orrs	r2, r1
 800280c:	62da      	str	r2, [r3, #44]	; 0x2c
 800280e:	4b37      	ldr	r3, [pc, #220]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	4a3a      	ldr	r2, [pc, #232]	; (80028fc <HAL_RCC_OscConfig+0x630>)
 8002814:	4013      	ands	r3, r2
 8002816:	0019      	movs	r1, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002820:	431a      	orrs	r2, r3
 8002822:	4b32      	ldr	r3, [pc, #200]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002824:	430a      	orrs	r2, r1
 8002826:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002828:	4b30      	ldr	r3, [pc, #192]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	4b2f      	ldr	r3, [pc, #188]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 800282e:	2180      	movs	r1, #128	; 0x80
 8002830:	0449      	lsls	r1, r1, #17
 8002832:	430a      	orrs	r2, r1
 8002834:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002836:	f7fe fa3f 	bl	8000cb8 <HAL_GetTick>
 800283a:	0003      	movs	r3, r0
 800283c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800283e:	e008      	b.n	8002852 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002840:	f7fe fa3a 	bl	8000cb8 <HAL_GetTick>
 8002844:	0002      	movs	r2, r0
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	2b02      	cmp	r3, #2
 800284c:	d901      	bls.n	8002852 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e047      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002852:	4b26      	ldr	r3, [pc, #152]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	2380      	movs	r3, #128	; 0x80
 8002858:	049b      	lsls	r3, r3, #18
 800285a:	4013      	ands	r3, r2
 800285c:	d0f0      	beq.n	8002840 <HAL_RCC_OscConfig+0x574>
 800285e:	e03f      	b.n	80028e0 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002860:	4b22      	ldr	r3, [pc, #136]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	4b21      	ldr	r3, [pc, #132]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 8002866:	4924      	ldr	r1, [pc, #144]	; (80028f8 <HAL_RCC_OscConfig+0x62c>)
 8002868:	400a      	ands	r2, r1
 800286a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800286c:	f7fe fa24 	bl	8000cb8 <HAL_GetTick>
 8002870:	0003      	movs	r3, r0
 8002872:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002874:	e008      	b.n	8002888 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002876:	f7fe fa1f 	bl	8000cb8 <HAL_GetTick>
 800287a:	0002      	movs	r2, r0
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	2b02      	cmp	r3, #2
 8002882:	d901      	bls.n	8002888 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e02c      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002888:	4b18      	ldr	r3, [pc, #96]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	2380      	movs	r3, #128	; 0x80
 800288e:	049b      	lsls	r3, r3, #18
 8002890:	4013      	ands	r3, r2
 8002892:	d1f0      	bne.n	8002876 <HAL_RCC_OscConfig+0x5aa>
 8002894:	e024      	b.n	80028e0 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6a1b      	ldr	r3, [r3, #32]
 800289a:	2b01      	cmp	r3, #1
 800289c:	d101      	bne.n	80028a2 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800289e:	2301      	movs	r3, #1
 80028a0:	e01f      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80028a2:	4b12      	ldr	r3, [pc, #72]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80028a8:	4b10      	ldr	r3, [pc, #64]	; (80028ec <HAL_RCC_OscConfig+0x620>)
 80028aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ac:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ae:	697a      	ldr	r2, [r7, #20]
 80028b0:	2380      	movs	r3, #128	; 0x80
 80028b2:	025b      	lsls	r3, r3, #9
 80028b4:	401a      	ands	r2, r3
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d10e      	bne.n	80028dc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	220f      	movs	r2, #15
 80028c2:	401a      	ands	r2, r3
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d107      	bne.n	80028dc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	23f0      	movs	r3, #240	; 0xf0
 80028d0:	039b      	lsls	r3, r3, #14
 80028d2:	401a      	ands	r2, r3
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80028d8:	429a      	cmp	r2, r3
 80028da:	d001      	beq.n	80028e0 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e000      	b.n	80028e2 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	0018      	movs	r0, r3
 80028e4:	46bd      	mov	sp, r7
 80028e6:	b008      	add	sp, #32
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	46c0      	nop			; (mov r8, r8)
 80028ec:	40021000 	.word	0x40021000
 80028f0:	00001388 	.word	0x00001388
 80028f4:	efffffff 	.word	0xefffffff
 80028f8:	feffffff 	.word	0xfeffffff
 80028fc:	ffc2ffff 	.word	0xffc2ffff

08002900 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d101      	bne.n	8002914 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e0b3      	b.n	8002a7c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002914:	4b5b      	ldr	r3, [pc, #364]	; (8002a84 <HAL_RCC_ClockConfig+0x184>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	2201      	movs	r2, #1
 800291a:	4013      	ands	r3, r2
 800291c:	683a      	ldr	r2, [r7, #0]
 800291e:	429a      	cmp	r2, r3
 8002920:	d911      	bls.n	8002946 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002922:	4b58      	ldr	r3, [pc, #352]	; (8002a84 <HAL_RCC_ClockConfig+0x184>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2201      	movs	r2, #1
 8002928:	4393      	bics	r3, r2
 800292a:	0019      	movs	r1, r3
 800292c:	4b55      	ldr	r3, [pc, #340]	; (8002a84 <HAL_RCC_ClockConfig+0x184>)
 800292e:	683a      	ldr	r2, [r7, #0]
 8002930:	430a      	orrs	r2, r1
 8002932:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002934:	4b53      	ldr	r3, [pc, #332]	; (8002a84 <HAL_RCC_ClockConfig+0x184>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2201      	movs	r2, #1
 800293a:	4013      	ands	r3, r2
 800293c:	683a      	ldr	r2, [r7, #0]
 800293e:	429a      	cmp	r2, r3
 8002940:	d001      	beq.n	8002946 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e09a      	b.n	8002a7c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2202      	movs	r2, #2
 800294c:	4013      	ands	r3, r2
 800294e:	d015      	beq.n	800297c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2204      	movs	r2, #4
 8002956:	4013      	ands	r3, r2
 8002958:	d006      	beq.n	8002968 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800295a:	4b4b      	ldr	r3, [pc, #300]	; (8002a88 <HAL_RCC_ClockConfig+0x188>)
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	4b4a      	ldr	r3, [pc, #296]	; (8002a88 <HAL_RCC_ClockConfig+0x188>)
 8002960:	21e0      	movs	r1, #224	; 0xe0
 8002962:	00c9      	lsls	r1, r1, #3
 8002964:	430a      	orrs	r2, r1
 8002966:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002968:	4b47      	ldr	r3, [pc, #284]	; (8002a88 <HAL_RCC_ClockConfig+0x188>)
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	22f0      	movs	r2, #240	; 0xf0
 800296e:	4393      	bics	r3, r2
 8002970:	0019      	movs	r1, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	689a      	ldr	r2, [r3, #8]
 8002976:	4b44      	ldr	r3, [pc, #272]	; (8002a88 <HAL_RCC_ClockConfig+0x188>)
 8002978:	430a      	orrs	r2, r1
 800297a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2201      	movs	r2, #1
 8002982:	4013      	ands	r3, r2
 8002984:	d040      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d107      	bne.n	800299e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800298e:	4b3e      	ldr	r3, [pc, #248]	; (8002a88 <HAL_RCC_ClockConfig+0x188>)
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	2380      	movs	r3, #128	; 0x80
 8002994:	029b      	lsls	r3, r3, #10
 8002996:	4013      	ands	r3, r2
 8002998:	d114      	bne.n	80029c4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e06e      	b.n	8002a7c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d107      	bne.n	80029b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029a6:	4b38      	ldr	r3, [pc, #224]	; (8002a88 <HAL_RCC_ClockConfig+0x188>)
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	2380      	movs	r3, #128	; 0x80
 80029ac:	049b      	lsls	r3, r3, #18
 80029ae:	4013      	ands	r3, r2
 80029b0:	d108      	bne.n	80029c4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e062      	b.n	8002a7c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029b6:	4b34      	ldr	r3, [pc, #208]	; (8002a88 <HAL_RCC_ClockConfig+0x188>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	2202      	movs	r2, #2
 80029bc:	4013      	ands	r3, r2
 80029be:	d101      	bne.n	80029c4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e05b      	b.n	8002a7c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029c4:	4b30      	ldr	r3, [pc, #192]	; (8002a88 <HAL_RCC_ClockConfig+0x188>)
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	2203      	movs	r2, #3
 80029ca:	4393      	bics	r3, r2
 80029cc:	0019      	movs	r1, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685a      	ldr	r2, [r3, #4]
 80029d2:	4b2d      	ldr	r3, [pc, #180]	; (8002a88 <HAL_RCC_ClockConfig+0x188>)
 80029d4:	430a      	orrs	r2, r1
 80029d6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029d8:	f7fe f96e 	bl	8000cb8 <HAL_GetTick>
 80029dc:	0003      	movs	r3, r0
 80029de:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029e0:	e009      	b.n	80029f6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029e2:	f7fe f969 	bl	8000cb8 <HAL_GetTick>
 80029e6:	0002      	movs	r2, r0
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	4a27      	ldr	r2, [pc, #156]	; (8002a8c <HAL_RCC_ClockConfig+0x18c>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d901      	bls.n	80029f6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	e042      	b.n	8002a7c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029f6:	4b24      	ldr	r3, [pc, #144]	; (8002a88 <HAL_RCC_ClockConfig+0x188>)
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	220c      	movs	r2, #12
 80029fc:	401a      	ands	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	009b      	lsls	r3, r3, #2
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d1ec      	bne.n	80029e2 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a08:	4b1e      	ldr	r3, [pc, #120]	; (8002a84 <HAL_RCC_ClockConfig+0x184>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	4013      	ands	r3, r2
 8002a10:	683a      	ldr	r2, [r7, #0]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d211      	bcs.n	8002a3a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a16:	4b1b      	ldr	r3, [pc, #108]	; (8002a84 <HAL_RCC_ClockConfig+0x184>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	4393      	bics	r3, r2
 8002a1e:	0019      	movs	r1, r3
 8002a20:	4b18      	ldr	r3, [pc, #96]	; (8002a84 <HAL_RCC_ClockConfig+0x184>)
 8002a22:	683a      	ldr	r2, [r7, #0]
 8002a24:	430a      	orrs	r2, r1
 8002a26:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a28:	4b16      	ldr	r3, [pc, #88]	; (8002a84 <HAL_RCC_ClockConfig+0x184>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	4013      	ands	r3, r2
 8002a30:	683a      	ldr	r2, [r7, #0]
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d001      	beq.n	8002a3a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e020      	b.n	8002a7c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2204      	movs	r2, #4
 8002a40:	4013      	ands	r3, r2
 8002a42:	d009      	beq.n	8002a58 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002a44:	4b10      	ldr	r3, [pc, #64]	; (8002a88 <HAL_RCC_ClockConfig+0x188>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	4a11      	ldr	r2, [pc, #68]	; (8002a90 <HAL_RCC_ClockConfig+0x190>)
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	0019      	movs	r1, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	68da      	ldr	r2, [r3, #12]
 8002a52:	4b0d      	ldr	r3, [pc, #52]	; (8002a88 <HAL_RCC_ClockConfig+0x188>)
 8002a54:	430a      	orrs	r2, r1
 8002a56:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002a58:	f000 f820 	bl	8002a9c <HAL_RCC_GetSysClockFreq>
 8002a5c:	0001      	movs	r1, r0
 8002a5e:	4b0a      	ldr	r3, [pc, #40]	; (8002a88 <HAL_RCC_ClockConfig+0x188>)
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	091b      	lsrs	r3, r3, #4
 8002a64:	220f      	movs	r2, #15
 8002a66:	4013      	ands	r3, r2
 8002a68:	4a0a      	ldr	r2, [pc, #40]	; (8002a94 <HAL_RCC_ClockConfig+0x194>)
 8002a6a:	5cd3      	ldrb	r3, [r2, r3]
 8002a6c:	000a      	movs	r2, r1
 8002a6e:	40da      	lsrs	r2, r3
 8002a70:	4b09      	ldr	r3, [pc, #36]	; (8002a98 <HAL_RCC_ClockConfig+0x198>)
 8002a72:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002a74:	2000      	movs	r0, #0
 8002a76:	f7fe f8d9 	bl	8000c2c <HAL_InitTick>
  
  return HAL_OK;
 8002a7a:	2300      	movs	r3, #0
}
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	b004      	add	sp, #16
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	40022000 	.word	0x40022000
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	00001388 	.word	0x00001388
 8002a90:	fffff8ff 	.word	0xfffff8ff
 8002a94:	08004f00 	.word	0x08004f00
 8002a98:	20000000 	.word	0x20000000

08002a9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a9c:	b590      	push	{r4, r7, lr}
 8002a9e:	b08f      	sub	sp, #60	; 0x3c
 8002aa0:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002aa2:	2314      	movs	r3, #20
 8002aa4:	18fb      	adds	r3, r7, r3
 8002aa6:	4a2b      	ldr	r2, [pc, #172]	; (8002b54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002aa8:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002aaa:	c313      	stmia	r3!, {r0, r1, r4}
 8002aac:	6812      	ldr	r2, [r2, #0]
 8002aae:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002ab0:	1d3b      	adds	r3, r7, #4
 8002ab2:	4a29      	ldr	r2, [pc, #164]	; (8002b58 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002ab4:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002ab6:	c313      	stmia	r3!, {r0, r1, r4}
 8002ab8:	6812      	ldr	r2, [r2, #0]
 8002aba:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002abc:	2300      	movs	r3, #0
 8002abe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	637b      	str	r3, [r7, #52]	; 0x34
 8002ac8:	2300      	movs	r3, #0
 8002aca:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002acc:	2300      	movs	r3, #0
 8002ace:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002ad0:	4b22      	ldr	r3, [pc, #136]	; (8002b5c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad8:	220c      	movs	r2, #12
 8002ada:	4013      	ands	r3, r2
 8002adc:	2b04      	cmp	r3, #4
 8002ade:	d002      	beq.n	8002ae6 <HAL_RCC_GetSysClockFreq+0x4a>
 8002ae0:	2b08      	cmp	r3, #8
 8002ae2:	d003      	beq.n	8002aec <HAL_RCC_GetSysClockFreq+0x50>
 8002ae4:	e02d      	b.n	8002b42 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ae6:	4b1e      	ldr	r3, [pc, #120]	; (8002b60 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002ae8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002aea:	e02d      	b.n	8002b48 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aee:	0c9b      	lsrs	r3, r3, #18
 8002af0:	220f      	movs	r2, #15
 8002af2:	4013      	ands	r3, r2
 8002af4:	2214      	movs	r2, #20
 8002af6:	18ba      	adds	r2, r7, r2
 8002af8:	5cd3      	ldrb	r3, [r2, r3]
 8002afa:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002afc:	4b17      	ldr	r3, [pc, #92]	; (8002b5c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b00:	220f      	movs	r2, #15
 8002b02:	4013      	ands	r3, r2
 8002b04:	1d3a      	adds	r2, r7, #4
 8002b06:	5cd3      	ldrb	r3, [r2, r3]
 8002b08:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002b0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b0c:	2380      	movs	r3, #128	; 0x80
 8002b0e:	025b      	lsls	r3, r3, #9
 8002b10:	4013      	ands	r3, r2
 8002b12:	d009      	beq.n	8002b28 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b16:	4812      	ldr	r0, [pc, #72]	; (8002b60 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002b18:	f7fd fb00 	bl	800011c <__udivsi3>
 8002b1c:	0003      	movs	r3, r0
 8002b1e:	001a      	movs	r2, r3
 8002b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b22:	4353      	muls	r3, r2
 8002b24:	637b      	str	r3, [r7, #52]	; 0x34
 8002b26:	e009      	b.n	8002b3c <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002b28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002b2a:	000a      	movs	r2, r1
 8002b2c:	0152      	lsls	r2, r2, #5
 8002b2e:	1a52      	subs	r2, r2, r1
 8002b30:	0193      	lsls	r3, r2, #6
 8002b32:	1a9b      	subs	r3, r3, r2
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	185b      	adds	r3, r3, r1
 8002b38:	021b      	lsls	r3, r3, #8
 8002b3a:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002b3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b3e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b40:	e002      	b.n	8002b48 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b42:	4b07      	ldr	r3, [pc, #28]	; (8002b60 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002b44:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b46:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002b4a:	0018      	movs	r0, r3
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	b00f      	add	sp, #60	; 0x3c
 8002b50:	bd90      	pop	{r4, r7, pc}
 8002b52:	46c0      	nop			; (mov r8, r8)
 8002b54:	08004ee0 	.word	0x08004ee0
 8002b58:	08004ef0 	.word	0x08004ef0
 8002b5c:	40021000 	.word	0x40021000
 8002b60:	007a1200 	.word	0x007a1200

08002b64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b68:	4b02      	ldr	r3, [pc, #8]	; (8002b74 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
}
 8002b6c:	0018      	movs	r0, r3
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	46c0      	nop			; (mov r8, r8)
 8002b74:	20000000 	.word	0x20000000

08002b78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002b7c:	f7ff fff2 	bl	8002b64 <HAL_RCC_GetHCLKFreq>
 8002b80:	0001      	movs	r1, r0
 8002b82:	4b06      	ldr	r3, [pc, #24]	; (8002b9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	0a1b      	lsrs	r3, r3, #8
 8002b88:	2207      	movs	r2, #7
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	4a04      	ldr	r2, [pc, #16]	; (8002ba0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b8e:	5cd3      	ldrb	r3, [r2, r3]
 8002b90:	40d9      	lsrs	r1, r3
 8002b92:	000b      	movs	r3, r1
}    
 8002b94:	0018      	movs	r0, r3
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	46c0      	nop			; (mov r8, r8)
 8002b9c:	40021000 	.word	0x40021000
 8002ba0:	08004f10 	.word	0x08004f10

08002ba4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002bac:	2300      	movs	r3, #0
 8002bae:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	2380      	movs	r3, #128	; 0x80
 8002bba:	025b      	lsls	r3, r3, #9
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	d100      	bne.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002bc0:	e08e      	b.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002bc2:	2017      	movs	r0, #23
 8002bc4:	183b      	adds	r3, r7, r0
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bca:	4b57      	ldr	r3, [pc, #348]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002bcc:	69da      	ldr	r2, [r3, #28]
 8002bce:	2380      	movs	r3, #128	; 0x80
 8002bd0:	055b      	lsls	r3, r3, #21
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	d110      	bne.n	8002bf8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002bd6:	4b54      	ldr	r3, [pc, #336]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002bd8:	69da      	ldr	r2, [r3, #28]
 8002bda:	4b53      	ldr	r3, [pc, #332]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002bdc:	2180      	movs	r1, #128	; 0x80
 8002bde:	0549      	lsls	r1, r1, #21
 8002be0:	430a      	orrs	r2, r1
 8002be2:	61da      	str	r2, [r3, #28]
 8002be4:	4b50      	ldr	r3, [pc, #320]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002be6:	69da      	ldr	r2, [r3, #28]
 8002be8:	2380      	movs	r3, #128	; 0x80
 8002bea:	055b      	lsls	r3, r3, #21
 8002bec:	4013      	ands	r3, r2
 8002bee:	60bb      	str	r3, [r7, #8]
 8002bf0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bf2:	183b      	adds	r3, r7, r0
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bf8:	4b4c      	ldr	r3, [pc, #304]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	2380      	movs	r3, #128	; 0x80
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	4013      	ands	r3, r2
 8002c02:	d11a      	bne.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c04:	4b49      	ldr	r3, [pc, #292]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	4b48      	ldr	r3, [pc, #288]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002c0a:	2180      	movs	r1, #128	; 0x80
 8002c0c:	0049      	lsls	r1, r1, #1
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c12:	f7fe f851 	bl	8000cb8 <HAL_GetTick>
 8002c16:	0003      	movs	r3, r0
 8002c18:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c1a:	e008      	b.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c1c:	f7fe f84c 	bl	8000cb8 <HAL_GetTick>
 8002c20:	0002      	movs	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b64      	cmp	r3, #100	; 0x64
 8002c28:	d901      	bls.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e077      	b.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c2e:	4b3f      	ldr	r3, [pc, #252]	; (8002d2c <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	2380      	movs	r3, #128	; 0x80
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	4013      	ands	r3, r2
 8002c38:	d0f0      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c3a:	4b3b      	ldr	r3, [pc, #236]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c3c:	6a1a      	ldr	r2, [r3, #32]
 8002c3e:	23c0      	movs	r3, #192	; 0xc0
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	4013      	ands	r3, r2
 8002c44:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d034      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	23c0      	movs	r3, #192	; 0xc0
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	4013      	ands	r3, r2
 8002c56:	68fa      	ldr	r2, [r7, #12]
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d02c      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c5c:	4b32      	ldr	r3, [pc, #200]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c5e:	6a1b      	ldr	r3, [r3, #32]
 8002c60:	4a33      	ldr	r2, [pc, #204]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002c62:	4013      	ands	r3, r2
 8002c64:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c66:	4b30      	ldr	r3, [pc, #192]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c68:	6a1a      	ldr	r2, [r3, #32]
 8002c6a:	4b2f      	ldr	r3, [pc, #188]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c6c:	2180      	movs	r1, #128	; 0x80
 8002c6e:	0249      	lsls	r1, r1, #9
 8002c70:	430a      	orrs	r2, r1
 8002c72:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c74:	4b2c      	ldr	r3, [pc, #176]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c76:	6a1a      	ldr	r2, [r3, #32]
 8002c78:	4b2b      	ldr	r3, [pc, #172]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c7a:	492e      	ldr	r1, [pc, #184]	; (8002d34 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8002c7c:	400a      	ands	r2, r1
 8002c7e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002c80:	4b29      	ldr	r3, [pc, #164]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002c82:	68fa      	ldr	r2, [r7, #12]
 8002c84:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	d013      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c8e:	f7fe f813 	bl	8000cb8 <HAL_GetTick>
 8002c92:	0003      	movs	r3, r0
 8002c94:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c96:	e009      	b.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c98:	f7fe f80e 	bl	8000cb8 <HAL_GetTick>
 8002c9c:	0002      	movs	r2, r0
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	1ad3      	subs	r3, r2, r3
 8002ca2:	4a25      	ldr	r2, [pc, #148]	; (8002d38 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d901      	bls.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e038      	b.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cac:	4b1e      	ldr	r3, [pc, #120]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cae:	6a1b      	ldr	r3, [r3, #32]
 8002cb0:	2202      	movs	r2, #2
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	d0f0      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002cb6:	4b1c      	ldr	r3, [pc, #112]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cb8:	6a1b      	ldr	r3, [r3, #32]
 8002cba:	4a1d      	ldr	r2, [pc, #116]	; (8002d30 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685a      	ldr	r2, [r3, #4]
 8002cc4:	4b18      	ldr	r3, [pc, #96]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002cca:	2317      	movs	r3, #23
 8002ccc:	18fb      	adds	r3, r7, r3
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d105      	bne.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cd4:	4b14      	ldr	r3, [pc, #80]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cd6:	69da      	ldr	r2, [r3, #28]
 8002cd8:	4b13      	ldr	r3, [pc, #76]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cda:	4918      	ldr	r1, [pc, #96]	; (8002d3c <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002cdc:	400a      	ands	r2, r1
 8002cde:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	d009      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cea:	4b0f      	ldr	r3, [pc, #60]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cee:	2203      	movs	r2, #3
 8002cf0:	4393      	bics	r3, r2
 8002cf2:	0019      	movs	r1, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	689a      	ldr	r2, [r3, #8]
 8002cf8:	4b0b      	ldr	r3, [pc, #44]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002cfa:	430a      	orrs	r2, r1
 8002cfc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2220      	movs	r2, #32
 8002d04:	4013      	ands	r3, r2
 8002d06:	d009      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d08:	4b07      	ldr	r3, [pc, #28]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0c:	2210      	movs	r2, #16
 8002d0e:	4393      	bics	r3, r2
 8002d10:	0019      	movs	r1, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	68da      	ldr	r2, [r3, #12]
 8002d16:	4b04      	ldr	r3, [pc, #16]	; (8002d28 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	0018      	movs	r0, r3
 8002d20:	46bd      	mov	sp, r7
 8002d22:	b006      	add	sp, #24
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	46c0      	nop			; (mov r8, r8)
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	40007000 	.word	0x40007000
 8002d30:	fffffcff 	.word	0xfffffcff
 8002d34:	fffeffff 	.word	0xfffeffff
 8002d38:	00001388 	.word	0x00001388
 8002d3c:	efffffff 	.word	0xefffffff

08002d40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d101      	bne.n	8002d52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e044      	b.n	8002ddc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d107      	bne.n	8002d6a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2274      	movs	r2, #116	; 0x74
 8002d5e:	2100      	movs	r1, #0
 8002d60:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	0018      	movs	r0, r3
 8002d66:	f7fd fde1 	bl	800092c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2224      	movs	r2, #36	; 0x24
 8002d6e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	2101      	movs	r1, #1
 8002d7c:	438a      	bics	r2, r1
 8002d7e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	0018      	movs	r0, r3
 8002d84:	f000 f95e 	bl	8003044 <UART_SetConfig>
 8002d88:	0003      	movs	r3, r0
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d101      	bne.n	8002d92 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e024      	b.n	8002ddc <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	0018      	movs	r0, r3
 8002d9e:	f000 fa91 	bl	80032c4 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	685a      	ldr	r2, [r3, #4]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	490d      	ldr	r1, [pc, #52]	; (8002de4 <HAL_UART_Init+0xa4>)
 8002dae:	400a      	ands	r2, r1
 8002db0:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	689a      	ldr	r2, [r3, #8]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	2108      	movs	r1, #8
 8002dbe:	438a      	bics	r2, r1
 8002dc0:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2101      	movs	r1, #1
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	0018      	movs	r0, r3
 8002dd6:	f000 fb29 	bl	800342c <UART_CheckIdleState>
 8002dda:	0003      	movs	r3, r0
}
 8002ddc:	0018      	movs	r0, r3
 8002dde:	46bd      	mov	sp, r7
 8002de0:	b002      	add	sp, #8
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	fffff7ff 	.word	0xfffff7ff

08002de8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b08a      	sub	sp, #40	; 0x28
 8002dec:	af02      	add	r7, sp, #8
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	603b      	str	r3, [r7, #0]
 8002df4:	1dbb      	adds	r3, r7, #6
 8002df6:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002dfc:	2b20      	cmp	r3, #32
 8002dfe:	d000      	beq.n	8002e02 <HAL_UART_Transmit+0x1a>
 8002e00:	e096      	b.n	8002f30 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d003      	beq.n	8002e10 <HAL_UART_Transmit+0x28>
 8002e08:	1dbb      	adds	r3, r7, #6
 8002e0a:	881b      	ldrh	r3, [r3, #0]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d101      	bne.n	8002e14 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002e10:	2301      	movs	r3, #1
 8002e12:	e08e      	b.n	8002f32 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	689a      	ldr	r2, [r3, #8]
 8002e18:	2380      	movs	r3, #128	; 0x80
 8002e1a:	015b      	lsls	r3, r3, #5
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d109      	bne.n	8002e34 <HAL_UART_Transmit+0x4c>
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	691b      	ldr	r3, [r3, #16]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d105      	bne.n	8002e34 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	d001      	beq.n	8002e34 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e07e      	b.n	8002f32 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2274      	movs	r2, #116	; 0x74
 8002e38:	5c9b      	ldrb	r3, [r3, r2]
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d101      	bne.n	8002e42 <HAL_UART_Transmit+0x5a>
 8002e3e:	2302      	movs	r3, #2
 8002e40:	e077      	b.n	8002f32 <HAL_UART_Transmit+0x14a>
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2274      	movs	r2, #116	; 0x74
 8002e46:	2101      	movs	r1, #1
 8002e48:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2280      	movs	r2, #128	; 0x80
 8002e4e:	2100      	movs	r1, #0
 8002e50:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2221      	movs	r2, #33	; 0x21
 8002e56:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002e58:	f7fd ff2e 	bl	8000cb8 <HAL_GetTick>
 8002e5c:	0003      	movs	r3, r0
 8002e5e:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	1dba      	adds	r2, r7, #6
 8002e64:	2150      	movs	r1, #80	; 0x50
 8002e66:	8812      	ldrh	r2, [r2, #0]
 8002e68:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	1dba      	adds	r2, r7, #6
 8002e6e:	2152      	movs	r1, #82	; 0x52
 8002e70:	8812      	ldrh	r2, [r2, #0]
 8002e72:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	689a      	ldr	r2, [r3, #8]
 8002e78:	2380      	movs	r3, #128	; 0x80
 8002e7a:	015b      	lsls	r3, r3, #5
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d108      	bne.n	8002e92 <HAL_UART_Transmit+0xaa>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d104      	bne.n	8002e92 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	61bb      	str	r3, [r7, #24]
 8002e90:	e003      	b.n	8002e9a <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e96:	2300      	movs	r3, #0
 8002e98:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2274      	movs	r2, #116	; 0x74
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8002ea2:	e02d      	b.n	8002f00 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ea4:	697a      	ldr	r2, [r7, #20]
 8002ea6:	68f8      	ldr	r0, [r7, #12]
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	9300      	str	r3, [sp, #0]
 8002eac:	0013      	movs	r3, r2
 8002eae:	2200      	movs	r2, #0
 8002eb0:	2180      	movs	r1, #128	; 0x80
 8002eb2:	f000 fb03 	bl	80034bc <UART_WaitOnFlagUntilTimeout>
 8002eb6:	1e03      	subs	r3, r0, #0
 8002eb8:	d001      	beq.n	8002ebe <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e039      	b.n	8002f32 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10b      	bne.n	8002edc <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	881a      	ldrh	r2, [r3, #0]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	05d2      	lsls	r2, r2, #23
 8002ece:	0dd2      	lsrs	r2, r2, #23
 8002ed0:	b292      	uxth	r2, r2
 8002ed2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	3302      	adds	r3, #2
 8002ed8:	61bb      	str	r3, [r7, #24]
 8002eda:	e008      	b.n	8002eee <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	781a      	ldrb	r2, [r3, #0]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	b292      	uxth	r2, r2
 8002ee6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	3301      	adds	r3, #1
 8002eec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2252      	movs	r2, #82	; 0x52
 8002ef2:	5a9b      	ldrh	r3, [r3, r2]
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	b299      	uxth	r1, r3
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2252      	movs	r2, #82	; 0x52
 8002efe:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2252      	movs	r2, #82	; 0x52
 8002f04:	5a9b      	ldrh	r3, [r3, r2]
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d1cb      	bne.n	8002ea4 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f0c:	697a      	ldr	r2, [r7, #20]
 8002f0e:	68f8      	ldr	r0, [r7, #12]
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	9300      	str	r3, [sp, #0]
 8002f14:	0013      	movs	r3, r2
 8002f16:	2200      	movs	r2, #0
 8002f18:	2140      	movs	r1, #64	; 0x40
 8002f1a:	f000 facf 	bl	80034bc <UART_WaitOnFlagUntilTimeout>
 8002f1e:	1e03      	subs	r3, r0, #0
 8002f20:	d001      	beq.n	8002f26 <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e005      	b.n	8002f32 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2220      	movs	r2, #32
 8002f2a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	e000      	b.n	8002f32 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8002f30:	2302      	movs	r3, #2
  }
}
 8002f32:	0018      	movs	r0, r3
 8002f34:	46bd      	mov	sp, r7
 8002f36:	b008      	add	sp, #32
 8002f38:	bd80      	pop	{r7, pc}

08002f3a <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f3a:	b580      	push	{r7, lr}
 8002f3c:	b088      	sub	sp, #32
 8002f3e:	af00      	add	r7, sp, #0
 8002f40:	60f8      	str	r0, [r7, #12]
 8002f42:	60b9      	str	r1, [r7, #8]
 8002f44:	1dbb      	adds	r3, r7, #6
 8002f46:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002f4c:	2b20      	cmp	r3, #32
 8002f4e:	d150      	bne.n	8002ff2 <HAL_UART_Receive_DMA+0xb8>
  {
    if ((pData == NULL) || (Size == 0U))
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d003      	beq.n	8002f5e <HAL_UART_Receive_DMA+0x24>
 8002f56:	1dbb      	adds	r3, r7, #6
 8002f58:	881b      	ldrh	r3, [r3, #0]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d101      	bne.n	8002f62 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e048      	b.n	8002ff4 <HAL_UART_Receive_DMA+0xba>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data copy from RDR will be
       handled by DMA from a u16 frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	689a      	ldr	r2, [r3, #8]
 8002f66:	2380      	movs	r3, #128	; 0x80
 8002f68:	015b      	lsls	r3, r3, #5
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d109      	bne.n	8002f82 <HAL_UART_Receive_DMA+0x48>
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	691b      	ldr	r3, [r3, #16]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d105      	bne.n	8002f82 <HAL_UART_Receive_DMA+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	d001      	beq.n	8002f82 <HAL_UART_Receive_DMA+0x48>
      {
        return  HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e038      	b.n	8002ff4 <HAL_UART_Receive_DMA+0xba>
      }
    }

    __HAL_LOCK(huart);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2274      	movs	r2, #116	; 0x74
 8002f86:	5c9b      	ldrb	r3, [r3, r2]
 8002f88:	2b01      	cmp	r3, #1
 8002f8a:	d101      	bne.n	8002f90 <HAL_UART_Receive_DMA+0x56>
 8002f8c:	2302      	movs	r3, #2
 8002f8e:	e031      	b.n	8002ff4 <HAL_UART_Receive_DMA+0xba>
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2274      	movs	r2, #116	; 0x74
 8002f94:	2101      	movs	r1, #1
 8002f96:	5499      	strb	r1, [r3, r2]

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	685a      	ldr	r2, [r3, #4]
 8002fa4:	2380      	movs	r3, #128	; 0x80
 8002fa6:	041b      	lsls	r3, r3, #16
 8002fa8:	4013      	ands	r3, r2
 8002faa:	d019      	beq.n	8002fe0 <HAL_UART_Receive_DMA+0xa6>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fac:	f3ef 8310 	mrs	r3, PRIMASK
 8002fb0:	613b      	str	r3, [r7, #16]
  return(result);
 8002fb2:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002fb4:	61fb      	str	r3, [r7, #28]
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	f383 8810 	msr	PRIMASK, r3
}
 8002fc0:	46c0      	nop			; (mov r8, r8)
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681a      	ldr	r2, [r3, #0]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	2180      	movs	r1, #128	; 0x80
 8002fce:	04c9      	lsls	r1, r1, #19
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	69fb      	ldr	r3, [r7, #28]
 8002fd6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	f383 8810 	msr	PRIMASK, r3
}
 8002fde:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002fe0:	1dbb      	adds	r3, r7, #6
 8002fe2:	881a      	ldrh	r2, [r3, #0]
 8002fe4:	68b9      	ldr	r1, [r7, #8]
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f000 fb2b 	bl	8003644 <UART_Start_Receive_DMA>
 8002fee:	0003      	movs	r3, r0
 8002ff0:	e000      	b.n	8002ff4 <HAL_UART_Receive_DMA+0xba>
  }
  else
  {
    return HAL_BUSY;
 8002ff2:	2302      	movs	r3, #2
  }
}
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	b008      	add	sp, #32
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8003004:	46c0      	nop			; (mov r8, r8)
 8003006:	46bd      	mov	sp, r7
 8003008:	b002      	add	sp, #8
 800300a:	bd80      	pop	{r7, pc}

0800300c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8003014:	46c0      	nop			; (mov r8, r8)
 8003016:	46bd      	mov	sp, r7
 8003018:	b002      	add	sp, #8
 800301a:	bd80      	pop	{r7, pc}

0800301c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003024:	46c0      	nop			; (mov r8, r8)
 8003026:	46bd      	mov	sp, r7
 8003028:	b002      	add	sp, #8
 800302a:	bd80      	pop	{r7, pc}

0800302c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b082      	sub	sp, #8
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	000a      	movs	r2, r1
 8003036:	1cbb      	adds	r3, r7, #2
 8003038:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800303a:	46c0      	nop			; (mov r8, r8)
 800303c:	46bd      	mov	sp, r7
 800303e:	b002      	add	sp, #8
 8003040:	bd80      	pop	{r7, pc}
	...

08003044 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b088      	sub	sp, #32
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800304c:	231e      	movs	r3, #30
 800304e:	18fb      	adds	r3, r7, r3
 8003050:	2200      	movs	r2, #0
 8003052:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	689a      	ldr	r2, [r3, #8]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	691b      	ldr	r3, [r3, #16]
 800305c:	431a      	orrs	r2, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	431a      	orrs	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	69db      	ldr	r3, [r3, #28]
 8003068:	4313      	orrs	r3, r2
 800306a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a8d      	ldr	r2, [pc, #564]	; (80032a8 <UART_SetConfig+0x264>)
 8003074:	4013      	ands	r3, r2
 8003076:	0019      	movs	r1, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	697a      	ldr	r2, [r7, #20]
 800307e:	430a      	orrs	r2, r1
 8003080:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	4a88      	ldr	r2, [pc, #544]	; (80032ac <UART_SetConfig+0x268>)
 800308a:	4013      	ands	r3, r2
 800308c:	0019      	movs	r1, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	68da      	ldr	r2, [r3, #12]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	430a      	orrs	r2, r1
 8003098:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	699b      	ldr	r3, [r3, #24]
 800309e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6a1b      	ldr	r3, [r3, #32]
 80030a4:	697a      	ldr	r2, [r7, #20]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	4a7f      	ldr	r2, [pc, #508]	; (80032b0 <UART_SetConfig+0x26c>)
 80030b2:	4013      	ands	r3, r2
 80030b4:	0019      	movs	r1, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	697a      	ldr	r2, [r7, #20]
 80030bc:	430a      	orrs	r2, r1
 80030be:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a7b      	ldr	r2, [pc, #492]	; (80032b4 <UART_SetConfig+0x270>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d127      	bne.n	800311a <UART_SetConfig+0xd6>
 80030ca:	4b7b      	ldr	r3, [pc, #492]	; (80032b8 <UART_SetConfig+0x274>)
 80030cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ce:	2203      	movs	r2, #3
 80030d0:	4013      	ands	r3, r2
 80030d2:	2b03      	cmp	r3, #3
 80030d4:	d00d      	beq.n	80030f2 <UART_SetConfig+0xae>
 80030d6:	d81b      	bhi.n	8003110 <UART_SetConfig+0xcc>
 80030d8:	2b02      	cmp	r3, #2
 80030da:	d014      	beq.n	8003106 <UART_SetConfig+0xc2>
 80030dc:	d818      	bhi.n	8003110 <UART_SetConfig+0xcc>
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d002      	beq.n	80030e8 <UART_SetConfig+0xa4>
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d00a      	beq.n	80030fc <UART_SetConfig+0xb8>
 80030e6:	e013      	b.n	8003110 <UART_SetConfig+0xcc>
 80030e8:	231f      	movs	r3, #31
 80030ea:	18fb      	adds	r3, r7, r3
 80030ec:	2200      	movs	r2, #0
 80030ee:	701a      	strb	r2, [r3, #0]
 80030f0:	e021      	b.n	8003136 <UART_SetConfig+0xf2>
 80030f2:	231f      	movs	r3, #31
 80030f4:	18fb      	adds	r3, r7, r3
 80030f6:	2202      	movs	r2, #2
 80030f8:	701a      	strb	r2, [r3, #0]
 80030fa:	e01c      	b.n	8003136 <UART_SetConfig+0xf2>
 80030fc:	231f      	movs	r3, #31
 80030fe:	18fb      	adds	r3, r7, r3
 8003100:	2204      	movs	r2, #4
 8003102:	701a      	strb	r2, [r3, #0]
 8003104:	e017      	b.n	8003136 <UART_SetConfig+0xf2>
 8003106:	231f      	movs	r3, #31
 8003108:	18fb      	adds	r3, r7, r3
 800310a:	2208      	movs	r2, #8
 800310c:	701a      	strb	r2, [r3, #0]
 800310e:	e012      	b.n	8003136 <UART_SetConfig+0xf2>
 8003110:	231f      	movs	r3, #31
 8003112:	18fb      	adds	r3, r7, r3
 8003114:	2210      	movs	r2, #16
 8003116:	701a      	strb	r2, [r3, #0]
 8003118:	e00d      	b.n	8003136 <UART_SetConfig+0xf2>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a67      	ldr	r2, [pc, #412]	; (80032bc <UART_SetConfig+0x278>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d104      	bne.n	800312e <UART_SetConfig+0xea>
 8003124:	231f      	movs	r3, #31
 8003126:	18fb      	adds	r3, r7, r3
 8003128:	2200      	movs	r2, #0
 800312a:	701a      	strb	r2, [r3, #0]
 800312c:	e003      	b.n	8003136 <UART_SetConfig+0xf2>
 800312e:	231f      	movs	r3, #31
 8003130:	18fb      	adds	r3, r7, r3
 8003132:	2210      	movs	r2, #16
 8003134:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	69da      	ldr	r2, [r3, #28]
 800313a:	2380      	movs	r3, #128	; 0x80
 800313c:	021b      	lsls	r3, r3, #8
 800313e:	429a      	cmp	r2, r3
 8003140:	d15d      	bne.n	80031fe <UART_SetConfig+0x1ba>
  {
    switch (clocksource)
 8003142:	231f      	movs	r3, #31
 8003144:	18fb      	adds	r3, r7, r3
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	2b08      	cmp	r3, #8
 800314a:	d015      	beq.n	8003178 <UART_SetConfig+0x134>
 800314c:	dc18      	bgt.n	8003180 <UART_SetConfig+0x13c>
 800314e:	2b04      	cmp	r3, #4
 8003150:	d00d      	beq.n	800316e <UART_SetConfig+0x12a>
 8003152:	dc15      	bgt.n	8003180 <UART_SetConfig+0x13c>
 8003154:	2b00      	cmp	r3, #0
 8003156:	d002      	beq.n	800315e <UART_SetConfig+0x11a>
 8003158:	2b02      	cmp	r3, #2
 800315a:	d005      	beq.n	8003168 <UART_SetConfig+0x124>
 800315c:	e010      	b.n	8003180 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800315e:	f7ff fd0b 	bl	8002b78 <HAL_RCC_GetPCLK1Freq>
 8003162:	0003      	movs	r3, r0
 8003164:	61bb      	str	r3, [r7, #24]
        break;
 8003166:	e012      	b.n	800318e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003168:	4b55      	ldr	r3, [pc, #340]	; (80032c0 <UART_SetConfig+0x27c>)
 800316a:	61bb      	str	r3, [r7, #24]
        break;
 800316c:	e00f      	b.n	800318e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800316e:	f7ff fc95 	bl	8002a9c <HAL_RCC_GetSysClockFreq>
 8003172:	0003      	movs	r3, r0
 8003174:	61bb      	str	r3, [r7, #24]
        break;
 8003176:	e00a      	b.n	800318e <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003178:	2380      	movs	r3, #128	; 0x80
 800317a:	021b      	lsls	r3, r3, #8
 800317c:	61bb      	str	r3, [r7, #24]
        break;
 800317e:	e006      	b.n	800318e <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8003180:	2300      	movs	r3, #0
 8003182:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003184:	231e      	movs	r3, #30
 8003186:	18fb      	adds	r3, r7, r3
 8003188:	2201      	movs	r2, #1
 800318a:	701a      	strb	r2, [r3, #0]
        break;
 800318c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d100      	bne.n	8003196 <UART_SetConfig+0x152>
 8003194:	e07b      	b.n	800328e <UART_SetConfig+0x24a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003196:	69bb      	ldr	r3, [r7, #24]
 8003198:	005a      	lsls	r2, r3, #1
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	085b      	lsrs	r3, r3, #1
 80031a0:	18d2      	adds	r2, r2, r3
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	0019      	movs	r1, r3
 80031a8:	0010      	movs	r0, r2
 80031aa:	f7fc ffb7 	bl	800011c <__udivsi3>
 80031ae:	0003      	movs	r3, r0
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	2b0f      	cmp	r3, #15
 80031b8:	d91c      	bls.n	80031f4 <UART_SetConfig+0x1b0>
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	2380      	movs	r3, #128	; 0x80
 80031be:	025b      	lsls	r3, r3, #9
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d217      	bcs.n	80031f4 <UART_SetConfig+0x1b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	b29a      	uxth	r2, r3
 80031c8:	200e      	movs	r0, #14
 80031ca:	183b      	adds	r3, r7, r0
 80031cc:	210f      	movs	r1, #15
 80031ce:	438a      	bics	r2, r1
 80031d0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	085b      	lsrs	r3, r3, #1
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	2207      	movs	r2, #7
 80031da:	4013      	ands	r3, r2
 80031dc:	b299      	uxth	r1, r3
 80031de:	183b      	adds	r3, r7, r0
 80031e0:	183a      	adds	r2, r7, r0
 80031e2:	8812      	ldrh	r2, [r2, #0]
 80031e4:	430a      	orrs	r2, r1
 80031e6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	183a      	adds	r2, r7, r0
 80031ee:	8812      	ldrh	r2, [r2, #0]
 80031f0:	60da      	str	r2, [r3, #12]
 80031f2:	e04c      	b.n	800328e <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 80031f4:	231e      	movs	r3, #30
 80031f6:	18fb      	adds	r3, r7, r3
 80031f8:	2201      	movs	r2, #1
 80031fa:	701a      	strb	r2, [r3, #0]
 80031fc:	e047      	b.n	800328e <UART_SetConfig+0x24a>
      }
    }
  }
  else
  {
    switch (clocksource)
 80031fe:	231f      	movs	r3, #31
 8003200:	18fb      	adds	r3, r7, r3
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	2b08      	cmp	r3, #8
 8003206:	d015      	beq.n	8003234 <UART_SetConfig+0x1f0>
 8003208:	dc18      	bgt.n	800323c <UART_SetConfig+0x1f8>
 800320a:	2b04      	cmp	r3, #4
 800320c:	d00d      	beq.n	800322a <UART_SetConfig+0x1e6>
 800320e:	dc15      	bgt.n	800323c <UART_SetConfig+0x1f8>
 8003210:	2b00      	cmp	r3, #0
 8003212:	d002      	beq.n	800321a <UART_SetConfig+0x1d6>
 8003214:	2b02      	cmp	r3, #2
 8003216:	d005      	beq.n	8003224 <UART_SetConfig+0x1e0>
 8003218:	e010      	b.n	800323c <UART_SetConfig+0x1f8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800321a:	f7ff fcad 	bl	8002b78 <HAL_RCC_GetPCLK1Freq>
 800321e:	0003      	movs	r3, r0
 8003220:	61bb      	str	r3, [r7, #24]
        break;
 8003222:	e012      	b.n	800324a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003224:	4b26      	ldr	r3, [pc, #152]	; (80032c0 <UART_SetConfig+0x27c>)
 8003226:	61bb      	str	r3, [r7, #24]
        break;
 8003228:	e00f      	b.n	800324a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800322a:	f7ff fc37 	bl	8002a9c <HAL_RCC_GetSysClockFreq>
 800322e:	0003      	movs	r3, r0
 8003230:	61bb      	str	r3, [r7, #24]
        break;
 8003232:	e00a      	b.n	800324a <UART_SetConfig+0x206>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003234:	2380      	movs	r3, #128	; 0x80
 8003236:	021b      	lsls	r3, r3, #8
 8003238:	61bb      	str	r3, [r7, #24]
        break;
 800323a:	e006      	b.n	800324a <UART_SetConfig+0x206>
      default:
        pclk = 0U;
 800323c:	2300      	movs	r3, #0
 800323e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003240:	231e      	movs	r3, #30
 8003242:	18fb      	adds	r3, r7, r3
 8003244:	2201      	movs	r2, #1
 8003246:	701a      	strb	r2, [r3, #0]
        break;
 8003248:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d01e      	beq.n	800328e <UART_SetConfig+0x24a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	085a      	lsrs	r2, r3, #1
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	18d2      	adds	r2, r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	0019      	movs	r1, r3
 8003260:	0010      	movs	r0, r2
 8003262:	f7fc ff5b 	bl	800011c <__udivsi3>
 8003266:	0003      	movs	r3, r0
 8003268:	b29b      	uxth	r3, r3
 800326a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	2b0f      	cmp	r3, #15
 8003270:	d909      	bls.n	8003286 <UART_SetConfig+0x242>
 8003272:	693a      	ldr	r2, [r7, #16]
 8003274:	2380      	movs	r3, #128	; 0x80
 8003276:	025b      	lsls	r3, r3, #9
 8003278:	429a      	cmp	r2, r3
 800327a:	d204      	bcs.n	8003286 <UART_SetConfig+0x242>
      {
        huart->Instance->BRR = usartdiv;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	60da      	str	r2, [r3, #12]
 8003284:	e003      	b.n	800328e <UART_SetConfig+0x24a>
      }
      else
      {
        ret = HAL_ERROR;
 8003286:	231e      	movs	r3, #30
 8003288:	18fb      	adds	r3, r7, r3
 800328a:	2201      	movs	r2, #1
 800328c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800329a:	231e      	movs	r3, #30
 800329c:	18fb      	adds	r3, r7, r3
 800329e:	781b      	ldrb	r3, [r3, #0]
}
 80032a0:	0018      	movs	r0, r3
 80032a2:	46bd      	mov	sp, r7
 80032a4:	b008      	add	sp, #32
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	ffff69f3 	.word	0xffff69f3
 80032ac:	ffffcfff 	.word	0xffffcfff
 80032b0:	fffff4ff 	.word	0xfffff4ff
 80032b4:	40013800 	.word	0x40013800
 80032b8:	40021000 	.word	0x40021000
 80032bc:	40004400 	.word	0x40004400
 80032c0:	007a1200 	.word	0x007a1200

080032c4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d0:	2201      	movs	r2, #1
 80032d2:	4013      	ands	r3, r2
 80032d4:	d00b      	beq.n	80032ee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	4a4a      	ldr	r2, [pc, #296]	; (8003408 <UART_AdvFeatureConfig+0x144>)
 80032de:	4013      	ands	r3, r2
 80032e0:	0019      	movs	r1, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	430a      	orrs	r2, r1
 80032ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f2:	2202      	movs	r2, #2
 80032f4:	4013      	ands	r3, r2
 80032f6:	d00b      	beq.n	8003310 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	4a43      	ldr	r2, [pc, #268]	; (800340c <UART_AdvFeatureConfig+0x148>)
 8003300:	4013      	ands	r3, r2
 8003302:	0019      	movs	r1, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	430a      	orrs	r2, r1
 800330e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003314:	2204      	movs	r2, #4
 8003316:	4013      	ands	r3, r2
 8003318:	d00b      	beq.n	8003332 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	4a3b      	ldr	r2, [pc, #236]	; (8003410 <UART_AdvFeatureConfig+0x14c>)
 8003322:	4013      	ands	r3, r2
 8003324:	0019      	movs	r1, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	430a      	orrs	r2, r1
 8003330:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003336:	2208      	movs	r2, #8
 8003338:	4013      	ands	r3, r2
 800333a:	d00b      	beq.n	8003354 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	4a34      	ldr	r2, [pc, #208]	; (8003414 <UART_AdvFeatureConfig+0x150>)
 8003344:	4013      	ands	r3, r2
 8003346:	0019      	movs	r1, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	430a      	orrs	r2, r1
 8003352:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003358:	2210      	movs	r2, #16
 800335a:	4013      	ands	r3, r2
 800335c:	d00b      	beq.n	8003376 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	4a2c      	ldr	r2, [pc, #176]	; (8003418 <UART_AdvFeatureConfig+0x154>)
 8003366:	4013      	ands	r3, r2
 8003368:	0019      	movs	r1, r3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	430a      	orrs	r2, r1
 8003374:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337a:	2220      	movs	r2, #32
 800337c:	4013      	ands	r3, r2
 800337e:	d00b      	beq.n	8003398 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	4a25      	ldr	r2, [pc, #148]	; (800341c <UART_AdvFeatureConfig+0x158>)
 8003388:	4013      	ands	r3, r2
 800338a:	0019      	movs	r1, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	430a      	orrs	r2, r1
 8003396:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339c:	2240      	movs	r2, #64	; 0x40
 800339e:	4013      	ands	r3, r2
 80033a0:	d01d      	beq.n	80033de <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	4a1d      	ldr	r2, [pc, #116]	; (8003420 <UART_AdvFeatureConfig+0x15c>)
 80033aa:	4013      	ands	r3, r2
 80033ac:	0019      	movs	r1, r3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	430a      	orrs	r2, r1
 80033b8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033be:	2380      	movs	r3, #128	; 0x80
 80033c0:	035b      	lsls	r3, r3, #13
 80033c2:	429a      	cmp	r2, r3
 80033c4:	d10b      	bne.n	80033de <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	4a15      	ldr	r2, [pc, #84]	; (8003424 <UART_AdvFeatureConfig+0x160>)
 80033ce:	4013      	ands	r3, r2
 80033d0:	0019      	movs	r1, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	430a      	orrs	r2, r1
 80033dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e2:	2280      	movs	r2, #128	; 0x80
 80033e4:	4013      	ands	r3, r2
 80033e6:	d00b      	beq.n	8003400 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	4a0e      	ldr	r2, [pc, #56]	; (8003428 <UART_AdvFeatureConfig+0x164>)
 80033f0:	4013      	ands	r3, r2
 80033f2:	0019      	movs	r1, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	430a      	orrs	r2, r1
 80033fe:	605a      	str	r2, [r3, #4]
  }
}
 8003400:	46c0      	nop			; (mov r8, r8)
 8003402:	46bd      	mov	sp, r7
 8003404:	b002      	add	sp, #8
 8003406:	bd80      	pop	{r7, pc}
 8003408:	fffdffff 	.word	0xfffdffff
 800340c:	fffeffff 	.word	0xfffeffff
 8003410:	fffbffff 	.word	0xfffbffff
 8003414:	ffff7fff 	.word	0xffff7fff
 8003418:	ffffefff 	.word	0xffffefff
 800341c:	ffffdfff 	.word	0xffffdfff
 8003420:	ffefffff 	.word	0xffefffff
 8003424:	ff9fffff 	.word	0xff9fffff
 8003428:	fff7ffff 	.word	0xfff7ffff

0800342c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b086      	sub	sp, #24
 8003430:	af02      	add	r7, sp, #8
 8003432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2280      	movs	r2, #128	; 0x80
 8003438:	2100      	movs	r1, #0
 800343a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800343c:	f7fd fc3c 	bl	8000cb8 <HAL_GetTick>
 8003440:	0003      	movs	r3, r0
 8003442:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	2208      	movs	r2, #8
 800344c:	4013      	ands	r3, r2
 800344e:	2b08      	cmp	r3, #8
 8003450:	d10c      	bne.n	800346c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2280      	movs	r2, #128	; 0x80
 8003456:	0391      	lsls	r1, r2, #14
 8003458:	6878      	ldr	r0, [r7, #4]
 800345a:	4a17      	ldr	r2, [pc, #92]	; (80034b8 <UART_CheckIdleState+0x8c>)
 800345c:	9200      	str	r2, [sp, #0]
 800345e:	2200      	movs	r2, #0
 8003460:	f000 f82c 	bl	80034bc <UART_WaitOnFlagUntilTimeout>
 8003464:	1e03      	subs	r3, r0, #0
 8003466:	d001      	beq.n	800346c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e021      	b.n	80034b0 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2204      	movs	r2, #4
 8003474:	4013      	ands	r3, r2
 8003476:	2b04      	cmp	r3, #4
 8003478:	d10c      	bne.n	8003494 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2280      	movs	r2, #128	; 0x80
 800347e:	03d1      	lsls	r1, r2, #15
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	4a0d      	ldr	r2, [pc, #52]	; (80034b8 <UART_CheckIdleState+0x8c>)
 8003484:	9200      	str	r2, [sp, #0]
 8003486:	2200      	movs	r2, #0
 8003488:	f000 f818 	bl	80034bc <UART_WaitOnFlagUntilTimeout>
 800348c:	1e03      	subs	r3, r0, #0
 800348e:	d001      	beq.n	8003494 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e00d      	b.n	80034b0 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2220      	movs	r2, #32
 8003498:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2220      	movs	r2, #32
 800349e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2200      	movs	r2, #0
 80034a4:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2274      	movs	r2, #116	; 0x74
 80034aa:	2100      	movs	r1, #0
 80034ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034ae:	2300      	movs	r3, #0
}
 80034b0:	0018      	movs	r0, r3
 80034b2:	46bd      	mov	sp, r7
 80034b4:	b004      	add	sp, #16
 80034b6:	bd80      	pop	{r7, pc}
 80034b8:	01ffffff 	.word	0x01ffffff

080034bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b094      	sub	sp, #80	; 0x50
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	60b9      	str	r1, [r7, #8]
 80034c6:	603b      	str	r3, [r7, #0]
 80034c8:	1dfb      	adds	r3, r7, #7
 80034ca:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034cc:	e0a3      	b.n	8003616 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034d0:	3301      	adds	r3, #1
 80034d2:	d100      	bne.n	80034d6 <UART_WaitOnFlagUntilTimeout+0x1a>
 80034d4:	e09f      	b.n	8003616 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034d6:	f7fd fbef 	bl	8000cb8 <HAL_GetTick>
 80034da:	0002      	movs	r2, r0
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d302      	bcc.n	80034ec <UART_WaitOnFlagUntilTimeout+0x30>
 80034e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d13d      	bne.n	8003568 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034ec:	f3ef 8310 	mrs	r3, PRIMASK
 80034f0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80034f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034f4:	647b      	str	r3, [r7, #68]	; 0x44
 80034f6:	2301      	movs	r3, #1
 80034f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034fc:	f383 8810 	msr	PRIMASK, r3
}
 8003500:	46c0      	nop			; (mov r8, r8)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	494c      	ldr	r1, [pc, #304]	; (8003640 <UART_WaitOnFlagUntilTimeout+0x184>)
 800350e:	400a      	ands	r2, r1
 8003510:	601a      	str	r2, [r3, #0]
 8003512:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003514:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003518:	f383 8810 	msr	PRIMASK, r3
}
 800351c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800351e:	f3ef 8310 	mrs	r3, PRIMASK
 8003522:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003526:	643b      	str	r3, [r7, #64]	; 0x40
 8003528:	2301      	movs	r3, #1
 800352a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800352c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800352e:	f383 8810 	msr	PRIMASK, r3
}
 8003532:	46c0      	nop			; (mov r8, r8)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	689a      	ldr	r2, [r3, #8]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2101      	movs	r1, #1
 8003540:	438a      	bics	r2, r1
 8003542:	609a      	str	r2, [r3, #8]
 8003544:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003546:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003548:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800354a:	f383 8810 	msr	PRIMASK, r3
}
 800354e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2220      	movs	r2, #32
 8003554:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2220      	movs	r2, #32
 800355a:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2274      	movs	r2, #116	; 0x74
 8003560:	2100      	movs	r1, #0
 8003562:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003564:	2303      	movs	r3, #3
 8003566:	e067      	b.n	8003638 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2204      	movs	r2, #4
 8003570:	4013      	ands	r3, r2
 8003572:	d050      	beq.n	8003616 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	69da      	ldr	r2, [r3, #28]
 800357a:	2380      	movs	r3, #128	; 0x80
 800357c:	011b      	lsls	r3, r3, #4
 800357e:	401a      	ands	r2, r3
 8003580:	2380      	movs	r3, #128	; 0x80
 8003582:	011b      	lsls	r3, r3, #4
 8003584:	429a      	cmp	r2, r3
 8003586:	d146      	bne.n	8003616 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2280      	movs	r2, #128	; 0x80
 800358e:	0112      	lsls	r2, r2, #4
 8003590:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003592:	f3ef 8310 	mrs	r3, PRIMASK
 8003596:	613b      	str	r3, [r7, #16]
  return(result);
 8003598:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800359a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800359c:	2301      	movs	r3, #1
 800359e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	f383 8810 	msr	PRIMASK, r3
}
 80035a6:	46c0      	nop			; (mov r8, r8)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4923      	ldr	r1, [pc, #140]	; (8003640 <UART_WaitOnFlagUntilTimeout+0x184>)
 80035b4:	400a      	ands	r2, r1
 80035b6:	601a      	str	r2, [r3, #0]
 80035b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035ba:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	f383 8810 	msr	PRIMASK, r3
}
 80035c2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035c4:	f3ef 8310 	mrs	r3, PRIMASK
 80035c8:	61fb      	str	r3, [r7, #28]
  return(result);
 80035ca:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035cc:	64bb      	str	r3, [r7, #72]	; 0x48
 80035ce:	2301      	movs	r3, #1
 80035d0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035d2:	6a3b      	ldr	r3, [r7, #32]
 80035d4:	f383 8810 	msr	PRIMASK, r3
}
 80035d8:	46c0      	nop			; (mov r8, r8)
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689a      	ldr	r2, [r3, #8]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	2101      	movs	r1, #1
 80035e6:	438a      	bics	r2, r1
 80035e8:	609a      	str	r2, [r3, #8]
 80035ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035ec:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f0:	f383 8810 	msr	PRIMASK, r3
}
 80035f4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2220      	movs	r2, #32
 80035fa:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	2220      	movs	r2, #32
 8003600:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2280      	movs	r2, #128	; 0x80
 8003606:	2120      	movs	r1, #32
 8003608:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2274      	movs	r2, #116	; 0x74
 800360e:	2100      	movs	r1, #0
 8003610:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e010      	b.n	8003638 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	69db      	ldr	r3, [r3, #28]
 800361c:	68ba      	ldr	r2, [r7, #8]
 800361e:	4013      	ands	r3, r2
 8003620:	68ba      	ldr	r2, [r7, #8]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	425a      	negs	r2, r3
 8003626:	4153      	adcs	r3, r2
 8003628:	b2db      	uxtb	r3, r3
 800362a:	001a      	movs	r2, r3
 800362c:	1dfb      	adds	r3, r7, #7
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	429a      	cmp	r2, r3
 8003632:	d100      	bne.n	8003636 <UART_WaitOnFlagUntilTimeout+0x17a>
 8003634:	e74b      	b.n	80034ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003636:	2300      	movs	r3, #0
}
 8003638:	0018      	movs	r0, r3
 800363a:	46bd      	mov	sp, r7
 800363c:	b014      	add	sp, #80	; 0x50
 800363e:	bd80      	pop	{r7, pc}
 8003640:	fffffe5f 	.word	0xfffffe5f

08003644 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b090      	sub	sp, #64	; 0x40
 8003648:	af00      	add	r7, sp, #0
 800364a:	60f8      	str	r0, [r7, #12]
 800364c:	60b9      	str	r1, [r7, #8]
 800364e:	1dbb      	adds	r3, r7, #6
 8003650:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	68ba      	ldr	r2, [r7, #8]
 8003656:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	1dba      	adds	r2, r7, #6
 800365c:	2158      	movs	r1, #88	; 0x58
 800365e:	8812      	ldrh	r2, [r2, #0]
 8003660:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2280      	movs	r2, #128	; 0x80
 8003666:	2100      	movs	r1, #0
 8003668:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2222      	movs	r2, #34	; 0x22
 800366e:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003674:	2b00      	cmp	r3, #0
 8003676:	d02b      	beq.n	80036d0 <UART_Start_Receive_DMA+0x8c>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800367c:	4a3f      	ldr	r2, [pc, #252]	; (800377c <UART_Start_Receive_DMA+0x138>)
 800367e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003684:	4a3e      	ldr	r2, [pc, #248]	; (8003780 <UART_Start_Receive_DMA+0x13c>)
 8003686:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800368c:	4a3d      	ldr	r2, [pc, #244]	; (8003784 <UART_Start_Receive_DMA+0x140>)
 800368e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003694:	2200      	movs	r2, #0
 8003696:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	3324      	adds	r3, #36	; 0x24
 80036a2:	0019      	movs	r1, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036a8:	001a      	movs	r2, r3
 80036aa:	1dbb      	adds	r3, r7, #6
 80036ac:	881b      	ldrh	r3, [r3, #0]
 80036ae:	f7fd fc33 	bl	8000f18 <HAL_DMA_Start_IT>
 80036b2:	1e03      	subs	r3, r0, #0
 80036b4:	d00c      	beq.n	80036d0 <UART_Start_Receive_DMA+0x8c>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2280      	movs	r2, #128	; 0x80
 80036ba:	2110      	movs	r1, #16
 80036bc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2274      	movs	r2, #116	; 0x74
 80036c2:	2100      	movs	r1, #0
 80036c4:	5499      	strb	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2220      	movs	r2, #32
 80036ca:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e050      	b.n	8003772 <UART_Start_Receive_DMA+0x12e>
    }
  }
  __HAL_UNLOCK(huart);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2274      	movs	r2, #116	; 0x74
 80036d4:	2100      	movs	r1, #0
 80036d6:	5499      	strb	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036d8:	f3ef 8310 	mrs	r3, PRIMASK
 80036dc:	613b      	str	r3, [r7, #16]
  return(result);
 80036de:	693b      	ldr	r3, [r7, #16]

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80036e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036e2:	2301      	movs	r3, #1
 80036e4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	f383 8810 	msr	PRIMASK, r3
}
 80036ec:	46c0      	nop			; (mov r8, r8)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2180      	movs	r1, #128	; 0x80
 80036fa:	0049      	lsls	r1, r1, #1
 80036fc:	430a      	orrs	r2, r1
 80036fe:	601a      	str	r2, [r3, #0]
 8003700:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003702:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003704:	69bb      	ldr	r3, [r7, #24]
 8003706:	f383 8810 	msr	PRIMASK, r3
}
 800370a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800370c:	f3ef 8310 	mrs	r3, PRIMASK
 8003710:	61fb      	str	r3, [r7, #28]
  return(result);
 8003712:	69fb      	ldr	r3, [r7, #28]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003714:	63bb      	str	r3, [r7, #56]	; 0x38
 8003716:	2301      	movs	r3, #1
 8003718:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800371a:	6a3b      	ldr	r3, [r7, #32]
 800371c:	f383 8810 	msr	PRIMASK, r3
}
 8003720:	46c0      	nop			; (mov r8, r8)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	689a      	ldr	r2, [r3, #8]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2101      	movs	r1, #1
 800372e:	430a      	orrs	r2, r1
 8003730:	609a      	str	r2, [r3, #8]
 8003732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003734:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003738:	f383 8810 	msr	PRIMASK, r3
}
 800373c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800373e:	f3ef 8310 	mrs	r3, PRIMASK
 8003742:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003744:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003746:	637b      	str	r3, [r7, #52]	; 0x34
 8003748:	2301      	movs	r3, #1
 800374a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800374c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800374e:	f383 8810 	msr	PRIMASK, r3
}
 8003752:	46c0      	nop			; (mov r8, r8)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	689a      	ldr	r2, [r3, #8]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	2140      	movs	r1, #64	; 0x40
 8003760:	430a      	orrs	r2, r1
 8003762:	609a      	str	r2, [r3, #8]
 8003764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003766:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800376a:	f383 8810 	msr	PRIMASK, r3
}
 800376e:	46c0      	nop			; (mov r8, r8)

  return HAL_OK;
 8003770:	2300      	movs	r3, #0
}
 8003772:	0018      	movs	r0, r3
 8003774:	46bd      	mov	sp, r7
 8003776:	b010      	add	sp, #64	; 0x40
 8003778:	bd80      	pop	{r7, pc}
 800377a:	46c0      	nop			; (mov r8, r8)
 800377c:	08003895 	.word	0x08003895
 8003780:	080039b9 	.word	0x080039b9
 8003784:	080039f5 	.word	0x080039f5

08003788 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b086      	sub	sp, #24
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003790:	f3ef 8310 	mrs	r3, PRIMASK
 8003794:	60bb      	str	r3, [r7, #8]
  return(result);
 8003796:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003798:	617b      	str	r3, [r7, #20]
 800379a:	2301      	movs	r3, #1
 800379c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	f383 8810 	msr	PRIMASK, r3
}
 80037a4:	46c0      	nop			; (mov r8, r8)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	21c0      	movs	r1, #192	; 0xc0
 80037b2:	438a      	bics	r2, r1
 80037b4:	601a      	str	r2, [r3, #0]
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	f383 8810 	msr	PRIMASK, r3
}
 80037c0:	46c0      	nop			; (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2220      	movs	r2, #32
 80037c6:	679a      	str	r2, [r3, #120]	; 0x78
}
 80037c8:	46c0      	nop			; (mov r8, r8)
 80037ca:	46bd      	mov	sp, r7
 80037cc:	b006      	add	sp, #24
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b08e      	sub	sp, #56	; 0x38
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037d8:	f3ef 8310 	mrs	r3, PRIMASK
 80037dc:	617b      	str	r3, [r7, #20]
  return(result);
 80037de:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037e0:	637b      	str	r3, [r7, #52]	; 0x34
 80037e2:	2301      	movs	r3, #1
 80037e4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	f383 8810 	msr	PRIMASK, r3
}
 80037ec:	46c0      	nop			; (mov r8, r8)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4925      	ldr	r1, [pc, #148]	; (8003890 <UART_EndRxTransfer+0xc0>)
 80037fa:	400a      	ands	r2, r1
 80037fc:	601a      	str	r2, [r3, #0]
 80037fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003800:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	f383 8810 	msr	PRIMASK, r3
}
 8003808:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800380a:	f3ef 8310 	mrs	r3, PRIMASK
 800380e:	623b      	str	r3, [r7, #32]
  return(result);
 8003810:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003812:	633b      	str	r3, [r7, #48]	; 0x30
 8003814:	2301      	movs	r3, #1
 8003816:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800381a:	f383 8810 	msr	PRIMASK, r3
}
 800381e:	46c0      	nop			; (mov r8, r8)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	689a      	ldr	r2, [r3, #8]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	2101      	movs	r1, #1
 800382c:	438a      	bics	r2, r1
 800382e:	609a      	str	r2, [r3, #8]
 8003830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003832:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003836:	f383 8810 	msr	PRIMASK, r3
}
 800383a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003840:	2b01      	cmp	r3, #1
 8003842:	d118      	bne.n	8003876 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003844:	f3ef 8310 	mrs	r3, PRIMASK
 8003848:	60bb      	str	r3, [r7, #8]
  return(result);
 800384a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800384c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800384e:	2301      	movs	r3, #1
 8003850:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	f383 8810 	msr	PRIMASK, r3
}
 8003858:	46c0      	nop			; (mov r8, r8)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2110      	movs	r1, #16
 8003866:	438a      	bics	r2, r1
 8003868:	601a      	str	r2, [r3, #0]
 800386a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800386c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	f383 8810 	msr	PRIMASK, r3
}
 8003874:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2220      	movs	r2, #32
 800387a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2200      	movs	r2, #0
 8003880:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	665a      	str	r2, [r3, #100]	; 0x64
}
 8003888:	46c0      	nop			; (mov r8, r8)
 800388a:	46bd      	mov	sp, r7
 800388c:	b00e      	add	sp, #56	; 0x38
 800388e:	bd80      	pop	{r7, pc}
 8003890:	fffffedf 	.word	0xfffffedf

08003894 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b094      	sub	sp, #80	; 0x50
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a0:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	699b      	ldr	r3, [r3, #24]
 80038a6:	2b20      	cmp	r3, #32
 80038a8:	d06e      	beq.n	8003988 <UART_DMAReceiveCplt+0xf4>
  {
    huart->RxXferCount = 0U;
 80038aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038ac:	225a      	movs	r2, #90	; 0x5a
 80038ae:	2100      	movs	r1, #0
 80038b0:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038b2:	f3ef 8310 	mrs	r3, PRIMASK
 80038b6:	61bb      	str	r3, [r7, #24]
  return(result);
 80038b8:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038ba:	64bb      	str	r3, [r7, #72]	; 0x48
 80038bc:	2301      	movs	r3, #1
 80038be:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	f383 8810 	msr	PRIMASK, r3
}
 80038c6:	46c0      	nop			; (mov r8, r8)
 80038c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4938      	ldr	r1, [pc, #224]	; (80039b4 <UART_DMAReceiveCplt+0x120>)
 80038d4:	400a      	ands	r2, r1
 80038d6:	601a      	str	r2, [r3, #0]
 80038d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038da:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038dc:	6a3b      	ldr	r3, [r7, #32]
 80038de:	f383 8810 	msr	PRIMASK, r3
}
 80038e2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038e4:	f3ef 8310 	mrs	r3, PRIMASK
 80038e8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80038ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038ec:	647b      	str	r3, [r7, #68]	; 0x44
 80038ee:	2301      	movs	r3, #1
 80038f0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f4:	f383 8810 	msr	PRIMASK, r3
}
 80038f8:	46c0      	nop			; (mov r8, r8)
 80038fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	689a      	ldr	r2, [r3, #8]
 8003900:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2101      	movs	r1, #1
 8003906:	438a      	bics	r2, r1
 8003908:	609a      	str	r2, [r3, #8]
 800390a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800390c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800390e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003910:	f383 8810 	msr	PRIMASK, r3
}
 8003914:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003916:	f3ef 8310 	mrs	r3, PRIMASK
 800391a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 800391c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800391e:	643b      	str	r3, [r7, #64]	; 0x40
 8003920:	2301      	movs	r3, #1
 8003922:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003924:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003926:	f383 8810 	msr	PRIMASK, r3
}
 800392a:	46c0      	nop			; (mov r8, r8)
 800392c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	689a      	ldr	r2, [r3, #8]
 8003932:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2140      	movs	r1, #64	; 0x40
 8003938:	438a      	bics	r2, r1
 800393a:	609a      	str	r2, [r3, #8]
 800393c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800393e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003942:	f383 8810 	msr	PRIMASK, r3
}
 8003946:	46c0      	nop			; (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003948:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800394a:	2220      	movs	r2, #32
 800394c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800394e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003950:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003952:	2b01      	cmp	r3, #1
 8003954:	d118      	bne.n	8003988 <UART_DMAReceiveCplt+0xf4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003956:	f3ef 8310 	mrs	r3, PRIMASK
 800395a:	60fb      	str	r3, [r7, #12]
  return(result);
 800395c:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800395e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003960:	2301      	movs	r3, #1
 8003962:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	f383 8810 	msr	PRIMASK, r3
}
 800396a:	46c0      	nop			; (mov r8, r8)
 800396c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2110      	movs	r1, #16
 8003978:	438a      	bics	r2, r1
 800397a:	601a      	str	r2, [r3, #0]
 800397c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800397e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	f383 8810 	msr	PRIMASK, r3
}
 8003986:	46c0      	nop			; (mov r8, r8)
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003988:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800398a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800398c:	2b01      	cmp	r3, #1
 800398e:	d108      	bne.n	80039a2 <UART_DMAReceiveCplt+0x10e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003990:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003992:	2258      	movs	r2, #88	; 0x58
 8003994:	5a9a      	ldrh	r2, [r3, r2]
 8003996:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003998:	0011      	movs	r1, r2
 800399a:	0018      	movs	r0, r3
 800399c:	f7ff fb46 	bl	800302c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80039a0:	e003      	b.n	80039aa <UART_DMAReceiveCplt+0x116>
    HAL_UART_RxCpltCallback(huart);
 80039a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039a4:	0018      	movs	r0, r3
 80039a6:	f7ff fb29 	bl	8002ffc <HAL_UART_RxCpltCallback>
}
 80039aa:	46c0      	nop			; (mov r8, r8)
 80039ac:	46bd      	mov	sp, r7
 80039ae:	b014      	add	sp, #80	; 0x50
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	46c0      	nop			; (mov r8, r8)
 80039b4:	fffffeff 	.word	0xfffffeff

080039b8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c4:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d10a      	bne.n	80039e4 <UART_DMARxHalfCplt+0x2c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2258      	movs	r2, #88	; 0x58
 80039d2:	5a9b      	ldrh	r3, [r3, r2]
 80039d4:	085b      	lsrs	r3, r3, #1
 80039d6:	b29a      	uxth	r2, r3
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	0011      	movs	r1, r2
 80039dc:	0018      	movs	r0, r3
 80039de:	f7ff fb25 	bl	800302c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80039e2:	e003      	b.n	80039ec <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	0018      	movs	r0, r3
 80039e8:	f7ff fb10 	bl	800300c <HAL_UART_RxHalfCpltCallback>
}
 80039ec:	46c0      	nop			; (mov r8, r8)
 80039ee:	46bd      	mov	sp, r7
 80039f0:	b004      	add	sp, #16
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b086      	sub	sp, #24
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a00:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a06:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a0c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	2280      	movs	r2, #128	; 0x80
 8003a16:	4013      	ands	r3, r2
 8003a18:	2b80      	cmp	r3, #128	; 0x80
 8003a1a:	d10a      	bne.n	8003a32 <UART_DMAError+0x3e>
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	2b21      	cmp	r3, #33	; 0x21
 8003a20:	d107      	bne.n	8003a32 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	2252      	movs	r2, #82	; 0x52
 8003a26:	2100      	movs	r1, #0
 8003a28:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	0018      	movs	r0, r3
 8003a2e:	f7ff feab 	bl	8003788 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	2240      	movs	r2, #64	; 0x40
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	2b40      	cmp	r3, #64	; 0x40
 8003a3e:	d10a      	bne.n	8003a56 <UART_DMAError+0x62>
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2b22      	cmp	r3, #34	; 0x22
 8003a44:	d107      	bne.n	8003a56 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	225a      	movs	r2, #90	; 0x5a
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	0018      	movs	r0, r3
 8003a52:	f7ff febd 	bl	80037d0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	2280      	movs	r2, #128	; 0x80
 8003a5a:	589b      	ldr	r3, [r3, r2]
 8003a5c:	2210      	movs	r2, #16
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	2180      	movs	r1, #128	; 0x80
 8003a64:	505a      	str	r2, [r3, r1]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	0018      	movs	r0, r3
 8003a6a:	f7ff fad7 	bl	800301c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003a6e:	46c0      	nop			; (mov r8, r8)
 8003a70:	46bd      	mov	sp, r7
 8003a72:	b006      	add	sp, #24
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <atoi>:
 8003a76:	b510      	push	{r4, lr}
 8003a78:	220a      	movs	r2, #10
 8003a7a:	2100      	movs	r1, #0
 8003a7c:	f000 f9d6 	bl	8003e2c <strtol>
 8003a80:	bd10      	pop	{r4, pc}
	...

08003a84 <__errno>:
 8003a84:	4b01      	ldr	r3, [pc, #4]	; (8003a8c <__errno+0x8>)
 8003a86:	6818      	ldr	r0, [r3, #0]
 8003a88:	4770      	bx	lr
 8003a8a:	46c0      	nop			; (mov r8, r8)
 8003a8c:	2000000c 	.word	0x2000000c

08003a90 <__libc_init_array>:
 8003a90:	b570      	push	{r4, r5, r6, lr}
 8003a92:	2600      	movs	r6, #0
 8003a94:	4d0c      	ldr	r5, [pc, #48]	; (8003ac8 <__libc_init_array+0x38>)
 8003a96:	4c0d      	ldr	r4, [pc, #52]	; (8003acc <__libc_init_array+0x3c>)
 8003a98:	1b64      	subs	r4, r4, r5
 8003a9a:	10a4      	asrs	r4, r4, #2
 8003a9c:	42a6      	cmp	r6, r4
 8003a9e:	d109      	bne.n	8003ab4 <__libc_init_array+0x24>
 8003aa0:	2600      	movs	r6, #0
 8003aa2:	f001 f9dd 	bl	8004e60 <_init>
 8003aa6:	4d0a      	ldr	r5, [pc, #40]	; (8003ad0 <__libc_init_array+0x40>)
 8003aa8:	4c0a      	ldr	r4, [pc, #40]	; (8003ad4 <__libc_init_array+0x44>)
 8003aaa:	1b64      	subs	r4, r4, r5
 8003aac:	10a4      	asrs	r4, r4, #2
 8003aae:	42a6      	cmp	r6, r4
 8003ab0:	d105      	bne.n	8003abe <__libc_init_array+0x2e>
 8003ab2:	bd70      	pop	{r4, r5, r6, pc}
 8003ab4:	00b3      	lsls	r3, r6, #2
 8003ab6:	58eb      	ldr	r3, [r5, r3]
 8003ab8:	4798      	blx	r3
 8003aba:	3601      	adds	r6, #1
 8003abc:	e7ee      	b.n	8003a9c <__libc_init_array+0xc>
 8003abe:	00b3      	lsls	r3, r6, #2
 8003ac0:	58eb      	ldr	r3, [r5, r3]
 8003ac2:	4798      	blx	r3
 8003ac4:	3601      	adds	r6, #1
 8003ac6:	e7f2      	b.n	8003aae <__libc_init_array+0x1e>
 8003ac8:	08005168 	.word	0x08005168
 8003acc:	08005168 	.word	0x08005168
 8003ad0:	08005168 	.word	0x08005168
 8003ad4:	0800516c 	.word	0x0800516c

08003ad8 <memset>:
 8003ad8:	0003      	movs	r3, r0
 8003ada:	1882      	adds	r2, r0, r2
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d100      	bne.n	8003ae2 <memset+0xa>
 8003ae0:	4770      	bx	lr
 8003ae2:	7019      	strb	r1, [r3, #0]
 8003ae4:	3301      	adds	r3, #1
 8003ae6:	e7f9      	b.n	8003adc <memset+0x4>

08003ae8 <iprintf>:
 8003ae8:	b40f      	push	{r0, r1, r2, r3}
 8003aea:	4b0b      	ldr	r3, [pc, #44]	; (8003b18 <iprintf+0x30>)
 8003aec:	b513      	push	{r0, r1, r4, lr}
 8003aee:	681c      	ldr	r4, [r3, #0]
 8003af0:	2c00      	cmp	r4, #0
 8003af2:	d005      	beq.n	8003b00 <iprintf+0x18>
 8003af4:	69a3      	ldr	r3, [r4, #24]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d102      	bne.n	8003b00 <iprintf+0x18>
 8003afa:	0020      	movs	r0, r4
 8003afc:	f000 fbbc 	bl	8004278 <__sinit>
 8003b00:	ab05      	add	r3, sp, #20
 8003b02:	0020      	movs	r0, r4
 8003b04:	9a04      	ldr	r2, [sp, #16]
 8003b06:	68a1      	ldr	r1, [r4, #8]
 8003b08:	9301      	str	r3, [sp, #4]
 8003b0a:	f000 fdaf 	bl	800466c <_vfiprintf_r>
 8003b0e:	bc16      	pop	{r1, r2, r4}
 8003b10:	bc08      	pop	{r3}
 8003b12:	b004      	add	sp, #16
 8003b14:	4718      	bx	r3
 8003b16:	46c0      	nop			; (mov r8, r8)
 8003b18:	2000000c 	.word	0x2000000c

08003b1c <_puts_r>:
 8003b1c:	b570      	push	{r4, r5, r6, lr}
 8003b1e:	0005      	movs	r5, r0
 8003b20:	000e      	movs	r6, r1
 8003b22:	2800      	cmp	r0, #0
 8003b24:	d004      	beq.n	8003b30 <_puts_r+0x14>
 8003b26:	6983      	ldr	r3, [r0, #24]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d101      	bne.n	8003b30 <_puts_r+0x14>
 8003b2c:	f000 fba4 	bl	8004278 <__sinit>
 8003b30:	69ab      	ldr	r3, [r5, #24]
 8003b32:	68ac      	ldr	r4, [r5, #8]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d102      	bne.n	8003b3e <_puts_r+0x22>
 8003b38:	0028      	movs	r0, r5
 8003b3a:	f000 fb9d 	bl	8004278 <__sinit>
 8003b3e:	4b2d      	ldr	r3, [pc, #180]	; (8003bf4 <_puts_r+0xd8>)
 8003b40:	429c      	cmp	r4, r3
 8003b42:	d122      	bne.n	8003b8a <_puts_r+0x6e>
 8003b44:	686c      	ldr	r4, [r5, #4]
 8003b46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b48:	07db      	lsls	r3, r3, #31
 8003b4a:	d405      	bmi.n	8003b58 <_puts_r+0x3c>
 8003b4c:	89a3      	ldrh	r3, [r4, #12]
 8003b4e:	059b      	lsls	r3, r3, #22
 8003b50:	d402      	bmi.n	8003b58 <_puts_r+0x3c>
 8003b52:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b54:	f000 fc41 	bl	80043da <__retarget_lock_acquire_recursive>
 8003b58:	89a3      	ldrh	r3, [r4, #12]
 8003b5a:	071b      	lsls	r3, r3, #28
 8003b5c:	d502      	bpl.n	8003b64 <_puts_r+0x48>
 8003b5e:	6923      	ldr	r3, [r4, #16]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d129      	bne.n	8003bb8 <_puts_r+0x9c>
 8003b64:	0021      	movs	r1, r4
 8003b66:	0028      	movs	r0, r5
 8003b68:	f000 f9c2 	bl	8003ef0 <__swsetup_r>
 8003b6c:	2800      	cmp	r0, #0
 8003b6e:	d023      	beq.n	8003bb8 <_puts_r+0x9c>
 8003b70:	2501      	movs	r5, #1
 8003b72:	426d      	negs	r5, r5
 8003b74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003b76:	07db      	lsls	r3, r3, #31
 8003b78:	d405      	bmi.n	8003b86 <_puts_r+0x6a>
 8003b7a:	89a3      	ldrh	r3, [r4, #12]
 8003b7c:	059b      	lsls	r3, r3, #22
 8003b7e:	d402      	bmi.n	8003b86 <_puts_r+0x6a>
 8003b80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003b82:	f000 fc2b 	bl	80043dc <__retarget_lock_release_recursive>
 8003b86:	0028      	movs	r0, r5
 8003b88:	bd70      	pop	{r4, r5, r6, pc}
 8003b8a:	4b1b      	ldr	r3, [pc, #108]	; (8003bf8 <_puts_r+0xdc>)
 8003b8c:	429c      	cmp	r4, r3
 8003b8e:	d101      	bne.n	8003b94 <_puts_r+0x78>
 8003b90:	68ac      	ldr	r4, [r5, #8]
 8003b92:	e7d8      	b.n	8003b46 <_puts_r+0x2a>
 8003b94:	4b19      	ldr	r3, [pc, #100]	; (8003bfc <_puts_r+0xe0>)
 8003b96:	429c      	cmp	r4, r3
 8003b98:	d1d5      	bne.n	8003b46 <_puts_r+0x2a>
 8003b9a:	68ec      	ldr	r4, [r5, #12]
 8003b9c:	e7d3      	b.n	8003b46 <_puts_r+0x2a>
 8003b9e:	3601      	adds	r6, #1
 8003ba0:	60a3      	str	r3, [r4, #8]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	da04      	bge.n	8003bb0 <_puts_r+0x94>
 8003ba6:	69a2      	ldr	r2, [r4, #24]
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	dc16      	bgt.n	8003bda <_puts_r+0xbe>
 8003bac:	290a      	cmp	r1, #10
 8003bae:	d014      	beq.n	8003bda <_puts_r+0xbe>
 8003bb0:	6823      	ldr	r3, [r4, #0]
 8003bb2:	1c5a      	adds	r2, r3, #1
 8003bb4:	6022      	str	r2, [r4, #0]
 8003bb6:	7019      	strb	r1, [r3, #0]
 8003bb8:	68a3      	ldr	r3, [r4, #8]
 8003bba:	7831      	ldrb	r1, [r6, #0]
 8003bbc:	3b01      	subs	r3, #1
 8003bbe:	2900      	cmp	r1, #0
 8003bc0:	d1ed      	bne.n	8003b9e <_puts_r+0x82>
 8003bc2:	60a3      	str	r3, [r4, #8]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	da0f      	bge.n	8003be8 <_puts_r+0xcc>
 8003bc8:	0028      	movs	r0, r5
 8003bca:	0022      	movs	r2, r4
 8003bcc:	310a      	adds	r1, #10
 8003bce:	f000 f939 	bl	8003e44 <__swbuf_r>
 8003bd2:	250a      	movs	r5, #10
 8003bd4:	1c43      	adds	r3, r0, #1
 8003bd6:	d1cd      	bne.n	8003b74 <_puts_r+0x58>
 8003bd8:	e7ca      	b.n	8003b70 <_puts_r+0x54>
 8003bda:	0022      	movs	r2, r4
 8003bdc:	0028      	movs	r0, r5
 8003bde:	f000 f931 	bl	8003e44 <__swbuf_r>
 8003be2:	1c43      	adds	r3, r0, #1
 8003be4:	d1e8      	bne.n	8003bb8 <_puts_r+0x9c>
 8003be6:	e7c3      	b.n	8003b70 <_puts_r+0x54>
 8003be8:	250a      	movs	r5, #10
 8003bea:	6823      	ldr	r3, [r4, #0]
 8003bec:	1c5a      	adds	r2, r3, #1
 8003bee:	6022      	str	r2, [r4, #0]
 8003bf0:	701d      	strb	r5, [r3, #0]
 8003bf2:	e7bf      	b.n	8003b74 <_puts_r+0x58>
 8003bf4:	080050f4 	.word	0x080050f4
 8003bf8:	08005114 	.word	0x08005114
 8003bfc:	080050d4 	.word	0x080050d4

08003c00 <puts>:
 8003c00:	b510      	push	{r4, lr}
 8003c02:	4b03      	ldr	r3, [pc, #12]	; (8003c10 <puts+0x10>)
 8003c04:	0001      	movs	r1, r0
 8003c06:	6818      	ldr	r0, [r3, #0]
 8003c08:	f7ff ff88 	bl	8003b1c <_puts_r>
 8003c0c:	bd10      	pop	{r4, pc}
 8003c0e:	46c0      	nop			; (mov r8, r8)
 8003c10:	2000000c 	.word	0x2000000c

08003c14 <strcasecmp>:
 8003c14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c16:	0005      	movs	r5, r0
 8003c18:	2400      	movs	r4, #0
 8003c1a:	2703      	movs	r7, #3
 8003c1c:	4e09      	ldr	r6, [pc, #36]	; (8003c44 <strcasecmp+0x30>)
 8003c1e:	5d2a      	ldrb	r2, [r5, r4]
 8003c20:	5cb3      	ldrb	r3, [r6, r2]
 8003c22:	403b      	ands	r3, r7
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d100      	bne.n	8003c2a <strcasecmp+0x16>
 8003c28:	3220      	adds	r2, #32
 8003c2a:	5d0b      	ldrb	r3, [r1, r4]
 8003c2c:	5cf0      	ldrb	r0, [r6, r3]
 8003c2e:	4038      	ands	r0, r7
 8003c30:	2801      	cmp	r0, #1
 8003c32:	d100      	bne.n	8003c36 <strcasecmp+0x22>
 8003c34:	3320      	adds	r3, #32
 8003c36:	1ad0      	subs	r0, r2, r3
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d102      	bne.n	8003c42 <strcasecmp+0x2e>
 8003c3c:	3401      	adds	r4, #1
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1ed      	bne.n	8003c1e <strcasecmp+0xa>
 8003c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c44:	08004fd1 	.word	0x08004fd1

08003c48 <strtok>:
 8003c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c4a:	4b16      	ldr	r3, [pc, #88]	; (8003ca4 <strtok+0x5c>)
 8003c4c:	0005      	movs	r5, r0
 8003c4e:	681f      	ldr	r7, [r3, #0]
 8003c50:	000e      	movs	r6, r1
 8003c52:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8003c54:	2c00      	cmp	r4, #0
 8003c56:	d11d      	bne.n	8003c94 <strtok+0x4c>
 8003c58:	2050      	movs	r0, #80	; 0x50
 8003c5a:	f000 fc2d 	bl	80044b8 <malloc>
 8003c5e:	1e02      	subs	r2, r0, #0
 8003c60:	65b8      	str	r0, [r7, #88]	; 0x58
 8003c62:	d104      	bne.n	8003c6e <strtok+0x26>
 8003c64:	2157      	movs	r1, #87	; 0x57
 8003c66:	4b10      	ldr	r3, [pc, #64]	; (8003ca8 <strtok+0x60>)
 8003c68:	4810      	ldr	r0, [pc, #64]	; (8003cac <strtok+0x64>)
 8003c6a:	f000 f9b9 	bl	8003fe0 <__assert_func>
 8003c6e:	6004      	str	r4, [r0, #0]
 8003c70:	6044      	str	r4, [r0, #4]
 8003c72:	6084      	str	r4, [r0, #8]
 8003c74:	60c4      	str	r4, [r0, #12]
 8003c76:	6104      	str	r4, [r0, #16]
 8003c78:	6144      	str	r4, [r0, #20]
 8003c7a:	6184      	str	r4, [r0, #24]
 8003c7c:	6284      	str	r4, [r0, #40]	; 0x28
 8003c7e:	62c4      	str	r4, [r0, #44]	; 0x2c
 8003c80:	6304      	str	r4, [r0, #48]	; 0x30
 8003c82:	6344      	str	r4, [r0, #52]	; 0x34
 8003c84:	6384      	str	r4, [r0, #56]	; 0x38
 8003c86:	63c4      	str	r4, [r0, #60]	; 0x3c
 8003c88:	6404      	str	r4, [r0, #64]	; 0x40
 8003c8a:	6444      	str	r4, [r0, #68]	; 0x44
 8003c8c:	6484      	str	r4, [r0, #72]	; 0x48
 8003c8e:	64c4      	str	r4, [r0, #76]	; 0x4c
 8003c90:	7704      	strb	r4, [r0, #28]
 8003c92:	6244      	str	r4, [r0, #36]	; 0x24
 8003c94:	0031      	movs	r1, r6
 8003c96:	0028      	movs	r0, r5
 8003c98:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	f000 f808 	bl	8003cb0 <__strtok_r>
 8003ca0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ca2:	46c0      	nop			; (mov r8, r8)
 8003ca4:	2000000c 	.word	0x2000000c
 8003ca8:	08004f1c 	.word	0x08004f1c
 8003cac:	08004f33 	.word	0x08004f33

08003cb0 <__strtok_r>:
 8003cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cb2:	2800      	cmp	r0, #0
 8003cb4:	d102      	bne.n	8003cbc <__strtok_r+0xc>
 8003cb6:	6810      	ldr	r0, [r2, #0]
 8003cb8:	2800      	cmp	r0, #0
 8003cba:	d013      	beq.n	8003ce4 <__strtok_r+0x34>
 8003cbc:	0004      	movs	r4, r0
 8003cbe:	0020      	movs	r0, r4
 8003cc0:	000e      	movs	r6, r1
 8003cc2:	7805      	ldrb	r5, [r0, #0]
 8003cc4:	3401      	adds	r4, #1
 8003cc6:	7837      	ldrb	r7, [r6, #0]
 8003cc8:	2f00      	cmp	r7, #0
 8003cca:	d104      	bne.n	8003cd6 <__strtok_r+0x26>
 8003ccc:	2d00      	cmp	r5, #0
 8003cce:	d10f      	bne.n	8003cf0 <__strtok_r+0x40>
 8003cd0:	0028      	movs	r0, r5
 8003cd2:	6015      	str	r5, [r2, #0]
 8003cd4:	e006      	b.n	8003ce4 <__strtok_r+0x34>
 8003cd6:	3601      	adds	r6, #1
 8003cd8:	42bd      	cmp	r5, r7
 8003cda:	d1f4      	bne.n	8003cc6 <__strtok_r+0x16>
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d1ee      	bne.n	8003cbe <__strtok_r+0xe>
 8003ce0:	6014      	str	r4, [r2, #0]
 8003ce2:	7003      	strb	r3, [r0, #0]
 8003ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ce6:	002f      	movs	r7, r5
 8003ce8:	e00f      	b.n	8003d0a <__strtok_r+0x5a>
 8003cea:	3301      	adds	r3, #1
 8003cec:	2e00      	cmp	r6, #0
 8003cee:	d104      	bne.n	8003cfa <__strtok_r+0x4a>
 8003cf0:	0023      	movs	r3, r4
 8003cf2:	3401      	adds	r4, #1
 8003cf4:	781d      	ldrb	r5, [r3, #0]
 8003cf6:	0027      	movs	r7, r4
 8003cf8:	000b      	movs	r3, r1
 8003cfa:	781e      	ldrb	r6, [r3, #0]
 8003cfc:	42b5      	cmp	r5, r6
 8003cfe:	d1f4      	bne.n	8003cea <__strtok_r+0x3a>
 8003d00:	2d00      	cmp	r5, #0
 8003d02:	d0f0      	beq.n	8003ce6 <__strtok_r+0x36>
 8003d04:	2300      	movs	r3, #0
 8003d06:	3c01      	subs	r4, #1
 8003d08:	7023      	strb	r3, [r4, #0]
 8003d0a:	6017      	str	r7, [r2, #0]
 8003d0c:	e7ea      	b.n	8003ce4 <__strtok_r+0x34>
	...

08003d10 <_strtol_l.isra.0>:
 8003d10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d12:	b087      	sub	sp, #28
 8003d14:	001e      	movs	r6, r3
 8003d16:	9005      	str	r0, [sp, #20]
 8003d18:	9101      	str	r1, [sp, #4]
 8003d1a:	9202      	str	r2, [sp, #8]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d045      	beq.n	8003dac <_strtol_l.isra.0+0x9c>
 8003d20:	0008      	movs	r0, r1
 8003d22:	2b24      	cmp	r3, #36	; 0x24
 8003d24:	d842      	bhi.n	8003dac <_strtol_l.isra.0+0x9c>
 8003d26:	4b3f      	ldr	r3, [pc, #252]	; (8003e24 <_strtol_l.isra.0+0x114>)
 8003d28:	2208      	movs	r2, #8
 8003d2a:	469c      	mov	ip, r3
 8003d2c:	0003      	movs	r3, r0
 8003d2e:	4661      	mov	r1, ip
 8003d30:	781c      	ldrb	r4, [r3, #0]
 8003d32:	1c45      	adds	r5, r0, #1
 8003d34:	5d09      	ldrb	r1, [r1, r4]
 8003d36:	0028      	movs	r0, r5
 8003d38:	000f      	movs	r7, r1
 8003d3a:	4017      	ands	r7, r2
 8003d3c:	4211      	tst	r1, r2
 8003d3e:	d1f5      	bne.n	8003d2c <_strtol_l.isra.0+0x1c>
 8003d40:	2c2d      	cmp	r4, #45	; 0x2d
 8003d42:	d13a      	bne.n	8003dba <_strtol_l.isra.0+0xaa>
 8003d44:	2701      	movs	r7, #1
 8003d46:	782c      	ldrb	r4, [r5, #0]
 8003d48:	1c9d      	adds	r5, r3, #2
 8003d4a:	2e00      	cmp	r6, #0
 8003d4c:	d065      	beq.n	8003e1a <_strtol_l.isra.0+0x10a>
 8003d4e:	2e10      	cmp	r6, #16
 8003d50:	d109      	bne.n	8003d66 <_strtol_l.isra.0+0x56>
 8003d52:	2c30      	cmp	r4, #48	; 0x30
 8003d54:	d107      	bne.n	8003d66 <_strtol_l.isra.0+0x56>
 8003d56:	2220      	movs	r2, #32
 8003d58:	782b      	ldrb	r3, [r5, #0]
 8003d5a:	4393      	bics	r3, r2
 8003d5c:	2b58      	cmp	r3, #88	; 0x58
 8003d5e:	d157      	bne.n	8003e10 <_strtol_l.isra.0+0x100>
 8003d60:	2610      	movs	r6, #16
 8003d62:	786c      	ldrb	r4, [r5, #1]
 8003d64:	3502      	adds	r5, #2
 8003d66:	4b30      	ldr	r3, [pc, #192]	; (8003e28 <_strtol_l.isra.0+0x118>)
 8003d68:	0031      	movs	r1, r6
 8003d6a:	18fb      	adds	r3, r7, r3
 8003d6c:	0018      	movs	r0, r3
 8003d6e:	9303      	str	r3, [sp, #12]
 8003d70:	f7fc fa5a 	bl	8000228 <__aeabi_uidivmod>
 8003d74:	2300      	movs	r3, #0
 8003d76:	2201      	movs	r2, #1
 8003d78:	4684      	mov	ip, r0
 8003d7a:	0018      	movs	r0, r3
 8003d7c:	9104      	str	r1, [sp, #16]
 8003d7e:	4252      	negs	r2, r2
 8003d80:	0021      	movs	r1, r4
 8003d82:	3930      	subs	r1, #48	; 0x30
 8003d84:	2909      	cmp	r1, #9
 8003d86:	d81d      	bhi.n	8003dc4 <_strtol_l.isra.0+0xb4>
 8003d88:	000c      	movs	r4, r1
 8003d8a:	42a6      	cmp	r6, r4
 8003d8c:	dd28      	ble.n	8003de0 <_strtol_l.isra.0+0xd0>
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	db24      	blt.n	8003ddc <_strtol_l.isra.0+0xcc>
 8003d92:	0013      	movs	r3, r2
 8003d94:	4584      	cmp	ip, r0
 8003d96:	d306      	bcc.n	8003da6 <_strtol_l.isra.0+0x96>
 8003d98:	d102      	bne.n	8003da0 <_strtol_l.isra.0+0x90>
 8003d9a:	9904      	ldr	r1, [sp, #16]
 8003d9c:	42a1      	cmp	r1, r4
 8003d9e:	db02      	blt.n	8003da6 <_strtol_l.isra.0+0x96>
 8003da0:	2301      	movs	r3, #1
 8003da2:	4370      	muls	r0, r6
 8003da4:	1820      	adds	r0, r4, r0
 8003da6:	782c      	ldrb	r4, [r5, #0]
 8003da8:	3501      	adds	r5, #1
 8003daa:	e7e9      	b.n	8003d80 <_strtol_l.isra.0+0x70>
 8003dac:	f7ff fe6a 	bl	8003a84 <__errno>
 8003db0:	2316      	movs	r3, #22
 8003db2:	6003      	str	r3, [r0, #0]
 8003db4:	2000      	movs	r0, #0
 8003db6:	b007      	add	sp, #28
 8003db8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dba:	2c2b      	cmp	r4, #43	; 0x2b
 8003dbc:	d1c5      	bne.n	8003d4a <_strtol_l.isra.0+0x3a>
 8003dbe:	782c      	ldrb	r4, [r5, #0]
 8003dc0:	1c9d      	adds	r5, r3, #2
 8003dc2:	e7c2      	b.n	8003d4a <_strtol_l.isra.0+0x3a>
 8003dc4:	0021      	movs	r1, r4
 8003dc6:	3941      	subs	r1, #65	; 0x41
 8003dc8:	2919      	cmp	r1, #25
 8003dca:	d801      	bhi.n	8003dd0 <_strtol_l.isra.0+0xc0>
 8003dcc:	3c37      	subs	r4, #55	; 0x37
 8003dce:	e7dc      	b.n	8003d8a <_strtol_l.isra.0+0x7a>
 8003dd0:	0021      	movs	r1, r4
 8003dd2:	3961      	subs	r1, #97	; 0x61
 8003dd4:	2919      	cmp	r1, #25
 8003dd6:	d803      	bhi.n	8003de0 <_strtol_l.isra.0+0xd0>
 8003dd8:	3c57      	subs	r4, #87	; 0x57
 8003dda:	e7d6      	b.n	8003d8a <_strtol_l.isra.0+0x7a>
 8003ddc:	0013      	movs	r3, r2
 8003dde:	e7e2      	b.n	8003da6 <_strtol_l.isra.0+0x96>
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	da09      	bge.n	8003df8 <_strtol_l.isra.0+0xe8>
 8003de4:	2322      	movs	r3, #34	; 0x22
 8003de6:	9a05      	ldr	r2, [sp, #20]
 8003de8:	9803      	ldr	r0, [sp, #12]
 8003dea:	6013      	str	r3, [r2, #0]
 8003dec:	9b02      	ldr	r3, [sp, #8]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d0e1      	beq.n	8003db6 <_strtol_l.isra.0+0xa6>
 8003df2:	1e6b      	subs	r3, r5, #1
 8003df4:	9301      	str	r3, [sp, #4]
 8003df6:	e007      	b.n	8003e08 <_strtol_l.isra.0+0xf8>
 8003df8:	2f00      	cmp	r7, #0
 8003dfa:	d000      	beq.n	8003dfe <_strtol_l.isra.0+0xee>
 8003dfc:	4240      	negs	r0, r0
 8003dfe:	9a02      	ldr	r2, [sp, #8]
 8003e00:	2a00      	cmp	r2, #0
 8003e02:	d0d8      	beq.n	8003db6 <_strtol_l.isra.0+0xa6>
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1f4      	bne.n	8003df2 <_strtol_l.isra.0+0xe2>
 8003e08:	9b02      	ldr	r3, [sp, #8]
 8003e0a:	9a01      	ldr	r2, [sp, #4]
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	e7d2      	b.n	8003db6 <_strtol_l.isra.0+0xa6>
 8003e10:	2430      	movs	r4, #48	; 0x30
 8003e12:	2e00      	cmp	r6, #0
 8003e14:	d1a7      	bne.n	8003d66 <_strtol_l.isra.0+0x56>
 8003e16:	3608      	adds	r6, #8
 8003e18:	e7a5      	b.n	8003d66 <_strtol_l.isra.0+0x56>
 8003e1a:	2c30      	cmp	r4, #48	; 0x30
 8003e1c:	d09b      	beq.n	8003d56 <_strtol_l.isra.0+0x46>
 8003e1e:	260a      	movs	r6, #10
 8003e20:	e7a1      	b.n	8003d66 <_strtol_l.isra.0+0x56>
 8003e22:	46c0      	nop			; (mov r8, r8)
 8003e24:	08004fd1 	.word	0x08004fd1
 8003e28:	7fffffff 	.word	0x7fffffff

08003e2c <strtol>:
 8003e2c:	b510      	push	{r4, lr}
 8003e2e:	0013      	movs	r3, r2
 8003e30:	000a      	movs	r2, r1
 8003e32:	0001      	movs	r1, r0
 8003e34:	4802      	ldr	r0, [pc, #8]	; (8003e40 <strtol+0x14>)
 8003e36:	6800      	ldr	r0, [r0, #0]
 8003e38:	f7ff ff6a 	bl	8003d10 <_strtol_l.isra.0>
 8003e3c:	bd10      	pop	{r4, pc}
 8003e3e:	46c0      	nop			; (mov r8, r8)
 8003e40:	2000000c 	.word	0x2000000c

08003e44 <__swbuf_r>:
 8003e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e46:	0005      	movs	r5, r0
 8003e48:	000e      	movs	r6, r1
 8003e4a:	0014      	movs	r4, r2
 8003e4c:	2800      	cmp	r0, #0
 8003e4e:	d004      	beq.n	8003e5a <__swbuf_r+0x16>
 8003e50:	6983      	ldr	r3, [r0, #24]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d101      	bne.n	8003e5a <__swbuf_r+0x16>
 8003e56:	f000 fa0f 	bl	8004278 <__sinit>
 8003e5a:	4b22      	ldr	r3, [pc, #136]	; (8003ee4 <__swbuf_r+0xa0>)
 8003e5c:	429c      	cmp	r4, r3
 8003e5e:	d12e      	bne.n	8003ebe <__swbuf_r+0x7a>
 8003e60:	686c      	ldr	r4, [r5, #4]
 8003e62:	69a3      	ldr	r3, [r4, #24]
 8003e64:	60a3      	str	r3, [r4, #8]
 8003e66:	89a3      	ldrh	r3, [r4, #12]
 8003e68:	071b      	lsls	r3, r3, #28
 8003e6a:	d532      	bpl.n	8003ed2 <__swbuf_r+0x8e>
 8003e6c:	6923      	ldr	r3, [r4, #16]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d02f      	beq.n	8003ed2 <__swbuf_r+0x8e>
 8003e72:	6823      	ldr	r3, [r4, #0]
 8003e74:	6922      	ldr	r2, [r4, #16]
 8003e76:	b2f7      	uxtb	r7, r6
 8003e78:	1a98      	subs	r0, r3, r2
 8003e7a:	6963      	ldr	r3, [r4, #20]
 8003e7c:	b2f6      	uxtb	r6, r6
 8003e7e:	4283      	cmp	r3, r0
 8003e80:	dc05      	bgt.n	8003e8e <__swbuf_r+0x4a>
 8003e82:	0021      	movs	r1, r4
 8003e84:	0028      	movs	r0, r5
 8003e86:	f000 f955 	bl	8004134 <_fflush_r>
 8003e8a:	2800      	cmp	r0, #0
 8003e8c:	d127      	bne.n	8003ede <__swbuf_r+0x9a>
 8003e8e:	68a3      	ldr	r3, [r4, #8]
 8003e90:	3001      	adds	r0, #1
 8003e92:	3b01      	subs	r3, #1
 8003e94:	60a3      	str	r3, [r4, #8]
 8003e96:	6823      	ldr	r3, [r4, #0]
 8003e98:	1c5a      	adds	r2, r3, #1
 8003e9a:	6022      	str	r2, [r4, #0]
 8003e9c:	701f      	strb	r7, [r3, #0]
 8003e9e:	6963      	ldr	r3, [r4, #20]
 8003ea0:	4283      	cmp	r3, r0
 8003ea2:	d004      	beq.n	8003eae <__swbuf_r+0x6a>
 8003ea4:	89a3      	ldrh	r3, [r4, #12]
 8003ea6:	07db      	lsls	r3, r3, #31
 8003ea8:	d507      	bpl.n	8003eba <__swbuf_r+0x76>
 8003eaa:	2e0a      	cmp	r6, #10
 8003eac:	d105      	bne.n	8003eba <__swbuf_r+0x76>
 8003eae:	0021      	movs	r1, r4
 8003eb0:	0028      	movs	r0, r5
 8003eb2:	f000 f93f 	bl	8004134 <_fflush_r>
 8003eb6:	2800      	cmp	r0, #0
 8003eb8:	d111      	bne.n	8003ede <__swbuf_r+0x9a>
 8003eba:	0030      	movs	r0, r6
 8003ebc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ebe:	4b0a      	ldr	r3, [pc, #40]	; (8003ee8 <__swbuf_r+0xa4>)
 8003ec0:	429c      	cmp	r4, r3
 8003ec2:	d101      	bne.n	8003ec8 <__swbuf_r+0x84>
 8003ec4:	68ac      	ldr	r4, [r5, #8]
 8003ec6:	e7cc      	b.n	8003e62 <__swbuf_r+0x1e>
 8003ec8:	4b08      	ldr	r3, [pc, #32]	; (8003eec <__swbuf_r+0xa8>)
 8003eca:	429c      	cmp	r4, r3
 8003ecc:	d1c9      	bne.n	8003e62 <__swbuf_r+0x1e>
 8003ece:	68ec      	ldr	r4, [r5, #12]
 8003ed0:	e7c7      	b.n	8003e62 <__swbuf_r+0x1e>
 8003ed2:	0021      	movs	r1, r4
 8003ed4:	0028      	movs	r0, r5
 8003ed6:	f000 f80b 	bl	8003ef0 <__swsetup_r>
 8003eda:	2800      	cmp	r0, #0
 8003edc:	d0c9      	beq.n	8003e72 <__swbuf_r+0x2e>
 8003ede:	2601      	movs	r6, #1
 8003ee0:	4276      	negs	r6, r6
 8003ee2:	e7ea      	b.n	8003eba <__swbuf_r+0x76>
 8003ee4:	080050f4 	.word	0x080050f4
 8003ee8:	08005114 	.word	0x08005114
 8003eec:	080050d4 	.word	0x080050d4

08003ef0 <__swsetup_r>:
 8003ef0:	4b37      	ldr	r3, [pc, #220]	; (8003fd0 <__swsetup_r+0xe0>)
 8003ef2:	b570      	push	{r4, r5, r6, lr}
 8003ef4:	681d      	ldr	r5, [r3, #0]
 8003ef6:	0006      	movs	r6, r0
 8003ef8:	000c      	movs	r4, r1
 8003efa:	2d00      	cmp	r5, #0
 8003efc:	d005      	beq.n	8003f0a <__swsetup_r+0x1a>
 8003efe:	69ab      	ldr	r3, [r5, #24]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d102      	bne.n	8003f0a <__swsetup_r+0x1a>
 8003f04:	0028      	movs	r0, r5
 8003f06:	f000 f9b7 	bl	8004278 <__sinit>
 8003f0a:	4b32      	ldr	r3, [pc, #200]	; (8003fd4 <__swsetup_r+0xe4>)
 8003f0c:	429c      	cmp	r4, r3
 8003f0e:	d10f      	bne.n	8003f30 <__swsetup_r+0x40>
 8003f10:	686c      	ldr	r4, [r5, #4]
 8003f12:	230c      	movs	r3, #12
 8003f14:	5ee2      	ldrsh	r2, [r4, r3]
 8003f16:	b293      	uxth	r3, r2
 8003f18:	0711      	lsls	r1, r2, #28
 8003f1a:	d42d      	bmi.n	8003f78 <__swsetup_r+0x88>
 8003f1c:	06d9      	lsls	r1, r3, #27
 8003f1e:	d411      	bmi.n	8003f44 <__swsetup_r+0x54>
 8003f20:	2309      	movs	r3, #9
 8003f22:	2001      	movs	r0, #1
 8003f24:	6033      	str	r3, [r6, #0]
 8003f26:	3337      	adds	r3, #55	; 0x37
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	81a3      	strh	r3, [r4, #12]
 8003f2c:	4240      	negs	r0, r0
 8003f2e:	bd70      	pop	{r4, r5, r6, pc}
 8003f30:	4b29      	ldr	r3, [pc, #164]	; (8003fd8 <__swsetup_r+0xe8>)
 8003f32:	429c      	cmp	r4, r3
 8003f34:	d101      	bne.n	8003f3a <__swsetup_r+0x4a>
 8003f36:	68ac      	ldr	r4, [r5, #8]
 8003f38:	e7eb      	b.n	8003f12 <__swsetup_r+0x22>
 8003f3a:	4b28      	ldr	r3, [pc, #160]	; (8003fdc <__swsetup_r+0xec>)
 8003f3c:	429c      	cmp	r4, r3
 8003f3e:	d1e8      	bne.n	8003f12 <__swsetup_r+0x22>
 8003f40:	68ec      	ldr	r4, [r5, #12]
 8003f42:	e7e6      	b.n	8003f12 <__swsetup_r+0x22>
 8003f44:	075b      	lsls	r3, r3, #29
 8003f46:	d513      	bpl.n	8003f70 <__swsetup_r+0x80>
 8003f48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f4a:	2900      	cmp	r1, #0
 8003f4c:	d008      	beq.n	8003f60 <__swsetup_r+0x70>
 8003f4e:	0023      	movs	r3, r4
 8003f50:	3344      	adds	r3, #68	; 0x44
 8003f52:	4299      	cmp	r1, r3
 8003f54:	d002      	beq.n	8003f5c <__swsetup_r+0x6c>
 8003f56:	0030      	movs	r0, r6
 8003f58:	f000 fab8 	bl	80044cc <_free_r>
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	6363      	str	r3, [r4, #52]	; 0x34
 8003f60:	2224      	movs	r2, #36	; 0x24
 8003f62:	89a3      	ldrh	r3, [r4, #12]
 8003f64:	4393      	bics	r3, r2
 8003f66:	81a3      	strh	r3, [r4, #12]
 8003f68:	2300      	movs	r3, #0
 8003f6a:	6063      	str	r3, [r4, #4]
 8003f6c:	6923      	ldr	r3, [r4, #16]
 8003f6e:	6023      	str	r3, [r4, #0]
 8003f70:	2308      	movs	r3, #8
 8003f72:	89a2      	ldrh	r2, [r4, #12]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	81a3      	strh	r3, [r4, #12]
 8003f78:	6923      	ldr	r3, [r4, #16]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d10b      	bne.n	8003f96 <__swsetup_r+0xa6>
 8003f7e:	21a0      	movs	r1, #160	; 0xa0
 8003f80:	2280      	movs	r2, #128	; 0x80
 8003f82:	89a3      	ldrh	r3, [r4, #12]
 8003f84:	0089      	lsls	r1, r1, #2
 8003f86:	0092      	lsls	r2, r2, #2
 8003f88:	400b      	ands	r3, r1
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d003      	beq.n	8003f96 <__swsetup_r+0xa6>
 8003f8e:	0021      	movs	r1, r4
 8003f90:	0030      	movs	r0, r6
 8003f92:	f000 fa4d 	bl	8004430 <__smakebuf_r>
 8003f96:	220c      	movs	r2, #12
 8003f98:	5ea3      	ldrsh	r3, [r4, r2]
 8003f9a:	2001      	movs	r0, #1
 8003f9c:	001a      	movs	r2, r3
 8003f9e:	b299      	uxth	r1, r3
 8003fa0:	4002      	ands	r2, r0
 8003fa2:	4203      	tst	r3, r0
 8003fa4:	d00f      	beq.n	8003fc6 <__swsetup_r+0xd6>
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	60a2      	str	r2, [r4, #8]
 8003faa:	6962      	ldr	r2, [r4, #20]
 8003fac:	4252      	negs	r2, r2
 8003fae:	61a2      	str	r2, [r4, #24]
 8003fb0:	2000      	movs	r0, #0
 8003fb2:	6922      	ldr	r2, [r4, #16]
 8003fb4:	4282      	cmp	r2, r0
 8003fb6:	d1ba      	bne.n	8003f2e <__swsetup_r+0x3e>
 8003fb8:	060a      	lsls	r2, r1, #24
 8003fba:	d5b8      	bpl.n	8003f2e <__swsetup_r+0x3e>
 8003fbc:	2240      	movs	r2, #64	; 0x40
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	81a3      	strh	r3, [r4, #12]
 8003fc2:	3801      	subs	r0, #1
 8003fc4:	e7b3      	b.n	8003f2e <__swsetup_r+0x3e>
 8003fc6:	0788      	lsls	r0, r1, #30
 8003fc8:	d400      	bmi.n	8003fcc <__swsetup_r+0xdc>
 8003fca:	6962      	ldr	r2, [r4, #20]
 8003fcc:	60a2      	str	r2, [r4, #8]
 8003fce:	e7ef      	b.n	8003fb0 <__swsetup_r+0xc0>
 8003fd0:	2000000c 	.word	0x2000000c
 8003fd4:	080050f4 	.word	0x080050f4
 8003fd8:	08005114 	.word	0x08005114
 8003fdc:	080050d4 	.word	0x080050d4

08003fe0 <__assert_func>:
 8003fe0:	b530      	push	{r4, r5, lr}
 8003fe2:	0014      	movs	r4, r2
 8003fe4:	001a      	movs	r2, r3
 8003fe6:	4b09      	ldr	r3, [pc, #36]	; (800400c <__assert_func+0x2c>)
 8003fe8:	0005      	movs	r5, r0
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	b085      	sub	sp, #20
 8003fee:	68d8      	ldr	r0, [r3, #12]
 8003ff0:	4b07      	ldr	r3, [pc, #28]	; (8004010 <__assert_func+0x30>)
 8003ff2:	2c00      	cmp	r4, #0
 8003ff4:	d101      	bne.n	8003ffa <__assert_func+0x1a>
 8003ff6:	4b07      	ldr	r3, [pc, #28]	; (8004014 <__assert_func+0x34>)
 8003ff8:	001c      	movs	r4, r3
 8003ffa:	9301      	str	r3, [sp, #4]
 8003ffc:	9100      	str	r1, [sp, #0]
 8003ffe:	002b      	movs	r3, r5
 8004000:	4905      	ldr	r1, [pc, #20]	; (8004018 <__assert_func+0x38>)
 8004002:	9402      	str	r4, [sp, #8]
 8004004:	f000 f9b8 	bl	8004378 <fiprintf>
 8004008:	f000 fe5e 	bl	8004cc8 <abort>
 800400c:	2000000c 	.word	0x2000000c
 8004010:	08004f94 	.word	0x08004f94
 8004014:	08004fcf 	.word	0x08004fcf
 8004018:	08004fa1 	.word	0x08004fa1

0800401c <__sflush_r>:
 800401c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800401e:	898b      	ldrh	r3, [r1, #12]
 8004020:	0005      	movs	r5, r0
 8004022:	000c      	movs	r4, r1
 8004024:	071a      	lsls	r2, r3, #28
 8004026:	d45f      	bmi.n	80040e8 <__sflush_r+0xcc>
 8004028:	684a      	ldr	r2, [r1, #4]
 800402a:	2a00      	cmp	r2, #0
 800402c:	dc04      	bgt.n	8004038 <__sflush_r+0x1c>
 800402e:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8004030:	2a00      	cmp	r2, #0
 8004032:	dc01      	bgt.n	8004038 <__sflush_r+0x1c>
 8004034:	2000      	movs	r0, #0
 8004036:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004038:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800403a:	2f00      	cmp	r7, #0
 800403c:	d0fa      	beq.n	8004034 <__sflush_r+0x18>
 800403e:	2200      	movs	r2, #0
 8004040:	2180      	movs	r1, #128	; 0x80
 8004042:	682e      	ldr	r6, [r5, #0]
 8004044:	602a      	str	r2, [r5, #0]
 8004046:	001a      	movs	r2, r3
 8004048:	0149      	lsls	r1, r1, #5
 800404a:	400a      	ands	r2, r1
 800404c:	420b      	tst	r3, r1
 800404e:	d034      	beq.n	80040ba <__sflush_r+0x9e>
 8004050:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004052:	89a3      	ldrh	r3, [r4, #12]
 8004054:	075b      	lsls	r3, r3, #29
 8004056:	d506      	bpl.n	8004066 <__sflush_r+0x4a>
 8004058:	6863      	ldr	r3, [r4, #4]
 800405a:	1ac0      	subs	r0, r0, r3
 800405c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <__sflush_r+0x4a>
 8004062:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004064:	1ac0      	subs	r0, r0, r3
 8004066:	0002      	movs	r2, r0
 8004068:	6a21      	ldr	r1, [r4, #32]
 800406a:	2300      	movs	r3, #0
 800406c:	0028      	movs	r0, r5
 800406e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004070:	47b8      	blx	r7
 8004072:	89a1      	ldrh	r1, [r4, #12]
 8004074:	1c43      	adds	r3, r0, #1
 8004076:	d106      	bne.n	8004086 <__sflush_r+0x6a>
 8004078:	682b      	ldr	r3, [r5, #0]
 800407a:	2b1d      	cmp	r3, #29
 800407c:	d831      	bhi.n	80040e2 <__sflush_r+0xc6>
 800407e:	4a2c      	ldr	r2, [pc, #176]	; (8004130 <__sflush_r+0x114>)
 8004080:	40da      	lsrs	r2, r3
 8004082:	07d3      	lsls	r3, r2, #31
 8004084:	d52d      	bpl.n	80040e2 <__sflush_r+0xc6>
 8004086:	2300      	movs	r3, #0
 8004088:	6063      	str	r3, [r4, #4]
 800408a:	6923      	ldr	r3, [r4, #16]
 800408c:	6023      	str	r3, [r4, #0]
 800408e:	04cb      	lsls	r3, r1, #19
 8004090:	d505      	bpl.n	800409e <__sflush_r+0x82>
 8004092:	1c43      	adds	r3, r0, #1
 8004094:	d102      	bne.n	800409c <__sflush_r+0x80>
 8004096:	682b      	ldr	r3, [r5, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d100      	bne.n	800409e <__sflush_r+0x82>
 800409c:	6560      	str	r0, [r4, #84]	; 0x54
 800409e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80040a0:	602e      	str	r6, [r5, #0]
 80040a2:	2900      	cmp	r1, #0
 80040a4:	d0c6      	beq.n	8004034 <__sflush_r+0x18>
 80040a6:	0023      	movs	r3, r4
 80040a8:	3344      	adds	r3, #68	; 0x44
 80040aa:	4299      	cmp	r1, r3
 80040ac:	d002      	beq.n	80040b4 <__sflush_r+0x98>
 80040ae:	0028      	movs	r0, r5
 80040b0:	f000 fa0c 	bl	80044cc <_free_r>
 80040b4:	2000      	movs	r0, #0
 80040b6:	6360      	str	r0, [r4, #52]	; 0x34
 80040b8:	e7bd      	b.n	8004036 <__sflush_r+0x1a>
 80040ba:	2301      	movs	r3, #1
 80040bc:	0028      	movs	r0, r5
 80040be:	6a21      	ldr	r1, [r4, #32]
 80040c0:	47b8      	blx	r7
 80040c2:	1c43      	adds	r3, r0, #1
 80040c4:	d1c5      	bne.n	8004052 <__sflush_r+0x36>
 80040c6:	682b      	ldr	r3, [r5, #0]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d0c2      	beq.n	8004052 <__sflush_r+0x36>
 80040cc:	2b1d      	cmp	r3, #29
 80040ce:	d001      	beq.n	80040d4 <__sflush_r+0xb8>
 80040d0:	2b16      	cmp	r3, #22
 80040d2:	d101      	bne.n	80040d8 <__sflush_r+0xbc>
 80040d4:	602e      	str	r6, [r5, #0]
 80040d6:	e7ad      	b.n	8004034 <__sflush_r+0x18>
 80040d8:	2340      	movs	r3, #64	; 0x40
 80040da:	89a2      	ldrh	r2, [r4, #12]
 80040dc:	4313      	orrs	r3, r2
 80040de:	81a3      	strh	r3, [r4, #12]
 80040e0:	e7a9      	b.n	8004036 <__sflush_r+0x1a>
 80040e2:	2340      	movs	r3, #64	; 0x40
 80040e4:	430b      	orrs	r3, r1
 80040e6:	e7fa      	b.n	80040de <__sflush_r+0xc2>
 80040e8:	690f      	ldr	r7, [r1, #16]
 80040ea:	2f00      	cmp	r7, #0
 80040ec:	d0a2      	beq.n	8004034 <__sflush_r+0x18>
 80040ee:	680a      	ldr	r2, [r1, #0]
 80040f0:	600f      	str	r7, [r1, #0]
 80040f2:	1bd2      	subs	r2, r2, r7
 80040f4:	9201      	str	r2, [sp, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	079b      	lsls	r3, r3, #30
 80040fa:	d100      	bne.n	80040fe <__sflush_r+0xe2>
 80040fc:	694a      	ldr	r2, [r1, #20]
 80040fe:	60a2      	str	r2, [r4, #8]
 8004100:	9b01      	ldr	r3, [sp, #4]
 8004102:	2b00      	cmp	r3, #0
 8004104:	dc00      	bgt.n	8004108 <__sflush_r+0xec>
 8004106:	e795      	b.n	8004034 <__sflush_r+0x18>
 8004108:	003a      	movs	r2, r7
 800410a:	0028      	movs	r0, r5
 800410c:	9b01      	ldr	r3, [sp, #4]
 800410e:	6a21      	ldr	r1, [r4, #32]
 8004110:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004112:	47b0      	blx	r6
 8004114:	2800      	cmp	r0, #0
 8004116:	dc06      	bgt.n	8004126 <__sflush_r+0x10a>
 8004118:	2340      	movs	r3, #64	; 0x40
 800411a:	2001      	movs	r0, #1
 800411c:	89a2      	ldrh	r2, [r4, #12]
 800411e:	4240      	negs	r0, r0
 8004120:	4313      	orrs	r3, r2
 8004122:	81a3      	strh	r3, [r4, #12]
 8004124:	e787      	b.n	8004036 <__sflush_r+0x1a>
 8004126:	9b01      	ldr	r3, [sp, #4]
 8004128:	183f      	adds	r7, r7, r0
 800412a:	1a1b      	subs	r3, r3, r0
 800412c:	9301      	str	r3, [sp, #4]
 800412e:	e7e7      	b.n	8004100 <__sflush_r+0xe4>
 8004130:	20400001 	.word	0x20400001

08004134 <_fflush_r>:
 8004134:	690b      	ldr	r3, [r1, #16]
 8004136:	b570      	push	{r4, r5, r6, lr}
 8004138:	0005      	movs	r5, r0
 800413a:	000c      	movs	r4, r1
 800413c:	2b00      	cmp	r3, #0
 800413e:	d102      	bne.n	8004146 <_fflush_r+0x12>
 8004140:	2500      	movs	r5, #0
 8004142:	0028      	movs	r0, r5
 8004144:	bd70      	pop	{r4, r5, r6, pc}
 8004146:	2800      	cmp	r0, #0
 8004148:	d004      	beq.n	8004154 <_fflush_r+0x20>
 800414a:	6983      	ldr	r3, [r0, #24]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d101      	bne.n	8004154 <_fflush_r+0x20>
 8004150:	f000 f892 	bl	8004278 <__sinit>
 8004154:	4b14      	ldr	r3, [pc, #80]	; (80041a8 <_fflush_r+0x74>)
 8004156:	429c      	cmp	r4, r3
 8004158:	d11b      	bne.n	8004192 <_fflush_r+0x5e>
 800415a:	686c      	ldr	r4, [r5, #4]
 800415c:	220c      	movs	r2, #12
 800415e:	5ea3      	ldrsh	r3, [r4, r2]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d0ed      	beq.n	8004140 <_fflush_r+0xc>
 8004164:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004166:	07d2      	lsls	r2, r2, #31
 8004168:	d404      	bmi.n	8004174 <_fflush_r+0x40>
 800416a:	059b      	lsls	r3, r3, #22
 800416c:	d402      	bmi.n	8004174 <_fflush_r+0x40>
 800416e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004170:	f000 f933 	bl	80043da <__retarget_lock_acquire_recursive>
 8004174:	0028      	movs	r0, r5
 8004176:	0021      	movs	r1, r4
 8004178:	f7ff ff50 	bl	800401c <__sflush_r>
 800417c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800417e:	0005      	movs	r5, r0
 8004180:	07db      	lsls	r3, r3, #31
 8004182:	d4de      	bmi.n	8004142 <_fflush_r+0xe>
 8004184:	89a3      	ldrh	r3, [r4, #12]
 8004186:	059b      	lsls	r3, r3, #22
 8004188:	d4db      	bmi.n	8004142 <_fflush_r+0xe>
 800418a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800418c:	f000 f926 	bl	80043dc <__retarget_lock_release_recursive>
 8004190:	e7d7      	b.n	8004142 <_fflush_r+0xe>
 8004192:	4b06      	ldr	r3, [pc, #24]	; (80041ac <_fflush_r+0x78>)
 8004194:	429c      	cmp	r4, r3
 8004196:	d101      	bne.n	800419c <_fflush_r+0x68>
 8004198:	68ac      	ldr	r4, [r5, #8]
 800419a:	e7df      	b.n	800415c <_fflush_r+0x28>
 800419c:	4b04      	ldr	r3, [pc, #16]	; (80041b0 <_fflush_r+0x7c>)
 800419e:	429c      	cmp	r4, r3
 80041a0:	d1dc      	bne.n	800415c <_fflush_r+0x28>
 80041a2:	68ec      	ldr	r4, [r5, #12]
 80041a4:	e7da      	b.n	800415c <_fflush_r+0x28>
 80041a6:	46c0      	nop			; (mov r8, r8)
 80041a8:	080050f4 	.word	0x080050f4
 80041ac:	08005114 	.word	0x08005114
 80041b0:	080050d4 	.word	0x080050d4

080041b4 <std>:
 80041b4:	2300      	movs	r3, #0
 80041b6:	b510      	push	{r4, lr}
 80041b8:	0004      	movs	r4, r0
 80041ba:	6003      	str	r3, [r0, #0]
 80041bc:	6043      	str	r3, [r0, #4]
 80041be:	6083      	str	r3, [r0, #8]
 80041c0:	8181      	strh	r1, [r0, #12]
 80041c2:	6643      	str	r3, [r0, #100]	; 0x64
 80041c4:	0019      	movs	r1, r3
 80041c6:	81c2      	strh	r2, [r0, #14]
 80041c8:	6103      	str	r3, [r0, #16]
 80041ca:	6143      	str	r3, [r0, #20]
 80041cc:	6183      	str	r3, [r0, #24]
 80041ce:	2208      	movs	r2, #8
 80041d0:	305c      	adds	r0, #92	; 0x5c
 80041d2:	f7ff fc81 	bl	8003ad8 <memset>
 80041d6:	4b05      	ldr	r3, [pc, #20]	; (80041ec <std+0x38>)
 80041d8:	6263      	str	r3, [r4, #36]	; 0x24
 80041da:	4b05      	ldr	r3, [pc, #20]	; (80041f0 <std+0x3c>)
 80041dc:	6224      	str	r4, [r4, #32]
 80041de:	62a3      	str	r3, [r4, #40]	; 0x28
 80041e0:	4b04      	ldr	r3, [pc, #16]	; (80041f4 <std+0x40>)
 80041e2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80041e4:	4b04      	ldr	r3, [pc, #16]	; (80041f8 <std+0x44>)
 80041e6:	6323      	str	r3, [r4, #48]	; 0x30
 80041e8:	bd10      	pop	{r4, pc}
 80041ea:	46c0      	nop			; (mov r8, r8)
 80041ec:	08004c09 	.word	0x08004c09
 80041f0:	08004c31 	.word	0x08004c31
 80041f4:	08004c69 	.word	0x08004c69
 80041f8:	08004c95 	.word	0x08004c95

080041fc <_cleanup_r>:
 80041fc:	b510      	push	{r4, lr}
 80041fe:	4902      	ldr	r1, [pc, #8]	; (8004208 <_cleanup_r+0xc>)
 8004200:	f000 f8ca 	bl	8004398 <_fwalk_reent>
 8004204:	bd10      	pop	{r4, pc}
 8004206:	46c0      	nop			; (mov r8, r8)
 8004208:	08004135 	.word	0x08004135

0800420c <__sfmoreglue>:
 800420c:	b570      	push	{r4, r5, r6, lr}
 800420e:	2568      	movs	r5, #104	; 0x68
 8004210:	1e4a      	subs	r2, r1, #1
 8004212:	4355      	muls	r5, r2
 8004214:	000e      	movs	r6, r1
 8004216:	0029      	movs	r1, r5
 8004218:	3174      	adds	r1, #116	; 0x74
 800421a:	f000 f9a1 	bl	8004560 <_malloc_r>
 800421e:	1e04      	subs	r4, r0, #0
 8004220:	d008      	beq.n	8004234 <__sfmoreglue+0x28>
 8004222:	2100      	movs	r1, #0
 8004224:	002a      	movs	r2, r5
 8004226:	6001      	str	r1, [r0, #0]
 8004228:	6046      	str	r6, [r0, #4]
 800422a:	300c      	adds	r0, #12
 800422c:	60a0      	str	r0, [r4, #8]
 800422e:	3268      	adds	r2, #104	; 0x68
 8004230:	f7ff fc52 	bl	8003ad8 <memset>
 8004234:	0020      	movs	r0, r4
 8004236:	bd70      	pop	{r4, r5, r6, pc}

08004238 <__sfp_lock_acquire>:
 8004238:	b510      	push	{r4, lr}
 800423a:	4802      	ldr	r0, [pc, #8]	; (8004244 <__sfp_lock_acquire+0xc>)
 800423c:	f000 f8cd 	bl	80043da <__retarget_lock_acquire_recursive>
 8004240:	bd10      	pop	{r4, pc}
 8004242:	46c0      	nop			; (mov r8, r8)
 8004244:	2000023c 	.word	0x2000023c

08004248 <__sfp_lock_release>:
 8004248:	b510      	push	{r4, lr}
 800424a:	4802      	ldr	r0, [pc, #8]	; (8004254 <__sfp_lock_release+0xc>)
 800424c:	f000 f8c6 	bl	80043dc <__retarget_lock_release_recursive>
 8004250:	bd10      	pop	{r4, pc}
 8004252:	46c0      	nop			; (mov r8, r8)
 8004254:	2000023c 	.word	0x2000023c

08004258 <__sinit_lock_acquire>:
 8004258:	b510      	push	{r4, lr}
 800425a:	4802      	ldr	r0, [pc, #8]	; (8004264 <__sinit_lock_acquire+0xc>)
 800425c:	f000 f8bd 	bl	80043da <__retarget_lock_acquire_recursive>
 8004260:	bd10      	pop	{r4, pc}
 8004262:	46c0      	nop			; (mov r8, r8)
 8004264:	20000237 	.word	0x20000237

08004268 <__sinit_lock_release>:
 8004268:	b510      	push	{r4, lr}
 800426a:	4802      	ldr	r0, [pc, #8]	; (8004274 <__sinit_lock_release+0xc>)
 800426c:	f000 f8b6 	bl	80043dc <__retarget_lock_release_recursive>
 8004270:	bd10      	pop	{r4, pc}
 8004272:	46c0      	nop			; (mov r8, r8)
 8004274:	20000237 	.word	0x20000237

08004278 <__sinit>:
 8004278:	b513      	push	{r0, r1, r4, lr}
 800427a:	0004      	movs	r4, r0
 800427c:	f7ff ffec 	bl	8004258 <__sinit_lock_acquire>
 8004280:	69a3      	ldr	r3, [r4, #24]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d002      	beq.n	800428c <__sinit+0x14>
 8004286:	f7ff ffef 	bl	8004268 <__sinit_lock_release>
 800428a:	bd13      	pop	{r0, r1, r4, pc}
 800428c:	64a3      	str	r3, [r4, #72]	; 0x48
 800428e:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004290:	6523      	str	r3, [r4, #80]	; 0x50
 8004292:	4b13      	ldr	r3, [pc, #76]	; (80042e0 <__sinit+0x68>)
 8004294:	4a13      	ldr	r2, [pc, #76]	; (80042e4 <__sinit+0x6c>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	62a2      	str	r2, [r4, #40]	; 0x28
 800429a:	9301      	str	r3, [sp, #4]
 800429c:	42a3      	cmp	r3, r4
 800429e:	d101      	bne.n	80042a4 <__sinit+0x2c>
 80042a0:	2301      	movs	r3, #1
 80042a2:	61a3      	str	r3, [r4, #24]
 80042a4:	0020      	movs	r0, r4
 80042a6:	f000 f81f 	bl	80042e8 <__sfp>
 80042aa:	6060      	str	r0, [r4, #4]
 80042ac:	0020      	movs	r0, r4
 80042ae:	f000 f81b 	bl	80042e8 <__sfp>
 80042b2:	60a0      	str	r0, [r4, #8]
 80042b4:	0020      	movs	r0, r4
 80042b6:	f000 f817 	bl	80042e8 <__sfp>
 80042ba:	2200      	movs	r2, #0
 80042bc:	2104      	movs	r1, #4
 80042be:	60e0      	str	r0, [r4, #12]
 80042c0:	6860      	ldr	r0, [r4, #4]
 80042c2:	f7ff ff77 	bl	80041b4 <std>
 80042c6:	2201      	movs	r2, #1
 80042c8:	2109      	movs	r1, #9
 80042ca:	68a0      	ldr	r0, [r4, #8]
 80042cc:	f7ff ff72 	bl	80041b4 <std>
 80042d0:	2202      	movs	r2, #2
 80042d2:	2112      	movs	r1, #18
 80042d4:	68e0      	ldr	r0, [r4, #12]
 80042d6:	f7ff ff6d 	bl	80041b4 <std>
 80042da:	2301      	movs	r3, #1
 80042dc:	61a3      	str	r3, [r4, #24]
 80042de:	e7d2      	b.n	8004286 <__sinit+0xe>
 80042e0:	08004f18 	.word	0x08004f18
 80042e4:	080041fd 	.word	0x080041fd

080042e8 <__sfp>:
 80042e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042ea:	0007      	movs	r7, r0
 80042ec:	f7ff ffa4 	bl	8004238 <__sfp_lock_acquire>
 80042f0:	4b1f      	ldr	r3, [pc, #124]	; (8004370 <__sfp+0x88>)
 80042f2:	681e      	ldr	r6, [r3, #0]
 80042f4:	69b3      	ldr	r3, [r6, #24]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d102      	bne.n	8004300 <__sfp+0x18>
 80042fa:	0030      	movs	r0, r6
 80042fc:	f7ff ffbc 	bl	8004278 <__sinit>
 8004300:	3648      	adds	r6, #72	; 0x48
 8004302:	68b4      	ldr	r4, [r6, #8]
 8004304:	6873      	ldr	r3, [r6, #4]
 8004306:	3b01      	subs	r3, #1
 8004308:	d504      	bpl.n	8004314 <__sfp+0x2c>
 800430a:	6833      	ldr	r3, [r6, #0]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d022      	beq.n	8004356 <__sfp+0x6e>
 8004310:	6836      	ldr	r6, [r6, #0]
 8004312:	e7f6      	b.n	8004302 <__sfp+0x1a>
 8004314:	220c      	movs	r2, #12
 8004316:	5ea5      	ldrsh	r5, [r4, r2]
 8004318:	2d00      	cmp	r5, #0
 800431a:	d11a      	bne.n	8004352 <__sfp+0x6a>
 800431c:	0020      	movs	r0, r4
 800431e:	4b15      	ldr	r3, [pc, #84]	; (8004374 <__sfp+0x8c>)
 8004320:	3058      	adds	r0, #88	; 0x58
 8004322:	60e3      	str	r3, [r4, #12]
 8004324:	6665      	str	r5, [r4, #100]	; 0x64
 8004326:	f000 f857 	bl	80043d8 <__retarget_lock_init_recursive>
 800432a:	f7ff ff8d 	bl	8004248 <__sfp_lock_release>
 800432e:	0020      	movs	r0, r4
 8004330:	2208      	movs	r2, #8
 8004332:	0029      	movs	r1, r5
 8004334:	6025      	str	r5, [r4, #0]
 8004336:	60a5      	str	r5, [r4, #8]
 8004338:	6065      	str	r5, [r4, #4]
 800433a:	6125      	str	r5, [r4, #16]
 800433c:	6165      	str	r5, [r4, #20]
 800433e:	61a5      	str	r5, [r4, #24]
 8004340:	305c      	adds	r0, #92	; 0x5c
 8004342:	f7ff fbc9 	bl	8003ad8 <memset>
 8004346:	6365      	str	r5, [r4, #52]	; 0x34
 8004348:	63a5      	str	r5, [r4, #56]	; 0x38
 800434a:	64a5      	str	r5, [r4, #72]	; 0x48
 800434c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800434e:	0020      	movs	r0, r4
 8004350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004352:	3468      	adds	r4, #104	; 0x68
 8004354:	e7d7      	b.n	8004306 <__sfp+0x1e>
 8004356:	2104      	movs	r1, #4
 8004358:	0038      	movs	r0, r7
 800435a:	f7ff ff57 	bl	800420c <__sfmoreglue>
 800435e:	1e04      	subs	r4, r0, #0
 8004360:	6030      	str	r0, [r6, #0]
 8004362:	d1d5      	bne.n	8004310 <__sfp+0x28>
 8004364:	f7ff ff70 	bl	8004248 <__sfp_lock_release>
 8004368:	230c      	movs	r3, #12
 800436a:	603b      	str	r3, [r7, #0]
 800436c:	e7ef      	b.n	800434e <__sfp+0x66>
 800436e:	46c0      	nop			; (mov r8, r8)
 8004370:	08004f18 	.word	0x08004f18
 8004374:	ffff0001 	.word	0xffff0001

08004378 <fiprintf>:
 8004378:	b40e      	push	{r1, r2, r3}
 800437a:	b503      	push	{r0, r1, lr}
 800437c:	0001      	movs	r1, r0
 800437e:	ab03      	add	r3, sp, #12
 8004380:	4804      	ldr	r0, [pc, #16]	; (8004394 <fiprintf+0x1c>)
 8004382:	cb04      	ldmia	r3!, {r2}
 8004384:	6800      	ldr	r0, [r0, #0]
 8004386:	9301      	str	r3, [sp, #4]
 8004388:	f000 f970 	bl	800466c <_vfiprintf_r>
 800438c:	b002      	add	sp, #8
 800438e:	bc08      	pop	{r3}
 8004390:	b003      	add	sp, #12
 8004392:	4718      	bx	r3
 8004394:	2000000c 	.word	0x2000000c

08004398 <_fwalk_reent>:
 8004398:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800439a:	0004      	movs	r4, r0
 800439c:	0006      	movs	r6, r0
 800439e:	2700      	movs	r7, #0
 80043a0:	9101      	str	r1, [sp, #4]
 80043a2:	3448      	adds	r4, #72	; 0x48
 80043a4:	6863      	ldr	r3, [r4, #4]
 80043a6:	68a5      	ldr	r5, [r4, #8]
 80043a8:	9300      	str	r3, [sp, #0]
 80043aa:	9b00      	ldr	r3, [sp, #0]
 80043ac:	3b01      	subs	r3, #1
 80043ae:	9300      	str	r3, [sp, #0]
 80043b0:	d504      	bpl.n	80043bc <_fwalk_reent+0x24>
 80043b2:	6824      	ldr	r4, [r4, #0]
 80043b4:	2c00      	cmp	r4, #0
 80043b6:	d1f5      	bne.n	80043a4 <_fwalk_reent+0xc>
 80043b8:	0038      	movs	r0, r7
 80043ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80043bc:	89ab      	ldrh	r3, [r5, #12]
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d908      	bls.n	80043d4 <_fwalk_reent+0x3c>
 80043c2:	220e      	movs	r2, #14
 80043c4:	5eab      	ldrsh	r3, [r5, r2]
 80043c6:	3301      	adds	r3, #1
 80043c8:	d004      	beq.n	80043d4 <_fwalk_reent+0x3c>
 80043ca:	0029      	movs	r1, r5
 80043cc:	0030      	movs	r0, r6
 80043ce:	9b01      	ldr	r3, [sp, #4]
 80043d0:	4798      	blx	r3
 80043d2:	4307      	orrs	r7, r0
 80043d4:	3568      	adds	r5, #104	; 0x68
 80043d6:	e7e8      	b.n	80043aa <_fwalk_reent+0x12>

080043d8 <__retarget_lock_init_recursive>:
 80043d8:	4770      	bx	lr

080043da <__retarget_lock_acquire_recursive>:
 80043da:	4770      	bx	lr

080043dc <__retarget_lock_release_recursive>:
 80043dc:	4770      	bx	lr
	...

080043e0 <__swhatbuf_r>:
 80043e0:	b570      	push	{r4, r5, r6, lr}
 80043e2:	000e      	movs	r6, r1
 80043e4:	001d      	movs	r5, r3
 80043e6:	230e      	movs	r3, #14
 80043e8:	5ec9      	ldrsh	r1, [r1, r3]
 80043ea:	0014      	movs	r4, r2
 80043ec:	b096      	sub	sp, #88	; 0x58
 80043ee:	2900      	cmp	r1, #0
 80043f0:	da07      	bge.n	8004402 <__swhatbuf_r+0x22>
 80043f2:	2300      	movs	r3, #0
 80043f4:	602b      	str	r3, [r5, #0]
 80043f6:	89b3      	ldrh	r3, [r6, #12]
 80043f8:	061b      	lsls	r3, r3, #24
 80043fa:	d411      	bmi.n	8004420 <__swhatbuf_r+0x40>
 80043fc:	2380      	movs	r3, #128	; 0x80
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	e00f      	b.n	8004422 <__swhatbuf_r+0x42>
 8004402:	466a      	mov	r2, sp
 8004404:	f000 fc7a 	bl	8004cfc <_fstat_r>
 8004408:	2800      	cmp	r0, #0
 800440a:	dbf2      	blt.n	80043f2 <__swhatbuf_r+0x12>
 800440c:	23f0      	movs	r3, #240	; 0xf0
 800440e:	9901      	ldr	r1, [sp, #4]
 8004410:	021b      	lsls	r3, r3, #8
 8004412:	4019      	ands	r1, r3
 8004414:	4b05      	ldr	r3, [pc, #20]	; (800442c <__swhatbuf_r+0x4c>)
 8004416:	18c9      	adds	r1, r1, r3
 8004418:	424b      	negs	r3, r1
 800441a:	4159      	adcs	r1, r3
 800441c:	6029      	str	r1, [r5, #0]
 800441e:	e7ed      	b.n	80043fc <__swhatbuf_r+0x1c>
 8004420:	2340      	movs	r3, #64	; 0x40
 8004422:	2000      	movs	r0, #0
 8004424:	6023      	str	r3, [r4, #0]
 8004426:	b016      	add	sp, #88	; 0x58
 8004428:	bd70      	pop	{r4, r5, r6, pc}
 800442a:	46c0      	nop			; (mov r8, r8)
 800442c:	ffffe000 	.word	0xffffe000

08004430 <__smakebuf_r>:
 8004430:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004432:	2602      	movs	r6, #2
 8004434:	898b      	ldrh	r3, [r1, #12]
 8004436:	0005      	movs	r5, r0
 8004438:	000c      	movs	r4, r1
 800443a:	4233      	tst	r3, r6
 800443c:	d006      	beq.n	800444c <__smakebuf_r+0x1c>
 800443e:	0023      	movs	r3, r4
 8004440:	3347      	adds	r3, #71	; 0x47
 8004442:	6023      	str	r3, [r4, #0]
 8004444:	6123      	str	r3, [r4, #16]
 8004446:	2301      	movs	r3, #1
 8004448:	6163      	str	r3, [r4, #20]
 800444a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800444c:	466a      	mov	r2, sp
 800444e:	ab01      	add	r3, sp, #4
 8004450:	f7ff ffc6 	bl	80043e0 <__swhatbuf_r>
 8004454:	9900      	ldr	r1, [sp, #0]
 8004456:	0007      	movs	r7, r0
 8004458:	0028      	movs	r0, r5
 800445a:	f000 f881 	bl	8004560 <_malloc_r>
 800445e:	2800      	cmp	r0, #0
 8004460:	d108      	bne.n	8004474 <__smakebuf_r+0x44>
 8004462:	220c      	movs	r2, #12
 8004464:	5ea3      	ldrsh	r3, [r4, r2]
 8004466:	059a      	lsls	r2, r3, #22
 8004468:	d4ef      	bmi.n	800444a <__smakebuf_r+0x1a>
 800446a:	2203      	movs	r2, #3
 800446c:	4393      	bics	r3, r2
 800446e:	431e      	orrs	r6, r3
 8004470:	81a6      	strh	r6, [r4, #12]
 8004472:	e7e4      	b.n	800443e <__smakebuf_r+0xe>
 8004474:	4b0f      	ldr	r3, [pc, #60]	; (80044b4 <__smakebuf_r+0x84>)
 8004476:	62ab      	str	r3, [r5, #40]	; 0x28
 8004478:	2380      	movs	r3, #128	; 0x80
 800447a:	89a2      	ldrh	r2, [r4, #12]
 800447c:	6020      	str	r0, [r4, #0]
 800447e:	4313      	orrs	r3, r2
 8004480:	81a3      	strh	r3, [r4, #12]
 8004482:	9b00      	ldr	r3, [sp, #0]
 8004484:	6120      	str	r0, [r4, #16]
 8004486:	6163      	str	r3, [r4, #20]
 8004488:	9b01      	ldr	r3, [sp, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d00d      	beq.n	80044aa <__smakebuf_r+0x7a>
 800448e:	0028      	movs	r0, r5
 8004490:	230e      	movs	r3, #14
 8004492:	5ee1      	ldrsh	r1, [r4, r3]
 8004494:	f000 fc44 	bl	8004d20 <_isatty_r>
 8004498:	2800      	cmp	r0, #0
 800449a:	d006      	beq.n	80044aa <__smakebuf_r+0x7a>
 800449c:	2203      	movs	r2, #3
 800449e:	89a3      	ldrh	r3, [r4, #12]
 80044a0:	4393      	bics	r3, r2
 80044a2:	001a      	movs	r2, r3
 80044a4:	2301      	movs	r3, #1
 80044a6:	4313      	orrs	r3, r2
 80044a8:	81a3      	strh	r3, [r4, #12]
 80044aa:	89a0      	ldrh	r0, [r4, #12]
 80044ac:	4307      	orrs	r7, r0
 80044ae:	81a7      	strh	r7, [r4, #12]
 80044b0:	e7cb      	b.n	800444a <__smakebuf_r+0x1a>
 80044b2:	46c0      	nop			; (mov r8, r8)
 80044b4:	080041fd 	.word	0x080041fd

080044b8 <malloc>:
 80044b8:	b510      	push	{r4, lr}
 80044ba:	4b03      	ldr	r3, [pc, #12]	; (80044c8 <malloc+0x10>)
 80044bc:	0001      	movs	r1, r0
 80044be:	6818      	ldr	r0, [r3, #0]
 80044c0:	f000 f84e 	bl	8004560 <_malloc_r>
 80044c4:	bd10      	pop	{r4, pc}
 80044c6:	46c0      	nop			; (mov r8, r8)
 80044c8:	2000000c 	.word	0x2000000c

080044cc <_free_r>:
 80044cc:	b570      	push	{r4, r5, r6, lr}
 80044ce:	0005      	movs	r5, r0
 80044d0:	2900      	cmp	r1, #0
 80044d2:	d010      	beq.n	80044f6 <_free_r+0x2a>
 80044d4:	1f0c      	subs	r4, r1, #4
 80044d6:	6823      	ldr	r3, [r4, #0]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	da00      	bge.n	80044de <_free_r+0x12>
 80044dc:	18e4      	adds	r4, r4, r3
 80044de:	0028      	movs	r0, r5
 80044e0:	f000 fc50 	bl	8004d84 <__malloc_lock>
 80044e4:	4a1d      	ldr	r2, [pc, #116]	; (800455c <_free_r+0x90>)
 80044e6:	6813      	ldr	r3, [r2, #0]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d105      	bne.n	80044f8 <_free_r+0x2c>
 80044ec:	6063      	str	r3, [r4, #4]
 80044ee:	6014      	str	r4, [r2, #0]
 80044f0:	0028      	movs	r0, r5
 80044f2:	f000 fc4f 	bl	8004d94 <__malloc_unlock>
 80044f6:	bd70      	pop	{r4, r5, r6, pc}
 80044f8:	42a3      	cmp	r3, r4
 80044fa:	d908      	bls.n	800450e <_free_r+0x42>
 80044fc:	6821      	ldr	r1, [r4, #0]
 80044fe:	1860      	adds	r0, r4, r1
 8004500:	4283      	cmp	r3, r0
 8004502:	d1f3      	bne.n	80044ec <_free_r+0x20>
 8004504:	6818      	ldr	r0, [r3, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	1841      	adds	r1, r0, r1
 800450a:	6021      	str	r1, [r4, #0]
 800450c:	e7ee      	b.n	80044ec <_free_r+0x20>
 800450e:	001a      	movs	r2, r3
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d001      	beq.n	800451a <_free_r+0x4e>
 8004516:	42a3      	cmp	r3, r4
 8004518:	d9f9      	bls.n	800450e <_free_r+0x42>
 800451a:	6811      	ldr	r1, [r2, #0]
 800451c:	1850      	adds	r0, r2, r1
 800451e:	42a0      	cmp	r0, r4
 8004520:	d10b      	bne.n	800453a <_free_r+0x6e>
 8004522:	6820      	ldr	r0, [r4, #0]
 8004524:	1809      	adds	r1, r1, r0
 8004526:	1850      	adds	r0, r2, r1
 8004528:	6011      	str	r1, [r2, #0]
 800452a:	4283      	cmp	r3, r0
 800452c:	d1e0      	bne.n	80044f0 <_free_r+0x24>
 800452e:	6818      	ldr	r0, [r3, #0]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	1841      	adds	r1, r0, r1
 8004534:	6011      	str	r1, [r2, #0]
 8004536:	6053      	str	r3, [r2, #4]
 8004538:	e7da      	b.n	80044f0 <_free_r+0x24>
 800453a:	42a0      	cmp	r0, r4
 800453c:	d902      	bls.n	8004544 <_free_r+0x78>
 800453e:	230c      	movs	r3, #12
 8004540:	602b      	str	r3, [r5, #0]
 8004542:	e7d5      	b.n	80044f0 <_free_r+0x24>
 8004544:	6821      	ldr	r1, [r4, #0]
 8004546:	1860      	adds	r0, r4, r1
 8004548:	4283      	cmp	r3, r0
 800454a:	d103      	bne.n	8004554 <_free_r+0x88>
 800454c:	6818      	ldr	r0, [r3, #0]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	1841      	adds	r1, r0, r1
 8004552:	6021      	str	r1, [r4, #0]
 8004554:	6063      	str	r3, [r4, #4]
 8004556:	6054      	str	r4, [r2, #4]
 8004558:	e7ca      	b.n	80044f0 <_free_r+0x24>
 800455a:	46c0      	nop			; (mov r8, r8)
 800455c:	20000114 	.word	0x20000114

08004560 <_malloc_r>:
 8004560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004562:	2303      	movs	r3, #3
 8004564:	1ccd      	adds	r5, r1, #3
 8004566:	439d      	bics	r5, r3
 8004568:	3508      	adds	r5, #8
 800456a:	0006      	movs	r6, r0
 800456c:	2d0c      	cmp	r5, #12
 800456e:	d21f      	bcs.n	80045b0 <_malloc_r+0x50>
 8004570:	250c      	movs	r5, #12
 8004572:	42a9      	cmp	r1, r5
 8004574:	d81e      	bhi.n	80045b4 <_malloc_r+0x54>
 8004576:	0030      	movs	r0, r6
 8004578:	f000 fc04 	bl	8004d84 <__malloc_lock>
 800457c:	4925      	ldr	r1, [pc, #148]	; (8004614 <_malloc_r+0xb4>)
 800457e:	680a      	ldr	r2, [r1, #0]
 8004580:	0014      	movs	r4, r2
 8004582:	2c00      	cmp	r4, #0
 8004584:	d11a      	bne.n	80045bc <_malloc_r+0x5c>
 8004586:	4f24      	ldr	r7, [pc, #144]	; (8004618 <_malloc_r+0xb8>)
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d104      	bne.n	8004598 <_malloc_r+0x38>
 800458e:	0021      	movs	r1, r4
 8004590:	0030      	movs	r0, r6
 8004592:	f000 fb27 	bl	8004be4 <_sbrk_r>
 8004596:	6038      	str	r0, [r7, #0]
 8004598:	0029      	movs	r1, r5
 800459a:	0030      	movs	r0, r6
 800459c:	f000 fb22 	bl	8004be4 <_sbrk_r>
 80045a0:	1c43      	adds	r3, r0, #1
 80045a2:	d12b      	bne.n	80045fc <_malloc_r+0x9c>
 80045a4:	230c      	movs	r3, #12
 80045a6:	0030      	movs	r0, r6
 80045a8:	6033      	str	r3, [r6, #0]
 80045aa:	f000 fbf3 	bl	8004d94 <__malloc_unlock>
 80045ae:	e003      	b.n	80045b8 <_malloc_r+0x58>
 80045b0:	2d00      	cmp	r5, #0
 80045b2:	dade      	bge.n	8004572 <_malloc_r+0x12>
 80045b4:	230c      	movs	r3, #12
 80045b6:	6033      	str	r3, [r6, #0]
 80045b8:	2000      	movs	r0, #0
 80045ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80045bc:	6823      	ldr	r3, [r4, #0]
 80045be:	1b5b      	subs	r3, r3, r5
 80045c0:	d419      	bmi.n	80045f6 <_malloc_r+0x96>
 80045c2:	2b0b      	cmp	r3, #11
 80045c4:	d903      	bls.n	80045ce <_malloc_r+0x6e>
 80045c6:	6023      	str	r3, [r4, #0]
 80045c8:	18e4      	adds	r4, r4, r3
 80045ca:	6025      	str	r5, [r4, #0]
 80045cc:	e003      	b.n	80045d6 <_malloc_r+0x76>
 80045ce:	6863      	ldr	r3, [r4, #4]
 80045d0:	42a2      	cmp	r2, r4
 80045d2:	d10e      	bne.n	80045f2 <_malloc_r+0x92>
 80045d4:	600b      	str	r3, [r1, #0]
 80045d6:	0030      	movs	r0, r6
 80045d8:	f000 fbdc 	bl	8004d94 <__malloc_unlock>
 80045dc:	0020      	movs	r0, r4
 80045de:	2207      	movs	r2, #7
 80045e0:	300b      	adds	r0, #11
 80045e2:	1d23      	adds	r3, r4, #4
 80045e4:	4390      	bics	r0, r2
 80045e6:	1ac2      	subs	r2, r0, r3
 80045e8:	4298      	cmp	r0, r3
 80045ea:	d0e6      	beq.n	80045ba <_malloc_r+0x5a>
 80045ec:	1a1b      	subs	r3, r3, r0
 80045ee:	50a3      	str	r3, [r4, r2]
 80045f0:	e7e3      	b.n	80045ba <_malloc_r+0x5a>
 80045f2:	6053      	str	r3, [r2, #4]
 80045f4:	e7ef      	b.n	80045d6 <_malloc_r+0x76>
 80045f6:	0022      	movs	r2, r4
 80045f8:	6864      	ldr	r4, [r4, #4]
 80045fa:	e7c2      	b.n	8004582 <_malloc_r+0x22>
 80045fc:	2303      	movs	r3, #3
 80045fe:	1cc4      	adds	r4, r0, #3
 8004600:	439c      	bics	r4, r3
 8004602:	42a0      	cmp	r0, r4
 8004604:	d0e1      	beq.n	80045ca <_malloc_r+0x6a>
 8004606:	1a21      	subs	r1, r4, r0
 8004608:	0030      	movs	r0, r6
 800460a:	f000 faeb 	bl	8004be4 <_sbrk_r>
 800460e:	1c43      	adds	r3, r0, #1
 8004610:	d1db      	bne.n	80045ca <_malloc_r+0x6a>
 8004612:	e7c7      	b.n	80045a4 <_malloc_r+0x44>
 8004614:	20000114 	.word	0x20000114
 8004618:	20000118 	.word	0x20000118

0800461c <__sfputc_r>:
 800461c:	6893      	ldr	r3, [r2, #8]
 800461e:	b510      	push	{r4, lr}
 8004620:	3b01      	subs	r3, #1
 8004622:	6093      	str	r3, [r2, #8]
 8004624:	2b00      	cmp	r3, #0
 8004626:	da04      	bge.n	8004632 <__sfputc_r+0x16>
 8004628:	6994      	ldr	r4, [r2, #24]
 800462a:	42a3      	cmp	r3, r4
 800462c:	db07      	blt.n	800463e <__sfputc_r+0x22>
 800462e:	290a      	cmp	r1, #10
 8004630:	d005      	beq.n	800463e <__sfputc_r+0x22>
 8004632:	6813      	ldr	r3, [r2, #0]
 8004634:	1c58      	adds	r0, r3, #1
 8004636:	6010      	str	r0, [r2, #0]
 8004638:	7019      	strb	r1, [r3, #0]
 800463a:	0008      	movs	r0, r1
 800463c:	bd10      	pop	{r4, pc}
 800463e:	f7ff fc01 	bl	8003e44 <__swbuf_r>
 8004642:	0001      	movs	r1, r0
 8004644:	e7f9      	b.n	800463a <__sfputc_r+0x1e>

08004646 <__sfputs_r>:
 8004646:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004648:	0006      	movs	r6, r0
 800464a:	000f      	movs	r7, r1
 800464c:	0014      	movs	r4, r2
 800464e:	18d5      	adds	r5, r2, r3
 8004650:	42ac      	cmp	r4, r5
 8004652:	d101      	bne.n	8004658 <__sfputs_r+0x12>
 8004654:	2000      	movs	r0, #0
 8004656:	e007      	b.n	8004668 <__sfputs_r+0x22>
 8004658:	7821      	ldrb	r1, [r4, #0]
 800465a:	003a      	movs	r2, r7
 800465c:	0030      	movs	r0, r6
 800465e:	f7ff ffdd 	bl	800461c <__sfputc_r>
 8004662:	3401      	adds	r4, #1
 8004664:	1c43      	adds	r3, r0, #1
 8004666:	d1f3      	bne.n	8004650 <__sfputs_r+0xa>
 8004668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800466c <_vfiprintf_r>:
 800466c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800466e:	b0a1      	sub	sp, #132	; 0x84
 8004670:	0006      	movs	r6, r0
 8004672:	000c      	movs	r4, r1
 8004674:	001f      	movs	r7, r3
 8004676:	9203      	str	r2, [sp, #12]
 8004678:	2800      	cmp	r0, #0
 800467a:	d004      	beq.n	8004686 <_vfiprintf_r+0x1a>
 800467c:	6983      	ldr	r3, [r0, #24]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d101      	bne.n	8004686 <_vfiprintf_r+0x1a>
 8004682:	f7ff fdf9 	bl	8004278 <__sinit>
 8004686:	4b8e      	ldr	r3, [pc, #568]	; (80048c0 <_vfiprintf_r+0x254>)
 8004688:	429c      	cmp	r4, r3
 800468a:	d11c      	bne.n	80046c6 <_vfiprintf_r+0x5a>
 800468c:	6874      	ldr	r4, [r6, #4]
 800468e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004690:	07db      	lsls	r3, r3, #31
 8004692:	d405      	bmi.n	80046a0 <_vfiprintf_r+0x34>
 8004694:	89a3      	ldrh	r3, [r4, #12]
 8004696:	059b      	lsls	r3, r3, #22
 8004698:	d402      	bmi.n	80046a0 <_vfiprintf_r+0x34>
 800469a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800469c:	f7ff fe9d 	bl	80043da <__retarget_lock_acquire_recursive>
 80046a0:	89a3      	ldrh	r3, [r4, #12]
 80046a2:	071b      	lsls	r3, r3, #28
 80046a4:	d502      	bpl.n	80046ac <_vfiprintf_r+0x40>
 80046a6:	6923      	ldr	r3, [r4, #16]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d11d      	bne.n	80046e8 <_vfiprintf_r+0x7c>
 80046ac:	0021      	movs	r1, r4
 80046ae:	0030      	movs	r0, r6
 80046b0:	f7ff fc1e 	bl	8003ef0 <__swsetup_r>
 80046b4:	2800      	cmp	r0, #0
 80046b6:	d017      	beq.n	80046e8 <_vfiprintf_r+0x7c>
 80046b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80046ba:	07db      	lsls	r3, r3, #31
 80046bc:	d50d      	bpl.n	80046da <_vfiprintf_r+0x6e>
 80046be:	2001      	movs	r0, #1
 80046c0:	4240      	negs	r0, r0
 80046c2:	b021      	add	sp, #132	; 0x84
 80046c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046c6:	4b7f      	ldr	r3, [pc, #508]	; (80048c4 <_vfiprintf_r+0x258>)
 80046c8:	429c      	cmp	r4, r3
 80046ca:	d101      	bne.n	80046d0 <_vfiprintf_r+0x64>
 80046cc:	68b4      	ldr	r4, [r6, #8]
 80046ce:	e7de      	b.n	800468e <_vfiprintf_r+0x22>
 80046d0:	4b7d      	ldr	r3, [pc, #500]	; (80048c8 <_vfiprintf_r+0x25c>)
 80046d2:	429c      	cmp	r4, r3
 80046d4:	d1db      	bne.n	800468e <_vfiprintf_r+0x22>
 80046d6:	68f4      	ldr	r4, [r6, #12]
 80046d8:	e7d9      	b.n	800468e <_vfiprintf_r+0x22>
 80046da:	89a3      	ldrh	r3, [r4, #12]
 80046dc:	059b      	lsls	r3, r3, #22
 80046de:	d4ee      	bmi.n	80046be <_vfiprintf_r+0x52>
 80046e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80046e2:	f7ff fe7b 	bl	80043dc <__retarget_lock_release_recursive>
 80046e6:	e7ea      	b.n	80046be <_vfiprintf_r+0x52>
 80046e8:	2300      	movs	r3, #0
 80046ea:	ad08      	add	r5, sp, #32
 80046ec:	616b      	str	r3, [r5, #20]
 80046ee:	3320      	adds	r3, #32
 80046f0:	766b      	strb	r3, [r5, #25]
 80046f2:	3310      	adds	r3, #16
 80046f4:	76ab      	strb	r3, [r5, #26]
 80046f6:	9707      	str	r7, [sp, #28]
 80046f8:	9f03      	ldr	r7, [sp, #12]
 80046fa:	783b      	ldrb	r3, [r7, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d001      	beq.n	8004704 <_vfiprintf_r+0x98>
 8004700:	2b25      	cmp	r3, #37	; 0x25
 8004702:	d14e      	bne.n	80047a2 <_vfiprintf_r+0x136>
 8004704:	9b03      	ldr	r3, [sp, #12]
 8004706:	1afb      	subs	r3, r7, r3
 8004708:	9305      	str	r3, [sp, #20]
 800470a:	9b03      	ldr	r3, [sp, #12]
 800470c:	429f      	cmp	r7, r3
 800470e:	d00d      	beq.n	800472c <_vfiprintf_r+0xc0>
 8004710:	9b05      	ldr	r3, [sp, #20]
 8004712:	0021      	movs	r1, r4
 8004714:	0030      	movs	r0, r6
 8004716:	9a03      	ldr	r2, [sp, #12]
 8004718:	f7ff ff95 	bl	8004646 <__sfputs_r>
 800471c:	1c43      	adds	r3, r0, #1
 800471e:	d100      	bne.n	8004722 <_vfiprintf_r+0xb6>
 8004720:	e0b5      	b.n	800488e <_vfiprintf_r+0x222>
 8004722:	696a      	ldr	r2, [r5, #20]
 8004724:	9b05      	ldr	r3, [sp, #20]
 8004726:	4694      	mov	ip, r2
 8004728:	4463      	add	r3, ip
 800472a:	616b      	str	r3, [r5, #20]
 800472c:	783b      	ldrb	r3, [r7, #0]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d100      	bne.n	8004734 <_vfiprintf_r+0xc8>
 8004732:	e0ac      	b.n	800488e <_vfiprintf_r+0x222>
 8004734:	2201      	movs	r2, #1
 8004736:	1c7b      	adds	r3, r7, #1
 8004738:	9303      	str	r3, [sp, #12]
 800473a:	2300      	movs	r3, #0
 800473c:	4252      	negs	r2, r2
 800473e:	606a      	str	r2, [r5, #4]
 8004740:	a904      	add	r1, sp, #16
 8004742:	3254      	adds	r2, #84	; 0x54
 8004744:	1852      	adds	r2, r2, r1
 8004746:	602b      	str	r3, [r5, #0]
 8004748:	60eb      	str	r3, [r5, #12]
 800474a:	60ab      	str	r3, [r5, #8]
 800474c:	7013      	strb	r3, [r2, #0]
 800474e:	65ab      	str	r3, [r5, #88]	; 0x58
 8004750:	9b03      	ldr	r3, [sp, #12]
 8004752:	2205      	movs	r2, #5
 8004754:	7819      	ldrb	r1, [r3, #0]
 8004756:	485d      	ldr	r0, [pc, #372]	; (80048cc <_vfiprintf_r+0x260>)
 8004758:	f000 fb08 	bl	8004d6c <memchr>
 800475c:	9b03      	ldr	r3, [sp, #12]
 800475e:	1c5f      	adds	r7, r3, #1
 8004760:	2800      	cmp	r0, #0
 8004762:	d120      	bne.n	80047a6 <_vfiprintf_r+0x13a>
 8004764:	682a      	ldr	r2, [r5, #0]
 8004766:	06d3      	lsls	r3, r2, #27
 8004768:	d504      	bpl.n	8004774 <_vfiprintf_r+0x108>
 800476a:	2353      	movs	r3, #83	; 0x53
 800476c:	a904      	add	r1, sp, #16
 800476e:	185b      	adds	r3, r3, r1
 8004770:	2120      	movs	r1, #32
 8004772:	7019      	strb	r1, [r3, #0]
 8004774:	0713      	lsls	r3, r2, #28
 8004776:	d504      	bpl.n	8004782 <_vfiprintf_r+0x116>
 8004778:	2353      	movs	r3, #83	; 0x53
 800477a:	a904      	add	r1, sp, #16
 800477c:	185b      	adds	r3, r3, r1
 800477e:	212b      	movs	r1, #43	; 0x2b
 8004780:	7019      	strb	r1, [r3, #0]
 8004782:	9b03      	ldr	r3, [sp, #12]
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	2b2a      	cmp	r3, #42	; 0x2a
 8004788:	d016      	beq.n	80047b8 <_vfiprintf_r+0x14c>
 800478a:	2100      	movs	r1, #0
 800478c:	68eb      	ldr	r3, [r5, #12]
 800478e:	9f03      	ldr	r7, [sp, #12]
 8004790:	783a      	ldrb	r2, [r7, #0]
 8004792:	1c78      	adds	r0, r7, #1
 8004794:	3a30      	subs	r2, #48	; 0x30
 8004796:	4684      	mov	ip, r0
 8004798:	2a09      	cmp	r2, #9
 800479a:	d94f      	bls.n	800483c <_vfiprintf_r+0x1d0>
 800479c:	2900      	cmp	r1, #0
 800479e:	d111      	bne.n	80047c4 <_vfiprintf_r+0x158>
 80047a0:	e017      	b.n	80047d2 <_vfiprintf_r+0x166>
 80047a2:	3701      	adds	r7, #1
 80047a4:	e7a9      	b.n	80046fa <_vfiprintf_r+0x8e>
 80047a6:	4b49      	ldr	r3, [pc, #292]	; (80048cc <_vfiprintf_r+0x260>)
 80047a8:	682a      	ldr	r2, [r5, #0]
 80047aa:	1ac0      	subs	r0, r0, r3
 80047ac:	2301      	movs	r3, #1
 80047ae:	4083      	lsls	r3, r0
 80047b0:	4313      	orrs	r3, r2
 80047b2:	602b      	str	r3, [r5, #0]
 80047b4:	9703      	str	r7, [sp, #12]
 80047b6:	e7cb      	b.n	8004750 <_vfiprintf_r+0xe4>
 80047b8:	9b07      	ldr	r3, [sp, #28]
 80047ba:	1d19      	adds	r1, r3, #4
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	9107      	str	r1, [sp, #28]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	db01      	blt.n	80047c8 <_vfiprintf_r+0x15c>
 80047c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80047c6:	e004      	b.n	80047d2 <_vfiprintf_r+0x166>
 80047c8:	425b      	negs	r3, r3
 80047ca:	60eb      	str	r3, [r5, #12]
 80047cc:	2302      	movs	r3, #2
 80047ce:	4313      	orrs	r3, r2
 80047d0:	602b      	str	r3, [r5, #0]
 80047d2:	783b      	ldrb	r3, [r7, #0]
 80047d4:	2b2e      	cmp	r3, #46	; 0x2e
 80047d6:	d10a      	bne.n	80047ee <_vfiprintf_r+0x182>
 80047d8:	787b      	ldrb	r3, [r7, #1]
 80047da:	2b2a      	cmp	r3, #42	; 0x2a
 80047dc:	d137      	bne.n	800484e <_vfiprintf_r+0x1e2>
 80047de:	9b07      	ldr	r3, [sp, #28]
 80047e0:	3702      	adds	r7, #2
 80047e2:	1d1a      	adds	r2, r3, #4
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	9207      	str	r2, [sp, #28]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	db2d      	blt.n	8004848 <_vfiprintf_r+0x1dc>
 80047ec:	9309      	str	r3, [sp, #36]	; 0x24
 80047ee:	2203      	movs	r2, #3
 80047f0:	7839      	ldrb	r1, [r7, #0]
 80047f2:	4837      	ldr	r0, [pc, #220]	; (80048d0 <_vfiprintf_r+0x264>)
 80047f4:	f000 faba 	bl	8004d6c <memchr>
 80047f8:	2800      	cmp	r0, #0
 80047fa:	d007      	beq.n	800480c <_vfiprintf_r+0x1a0>
 80047fc:	4b34      	ldr	r3, [pc, #208]	; (80048d0 <_vfiprintf_r+0x264>)
 80047fe:	682a      	ldr	r2, [r5, #0]
 8004800:	1ac0      	subs	r0, r0, r3
 8004802:	2340      	movs	r3, #64	; 0x40
 8004804:	4083      	lsls	r3, r0
 8004806:	4313      	orrs	r3, r2
 8004808:	3701      	adds	r7, #1
 800480a:	602b      	str	r3, [r5, #0]
 800480c:	7839      	ldrb	r1, [r7, #0]
 800480e:	1c7b      	adds	r3, r7, #1
 8004810:	2206      	movs	r2, #6
 8004812:	4830      	ldr	r0, [pc, #192]	; (80048d4 <_vfiprintf_r+0x268>)
 8004814:	9303      	str	r3, [sp, #12]
 8004816:	7629      	strb	r1, [r5, #24]
 8004818:	f000 faa8 	bl	8004d6c <memchr>
 800481c:	2800      	cmp	r0, #0
 800481e:	d045      	beq.n	80048ac <_vfiprintf_r+0x240>
 8004820:	4b2d      	ldr	r3, [pc, #180]	; (80048d8 <_vfiprintf_r+0x26c>)
 8004822:	2b00      	cmp	r3, #0
 8004824:	d127      	bne.n	8004876 <_vfiprintf_r+0x20a>
 8004826:	2207      	movs	r2, #7
 8004828:	9b07      	ldr	r3, [sp, #28]
 800482a:	3307      	adds	r3, #7
 800482c:	4393      	bics	r3, r2
 800482e:	3308      	adds	r3, #8
 8004830:	9307      	str	r3, [sp, #28]
 8004832:	696b      	ldr	r3, [r5, #20]
 8004834:	9a04      	ldr	r2, [sp, #16]
 8004836:	189b      	adds	r3, r3, r2
 8004838:	616b      	str	r3, [r5, #20]
 800483a:	e75d      	b.n	80046f8 <_vfiprintf_r+0x8c>
 800483c:	210a      	movs	r1, #10
 800483e:	434b      	muls	r3, r1
 8004840:	4667      	mov	r7, ip
 8004842:	189b      	adds	r3, r3, r2
 8004844:	3909      	subs	r1, #9
 8004846:	e7a3      	b.n	8004790 <_vfiprintf_r+0x124>
 8004848:	2301      	movs	r3, #1
 800484a:	425b      	negs	r3, r3
 800484c:	e7ce      	b.n	80047ec <_vfiprintf_r+0x180>
 800484e:	2300      	movs	r3, #0
 8004850:	001a      	movs	r2, r3
 8004852:	3701      	adds	r7, #1
 8004854:	606b      	str	r3, [r5, #4]
 8004856:	7839      	ldrb	r1, [r7, #0]
 8004858:	1c78      	adds	r0, r7, #1
 800485a:	3930      	subs	r1, #48	; 0x30
 800485c:	4684      	mov	ip, r0
 800485e:	2909      	cmp	r1, #9
 8004860:	d903      	bls.n	800486a <_vfiprintf_r+0x1fe>
 8004862:	2b00      	cmp	r3, #0
 8004864:	d0c3      	beq.n	80047ee <_vfiprintf_r+0x182>
 8004866:	9209      	str	r2, [sp, #36]	; 0x24
 8004868:	e7c1      	b.n	80047ee <_vfiprintf_r+0x182>
 800486a:	230a      	movs	r3, #10
 800486c:	435a      	muls	r2, r3
 800486e:	4667      	mov	r7, ip
 8004870:	1852      	adds	r2, r2, r1
 8004872:	3b09      	subs	r3, #9
 8004874:	e7ef      	b.n	8004856 <_vfiprintf_r+0x1ea>
 8004876:	ab07      	add	r3, sp, #28
 8004878:	9300      	str	r3, [sp, #0]
 800487a:	0022      	movs	r2, r4
 800487c:	0029      	movs	r1, r5
 800487e:	0030      	movs	r0, r6
 8004880:	4b16      	ldr	r3, [pc, #88]	; (80048dc <_vfiprintf_r+0x270>)
 8004882:	e000      	b.n	8004886 <_vfiprintf_r+0x21a>
 8004884:	bf00      	nop
 8004886:	9004      	str	r0, [sp, #16]
 8004888:	9b04      	ldr	r3, [sp, #16]
 800488a:	3301      	adds	r3, #1
 800488c:	d1d1      	bne.n	8004832 <_vfiprintf_r+0x1c6>
 800488e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004890:	07db      	lsls	r3, r3, #31
 8004892:	d405      	bmi.n	80048a0 <_vfiprintf_r+0x234>
 8004894:	89a3      	ldrh	r3, [r4, #12]
 8004896:	059b      	lsls	r3, r3, #22
 8004898:	d402      	bmi.n	80048a0 <_vfiprintf_r+0x234>
 800489a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800489c:	f7ff fd9e 	bl	80043dc <__retarget_lock_release_recursive>
 80048a0:	89a3      	ldrh	r3, [r4, #12]
 80048a2:	065b      	lsls	r3, r3, #25
 80048a4:	d500      	bpl.n	80048a8 <_vfiprintf_r+0x23c>
 80048a6:	e70a      	b.n	80046be <_vfiprintf_r+0x52>
 80048a8:	980d      	ldr	r0, [sp, #52]	; 0x34
 80048aa:	e70a      	b.n	80046c2 <_vfiprintf_r+0x56>
 80048ac:	ab07      	add	r3, sp, #28
 80048ae:	9300      	str	r3, [sp, #0]
 80048b0:	0022      	movs	r2, r4
 80048b2:	0029      	movs	r1, r5
 80048b4:	0030      	movs	r0, r6
 80048b6:	4b09      	ldr	r3, [pc, #36]	; (80048dc <_vfiprintf_r+0x270>)
 80048b8:	f000 f882 	bl	80049c0 <_printf_i>
 80048bc:	e7e3      	b.n	8004886 <_vfiprintf_r+0x21a>
 80048be:	46c0      	nop			; (mov r8, r8)
 80048c0:	080050f4 	.word	0x080050f4
 80048c4:	08005114 	.word	0x08005114
 80048c8:	080050d4 	.word	0x080050d4
 80048cc:	08005134 	.word	0x08005134
 80048d0:	0800513a 	.word	0x0800513a
 80048d4:	0800513e 	.word	0x0800513e
 80048d8:	00000000 	.word	0x00000000
 80048dc:	08004647 	.word	0x08004647

080048e0 <_printf_common>:
 80048e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048e2:	0015      	movs	r5, r2
 80048e4:	9301      	str	r3, [sp, #4]
 80048e6:	688a      	ldr	r2, [r1, #8]
 80048e8:	690b      	ldr	r3, [r1, #16]
 80048ea:	000c      	movs	r4, r1
 80048ec:	9000      	str	r0, [sp, #0]
 80048ee:	4293      	cmp	r3, r2
 80048f0:	da00      	bge.n	80048f4 <_printf_common+0x14>
 80048f2:	0013      	movs	r3, r2
 80048f4:	0022      	movs	r2, r4
 80048f6:	602b      	str	r3, [r5, #0]
 80048f8:	3243      	adds	r2, #67	; 0x43
 80048fa:	7812      	ldrb	r2, [r2, #0]
 80048fc:	2a00      	cmp	r2, #0
 80048fe:	d001      	beq.n	8004904 <_printf_common+0x24>
 8004900:	3301      	adds	r3, #1
 8004902:	602b      	str	r3, [r5, #0]
 8004904:	6823      	ldr	r3, [r4, #0]
 8004906:	069b      	lsls	r3, r3, #26
 8004908:	d502      	bpl.n	8004910 <_printf_common+0x30>
 800490a:	682b      	ldr	r3, [r5, #0]
 800490c:	3302      	adds	r3, #2
 800490e:	602b      	str	r3, [r5, #0]
 8004910:	6822      	ldr	r2, [r4, #0]
 8004912:	2306      	movs	r3, #6
 8004914:	0017      	movs	r7, r2
 8004916:	401f      	ands	r7, r3
 8004918:	421a      	tst	r2, r3
 800491a:	d027      	beq.n	800496c <_printf_common+0x8c>
 800491c:	0023      	movs	r3, r4
 800491e:	3343      	adds	r3, #67	; 0x43
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	1e5a      	subs	r2, r3, #1
 8004924:	4193      	sbcs	r3, r2
 8004926:	6822      	ldr	r2, [r4, #0]
 8004928:	0692      	lsls	r2, r2, #26
 800492a:	d430      	bmi.n	800498e <_printf_common+0xae>
 800492c:	0022      	movs	r2, r4
 800492e:	9901      	ldr	r1, [sp, #4]
 8004930:	9800      	ldr	r0, [sp, #0]
 8004932:	9e08      	ldr	r6, [sp, #32]
 8004934:	3243      	adds	r2, #67	; 0x43
 8004936:	47b0      	blx	r6
 8004938:	1c43      	adds	r3, r0, #1
 800493a:	d025      	beq.n	8004988 <_printf_common+0xa8>
 800493c:	2306      	movs	r3, #6
 800493e:	6820      	ldr	r0, [r4, #0]
 8004940:	682a      	ldr	r2, [r5, #0]
 8004942:	68e1      	ldr	r1, [r4, #12]
 8004944:	2500      	movs	r5, #0
 8004946:	4003      	ands	r3, r0
 8004948:	2b04      	cmp	r3, #4
 800494a:	d103      	bne.n	8004954 <_printf_common+0x74>
 800494c:	1a8d      	subs	r5, r1, r2
 800494e:	43eb      	mvns	r3, r5
 8004950:	17db      	asrs	r3, r3, #31
 8004952:	401d      	ands	r5, r3
 8004954:	68a3      	ldr	r3, [r4, #8]
 8004956:	6922      	ldr	r2, [r4, #16]
 8004958:	4293      	cmp	r3, r2
 800495a:	dd01      	ble.n	8004960 <_printf_common+0x80>
 800495c:	1a9b      	subs	r3, r3, r2
 800495e:	18ed      	adds	r5, r5, r3
 8004960:	2700      	movs	r7, #0
 8004962:	42bd      	cmp	r5, r7
 8004964:	d120      	bne.n	80049a8 <_printf_common+0xc8>
 8004966:	2000      	movs	r0, #0
 8004968:	e010      	b.n	800498c <_printf_common+0xac>
 800496a:	3701      	adds	r7, #1
 800496c:	68e3      	ldr	r3, [r4, #12]
 800496e:	682a      	ldr	r2, [r5, #0]
 8004970:	1a9b      	subs	r3, r3, r2
 8004972:	42bb      	cmp	r3, r7
 8004974:	ddd2      	ble.n	800491c <_printf_common+0x3c>
 8004976:	0022      	movs	r2, r4
 8004978:	2301      	movs	r3, #1
 800497a:	9901      	ldr	r1, [sp, #4]
 800497c:	9800      	ldr	r0, [sp, #0]
 800497e:	9e08      	ldr	r6, [sp, #32]
 8004980:	3219      	adds	r2, #25
 8004982:	47b0      	blx	r6
 8004984:	1c43      	adds	r3, r0, #1
 8004986:	d1f0      	bne.n	800496a <_printf_common+0x8a>
 8004988:	2001      	movs	r0, #1
 800498a:	4240      	negs	r0, r0
 800498c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800498e:	2030      	movs	r0, #48	; 0x30
 8004990:	18e1      	adds	r1, r4, r3
 8004992:	3143      	adds	r1, #67	; 0x43
 8004994:	7008      	strb	r0, [r1, #0]
 8004996:	0021      	movs	r1, r4
 8004998:	1c5a      	adds	r2, r3, #1
 800499a:	3145      	adds	r1, #69	; 0x45
 800499c:	7809      	ldrb	r1, [r1, #0]
 800499e:	18a2      	adds	r2, r4, r2
 80049a0:	3243      	adds	r2, #67	; 0x43
 80049a2:	3302      	adds	r3, #2
 80049a4:	7011      	strb	r1, [r2, #0]
 80049a6:	e7c1      	b.n	800492c <_printf_common+0x4c>
 80049a8:	0022      	movs	r2, r4
 80049aa:	2301      	movs	r3, #1
 80049ac:	9901      	ldr	r1, [sp, #4]
 80049ae:	9800      	ldr	r0, [sp, #0]
 80049b0:	9e08      	ldr	r6, [sp, #32]
 80049b2:	321a      	adds	r2, #26
 80049b4:	47b0      	blx	r6
 80049b6:	1c43      	adds	r3, r0, #1
 80049b8:	d0e6      	beq.n	8004988 <_printf_common+0xa8>
 80049ba:	3701      	adds	r7, #1
 80049bc:	e7d1      	b.n	8004962 <_printf_common+0x82>
	...

080049c0 <_printf_i>:
 80049c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049c2:	b08b      	sub	sp, #44	; 0x2c
 80049c4:	9206      	str	r2, [sp, #24]
 80049c6:	000a      	movs	r2, r1
 80049c8:	3243      	adds	r2, #67	; 0x43
 80049ca:	9307      	str	r3, [sp, #28]
 80049cc:	9005      	str	r0, [sp, #20]
 80049ce:	9204      	str	r2, [sp, #16]
 80049d0:	7e0a      	ldrb	r2, [r1, #24]
 80049d2:	000c      	movs	r4, r1
 80049d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80049d6:	2a78      	cmp	r2, #120	; 0x78
 80049d8:	d806      	bhi.n	80049e8 <_printf_i+0x28>
 80049da:	2a62      	cmp	r2, #98	; 0x62
 80049dc:	d808      	bhi.n	80049f0 <_printf_i+0x30>
 80049de:	2a00      	cmp	r2, #0
 80049e0:	d100      	bne.n	80049e4 <_printf_i+0x24>
 80049e2:	e0c0      	b.n	8004b66 <_printf_i+0x1a6>
 80049e4:	2a58      	cmp	r2, #88	; 0x58
 80049e6:	d052      	beq.n	8004a8e <_printf_i+0xce>
 80049e8:	0026      	movs	r6, r4
 80049ea:	3642      	adds	r6, #66	; 0x42
 80049ec:	7032      	strb	r2, [r6, #0]
 80049ee:	e022      	b.n	8004a36 <_printf_i+0x76>
 80049f0:	0010      	movs	r0, r2
 80049f2:	3863      	subs	r0, #99	; 0x63
 80049f4:	2815      	cmp	r0, #21
 80049f6:	d8f7      	bhi.n	80049e8 <_printf_i+0x28>
 80049f8:	f7fb fb86 	bl	8000108 <__gnu_thumb1_case_shi>
 80049fc:	001f0016 	.word	0x001f0016
 8004a00:	fff6fff6 	.word	0xfff6fff6
 8004a04:	fff6fff6 	.word	0xfff6fff6
 8004a08:	fff6001f 	.word	0xfff6001f
 8004a0c:	fff6fff6 	.word	0xfff6fff6
 8004a10:	00a8fff6 	.word	0x00a8fff6
 8004a14:	009a0036 	.word	0x009a0036
 8004a18:	fff6fff6 	.word	0xfff6fff6
 8004a1c:	fff600b9 	.word	0xfff600b9
 8004a20:	fff60036 	.word	0xfff60036
 8004a24:	009efff6 	.word	0x009efff6
 8004a28:	0026      	movs	r6, r4
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	3642      	adds	r6, #66	; 0x42
 8004a2e:	1d11      	adds	r1, r2, #4
 8004a30:	6019      	str	r1, [r3, #0]
 8004a32:	6813      	ldr	r3, [r2, #0]
 8004a34:	7033      	strb	r3, [r6, #0]
 8004a36:	2301      	movs	r3, #1
 8004a38:	e0a7      	b.n	8004b8a <_printf_i+0x1ca>
 8004a3a:	6808      	ldr	r0, [r1, #0]
 8004a3c:	6819      	ldr	r1, [r3, #0]
 8004a3e:	1d0a      	adds	r2, r1, #4
 8004a40:	0605      	lsls	r5, r0, #24
 8004a42:	d50b      	bpl.n	8004a5c <_printf_i+0x9c>
 8004a44:	680d      	ldr	r5, [r1, #0]
 8004a46:	601a      	str	r2, [r3, #0]
 8004a48:	2d00      	cmp	r5, #0
 8004a4a:	da03      	bge.n	8004a54 <_printf_i+0x94>
 8004a4c:	232d      	movs	r3, #45	; 0x2d
 8004a4e:	9a04      	ldr	r2, [sp, #16]
 8004a50:	426d      	negs	r5, r5
 8004a52:	7013      	strb	r3, [r2, #0]
 8004a54:	4b61      	ldr	r3, [pc, #388]	; (8004bdc <_printf_i+0x21c>)
 8004a56:	270a      	movs	r7, #10
 8004a58:	9303      	str	r3, [sp, #12]
 8004a5a:	e032      	b.n	8004ac2 <_printf_i+0x102>
 8004a5c:	680d      	ldr	r5, [r1, #0]
 8004a5e:	601a      	str	r2, [r3, #0]
 8004a60:	0641      	lsls	r1, r0, #25
 8004a62:	d5f1      	bpl.n	8004a48 <_printf_i+0x88>
 8004a64:	b22d      	sxth	r5, r5
 8004a66:	e7ef      	b.n	8004a48 <_printf_i+0x88>
 8004a68:	680d      	ldr	r5, [r1, #0]
 8004a6a:	6819      	ldr	r1, [r3, #0]
 8004a6c:	1d08      	adds	r0, r1, #4
 8004a6e:	6018      	str	r0, [r3, #0]
 8004a70:	062e      	lsls	r6, r5, #24
 8004a72:	d501      	bpl.n	8004a78 <_printf_i+0xb8>
 8004a74:	680d      	ldr	r5, [r1, #0]
 8004a76:	e003      	b.n	8004a80 <_printf_i+0xc0>
 8004a78:	066d      	lsls	r5, r5, #25
 8004a7a:	d5fb      	bpl.n	8004a74 <_printf_i+0xb4>
 8004a7c:	680d      	ldr	r5, [r1, #0]
 8004a7e:	b2ad      	uxth	r5, r5
 8004a80:	4b56      	ldr	r3, [pc, #344]	; (8004bdc <_printf_i+0x21c>)
 8004a82:	270a      	movs	r7, #10
 8004a84:	9303      	str	r3, [sp, #12]
 8004a86:	2a6f      	cmp	r2, #111	; 0x6f
 8004a88:	d117      	bne.n	8004aba <_printf_i+0xfa>
 8004a8a:	2708      	movs	r7, #8
 8004a8c:	e015      	b.n	8004aba <_printf_i+0xfa>
 8004a8e:	3145      	adds	r1, #69	; 0x45
 8004a90:	700a      	strb	r2, [r1, #0]
 8004a92:	4a52      	ldr	r2, [pc, #328]	; (8004bdc <_printf_i+0x21c>)
 8004a94:	9203      	str	r2, [sp, #12]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	6821      	ldr	r1, [r4, #0]
 8004a9a:	ca20      	ldmia	r2!, {r5}
 8004a9c:	601a      	str	r2, [r3, #0]
 8004a9e:	0608      	lsls	r0, r1, #24
 8004aa0:	d550      	bpl.n	8004b44 <_printf_i+0x184>
 8004aa2:	07cb      	lsls	r3, r1, #31
 8004aa4:	d502      	bpl.n	8004aac <_printf_i+0xec>
 8004aa6:	2320      	movs	r3, #32
 8004aa8:	4319      	orrs	r1, r3
 8004aaa:	6021      	str	r1, [r4, #0]
 8004aac:	2710      	movs	r7, #16
 8004aae:	2d00      	cmp	r5, #0
 8004ab0:	d103      	bne.n	8004aba <_printf_i+0xfa>
 8004ab2:	2320      	movs	r3, #32
 8004ab4:	6822      	ldr	r2, [r4, #0]
 8004ab6:	439a      	bics	r2, r3
 8004ab8:	6022      	str	r2, [r4, #0]
 8004aba:	0023      	movs	r3, r4
 8004abc:	2200      	movs	r2, #0
 8004abe:	3343      	adds	r3, #67	; 0x43
 8004ac0:	701a      	strb	r2, [r3, #0]
 8004ac2:	6863      	ldr	r3, [r4, #4]
 8004ac4:	60a3      	str	r3, [r4, #8]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	db03      	blt.n	8004ad2 <_printf_i+0x112>
 8004aca:	2204      	movs	r2, #4
 8004acc:	6821      	ldr	r1, [r4, #0]
 8004ace:	4391      	bics	r1, r2
 8004ad0:	6021      	str	r1, [r4, #0]
 8004ad2:	2d00      	cmp	r5, #0
 8004ad4:	d102      	bne.n	8004adc <_printf_i+0x11c>
 8004ad6:	9e04      	ldr	r6, [sp, #16]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d00c      	beq.n	8004af6 <_printf_i+0x136>
 8004adc:	9e04      	ldr	r6, [sp, #16]
 8004ade:	0028      	movs	r0, r5
 8004ae0:	0039      	movs	r1, r7
 8004ae2:	f7fb fba1 	bl	8000228 <__aeabi_uidivmod>
 8004ae6:	9b03      	ldr	r3, [sp, #12]
 8004ae8:	3e01      	subs	r6, #1
 8004aea:	5c5b      	ldrb	r3, [r3, r1]
 8004aec:	7033      	strb	r3, [r6, #0]
 8004aee:	002b      	movs	r3, r5
 8004af0:	0005      	movs	r5, r0
 8004af2:	429f      	cmp	r7, r3
 8004af4:	d9f3      	bls.n	8004ade <_printf_i+0x11e>
 8004af6:	2f08      	cmp	r7, #8
 8004af8:	d109      	bne.n	8004b0e <_printf_i+0x14e>
 8004afa:	6823      	ldr	r3, [r4, #0]
 8004afc:	07db      	lsls	r3, r3, #31
 8004afe:	d506      	bpl.n	8004b0e <_printf_i+0x14e>
 8004b00:	6863      	ldr	r3, [r4, #4]
 8004b02:	6922      	ldr	r2, [r4, #16]
 8004b04:	4293      	cmp	r3, r2
 8004b06:	dc02      	bgt.n	8004b0e <_printf_i+0x14e>
 8004b08:	2330      	movs	r3, #48	; 0x30
 8004b0a:	3e01      	subs	r6, #1
 8004b0c:	7033      	strb	r3, [r6, #0]
 8004b0e:	9b04      	ldr	r3, [sp, #16]
 8004b10:	1b9b      	subs	r3, r3, r6
 8004b12:	6123      	str	r3, [r4, #16]
 8004b14:	9b07      	ldr	r3, [sp, #28]
 8004b16:	0021      	movs	r1, r4
 8004b18:	9300      	str	r3, [sp, #0]
 8004b1a:	9805      	ldr	r0, [sp, #20]
 8004b1c:	9b06      	ldr	r3, [sp, #24]
 8004b1e:	aa09      	add	r2, sp, #36	; 0x24
 8004b20:	f7ff fede 	bl	80048e0 <_printf_common>
 8004b24:	1c43      	adds	r3, r0, #1
 8004b26:	d135      	bne.n	8004b94 <_printf_i+0x1d4>
 8004b28:	2001      	movs	r0, #1
 8004b2a:	4240      	negs	r0, r0
 8004b2c:	b00b      	add	sp, #44	; 0x2c
 8004b2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b30:	2220      	movs	r2, #32
 8004b32:	6809      	ldr	r1, [r1, #0]
 8004b34:	430a      	orrs	r2, r1
 8004b36:	6022      	str	r2, [r4, #0]
 8004b38:	0022      	movs	r2, r4
 8004b3a:	2178      	movs	r1, #120	; 0x78
 8004b3c:	3245      	adds	r2, #69	; 0x45
 8004b3e:	7011      	strb	r1, [r2, #0]
 8004b40:	4a27      	ldr	r2, [pc, #156]	; (8004be0 <_printf_i+0x220>)
 8004b42:	e7a7      	b.n	8004a94 <_printf_i+0xd4>
 8004b44:	0648      	lsls	r0, r1, #25
 8004b46:	d5ac      	bpl.n	8004aa2 <_printf_i+0xe2>
 8004b48:	b2ad      	uxth	r5, r5
 8004b4a:	e7aa      	b.n	8004aa2 <_printf_i+0xe2>
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	680d      	ldr	r5, [r1, #0]
 8004b50:	1d10      	adds	r0, r2, #4
 8004b52:	6949      	ldr	r1, [r1, #20]
 8004b54:	6018      	str	r0, [r3, #0]
 8004b56:	6813      	ldr	r3, [r2, #0]
 8004b58:	062e      	lsls	r6, r5, #24
 8004b5a:	d501      	bpl.n	8004b60 <_printf_i+0x1a0>
 8004b5c:	6019      	str	r1, [r3, #0]
 8004b5e:	e002      	b.n	8004b66 <_printf_i+0x1a6>
 8004b60:	066d      	lsls	r5, r5, #25
 8004b62:	d5fb      	bpl.n	8004b5c <_printf_i+0x19c>
 8004b64:	8019      	strh	r1, [r3, #0]
 8004b66:	2300      	movs	r3, #0
 8004b68:	9e04      	ldr	r6, [sp, #16]
 8004b6a:	6123      	str	r3, [r4, #16]
 8004b6c:	e7d2      	b.n	8004b14 <_printf_i+0x154>
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	1d11      	adds	r1, r2, #4
 8004b72:	6019      	str	r1, [r3, #0]
 8004b74:	6816      	ldr	r6, [r2, #0]
 8004b76:	2100      	movs	r1, #0
 8004b78:	0030      	movs	r0, r6
 8004b7a:	6862      	ldr	r2, [r4, #4]
 8004b7c:	f000 f8f6 	bl	8004d6c <memchr>
 8004b80:	2800      	cmp	r0, #0
 8004b82:	d001      	beq.n	8004b88 <_printf_i+0x1c8>
 8004b84:	1b80      	subs	r0, r0, r6
 8004b86:	6060      	str	r0, [r4, #4]
 8004b88:	6863      	ldr	r3, [r4, #4]
 8004b8a:	6123      	str	r3, [r4, #16]
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	9a04      	ldr	r2, [sp, #16]
 8004b90:	7013      	strb	r3, [r2, #0]
 8004b92:	e7bf      	b.n	8004b14 <_printf_i+0x154>
 8004b94:	6923      	ldr	r3, [r4, #16]
 8004b96:	0032      	movs	r2, r6
 8004b98:	9906      	ldr	r1, [sp, #24]
 8004b9a:	9805      	ldr	r0, [sp, #20]
 8004b9c:	9d07      	ldr	r5, [sp, #28]
 8004b9e:	47a8      	blx	r5
 8004ba0:	1c43      	adds	r3, r0, #1
 8004ba2:	d0c1      	beq.n	8004b28 <_printf_i+0x168>
 8004ba4:	6823      	ldr	r3, [r4, #0]
 8004ba6:	079b      	lsls	r3, r3, #30
 8004ba8:	d415      	bmi.n	8004bd6 <_printf_i+0x216>
 8004baa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bac:	68e0      	ldr	r0, [r4, #12]
 8004bae:	4298      	cmp	r0, r3
 8004bb0:	dabc      	bge.n	8004b2c <_printf_i+0x16c>
 8004bb2:	0018      	movs	r0, r3
 8004bb4:	e7ba      	b.n	8004b2c <_printf_i+0x16c>
 8004bb6:	0022      	movs	r2, r4
 8004bb8:	2301      	movs	r3, #1
 8004bba:	9906      	ldr	r1, [sp, #24]
 8004bbc:	9805      	ldr	r0, [sp, #20]
 8004bbe:	9e07      	ldr	r6, [sp, #28]
 8004bc0:	3219      	adds	r2, #25
 8004bc2:	47b0      	blx	r6
 8004bc4:	1c43      	adds	r3, r0, #1
 8004bc6:	d0af      	beq.n	8004b28 <_printf_i+0x168>
 8004bc8:	3501      	adds	r5, #1
 8004bca:	68e3      	ldr	r3, [r4, #12]
 8004bcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004bce:	1a9b      	subs	r3, r3, r2
 8004bd0:	42ab      	cmp	r3, r5
 8004bd2:	dcf0      	bgt.n	8004bb6 <_printf_i+0x1f6>
 8004bd4:	e7e9      	b.n	8004baa <_printf_i+0x1ea>
 8004bd6:	2500      	movs	r5, #0
 8004bd8:	e7f7      	b.n	8004bca <_printf_i+0x20a>
 8004bda:	46c0      	nop			; (mov r8, r8)
 8004bdc:	08005145 	.word	0x08005145
 8004be0:	08005156 	.word	0x08005156

08004be4 <_sbrk_r>:
 8004be4:	2300      	movs	r3, #0
 8004be6:	b570      	push	{r4, r5, r6, lr}
 8004be8:	4d06      	ldr	r5, [pc, #24]	; (8004c04 <_sbrk_r+0x20>)
 8004bea:	0004      	movs	r4, r0
 8004bec:	0008      	movs	r0, r1
 8004bee:	602b      	str	r3, [r5, #0]
 8004bf0:	f7fb ffa2 	bl	8000b38 <_sbrk>
 8004bf4:	1c43      	adds	r3, r0, #1
 8004bf6:	d103      	bne.n	8004c00 <_sbrk_r+0x1c>
 8004bf8:	682b      	ldr	r3, [r5, #0]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d000      	beq.n	8004c00 <_sbrk_r+0x1c>
 8004bfe:	6023      	str	r3, [r4, #0]
 8004c00:	bd70      	pop	{r4, r5, r6, pc}
 8004c02:	46c0      	nop			; (mov r8, r8)
 8004c04:	20000240 	.word	0x20000240

08004c08 <__sread>:
 8004c08:	b570      	push	{r4, r5, r6, lr}
 8004c0a:	000c      	movs	r4, r1
 8004c0c:	250e      	movs	r5, #14
 8004c0e:	5f49      	ldrsh	r1, [r1, r5]
 8004c10:	f000 f8c8 	bl	8004da4 <_read_r>
 8004c14:	2800      	cmp	r0, #0
 8004c16:	db03      	blt.n	8004c20 <__sread+0x18>
 8004c18:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004c1a:	181b      	adds	r3, r3, r0
 8004c1c:	6563      	str	r3, [r4, #84]	; 0x54
 8004c1e:	bd70      	pop	{r4, r5, r6, pc}
 8004c20:	89a3      	ldrh	r3, [r4, #12]
 8004c22:	4a02      	ldr	r2, [pc, #8]	; (8004c2c <__sread+0x24>)
 8004c24:	4013      	ands	r3, r2
 8004c26:	81a3      	strh	r3, [r4, #12]
 8004c28:	e7f9      	b.n	8004c1e <__sread+0x16>
 8004c2a:	46c0      	nop			; (mov r8, r8)
 8004c2c:	ffffefff 	.word	0xffffefff

08004c30 <__swrite>:
 8004c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c32:	001f      	movs	r7, r3
 8004c34:	898b      	ldrh	r3, [r1, #12]
 8004c36:	0005      	movs	r5, r0
 8004c38:	000c      	movs	r4, r1
 8004c3a:	0016      	movs	r6, r2
 8004c3c:	05db      	lsls	r3, r3, #23
 8004c3e:	d505      	bpl.n	8004c4c <__swrite+0x1c>
 8004c40:	230e      	movs	r3, #14
 8004c42:	5ec9      	ldrsh	r1, [r1, r3]
 8004c44:	2200      	movs	r2, #0
 8004c46:	2302      	movs	r3, #2
 8004c48:	f000 f87c 	bl	8004d44 <_lseek_r>
 8004c4c:	89a3      	ldrh	r3, [r4, #12]
 8004c4e:	4a05      	ldr	r2, [pc, #20]	; (8004c64 <__swrite+0x34>)
 8004c50:	0028      	movs	r0, r5
 8004c52:	4013      	ands	r3, r2
 8004c54:	81a3      	strh	r3, [r4, #12]
 8004c56:	0032      	movs	r2, r6
 8004c58:	230e      	movs	r3, #14
 8004c5a:	5ee1      	ldrsh	r1, [r4, r3]
 8004c5c:	003b      	movs	r3, r7
 8004c5e:	f000 f81f 	bl	8004ca0 <_write_r>
 8004c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c64:	ffffefff 	.word	0xffffefff

08004c68 <__sseek>:
 8004c68:	b570      	push	{r4, r5, r6, lr}
 8004c6a:	000c      	movs	r4, r1
 8004c6c:	250e      	movs	r5, #14
 8004c6e:	5f49      	ldrsh	r1, [r1, r5]
 8004c70:	f000 f868 	bl	8004d44 <_lseek_r>
 8004c74:	89a3      	ldrh	r3, [r4, #12]
 8004c76:	1c42      	adds	r2, r0, #1
 8004c78:	d103      	bne.n	8004c82 <__sseek+0x1a>
 8004c7a:	4a05      	ldr	r2, [pc, #20]	; (8004c90 <__sseek+0x28>)
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	81a3      	strh	r3, [r4, #12]
 8004c80:	bd70      	pop	{r4, r5, r6, pc}
 8004c82:	2280      	movs	r2, #128	; 0x80
 8004c84:	0152      	lsls	r2, r2, #5
 8004c86:	4313      	orrs	r3, r2
 8004c88:	81a3      	strh	r3, [r4, #12]
 8004c8a:	6560      	str	r0, [r4, #84]	; 0x54
 8004c8c:	e7f8      	b.n	8004c80 <__sseek+0x18>
 8004c8e:	46c0      	nop			; (mov r8, r8)
 8004c90:	ffffefff 	.word	0xffffefff

08004c94 <__sclose>:
 8004c94:	b510      	push	{r4, lr}
 8004c96:	230e      	movs	r3, #14
 8004c98:	5ec9      	ldrsh	r1, [r1, r3]
 8004c9a:	f000 f81d 	bl	8004cd8 <_close_r>
 8004c9e:	bd10      	pop	{r4, pc}

08004ca0 <_write_r>:
 8004ca0:	b570      	push	{r4, r5, r6, lr}
 8004ca2:	0004      	movs	r4, r0
 8004ca4:	0008      	movs	r0, r1
 8004ca6:	0011      	movs	r1, r2
 8004ca8:	001a      	movs	r2, r3
 8004caa:	2300      	movs	r3, #0
 8004cac:	4d05      	ldr	r5, [pc, #20]	; (8004cc4 <_write_r+0x24>)
 8004cae:	602b      	str	r3, [r5, #0]
 8004cb0:	f7fb fac0 	bl	8000234 <_write>
 8004cb4:	1c43      	adds	r3, r0, #1
 8004cb6:	d103      	bne.n	8004cc0 <_write_r+0x20>
 8004cb8:	682b      	ldr	r3, [r5, #0]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d000      	beq.n	8004cc0 <_write_r+0x20>
 8004cbe:	6023      	str	r3, [r4, #0]
 8004cc0:	bd70      	pop	{r4, r5, r6, pc}
 8004cc2:	46c0      	nop			; (mov r8, r8)
 8004cc4:	20000240 	.word	0x20000240

08004cc8 <abort>:
 8004cc8:	2006      	movs	r0, #6
 8004cca:	b510      	push	{r4, lr}
 8004ccc:	f000 f8a8 	bl	8004e20 <raise>
 8004cd0:	2001      	movs	r0, #1
 8004cd2:	f7fb fedb 	bl	8000a8c <_exit>
	...

08004cd8 <_close_r>:
 8004cd8:	2300      	movs	r3, #0
 8004cda:	b570      	push	{r4, r5, r6, lr}
 8004cdc:	4d06      	ldr	r5, [pc, #24]	; (8004cf8 <_close_r+0x20>)
 8004cde:	0004      	movs	r4, r0
 8004ce0:	0008      	movs	r0, r1
 8004ce2:	602b      	str	r3, [r5, #0]
 8004ce4:	f7fb fefb 	bl	8000ade <_close>
 8004ce8:	1c43      	adds	r3, r0, #1
 8004cea:	d103      	bne.n	8004cf4 <_close_r+0x1c>
 8004cec:	682b      	ldr	r3, [r5, #0]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d000      	beq.n	8004cf4 <_close_r+0x1c>
 8004cf2:	6023      	str	r3, [r4, #0]
 8004cf4:	bd70      	pop	{r4, r5, r6, pc}
 8004cf6:	46c0      	nop			; (mov r8, r8)
 8004cf8:	20000240 	.word	0x20000240

08004cfc <_fstat_r>:
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	b570      	push	{r4, r5, r6, lr}
 8004d00:	4d06      	ldr	r5, [pc, #24]	; (8004d1c <_fstat_r+0x20>)
 8004d02:	0004      	movs	r4, r0
 8004d04:	0008      	movs	r0, r1
 8004d06:	0011      	movs	r1, r2
 8004d08:	602b      	str	r3, [r5, #0]
 8004d0a:	f7fb fef2 	bl	8000af2 <_fstat>
 8004d0e:	1c43      	adds	r3, r0, #1
 8004d10:	d103      	bne.n	8004d1a <_fstat_r+0x1e>
 8004d12:	682b      	ldr	r3, [r5, #0]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d000      	beq.n	8004d1a <_fstat_r+0x1e>
 8004d18:	6023      	str	r3, [r4, #0]
 8004d1a:	bd70      	pop	{r4, r5, r6, pc}
 8004d1c:	20000240 	.word	0x20000240

08004d20 <_isatty_r>:
 8004d20:	2300      	movs	r3, #0
 8004d22:	b570      	push	{r4, r5, r6, lr}
 8004d24:	4d06      	ldr	r5, [pc, #24]	; (8004d40 <_isatty_r+0x20>)
 8004d26:	0004      	movs	r4, r0
 8004d28:	0008      	movs	r0, r1
 8004d2a:	602b      	str	r3, [r5, #0]
 8004d2c:	f7fb feef 	bl	8000b0e <_isatty>
 8004d30:	1c43      	adds	r3, r0, #1
 8004d32:	d103      	bne.n	8004d3c <_isatty_r+0x1c>
 8004d34:	682b      	ldr	r3, [r5, #0]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d000      	beq.n	8004d3c <_isatty_r+0x1c>
 8004d3a:	6023      	str	r3, [r4, #0]
 8004d3c:	bd70      	pop	{r4, r5, r6, pc}
 8004d3e:	46c0      	nop			; (mov r8, r8)
 8004d40:	20000240 	.word	0x20000240

08004d44 <_lseek_r>:
 8004d44:	b570      	push	{r4, r5, r6, lr}
 8004d46:	0004      	movs	r4, r0
 8004d48:	0008      	movs	r0, r1
 8004d4a:	0011      	movs	r1, r2
 8004d4c:	001a      	movs	r2, r3
 8004d4e:	2300      	movs	r3, #0
 8004d50:	4d05      	ldr	r5, [pc, #20]	; (8004d68 <_lseek_r+0x24>)
 8004d52:	602b      	str	r3, [r5, #0]
 8004d54:	f7fb fee4 	bl	8000b20 <_lseek>
 8004d58:	1c43      	adds	r3, r0, #1
 8004d5a:	d103      	bne.n	8004d64 <_lseek_r+0x20>
 8004d5c:	682b      	ldr	r3, [r5, #0]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d000      	beq.n	8004d64 <_lseek_r+0x20>
 8004d62:	6023      	str	r3, [r4, #0]
 8004d64:	bd70      	pop	{r4, r5, r6, pc}
 8004d66:	46c0      	nop			; (mov r8, r8)
 8004d68:	20000240 	.word	0x20000240

08004d6c <memchr>:
 8004d6c:	b2c9      	uxtb	r1, r1
 8004d6e:	1882      	adds	r2, r0, r2
 8004d70:	4290      	cmp	r0, r2
 8004d72:	d101      	bne.n	8004d78 <memchr+0xc>
 8004d74:	2000      	movs	r0, #0
 8004d76:	4770      	bx	lr
 8004d78:	7803      	ldrb	r3, [r0, #0]
 8004d7a:	428b      	cmp	r3, r1
 8004d7c:	d0fb      	beq.n	8004d76 <memchr+0xa>
 8004d7e:	3001      	adds	r0, #1
 8004d80:	e7f6      	b.n	8004d70 <memchr+0x4>
	...

08004d84 <__malloc_lock>:
 8004d84:	b510      	push	{r4, lr}
 8004d86:	4802      	ldr	r0, [pc, #8]	; (8004d90 <__malloc_lock+0xc>)
 8004d88:	f7ff fb27 	bl	80043da <__retarget_lock_acquire_recursive>
 8004d8c:	bd10      	pop	{r4, pc}
 8004d8e:	46c0      	nop			; (mov r8, r8)
 8004d90:	20000238 	.word	0x20000238

08004d94 <__malloc_unlock>:
 8004d94:	b510      	push	{r4, lr}
 8004d96:	4802      	ldr	r0, [pc, #8]	; (8004da0 <__malloc_unlock+0xc>)
 8004d98:	f7ff fb20 	bl	80043dc <__retarget_lock_release_recursive>
 8004d9c:	bd10      	pop	{r4, pc}
 8004d9e:	46c0      	nop			; (mov r8, r8)
 8004da0:	20000238 	.word	0x20000238

08004da4 <_read_r>:
 8004da4:	b570      	push	{r4, r5, r6, lr}
 8004da6:	0004      	movs	r4, r0
 8004da8:	0008      	movs	r0, r1
 8004daa:	0011      	movs	r1, r2
 8004dac:	001a      	movs	r2, r3
 8004dae:	2300      	movs	r3, #0
 8004db0:	4d05      	ldr	r5, [pc, #20]	; (8004dc8 <_read_r+0x24>)
 8004db2:	602b      	str	r3, [r5, #0]
 8004db4:	f7fb fe76 	bl	8000aa4 <_read>
 8004db8:	1c43      	adds	r3, r0, #1
 8004dba:	d103      	bne.n	8004dc4 <_read_r+0x20>
 8004dbc:	682b      	ldr	r3, [r5, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d000      	beq.n	8004dc4 <_read_r+0x20>
 8004dc2:	6023      	str	r3, [r4, #0]
 8004dc4:	bd70      	pop	{r4, r5, r6, pc}
 8004dc6:	46c0      	nop			; (mov r8, r8)
 8004dc8:	20000240 	.word	0x20000240

08004dcc <_raise_r>:
 8004dcc:	b570      	push	{r4, r5, r6, lr}
 8004dce:	0004      	movs	r4, r0
 8004dd0:	000d      	movs	r5, r1
 8004dd2:	291f      	cmp	r1, #31
 8004dd4:	d904      	bls.n	8004de0 <_raise_r+0x14>
 8004dd6:	2316      	movs	r3, #22
 8004dd8:	6003      	str	r3, [r0, #0]
 8004dda:	2001      	movs	r0, #1
 8004ddc:	4240      	negs	r0, r0
 8004dde:	bd70      	pop	{r4, r5, r6, pc}
 8004de0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d004      	beq.n	8004df0 <_raise_r+0x24>
 8004de6:	008a      	lsls	r2, r1, #2
 8004de8:	189b      	adds	r3, r3, r2
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	2a00      	cmp	r2, #0
 8004dee:	d108      	bne.n	8004e02 <_raise_r+0x36>
 8004df0:	0020      	movs	r0, r4
 8004df2:	f000 f831 	bl	8004e58 <_getpid_r>
 8004df6:	002a      	movs	r2, r5
 8004df8:	0001      	movs	r1, r0
 8004dfa:	0020      	movs	r0, r4
 8004dfc:	f000 f81a 	bl	8004e34 <_kill_r>
 8004e00:	e7ed      	b.n	8004dde <_raise_r+0x12>
 8004e02:	2000      	movs	r0, #0
 8004e04:	2a01      	cmp	r2, #1
 8004e06:	d0ea      	beq.n	8004dde <_raise_r+0x12>
 8004e08:	1c51      	adds	r1, r2, #1
 8004e0a:	d103      	bne.n	8004e14 <_raise_r+0x48>
 8004e0c:	2316      	movs	r3, #22
 8004e0e:	3001      	adds	r0, #1
 8004e10:	6023      	str	r3, [r4, #0]
 8004e12:	e7e4      	b.n	8004dde <_raise_r+0x12>
 8004e14:	2400      	movs	r4, #0
 8004e16:	0028      	movs	r0, r5
 8004e18:	601c      	str	r4, [r3, #0]
 8004e1a:	4790      	blx	r2
 8004e1c:	0020      	movs	r0, r4
 8004e1e:	e7de      	b.n	8004dde <_raise_r+0x12>

08004e20 <raise>:
 8004e20:	b510      	push	{r4, lr}
 8004e22:	4b03      	ldr	r3, [pc, #12]	; (8004e30 <raise+0x10>)
 8004e24:	0001      	movs	r1, r0
 8004e26:	6818      	ldr	r0, [r3, #0]
 8004e28:	f7ff ffd0 	bl	8004dcc <_raise_r>
 8004e2c:	bd10      	pop	{r4, pc}
 8004e2e:	46c0      	nop			; (mov r8, r8)
 8004e30:	2000000c 	.word	0x2000000c

08004e34 <_kill_r>:
 8004e34:	2300      	movs	r3, #0
 8004e36:	b570      	push	{r4, r5, r6, lr}
 8004e38:	4d06      	ldr	r5, [pc, #24]	; (8004e54 <_kill_r+0x20>)
 8004e3a:	0004      	movs	r4, r0
 8004e3c:	0008      	movs	r0, r1
 8004e3e:	0011      	movs	r1, r2
 8004e40:	602b      	str	r3, [r5, #0]
 8004e42:	f7fb fe13 	bl	8000a6c <_kill>
 8004e46:	1c43      	adds	r3, r0, #1
 8004e48:	d103      	bne.n	8004e52 <_kill_r+0x1e>
 8004e4a:	682b      	ldr	r3, [r5, #0]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d000      	beq.n	8004e52 <_kill_r+0x1e>
 8004e50:	6023      	str	r3, [r4, #0]
 8004e52:	bd70      	pop	{r4, r5, r6, pc}
 8004e54:	20000240 	.word	0x20000240

08004e58 <_getpid_r>:
 8004e58:	b510      	push	{r4, lr}
 8004e5a:	f7fb fe01 	bl	8000a60 <_getpid>
 8004e5e:	bd10      	pop	{r4, pc}

08004e60 <_init>:
 8004e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e62:	46c0      	nop			; (mov r8, r8)
 8004e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e66:	bc08      	pop	{r3}
 8004e68:	469e      	mov	lr, r3
 8004e6a:	4770      	bx	lr

08004e6c <_fini>:
 8004e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e6e:	46c0      	nop			; (mov r8, r8)
 8004e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e72:	bc08      	pop	{r3}
 8004e74:	469e      	mov	lr, r3
 8004e76:	4770      	bx	lr
