<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1515789994">
  <File Type="RDS-PROPCONSTRS" Name="system_wrapper_drc_synth.rpt"/>
  <File Type="PA-TCL" Name="system_wrapper.tcl"/>
  <File Type="RDS-RDS" Name="system_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="system_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="system_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="system_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="system_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="system_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/hw_src/nopll_mic_block.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../venka/Downloads/lab3_handout_2017/lab3_handout/hw_src/nopll_mic_block.v"/>
        <Attr Name="ImportTime" Val="1510471476"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hw_src/stream_grabber.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../venka/Downloads/lab3_handout_2017/lab3_handout/hw_src/stream_grabber.v"/>
        <Attr Name="ImportTime" Val="1510528630"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/vga_b.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/ip_repo/vga_axi_b_1.0/hdl/vga_b.v"/>
        <Attr Name="ImportTime" Val="1515708002"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/vga_axi_b_v1_0_S00_VGA_AXI.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/ip_repo/vga_axi_b_1.0/hdl/vga_axi_b_v1_0_S00_VGA_AXI.v"/>
        <Attr Name="ImportTime" Val="1515707032"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../prep_new_ddr_cache_v2/prep_new_ddr_cache_v2.srcs/sources_1/bd/system/system.bd"/>
        <Attr Name="ImportTime" Val="1508540411"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/system/hdl/system_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../prep_new_ddr_cache_v2/prep_new_ddr_cache_v2.srcs/sources_1/bd/system/hdl/system_wrapper.v"/>
        <Attr Name="ImportTime" Val="1508540411"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../prep_new_ddr_cache_v2/prep_new_ddr_cache_v2.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj"/>
        <Attr Name="ImportTime" Val="1508479840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="system_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/system/ip/system_mig_7series_0_0/mig_b.prj">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../pooja/lab2_handout/lab2_handout.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_b.prj"/>
        <Attr Name="ImportTime" Val="1508558886"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="system_mig_7series_0_0"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="system_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/labfiles_2015/Nexys4_master_DDR.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../pooja/prep_new_ddr_cache/prep_new_ddr_cache.srcs/constrs_1/imports/labfiles_2015/Nexys4_master_DDR.xdc"/>
        <Attr Name="ImportTime" Val="1506377599"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/labfiles_2015/Nexys4_master_DDR.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_gpio_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_microblaze_0_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_microblaze_0_xlconcat_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_mig_7series_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_rst_mig_7series_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_smc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_gpio_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_gpio_2_1"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_gpio_2_2"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_quad_spi_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_quad_spi_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="system_stream_grabber_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_nopll_mic_block_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_vga_axi_0_0"/>
</GenRun>
