DUMMY_PLUG_SRC += ../../../Dummy_Plug/src/main/vhdl/core/util.vhd
DUMMY_PLUG_SRC += ../../../Dummy_Plug/src/main/vhdl/core/reader.vhd
DUMMY_PLUG_SRC += ../../../Dummy_Plug/src/main/vhdl/core/sync.vhd
DUMMY_PLUG_SRC += ../../../Dummy_Plug/src/main/vhdl/core/vocal.vhd
DUMMY_PLUG_SRC += ../../../Dummy_Plug/src/main/vhdl/axi4/axi4_types.vhd
DUMMY_PLUG_SRC += ../../../Dummy_Plug/src/main/vhdl/core/core.vhd
DUMMY_PLUG_SRC += ../../../Dummy_Plug/src/main/vhdl/axi4/axi4_core.vhd
DUMMY_PLUG_SRC += ../../../Dummy_Plug/src/main/vhdl/axi4/axi4_stream_player.vhd
DUMMY_PLUG_SRC += ../../../Dummy_Plug/src/main/vhdl/axi4/axi4_models.vhd
DUMMY_PLUG_SRC += ../../../Dummy_Plug/src/main/vhdl/axi4/axi4_stream_master_player.vhd
DUMMY_PLUG_SRC += ../../../Dummy_Plug/src/main/vhdl/axi4/axi4_stream_slave_player.vhd
DUMMY_PLUG_SRC += ../../../Dummy_Plug/src/main/vhdl/core/marchal.vhd
PIPEWORK_SRC += ../../../PipeWork/src/components/components.vhd
PIPEWORK_SRC += ../../../PipeWork/src/components/pipeline_register_controller.vhd
PIPEWORK_SRC += ../../../PipeWork/src/components/pipeline_register.vhd
MERGE_SORTER_SRC += ../../../src/main/vhdl/core/sorting_network.vhd
MERGE_SORTER_SRC += ../../../src/main/vhdl/core/word.vhd
MERGE_SORTER_SRC += ../../../src/main/vhdl/core/core_components.vhd
MERGE_SORTER_SRC += ../../../src/main/vhdl/core/oddeven_mergesort_network.vhd
MERGE_SORTER_SRC += ../../../src/main/vhdl/core/word_compare.vhd
MERGE_SORTER_SRC += ../../../src/main/vhdl/core/word_pipeline_register.vhd
MERGE_SORTER_SRC += ../../../src/main/vhdl/core/asymmetric_mergesort_network.vhd
MERGE_SORTER_SRC += ../../../src/main/vhdl/core/sorting_network_core.vhd
MERGE_SORTER_SRC += ../../../src/main/vhdl/examples/asymmetric_sorter/asymmetric_sorter.vhd
WORK_SRC += ../../../src/test/vhdl/sorting_network_printer.vhd
WORK_SRC += ../../../src/test/vhdl/asymmetric_sorter_network_print.vhd
WORK_SRC += ../../../src/test/vhdl/asymmetric_sorter_test_bench.vhd
