// Seed: 1719921241
module module_0 (
    input wor id_0,
    output wand id_1,
    output supply0 id_2,
    input wand id_3,
    input wor id_4,
    output tri id_5,
    output uwire id_6
);
  always_latch @(posedge ("") / id_3 or posedge 1 / 1 - id_4) begin : LABEL_0
    id_1 = id_3;
  end
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output supply1 id_2
    , id_9,
    input supply1 id_3,
    input supply1 id_4,
    output uwire id_5,
    input tri id_6,
    input tri1 id_7
);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_0,
      id_3,
      id_5,
      id_5
  );
endmodule
