/*
 * CGRA.h
 *
 *  Created on: 6 Mar 2017
 *      Author: manupa
 */

#ifndef CGRA_H_
#define CGRA_H_

#include "data_structures.h"
#include "CGRATile.h"
#include "IMP/IPD.h"
#include <fstream>
#include <map>
#include <string>
#include "debug.h"


//Uncomment this for 16-bit full chip
//#define ARCHI_16BIT

namespace HyCUBESim {

class CGRATile;

class CGRA {

	friend class CGRATile;

	public:
		CGRA(int SizeX, int SizeY, int type, int MEM_SIZE);
		std::map<int,std::map<int,CGRATile*> > CGRATiles;

		int configCGRA(std::string CMEMFileName,int xdim,int ydim);
		int parseDMEM(std::string DMEMFileName);
		int parseDMEM(std::string DMEMFileName,std::string memallocFileName);
		void writeDMEM(HyCUBESim::CGRA& cgraInstance, int base_addr,  uint8_t* data, int data_size);
		void readDMEM(HyCUBESim::CGRA& cgraInstance, int base_addr, uint8_t* data, int data_size); 
		int executeCycle(int kII);
		void invokeCGRA(HyCUBESim::CGRA& cgraInstance);

		std::map<DataType,uint8_t> dmem;//byte addressable memory
		std::map<DataType,uint8_t> dmem_post;
		std::map<DataType,uint8_t> dmem_pre;
		
		void printInterestedAddrOutcome();
		void dumpRawData();
		void setTotalCycles(int tc){ total_cgra_cycles = tc;}
		// void dumpStat();


	private:

		int sizeX;
		int sizeY;
		int MEM_SIZE;//  SPM的存储大小
		
		std::vector<int> InterestedAddrList;
		XBarInput convertStrtoXBI(std::string str);

		//cgra execution statistics
		std::map<std::string, std::pair<int,int>> spm_allocation;
		//SPM read
		std::vector<int> spm_read_count;
		//SPM write
		std::vector<int> spm_write_count;

		int total_cgra_cycles = 0;
		int cgra_frequnecy = 100; //MHz
		int spi_frequnecy = 284; //MHz

	};









} /* namespace HyCUBESim */

#endif /* CGRA_H_ */
