module lab1 (
 input wire x,
 output reg y
);
always @(*) 
begin
	y = 0;
	y = x || y;
end
endmodule