Fitter report for HDMI_TX
Fri May  7 07:09:45 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter INI Usage
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri May  7 07:09:45 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; HDMI_TX                                     ;
; Top-level Entity Name              ; HDMI_TX                                     ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484C6GES                            ;
; Timing Models                      ; Preliminary                                 ;
; Total logic elements               ; 345 / 49,760 ( < 1 % )                      ;
;     Total combinational functions  ; 332 / 49,760 ( < 1 % )                      ;
;     Dedicated logic registers      ; 164 / 49,760 ( < 1 % )                      ;
; Total registers                    ; 164                                         ;
; Total pins                         ; 202 / 360 ( 56 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 1,677,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 2 / 4 ( 50 % )                              ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M50DAF484C6GES                      ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 2.5 V                                 ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.9%      ;
;     Processors 3-8         ;   0.9%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                               ;
+--------------+----------------+--------------+-----------------+---------------------------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value                   ; Ignored Source ;
+--------------+----------------+--------------+-----------------+---------------------------------+----------------+
; Location     ;                ;              ; DDR3_A[0]       ; PIN_E21                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[10]      ; PIN_C22                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[11]      ; PIN_Y22                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[12]      ; PIN_N18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[13]      ; PIN_V22                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[14]      ; PIN_W20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[1]       ; PIN_V20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[2]       ; PIN_V21                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[3]       ; PIN_C20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[4]       ; PIN_Y21                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[5]       ; PIN_J14                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[6]       ; PIN_V18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[7]       ; PIN_U20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[8]       ; PIN_Y20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_A[9]       ; PIN_W22                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_BA[0]      ; PIN_D19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_BA[1]      ; PIN_W19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_BA[2]      ; PIN_F19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_CAS_n      ; PIN_E20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_CKE        ; PIN_B22                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_CK_n       ; PIN_E18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_CK_p       ; PIN_D18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_CLK_50     ; PIN_N15                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_CS_n       ; PIN_F22                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DM[0]      ; PIN_N19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DM[1]      ; PIN_J15                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQS_p[0]   ; PIN_L14                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQS_p[1]   ; PIN_K14                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[0]      ; PIN_L20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[10]     ; PIN_J18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[11]     ; PIN_K20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[12]     ; PIN_H18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[13]     ; PIN_J20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[14]     ; PIN_H20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[15]     ; PIN_H19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[1]      ; PIN_L19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[2]      ; PIN_L18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[3]      ; PIN_M15                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[4]      ; PIN_M18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[5]      ; PIN_M14                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[6]      ; PIN_M20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[7]      ; PIN_N20                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[8]      ; PIN_K19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_DQ[9]      ; PIN_K18                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_ODT        ; PIN_G22                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_RAS_n      ; PIN_D22                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_RESET_n    ; PIN_U19                         ; QSF Assignment ;
; Location     ;                ;              ; DDR3_WE_n       ; PIN_E22                         ; QSF Assignment ;
; Location     ;                ;              ; G_SENSOR_CS_n   ; PIN_E9                          ; QSF Assignment ;
; Location     ;                ;              ; G_SENSOR_INT1   ; PIN_E8                          ; QSF Assignment ;
; Location     ;                ;              ; G_SENSOR_INT2   ; PIN_D7                          ; QSF Assignment ;
; Location     ;                ;              ; G_SENSOR_SCLK   ; PIN_B5                          ; QSF Assignment ;
; Location     ;                ;              ; G_SENSOR_SDI    ; PIN_C6                          ; QSF Assignment ;
; Location     ;                ;              ; G_SENSOR_SDO    ; PIN_D5                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_CORE_EN    ; PIN_V3                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_I2C_SCL    ; PIN_M1                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_I2C_SDA    ; PIN_M2                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MC_n    ; PIN_E10                         ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MC_p    ; PIN_E11                         ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_n[0] ; PIN_A3                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_n[1] ; PIN_C2                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_n[2] ; PIN_B2                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_n[3] ; PIN_A2                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_p[0] ; PIN_A4                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_p[1] ; PIN_C3                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_p[2] ; PIN_B1                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_LP_MD_p[3] ; PIN_B3                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_MCLK       ; PIN_U3                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_MC_p       ; PIN_N5                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_MD_p[0]    ; PIN_R2                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_MD_p[1]    ; PIN_N1                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_MD_p[2]    ; PIN_T2                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_MD_p[3]    ; PIN_N2                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_RESET_n    ; PIN_T3                          ; QSF Assignment ;
; Location     ;                ;              ; MIPI_WP         ; PIN_U1                          ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_A[0]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_A[10]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_A[11]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_A[12]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_A[13]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_A[14]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_A[1]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_A[2]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_A[3]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_A[4]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_A[5]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_A[6]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_A[7]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_A[8]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_A[9]       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_BA[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_BA[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_BA[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_CAS_n      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_CKE        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_CK_n       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_CK_p       ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_CLK_50     ; 1.5 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_CS_n       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DM[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DM[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQS_n[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQS_n[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQS_p[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQS_p[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[0]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[10]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[11]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[12]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[13]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[14]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[15]     ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[1]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[2]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[3]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[4]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[5]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[6]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[7]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[8]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_DQ[9]      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_ODT        ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_RAS_n      ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_RESET_n    ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; DDR3_WE_n       ; SSTL-15 CLASS I                 ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; G_SENSOR_CS_n   ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; G_SENSOR_INT1   ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; G_SENSOR_INT2   ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; G_SENSOR_SCLK   ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; G_SENSOR_SDI    ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; G_SENSOR_SDO    ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_CORE_EN    ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_I2C_SCL    ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_I2C_SDA    ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_LP_MC_n    ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_LP_MC_p    ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_LP_MD_n[0] ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_LP_MD_n[1] ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_LP_MD_n[2] ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_LP_MD_n[3] ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_LP_MD_p[0] ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_LP_MD_p[1] ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_LP_MD_p[2] ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_LP_MD_p[3] ; 1.2 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_MCLK       ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_MC_p       ; LVDS                            ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_MD_p[0]    ; LVDS                            ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_MD_p[1]    ; LVDS                            ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_MD_p[2]    ; LVDS                            ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_MD_p[3]    ; LVDS                            ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_RESET_n    ; 2.5 V                           ; QSF Assignment ;
; I/O Standard ; HDMI_TX        ;              ; MIPI_WP         ; 2.5 V                           ; QSF Assignment ;
+--------------+----------------+--------------+-----------------+---------------------------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1024 ) ; 0.00 % ( 0 / 1024 )        ; 0.00 % ( 0 / 1024 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1024 ) ; 0.00 % ( 0 / 1024 )        ; 0.00 % ( 0 / 1024 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1012 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 345 / 49,760 ( < 1 % ) ;
;     -- Combinational with no register       ; 181                    ;
;     -- Register only                        ; 13                     ;
;     -- Combinational with a register        ; 151                    ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 179                    ;
;     -- 3 input functions                    ; 55                     ;
;     -- <=2 input functions                  ; 98                     ;
;     -- Register only                        ; 13                     ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 262                    ;
;     -- arithmetic mode                      ; 70                     ;
;                                             ;                        ;
; Total registers*                            ; 164 / 51,509 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 164 / 49,760 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 1,749 ( 0 % )      ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 28 / 3,110 ( < 1 % )   ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 202 / 360 ( 56 % )     ;
;     -- Clock pins                           ; 4 / 8 ( 50 % )         ;
;     -- Dedicated input pins                 ; 0 / 1 ( 0 % )          ;
;                                             ;                        ;
; M9Ks                                        ; 0 / 182 ( 0 % )        ;
; UFM blocks                                  ; 0 / 1 ( 0 % )          ;
; ADC blocks                                  ; 0 / 2 ( 0 % )          ;
; Total block memory bits                     ; 0 / 1,677,312 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 1,677,312 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )        ;
; PLLs                                        ; 2 / 4 ( 50 % )         ;
; Global signals                              ; 5                      ;
;     -- Global clocks                        ; 5 / 20 ( 25 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; Remote update blocks                        ; 0 / 1 ( 0 % )          ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 1 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 0.1% / 0.1% / 0.1%     ;
; Peak interconnect usage (total/H/V)         ; 1.5% / 1.9% / 1.0%     ;
; Maximum fan-out                             ; 70                     ;
; Highest non-global fan-out                  ; 46                     ;
; Total fan-out                               ; 1879                   ;
; Average fan-out                             ; 1.81                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 345 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- Combinational with no register       ; 181                   ; 0                              ;
;     -- Register only                        ; 13                    ; 0                              ;
;     -- Combinational with a register        ; 151                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 179                   ; 0                              ;
;     -- 3 input functions                    ; 55                    ; 0                              ;
;     -- <=2 input functions                  ; 98                    ; 0                              ;
;     -- Register only                        ; 13                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 262                   ; 0                              ;
;     -- arithmetic mode                      ; 70                    ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 164                   ; 0                              ;
;     -- Dedicated logic registers            ; 164 / 49760 ( < 1 % ) ; 0 / 49760 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 28 / 3110 ( < 1 % )   ; 0 / 3110 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 202                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 288 ( 0 % )       ; 0 / 288 ( 0 % )                ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )       ; 2 / 24 ( 8 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 2 / 2 ( 100 % )       ; 0 / 2 ( 0 % )                  ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 195                   ; 3                              ;
;     -- Registered Input Connections         ; 87                    ; 0                              ;
;     -- Output Connections                   ; 109                   ; 89                             ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 1885                  ; 100                            ;
;     -- Registered Connections               ; 890                   ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 212                   ; 92                             ;
;     -- hard_block:auto_generated_inst       ; 92                    ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 29                    ; 3                              ;
;     -- Output Ports                         ; 67                    ; 2                              ;
;     -- Bidir Ports                          ; 106                   ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard          ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+
; ADC_CLK_10      ; M9    ; 2        ; 0            ; 18           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; AUDIO_DOUT_MFP2 ; P18   ; 5        ; 78           ; 24           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; User                 ; 0         ;
; AUDIO_MISO_MFP4 ; N21   ; 5        ; 78           ; 25           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; User                 ; 0         ;
; BBB_PWR_BUT     ; U6    ; 3        ; 16           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; BBB_SYS_RESET_n ; AA2   ; 3        ; 18           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; HDMI_TX_INT     ; B10   ; 7        ; 46           ; 54           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V                 ; --                        ; User                 ; 0         ;
; KEY[0]          ; H21   ; 6        ; 78           ; 29           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; KEY[1]          ; H22   ; 6        ; 78           ; 29           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; MAX10_CLK1_50   ; M8    ; 2        ; 0            ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; MAX10_CLK2_50   ; P11   ; 3        ; 34           ; 0            ; 28           ; 18                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; NET_COL         ; R4    ; 2        ; 0            ; 15           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; NET_CRS         ; P5    ; 2        ; 0            ; 23           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; NET_RXD[0]      ; U5    ; 2        ; 0            ; 10           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; NET_RXD[1]      ; U4    ; 2        ; 0            ; 10           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; NET_RXD[2]      ; R7    ; 2        ; 0            ; 9            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; NET_RXD[3]      ; P8    ; 2        ; 0            ; 9            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; NET_RX_CLK      ; T6    ; 2        ; 0            ; 3            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; NET_RX_DV       ; P4    ; 2        ; 0            ; 23           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; NET_RX_ER       ; V1    ; 2        ; 0            ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; NET_TX_CLK      ; T5    ; 2        ; 0            ; 3            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V                 ; --                        ; User                 ; 0         ;
; PMONITOR_ALERT  ; Y4    ; 3        ; 24           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; RH_TEMP_DRDY_n  ; AB9   ; 3        ; 34           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL           ; --                        ; User                 ; 0         ;
; SD_FB_CLK       ; R22   ; 5        ; 78           ; 21           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V                 ; --                        ; User                 ; 0         ;
; SW[0]           ; J21   ; 6        ; 78           ; 30           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; SW[1]           ; J22   ; 6        ; 78           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.5 V Schmitt Trigger ; --                        ; User                 ; 0         ;
; USB_CLKIN       ; H11   ; 8        ; 34           ; 39           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.2 V                 ; --                        ; User                 ; 0         ;
; USB_DIR         ; J13   ; 7        ; 60           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V                 ; --                        ; User                 ; 0         ;
; USB_FAULT_n     ; D8    ; 8        ; 31           ; 39           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.2 V                 ; --                        ; User                 ; 0         ;
; USB_NXT         ; H12   ; 7        ; 49           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 1.8 V                 ; --                        ; User                 ; 0         ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+-----------------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUDIO_DIN_MFP1   ; P15   ; 5        ; 78           ; 23           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AUDIO_MCLK       ; P14   ; 5        ; 78           ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AUDIO_SCLK_MFP3  ; P19   ; 5        ; 78           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AUDIO_SCL_SS_n   ; P20   ; 5        ; 78           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AUDIO_SDA_MOSI   ; P21   ; 5        ; 78           ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AUDIO_SPI_SELECT ; N22   ; 5        ; 78           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FLASH_DCLK       ; R12   ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FLASH_NCSO       ; R10   ; 3        ; 26           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; FLASH_RESET_n    ; W10   ; 3        ; 24           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GSENSOR_PD       ; N1    ; 2        ; 0            ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; GSENSOR_ST       ; N2    ; 2        ; 0            ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HDMI_TX_CLK      ; A20   ; 7        ; 66           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_DE       ; C9    ; 7        ; 46           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]     ; C18   ; 7        ; 69           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10]    ; B16   ; 7        ; 60           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11]    ; C15   ; 7        ; 60           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12]    ; A14   ; 7        ; 58           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13]    ; A15   ; 7        ; 58           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14]    ; A12   ; 7        ; 54           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15]    ; A16   ; 7        ; 60           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16]    ; A13   ; 7        ; 54           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17]    ; C16   ; 7        ; 62           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18]    ; C12   ; 7        ; 54           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19]    ; B17   ; 7        ; 69           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]     ; D17   ; 7        ; 74           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20]    ; B12   ; 7        ; 49           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21]    ; B14   ; 7        ; 56           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22]    ; A18   ; 7        ; 66           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23]    ; C13   ; 7        ; 58           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]     ; C17   ; 7        ; 74           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]     ; C19   ; 7        ; 69           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]     ; D14   ; 7        ; 56           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]     ; B19   ; 7        ; 69           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]     ; D13   ; 7        ; 56           ; 54           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]     ; A19   ; 7        ; 66           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]     ; C14   ; 7        ; 58           ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]     ; A17   ; 7        ; 64           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_HS       ; B11   ; 7        ; 49           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HDMI_TX_VS       ; C11   ; 7        ; 51           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[0]           ; C7    ; 8        ; 34           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[1]           ; C8    ; 8        ; 36           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[2]           ; A6    ; 8        ; 34           ; 39           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[3]           ; B7    ; 8        ; 34           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[4]           ; C4    ; 8        ; 24           ; 39           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[5]           ; A5    ; 8        ; 31           ; 39           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[6]           ; B4    ; 8        ; 26           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED[7]           ; C5    ; 8        ; 24           ; 39           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.2 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LIGHT_I2C_SCL    ; Y8    ; 3        ; 20           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; NET_MDC          ; R5    ; 2        ; 0            ; 15           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; NET_PCF_EN       ; V9    ; 3        ; 31           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; NET_RESET_n      ; R3    ; 2        ; 0            ; 16           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; NET_TXD[0]       ; U2    ; 2        ; 0            ; 12           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; NET_TXD[1]       ; W1    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; NET_TXD[2]       ; N9    ; 2        ; 0            ; 13           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; NET_TXD[3]       ; W2    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; NET_TX_EN        ; P3    ; 2        ; 0            ; 16           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PMONITOR_I2C_SCL ; Y3    ; 3        ; 24           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RH_TEMP_I2C_SCL  ; Y10   ; 3        ; 34           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_CLK           ; T20   ; 5        ; 78           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_CMD_DIR       ; U22   ; 5        ; 78           ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_D0_DIR        ; T22   ; 5        ; 78           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_SEL           ; P13   ; 4        ; 51           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TEMP_CS_n        ; AB4   ; 3        ; 26           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TEMP_SC          ; AA1   ; 3        ; 18           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USB_CS           ; J11   ; 7        ; 49           ; 54           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USB_RESET_n      ; E16   ; 7        ; 74           ; 54           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; USB_STP          ; J12   ; 7        ; 54           ; 54           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------+
; AUDIO_BCLK        ; R14   ; 5        ; 78           ; 18           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; AUDIO_GPIO_MFP5   ; M22   ; 5        ; 78           ; 25           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; AUDIO_RESET_n     ; M21   ; 5        ; 78           ; 25           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; AUDIO_WCLK        ; R15   ; 5        ; 78           ; 18           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; CAP_SENSE_I2C_SCL ; AB2   ; 3        ; 22           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; CAP_SENSE_I2C_SDA ; AB3   ; 3        ; 22           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; FLASH_DATA[0]     ; P12   ; 4        ; 40           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; FLASH_DATA[1]     ; V4    ; 3        ; 14           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; FLASH_DATA[2]     ; V5    ; 3        ; 14           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; FLASH_DATA[3]     ; P10   ; 3        ; 26           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[0]        ; W18   ; 4        ; 62           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[10]       ; V16   ; 4        ; 56           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[11]       ; AB18  ; 4        ; 69           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[12]       ; V15   ; 4        ; 58           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[13]       ; W17   ; 4        ; 69           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[14]       ; AB17  ; 4        ; 69           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[15]       ; AA16  ; 4        ; 56           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[16]       ; AB16  ; 4        ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[17]       ; W16   ; 4        ; 60           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[18]       ; AB15  ; 4        ; 51           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[19]       ; W15   ; 4        ; 54           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[1]        ; Y18   ; 4        ; 58           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[20]       ; Y14   ; 4        ; 51           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[21]       ; AA15  ; 4        ; 54           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[22]       ; AB14  ; 4        ; 49           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[23]       ; AA14  ; 4        ; 51           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[24]       ; AB13  ; 4        ; 40           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[25]       ; AA13  ; 4        ; 49           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[26]       ; AB12  ; 4        ; 40           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[27]       ; AA12  ; 4        ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[28]       ; AB11  ; 4        ; 38           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[29]       ; AA11  ; 4        ; 40           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[2]        ; Y19   ; 4        ; 62           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[30]       ; AB10  ; 4        ; 38           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[31]       ; Y13   ; 4        ; 51           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[32]       ; Y11   ; 4        ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[33]       ; W13   ; 4        ; 46           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[34]       ; W12   ; 4        ; 46           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[35]       ; W11   ; 4        ; 36           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[36]       ; V12   ; 4        ; 38           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[37]       ; V11   ; 4        ; 38           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[38]       ; V13   ; 4        ; 49           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[39]       ; V14   ; 4        ; 54           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[3]        ; AA17  ; 4        ; 58           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[40]       ; Y17   ; 4        ; 58           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[41]       ; W14   ; 4        ; 49           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[42]       ; U15   ; 4        ; 56           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[43]       ; R13   ; 4        ; 49           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[4]        ; AA20  ; 4        ; 62           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[5]        ; AA19  ; 4        ; 58           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[6]        ; AB21  ; 4        ; 62           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[7]        ; AB20  ; 4        ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[8]        ; AB19  ; 4        ; 56           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO0_D[9]        ; Y16   ; 4        ; 54           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[0]        ; Y5    ; 3        ; 18           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[10]       ; AB6   ; 3        ; 29           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[11]       ; AA7   ; 3        ; 29           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[12]       ; AA6   ; 3        ; 29           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[13]       ; Y7    ; 3        ; 20           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[14]       ; V10   ; 3        ; 31           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[15]       ; U7    ; 3        ; 16           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[16]       ; W9    ; 3        ; 22           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[17]       ; W5    ; 3        ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[18]       ; R9    ; 3        ; 22           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[19]       ; W4    ; 3        ; 18           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[1]        ; Y6    ; 3        ; 20           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[20]       ; P9    ; 3        ; 22           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[21]       ; V17   ; 4        ; 69           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[22]       ; W3    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[2]        ; W6    ; 3        ; 16           ; 0            ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[3]        ; W7    ; 3        ; 24           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[4]        ; W8    ; 3        ; 24           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[5]        ; V8    ; 3        ; 20           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[6]        ; AB8   ; 3        ; 31           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[7]        ; V7    ; 3        ; 20           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[8]        ; R11   ; 3        ; 31           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; GPIO1_D[9]        ; AB7   ; 3        ; 29           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; HDMI_I2C_SCL      ; C10   ; 7        ; 51           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; HDMI_I2C_SDA      ; B15   ; 7        ; 58           ; 54           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SDO (inverted) ;
; HDMI_I2S[0]       ; A9    ; 7        ; 46           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; HDMI_I2S[1]       ; A11   ; 7        ; 51           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; HDMI_I2S[2]       ; A8    ; 7        ; 46           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; HDMI_I2S[3]       ; B8    ; 7        ; 46           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; HDMI_LRCLK        ; A10   ; 7        ; 51           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; HDMI_MCLK         ; A7    ; 7        ; 49           ; 54           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; HDMI_SCLK         ; D12   ; 7        ; 51           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; no         ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; LIGHT_I2C_SDA     ; AA8   ; 3        ; 31           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; LIGHT_INT         ; AA9   ; 3        ; 34           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; NET_MDIO          ; N8    ; 2        ; 0            ; 13           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; PMONITOR_I2C_SDA  ; Y1    ; 3        ; 16           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; RH_TEMP_I2C_SDA   ; AA10  ; 3        ; 34           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; SD_CMD            ; T21   ; 5        ; 78           ; 18           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; SD_D123_DIR       ; U21   ; 5        ; 78           ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; SD_DAT[0]         ; R18   ; 5        ; 78           ; 24           ; 22           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; SD_DAT[1]         ; T18   ; 5        ; 78           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; SD_DAT[2]         ; T19   ; 5        ; 78           ; 20           ; 22           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; SD_DAT[3]         ; R20   ; 5        ; 78           ; 20           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; TEMP_SIO          ; Y2    ; 3        ; 16           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; USB_DATA[0]       ; E12   ; 7        ; 56           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; USB_DATA[1]       ; E13   ; 7        ; 56           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; USB_DATA[2]       ; H13   ; 7        ; 54           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; USB_DATA[3]       ; E14   ; 7        ; 66           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; USB_DATA[4]       ; H14   ; 7        ; 60           ; 54           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; USB_DATA[5]       ; D15   ; 7        ; 66           ; 54           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; USB_DATA[6]       ; E15   ; 7        ; 74           ; 54           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
; USB_DATA[7]       ; F15   ; 7        ; 69           ; 54           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; no              ; yes        ; no       ; Off          ; 1.8 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; -                                                                  ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                ;
+----------+----------------------------------------------+--------------------------------+------------------+------------------+
; Location ; Pin Name                                     ; Reserved As                    ; User Signal Name ; Pin Type         ;
+----------+----------------------------------------------+--------------------------------+------------------+------------------+
; H2       ; DIFFIO_RX_L17n, DIFFOUT_L17n, TMS, Low_Speed ; Reserved as secondary function ; ~ALTERA_TMS~     ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L17p, DIFFOUT_L17p, TCK, Low_Speed ; Reserved as secondary function ; ~ALTERA_TCK~     ; Dual Purpose Pin ;
; L4       ; DIFFIO_RX_L18n, DIFFOUT_L18n, TDI, Low_Speed ; Reserved as secondary function ; ~ALTERA_TDI~     ; Dual Purpose Pin ;
; M5       ; DIFFIO_RX_L18p, DIFFOUT_L18p, TDO, Low_Speed ; Reserved as secondary function ; ~ALTERA_TDO~     ; Dual Purpose Pin ;
+----------+----------------------------------------------+--------------------------------+------------------+------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1A       ; 0 / 16 ( 0 % )    ; 2.5V          ; --           ;
; 1B       ; 4 / 24 ( 17 % )   ; 2.5V          ; --           ;
; 2        ; 22 / 36 ( 61 % )  ; 2.5V          ; --           ;
; 3        ; 45 / 48 ( 94 % )  ; 3.3V          ; --           ;
; 4        ; 48 / 48 ( 100 % ) ; 3.3V          ; --           ;
; 5        ; 22 / 40 ( 55 % )  ; 1.5V          ; --           ;
; 6        ; 4 / 60 ( 7 % )    ; 1.5V          ; --           ;
; 7        ; 51 / 52 ( 98 % )  ; 1.8V          ; --           ;
; 8        ; 10 / 36 ( 28 % )  ; 1.2V          ; --           ;
+----------+-------------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                      ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; A2       ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 483        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 473        ; 8        ; LED[5]                                         ; output ; 1.2 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 471        ; 8        ; LED[2]                                         ; output ; 1.2 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 445        ; 7        ; HDMI_MCLK                                      ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 447        ; 7        ; HDMI_I2S[2]                                    ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 449        ; 7        ; HDMI_I2S[0]                                    ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 439        ; 7        ; HDMI_LRCLK                                     ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 437        ; 7        ; HDMI_I2S[1]                                    ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 435        ; 7        ; HDMI_TX_D[14]                                  ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 433        ; 7        ; HDMI_TX_D[16]                                  ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 425        ; 7        ; HDMI_TX_D[12]                                  ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 421        ; 7        ; HDMI_TX_D[13]                                  ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ; 419        ; 7        ; HDMI_TX_D[15]                                  ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 407        ; 7        ; HDMI_TX_D[9]                                   ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 405        ; 7        ; HDMI_TX_D[22]                                  ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 403        ; 7        ; HDMI_TX_D[7]                                   ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 401        ; 7        ; HDMI_TX_CLK                                    ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 133        ; 3        ; TEMP_SC                                        ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA2      ; 135        ; 3        ; BBB_SYS_RESET_n                                ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA3      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA5      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AA6      ; 156        ; 3        ; GPIO1_D[12]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA7      ; 158        ; 3        ; GPIO1_D[11]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 165        ; 3        ; LIGHT_I2C_SDA                                  ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ; 169        ; 3        ; LIGHT_INT                                      ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 170        ; 3        ; RH_TEMP_I2C_SDA                                ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 180        ; 4        ; GPIO0_D[29]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA12     ; 182        ; 4        ; GPIO0_D[27]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA13     ; 197        ; 4        ; GPIO0_D[25]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 201        ; 4        ; GPIO0_D[23]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 205        ; 4        ; GPIO0_D[21]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 211        ; 4        ; GPIO0_D[15]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 212        ; 4        ; GPIO0_D[3]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 217        ; 4        ; GPIO0_D[5]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 227        ; 4        ; GPIO0_D[4]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ; 245        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AA22     ; 247        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 145        ; 3        ; CAP_SENSE_I2C_SCL                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB3      ; 147        ; 3        ; CAP_SENSE_I2C_SDA                              ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB4      ; 155        ; 3        ; TEMP_CS_n                                      ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB5      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; AB6      ; 161        ; 3        ; GPIO1_D[10]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB7      ; 163        ; 3        ; GPIO1_D[9]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 167        ; 3        ; GPIO1_D[6]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 171        ; 3        ; RH_TEMP_DRDY_n                                 ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 177        ; 4        ; GPIO0_D[30]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ; 179        ; 4        ; GPIO0_D[28]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB12     ; 181        ; 4        ; GPIO0_D[26]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB13     ; 183        ; 4        ; GPIO0_D[24]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 199        ; 4        ; GPIO0_D[22]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB15     ; 203        ; 4        ; GPIO0_D[18]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 209        ; 4        ; GPIO0_D[16]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 241        ; 4        ; GPIO0_D[14]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 243        ; 4        ; GPIO0_D[11]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 213        ; 4        ; GPIO0_D[8]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 215        ; 4        ; GPIO0_D[7]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 225        ; 4        ; GPIO0_D[6]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB22     ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B1       ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B2       ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B3       ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 486        ; 8        ; LED[6]                                         ; output ; 1.2 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B7       ; 469        ; 8        ; LED[3]                                         ; output ; 1.2 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 451        ; 7        ; HDMI_I2S[3]                                    ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B10      ; 448        ; 7        ; HDMI_TX_INT                                    ; input  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 443        ; 7        ; HDMI_TX_HS                                     ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 441        ; 7        ; HDMI_TX_D[20]                                  ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B14      ; 427        ; 7        ; HDMI_TX_D[21]                                  ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 423        ; 7        ; HDMI_I2C_SDA                                   ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 417        ; 7        ; HDMI_TX_D[10]                                  ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 402        ; 7        ; HDMI_TX_D[19]                                  ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; B19      ; 399        ; 7        ; HDMI_TX_D[5]                                   ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B21      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; B22      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 33         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; C2       ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C3       ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 487        ; 8        ; LED[4]                                         ; output ; 1.2 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ; 489        ; 8        ; LED[7]                                         ; output ; 1.2 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C6       ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 467        ; 8        ; LED[0]                                         ; output ; 1.2 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C8       ; 465        ; 8        ; LED[1]                                         ; output ; 1.2 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 450        ; 7        ; HDMI_TX_DE                                     ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 442        ; 7        ; HDMI_I2C_SCL                                   ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 440        ; 7        ; HDMI_TX_VS                                     ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 436        ; 7        ; HDMI_TX_D[18]                                  ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 426        ; 7        ; HDMI_TX_D[23]                                  ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ; 424        ; 7        ; HDMI_TX_D[8]                                   ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 418        ; 7        ; HDMI_TX_D[11]                                  ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C16      ; 416        ; 7        ; HDMI_TX_D[17]                                  ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C17      ; 391        ; 7        ; HDMI_TX_D[2]                                   ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ; 400        ; 7        ; HDMI_TX_D[0]                                   ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C19      ; 397        ; 7        ; HDMI_TX_D[3]                                   ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C21      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; C22      ; 343        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 35         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 31         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 29         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D5       ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; --       ; --           ;
; D8       ; 472        ; 8        ; USB_FAULT_n                                    ; input  ; 1.2 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D12      ; 438        ; 7        ; HDMI_SCLK                                      ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 431        ; 7        ; HDMI_TX_D[6]                                   ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 428        ; 7        ; HDMI_TX_D[4]                                   ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 404        ; 7        ; USB_DATA[5]                                    ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D17      ; 389        ; 7        ; HDMI_TX_D[1]                                   ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D19      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; D21      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; D22      ; 341        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 41         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E3       ; 3          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 1          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E5       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; E6       ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; E8       ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 466        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 464        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 429        ; 7        ; USB_DATA[0]                                    ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ; 430        ; 7        ; USB_DATA[1]                                    ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E14      ; 406        ; 7        ; USB_DATA[3]                                    ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 390        ; 7        ; USB_DATA[6]                                    ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ; 388        ; 7        ; USB_RESET_n                                    ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; E17      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E18      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E19      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E20      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E21      ; 335        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; E22      ; 333        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 47         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 43         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 7          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F5       ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; NC                                             ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; F7       ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 1.8V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 1.8V    ; --         ;                 ; --       ; --           ;
; F15      ; 398        ; 7        ; USB_DATA[7]                                    ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ; 396        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; F17      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F18      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F19      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F20      ; 342        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F21      ; 340        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; F22      ; 331        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 45         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 34         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 11         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 5          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ;            ;          ; ANAIN1                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCD_PLL3                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G9       ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; G10      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G12      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 1.8V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 1.8V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 7        ; VCCIO7                                         ; power  ;                       ; 1.8V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G16      ;            ;          ; VCCD_PLL2                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; G17      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G18      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G19      ; 330        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G20      ; 328        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; G21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; G22      ; 329        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 44         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H2       ; 32         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 9          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ;            ;          ; REFGND                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; ADC_VREF                                       ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ; --       ; VCCA_ADC                                       ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H8       ;            ; --       ; VCCA3                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H9       ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H10      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ; 470        ; 8        ; USB_CLKIN                                      ; input  ; 1.2 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; H12      ; 444        ; 7        ; USB_NXT                                        ; input  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ; 432        ; 7        ; USB_DATA[2]                                    ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; H14      ; 420        ; 7        ; USB_DATA[4]                                    ; bidir  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; H15      ;            ; --       ; VCCA2                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; H17      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H18      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H19      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H20      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; H21      ; 323        ; 6        ; KEY[0]                                         ; input  ; 1.5 V Schmitt Trigger ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H22      ; 321        ; 6        ; KEY[1]                                         ; input  ; 1.5 V Schmitt Trigger ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 46         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J3       ; 15         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ;            ;          ; ANAIN2                                         ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT                                         ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J9       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J10      ; 468        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ; 446        ; 7        ; USB_CS                                         ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; J12      ; 434        ; 7        ; USB_STP                                        ; output ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; J13      ; 422        ; 7        ; USB_DIR                                        ; input  ; 1.8 V                 ;         ; Column I/O ; Y               ; no       ; Off          ;
; J14      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; J18      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; J20      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; J21      ; 327        ; 6        ; SW[0]                                          ; input  ; 1.5 V Schmitt Trigger ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 325        ; 6        ; SW[1]                                          ; input  ; 1.5 V Schmitt Trigger ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 49         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 37         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K4       ; 13         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K15      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; K17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; K18      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K19      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K20      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K21      ; 326        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 324        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 51         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 39         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ;            ;          ; DNU                                            ;        ;                       ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;         ; Row I/O    ; N               ; no       ; On           ;
; L5       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; 1A       ; VCCIO1A                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; L8       ; 40         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ; 42         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L14      ; 344        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L15      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L18      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L19      ; 349        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L20      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; L21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; L22      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 50         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 48         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 38         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ;            ; 1B       ; VCCIO1B                                        ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M8       ; 72         ; 2        ; MAX10_CLK1_50                                  ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M9       ; 74         ; 2        ; ADC_CLK_10                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ; 334        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M15      ; 332        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; M18      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; M20      ; 337        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; M21      ; 312        ; 5        ; AUDIO_RESET_n                                  ; bidir  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 315        ; 5        ; AUDIO_GPIO_MFP5                                ; bidir  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 87         ; 2        ; GSENSOR_PD                                     ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N2       ; 75         ; 2        ; GSENSOR_ST                                     ; output ; 2.5 V                 ;         ; Row I/O    ; N               ; no       ; Off          ;
; N3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; N8       ; 84         ; 2        ; NET_MDIO                                       ; bidir  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N9       ; 86         ; 2        ; NET_TXD[2]                                     ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N10      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                                            ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; N14      ; 320        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 322        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; N17      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; N18      ; 336        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N19      ; 338        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N20      ; 339        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; N21      ; 313        ; 5        ; AUDIO_MISO_MFP4                                ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 307        ; 5        ; AUDIO_SPI_SELECT                               ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P3       ; 76         ; 2        ; NET_TX_EN                                      ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P4       ; 57         ; 2        ; NET_RX_DV                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P5       ; 59         ; 2        ; NET_CRS                                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 96         ; 2        ; NET_RXD[3]                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P9       ; 142        ; 3        ; GPIO1_D[20]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ; 154        ; 3        ; FLASH_DATA[3]                                  ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P11      ; 166        ; 3        ; MAX10_CLK2_50                                  ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ; 178        ; 4        ; FLASH_DATA[0]                                  ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P13      ; 198        ; 4        ; SD_SEL                                         ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; P14      ; 306        ; 5        ; AUDIO_MCLK                                     ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P15      ; 304        ; 5        ; AUDIO_DIN_MFP1                                 ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; P18      ; 310        ; 5        ; AUDIO_DOUT_MFP2                                ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P19      ; 309        ; 5        ; AUDIO_SCLK_MFP3                                ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P20      ; 311        ; 5        ; AUDIO_SCL_SS_n                                 ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P21      ; 305        ; 5        ; AUDIO_SDA_MOSI                                 ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P22      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 78         ; 2        ; NET_RESET_n                                    ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 80         ; 2        ; NET_COL                                        ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R5       ; 82         ; 2        ; NET_MDC                                        ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R7       ; 98         ; 2        ; NET_RXD[2]                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ;            ; --       ; VCCA1                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; R9       ; 140        ; 3        ; GPIO1_D[18]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 152        ; 3        ; FLASH_NCSO                                     ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 164        ; 3        ; GPIO1_D[8]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 176        ; 4        ; FLASH_DCLK                                     ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 196        ; 4        ; GPIO0_D[43]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 294        ; 5        ; AUDIO_BCLK                                     ; bidir  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R15      ; 292        ; 5        ; AUDIO_WCLK                                     ; bidir  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R16      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; R17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; R18      ; 308        ; 5        ; SD_DAT[0]                                      ; bidir  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R20      ; 299        ; 5        ; SD_DAT[3]                                      ; bidir  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; R22      ; 301        ; 5        ; SD_FB_CLK                                      ; input  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T3       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T5       ; 120        ; 2        ; NET_TX_CLK                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T6       ; 122        ; 2        ; NET_RX_CLK                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T7       ;            ;          ; VCCD_PLL1                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T11      ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T13      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCCA4                                          ; power  ;                       ; 2.5V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 1.5V    ; --         ;                 ; --       ; --           ;
; T18      ; 298        ; 5        ; SD_DAT[1]                                      ; bidir  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ; 296        ; 5        ; SD_DAT[2]                                      ; bidir  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T20      ; 297        ; 5        ; SD_CLK                                         ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T21      ; 293        ; 5        ; SD_CMD                                         ; bidir  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 295        ; 5        ; SD_D0_DIR                                      ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 90         ; 2        ; NET_TXD[0]                                     ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 92         ; 2        ; NET_RXD[1]                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 94         ; 2        ; NET_RXD[0]                                     ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U6       ; 128        ; 3        ; BBB_PWR_BUT                                    ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; U7       ; 130        ; 3        ; GPIO1_D[15]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; U8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U9       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U11      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U12      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 4        ; VCCIO4                                         ; power  ;                       ; 3.3V    ; --         ;                 ; --       ; --           ;
; U15      ; 208        ; 4        ; GPIO0_D[42]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; U16      ;            ;          ; VCCD_PLL4                                      ; power  ;                       ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 246        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U18      ; 244        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U19      ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U20      ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; U21      ; 300        ; 5        ; SD_D123_DIR                                    ; bidir  ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 302        ; 5        ; SD_CMD_DIR                                     ; output ; 1.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 91         ; 2        ; NET_RX_ER                                      ; input  ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V3       ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 125        ; 3        ; FLASH_DATA[1]                                  ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V5       ; 127        ; 3        ; FLASH_DATA[2]                                  ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V6       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V7       ; 136        ; 3        ; GPIO1_D[7]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V8       ; 138        ; 3        ; GPIO1_D[5]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 160        ; 3        ; NET_PCF_EN                                     ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 162        ; 3        ; GPIO1_D[14]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V11      ; 172        ; 4        ; GPIO0_D[37]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 174        ; 4        ; GPIO0_D[36]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V13      ; 192        ; 4        ; GPIO0_D[38]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V14      ; 204        ; 4        ; GPIO0_D[39]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ; 216        ; 4        ; GPIO0_D[12]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V16      ; 210        ; 4        ; GPIO0_D[10]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V17      ; 242        ; 4        ; GPIO1_D[21]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; V18      ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; V20      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V21      ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 97         ; 2        ; NET_TXD[1]                                     ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 99         ; 2        ; NET_TXD[3]                                     ; output ; 2.5 V                 ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ; 134        ; 3        ; GPIO1_D[22]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W4       ; 132        ; 3        ; GPIO1_D[19]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W5       ; 124        ; 3        ; GPIO1_D[17]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W6       ; 126        ; 3        ; GPIO1_D[2]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W7       ; 148        ; 3        ; GPIO1_D[3]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W8       ; 150        ; 3        ; GPIO1_D[4]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ; 144        ; 3        ; GPIO1_D[16]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W10      ; 146        ; 3        ; FLASH_RESET_n                                  ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ; 173        ; 4        ; GPIO0_D[35]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W12      ; 193        ; 4        ; GPIO0_D[34]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W13      ; 195        ; 4        ; GPIO0_D[33]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W14      ; 194        ; 4        ; GPIO0_D[41]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W15      ; 206        ; 4        ; GPIO0_D[19]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ; 218        ; 4        ; GPIO0_D[17]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W17      ; 240        ; 4        ; GPIO0_D[13]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W18      ; 226        ; 4        ; GPIO0_D[0]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; W19      ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W20      ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; W21      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; W22      ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 129        ; 3        ; PMONITOR_I2C_SDA                               ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y2       ; 131        ; 3        ; TEMP_SIO                                       ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y3       ; 149        ; 3        ; PMONITOR_I2C_SCL                               ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y4       ; 151        ; 3        ; PMONITOR_ALERT                                 ; input  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y5       ; 137        ; 3        ; GPIO1_D[0]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y6       ; 139        ; 3        ; GPIO1_D[1]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y7       ; 141        ; 3        ; GPIO1_D[13]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ; 143        ; 3        ; LIGHT_I2C_SCL                                  ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y9       ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 168        ; 3        ; RH_TEMP_I2C_SCL                                ; output ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ; 175        ; 4        ; GPIO0_D[32]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y12      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 200        ; 4        ; GPIO0_D[31]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ; 202        ; 4        ; GPIO0_D[20]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y15      ;            ;          ; GND                                            ; gnd    ;                       ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 207        ; 4        ; GPIO0_D[9]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y17      ; 214        ; 4        ; GPIO0_D[40]                                    ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y18      ; 219        ; 4        ; GPIO0_D[1]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y19      ; 224        ; 4        ; GPIO0_D[2]                                     ; bidir  ; 3.3-V LVTTL           ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y20      ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y21      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
; Y22      ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                ;        ;                       ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                               ;
+-------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Name                          ; vpg:u_vpg|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 ; sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+
; SDC pin name                  ; u_vpg|u_pll|altpll_component|auto_generated|pll1                           ; u_sys_pll|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                     ; Normal                                                                       ;
; Compensate clock              ; clock0                                                                     ; clock0                                                                       ;
; Compensated input/output pins ; --                                                                         ; --                                                                           ;
; Switchover type               ; --                                                                         ; --                                                                           ;
; Input frequency 0             ; 50.0 MHz                                                                   ; 50.0 MHz                                                                     ;
; Input frequency 1             ; --                                                                         ; --                                                                           ;
; Nominal PFD frequency         ; 6.3 MHz                                                                    ; 10.0 MHz                                                                     ;
; Nominal VCO frequency         ; 593.8 MHz                                                                  ; 960.0 MHz                                                                    ;
; VCO post scale K counter      ; 2                                                                          ; --                                                                           ;
; VCO frequency control         ; Auto                                                                       ; Auto                                                                         ;
; VCO phase shift step          ; 210 ps                                                                     ; 130 ps                                                                       ;
; VCO multiply                  ; --                                                                         ; --                                                                           ;
; VCO divide                    ; --                                                                         ; --                                                                           ;
; Freq min lock                 ; 43.2 MHz                                                                   ; 31.26 MHz                                                                    ;
; Freq max lock                 ; 54.76 MHz                                                                  ; 67.73 MHz                                                                    ;
; M VCO Tap                     ; 0                                                                          ; 0                                                                            ;
; M Initial                     ; 1                                                                          ; 1                                                                            ;
; M value                       ; 95                                                                         ; 96                                                                           ;
; N value                       ; 8                                                                          ; 5                                                                            ;
; Charge pump current           ; setting 1                                                                  ; setting 1                                                                    ;
; Loop filter resistance        ; setting 16                                                                 ; setting 20                                                                   ;
; Loop filter capacitance       ; setting 0                                                                  ; setting 0                                                                    ;
; Bandwidth                     ; 340 kHz to 540 kHz                                                         ; 450 kHz to 590 kHz                                                           ;
; Bandwidth type                ; Medium                                                                     ; Medium                                                                       ;
; Real time reconfigurable      ; Off                                                                        ; Off                                                                          ;
; Scan chain MIF file           ; --                                                                         ; --                                                                           ;
; Preserve PLL counter order    ; Off                                                                        ; Off                                                                          ;
; PLL location                  ; PLL_4                                                                      ; PLL_1                                                                        ;
; Inclk0 signal                 ; MAX10_CLK2_50                                                              ; MAX10_CLK1_50                                                                ;
; Inclk1 signal                 ; --                                                                         ; --                                                                           ;
; Inclk0 signal type            ; Dedicated Pin                                                              ; Dedicated Pin                                                                ;
; Inclk1 signal type            ; --                                                                         ; --                                                                           ;
+-------------------------------+----------------------------------------------------------------------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------+
; Name                                                                                                ; Output Clock ; Mult ; Div  ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                            ;
+-----------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------+
; vpg:u_vpg|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]              ; clock0       ; 95   ; 32   ; 148.44 MHz       ; 0 (0 ps)    ; 11.25 (210 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; u_vpg|u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 96   ; 3125 ; 1.54 MHz         ; 0 (0 ps)    ; 0.36 (130 ps)    ; 50/50      ; C1      ; 125           ; 63/62 Odd  ; C0            ; 1       ; 0       ; u_sys_pll|altpll_component|auto_generated|pll1|clk[0]   ;
; sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]~cascade_in ; --           ; --   ; --   ; --               ; --          ; --               ; --         ; C0      ; 5             ; 2/3 Odd    ; --            ; 1       ; 0       ;                                                         ;
+-----------------------------------------------------------------------------------------------------+--------------+------+------+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------------+


+----------------------------------------------------------+
; I/O Assignment Warnings                                  ;
+-------------------+--------------------------------------+
; Pin Name          ; Reason                               ;
+-------------------+--------------------------------------+
; LED[0]            ; Missing drive strength and slew rate ;
; LED[1]            ; Missing drive strength and slew rate ;
; LED[2]            ; Missing drive strength and slew rate ;
; LED[3]            ; Missing drive strength and slew rate ;
; LED[4]            ; Missing drive strength and slew rate ;
; LED[5]            ; Missing drive strength and slew rate ;
; LED[6]            ; Missing drive strength and slew rate ;
; LED[7]            ; Missing drive strength and slew rate ;
; AUDIO_DIN_MFP1    ; Missing drive strength and slew rate ;
; AUDIO_MCLK        ; Missing drive strength and slew rate ;
; AUDIO_SCL_SS_n    ; Missing drive strength and slew rate ;
; AUDIO_SCLK_MFP3   ; Missing drive strength and slew rate ;
; AUDIO_SDA_MOSI    ; Missing drive strength and slew rate ;
; AUDIO_SPI_SELECT  ; Missing drive strength and slew rate ;
; FLASH_DCLK        ; Missing drive strength               ;
; FLASH_NCSO        ; Missing drive strength               ;
; FLASH_RESET_n     ; Missing drive strength               ;
; GSENSOR_PD        ; Missing drive strength and slew rate ;
; GSENSOR_ST        ; Missing drive strength and slew rate ;
; HDMI_TX_CLK       ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]      ; Missing drive strength and slew rate ;
; HDMI_TX_D[10]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[11]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[12]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[13]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[14]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[15]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[16]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[17]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[18]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[19]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[20]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[21]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[22]     ; Missing drive strength and slew rate ;
; HDMI_TX_D[23]     ; Missing drive strength and slew rate ;
; HDMI_TX_DE        ; Missing drive strength and slew rate ;
; HDMI_TX_HS        ; Missing drive strength and slew rate ;
; HDMI_TX_VS        ; Missing drive strength and slew rate ;
; LIGHT_I2C_SCL     ; Missing drive strength               ;
; NET_MDC           ; Missing drive strength and slew rate ;
; NET_PCF_EN        ; Missing drive strength               ;
; NET_RESET_n       ; Missing drive strength and slew rate ;
; NET_TX_EN         ; Missing drive strength and slew rate ;
; NET_TXD[0]        ; Missing drive strength and slew rate ;
; NET_TXD[1]        ; Missing drive strength and slew rate ;
; NET_TXD[2]        ; Missing drive strength and slew rate ;
; NET_TXD[3]        ; Missing drive strength and slew rate ;
; PMONITOR_I2C_SCL  ; Missing drive strength               ;
; RH_TEMP_I2C_SCL   ; Missing drive strength               ;
; SD_CLK            ; Missing drive strength and slew rate ;
; SD_CMD_DIR        ; Missing drive strength and slew rate ;
; SD_D0_DIR         ; Missing drive strength and slew rate ;
; SD_SEL            ; Missing drive strength               ;
; TEMP_CS_n         ; Missing drive strength               ;
; TEMP_SC           ; Missing drive strength               ;
; USB_CS            ; Missing drive strength and slew rate ;
; USB_RESET_n       ; Missing drive strength and slew rate ;
; USB_STP           ; Missing drive strength and slew rate ;
; CAP_SENSE_I2C_SCL ; Missing drive strength               ;
; CAP_SENSE_I2C_SDA ; Missing drive strength               ;
; AUDIO_BCLK        ; Missing drive strength and slew rate ;
; AUDIO_GPIO_MFP5   ; Missing drive strength and slew rate ;
; AUDIO_RESET_n     ; Missing drive strength and slew rate ;
; AUDIO_WCLK        ; Missing drive strength and slew rate ;
; FLASH_DATA[0]     ; Missing drive strength               ;
; FLASH_DATA[1]     ; Missing drive strength               ;
; FLASH_DATA[2]     ; Missing drive strength               ;
; FLASH_DATA[3]     ; Missing drive strength               ;
; HDMI_MCLK         ; Missing drive strength and slew rate ;
; LIGHT_I2C_SDA     ; Missing drive strength               ;
; LIGHT_INT         ; Missing drive strength               ;
; NET_MDIO          ; Missing drive strength and slew rate ;
; PMONITOR_I2C_SDA  ; Missing drive strength               ;
; RH_TEMP_I2C_SDA   ; Missing drive strength               ;
; SD_CMD            ; Missing drive strength and slew rate ;
; SD_D123_DIR       ; Missing drive strength and slew rate ;
; SD_DAT[0]         ; Missing drive strength and slew rate ;
; SD_DAT[1]         ; Missing drive strength and slew rate ;
; SD_DAT[2]         ; Missing drive strength and slew rate ;
; SD_DAT[3]         ; Missing drive strength and slew rate ;
; TEMP_SIO          ; Missing drive strength               ;
; USB_DATA[0]       ; Missing drive strength and slew rate ;
; USB_DATA[1]       ; Missing drive strength and slew rate ;
; USB_DATA[2]       ; Missing drive strength and slew rate ;
; USB_DATA[3]       ; Missing drive strength and slew rate ;
; USB_DATA[4]       ; Missing drive strength and slew rate ;
; USB_DATA[5]       ; Missing drive strength and slew rate ;
; USB_DATA[6]       ; Missing drive strength and slew rate ;
; USB_DATA[7]       ; Missing drive strength and slew rate ;
; GPIO0_D[0]        ; Missing drive strength               ;
; GPIO0_D[1]        ; Missing drive strength               ;
; GPIO0_D[2]        ; Missing drive strength               ;
; GPIO0_D[3]        ; Missing drive strength               ;
; GPIO0_D[4]        ; Missing drive strength               ;
; GPIO0_D[5]        ; Missing drive strength               ;
; GPIO0_D[6]        ; Missing drive strength               ;
; GPIO0_D[7]        ; Missing drive strength               ;
; GPIO0_D[8]        ; Missing drive strength               ;
; GPIO0_D[9]        ; Missing drive strength               ;
; GPIO0_D[10]       ; Missing drive strength               ;
; GPIO0_D[11]       ; Missing drive strength               ;
; GPIO0_D[12]       ; Missing drive strength               ;
; GPIO0_D[13]       ; Missing drive strength               ;
; GPIO0_D[14]       ; Missing drive strength               ;
; GPIO0_D[15]       ; Missing drive strength               ;
; GPIO0_D[16]       ; Missing drive strength               ;
; GPIO0_D[17]       ; Missing drive strength               ;
; GPIO0_D[18]       ; Missing drive strength               ;
; GPIO0_D[19]       ; Missing drive strength               ;
; GPIO0_D[20]       ; Missing drive strength               ;
; GPIO0_D[21]       ; Missing drive strength               ;
; GPIO0_D[22]       ; Missing drive strength               ;
; GPIO0_D[23]       ; Missing drive strength               ;
; GPIO0_D[24]       ; Missing drive strength               ;
; GPIO0_D[25]       ; Missing drive strength               ;
; GPIO0_D[26]       ; Missing drive strength               ;
; GPIO0_D[27]       ; Missing drive strength               ;
; GPIO0_D[28]       ; Missing drive strength               ;
; GPIO0_D[29]       ; Missing drive strength               ;
; GPIO0_D[30]       ; Missing drive strength               ;
; GPIO0_D[31]       ; Missing drive strength               ;
; GPIO0_D[32]       ; Missing drive strength               ;
; GPIO0_D[33]       ; Missing drive strength               ;
; GPIO0_D[34]       ; Missing drive strength               ;
; GPIO0_D[35]       ; Missing drive strength               ;
; GPIO0_D[36]       ; Missing drive strength               ;
; GPIO0_D[37]       ; Missing drive strength               ;
; GPIO0_D[38]       ; Missing drive strength               ;
; GPIO0_D[39]       ; Missing drive strength               ;
; GPIO0_D[40]       ; Missing drive strength               ;
; GPIO0_D[41]       ; Missing drive strength               ;
; GPIO0_D[42]       ; Missing drive strength               ;
; GPIO0_D[43]       ; Missing drive strength               ;
; GPIO1_D[0]        ; Missing drive strength               ;
; GPIO1_D[1]        ; Missing drive strength               ;
; GPIO1_D[2]        ; Missing drive strength               ;
; GPIO1_D[3]        ; Missing drive strength               ;
; GPIO1_D[4]        ; Missing drive strength               ;
; GPIO1_D[5]        ; Missing drive strength               ;
; GPIO1_D[6]        ; Missing drive strength               ;
; GPIO1_D[7]        ; Missing drive strength               ;
; GPIO1_D[8]        ; Missing drive strength               ;
; GPIO1_D[9]        ; Missing drive strength               ;
; GPIO1_D[10]       ; Missing drive strength               ;
; GPIO1_D[11]       ; Missing drive strength               ;
; GPIO1_D[12]       ; Missing drive strength               ;
; GPIO1_D[13]       ; Missing drive strength               ;
; GPIO1_D[14]       ; Missing drive strength               ;
; GPIO1_D[15]       ; Missing drive strength               ;
; GPIO1_D[16]       ; Missing drive strength               ;
; GPIO1_D[17]       ; Missing drive strength               ;
; GPIO1_D[18]       ; Missing drive strength               ;
; GPIO1_D[19]       ; Missing drive strength               ;
; GPIO1_D[20]       ; Missing drive strength               ;
; GPIO1_D[21]       ; Missing drive strength               ;
; GPIO1_D[22]       ; Missing drive strength               ;
; HDMI_I2C_SCL      ; Missing drive strength and slew rate ;
; HDMI_I2C_SDA      ; Missing drive strength and slew rate ;
; HDMI_I2S[0]       ; Missing drive strength and slew rate ;
; HDMI_I2S[1]       ; Missing drive strength and slew rate ;
; HDMI_I2S[2]       ; Missing drive strength and slew rate ;
; HDMI_I2S[3]       ; Missing drive strength and slew rate ;
; HDMI_LRCLK        ; Missing drive strength and slew rate ;
; HDMI_SCLK         ; Missing drive strength and slew rate ;
; GSENSOR_PD        ; Missing location assignment          ;
; GSENSOR_ST        ; Missing location assignment          ;
+-------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                              ; Entity Name     ; Library Name ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------+-----------------+--------------+
; |HDMI_TX                                 ; 345 (1)     ; 164 (0)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 202  ; 0            ; 181 (1)      ; 13 (0)            ; 151 (0)          ; 0          ; |HDMI_TX                                                                         ; HDMI_TX         ; work         ;
;    |AUDIO_IF:u_AVG|                      ; 103 (103)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 79 (79)      ; 3 (3)             ; 21 (21)          ; 0          ; |HDMI_TX|AUDIO_IF:u_AVG                                                          ; AUDIO_IF        ; work         ;
;    |I2C_HDMI_Config:u_I2C_HDMI_Config|   ; 136 (84)    ; 71 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (41)      ; 8 (1)             ; 63 (42)          ; 0          ; |HDMI_TX|I2C_HDMI_Config:u_I2C_HDMI_Config                                       ; I2C_HDMI_Config ; work         ;
;       |I2C_Controller:u0|                ; 52 (52)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 7 (7)             ; 21 (21)          ; 0          ; |HDMI_TX|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0                     ; I2C_Controller  ; work         ;
;    |sys_pll:u_sys_pll|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |HDMI_TX|sys_pll:u_sys_pll                                                       ; sys_pll         ; work         ;
;       |altpll:altpll_component|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |HDMI_TX|sys_pll:u_sys_pll|altpll:altpll_component                               ; altpll          ; work         ;
;          |sys_pll_altpll:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |HDMI_TX|sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated ; sys_pll_altpll  ; work         ;
;    |vpg:u_vpg|                           ; 105 (0)     ; 69 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 2 (0)             ; 67 (0)           ; 0          ; |HDMI_TX|vpg:u_vpg                                                               ; vpg             ; work         ;
;       |pll:u_pll|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |HDMI_TX|vpg:u_vpg|pll:u_pll                                                     ; pll             ; work         ;
;          |altpll:altpll_component|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |HDMI_TX|vpg:u_vpg|pll:u_pll|altpll:altpll_component                             ; altpll          ; work         ;
;             |pll_altpll:auto_generated|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |HDMI_TX|vpg:u_vpg|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated   ; pll_altpll      ; work         ;
;       |vga_generator:u_vga_generator|    ; 105 (105)   ; 69 (69)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 2 (2)             ; 67 (67)          ; 0          ; |HDMI_TX|vpg:u_vpg|vga_generator:u_vga_generator                                 ; vga_generator   ; work         ;
+------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+----------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; ADC_CLK_10        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[1]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LED[0]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[1]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[2]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[3]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[4]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[5]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[6]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LED[7]            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_DIN_MFP1    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_DOUT_MFP2   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_MCLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_MISO_MFP4   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_SCL_SS_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_SCLK_MFP3   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_SDA_MOSI    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_SPI_SELECT  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_DCLK        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_NCSO        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_RESET_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_PD        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; GSENSOR_ST        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_CLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[4]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[5]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[6]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[7]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[8]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[9]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[10]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[11]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[12]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[13]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[14]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[15]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[16]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[17]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[18]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[19]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[20]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[21]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[22]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_D[23]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_DE        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_HS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_VS        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LIGHT_I2C_SCL     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NET_COL           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; NET_CRS           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; NET_MDC           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NET_PCF_EN        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NET_RESET_n       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NET_RX_CLK        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; NET_RX_DV         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; NET_RX_ER         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; NET_RXD[0]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; NET_RXD[1]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; NET_RXD[2]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; NET_RXD[3]        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; NET_TX_CLK        ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; NET_TX_EN         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NET_TXD[0]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NET_TXD[1]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NET_TXD[2]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; NET_TXD[3]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PMONITOR_ALERT    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; PMONITOR_I2C_SCL  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RH_TEMP_DRDY_n    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; RH_TEMP_I2C_SCL   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SD_CLK            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SD_CMD_DIR        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SD_D0_DIR         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SD_FB_CLK         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SD_SEL            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[1]             ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; TEMP_CS_n         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; TEMP_SC           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USB_CLKIN         ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USB_CS            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USB_DIR           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USB_FAULT_n       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USB_NXT           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; USB_RESET_n       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; USB_STP           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; BBB_PWR_BUT       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; BBB_SYS_RESET_n   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; CAP_SENSE_I2C_SCL ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; CAP_SENSE_I2C_SDA ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_BCLK        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_GPIO_MFP5   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_RESET_n     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; AUDIO_WCLK        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_DATA[0]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_DATA[1]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_DATA[2]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; FLASH_DATA[3]     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_MCLK         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LIGHT_I2C_SDA     ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LIGHT_INT         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; NET_MDIO          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; PMONITOR_I2C_SDA  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; RH_TEMP_I2C_SDA   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SD_CMD            ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SD_D123_DIR       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SD_DAT[0]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SD_DAT[1]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SD_DAT[2]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; SD_DAT[3]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; TEMP_SIO          ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[0]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[1]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[2]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[3]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[4]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[5]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[6]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; USB_DATA[7]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[0]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[1]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[2]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[3]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[4]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[5]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[6]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[7]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[8]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[9]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[10]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[11]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[12]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[13]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[14]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[15]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[16]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[17]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[18]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[19]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[20]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[21]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[22]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[23]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[24]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[25]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[26]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[27]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[28]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[29]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[30]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[31]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[32]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[33]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[34]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[35]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[36]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[37]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[38]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[39]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[40]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[41]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[42]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO0_D[43]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[0]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[1]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[2]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[3]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[4]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[5]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[6]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[7]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[8]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[9]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[10]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[11]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[12]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[13]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[14]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[15]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[16]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[17]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[18]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[19]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[20]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[21]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; GPIO1_D[22]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_I2C_SCL      ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_I2C_SDA      ; Bidir    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; HDMI_I2S[0]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_I2S[1]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_I2S[2]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_I2S[3]       ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_LRCLK        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_SCLK         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; MAX10_CLK2_50     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; KEY[0]            ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; MAX10_CLK1_50     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HDMI_TX_INT       ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                    ;
+-------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                 ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------+-------------------+---------+
; ADC_CLK_10                                                                          ;                   ;         ;
; KEY[1]                                                                              ;                   ;         ;
; AUDIO_DOUT_MFP2                                                                     ;                   ;         ;
; AUDIO_MISO_MFP4                                                                     ;                   ;         ;
; NET_COL                                                                             ;                   ;         ;
; NET_CRS                                                                             ;                   ;         ;
; NET_RX_CLK                                                                          ;                   ;         ;
; NET_RX_DV                                                                           ;                   ;         ;
; NET_RX_ER                                                                           ;                   ;         ;
; NET_RXD[0]                                                                          ;                   ;         ;
; NET_RXD[1]                                                                          ;                   ;         ;
; NET_RXD[2]                                                                          ;                   ;         ;
; NET_RXD[3]                                                                          ;                   ;         ;
; NET_TX_CLK                                                                          ;                   ;         ;
; PMONITOR_ALERT                                                                      ;                   ;         ;
; RH_TEMP_DRDY_n                                                                      ;                   ;         ;
; SD_FB_CLK                                                                           ;                   ;         ;
; SW[0]                                                                               ;                   ;         ;
; SW[1]                                                                               ;                   ;         ;
; USB_CLKIN                                                                           ;                   ;         ;
; USB_DIR                                                                             ;                   ;         ;
; USB_FAULT_n                                                                         ;                   ;         ;
; USB_NXT                                                                             ;                   ;         ;
; BBB_PWR_BUT                                                                         ;                   ;         ;
; BBB_SYS_RESET_n                                                                     ;                   ;         ;
; CAP_SENSE_I2C_SCL                                                                   ;                   ;         ;
; CAP_SENSE_I2C_SDA                                                                   ;                   ;         ;
; AUDIO_BCLK                                                                          ;                   ;         ;
; AUDIO_GPIO_MFP5                                                                     ;                   ;         ;
; AUDIO_RESET_n                                                                       ;                   ;         ;
; AUDIO_WCLK                                                                          ;                   ;         ;
; FLASH_DATA[0]                                                                       ;                   ;         ;
; FLASH_DATA[1]                                                                       ;                   ;         ;
; FLASH_DATA[2]                                                                       ;                   ;         ;
; FLASH_DATA[3]                                                                       ;                   ;         ;
; HDMI_MCLK                                                                           ;                   ;         ;
; LIGHT_I2C_SDA                                                                       ;                   ;         ;
; LIGHT_INT                                                                           ;                   ;         ;
; NET_MDIO                                                                            ;                   ;         ;
; PMONITOR_I2C_SDA                                                                    ;                   ;         ;
; RH_TEMP_I2C_SDA                                                                     ;                   ;         ;
; SD_CMD                                                                              ;                   ;         ;
; SD_D123_DIR                                                                         ;                   ;         ;
; SD_DAT[0]                                                                           ;                   ;         ;
; SD_DAT[1]                                                                           ;                   ;         ;
; SD_DAT[2]                                                                           ;                   ;         ;
; SD_DAT[3]                                                                           ;                   ;         ;
; TEMP_SIO                                                                            ;                   ;         ;
; USB_DATA[0]                                                                         ;                   ;         ;
; USB_DATA[1]                                                                         ;                   ;         ;
; USB_DATA[2]                                                                         ;                   ;         ;
; USB_DATA[3]                                                                         ;                   ;         ;
; USB_DATA[4]                                                                         ;                   ;         ;
; USB_DATA[5]                                                                         ;                   ;         ;
; USB_DATA[6]                                                                         ;                   ;         ;
; USB_DATA[7]                                                                         ;                   ;         ;
; GPIO0_D[0]                                                                          ;                   ;         ;
; GPIO0_D[1]                                                                          ;                   ;         ;
; GPIO0_D[2]                                                                          ;                   ;         ;
; GPIO0_D[3]                                                                          ;                   ;         ;
; GPIO0_D[4]                                                                          ;                   ;         ;
; GPIO0_D[5]                                                                          ;                   ;         ;
; GPIO0_D[6]                                                                          ;                   ;         ;
; GPIO0_D[7]                                                                          ;                   ;         ;
; GPIO0_D[8]                                                                          ;                   ;         ;
; GPIO0_D[9]                                                                          ;                   ;         ;
; GPIO0_D[10]                                                                         ;                   ;         ;
; GPIO0_D[11]                                                                         ;                   ;         ;
; GPIO0_D[12]                                                                         ;                   ;         ;
; GPIO0_D[13]                                                                         ;                   ;         ;
; GPIO0_D[14]                                                                         ;                   ;         ;
; GPIO0_D[15]                                                                         ;                   ;         ;
; GPIO0_D[16]                                                                         ;                   ;         ;
; GPIO0_D[17]                                                                         ;                   ;         ;
; GPIO0_D[18]                                                                         ;                   ;         ;
; GPIO0_D[19]                                                                         ;                   ;         ;
; GPIO0_D[20]                                                                         ;                   ;         ;
; GPIO0_D[21]                                                                         ;                   ;         ;
; GPIO0_D[22]                                                                         ;                   ;         ;
; GPIO0_D[23]                                                                         ;                   ;         ;
; GPIO0_D[24]                                                                         ;                   ;         ;
; GPIO0_D[25]                                                                         ;                   ;         ;
; GPIO0_D[26]                                                                         ;                   ;         ;
; GPIO0_D[27]                                                                         ;                   ;         ;
; GPIO0_D[28]                                                                         ;                   ;         ;
; GPIO0_D[29]                                                                         ;                   ;         ;
; GPIO0_D[30]                                                                         ;                   ;         ;
; GPIO0_D[31]                                                                         ;                   ;         ;
; GPIO0_D[32]                                                                         ;                   ;         ;
; GPIO0_D[33]                                                                         ;                   ;         ;
; GPIO0_D[34]                                                                         ;                   ;         ;
; GPIO0_D[35]                                                                         ;                   ;         ;
; GPIO0_D[36]                                                                         ;                   ;         ;
; GPIO0_D[37]                                                                         ;                   ;         ;
; GPIO0_D[38]                                                                         ;                   ;         ;
; GPIO0_D[39]                                                                         ;                   ;         ;
; GPIO0_D[40]                                                                         ;                   ;         ;
; GPIO0_D[41]                                                                         ;                   ;         ;
; GPIO0_D[42]                                                                         ;                   ;         ;
; GPIO0_D[43]                                                                         ;                   ;         ;
; GPIO1_D[0]                                                                          ;                   ;         ;
; GPIO1_D[1]                                                                          ;                   ;         ;
; GPIO1_D[2]                                                                          ;                   ;         ;
; GPIO1_D[3]                                                                          ;                   ;         ;
; GPIO1_D[4]                                                                          ;                   ;         ;
; GPIO1_D[5]                                                                          ;                   ;         ;
; GPIO1_D[6]                                                                          ;                   ;         ;
; GPIO1_D[7]                                                                          ;                   ;         ;
; GPIO1_D[8]                                                                          ;                   ;         ;
; GPIO1_D[9]                                                                          ;                   ;         ;
; GPIO1_D[10]                                                                         ;                   ;         ;
; GPIO1_D[11]                                                                         ;                   ;         ;
; GPIO1_D[12]                                                                         ;                   ;         ;
; GPIO1_D[13]                                                                         ;                   ;         ;
; GPIO1_D[14]                                                                         ;                   ;         ;
; GPIO1_D[15]                                                                         ;                   ;         ;
; GPIO1_D[16]                                                                         ;                   ;         ;
; GPIO1_D[17]                                                                         ;                   ;         ;
; GPIO1_D[18]                                                                         ;                   ;         ;
; GPIO1_D[19]                                                                         ;                   ;         ;
; GPIO1_D[20]                                                                         ;                   ;         ;
; GPIO1_D[21]                                                                         ;                   ;         ;
; GPIO1_D[22]                                                                         ;                   ;         ;
; HDMI_I2C_SCL                                                                        ;                   ;         ;
; HDMI_I2C_SDA                                                                        ;                   ;         ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|Selector4~0              ; 0                 ; 6       ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|ACK2~2                   ; 0                 ; 6       ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|ACK3~1                   ; 0                 ; 6       ;
; HDMI_I2S[0]                                                                         ;                   ;         ;
; HDMI_I2S[1]                                                                         ;                   ;         ;
; HDMI_I2S[2]                                                                         ;                   ;         ;
; HDMI_I2S[3]                                                                         ;                   ;         ;
; HDMI_LRCLK                                                                          ;                   ;         ;
; HDMI_SCLK                                                                           ;                   ;         ;
; MAX10_CLK2_50                                                                       ;                   ;         ;
; KEY[0]                                                                              ;                   ;         ;
;      - sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 ; 1                 ; 6       ;
; MAX10_CLK1_50                                                                       ;                   ;         ;
; HDMI_TX_INT                                                                         ;                   ;         ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX~0                                ; 0                 ; 6       ;
;      - I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[5]~6                             ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                     ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; AUDIO_IF:u_AVG|LessThan0~1                                                               ; LCCOMB_X44_Y53_N12 ; 6       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; AUDIO_IF:u_AVG|LessThan1~1                                                               ; LCCOMB_X49_Y43_N30 ; 7       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; AUDIO_IF:u_AVG|LessThan2~1                                                               ; LCCOMB_X46_Y44_N26 ; 6       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; AUDIO_IF:u_AVG|lrclk                                                                     ; FF_X44_Y53_N3      ; 6       ; Clock        ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|Decoder0~1                           ; LCCOMB_X56_Y51_N28 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|SD_COUNTER[0]~17                     ; LCCOMB_X56_Y51_N2  ; 6       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|LUT_INDEX[3]                                           ; FF_X50_Y51_N27     ; 29      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|LessThan0~4                                            ; LCCOMB_X45_Y53_N6  ; 16      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|LessThan1~0                                            ; LCCOMB_X51_Y51_N20 ; 11      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                          ; FF_X45_Y53_N11     ; 54      ; Clock        ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_DATA[15]~0                                        ; LCCOMB_X51_Y51_N4  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_GO                                                ; FF_X54_Y51_N25     ; 8       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                   ; PIN_H21            ; 1       ; Async. clear ; no     ; --                   ; --               ; --                        ;
; MAX10_CLK1_50                                                                            ; PIN_M8             ; 1       ; Clock        ; no     ; --                   ; --               ; --                        ;
; MAX10_CLK2_50                                                                            ; PIN_P11            ; 17      ; Clock        ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; MAX10_CLK2_50                                                                            ; PIN_P11            ; 2       ; Clock        ; no     ; --                   ; --               ; --                        ;
; sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 19      ; Clock        ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; vpg:u_vpg|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]   ; PLL_4              ; 70      ; Clock        ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; vpg:u_vpg|vga_generator:u_vga_generator|Equal0~2                                         ; LCCOMB_X58_Y52_N12 ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; vpg:u_vpg|vga_generator:u_vga_generator|h_act_d                                          ; FF_X58_Y52_N1      ; 9       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                     ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; AUDIO_IF:u_AVG|lrclk                                                                     ; FF_X44_Y53_N3  ; 6       ; 1                                    ; Global Clock         ; GCLK12           ; --                        ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK                                          ; FF_X45_Y53_N11 ; 54      ; 9                                    ; Global Clock         ; GCLK13           ; --                        ;
; MAX10_CLK2_50                                                                            ; PIN_P11        ; 17      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1          ; 19      ; 4                                    ; Global Clock         ; GCLK19           ; --                        ;
; vpg:u_vpg|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]   ; PLL_4          ; 70      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
+------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 295 / 148,641 ( < 1 % ) ;
; C16 interconnects     ; 4 / 5,382 ( < 1 % )     ;
; C4 interconnects      ; 74 / 106,704 ( < 1 % )  ;
; Direct links          ; 112 / 148,641 ( < 1 % ) ;
; Global clocks         ; 5 / 20 ( 25 % )         ;
; Local interconnects   ; 234 / 49,760 ( < 1 % )  ;
; NSLEEPs               ; 0 / 500 ( 0 % )         ;
; R24 interconnects     ; 7 / 5,406 ( < 1 % )     ;
; R4 interconnects      ; 154 / 147,764 ( < 1 % ) ;
+-----------------------+-------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.32) ; Number of LABs  (Total = 28) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 1                            ;
; 8                                           ; 0                            ;
; 9                                           ; 2                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 2                            ;
; 13                                          ; 2                            ;
; 14                                          ; 1                            ;
; 15                                          ; 1                            ;
; 16                                          ; 14                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.14) ; Number of LABs  (Total = 28) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 22                           ;
; 1 Clock enable                     ; 6                            ;
; 1 Sync. clear                      ; 3                            ;
; 2 Clock enables                    ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 18.18) ; Number of LABs  (Total = 28) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 1                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 2                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 5                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 4                            ;
; 23                                           ; 1                            ;
; 24                                           ; 2                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 3                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.18) ; Number of LABs  (Total = 28) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 5                            ;
; 2                                               ; 3                            ;
; 3                                               ; 3                            ;
; 4                                               ; 4                            ;
; 5                                               ; 0                            ;
; 6                                               ; 1                            ;
; 7                                               ; 1                            ;
; 8                                               ; 2                            ;
; 9                                               ; 2                            ;
; 10                                              ; 0                            ;
; 11                                              ; 3                            ;
; 12                                              ; 1                            ;
; 13                                              ; 0                            ;
; 14                                              ; 1                            ;
; 15                                              ; 1                            ;
; 16                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 8.04) ; Number of LABs  (Total = 28) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 2                            ;
; 2                                           ; 3                            ;
; 3                                           ; 0                            ;
; 4                                           ; 3                            ;
; 5                                           ; 2                            ;
; 6                                           ; 4                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 1                            ;
; 11                                          ; 2                            ;
; 12                                          ; 1                            ;
; 13                                          ; 1                            ;
; 14                                          ; 2                            ;
; 15                                          ; 2                            ;
; 16                                          ; 0                            ;
; 17                                          ; 0                            ;
; 18                                          ; 0                            ;
; 19                                          ; 1                            ;
; 20                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000001    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 200          ; 200          ; 0            ; 0            ; 202       ; 200          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 85           ; 99           ; 0            ; 0            ; 96           ; 85           ; 0            ; 96           ; 0            ; 0            ; 85           ; 0            ; 202       ; 202       ; 202       ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 202          ; 2            ; 2            ; 202          ; 202          ; 0         ; 2            ; 202          ; 202          ; 202          ; 202          ; 202          ; 202          ; 117          ; 103          ; 202          ; 202          ; 106          ; 117          ; 202          ; 106          ; 202          ; 202          ; 117          ; 202          ; 0         ; 0         ; 0         ; 202          ; 202          ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; ADC_CLK_10         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LED[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_DIN_MFP1     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_DOUT_MFP2    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_MCLK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_MISO_MFP4    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_SCL_SS_n     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_SCLK_MFP3    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_SDA_MOSI     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_SPI_SELECT   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_DCLK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_NCSO         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_RESET_n      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_PD         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GSENSOR_ST         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[0]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[1]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[2]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[3]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[4]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[5]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[6]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[7]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[8]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[9]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[10]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[11]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[12]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[13]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[14]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[15]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[16]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[17]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[18]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[19]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[20]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[21]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[22]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_D[23]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_DE         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_HS         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LIGHT_I2C_SCL      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_COL            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_CRS            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_MDC            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_PCF_EN         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_RESET_n        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_RX_CLK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_RX_DV          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_RX_ER          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_RXD[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_RXD[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_RXD[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_RXD[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_TX_CLK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_TX_EN          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_TXD[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_TXD[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_TXD[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_TXD[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PMONITOR_ALERT     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PMONITOR_I2C_SCL   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RH_TEMP_DRDY_n     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RH_TEMP_I2C_SCL    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SD_CLK             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SD_CMD_DIR         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SD_D0_DIR          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SD_FB_CLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SD_SEL             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TEMP_CS_n          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TEMP_SC            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_CLKIN          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_CS             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DIR            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_FAULT_n        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_NXT            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_RESET_n        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_STP            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; BBB_PWR_BUT        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; BBB_SYS_RESET_n    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; CAP_SENSE_I2C_SCL  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; CAP_SENSE_I2C_SDA  ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_BCLK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_GPIO_MFP5    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_RESET_n      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; AUDIO_WCLK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_DATA[0]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_DATA[1]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_DATA[2]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; FLASH_DATA[3]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_MCLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LIGHT_I2C_SDA      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; LIGHT_INT          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; NET_MDIO           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; PMONITOR_I2C_SDA   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RH_TEMP_I2C_SDA    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SD_CMD             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SD_D123_DIR        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SD_DAT[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; TEMP_SIO           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; USB_DATA[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[4]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[5]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[6]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[7]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[8]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[9]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[10]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[11]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[12]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[13]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[14]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[15]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[16]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[17]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[18]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[19]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[20]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[21]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[22]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[23]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[24]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[25]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[26]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[27]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[28]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[29]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[30]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[31]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[32]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[33]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[34]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[35]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[36]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[37]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[38]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[39]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[40]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[41]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[42]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO0_D[43]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[2]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[3]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[4]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[5]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[6]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[7]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[8]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[9]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[10]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[11]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[12]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[13]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[14]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[15]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[16]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[17]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[18]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[19]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[20]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[21]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; GPIO1_D[22]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SCL       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_I2C_SDA       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_I2S[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_I2S[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_I2S[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_I2S[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_LRCLK         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_SCLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK2_50      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; MAX10_CLK1_50      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; HDMI_TX_INT        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; Off                    ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; Off                    ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; MAX10_CLK2_50   ; MAX10_CLK2_50        ; 4.4               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                            ;
+----------------------------------------------------+-------------------------------------------------+-------------------+
; Source Register                                    ; Destination Register                            ; Delay Added in ns ;
+----------------------------------------------------+-------------------------------------------------+-------------------+
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK    ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK ; 4.385             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[14] ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK ; 2.192             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[13] ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK ; 2.192             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[12] ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK ; 2.192             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[10] ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK ; 2.192             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[9]  ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK ; 2.192             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[8]  ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK ; 2.192             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[7]  ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK ; 2.192             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[6]  ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK ; 2.192             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[5]  ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK ; 2.192             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[4]  ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK ; 2.192             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[3]  ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK ; 2.192             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[2]  ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK ; 2.192             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[11] ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK ; 2.192             ;
; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CLK_DIV[15] ; I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK ; 2.192             ;
+----------------------------------------------------+-------------------------------------------------+-------------------+
Note: This table only shows the top 15 path(s) that have the largest delay added for hold.


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                                      ;
+----------------------+------------------------------------------------------------------------------------------------+
; Option               ; Usage                                                                                          ;
+----------------------+------------------------------------------------------------------------------------------------+
; Initialization file: ; /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/quartus.ini                                     ;
; dev_password0        ; d0070c637d8467d2d0641c29e9a8e6a984b8460f88985ca12233613224222356234175554555754551655555555405 ;
+----------------------+------------------------------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 10M50DAF484C6GES for design "HDMI_TX"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15536): Implemented PLL "vpg:u_vpg|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as MAX 10 PLL type, but with warnings File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/pll_altpll.v Line: 51
    Warning (15559): Can't achieve requested value multiplication of 297 for clock output vpg:u_vpg|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] of parameter multiplication factor -- achieved value of multiplication of 95 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/pll_altpll.v Line: 51
    Warning (15559): Can't achieve requested value division of 100 for clock output vpg:u_vpg|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] of parameter division factor -- achieved value of division of 32 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/pll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 95, clock division of 32, and phase shift of 0 degrees (0 ps) for vpg:u_vpg|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/pll_altpll.v Line: 51
Info (15535): Implemented PLL "sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" as MAX 10 PLL type File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/sys_pll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 96, clock division of 3125, and phase shift of 0 degrees (0 ps) for sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] port File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/sys_pll_altpll.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location H2
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location L4
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location M5
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 202 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'HDMI_TX.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node MAX10_CLK2_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 41
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_1) File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/sys_pll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node vpg:u_vpg|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4) File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/pll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK  File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/I2C_HDMI_Config.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_SCLK~1 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/I2C_Controller.v Line: 62
        Info (176357): Destination node I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK~0 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/I2C_HDMI_Config.v Line: 20
Info (176353): Automatically promoted node AUDIO_IF:u_AVG|lrclk  File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/AUDIO_IF.v Line: 76
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node HDMI_LRCLK~output File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 81
        Info (176357): Destination node AUDIO_IF:u_AVG|lrclk~0 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/AUDIO_IF.v Line: 76
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 45 total pin(s) used --  3 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 48 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 1.5V VCCIO pins. 22 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  56 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 1.8V VCCIO pins. 51 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has 1.2V VCCIO pins. 10 total pin(s) used --  26 pins available
Warning (15064): PLL "vpg:u_vpg|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "HDMI_TX_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/pll_altpll.v Line: 51
Warning (15064): PLL "sys_pll:u_sys_pll|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "HDMI_SCLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/sys_pll_altpll.v Line: 51
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "DDR3_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_BA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CK_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CK_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CLK_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQS_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_ODT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RAS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DDR3_WE_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_CS_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_INT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_SDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "G_SENSOR_SDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_CORE_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MC_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MC_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_n[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_n[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_n[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_n[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_LP_MD_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MC_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MD_p[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MD_p[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MD_p[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_MD_p[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_RESET_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "MIPI_WP" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.21 seconds.
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Warning (334000): Timing characteristics of device 10M50DAF484C6GES are preliminary
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 83 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin PMONITOR_ALERT uses I/O standard 3.3-V LVTTL at Y4 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 112
    Info (169178): Pin RH_TEMP_DRDY_n uses I/O standard 3.3-V LVTTL at AB9 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 117
    Info (169178): Pin BBB_PWR_BUT uses I/O standard 3.3-V LVTTL at U6 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 150
    Info (169178): Pin BBB_SYS_RESET_n uses I/O standard 3.3-V LVTTL at AA2 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 151
    Info (169178): Pin CAP_SENSE_I2C_SCL uses I/O standard 3.3-V LVTTL at AB2 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 50
    Info (169178): Pin CAP_SENSE_I2C_SDA uses I/O standard 3.3-V LVTTL at AB3 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 51
    Info (169178): Pin FLASH_DATA[0] uses I/O standard 3.3-V LVTTL at P12 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 68
    Info (169178): Pin FLASH_DATA[1] uses I/O standard 3.3-V LVTTL at V4 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 68
    Info (169178): Pin FLASH_DATA[2] uses I/O standard 3.3-V LVTTL at V5 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 68
    Info (169178): Pin FLASH_DATA[3] uses I/O standard 3.3-V LVTTL at P10 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 68
    Info (169178): Pin LIGHT_I2C_SDA uses I/O standard 3.3-V LVTTL at AA8 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 93
    Info (169178): Pin LIGHT_INT uses I/O standard 3.3-V LVTTL at AA9 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 94
    Info (169178): Pin PMONITOR_I2C_SDA uses I/O standard 3.3-V LVTTL at Y1 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 114
    Info (169178): Pin RH_TEMP_I2C_SDA uses I/O standard 3.3-V LVTTL at AA10 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 119
    Info (169178): Pin TEMP_SIO uses I/O standard 3.3-V LVTTL at Y2 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 137
    Info (169178): Pin GPIO0_D[0] uses I/O standard 3.3-V LVTTL at W18 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[1] uses I/O standard 3.3-V LVTTL at Y18 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[2] uses I/O standard 3.3-V LVTTL at Y19 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[3] uses I/O standard 3.3-V LVTTL at AA17 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[4] uses I/O standard 3.3-V LVTTL at AA20 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[5] uses I/O standard 3.3-V LVTTL at AA19 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[6] uses I/O standard 3.3-V LVTTL at AB21 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[7] uses I/O standard 3.3-V LVTTL at AB20 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[8] uses I/O standard 3.3-V LVTTL at AB19 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[9] uses I/O standard 3.3-V LVTTL at Y16 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[10] uses I/O standard 3.3-V LVTTL at V16 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[11] uses I/O standard 3.3-V LVTTL at AB18 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[12] uses I/O standard 3.3-V LVTTL at V15 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[13] uses I/O standard 3.3-V LVTTL at W17 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[14] uses I/O standard 3.3-V LVTTL at AB17 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[15] uses I/O standard 3.3-V LVTTL at AA16 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[16] uses I/O standard 3.3-V LVTTL at AB16 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[17] uses I/O standard 3.3-V LVTTL at W16 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[18] uses I/O standard 3.3-V LVTTL at AB15 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[19] uses I/O standard 3.3-V LVTTL at W15 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[20] uses I/O standard 3.3-V LVTTL at Y14 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[21] uses I/O standard 3.3-V LVTTL at AA15 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[22] uses I/O standard 3.3-V LVTTL at AB14 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[23] uses I/O standard 3.3-V LVTTL at AA14 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[24] uses I/O standard 3.3-V LVTTL at AB13 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[25] uses I/O standard 3.3-V LVTTL at AA13 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[26] uses I/O standard 3.3-V LVTTL at AB12 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[27] uses I/O standard 3.3-V LVTTL at AA12 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[28] uses I/O standard 3.3-V LVTTL at AB11 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[29] uses I/O standard 3.3-V LVTTL at AA11 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[30] uses I/O standard 3.3-V LVTTL at AB10 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[31] uses I/O standard 3.3-V LVTTL at Y13 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[32] uses I/O standard 3.3-V LVTTL at Y11 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[33] uses I/O standard 3.3-V LVTTL at W13 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[34] uses I/O standard 3.3-V LVTTL at W12 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[35] uses I/O standard 3.3-V LVTTL at W11 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[36] uses I/O standard 3.3-V LVTTL at V12 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[37] uses I/O standard 3.3-V LVTTL at V11 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[38] uses I/O standard 3.3-V LVTTL at V13 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[39] uses I/O standard 3.3-V LVTTL at V14 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[40] uses I/O standard 3.3-V LVTTL at Y17 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[41] uses I/O standard 3.3-V LVTTL at W14 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[42] uses I/O standard 3.3-V LVTTL at U15 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO0_D[43] uses I/O standard 3.3-V LVTTL at R13 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169178): Pin GPIO1_D[0] uses I/O standard 3.3-V LVTTL at Y5 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[1] uses I/O standard 3.3-V LVTTL at Y6 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[2] uses I/O standard 3.3-V LVTTL at W6 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[3] uses I/O standard 3.3-V LVTTL at W7 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[4] uses I/O standard 3.3-V LVTTL at W8 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[5] uses I/O standard 3.3-V LVTTL at V8 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[6] uses I/O standard 3.3-V LVTTL at AB8 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[7] uses I/O standard 3.3-V LVTTL at V7 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[8] uses I/O standard 3.3-V LVTTL at R11 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[9] uses I/O standard 3.3-V LVTTL at AB7 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[10] uses I/O standard 3.3-V LVTTL at AB6 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[11] uses I/O standard 3.3-V LVTTL at AA7 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[12] uses I/O standard 3.3-V LVTTL at AA6 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[13] uses I/O standard 3.3-V LVTTL at Y7 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[14] uses I/O standard 3.3-V LVTTL at V10 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[15] uses I/O standard 3.3-V LVTTL at U7 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[16] uses I/O standard 3.3-V LVTTL at W9 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[17] uses I/O standard 3.3-V LVTTL at W5 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[18] uses I/O standard 3.3-V LVTTL at R9 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[19] uses I/O standard 3.3-V LVTTL at W4 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[20] uses I/O standard 3.3-V LVTTL at P9 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[21] uses I/O standard 3.3-V LVTTL at V17 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin GPIO1_D[22] uses I/O standard 3.3-V LVTTL at W3 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169178): Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at P11 File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 41
Warning (169064): Following 105 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin CAP_SENSE_I2C_SCL has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 50
    Info (169065): Pin CAP_SENSE_I2C_SDA has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 51
    Info (169065): Pin AUDIO_BCLK has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 54
    Info (169065): Pin AUDIO_GPIO_MFP5 has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 57
    Info (169065): Pin AUDIO_RESET_n has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 60
    Info (169065): Pin AUDIO_WCLK has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 65
    Info (169065): Pin FLASH_DATA[0] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 68
    Info (169065): Pin FLASH_DATA[1] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 68
    Info (169065): Pin FLASH_DATA[2] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 68
    Info (169065): Pin FLASH_DATA[3] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 68
    Info (169065): Pin HDMI_MCLK has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 82
    Info (169065): Pin LIGHT_I2C_SDA has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 93
    Info (169065): Pin LIGHT_INT has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 94
    Info (169065): Pin NET_MDIO has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 100
    Info (169065): Pin PMONITOR_I2C_SDA has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 114
    Info (169065): Pin RH_TEMP_I2C_SDA has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 119
    Info (169065): Pin SD_CMD has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 123
    Info (169065): Pin SD_D123_DIR has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 126
    Info (169065): Pin SD_DAT[0] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 127
    Info (169065): Pin SD_DAT[1] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 127
    Info (169065): Pin SD_DAT[2] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 127
    Info (169065): Pin SD_DAT[3] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 127
    Info (169065): Pin TEMP_SIO has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 137
    Info (169065): Pin USB_DATA[0] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 142
    Info (169065): Pin USB_DATA[1] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 142
    Info (169065): Pin USB_DATA[2] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 142
    Info (169065): Pin USB_DATA[3] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 142
    Info (169065): Pin USB_DATA[4] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 142
    Info (169065): Pin USB_DATA[5] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 142
    Info (169065): Pin USB_DATA[6] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 142
    Info (169065): Pin USB_DATA[7] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 142
    Info (169065): Pin GPIO0_D[0] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[1] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[2] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[3] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[4] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[5] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[6] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[7] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[8] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[9] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[10] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[11] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[12] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[13] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[14] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[15] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[16] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[17] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[18] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[19] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[20] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[21] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[22] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[23] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[24] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[25] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[26] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[27] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[28] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[29] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[30] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[31] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[32] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[33] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[34] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[35] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[36] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[37] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[38] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[39] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[40] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[41] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[42] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO0_D[43] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 152
    Info (169065): Pin GPIO1_D[0] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[1] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[2] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[3] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[4] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[5] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[6] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[7] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[8] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[9] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[10] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[11] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[12] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[13] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[14] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[15] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[16] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[17] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[18] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[19] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[20] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[21] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin GPIO1_D[22] has a permanently disabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 154
    Info (169065): Pin HDMI_I2C_SCL has a permanently enabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 78
    Info (169065): Pin HDMI_I2S[0] has a permanently enabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 80
    Info (169065): Pin HDMI_I2S[1] has a permanently enabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 80
    Info (169065): Pin HDMI_I2S[2] has a permanently enabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 80
    Info (169065): Pin HDMI_I2S[3] has a permanently enabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 80
    Info (169065): Pin HDMI_LRCLK has a permanently enabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 81
    Info (169065): Pin HDMI_SCLK has a permanently enabled output enable File: /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v Line: 83
Info (144001): Generated suppressed messages file /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 91 warnings
    Info: Peak virtual memory: 1421 megabytes
    Info: Processing ended: Fri May  7 07:09:45 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:14


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.fit.smsg.


