
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 9 y = 9
Auto-sizing FPGA, try x = 18 y = 18
Auto-sizing FPGA, try x = 9 y = 9
Auto-sizing FPGA, try x = 13 y = 13
Auto-sizing FPGA, try x = 11 y = 11
Auto-sizing FPGA, try x = 10 y = 10
Auto-sizing FPGA, try x = 10 y = 10
FPGA auto-sized to, x = 11 y = 11

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      44	blocks of type .io
Architecture 44	blocks of type .io
Netlist      42	blocks of type .clb
Architecture 121	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 11 x 11 array of clbs.

Netlist num_nets:  76
Netlist num_blocks:  86
Netlist inputs pins:  34
Netlist output pins:  10

12 7 0
0 1 0
0 3 0
0 6 0
0 4 0
8 0 0
9 0 0
2 0 0
8 11 0
5 9 0
5 10 0
1 0 0
2 6 0
1 11 0
2 10 0
2 5 0
5 8 0
3 10 0
7 11 0
1 9 0
10 12 0
12 9 0
3 12 0
0 8 0
5 7 0
0 2 0
4 0 0
6 12 0
4 12 0
12 8 0
12 1 0
3 7 0
4 7 0
10 0 0
12 2 0
11 0 0
7 0 0
12 6 0
5 0 0
2 11 0
3 0 0
4 9 0
1 12 0
10 11 0
0 10 0
3 11 0
12 5 0
11 5 0
12 10 0
2 12 0
7 10 0
7 12 0
12 3 0
10 6 0
12 4 0
4 8 0
12 11 0
1 6 0
2 7 0
5 1 0
3 9 0
0 9 0
2 8 0
6 0 0
5 12 0
0 7 0
8 10 0
9 11 0
5 11 0
1 5 0
1 7 0
6 11 0
6 9 0
3 8 0
9 12 0
1 10 0
11 12 0
4 10 0
1 8 0
8 12 0
0 5 0
4 11 0
0 11 0
11 6 0
2 9 0
6 10 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 3.56305e-09.
T_crit: 3.56305e-09.
T_crit: 3.55927e-09.
T_crit: 3.56305e-09.
T_crit: 3.56305e-09.
T_crit: 3.56684e-09.
T_crit: 3.56432e-09.
T_crit: 3.56053e-09.
T_crit: 3.55927e-09.
T_crit: 3.55927e-09.
T_crit: 3.56312e-09.
T_crit: 3.57258e-09.
T_crit: 3.56432e-09.
T_crit: 3.66651e-09.
T_crit: 3.77935e-09.
T_crit: 3.7844e-09.
T_crit: 3.98165e-09.
T_crit: 4.5011e-09.
T_crit: 4.51441e-09.
T_crit: 4.60582e-09.
T_crit: 4.39198e-09.
T_crit: 4.47127e-09.
T_crit: 4.80433e-09.
T_crit: 4.51189e-09.
T_crit: 4.1992e-09.
T_crit: 5.23812e-09.
T_crit: 4.82331e-09.
T_crit: 5.13025e-09.
T_crit: 5.23238e-09.
T_crit: 4.81379e-09.
T_crit: 4.69281e-09.
T_crit: 4.69022e-09.
T_crit: 4.81505e-09.
T_crit: 5.13151e-09.
T_crit: 5.13151e-09.
T_crit: 5.13151e-09.
T_crit: 4.89693e-09.
T_crit: 5.02687e-09.
T_crit: 5.43096e-09.
T_crit: 5.72327e-09.
T_crit: 5.20003e-09.
T_crit: 5.00669e-09.
T_crit: 5.00669e-09.
T_crit: 6.28081e-09.
T_crit: 5.10995e-09.
T_crit: 5.10995e-09.
T_crit: 5.47495e-09.
T_crit: 5.39054e-09.
T_crit: 5.39054e-09.
T_crit: 5.39054e-09.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 3.56305e-09.
T_crit: 3.56305e-09.
T_crit: 3.56305e-09.
T_crit: 3.56305e-09.
T_crit: 3.56305e-09.
T_crit: 3.56305e-09.
T_crit: 3.56305e-09.
T_crit: 3.56305e-09.
T_crit: 3.56305e-09.
T_crit: 3.56305e-09.
T_crit: 3.56305e-09.
T_crit: 3.55927e-09.
T_crit: 3.55927e-09.
T_crit: 3.55927e-09.
T_crit: 3.55927e-09.
T_crit: 3.55927e-09.
T_crit: 3.55927e-09.
T_crit: 3.55927e-09.
T_crit: 3.56179e-09.
Successfully routed after 20 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 16 12
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 3.36392e-09.
T_crit: 3.36518e-09.
T_crit: 3.36518e-09.
T_crit: 3.36518e-09.
T_crit: 3.36518e-09.
T_crit: 3.36518e-09.
T_crit: 3.36518e-09.
T_crit: 3.36518e-09.
T_crit: 3.36518e-09.
T_crit: 3.36518e-09.
T_crit: 3.36518e-09.
T_crit: 3.36518e-09.
T_crit: 3.3677e-09.
T_crit: 3.3677e-09.
T_crit: 3.3677e-09.
T_crit: 3.3677e-09.
T_crit: 3.36518e-09.
T_crit: 3.46163e-09.
Successfully routed after 19 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 12 10
Warning (check_all_tracks_reach_pins):  track 8 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 9 does not 
	connect to any FB IPINs.
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 3.54596e-09.
T_crit: 3.54596e-09.
T_crit: 3.54596e-09.
T_crit: 3.54596e-09.
T_crit: 3.54596e-09.
T_crit: 3.54596e-09.
T_crit: 3.54596e-09.
T_crit: 3.54596e-09.
T_crit: 3.54596e-09.
T_crit: 3.54596e-09.
T_crit: 3.54596e-09.
T_crit: 3.54596e-09.
T_crit: 3.65187e-09.
T_crit: 3.63283e-09.
T_crit: 3.97667e-09.
T_crit: 3.8536e-09.
T_crit: 3.87769e-09.
T_crit: 3.86502e-09.
T_crit: 3.87076e-09.
T_crit: 4.18337e-09.
T_crit: 4.19542e-09.
T_crit: 4.07494e-09.
T_crit: 4.79052e-09.
T_crit: 4.22513e-09.
T_crit: 4.39841e-09.
T_crit: 4.38315e-09.
T_crit: 4.0762e-09.
T_crit: 4.27724e-09.
T_crit: 4.27724e-09.
T_crit: 4.26898e-09.
T_crit: 4.28298e-09.
T_crit: 4.47582e-09.
T_crit: 4.47582e-09.
T_crit: 4.39393e-09.
T_crit: 4.39267e-09.
T_crit: 4.96412e-09.
T_crit: 4.96412e-09.
T_crit: 4.96412e-09.
T_crit: 4.75734e-09.
Successfully routed after 40 routing iterations.
Completed net delay value cross check successfully.
Warning (check_all_tracks_reach_pins):  track 8 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 9 does not 
	connect to any FB IPINs.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -15829676
Best routing used a channel width factor of 10.


Average number of bends per net: 5.05263  Maximum # of bends: 24


The number of routed nets (nonglobal): 76
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 1207   Average net length: 15.8816
	Maximum net length: 60

Wirelength results in terms of physical segments:
	Total wiring segments used: 645   Av. wire segments per net: 8.48684
	Maximum segments used by a net: 33


X - Directed channels:

j	max occ	av_occ		capacity
0	4	2.27273  	10
1	1	0.272727 	10
2	2	0.818182 	10
3	6	1.27273  	10
4	8	3.63636  	10
5	8	3.90909  	10
6	10	5.63636  	10
7	10	5.54545  	10
8	10	6.45455  	10
9	10	7.72727  	10
10	10	8.09091  	10
11	10	7.54545  	10

Y - Directed channels:

i	max occ	av_occ		capacity
0	10	7.36364  	10
1	10	7.27273  	10
2	9	5.63636  	10
3	10	6.72727  	10
4	9	6.00000  	10
5	10	6.36364  	10
6	9	4.72727  	10
7	7	2.81818  	10
8	7	2.45455  	10
9	5	1.63636  	10
10	5	2.45455  	10
11	5	3.09091  	10

Total Tracks in X-direction: 120  in Y-direction: 120

Logic Area (in minimum width transistor areas):
Total Logic Area: 3.63e+06  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 147079.  Per logic tile: 1215.53

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.448

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.448

Critical Path: 4.75734e-09 (s)

Time elapsed (PLACE&ROUTE): 513.339000 ms


Time elapsed (Fernando): 513.351000 ms

