// Seed: 225253452
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input supply0 id_2,
    output wire id_3,
    output uwire id_4
);
  wire id_6;
  assign id_0 = 1;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1,
    input  wand id_2,
    output wand id_3,
    input  tri  id_4,
    output wor  id_5,
    output tri0 id_6,
    input  tri0 id_7,
    output tri1 id_8,
    input  wand id_9
);
  assign id_1 = id_7 && id_9;
  wire id_11, id_12;
  module_0(
      id_5, id_4, id_9, id_5, id_6
  );
endmodule
