Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2_sdx (lin64) Build 1972098 Wed Aug 23 11:34:38 MDT 2017
| Date         : Fri Dec  1 14:43:06 2017
| Host         : aerotennaKS running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ocpoc_top_timing_summary_routed.rpt -rpx ocpoc_top_timing_summary_routed.rpx
| Design       : ocpoc_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.100        0.000                      0                18244        0.021        0.000                      0                18090        4.020        0.000                       0                  7790  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.100        0.000                      0                12328        0.021        0.000                      0                12328        4.020        0.000                       0                  5448  
clk_fpga_1          8.760        0.000                      0                 5761        0.028        0.000                      0                 5761        9.020        0.000                       0                  2342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0         18.430        0.000                      0                   68                                                                        
clk_fpga_0    clk_fpga_1         38.430        0.000                      0                   86                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_1         clk_fpga_1              12.685        0.000                      0                    1        2.312        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.397ns  (logic 1.450ns (17.267%)  route 6.947ns (82.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=78, routed)          6.947    11.470    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[1]
    SLICE_X29Y77         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.475    12.667    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X29Y77         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[6]/C
                         clock pessimism              0.116    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X29Y77         FDRE (Setup_fdre_C_D)       -0.058    12.571    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.426ns  (logic 1.450ns (17.209%)  route 6.976ns (82.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns = ( 12.664 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=78, routed)          6.976    11.499    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/s_axi_wdata[1]
    SLICE_X28Y75         SRL16E                                       r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.472    12.664    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/s_axi_aclk
    SLICE_X28Y75         SRL16E                                       r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
                         clock pessimism              0.116    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X28Y75         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    12.607    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/d_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.357ns  (logic 1.450ns (17.350%)  route 6.907ns (82.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=78, routed)          6.907    11.430    armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/s_axi_wdata[3]
    SLICE_X34Y59         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/d_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.488    12.680    armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X34Y59         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/d_d_reg[3]/C
                         clock pessimism              0.116    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X34Y59         FDRE (Setup_fdre_C_D)       -0.031    12.611    armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/d_d_reg[3]
  -------------------------------------------------------------------
                         required time                         12.611    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.276ns  (logic 1.450ns (17.520%)  route 6.826ns (82.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=78, routed)          6.826    11.349    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[1]
    SLICE_X31Y77         FDSE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.475    12.667    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X31Y77         FDSE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_reg[1]/C
                         clock pessimism              0.116    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X31Y77         FDSE (Setup_fdse_C_D)       -0.095    12.534    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                         -11.349    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_uart16550_2/U0/XUART_I_1/UART16550_I_1/d_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.282ns  (logic 1.450ns (17.507%)  route 6.832ns (82.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.680 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=65, routed)          6.832    11.355    armps_wrapper_i/armps_i/axi_uart16550_2/U0/XUART_I_1/UART16550_I_1/s_axi_wdata[7]
    SLICE_X33Y90         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_2/U0/XUART_I_1/UART16550_I_1/d_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.488    12.680    armps_wrapper_i/armps_i/axi_uart16550_2/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X33Y90         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_2/U0/XUART_I_1/UART16550_I_1/d_d_reg[7]/C
                         clock pessimism              0.116    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X33Y90         FDRE (Setup_fdre_C_D)       -0.067    12.575    armps_wrapper_i/armps_i/axi_uart16550_2/U0/XUART_I_1/UART16550_I_1/d_d_reg[7]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.250ns  (logic 1.450ns (17.576%)  route 6.800ns (82.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=65, routed)          6.800    11.323    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[5]
    SLICE_X32Y73         FDSE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.475    12.667    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X32Y73         FDSE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_reg[5]/C
                         clock pessimism              0.116    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X32Y73         FDSE (Setup_fdse_C_D)       -0.045    12.584    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                         -11.323    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/d_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 1.450ns (17.585%)  route 6.795ns (82.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=65, routed)          6.795    11.318    armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/s_axi_wdata[4]
    SLICE_X34Y54         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/d_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.490    12.682    armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X34Y54         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/d_d_reg[4]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X34Y54         FDRE (Setup_fdre_C_D)       -0.028    12.616    armps_wrapper_i/armps_i/axi_uart16550_6/U0/XUART_I_1/UART16550_I_1/d_d_reg[4]
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                         -11.318    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 1.450ns (17.704%)  route 6.740ns (82.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=78, routed)          6.740    11.263    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_wdata[1]
    SLICE_X28Y70         FDSE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.478    12.670    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X28Y70         FDSE                                         r  armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[1]/C
                         clock pessimism              0.116    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X28Y70         FDSE (Setup_fdse_C_D)       -0.045    12.587    armps_wrapper_i/armps_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.239ns  (logic 1.450ns (17.598%)  route 6.789ns (82.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=65, routed)          6.789    11.312    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_in[4]
    SLICE_X32Y43         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.500    12.692    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_clk
    SLICE_X32Y43         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[4]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)       -0.031    12.637    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.226ns  (logic 1.574ns (19.134%)  route 6.652ns (80.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.765     3.073    armps_wrapper_i/armps_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=78, routed)          6.652    11.175    armps_wrapper_i/armps_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_wdata[1]
    SLICE_X21Y76         LUT5 (Prop_lut5_I4_O)        0.124    11.299 r  armps_wrapper_i/armps_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.299    armps_wrapper_i/armps_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0
    SLICE_X21Y76         FDRE                                         r  armps_wrapper_i/armps_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        1.474    12.666    armps_wrapper_i/armps_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X21Y76         FDRE                                         r  armps_wrapper_i/armps_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/C
                         clock pessimism              0.116    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X21Y76         FDRE (Setup_fdre_C_D)        0.029    12.657    armps_wrapper_i/armps_i/xadc_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -11.299    
  -------------------------------------------------------------------
                         slack                                  1.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/dtc_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.246ns (60.113%)  route 0.163ns (39.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.564     0.905    armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/BITCNT/s_axi_aclk
    SLICE_X34Y49         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int_reg[1]/Q
                         net (fo=5, routed)           0.163     1.216    armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/BITCNT/bit_cnt[2]
    SLICE_X34Y50         LUT6 (Prop_lut6_I0_O)        0.098     1.314 r  armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/BITCNT/dtc_i_i_1/O
                         net (fo=1, routed)           0.000     1.314    armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/BITCNT_n_2
    SLICE_X34Y50         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/dtc_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.832     1.202    armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X34Y50         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/dtc_i_reg/C
                         clock pessimism             -0.029     1.173    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.120     1.293    armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/dtc_i_reg
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/Dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.948%)  route 0.241ns (63.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.556     0.897    armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X23Y88         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/Dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y88         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/Dout_reg[4]/Q
                         net (fo=1, routed)           0.241     1.278    armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[4]
    SLICE_X21Y82         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.821     1.191    armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y82         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X21Y82         FDRE (Hold_fdre_C_D)         0.070     1.227    armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0/SEQ/bsr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.418%)  route 0.232ns (52.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.561     0.902    armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X20Y49         FDRE                                         r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=6, routed)           0.232     1.297    armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt[3]
    SLICE_X20Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.342 r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0/SEQ/bsr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.342    armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0/SEQ/p_5_out[0]
    SLICE_X20Y50         FDRE                                         r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0/SEQ/bsr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.830     1.200    armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X20Y50         FDRE                                         r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0/SEQ/bsr_dec_reg[0]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.120     1.291    armps_wrapper_i/armps_i/rst_processing_system7_0_50M/U0/SEQ/bsr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/txer_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.663%)  route 0.254ns (64.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.549     0.890    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X19Y73         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/txer_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y73         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/txer_edge_reg/Q
                         net (fo=2, routed)           0.254     1.285    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/al_i_reg[3]
    SLICE_X23Y67         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.819     1.189    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X23Y67         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X23Y67         FDRE (Hold_fdre_C_D)         0.075     1.230    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/src_send_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.721%)  route 0.229ns (58.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.558     0.899    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/out
    SLICE_X20Y53         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/src_send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y53         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/src_send_reg/Q
                         net (fo=2, routed)           0.229     1.292    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_send
    SLICE_X22Y50         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.828     1.198    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_clk
    SLICE_X22Y50         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.070     1.234    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_sendd_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.556     0.897    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X13Y69         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.116     1.154    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X12Y68         SRL16E                                       r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.824     1.194    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X12Y68         SRL16E                                       r  armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.282     0.912    
    SLICE_X12Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.095    armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.658%)  route 0.252ns (66.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.560     0.901    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X22Y44         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.252     1.281    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X16Y41         SRLC32E                                      r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.830     1.200    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y41         SRLC32E                                      r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.034     1.166    
    SLICE_X16Y41         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     1.221    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.020%)  route 0.299ns (67.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.561     0.902    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X19Y55         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.299     1.342    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X16Y46         SRLC32E                                      r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.831     1.201    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X16Y46         SRLC32E                                      r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.281    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.438%)  route 0.251ns (54.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.591     0.932    armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/s_axi_aclk
    SLICE_X38Y49         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.096 r  armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct_reg[3]/Q
                         net (fo=4, routed)           0.251     1.346    armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct_reg__0[3]
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.391 r  armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct[5]_i_1/O
                         net (fo=1, routed)           0.000     1.391    armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/p_0_in__0[5]
    SLICE_X38Y50         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.859     1.229    armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/s_axi_aclk
    SLICE_X38Y50         FDRE                                         r  armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct_reg[5]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.121     1.321    armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/GEN_INERTIAL.debounce_ct_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.282%)  route 0.237ns (62.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.556     0.897    armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X22Y88         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y88         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/Dout_reg[0]/Q
                         net (fo=1, routed)           0.237     1.275    armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X21Y82         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5448, routed)        0.821     1.191    armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X21Y82         FDRE                                         r  armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X21Y82         FDRE (Hold_fdre_C_D)         0.046     1.203    armps_wrapper_i/armps_i/axi_uart16550_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK   n/a            4.000         10.000      6.000      XADC_X0Y0      armps_wrapper_i/armps_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X22Y54   armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X23Y54   armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X23Y54   armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int_reg[9]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y52   armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/aas_i_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y52   armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/abgc_i_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y51   armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/al_i_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y51   armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/al_prevent_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y50   armps_wrapper_i/armps_i/axi_iic_2/U0/X_IIC/IIC_CONTROL_I/arb_lost_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y71   armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y71   armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y70   armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y70   armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y70   armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y70   armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y70   armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y70   armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y70   armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y70   armps_wrapper_i/armps_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y47    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X24Y93   armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X24Y93   armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X24Y93   armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X24Y93   armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X24Y93   armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X24Y93   armps_wrapper_i/armps_i/axi_uart16550_1/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 0.580ns (5.486%)  route 9.993ns (94.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.673     2.981    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y45         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=128, routed)         8.481    11.918    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/p_0_in[2]
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124    12.042 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31[7]_i_1/O
                         net (fo=8, routed)           1.511    13.554    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0
    SLICE_X19Y7          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.499    22.691    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y7          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[2]/C
                         clock pessimism              0.130    22.821    
                         clock uncertainty           -0.302    22.519    
    SLICE_X19Y7          FDRE (Setup_fdre_C_CE)      -0.205    22.314    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[2]
  -------------------------------------------------------------------
                         required time                         22.314    
                         arrival time                         -13.554    
  -------------------------------------------------------------------
                         slack                                  8.760    

Slack (MET) :             8.760ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.573ns  (logic 0.580ns (5.486%)  route 9.993ns (94.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.673     2.981    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y45         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=128, routed)         8.481    11.918    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/p_0_in[2]
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124    12.042 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31[7]_i_1/O
                         net (fo=8, routed)           1.511    13.554    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0
    SLICE_X19Y7          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.499    22.691    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y7          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[5]/C
                         clock pessimism              0.130    22.821    
                         clock uncertainty           -0.302    22.519    
    SLICE_X19Y7          FDRE (Setup_fdre_C_CE)      -0.205    22.314    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[5]
  -------------------------------------------------------------------
                         required time                         22.314    
                         arrival time                         -13.554    
  -------------------------------------------------------------------
                         slack                                  8.760    

Slack (MET) :             9.034ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.397ns  (logic 0.580ns (5.579%)  route 9.817ns (94.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.673     2.981    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y45         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=128, routed)         8.467    11.904    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/p_0_in[2]
    SLICE_X19Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.028 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20[15]_i_1/O
                         net (fo=8, routed)           1.350    13.378    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0
    SLICE_X26Y11         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.496    22.688    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y11         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20_reg[11]/C
                         clock pessimism              0.230    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X26Y11         FDRE (Setup_fdre_C_CE)      -0.205    22.412    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20_reg[11]
  -------------------------------------------------------------------
                         required time                         22.412    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                  9.034    

Slack (MET) :             9.034ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.397ns  (logic 0.580ns (5.579%)  route 9.817ns (94.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.673     2.981    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y45         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=128, routed)         8.467    11.904    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/p_0_in[2]
    SLICE_X19Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.028 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20[15]_i_1/O
                         net (fo=8, routed)           1.350    13.378    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0
    SLICE_X26Y11         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.496    22.688    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y11         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20_reg[8]/C
                         clock pessimism              0.230    22.919    
                         clock uncertainty           -0.302    22.617    
    SLICE_X26Y11         FDRE (Setup_fdre_C_CE)      -0.205    22.412    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20_reg[8]
  -------------------------------------------------------------------
                         required time                         22.412    
                         arrival time                         -13.378    
  -------------------------------------------------------------------
                         slack                                  9.034    

Slack (MET) :             9.043ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg16_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.423ns  (logic 0.580ns (5.565%)  route 9.843ns (94.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.673     2.981    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y45         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=128, routed)         8.462    11.899    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/p_0_in[2]
    SLICE_X19Y12         LUT6 (Prop_lut6_I5_O)        0.124    12.023 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg16[15]_i_1/O
                         net (fo=8, routed)           1.381    13.404    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0
    SLICE_X28Y12         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg16_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.495    22.688    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y12         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg16_reg[14]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X28Y12         FDRE (Setup_fdre_C_CE)      -0.169    22.447    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg16_reg[14]
  -------------------------------------------------------------------
                         required time                         22.447    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                  9.043    

Slack (MET) :             9.136ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.294ns  (logic 0.580ns (5.634%)  route 9.714ns (94.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.673     2.981    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y45         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=128, routed)         8.617    12.054    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/p_0_in[2]
    SLICE_X20Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.178 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19[15]_i_1/O
                         net (fo=8, routed)           1.097    13.275    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0
    SLICE_X26Y12         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.495    22.688    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y12         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19_reg[10]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X26Y12         FDRE (Setup_fdre_C_CE)      -0.205    22.411    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19_reg[10]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -13.275    
  -------------------------------------------------------------------
                         slack                                  9.136    

Slack (MET) :             9.136ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.294ns  (logic 0.580ns (5.634%)  route 9.714ns (94.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.673     2.981    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y45         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=128, routed)         8.617    12.054    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/p_0_in[2]
    SLICE_X20Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.178 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19[15]_i_1/O
                         net (fo=8, routed)           1.097    13.275    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0
    SLICE_X26Y12         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.495    22.688    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y12         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19_reg[13]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X26Y12         FDRE (Setup_fdre_C_CE)      -0.205    22.411    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19_reg[13]
  -------------------------------------------------------------------
                         required time                         22.411    
                         arrival time                         -13.275    
  -------------------------------------------------------------------
                         slack                                  9.136    

Slack (MET) :             9.199ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.134ns  (logic 0.580ns (5.723%)  route 9.554ns (94.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.673     2.981    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y45         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=128, routed)         8.481    11.918    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/p_0_in[2]
    SLICE_X13Y8          LUT6 (Prop_lut6_I5_O)        0.124    12.042 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31[7]_i_1/O
                         net (fo=8, routed)           1.072    13.115    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0
    SLICE_X21Y7          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.498    22.691    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y7          FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[0]/C
                         clock pessimism              0.130    22.820    
                         clock uncertainty           -0.302    22.518    
    SLICE_X21Y7          FDRE (Setup_fdre_C_CE)      -0.205    22.313    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg31_reg[0]
  -------------------------------------------------------------------
                         required time                         22.313    
                         arrival time                         -13.115    
  -------------------------------------------------------------------
                         slack                                  9.199    

Slack (MET) :             9.255ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.208ns  (logic 0.580ns (5.682%)  route 9.628ns (94.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 22.684 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.673     2.981    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y45         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.456     3.437 f  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=128, routed)         8.617    12.054    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/p_0_in[2]
    SLICE_X20Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.178 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19[15]_i_1/O
                         net (fo=8, routed)           1.011    13.189    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0
    SLICE_X24Y11         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.492    22.684    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y11         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19_reg[8]/C
                         clock pessimism              0.230    22.915    
                         clock uncertainty           -0.302    22.613    
    SLICE_X24Y11         FDRE (Setup_fdre_C_CE)      -0.169    22.444    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg19_reg[8]
  -------------------------------------------------------------------
                         required time                         22.444    
                         arrival time                         -13.189    
  -------------------------------------------------------------------
                         slack                                  9.255    

Slack (MET) :             9.322ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        10.107ns  (logic 0.580ns (5.739%)  route 9.527ns (94.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.673     2.981    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y45         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.456     3.437 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/Q
                         net (fo=128, routed)         8.467    11.904    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/p_0_in[2]
    SLICE_X19Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.028 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20[15]_i_1/O
                         net (fo=8, routed)           1.060    13.088    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0
    SLICE_X26Y13         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.494    22.687    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y13         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20_reg[12]/C
                         clock pessimism              0.230    22.917    
                         clock uncertainty           -0.302    22.615    
    SLICE_X26Y13         FDRE (Setup_fdre_C_CE)      -0.205    22.410    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg20_reg[12]
  -------------------------------------------------------------------
                         required time                         22.410    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  9.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DI[30]
                            (rising edge-triggered cell FIFO18E1 clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.728%)  route 0.220ns (57.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.564     0.905    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X6Y54          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[30]/Q
                         net (fo=1, routed)           0.220     1.288    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/DI[30]
    RAMB18_X0Y20         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/DI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.876     1.246    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y20         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/WRCLK
                         clock pessimism             -0.282     0.964    
    RAMB18_X0Y20         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[30])
                                                      0.296     1.260    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/slv_reg1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.867%)  route 0.182ns (55.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.567     0.908    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_clk
    SLICE_X12Y49         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.148     1.056 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[24]/Q
                         net (fo=3, routed)           0.182     1.237    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/s00_axi_wdata[24]
    SLICE_X11Y50         FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/slv_reg1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.834     1.204    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.017     1.192    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.273%)  route 0.224ns (57.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.565     0.906    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y50         FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.224     1.294    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_in[21]
    SLICE_X17Y49         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.832     1.202    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X17Y49         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[21]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X17Y49         FDRE (Hold_fdre_C_D)         0.070     1.243    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.391ns (85.372%)  route 0.067ns (14.628%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.567     0.908    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X7Y49          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]/Q
                         net (fo=2, routed)           0.066     1.115    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.312 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.312    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[12]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.365 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.365    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[16]_i_1_n_7
    SLICE_X6Y50          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.834     1.204    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[13]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.309    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.404ns (85.776%)  route 0.067ns (14.224%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.567     0.908    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X7Y49          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]/Q
                         net (fo=2, routed)           0.066     1.115    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.312 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.312    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[12]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.378 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.378    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[16]_i_1_n_5
    SLICE_X6Y50          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.834     1.204    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[15]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.309    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/src_send_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_sendd_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.559%)  route 0.279ns (66.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.561     0.902    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/out
    SLICE_X23Y48         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/src_send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/src_send_reg/Q
                         net (fo=2, routed)           0.279     1.322    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_send
    SLICE_X19Y54         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_sendd_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.830     1.200    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_clk
    SLICE_X19Y54         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_sendd_ff_reg/C
                         clock pessimism             -0.029     1.171    
    SLICE_X19Y54         FDRE (Hold_fdre_C_D)         0.066     1.237    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_sendd_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst7/period_prev_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.139%)  route 0.260ns (64.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.553     0.894    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y31         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg14_reg[1]/Q
                         net (fo=5, routed)           0.260     1.295    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst7/D[1]
    SLICE_X17Y34         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst7/period_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.825     1.195    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst7/s00_axi_aclk
    SLICE_X17Y34         FDRE                                         r  armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst7/period_prev_reg[1]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X17Y34         FDRE (Hold_fdre_C_D)         0.047     1.208    armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/pwm_inst7/period_prev_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.427ns (86.438%)  route 0.067ns (13.562%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.567     0.908    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X7Y49          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]/Q
                         net (fo=2, routed)           0.066     1.115    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.312 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.312    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[12]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.401 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.401    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[16]_i_1_n_6
    SLICE_X6Y50          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.834     1.204    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[14]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.309    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.429ns (86.493%)  route 0.067ns (13.507%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.567     0.908    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X7Y49          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]/Q
                         net (fo=2, routed)           0.066     1.115    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.312 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.312    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[12]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.403 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.403    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[16]_i_1_n_4
    SLICE_X6Y50          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.834     1.204    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X6Y50          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[16]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.309    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.431ns (86.547%)  route 0.067ns (13.453%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.567     0.908    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X7Y49          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]/Q
                         net (fo=2, routed)           0.066     1.115    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/tick_counter_reg[10]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.312 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.312    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[12]_i_1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.352 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.352    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[16]_i_1_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.405 r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.405    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[20]_i_1_n_7
    SLICE_X6Y51          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.834     1.204    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/s00_axi_aclk
    SLICE_X6Y51          FDRE                                         r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[17]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.134     1.309    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/pulse_timer_inst/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y20   armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y20   armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X26Y40   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X26Y40   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X26Y40   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X26Y40   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X26Y43   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X23Y40   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C          n/a            1.000         20.000      19.000     SLICE_X23Y40   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X0Y17    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X0Y17    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X26Y40   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X26Y40   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X26Y40   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X26Y40   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X26Y43   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X25Y46   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_arready_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X27Y45   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X26Y45   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X0Y17    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.980         10.000      9.020      SLICE_X0Y17    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X26Y43   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X27Y45   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X26Y45   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X26Y45   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X26Y45   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[5]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X26Y45   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X21Y24   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg1_reg[16]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         10.000      9.500      SLICE_X21Y24   armps_wrapper_i/armps_i/AXI_OcPoC_PWM_Controller_0/inst/AXI_OcPoC_PWM_Controller_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       18.430ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.430ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.489ns  (logic 0.518ns (34.798%)  route 0.971ns (65.202%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53                                       0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[12]/C
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[12]/Q
                         net (fo=1, routed)           0.971     1.489    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[12]
    SLICE_X19Y50         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X19Y50         FDRE (Setup_fdre_C_D)       -0.081    19.919    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         19.919    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                 18.430    

Slack (MET) :             18.475ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.420ns  (logic 0.456ns (32.120%)  route 0.964ns (67.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[10]/C
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.964     1.420    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[10]
    SLICE_X19Y50         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X19Y50         FDRE (Setup_fdre_C_D)       -0.105    19.895    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         19.895    
                         arrival time                          -1.420    
  -------------------------------------------------------------------
                         slack                                 18.475    

Slack (MET) :             18.508ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.411ns  (logic 0.518ns (36.709%)  route 0.893ns (63.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53                                       0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.893     1.411    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[14]
    SLICE_X14Y53         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X14Y53         FDRE (Setup_fdre_C_D)       -0.081    19.919    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         19.919    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 18.508    

Slack (MET) :             18.593ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.139ns  (logic 0.419ns (36.789%)  route 0.720ns (63.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.720     1.139    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[17]
    SLICE_X19Y47         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X19Y47         FDRE (Setup_fdre_C_D)       -0.268    19.732    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                 18.593    

Slack (MET) :             18.617ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.290ns  (logic 0.518ns (40.169%)  route 0.772ns (59.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[10]/C
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.772     1.290    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[10]
    SLICE_X19Y47         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X19Y47         FDRE (Setup_fdre_C_D)       -0.093    19.907    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.290    
  -------------------------------------------------------------------
                         slack                                 18.617    

Slack (MET) :             18.623ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.191ns  (logic 0.419ns (35.193%)  route 0.772ns (64.807%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.772     1.191    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[7]
    SLICE_X20Y46         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X20Y46         FDRE (Setup_fdre_C_D)       -0.186    19.814    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         19.814    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                 18.623    

Slack (MET) :             18.649ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.095ns  (logic 0.419ns (38.270%)  route 0.676ns (61.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=2, routed)           0.676     1.095    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/src_hsdata_ff[1]
    SLICE_X17Y57         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X17Y57         FDRE (Setup_fdre_C_D)       -0.256    19.744    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         19.744    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                 18.649    

Slack (MET) :             18.660ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.947%)  route 0.610ns (56.053%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[27]/C
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.610     1.088    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[27]
    SLICE_X18Y48         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X18Y48         FDRE (Setup_fdre_C_D)       -0.252    19.748    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         19.748    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 18.660    

Slack (MET) :             18.681ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.226ns  (logic 0.456ns (37.195%)  route 0.770ns (62.805%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[25]/C
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[25]/Q
                         net (fo=1, routed)           0.770     1.226    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[25]
    SLICE_X22Y42         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X22Y42         FDRE (Setup_fdre_C_D)       -0.093    19.907    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[25]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                 18.681    

Slack (MET) :             18.692ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.106ns  (logic 0.419ns (37.876%)  route 0.687ns (62.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.687     1.106    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[5]
    SLICE_X20Y46         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X20Y46         FDRE (Setup_fdre_C_D)       -0.202    19.798    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         19.798    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 18.692    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       38.430ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.430ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.465ns  (logic 0.456ns (31.133%)  route 1.009ns (68.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           1.009     1.465    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[17]
    SLICE_X18Y39         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X18Y39         FDRE (Setup_fdre_C_D)       -0.105    39.895    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         39.895    
                         arrival time                          -1.465    
  -------------------------------------------------------------------
                         slack                                 38.430    

Slack (MET) :             38.480ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.411ns  (logic 0.456ns (32.328%)  route 0.955ns (67.672%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[0]/C
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.955     1.411    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[0]
    SLICE_X13Y37         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X13Y37         FDRE (Setup_fdre_C_D)       -0.109    39.891    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         39.891    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 38.480    

Slack (MET) :             38.506ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.449ns  (logic 0.518ns (35.744%)  route 0.931ns (64.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.931     1.449    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[14]
    SLICE_X12Y39         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X12Y39         FDRE (Setup_fdre_C_D)       -0.045    39.955    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         39.955    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                 38.506    

Slack (MET) :             38.526ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.196%)  route 0.960ns (67.804%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[16]/C
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[16]/Q
                         net (fo=1, routed)           0.960     1.416    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[16]
    SLICE_X12Y53         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)       -0.058    39.942    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[16]
  -------------------------------------------------------------------
                         required time                         39.942    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                 38.526    

Slack (MET) :             38.556ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.210ns  (logic 0.419ns (34.619%)  route 0.791ns (65.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55                                       0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X5Y55          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.791     1.210    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[9]
    SLICE_X5Y54          FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X5Y54          FDRE (Setup_fdre_C_D)       -0.234    39.766    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         39.766    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                 38.556    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.158ns  (logic 0.419ns (36.181%)  route 0.739ns (63.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[27]/C
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.739     1.158    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[27]
    SLICE_X13Y50         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)       -0.266    39.734    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                         39.734    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                 38.576    

Slack (MET) :             38.595ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.174ns  (logic 0.419ns (35.680%)  route 0.755ns (64.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[22]/C
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.755     1.174    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[22]
    SLICE_X13Y39         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X13Y39         FDRE (Setup_fdre_C_D)       -0.231    39.769    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         39.769    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                 38.595    

Slack (MET) :             38.660ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.662%)  route 0.665ns (61.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[18]/C
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[18]/Q
                         net (fo=1, routed)           0.665     1.084    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[18]
    SLICE_X13Y39         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X13Y39         FDRE (Setup_fdre_C_D)       -0.256    39.744    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         39.744    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                 38.660    

Slack (MET) :             38.661ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.276ns  (logic 0.456ns (35.732%)  route 0.820ns (64.268%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[20]/C
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.820     1.276    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[20]
    SLICE_X12Y53         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)       -0.063    39.937    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m14_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         39.937    
                         arrival time                          -1.276    
  -------------------------------------------------------------------
                         slack                                 38.661    

Slack (MET) :             38.670ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.097ns  (logic 0.419ns (38.181%)  route 0.678ns (61.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41                                      0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.678     1.097    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[21]
    SLICE_X13Y39         FDRE                                         r  armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X13Y39         FDRE (Setup_fdre_C_D)       -0.233    39.767    armps_wrapper_i/armps_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         39.767    
                         arrival time                          -1.097    
  -------------------------------------------------------------------
                         slack                                 38.670    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       12.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.685ns  (required time - arrival time)
  Source:                 armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.460ns  (logic 0.456ns (10.225%)  route 4.004ns (89.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 22.730 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.723     3.031    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/slowest_sync_clk
    SLICE_X2Y14          FDRE                                         r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          4.004     7.491    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/s00_axi_aresetn
    RAMB18_X0Y20         FIFO18E1                                     f  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    21.101    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        1.538    22.730    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y20         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RDCLK
                         clock pessimism              0.116    22.846    
                         clock uncertainty           -0.302    22.544    
    RAMB18_X0Y20         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    20.176    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         20.176    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                 12.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.312ns  (arrival time - required time)
  Source:                 armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.141ns (6.985%)  route 1.878ns (93.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.581     0.922    armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/slowest_sync_clk
    SLICE_X2Y14          FDRE                                         r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  armps_wrapper_i/armps_i/rst_processing_system7_0_50M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          1.878     2.940    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/s00_axi_aresetn
    RAMB18_X0Y20         FIFO18E1                                     f  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  armps_wrapper_i/armps_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    armps_wrapper_i/armps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  armps_wrapper_i/armps_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2341, routed)        0.876     1.246    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/s00_axi_aclk
    RAMB18_X0Y20         FIFO18E1                                     r  armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1/WRCLK
                         clock pessimism             -0.029     1.217    
    RAMB18_X0Y20         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.628    armps_wrapper_i/armps_i/RC_Receiver_Input_0/inst/RC_Receiver_Input_v1_0_S00_AXI_inst/pulse_buffer_inst/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl_1.fifo_18_bl_1
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  2.312    





