Analysis & Synthesis report for ADC_AD9481
Sun Jul 09 11:34:25 2023
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_RX:UART_RX_DATA|state
 11. State Machine - |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component
 18. Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated
 19. Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|a_graycounter_q57:rdptr_g1p
 20. Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|a_graycounter_mjc:wrptr_g1p
 21. Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram
 22. Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
 23. Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12
 24. Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_gkd:ws_dgrp
 25. Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15
 26. Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component
 27. Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated
 28. Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_graycounter_7p6:rdptr_g1p
 29. Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_graycounter_37c:wrptr_g1p
 30. Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram
 31. Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_f7d:rs_dgwp
 32. Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_f7d:rs_dgwp|dffpipe_e09:dffpipe12
 33. Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|dffpipe_d09:ws_brp
 34. Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|dffpipe_d09:ws_bwp
 35. Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_g7d:ws_dgrp
 36. Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_g7d:ws_dgrp|dffpipe_f09:dffpipe16
 37. Parameter Settings for User Entity Instance: pll_m:pll_m_inst|altpll:altpll_component
 38. Parameter Settings for User Entity Instance: HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component
 39. Parameter Settings for User Entity Instance: FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component
 40. Parameter Settings for User Entity Instance: UART:U_UART|UART_DATA:UART_DATA_TEXT|Baud_Rate:UART_Baud_Rate
 41. Parameter Settings for User Entity Instance: UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA
 42. Parameter Settings for User Entity Instance: UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_RX:UART_RX_DATA
 43. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 44. Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Div2
 45. Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Mod2
 46. Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Mod7
 47. Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Div5
 48. Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Mod6
 49. Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Mod3
 50. Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Div1
 51. Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Mod1
 52. Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Div4
 53. Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Mod5
 54. altpll Parameter Settings by Entity Instance
 55. dcfifo Parameter Settings by Entity Instance
 56. Port Connectivity Checks: "UART:U_UART|UART_DATA:UART_DATA_TEXT"
 57. Port Connectivity Checks: "FIFO_ADC_DATA:U_FIFO_ADC_DATA"
 58. Port Connectivity Checks: "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst"
 59. Port Connectivity Checks: "pll_m:pll_m_inst"
 60. SignalTap II Logic Analyzer Settings
 61. Elapsed Time Per Partition
 62. Connections to In-System Debugging Instance "auto_signaltap_0"
 63. Analysis & Synthesis Messages
 64. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul 09 11:34:25 2023       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; ADC_AD9481                                  ;
; Top-level Entity Name              ; ADC_AD9481                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,877                                       ;
;     Total combinational functions  ; 1,298                                       ;
;     Dedicated logic registers      ; 1,061                                       ;
; Total registers                    ; 1061                                        ;
; Total pins                         ; 25                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 170,496                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10E22C8       ;                    ;
; Top-level entity name                                                      ; ADC_AD9481         ; ADC_AD9481         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; src/FIFO_ADC_DATA.v              ; yes             ; User Wizard-Generated File   ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/FIFO_ADC_DATA.v                  ;         ;
; src/Data_Processing.v            ; yes             ; User Verilog HDL File        ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/Data_Processing.v                ;         ;
; src/uart/Baud_Rate.v             ; yes             ; User Verilog HDL File        ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/Baud_Rate.v                 ;         ;
; src/uart/UART_TX.v               ; yes             ; User Verilog HDL File        ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_TX.v                   ;         ;
; src/uart/UART_RX.v               ; yes             ; User Verilog HDL File        ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_RX.v                   ;         ;
; src/uart/UART_DATA.v             ; yes             ; User Verilog HDL File        ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_DATA.v                 ;         ;
; src/uart/UART.v                  ; yes             ; User Verilog HDL File        ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v                      ;         ;
; src/ADC_AD9481.v                 ; yes             ; User Verilog HDL File        ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v                     ;         ;
; src/HS_AD9481_IN.v               ; yes             ; User Verilog HDL File        ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/HS_AD9481_IN.v                   ;         ;
; lpm/fifo_16to8.v                 ; yes             ; User Wizard-Generated File   ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/fifo_16to8.v                     ;         ;
; lpm/pll_m.v                      ; yes             ; User Wizard-Generated File   ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/pll_m.v                          ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll_m_altpll.v                ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v                    ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/dcfifo.tdf                   ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/a_graycounter.inc            ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/a_fefifo.inc                 ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/a_gray2bin.inc               ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/dffpipe.inc                  ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/alt_sync_fifo.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altsyncram_fifo.inc          ;         ;
; db/dcfifo_1gj1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_1gj1.tdf                   ;         ;
; db/a_graycounter_q57.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_q57.tdf             ;         ;
; db/a_graycounter_mjc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_mjc.tdf             ;         ;
; db/altsyncram_mj31.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/altsyncram_mj31.tdf               ;         ;
; db/alt_synch_pipe_fkd.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_fkd.tdf            ;         ;
; db/dffpipe_ed9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dffpipe_ed9.tdf                   ;         ;
; db/alt_synch_pipe_gkd.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_gkd.tdf            ;         ;
; db/dffpipe_fd9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dffpipe_fd9.tdf                   ;         ;
; db/cmpr_c66.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cmpr_c66.tdf                      ;         ;
; db/dcfifo_9rf1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf                   ;         ;
; db/a_gray2bin_aib.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_gray2bin_aib.tdf                ;         ;
; db/a_graycounter_7p6.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_7p6.tdf             ;         ;
; db/a_graycounter_37c.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_37c.tdf             ;         ;
; db/altsyncram_nru.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/altsyncram_nru.tdf                ;         ;
; db/alt_synch_pipe_f7d.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_f7d.tdf            ;         ;
; db/dffpipe_e09.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dffpipe_e09.tdf                   ;         ;
; db/dffpipe_d09.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dffpipe_d09.tdf                   ;         ;
; db/alt_synch_pipe_g7d.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_g7d.tdf            ;         ;
; db/dffpipe_f09.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/dffpipe_f09.tdf                   ;         ;
; db/cmpr_r76.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cmpr_r76.tdf                      ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altram.inc                   ;         ;
; db/altsyncram_b124.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/altsyncram_b124.tdf               ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_rsc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/mux_rsc.tdf                       ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/declut.inc                   ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/decode_dvf.tdf                    ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_jgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cntr_jgi.tdf                      ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cmpr_rgc.tdf                      ;         ;
; db/cntr_g9j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cntr_g9j.tdf                      ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cntr_egi.tdf                      ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cntr_23j.tdf                      ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/cmpr_ngc.tdf                      ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; e:/fpga/quartus ii/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_jhm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/lpm_divide_jhm.tdf                ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/sign_div_unsign_bkh.tdf           ;         ;
; db/alt_u_div_a4f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_u_div_a4f.tdf                 ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/add_sub_7pc.tdf                   ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/add_sub_8pc.tdf                   ;         ;
; db/lpm_divide_m9m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/lpm_divide_m9m.tdf                ;         ;
; db/lpm_divide_mhm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/lpm_divide_mhm.tdf                ;         ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/sign_div_unsign_ekh.tdf           ;         ;
; db/alt_u_div_g4f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_u_div_g4f.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,877                                                                                 ;
;                                             ;                                                                                       ;
; Total combinational functions               ; 1298                                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                                       ;
;     -- 4 input functions                    ; 429                                                                                   ;
;     -- 3 input functions                    ; 382                                                                                   ;
;     -- <=2 input functions                  ; 487                                                                                   ;
;                                             ;                                                                                       ;
; Logic elements by mode                      ;                                                                                       ;
;     -- normal mode                          ; 952                                                                                   ;
;     -- arithmetic mode                      ; 346                                                                                   ;
;                                             ;                                                                                       ;
; Total registers                             ; 1061                                                                                  ;
;     -- Dedicated logic registers            ; 1061                                                                                  ;
;     -- I/O registers                        ; 0                                                                                     ;
;                                             ;                                                                                       ;
; I/O pins                                    ; 25                                                                                    ;
; Total memory bits                           ; 170496                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                     ;
; Total PLLs                                  ; 1                                                                                     ;
;     -- PLLs                                 ; 1                                                                                     ;
;                                             ;                                                                                       ;
; Maximum fan-out node                        ; pll_m:pll_m_inst|altpll:altpll_component|pll_m_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 594                                                                                   ;
; Total fan-out                               ; 8078                                                                                  ;
; Average fan-out                             ; 3.27                                                                                  ;
+---------------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ADC_AD9481                                                                                             ; 1298 (1)          ; 1061 (0)     ; 170496      ; 0            ; 0       ; 0         ; 25   ; 0            ; |ADC_AD9481                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |Data_Processing:U_Data_Processing|                                                                  ; 233 (233)         ; 122 (122)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|Data_Processing:U_Data_Processing                                                                                                                                                                                                                                                                                                    ;              ;
;    |FIFO_ADC_DATA:U_FIFO_ADC_DATA|                                                                      ; 117 (0)           ; 162 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA                                                                                                                                                                                                                                                                                                        ;              ;
;       |dcfifo:dcfifo_component|                                                                         ; 117 (0)           ; 162 (0)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                ;              ;
;          |dcfifo_9rf1:auto_generated|                                                                   ; 117 (18)          ; 162 (42)     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated                                                                                                                                                                                                                                                     ;              ;
;             |a_gray2bin_aib:wrptr_g_gray2bin|                                                           ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_gray2bin_aib:wrptr_g_gray2bin                                                                                                                                                                                                                     ;              ;
;             |a_gray2bin_aib:ws_dgrp_gray2bin|                                                           ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_gray2bin_aib:ws_dgrp_gray2bin                                                                                                                                                                                                                     ;              ;
;             |a_graycounter_37c:wrptr_g1p|                                                               ; 27 (27)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_graycounter_37c:wrptr_g1p                                                                                                                                                                                                                         ;              ;
;             |a_graycounter_7p6:rdptr_g1p|                                                               ; 28 (28)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_graycounter_7p6:rdptr_g1p                                                                                                                                                                                                                         ;              ;
;             |alt_synch_pipe_f7d:rs_dgwp|                                                                ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_f7d:rs_dgwp                                                                                                                                                                                                                          ;              ;
;                |dffpipe_e09:dffpipe12|                                                                  ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_f7d:rs_dgwp|dffpipe_e09:dffpipe12                                                                                                                                                                                                    ;              ;
;             |alt_synch_pipe_g7d:ws_dgrp|                                                                ; 0 (0)             ; 28 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_g7d:ws_dgrp                                                                                                                                                                                                                          ;              ;
;                |dffpipe_f09:dffpipe16|                                                                  ; 0 (0)             ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_g7d:ws_dgrp|dffpipe_f09:dffpipe16                                                                                                                                                                                                    ;              ;
;             |altsyncram_nru:fifo_ram|                                                                   ; 0 (0)             ; 0 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram                                                                                                                                                                                                                             ;              ;
;             |cmpr_r76:rdempty_eq_comp|                                                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|cmpr_r76:rdempty_eq_comp                                                                                                                                                                                                                            ;              ;
;             |cmpr_r76:wrempty_eq_comp|                                                                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|cmpr_r76:wrempty_eq_comp                                                                                                                                                                                                                            ;              ;
;             |cmpr_r76:wrfull_eq_comp|                                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|cmpr_r76:wrfull_eq_comp                                                                                                                                                                                                                             ;              ;
;             |dffpipe_d09:ws_brp|                                                                        ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|dffpipe_d09:ws_brp                                                                                                                                                                                                                                  ;              ;
;             |dffpipe_d09:ws_bwp|                                                                        ; 0 (0)             ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|dffpipe_d09:ws_bwp                                                                                                                                                                                                                                  ;              ;
;    |HS_AD9481_IN:HS_AD9481_IN_u1|                                                                       ; 35 (1)            ; 77 (17)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1                                                                                                                                                                                                                                                                                                         ;              ;
;       |fifo_16to8:fifo_16to8_inst|                                                                      ; 34 (0)            ; 60 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst                                                                                                                                                                                                                                                                              ;              ;
;          |dcfifo:dcfifo_component|                                                                      ; 34 (0)            ; 60 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                      ;              ;
;             |dcfifo_1gj1:auto_generated|                                                                ; 34 (5)            ; 60 (18)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated                                                                                                                                                                                                                           ;              ;
;                |a_graycounter_mjc:wrptr_g1p|                                                            ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|a_graycounter_mjc:wrptr_g1p                                                                                                                                                                                               ;              ;
;                |a_graycounter_q57:rdptr_g1p|                                                            ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|a_graycounter_q57:rdptr_g1p                                                                                                                                                                                               ;              ;
;                |alt_synch_pipe_fkd:rs_dgwp|                                                             ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_fkd:rs_dgwp                                                                                                                                                                                                ;              ;
;                   |dffpipe_ed9:dffpipe12|                                                               ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12                                                                                                                                                                          ;              ;
;                |alt_synch_pipe_gkd:ws_dgrp|                                                             ; 0 (0)             ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_gkd:ws_dgrp                                                                                                                                                                                                ;              ;
;                   |dffpipe_fd9:dffpipe15|                                                               ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15                                                                                                                                                                          ;              ;
;                |altsyncram_mj31:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram                                                                                                                                                                                                  ;              ;
;                |cmpr_c66:rdempty_eq_comp|                                                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|cmpr_c66:rdempty_eq_comp                                                                                                                                                                                                  ;              ;
;                |cmpr_c66:wrfull_eq_comp|                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|cmpr_c66:wrfull_eq_comp                                                                                                                                                                                                   ;              ;
;    |UART:U_UART|                                                                                        ; 467 (8)           ; 94 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART                                                                                                                                                                                                                                                                                                                          ;              ;
;       |UART_DATA:UART_DATA_TEXT|                                                                        ; 131 (29)          ; 68 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT                                                                                                                                                                                                                                                                                                 ;              ;
;          |Baud_Rate:UART_Baud_Rate|                                                                     ; 30 (30)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|Baud_Rate:UART_Baud_Rate                                                                                                                                                                                                                                                                        ;              ;
;          |UART_RX:UART_RX_DATA|                                                                         ; 50 (50)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_RX:UART_RX_DATA                                                                                                                                                                                                                                                                            ;              ;
;          |UART_TX:UART_TX_DATA|                                                                         ; 22 (22)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA                                                                                                                                                                                                                                                                            ;              ;
;       |lpm_divide:Div1|                                                                                 ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div1                                                                                                                                                                                                                                                                                                          ;              ;
;          |lpm_divide_mhm:auto_generated|                                                                ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div1|lpm_divide_mhm:auto_generated                                                                                                                                                                                                                                                                            ;              ;
;             |sign_div_unsign_ekh:divider|                                                               ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider                                                                                                                                                                                                                                                ;              ;
;                |alt_u_div_g4f:divider|                                                                  ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_g4f:divider                                                                                                                                                                                                                          ;              ;
;       |lpm_divide:Div2|                                                                                 ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div2                                                                                                                                                                                                                                                                                                          ;              ;
;          |lpm_divide_jhm:auto_generated|                                                                ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div2|lpm_divide_jhm:auto_generated                                                                                                                                                                                                                                                                            ;              ;
;             |sign_div_unsign_bkh:divider|                                                               ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                ;              ;
;                |alt_u_div_a4f:divider|                                                                  ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div2|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                                          ;              ;
;       |lpm_divide:Div4|                                                                                 ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div4                                                                                                                                                                                                                                                                                                          ;              ;
;          |lpm_divide_mhm:auto_generated|                                                                ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div4|lpm_divide_mhm:auto_generated                                                                                                                                                                                                                                                                            ;              ;
;             |sign_div_unsign_ekh:divider|                                                               ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div4|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider                                                                                                                                                                                                                                                ;              ;
;                |alt_u_div_g4f:divider|                                                                  ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div4|lpm_divide_mhm:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_g4f:divider                                                                                                                                                                                                                          ;              ;
;       |lpm_divide:Div5|                                                                                 ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div5                                                                                                                                                                                                                                                                                                          ;              ;
;          |lpm_divide_jhm:auto_generated|                                                                ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div5|lpm_divide_jhm:auto_generated                                                                                                                                                                                                                                                                            ;              ;
;             |sign_div_unsign_bkh:divider|                                                               ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div5|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                ;              ;
;                |alt_u_div_a4f:divider|                                                                  ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Div5|lpm_divide_jhm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                                          ;              ;
;       |lpm_divide:Mod2|                                                                                 ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                          ;              ;
;          |lpm_divide_m9m:auto_generated|                                                                ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod2|lpm_divide_m9m:auto_generated                                                                                                                                                                                                                                                                            ;              ;
;             |sign_div_unsign_bkh:divider|                                                               ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                ;              ;
;                |alt_u_div_a4f:divider|                                                                  ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                                          ;              ;
;       |lpm_divide:Mod3|                                                                                 ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                          ;              ;
;          |lpm_divide_m9m:auto_generated|                                                                ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod3|lpm_divide_m9m:auto_generated                                                                                                                                                                                                                                                                            ;              ;
;             |sign_div_unsign_bkh:divider|                                                               ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod3|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                ;              ;
;                |alt_u_div_a4f:divider|                                                                  ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod3|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                                          ;              ;
;       |lpm_divide:Mod6|                                                                                 ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod6                                                                                                                                                                                                                                                                                                          ;              ;
;          |lpm_divide_m9m:auto_generated|                                                                ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod6|lpm_divide_m9m:auto_generated                                                                                                                                                                                                                                                                            ;              ;
;             |sign_div_unsign_bkh:divider|                                                               ; 24 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                ;              ;
;                |alt_u_div_a4f:divider|                                                                  ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                                          ;              ;
;       |lpm_divide:Mod7|                                                                                 ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod7                                                                                                                                                                                                                                                                                                          ;              ;
;          |lpm_divide_m9m:auto_generated|                                                                ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod7|lpm_divide_m9m:auto_generated                                                                                                                                                                                                                                                                            ;              ;
;             |sign_div_unsign_bkh:divider|                                                               ; 59 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                ;              ;
;                |alt_u_div_a4f:divider|                                                                  ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|UART:U_UART|lpm_divide:Mod7|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider                                                                                                                                                                                                                          ;              ;
;    |pll_m:pll_m_inst|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|pll_m:pll_m_inst                                                                                                                                                                                                                                                                                                                     ;              ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|pll_m:pll_m_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                             ;              ;
;          |pll_m_altpll:auto_generated|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|pll_m:pll_m_inst|altpll:altpll_component|pll_m_altpll:auto_generated                                                                                                                                                                                                                                                                 ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 123 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 122 (84)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 322 (1)           ; 520 (39)     ; 38912       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 321 (0)           ; 481 (0)      ; 38912       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 321 (19)          ; 481 (110)    ; 38912       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_rsc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 38912       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_b124:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 38912       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated                                                                                                                                           ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 88 (88)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                               ; 50 (3)            ; 114 (2)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 38 (0)            ; 95 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 38 (0)            ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 7 (7)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                      ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                            ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                      ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 103 (10)          ; 87 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_jgi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_g9j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_egi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ADC_AD9481|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram|ALTSYNCRAM                                                                                   ; AUTO ; Simple Dual Port ; 8192         ; 16           ; 8192         ; 16           ; 131072 ; None ;
; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_b124:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 19           ; 2048         ; 19           ; 38912  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                     ; IP Include File                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+----------------------------------------------------------------+
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |ADC_AD9481|HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/fifo_16to8.v    ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |ADC_AD9481|FIFO_ADC_DATA:U_FIFO_ADC_DATA                           ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/src/FIFO_ADC_DATA.v ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |ADC_AD9481|pll_m:pll_m_inst                                        ; D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/pll_m.v         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_RX:UART_RX_DATA|state ;
+----------------------+----------------------+---------------------+-------------------------+
; Name                 ; state.RX_STATE_START ; state.RX_STATE_STOP ; state.RX_STATE_DATA     ;
+----------------------+----------------------+---------------------+-------------------------+
; state.RX_STATE_START ; 0                    ; 0                   ; 0                       ;
; state.RX_STATE_DATA  ; 1                    ; 0                   ; 1                       ;
; state.RX_STATE_STOP  ; 1                    ; 1                   ; 0                       ;
+----------------------+----------------------+---------------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|state    ;
+-------------------+------------------+------------------+-------------------+------------------+
; Name              ; state.STATE_STOP ; state.STATE_DATA ; state.STATE_START ; state.STATE_IDLE ;
+-------------------+------------------+------------------+-------------------+------------------+
; state.STATE_IDLE  ; 0                ; 0                ; 0                 ; 0                ;
; state.STATE_START ; 0                ; 0                ; 1                 ; 1                ;
; state.STATE_DATA  ; 0                ; 1                ; 0                 ; 1                ;
; state.STATE_STOP  ; 1                ; 0                ; 0                 ; 1                ;
+-------------------+------------------+------------------+-------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+
; Register name                                                                                                   ; Reason for Removal                                       ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+
; UART:U_UART|arry[2][4]                                                                                          ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[2][5]                                                                                          ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[2][6]                                                                                          ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[2][7]                                                                                          ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[3][4]                                                                                          ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[3][5]                                                                                          ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[3][6]                                                                                          ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[3][7]                                                                                          ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[4][4]                                                                                          ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[4][5]                                                                                          ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[4][6]                                                                                          ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[4][7]                                                                                          ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[5][4]                                                                                          ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[5][5]                                                                                          ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[5][6]                                                                                          ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[5][7]                                                                                          ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[10][4]                                                                                         ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[10][5]                                                                                         ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[10][6]                                                                                         ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[10][7]                                                                                         ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[11][4]                                                                                         ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[11][5]                                                                                         ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[11][6]                                                                                         ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[11][7]                                                                                         ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[12][4]                                                                                         ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[12][5]                                                                                         ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[12][6]                                                                                         ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[12][7]                                                                                         ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[13][4]                                                                                         ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[13][5]                                                                                         ; Stuck at VCC due to stuck port data_in                   ;
; UART:U_UART|arry[13][6]                                                                                         ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[13][7]                                                                                         ; Stuck at GND due to stuck port data_in                   ;
; Data_Processing:U_Data_Processing|cnt[32..47]                                                                   ; Stuck at GND due to stuck port data_in                   ;
; FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|dffpipe_d09:ws_bwp|dffe15a[13] ; Lost fanout                                              ;
; FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|dffpipe_d09:ws_brp|dffe15a[13] ; Lost fanout                                              ;
; UART:U_UART|UART_DATA:UART_DATA_TEXT|rdy_clr_r                                                                  ; Merged with UART:U_UART|UART_DATA:UART_DATA_TEXT|rdy_r   ;
; Data_Processing:U_Data_Processing|cnt_cnt[1..9]                                                                 ; Merged with Data_Processing:U_Data_Processing|cnt_cnt[0] ;
; Data_Processing:U_Data_Processing|cnt_cnt[0]                                                                    ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[2][0]                                                                                          ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[2][1]                                                                                          ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[2][2]                                                                                          ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[2][3]                                                                                          ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[10][0]                                                                                         ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[10][1]                                                                                         ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[10][2]                                                                                         ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[10][3]                                                                                         ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|state~5                                               ; Lost fanout                                              ;
; UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|state~6                                               ; Lost fanout                                              ;
; UART:U_UART|arry[11][2]                                                                                         ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[3][2]                                                                                          ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[11][3]                                                                                         ; Stuck at GND due to stuck port data_in                   ;
; UART:U_UART|arry[3][3]                                                                                          ; Stuck at GND due to stuck port data_in                   ;
; Total Number of Removed Registers = 75                                                                          ;                                                          ;
+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                          ;
+-------------------------------------------+---------------------------+----------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register       ;
+-------------------------------------------+---------------------------+----------------------------------------------+
; Data_Processing:U_Data_Processing|cnt[32] ; Stuck at GND              ; Data_Processing:U_Data_Processing|cnt_cnt[0] ;
;                                           ; due to stuck port data_in ;                                              ;
+-------------------------------------------+---------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1061  ;
; Number of registers using Synchronous Clear  ; 47    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 338   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 492   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|tx                                                                                                                   ; 3       ;
; UART:U_UART|UART_DATA:UART_DATA_TEXT|Baud_Rate:UART_Baud_Rate|tx_acc[0]                                                                                                        ; 6       ;
; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                              ; 7       ;
; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                              ; 6       ;
; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                 ; 4       ;
; UART:U_UART|arry[12][1]                                                                                                                                                        ; 1       ;
; UART:U_UART|arry[4][1]                                                                                                                                                         ; 1       ;
; UART:U_UART|arry[11][0]                                                                                                                                                        ; 1       ;
; UART:U_UART|arry[3][0]                                                                                                                                                         ; 1       ;
; UART:U_UART|arry[13][3]                                                                                                                                                        ; 1       ;
; UART:U_UART|arry[5][3]                                                                                                                                                         ; 1       ;
; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                                 ; 2       ;
; UART:U_UART|UART_DATA:UART_DATA_TEXT|Baud_Rate:UART_Baud_Rate|rx_acc[0]                                                                                                        ; 2       ;
; FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_graycounter_37c:wrptr_g1p|counter8a0                                                        ; 6       ;
; FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_graycounter_7p6:rdptr_g1p|counter5a0                                                        ; 7       ;
; FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_graycounter_37c:wrptr_g1p|parity9                                                           ; 4       ;
; FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_graycounter_7p6:rdptr_g1p|parity6                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 33                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|din_r[7]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|din_r[4]                       ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |ADC_AD9481|Data_Processing:U_Data_Processing|cnt_cnt[18]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_RX:UART_RX_DATA|bitpos[0] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_RX:UART_RX_DATA|sample[2] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|bitpos[0] ;
; 18:1               ; 4 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|din_r[1]                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_RX:UART_RX_DATA|state     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|Selector3 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|Selector2 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                         ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                          ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                    ;
+---------------------------------------+-------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|a_graycounter_q57:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|a_graycounter_mjc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                       ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_fkd:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_gkd:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------+
; Assignment                      ; Value ; From ; To                          ;
+---------------------------------+-------+------+-----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                           ;
+---------------------------------+-------+------+-----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------+
; Assignment                            ; Value ; From ; To                                               ;
+---------------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                          ;
+---------------------------------------+-------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_graycounter_7p6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_graycounter_37c:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                  ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                             ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_f7d:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_f7d:rs_dgwp|dffpipe_e09:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|dffpipe_d09:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|dffpipe_d09:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_g7d:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_g7d:ws_dgrp|dffpipe_f09:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_m:pll_m_inst|altpll:altpll_component ;
+-------------------------------+-------------------------+-----------------------------+
; Parameter Name                ; Value                   ; Type                        ;
+-------------------------------+-------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                     ;
; PLL_TYPE                      ; AUTO                    ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_m ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                     ;
; LOCK_HIGH                     ; 1                       ; Untyped                     ;
; LOCK_LOW                      ; 1                       ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                     ;
; SKIP_VCO                      ; OFF                     ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                     ;
; BANDWIDTH                     ; 0                       ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                     ;
; DOWN_SPREAD                   ; 0                       ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 5                       ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 5                       ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                       ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 2                       ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                     ;
; DPA_DIVIDER                   ; 0                       ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                     ;
; VCO_MIN                       ; 0                       ; Untyped                     ;
; VCO_MAX                       ; 0                       ; Untyped                     ;
; VCO_CENTER                    ; 0                       ; Untyped                     ;
; PFD_MIN                       ; 0                       ; Untyped                     ;
; PFD_MAX                       ; 0                       ; Untyped                     ;
; M_INITIAL                     ; 0                       ; Untyped                     ;
; M                             ; 0                       ; Untyped                     ;
; N                             ; 1                       ; Untyped                     ;
; M2                            ; 1                       ; Untyped                     ;
; N2                            ; 1                       ; Untyped                     ;
; SS                            ; 1                       ; Untyped                     ;
; C0_HIGH                       ; 0                       ; Untyped                     ;
; C1_HIGH                       ; 0                       ; Untyped                     ;
; C2_HIGH                       ; 0                       ; Untyped                     ;
; C3_HIGH                       ; 0                       ; Untyped                     ;
; C4_HIGH                       ; 0                       ; Untyped                     ;
; C5_HIGH                       ; 0                       ; Untyped                     ;
; C6_HIGH                       ; 0                       ; Untyped                     ;
; C7_HIGH                       ; 0                       ; Untyped                     ;
; C8_HIGH                       ; 0                       ; Untyped                     ;
; C9_HIGH                       ; 0                       ; Untyped                     ;
; C0_LOW                        ; 0                       ; Untyped                     ;
; C1_LOW                        ; 0                       ; Untyped                     ;
; C2_LOW                        ; 0                       ; Untyped                     ;
; C3_LOW                        ; 0                       ; Untyped                     ;
; C4_LOW                        ; 0                       ; Untyped                     ;
; C5_LOW                        ; 0                       ; Untyped                     ;
; C6_LOW                        ; 0                       ; Untyped                     ;
; C7_LOW                        ; 0                       ; Untyped                     ;
; C8_LOW                        ; 0                       ; Untyped                     ;
; C9_LOW                        ; 0                       ; Untyped                     ;
; C0_INITIAL                    ; 0                       ; Untyped                     ;
; C1_INITIAL                    ; 0                       ; Untyped                     ;
; C2_INITIAL                    ; 0                       ; Untyped                     ;
; C3_INITIAL                    ; 0                       ; Untyped                     ;
; C4_INITIAL                    ; 0                       ; Untyped                     ;
; C5_INITIAL                    ; 0                       ; Untyped                     ;
; C6_INITIAL                    ; 0                       ; Untyped                     ;
; C7_INITIAL                    ; 0                       ; Untyped                     ;
; C8_INITIAL                    ; 0                       ; Untyped                     ;
; C9_INITIAL                    ; 0                       ; Untyped                     ;
; C0_MODE                       ; BYPASS                  ; Untyped                     ;
; C1_MODE                       ; BYPASS                  ; Untyped                     ;
; C2_MODE                       ; BYPASS                  ; Untyped                     ;
; C3_MODE                       ; BYPASS                  ; Untyped                     ;
; C4_MODE                       ; BYPASS                  ; Untyped                     ;
; C5_MODE                       ; BYPASS                  ; Untyped                     ;
; C6_MODE                       ; BYPASS                  ; Untyped                     ;
; C7_MODE                       ; BYPASS                  ; Untyped                     ;
; C8_MODE                       ; BYPASS                  ; Untyped                     ;
; C9_MODE                       ; BYPASS                  ; Untyped                     ;
; C0_PH                         ; 0                       ; Untyped                     ;
; C1_PH                         ; 0                       ; Untyped                     ;
; C2_PH                         ; 0                       ; Untyped                     ;
; C3_PH                         ; 0                       ; Untyped                     ;
; C4_PH                         ; 0                       ; Untyped                     ;
; C5_PH                         ; 0                       ; Untyped                     ;
; C6_PH                         ; 0                       ; Untyped                     ;
; C7_PH                         ; 0                       ; Untyped                     ;
; C8_PH                         ; 0                       ; Untyped                     ;
; C9_PH                         ; 0                       ; Untyped                     ;
; L0_HIGH                       ; 1                       ; Untyped                     ;
; L1_HIGH                       ; 1                       ; Untyped                     ;
; G0_HIGH                       ; 1                       ; Untyped                     ;
; G1_HIGH                       ; 1                       ; Untyped                     ;
; G2_HIGH                       ; 1                       ; Untyped                     ;
; G3_HIGH                       ; 1                       ; Untyped                     ;
; E0_HIGH                       ; 1                       ; Untyped                     ;
; E1_HIGH                       ; 1                       ; Untyped                     ;
; E2_HIGH                       ; 1                       ; Untyped                     ;
; E3_HIGH                       ; 1                       ; Untyped                     ;
; L0_LOW                        ; 1                       ; Untyped                     ;
; L1_LOW                        ; 1                       ; Untyped                     ;
; G0_LOW                        ; 1                       ; Untyped                     ;
; G1_LOW                        ; 1                       ; Untyped                     ;
; G2_LOW                        ; 1                       ; Untyped                     ;
; G3_LOW                        ; 1                       ; Untyped                     ;
; E0_LOW                        ; 1                       ; Untyped                     ;
; E1_LOW                        ; 1                       ; Untyped                     ;
; E2_LOW                        ; 1                       ; Untyped                     ;
; E3_LOW                        ; 1                       ; Untyped                     ;
; L0_INITIAL                    ; 1                       ; Untyped                     ;
; L1_INITIAL                    ; 1                       ; Untyped                     ;
; G0_INITIAL                    ; 1                       ; Untyped                     ;
; G1_INITIAL                    ; 1                       ; Untyped                     ;
; G2_INITIAL                    ; 1                       ; Untyped                     ;
; G3_INITIAL                    ; 1                       ; Untyped                     ;
; E0_INITIAL                    ; 1                       ; Untyped                     ;
; E1_INITIAL                    ; 1                       ; Untyped                     ;
; E2_INITIAL                    ; 1                       ; Untyped                     ;
; E3_INITIAL                    ; 1                       ; Untyped                     ;
; L0_MODE                       ; BYPASS                  ; Untyped                     ;
; L1_MODE                       ; BYPASS                  ; Untyped                     ;
; G0_MODE                       ; BYPASS                  ; Untyped                     ;
; G1_MODE                       ; BYPASS                  ; Untyped                     ;
; G2_MODE                       ; BYPASS                  ; Untyped                     ;
; G3_MODE                       ; BYPASS                  ; Untyped                     ;
; E0_MODE                       ; BYPASS                  ; Untyped                     ;
; E1_MODE                       ; BYPASS                  ; Untyped                     ;
; E2_MODE                       ; BYPASS                  ; Untyped                     ;
; E3_MODE                       ; BYPASS                  ; Untyped                     ;
; L0_PH                         ; 0                       ; Untyped                     ;
; L1_PH                         ; 0                       ; Untyped                     ;
; G0_PH                         ; 0                       ; Untyped                     ;
; G1_PH                         ; 0                       ; Untyped                     ;
; G2_PH                         ; 0                       ; Untyped                     ;
; G3_PH                         ; 0                       ; Untyped                     ;
; E0_PH                         ; 0                       ; Untyped                     ;
; E1_PH                         ; 0                       ; Untyped                     ;
; E2_PH                         ; 0                       ; Untyped                     ;
; E3_PH                         ; 0                       ; Untyped                     ;
; M_PH                          ; 0                       ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                     ;
; CLK0_COUNTER                  ; G0                      ; Untyped                     ;
; CLK1_COUNTER                  ; G0                      ; Untyped                     ;
; CLK2_COUNTER                  ; G0                      ; Untyped                     ;
; CLK3_COUNTER                  ; G0                      ; Untyped                     ;
; CLK4_COUNTER                  ; G0                      ; Untyped                     ;
; CLK5_COUNTER                  ; G0                      ; Untyped                     ;
; CLK6_COUNTER                  ; E0                      ; Untyped                     ;
; CLK7_COUNTER                  ; E1                      ; Untyped                     ;
; CLK8_COUNTER                  ; E2                      ; Untyped                     ;
; CLK9_COUNTER                  ; E3                      ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                     ;
; M_TIME_DELAY                  ; 0                       ; Untyped                     ;
; N_TIME_DELAY                  ; 0                       ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                     ;
; VCO_POST_SCALE                ; 0                       ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                     ;
; PORT_ARESET                   ; PORT_USED               ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                     ;
; CBXI_PARAMETER                ; pll_m_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE              ;
+-------------------------------+-------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                      ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                             ;
; CBXI_PARAMETER          ; dcfifo_1gj1  ; Untyped                                                                             ;
+-------------------------+--------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                      ;
+-------------------------+--------------+-----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                            ;
; LPM_WIDTH               ; 16           ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 8192         ; Signed Integer                                            ;
; LPM_WIDTHU              ; 13           ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                   ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                            ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                   ;
; CBXI_PARAMETER          ; dcfifo_9rf1  ; Untyped                                                   ;
+-------------------------+--------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:U_UART|UART_DATA:UART_DATA_TEXT|Baud_Rate:UART_Baud_Rate ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; RX_ACC_MAX     ; 27    ; Signed Integer                                                                    ;
; TX_ACC_MAX     ; 432   ; Signed Integer                                                                    ;
; RX_ACC_WIDTH   ; 5     ; Signed Integer                                                                    ;
; TX_ACC_WIDTH   ; 9     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; STATE_IDLE     ; 00    ; Unsigned Binary                                                               ;
; STATE_START    ; 01    ; Unsigned Binary                                                               ;
; STATE_DATA     ; 10    ; Unsigned Binary                                                               ;
; STATE_STOP     ; 11    ; Unsigned Binary                                                               ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_RX:UART_RX_DATA ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; RX_STATE_START ; 00    ; Unsigned Binary                                                               ;
; RX_STATE_DATA  ; 01    ; Unsigned Binary                                                               ;
; RX_STATE_STOP  ; 10    ; Unsigned Binary                                                               ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                       ;
+-------------------------------------------------+------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                              ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                          ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 19                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 19                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                 ; Signed Integer ;
; sld_node_crc_hiword                             ; 13821                                                                              ; Untyped        ;
; sld_node_crc_loword                             ; 17375                                                                              ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                  ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                               ; Untyped        ;
; sld_segment_size                                ; 2048                                                                               ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                               ; String         ;
; sld_state_bits                                  ; 11                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                               ; String         ;
; sld_inversion_mask_length                       ; 82                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                  ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Mod7 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Div5 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_jhm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Mod6 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Div4 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 7              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_mhm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: UART:U_UART|lpm_divide:Mod5 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_m9m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; pll_m:pll_m_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                 ;
+----------------------------+---------------------------------------------------------------------------------+
; Name                       ; Value                                                                           ;
+----------------------------+---------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                               ;
; Entity Instance            ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                              ;
;     -- LPM_NUMWORDS        ; 32                                                                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                             ;
;     -- USE_EAB             ; ON                                                                              ;
; Entity Instance            ; FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component                           ;
;     -- FIFO Type           ; Dual Clock                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                              ;
;     -- LPM_NUMWORDS        ; 8192                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                              ;
;     -- USE_EAB             ; ON                                                                              ;
+----------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "UART:U_UART|UART_DATA:UART_DATA_TEXT" ;
+---------+--------+----------+------------------------------------+
; Port    ; Type   ; Severity ; Details                            ;
+---------+--------+----------+------------------------------------+
; rdy     ; Output ; Info     ; Explicitly unconnected             ;
; rdy_clr ; Input  ; Info     ; Explicitly unconnected             ;
; dout    ; Output ; Info     ; Explicitly unconnected             ;
+---------+--------+----------+------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "FIFO_ADC_DATA:U_FIFO_ADC_DATA" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; rdreq ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst" ;
+-------+-------+----------+----------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                  ;
+-------+-------+----------+----------------------------------------------------------+
; wrreq ; Input ; Info     ; Stuck at VCC                                             ;
+-------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll_m:pll_m_inst"        ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 19                  ; 19               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                 ;
+---------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                  ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                           ; Details ;
+---------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADC_DIN_A[7]                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADC_DIN_A[7]                                                                                                                                ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[0]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[0]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[10] ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[10] ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[11] ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[11] ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[12] ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[12] ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[13] ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[13] ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[14] ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[14] ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[15] ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[15] ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[1]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[1]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[2]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[2]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[3]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[3]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[4]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[4]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[5]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[5]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[6]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[6]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[7]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[7]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[8]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[8]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[9]  ; N/A     ;
; HS_AD9481_IN:HS_AD9481_IN_u1|dout[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram|q_b[9]  ; N/A     ;
; KEY                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY                                                                                                                                         ; N/A     ;
; KEY                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; KEY                                                                                                                                         ; N/A     ;
; RX                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RX                                                                                                                                          ; N/A     ;
; RX                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RX                                                                                                                                          ; N/A     ;
; TX                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|tx~_wirecell                                                                      ; N/A     ;
; TX                                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|tx~_wirecell                                                                      ; N/A     ;
; pll_m:pll_m_inst|c0                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; pll_m:pll_m_inst|altpll:altpll_component|pll_m_altpll:auto_generated|wire_pll1_clk[0]                                                       ; N/A     ;
+---------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sun Jul 09 11:34:20 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_AD9481 -c ADC_AD9481
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file src/fifo_adc_data.v
    Info (12023): Found entity 1: FIFO_ADC_DATA
Info (12021): Found 1 design units, including 1 entities, in source file src/data_processing.v
    Info (12023): Found entity 1: Data_Processing
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/baud_rate.v
    Info (12023): Found entity 1: Baud_Rate
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/uart_tx.v
    Info (12023): Found entity 1: UART_TX
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/uart_rx.v
    Info (12023): Found entity 1: UART_RX
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/uart_data.v
    Info (12023): Found entity 1: UART_DATA
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/uart.v
    Info (12023): Found entity 1: UART
Info (12021): Found 1 design units, including 1 entities, in source file src/adc_ad9481.v
    Info (12023): Found entity 1: ADC_AD9481
Info (12021): Found 1 design units, including 1 entities, in source file src/hs_ad9481_in.v
    Info (12023): Found entity 1: HS_AD9481_IN
Info (12021): Found 1 design units, including 1 entities, in source file lpm/fifo_16to8.v
    Info (12023): Found entity 1: fifo_16to8
Info (12021): Found 1 design units, including 1 entities, in source file lpm/pll_m.v
    Info (12023): Found entity 1: pll_m
Info (12021): Found 1 design units, including 1 entities, in source file lpm/fifo_8to8.v
    Info (12023): Found entity 1: fifo_8to8
Info (12127): Elaborating entity "ADC_AD9481" for the top level hierarchy
Info (12128): Elaborating entity "pll_m" for hierarchy "pll_m:pll_m_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_m:pll_m_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_m:pll_m_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_m:pll_m_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_m"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_m_altpll.v
    Info (12023): Found entity 1: pll_m_altpll
Info (12128): Elaborating entity "pll_m_altpll" for hierarchy "pll_m:pll_m_inst|altpll:altpll_component|pll_m_altpll:auto_generated"
Info (12128): Elaborating entity "HS_AD9481_IN" for hierarchy "HS_AD9481_IN:HS_AD9481_IN_u1"
Info (12128): Elaborating entity "fifo_16to8" for hierarchy "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_1gj1.tdf
    Info (12023): Found entity 1: dcfifo_1gj1
Info (12128): Elaborating entity "dcfifo_1gj1" for hierarchy "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf
    Info (12023): Found entity 1: a_graycounter_q57
Info (12128): Elaborating entity "a_graycounter_q57" for hierarchy "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|a_graycounter_q57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf
    Info (12023): Found entity 1: a_graycounter_mjc
Info (12128): Elaborating entity "a_graycounter_mjc" for hierarchy "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|a_graycounter_mjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mj31.tdf
    Info (12023): Found entity 1: altsyncram_mj31
Info (12128): Elaborating entity "altsyncram_mj31" for hierarchy "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|altsyncram_mj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fkd
Info (12128): Elaborating entity "alt_synch_pipe_fkd" for hierarchy "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_fkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gkd
Info (12128): Elaborating entity "alt_synch_pipe_gkd" for hierarchy "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_gkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|alt_synch_pipe_gkd:ws_dgrp|dffpipe_fd9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "HS_AD9481_IN:HS_AD9481_IN_u1|fifo_16to8:fifo_16to8_inst|dcfifo:dcfifo_component|dcfifo_1gj1:auto_generated|cmpr_c66:rdempty_eq_comp"
Info (12128): Elaborating entity "Data_Processing" for hierarchy "Data_Processing:U_Data_Processing"
Info (12128): Elaborating entity "FIFO_ADC_DATA" for hierarchy "FIFO_ADC_DATA:U_FIFO_ADC_DATA"
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_9rf1.tdf
    Info (12023): Found entity 1: dcfifo_9rf1
Info (12128): Elaborating entity "dcfifo_9rf1" for hierarchy "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_aib.tdf
    Info (12023): Found entity 1: a_gray2bin_aib
Info (12128): Elaborating entity "a_gray2bin_aib" for hierarchy "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_gray2bin_aib:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_7p6.tdf
    Info (12023): Found entity 1: a_graycounter_7p6
Info (12128): Elaborating entity "a_graycounter_7p6" for hierarchy "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_graycounter_7p6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_37c.tdf
    Info (12023): Found entity 1: a_graycounter_37c
Info (12128): Elaborating entity "a_graycounter_37c" for hierarchy "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|a_graycounter_37c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nru.tdf
    Info (12023): Found entity 1: altsyncram_nru
Info (12128): Elaborating entity "altsyncram_nru" for hierarchy "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|altsyncram_nru:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f7d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_f7d
Info (12128): Elaborating entity "alt_synch_pipe_f7d" for hierarchy "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_f7d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf
    Info (12023): Found entity 1: dffpipe_e09
Info (12128): Elaborating entity "dffpipe_e09" for hierarchy "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_f7d:rs_dgwp|dffpipe_e09:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf
    Info (12023): Found entity 1: dffpipe_d09
Info (12128): Elaborating entity "dffpipe_d09" for hierarchy "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|dffpipe_d09:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g7d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_g7d
Info (12128): Elaborating entity "alt_synch_pipe_g7d" for hierarchy "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_g7d:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf
    Info (12023): Found entity 1: dffpipe_f09
Info (12128): Elaborating entity "dffpipe_f09" for hierarchy "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|alt_synch_pipe_g7d:ws_dgrp|dffpipe_f09:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_r76.tdf
    Info (12023): Found entity 1: cmpr_r76
Info (12128): Elaborating entity "cmpr_r76" for hierarchy "FIFO_ADC_DATA:U_FIFO_ADC_DATA|dcfifo:dcfifo_component|dcfifo_9rf1:auto_generated|cmpr_r76:rdempty_eq_comp"
Info (12128): Elaborating entity "UART" for hierarchy "UART:U_UART"
Warning (10230): Verilog HDL assignment warning at UART.v(63): truncated value with size 12 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at UART.v(64): truncated value with size 12 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at UART.v(65): truncated value with size 12 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at UART.v(66): truncated value with size 12 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at UART.v(68): truncated value with size 12 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at UART.v(69): truncated value with size 12 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at UART.v(70): truncated value with size 12 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at UART.v(71): truncated value with size 12 to match size of target (8)
Info (12128): Elaborating entity "UART_DATA" for hierarchy "UART:U_UART|UART_DATA:UART_DATA_TEXT"
Info (12128): Elaborating entity "Baud_Rate" for hierarchy "UART:U_UART|UART_DATA:UART_DATA_TEXT|Baud_Rate:UART_Baud_Rate"
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA"
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_RX:UART_RX_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b124.tdf
    Info (12023): Found entity 1: altsyncram_b124
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf
    Info (12023): Found entity 1: cntr_jgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (278001): Inferred 10 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "UART:U_UART|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "UART:U_UART|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "UART:U_UART|Mod7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "UART:U_UART|Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "UART:U_UART|Mod6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "UART:U_UART|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "UART:U_UART|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "UART:U_UART|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "UART:U_UART|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "UART:U_UART|Mod5"
Info (12130): Elaborated megafunction instantiation "UART:U_UART|lpm_divide:Div2"
Info (12133): Instantiated megafunction "UART:U_UART|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf
    Info (12023): Found entity 1: lpm_divide_jhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf
    Info (12023): Found entity 1: alt_u_div_a4f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "UART:U_UART|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "UART:U_UART|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf
    Info (12023): Found entity 1: lpm_divide_m9m
Info (12130): Elaborated megafunction instantiation "UART:U_UART|lpm_divide:Div1"
Info (12133): Instantiated megafunction "UART:U_UART|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf
    Info (12023): Found entity 1: lpm_divide_mhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf
    Info (12023): Found entity 1: alt_u_div_g4f
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "UART:U_UART|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "UART:U_UART|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "UART:U_UART|lpm_divide:Mod2|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[0]~10"
    Info (17048): Logic cell "UART:U_UART|lpm_divide:Mod6|lpm_divide_m9m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_a4f:divider|add_sub_7_result_int[0]~10"
Info (144001): Generated suppressed messages file D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/output_files/ADC_AD9481.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 40 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1988 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 1906 logic cells
    Info (21064): Implemented 51 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4704 megabytes
    Info: Processing ended: Sun Jul 09 11:34:25 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/29036/AD/FPGA_CORE_V2_1_0_AD9481_Serial/output_files/ADC_AD9481.map.smsg.


