Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jul  8 00:00:39 2024
| Host         : LAPTOP-Q89KUD17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Note_tuner_top_level_timing_summary_routed.rpt -pb Note_tuner_top_level_timing_summary_routed.pb -rpx Note_tuner_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : Note_tuner_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-18  Warning           Missing input or output delay                                     2           
TIMING-20  Warning           Non-clocked latch                                                 33          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (50)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (198)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (198)
--------------------------------
 There are 198 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.198        0.000                      0                  291        0.124        0.000                      0                  291        3.000        0.000                       0                   205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_in                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 40.667}     81.333          12.295          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 40.667}     81.333          12.295          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                        6.198        0.000                      0                   96        0.186        0.000                      0                   96        3.000        0.000                       0                    70  
  clk_out1_clk_wiz_0         72.571        0.000                      0                  195        0.263        0.000                      0                  195       40.167        0.000                       0                   132  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                   6.223        0.000                      0                   96        0.186        0.000                      0                   96        3.000        0.000                       0                    70  
  clk_out1_clk_wiz_0_1       72.572        0.000                      0                  195        0.263        0.000                      0                  195       40.167        0.000                       0                   132  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin           clk_in                      6.198        0.000                      0                   96        0.124        0.000                      0                   96  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         72.571        0.000                      0                  195        0.185        0.000                      0                  195  
clk_in                sys_clk_pin                 6.198        0.000                      0                   96        0.124        0.000                      0                   96  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       72.571        0.000                      0                  195        0.185        0.000                      0                  195  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_in                                      
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                sys_clk_pin                                 
(none)                                      clk_in                
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  
(none)                                      sys_clk_pin           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack        6.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.823ns (47.620%)  route 2.005ns (52.380%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.550     5.071    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.589 f  note_id_inst/UART_TX/r_Clk_Count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.265    note_id_inst/UART_TX/r_Clk_Count_reg[7]
    SLICE_X55Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.389 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3/O
                         net (fo=1, routed)           0.402     6.791    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.842    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.966 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.966    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.342 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.342    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.899 r  note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.899    note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1_n_6
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436    14.777    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[13]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.061    14.988    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)        0.109    15.097    note_id_inst/UART_TX/r_Clk_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.706ns (45.799%)  route 2.019ns (54.201%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.798 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.798    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_6
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[9]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.061    14.987    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.096    note_id_inst/UART_TX/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.719ns (46.157%)  route 2.005ns (53.843%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.550     5.071    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.589 f  note_id_inst/UART_TX/r_Clk_Count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.265    note_id_inst/UART_TX/r_Clk_Count_reg[7]
    SLICE_X55Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.389 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3/O
                         net (fo=1, routed)           0.402     6.791    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.842    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.966 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.966    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.342 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.342    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.795 r  note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.795    note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1_n_7
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436    14.777    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.061    14.988    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)        0.109    15.097    note_id_inst/UART_TX/r_Clk_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.698ns (45.682%)  route 2.019ns (54.318%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.790 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.790    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_4
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[11]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.061    14.987    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.096    note_id_inst/UART_TX/r_Clk_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 note_id_inst/freq_analyzer_inst/freq_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/freq_analyzer_inst/note_ascii_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.963ns (26.798%)  route 2.631ns (73.202%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.551     5.072    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X49Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  note_id_inst/freq_analyzer_inst/freq_reg[6]/Q
                         net (fo=5, routed)           0.973     6.463    note_id_inst/freq_analyzer_inst/freq[6]
    SLICE_X50Y84         LUT6 (Prop_lut6_I2_O)        0.296     6.759 r  note_id_inst/freq_analyzer_inst/note_ascii[0]_i_6/O
                         net (fo=1, routed)           1.002     7.761    note_id_inst/freq_analyzer_inst/note_ascii[0]_i_6_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.885 r  note_id_inst/freq_analyzer_inst/note_ascii[0]_i_2/O
                         net (fo=1, routed)           0.656     8.541    note_id_inst/freq_analyzer_inst/note_ascii[0]_i_2_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.665 r  note_id_inst/freq_analyzer_inst/note_ascii[0]_i_1/O
                         net (fo=1, routed)           0.000     8.665    note_id_inst/freq_analyzer_inst/note_ascii[0]_i_1_n_0
    SLICE_X51Y85         FDCE                                         r  note_id_inst/freq_analyzer_inst/note_ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.437    14.778    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y85         FDCE                                         r  note_id_inst/freq_analyzer_inst/note_ascii_reg[0]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.061    14.975    
    SLICE_X51Y85         FDCE (Setup_fdce_C_D)        0.029    15.004    note_id_inst/freq_analyzer_inst/note_ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.622ns (44.548%)  route 2.019ns (55.452%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.714 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.714    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_5
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[10]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.061    14.987    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.096    note_id_inst/UART_TX/r_Clk_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.602ns (44.242%)  route 2.019ns (55.758%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.694 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.694    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_7
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[8]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.061    14.987    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.096    note_id_inst/UART_TX/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.589ns (44.041%)  route 2.019ns (55.959%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.681 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.681    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_6
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.434    14.775    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[5]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.061    14.986    
    SLICE_X54Y82         FDRE (Setup_fdre_C_D)        0.109    15.095    note_id_inst/UART_TX/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.581ns (43.917%)  route 2.019ns (56.083%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.673 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.673    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_4
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.434    14.775    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.061    14.986    
    SLICE_X54Y82         FDRE (Setup_fdre_C_D)        0.109    15.095    note_id_inst/UART_TX/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.766ns (25.916%)  route 2.190ns (74.084%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.554     5.075    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/Q
                         net (fo=5, routed)           0.913     6.506    note_id_inst/debounce_frequency_inst/wait_counter_reg[6]
    SLICE_X52Y85         LUT5 (Prop_lut5_I2_O)        0.124     6.630 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_3/O
                         net (fo=2, routed)           0.456     7.086    note_id_inst/debounce_frequency_inst/wait_counter[8]_i_3_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.210 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.821     8.031    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.437    14.778    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.061    15.014    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.524    14.490    note_id_inst/debounce_frequency_inst/wait_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  6.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/Q
                         net (fo=7, routed)           0.133     1.717    note_id_inst/debounce_frequency_inst/wait_counter_reg[1]
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    note_id_inst/debounce_frequency_inst/next_state[0]
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X52Y84         FDCE (Hold_fdce_C_D)         0.120     1.576    note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 note_id_inst/uart_tx_byte_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.557     1.440    note_id_inst/clk_internal
    SLICE_X51Y81         FDPE                                         r  note_id_inst/uart_tx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  note_id_inst/uart_tx_byte_reg[2]/Q
                         net (fo=1, routed)           0.154     1.735    note_id_inst/UART_TX/Q[2]
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[2]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.070     1.524    note_id_inst/UART_TX/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 note_id_inst/uart_tx_byte_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.557     1.440    note_id_inst/clk_internal
    SLICE_X51Y81         FDPE                                         r  note_id_inst/uart_tx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  note_id_inst/uart_tx_byte_reg[3]/Q
                         net (fo=1, routed)           0.156     1.737    note_id_inst/UART_TX/Q[3]
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[3]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.072     1.526    note_id_inst/UART_TX/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 note_id_inst/uart_tx_byte_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.557     1.440    note_id_inst/clk_internal
    SLICE_X51Y81         FDCE                                         r  note_id_inst/uart_tx_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  note_id_inst/uart_tx_byte_reg[0]/Q
                         net (fo=1, routed)           0.155     1.736    note_id_inst/UART_TX/Q[0]
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[0]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.070     1.524    note_id_inst/UART_TX/r_TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 note_id_inst/UART_TX/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.559     1.442    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y83         FDRE                                         r  note_id_inst/UART_TX/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  note_id_inst/UART_TX/r_Bit_Index_reg[1]/Q
                         net (fo=6, routed)           0.085     1.655    note_id_inst/UART_TX/r_Bit_Index_reg_n_0_[1]
    SLICE_X53Y83         LUT6 (Prop_lut6_I3_O)        0.099     1.754 r  note_id_inst/UART_TX/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.754    note_id_inst/UART_TX/r_Bit_Index[2]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  note_id_inst/UART_TX/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.827     1.955    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y83         FDRE                                         r  note_id_inst/UART_TX/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.092     1.534    note_id_inst/UART_TX/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.558     1.441    note_id_inst/UART_TX/clk_internal
    SLICE_X52Y82         FDRE                                         r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/Q
                         net (fo=6, routed)           0.116     1.722    note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg_n_0_[3]
    SLICE_X53Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.767 r  note_id_inst/UART_TX/o_TX_Serial_i_2/O
                         net (fo=1, routed)           0.000     1.767    note_id_inst/UART_TX/o_TX_Serial_i_2_n_0
    SLICE_X53Y82         FDRE                                         r  note_id_inst/UART_TX/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.826     1.954    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y82         FDRE                                         r  note_id_inst/UART_TX/o_TX_Serial_reg/C
                         clock pessimism             -0.500     1.454    
    SLICE_X53Y82         FDRE (Hold_fdre_C_D)         0.091     1.545    note_id_inst/UART_TX/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.809%)  route 0.141ns (43.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/Q
                         net (fo=7, routed)           0.141     1.726    note_id_inst/debounce_frequency_inst/wait_counter_reg[3]
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  note_id_inst/debounce_frequency_inst/wait_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    note_id_inst/debounce_frequency_inst/wait_counter[0]_i_1_n_0
    SLICE_X51Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.091     1.548    note_id_inst/debounce_frequency_inst/wait_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.634%)  route 0.142ns (43.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/Q
                         net (fo=8, routed)           0.142     1.727    note_id_inst/debounce_frequency_inst/wait_counter_reg[0]
    SLICE_X53Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  note_id_inst/debounce_frequency_inst/wait_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.772    note_id_inst/debounce_frequency_inst/plusOp[5]
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.092     1.549    note_id_inst/debounce_frequency_inst/wait_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 note_id_inst/freq_analyzer_inst/note_ascii_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/uart_tx_byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y85         FDCE                                         r  note_id_inst/freq_analyzer_inst/note_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  note_id_inst/freq_analyzer_inst/note_ascii_reg[1]/Q
                         net (fo=1, routed)           0.176     1.761    note_id_inst/note_ascii[1]
    SLICE_X51Y81         FDCE                                         r  note_id_inst/uart_tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/clk_internal
    SLICE_X51Y81         FDCE                                         r  note_id_inst/uart_tx_byte_reg[1]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X51Y81         FDCE (Hold_fdce_C_D)         0.066     1.520    note_id_inst/uart_tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.292%)  route 0.178ns (45.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.558     1.441    note_id_inst/UART_TX/clk_internal
    SLICE_X52Y82         FDRE                                         r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/Q
                         net (fo=6, routed)           0.178     1.784    note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg_n_0_[3]
    SLICE_X52Y81         LUT5 (Prop_lut5_I3_O)        0.048     1.832 r  note_id_inst/UART_TX/r_TX_Done_i_1/O
                         net (fo=1, routed)           0.000     1.832    note_id_inst/UART_TX/r_TX_Done_i_1_n_0
    SLICE_X52Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X52Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Done_reg/C
                         clock pessimism             -0.499     1.454    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.131     1.585    note_id_inst/UART_TX/r_TX_Done_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   bufg_inst/I
Min Period        n/a     DSP48E1/CLK       n/a            2.154         10.000      7.846      DSP48_X1Y32     fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[0]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[1]/C
Min Period        n/a     FDPE/C            n/a            1.000         10.000      9.000      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[2]/C
Min Period        n/a     FDPE/C            n/a            1.000         10.000      9.000      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[3]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[6]/C
Min Period        n/a     FDPE/C            n/a            1.000         10.000      9.000      SLICE_X50Y81    note_id_inst/uart_tx_dv_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X52Y81    note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[0]/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[0]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[1]/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[1]/C
Low Pulse Width   Slow    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[2]/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[2]/C
Low Pulse Width   Slow    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[3]/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[3]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[0]/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[0]/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[1]/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[1]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[2]/C
High Pulse Width  Fast    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[2]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[3]/C
High Pulse Width  Fast    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       72.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.571ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 4.665ns (53.427%)  route 4.067ns (46.573%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.328 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.328    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_6
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 72.571    

Slack (MET) :             72.592ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 4.644ns (53.315%)  route 4.067ns (46.685%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.307 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.307    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_4
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                 72.592    

Slack (MET) :             72.666ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 4.570ns (52.915%)  route 4.067ns (47.085%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.233 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.233    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_5
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                 72.666    

Slack (MET) :             72.682ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 4.554ns (52.827%)  route 4.067ns (47.173%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.217 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.217    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_7
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                 72.682    

Slack (MET) :             72.685ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 4.551ns (52.811%)  route 4.067ns (47.189%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.214 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.214    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_6
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                 72.685    

Slack (MET) :             72.706ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 4.530ns (52.696%)  route 4.067ns (47.304%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.193 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.193    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_4
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                 72.706    

Slack (MET) :             72.780ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 4.456ns (52.285%)  route 4.067ns (47.715%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_5
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                 72.780    

Slack (MET) :             72.788ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 4.418ns (51.904%)  route 4.094ns (48.096%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.618    -2.401    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y83         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.456    -1.945 f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.104    -0.841    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]
    SLICE_X63Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.717 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.717    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0_i_3_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.167 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.167    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.053 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.053    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.061 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.061    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__2_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.175 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.175    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__3_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.289 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.289    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__4_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.403 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.403    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.517 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__6/CO[3]
                         net (fo=67, routed)          2.990     3.507    i2s_inst/i2s_transceiver_0/sclk_cnt1
    SLICE_X62Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.631 r  i2s_inst/i2s_transceiver_0/sclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     3.631    i2s_inst/i2s_transceiver_0/sclk_cnt[0]_i_4_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.181 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.181    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[0]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.295    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[4]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.409    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[8]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.523    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[12]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.637    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[16]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.751    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[20]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.865    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[24]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.979    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[28]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.093    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[32]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[36]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.321    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[40]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[44]_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.549    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[48]_i_1_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.663    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[52]_i_1_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.777 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.777    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[56]_i_1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.111 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.111    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[60]_i_1_n_6
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                 72.788    

Slack (MET) :             72.796ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 4.440ns (52.195%)  route 4.067ns (47.805%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.103 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.103    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_7
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 72.796    

Slack (MET) :             72.799ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.504ns  (logic 4.437ns (52.178%)  route 4.067ns (47.822%))
  Logic Levels:           24  (CARRY4=22 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.100 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.100    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_6
    SLICE_X65Y94         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y94         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 72.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_int_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.590    -0.539    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  i2s_inst/i2s_transceiver_0/lrck_int_reg/Q
                         net (fo=2, routed)           0.168    -0.230    i2s_inst/i2s_transceiver_0/lrck_OBUF
    SLICE_X61Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.185 r  i2s_inst/i2s_transceiver_0/lrck_int_i_1/O
                         net (fo=1, routed)           0.000    -0.185    i2s_inst/i2s_transceiver_0/lrck_int_i_1_n_0
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.860    -0.309    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/C
                         clock pessimism             -0.230    -0.539    
    SLICE_X61Y89         FDCE (Hold_fdce_C_D)         0.091    -0.448    i2s_inst/i2s_transceiver_0/lrck_int_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/sclk_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/sclk_int_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.593    -0.536    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  i2s_inst/i2s_transceiver_0/sclk_int_reg/Q
                         net (fo=2, routed)           0.175    -0.197    i2s_inst/i2s_transceiver_0/sclk_OBUF
    SLICE_X64Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.152 r  i2s_inst/i2s_transceiver_0/sclk_int_i_2/O
                         net (fo=1, routed)           0.000    -0.152    i2s_inst/i2s_transceiver_0/p_0_in1_in
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.863    -0.305    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X64Y95         FDCE (Hold_fdce_C_D)         0.120    -0.416    i2s_inst/i2s_transceiver_0/sclk_int_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.537    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y90         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/Q
                         net (fo=2, routed)           0.169    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[36]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[36]_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_4
    SLICE_X65Y90         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.862    -0.306    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y90         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X65Y90         FDCE (Hold_fdce_C_D)         0.105    -0.432    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.537    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y91         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/Q
                         net (fo=2, routed)           0.169    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]
    SLICE_X65Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[40]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[40]_i_2_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_4
    SLICE_X65Y91         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.862    -0.306    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y91         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X65Y91         FDCE (Hold_fdce_C_D)         0.105    -0.432    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.589    -0.540    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/Q
                         net (fo=2, routed)           0.170    -0.229    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]
    SLICE_X65Y84         LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  i2s_inst/i2s_transceiver_0/lrck_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    i2s_inst/i2s_transceiver_0/lrck_cnt[12]_i_2_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.121 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_4
    SLICE_X65Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.857    -0.311    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/C
                         clock pessimism             -0.229    -0.540    
    SLICE_X65Y84         FDCE (Hold_fdce_C_D)         0.105    -0.435    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.589    -0.540    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y85         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/Q
                         net (fo=2, routed)           0.170    -0.229    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]
    SLICE_X65Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  i2s_inst/i2s_transceiver_0/lrck_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    i2s_inst/i2s_transceiver_0/lrck_cnt[16]_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.121 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_4
    SLICE_X65Y85         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.858    -0.310    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y85         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X65Y85         FDCE (Hold_fdce_C_D)         0.105    -0.435    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.591    -0.538    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y88         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/Q
                         net (fo=2, routed)           0.170    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[28]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[28]_i_2_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_4
    SLICE_X65Y88         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.861    -0.307    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y88         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X65Y88         FDCE (Hold_fdce_C_D)         0.105    -0.433    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.591    -0.538    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/Q
                         net (fo=2, routed)           0.170    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[32]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[32]_i_2_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_4
    SLICE_X65Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.861    -0.307    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X65Y89         FDCE (Hold_fdce_C_D)         0.105    -0.433    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.537    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y92         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/Q
                         net (fo=2, routed)           0.170    -0.226    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]
    SLICE_X65Y92         LUT2 (Prop_lut2_I1_O)        0.045    -0.181 r  i2s_inst/i2s_transceiver_0/lrck_cnt[44]_i_2/O
                         net (fo=1, routed)           0.000    -0.181    i2s_inst/i2s_transceiver_0/lrck_cnt[44]_i_2_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.118 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.118    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_4
    SLICE_X65Y92         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.862    -0.306    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y92         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X65Y92         FDCE (Hold_fdce_C_D)         0.105    -0.432    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.593    -0.536    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y93         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/Q
                         net (fo=2, routed)           0.170    -0.225    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  i2s_inst/i2s_transceiver_0/lrck_cnt[48]_i_2/O
                         net (fo=1, routed)           0.000    -0.180    i2s_inst/i2s_transceiver_0/lrck_cnt[48]_i_2_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.117 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.117    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_4
    SLICE_X65Y93         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.863    -0.305    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y93         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.105    -0.431    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.667 }
Period(ns):         81.333
Sources:            { i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.333      79.178     BUFGCTRL_X0Y0   i2s_inst/i2s_clock/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.333      80.084     PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y81    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y85    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.333      78.667     PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y81    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y81    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y81    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y81    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   i2s_inst/i2s_clock/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.823ns (47.620%)  route 2.005ns (52.380%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.550     5.071    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.589 f  note_id_inst/UART_TX/r_Clk_Count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.265    note_id_inst/UART_TX/r_Clk_Count_reg[7]
    SLICE_X55Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.389 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3/O
                         net (fo=1, routed)           0.402     6.791    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.842    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.966 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.966    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.342 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.342    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.899 r  note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.899    note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1_n_6
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436    14.777    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[13]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)        0.109    15.123    note_id_inst/UART_TX/r_Clk_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.324ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.706ns (45.799%)  route 2.019ns (54.201%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.798 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.798    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_6
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[9]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.122    note_id_inst/UART_TX/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  6.324    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.719ns (46.157%)  route 2.005ns (53.843%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.550     5.071    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.589 f  note_id_inst/UART_TX/r_Clk_Count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.265    note_id_inst/UART_TX/r_Clk_Count_reg[7]
    SLICE_X55Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.389 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3/O
                         net (fo=1, routed)           0.402     6.791    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.842    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.966 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.966    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.342 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.342    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.795 r  note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.795    note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1_n_7
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436    14.777    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)        0.109    15.123    note_id_inst/UART_TX/r_Clk_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.698ns (45.682%)  route 2.019ns (54.318%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.790 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.790    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_4
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[11]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.122    note_id_inst/UART_TX/r_Clk_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 note_id_inst/freq_analyzer_inst/freq_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/freq_analyzer_inst/note_ascii_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.963ns (26.798%)  route 2.631ns (73.202%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.551     5.072    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X49Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  note_id_inst/freq_analyzer_inst/freq_reg[6]/Q
                         net (fo=5, routed)           0.973     6.463    note_id_inst/freq_analyzer_inst/freq[6]
    SLICE_X50Y84         LUT6 (Prop_lut6_I2_O)        0.296     6.759 r  note_id_inst/freq_analyzer_inst/note_ascii[0]_i_6/O
                         net (fo=1, routed)           1.002     7.761    note_id_inst/freq_analyzer_inst/note_ascii[0]_i_6_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.885 r  note_id_inst/freq_analyzer_inst/note_ascii[0]_i_2/O
                         net (fo=1, routed)           0.656     8.541    note_id_inst/freq_analyzer_inst/note_ascii[0]_i_2_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.665 r  note_id_inst/freq_analyzer_inst/note_ascii[0]_i_1/O
                         net (fo=1, routed)           0.000     8.665    note_id_inst/freq_analyzer_inst/note_ascii[0]_i_1_n_0
    SLICE_X51Y85         FDCE                                         r  note_id_inst/freq_analyzer_inst/note_ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.437    14.778    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y85         FDCE                                         r  note_id_inst/freq_analyzer_inst/note_ascii_reg[0]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y85         FDCE (Setup_fdce_C_D)        0.029    15.030    note_id_inst/freq_analyzer_inst/note_ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.622ns (44.548%)  route 2.019ns (55.452%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.714 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.714    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_5
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[10]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.122    note_id_inst/UART_TX/r_Clk_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.602ns (44.242%)  route 2.019ns (55.758%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.694 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.694    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_7
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[8]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.122    note_id_inst/UART_TX/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.589ns (44.041%)  route 2.019ns (55.959%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.681 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.681    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_6
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.434    14.775    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[5]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X54Y82         FDRE (Setup_fdre_C_D)        0.109    15.121    note_id_inst/UART_TX/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.581ns (43.917%)  route 2.019ns (56.083%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.673 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.673    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_4
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.434    14.775    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X54Y82         FDRE (Setup_fdre_C_D)        0.109    15.121    note_id_inst/UART_TX/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.766ns (25.916%)  route 2.190ns (74.084%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.554     5.075    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/Q
                         net (fo=5, routed)           0.913     6.506    note_id_inst/debounce_frequency_inst/wait_counter_reg[6]
    SLICE_X52Y85         LUT5 (Prop_lut5_I2_O)        0.124     6.630 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_3/O
                         net (fo=2, routed)           0.456     7.086    note_id_inst/debounce_frequency_inst/wait_counter[8]_i_3_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.210 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.821     8.031    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.437    14.778    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.524    14.516    note_id_inst/debounce_frequency_inst/wait_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.516    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  6.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/Q
                         net (fo=7, routed)           0.133     1.717    note_id_inst/debounce_frequency_inst/wait_counter_reg[1]
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    note_id_inst/debounce_frequency_inst/next_state[0]
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X52Y84         FDCE (Hold_fdce_C_D)         0.120     1.576    note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 note_id_inst/uart_tx_byte_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.557     1.440    note_id_inst/clk_internal
    SLICE_X51Y81         FDPE                                         r  note_id_inst/uart_tx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  note_id_inst/uart_tx_byte_reg[2]/Q
                         net (fo=1, routed)           0.154     1.735    note_id_inst/UART_TX/Q[2]
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[2]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.070     1.524    note_id_inst/UART_TX/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 note_id_inst/uart_tx_byte_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.557     1.440    note_id_inst/clk_internal
    SLICE_X51Y81         FDPE                                         r  note_id_inst/uart_tx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  note_id_inst/uart_tx_byte_reg[3]/Q
                         net (fo=1, routed)           0.156     1.737    note_id_inst/UART_TX/Q[3]
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[3]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.072     1.526    note_id_inst/UART_TX/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 note_id_inst/uart_tx_byte_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.557     1.440    note_id_inst/clk_internal
    SLICE_X51Y81         FDCE                                         r  note_id_inst/uart_tx_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  note_id_inst/uart_tx_byte_reg[0]/Q
                         net (fo=1, routed)           0.155     1.736    note_id_inst/UART_TX/Q[0]
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[0]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.070     1.524    note_id_inst/UART_TX/r_TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 note_id_inst/UART_TX/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.559     1.442    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y83         FDRE                                         r  note_id_inst/UART_TX/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  note_id_inst/UART_TX/r_Bit_Index_reg[1]/Q
                         net (fo=6, routed)           0.085     1.655    note_id_inst/UART_TX/r_Bit_Index_reg_n_0_[1]
    SLICE_X53Y83         LUT6 (Prop_lut6_I3_O)        0.099     1.754 r  note_id_inst/UART_TX/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.754    note_id_inst/UART_TX/r_Bit_Index[2]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  note_id_inst/UART_TX/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.827     1.955    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y83         FDRE                                         r  note_id_inst/UART_TX/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.092     1.534    note_id_inst/UART_TX/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.558     1.441    note_id_inst/UART_TX/clk_internal
    SLICE_X52Y82         FDRE                                         r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/Q
                         net (fo=6, routed)           0.116     1.722    note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg_n_0_[3]
    SLICE_X53Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.767 r  note_id_inst/UART_TX/o_TX_Serial_i_2/O
                         net (fo=1, routed)           0.000     1.767    note_id_inst/UART_TX/o_TX_Serial_i_2_n_0
    SLICE_X53Y82         FDRE                                         r  note_id_inst/UART_TX/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.826     1.954    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y82         FDRE                                         r  note_id_inst/UART_TX/o_TX_Serial_reg/C
                         clock pessimism             -0.500     1.454    
    SLICE_X53Y82         FDRE (Hold_fdre_C_D)         0.091     1.545    note_id_inst/UART_TX/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.809%)  route 0.141ns (43.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/Q
                         net (fo=7, routed)           0.141     1.726    note_id_inst/debounce_frequency_inst/wait_counter_reg[3]
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  note_id_inst/debounce_frequency_inst/wait_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    note_id_inst/debounce_frequency_inst/wait_counter[0]_i_1_n_0
    SLICE_X51Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.091     1.548    note_id_inst/debounce_frequency_inst/wait_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.634%)  route 0.142ns (43.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/Q
                         net (fo=8, routed)           0.142     1.727    note_id_inst/debounce_frequency_inst/wait_counter_reg[0]
    SLICE_X53Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  note_id_inst/debounce_frequency_inst/wait_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.772    note_id_inst/debounce_frequency_inst/plusOp[5]
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.092     1.549    note_id_inst/debounce_frequency_inst/wait_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 note_id_inst/freq_analyzer_inst/note_ascii_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/uart_tx_byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y85         FDCE                                         r  note_id_inst/freq_analyzer_inst/note_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  note_id_inst/freq_analyzer_inst/note_ascii_reg[1]/Q
                         net (fo=1, routed)           0.176     1.761    note_id_inst/note_ascii[1]
    SLICE_X51Y81         FDCE                                         r  note_id_inst/uart_tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/clk_internal
    SLICE_X51Y81         FDCE                                         r  note_id_inst/uart_tx_byte_reg[1]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X51Y81         FDCE (Hold_fdce_C_D)         0.066     1.520    note_id_inst/uart_tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.292%)  route 0.178ns (45.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.558     1.441    note_id_inst/UART_TX/clk_internal
    SLICE_X52Y82         FDRE                                         r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/Q
                         net (fo=6, routed)           0.178     1.784    note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg_n_0_[3]
    SLICE_X52Y81         LUT5 (Prop_lut5_I3_O)        0.048     1.832 r  note_id_inst/UART_TX/r_TX_Done_i_1/O
                         net (fo=1, routed)           0.000     1.832    note_id_inst/UART_TX/r_TX_Done_i_1_n_0
    SLICE_X52Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X52Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Done_reg/C
                         clock pessimism             -0.499     1.454    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.131     1.585    note_id_inst/UART_TX/r_TX_Done_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   bufg_inst/I
Min Period        n/a     DSP48E1/CLK       n/a            2.154         10.000      7.846      DSP48_X1Y32     fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[0]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[1]/C
Min Period        n/a     FDPE/C            n/a            1.000         10.000      9.000      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[2]/C
Min Period        n/a     FDPE/C            n/a            1.000         10.000      9.000      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[3]/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[6]/C
Min Period        n/a     FDPE/C            n/a            1.000         10.000      9.000      SLICE_X50Y81    note_id_inst/uart_tx_dv_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X52Y81    note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[0]/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[0]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[1]/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[1]/C
Low Pulse Width   Slow    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[2]/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[2]/C
Low Pulse Width   Slow    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[3]/C
Low Pulse Width   Fast    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[3]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[0]/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[0]/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[1]/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[1]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[2]/C
High Pulse Width  Fast    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[2]/C
High Pulse Width  Slow    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[3]/C
High Pulse Width  Fast    FDPE/C            n/a            0.500         5.000       4.500      SLICE_X51Y81    note_id_inst/uart_tx_byte_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       72.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.572ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 4.665ns (53.427%)  route 4.067ns (46.573%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.328 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.328    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_6
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.078    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 72.572    

Slack (MET) :             72.593ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 4.644ns (53.315%)  route 4.067ns (46.685%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.307 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.307    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_4
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.078    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                 72.593    

Slack (MET) :             72.667ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 4.570ns (52.915%)  route 4.067ns (47.085%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.233 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.233    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_5
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.078    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                 72.667    

Slack (MET) :             72.683ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 4.554ns (52.827%)  route 4.067ns (47.173%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.217 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.217    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_7
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.078    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                 72.683    

Slack (MET) :             72.686ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 4.551ns (52.811%)  route 4.067ns (47.189%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.214 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.214    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_6
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.078    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                 72.686    

Slack (MET) :             72.707ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 4.530ns (52.696%)  route 4.067ns (47.304%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.193 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.193    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_4
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.078    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                 72.707    

Slack (MET) :             72.781ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 4.456ns (52.285%)  route 4.067ns (47.715%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_5
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.078    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                 72.781    

Slack (MET) :             72.788ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 4.418ns (51.904%)  route 4.094ns (48.096%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.618    -2.401    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y83         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.456    -1.945 f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.104    -0.841    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]
    SLICE_X63Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.717 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.717    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0_i_3_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.167 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.167    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.053 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.053    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.061 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.061    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__2_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.175 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.175    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__3_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.289 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.289    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__4_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.403 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.403    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.517 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__6/CO[3]
                         net (fo=67, routed)          2.990     3.507    i2s_inst/i2s_transceiver_0/sclk_cnt1
    SLICE_X62Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.631 r  i2s_inst/i2s_transceiver_0/sclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     3.631    i2s_inst/i2s_transceiver_0/sclk_cnt[0]_i_4_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.181 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.181    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[0]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.295    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[4]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.409    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[8]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.523    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[12]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.637    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[16]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.751    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[20]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.865    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[24]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.979    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[28]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.093    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[32]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[36]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.321    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[40]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[44]_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.549    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[48]_i_1_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.663    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[52]_i_1_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.777 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.777    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[56]_i_1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.111 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.111    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[60]_i_1_n_6
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.078    78.837    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                 72.788    

Slack (MET) :             72.797ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 4.440ns (52.195%)  route 4.067ns (47.805%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.103 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.103    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_7
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.078    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 72.797    

Slack (MET) :             72.800ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.504ns  (logic 4.437ns (52.178%)  route 4.067ns (47.822%))
  Logic Levels:           24  (CARRY4=22 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.100 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.100    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_6
    SLICE_X65Y94         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y94         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.078    78.837    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 72.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_int_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.590    -0.539    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  i2s_inst/i2s_transceiver_0/lrck_int_reg/Q
                         net (fo=2, routed)           0.168    -0.230    i2s_inst/i2s_transceiver_0/lrck_OBUF
    SLICE_X61Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.185 r  i2s_inst/i2s_transceiver_0/lrck_int_i_1/O
                         net (fo=1, routed)           0.000    -0.185    i2s_inst/i2s_transceiver_0/lrck_int_i_1_n_0
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.860    -0.309    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/C
                         clock pessimism             -0.230    -0.539    
    SLICE_X61Y89         FDCE (Hold_fdce_C_D)         0.091    -0.448    i2s_inst/i2s_transceiver_0/lrck_int_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/sclk_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/sclk_int_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.593    -0.536    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  i2s_inst/i2s_transceiver_0/sclk_int_reg/Q
                         net (fo=2, routed)           0.175    -0.197    i2s_inst/i2s_transceiver_0/sclk_OBUF
    SLICE_X64Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.152 r  i2s_inst/i2s_transceiver_0/sclk_int_i_2/O
                         net (fo=1, routed)           0.000    -0.152    i2s_inst/i2s_transceiver_0/p_0_in1_in
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.863    -0.305    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X64Y95         FDCE (Hold_fdce_C_D)         0.120    -0.416    i2s_inst/i2s_transceiver_0/sclk_int_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.537    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y90         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/Q
                         net (fo=2, routed)           0.169    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[36]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[36]_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_4
    SLICE_X65Y90         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.862    -0.306    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y90         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X65Y90         FDCE (Hold_fdce_C_D)         0.105    -0.432    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.537    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y91         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/Q
                         net (fo=2, routed)           0.169    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]
    SLICE_X65Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[40]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[40]_i_2_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_4
    SLICE_X65Y91         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.862    -0.306    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y91         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X65Y91         FDCE (Hold_fdce_C_D)         0.105    -0.432    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.589    -0.540    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/Q
                         net (fo=2, routed)           0.170    -0.229    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]
    SLICE_X65Y84         LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  i2s_inst/i2s_transceiver_0/lrck_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    i2s_inst/i2s_transceiver_0/lrck_cnt[12]_i_2_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.121 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_4
    SLICE_X65Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.857    -0.311    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/C
                         clock pessimism             -0.229    -0.540    
    SLICE_X65Y84         FDCE (Hold_fdce_C_D)         0.105    -0.435    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.589    -0.540    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y85         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/Q
                         net (fo=2, routed)           0.170    -0.229    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]
    SLICE_X65Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  i2s_inst/i2s_transceiver_0/lrck_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    i2s_inst/i2s_transceiver_0/lrck_cnt[16]_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.121 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_4
    SLICE_X65Y85         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.858    -0.310    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y85         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/C
                         clock pessimism             -0.230    -0.540    
    SLICE_X65Y85         FDCE (Hold_fdce_C_D)         0.105    -0.435    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.591    -0.538    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y88         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/Q
                         net (fo=2, routed)           0.170    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[28]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[28]_i_2_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_4
    SLICE_X65Y88         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.861    -0.307    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y88         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X65Y88         FDCE (Hold_fdce_C_D)         0.105    -0.433    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.591    -0.538    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/Q
                         net (fo=2, routed)           0.170    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[32]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[32]_i_2_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_4
    SLICE_X65Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.861    -0.307    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X65Y89         FDCE (Hold_fdce_C_D)         0.105    -0.433    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.537    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y92         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/Q
                         net (fo=2, routed)           0.170    -0.226    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]
    SLICE_X65Y92         LUT2 (Prop_lut2_I1_O)        0.045    -0.181 r  i2s_inst/i2s_transceiver_0/lrck_cnt[44]_i_2/O
                         net (fo=1, routed)           0.000    -0.181    i2s_inst/i2s_transceiver_0/lrck_cnt[44]_i_2_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.118 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.118    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_4
    SLICE_X65Y92         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.862    -0.306    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y92         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X65Y92         FDCE (Hold_fdce_C_D)         0.105    -0.432    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.593    -0.536    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y93         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/Q
                         net (fo=2, routed)           0.170    -0.225    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  i2s_inst/i2s_transceiver_0/lrck_cnt[48]_i_2/O
                         net (fo=1, routed)           0.000    -0.180    i2s_inst/i2s_transceiver_0/lrck_cnt[48]_i_2_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.117 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.117    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_4
    SLICE_X65Y93         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.863    -0.305    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y93         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.105    -0.431    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 40.667 }
Period(ns):         81.333
Sources:            { i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         81.333      79.178     BUFGCTRL_X0Y0   i2s_inst/i2s_clock/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         81.333      80.084     PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y81    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         81.333      80.333     SLICE_X65Y85    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       81.333      78.667     PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y81    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y81    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y81    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y81    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y83    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         40.667      40.167     SLICE_X65Y84    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   i2s_inst/i2s_clock/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack        6.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.823ns (47.620%)  route 2.005ns (52.380%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.550     5.071    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.589 f  note_id_inst/UART_TX/r_Clk_Count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.265    note_id_inst/UART_TX/r_Clk_Count_reg[7]
    SLICE_X55Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.389 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3/O
                         net (fo=1, routed)           0.402     6.791    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.842    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.966 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.966    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.342 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.342    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.899 r  note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.899    note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1_n_6
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436    14.777    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[13]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.061    14.988    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)        0.109    15.097    note_id_inst/UART_TX/r_Clk_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.706ns (45.799%)  route 2.019ns (54.201%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.798 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.798    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_6
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[9]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.061    14.987    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.096    note_id_inst/UART_TX/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.719ns (46.157%)  route 2.005ns (53.843%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.550     5.071    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.589 f  note_id_inst/UART_TX/r_Clk_Count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.265    note_id_inst/UART_TX/r_Clk_Count_reg[7]
    SLICE_X55Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.389 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3/O
                         net (fo=1, routed)           0.402     6.791    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.842    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.966 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.966    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.342 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.342    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.795 r  note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.795    note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1_n_7
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436    14.777    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.061    14.988    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)        0.109    15.097    note_id_inst/UART_TX/r_Clk_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.698ns (45.682%)  route 2.019ns (54.318%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.790 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.790    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_4
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[11]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.061    14.987    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.096    note_id_inst/UART_TX/r_Clk_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 note_id_inst/freq_analyzer_inst/freq_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/freq_analyzer_inst/note_ascii_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.963ns (26.798%)  route 2.631ns (73.202%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.551     5.072    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X49Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  note_id_inst/freq_analyzer_inst/freq_reg[6]/Q
                         net (fo=5, routed)           0.973     6.463    note_id_inst/freq_analyzer_inst/freq[6]
    SLICE_X50Y84         LUT6 (Prop_lut6_I2_O)        0.296     6.759 r  note_id_inst/freq_analyzer_inst/note_ascii[0]_i_6/O
                         net (fo=1, routed)           1.002     7.761    note_id_inst/freq_analyzer_inst/note_ascii[0]_i_6_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.885 r  note_id_inst/freq_analyzer_inst/note_ascii[0]_i_2/O
                         net (fo=1, routed)           0.656     8.541    note_id_inst/freq_analyzer_inst/note_ascii[0]_i_2_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.665 r  note_id_inst/freq_analyzer_inst/note_ascii[0]_i_1/O
                         net (fo=1, routed)           0.000     8.665    note_id_inst/freq_analyzer_inst/note_ascii[0]_i_1_n_0
    SLICE_X51Y85         FDCE                                         r  note_id_inst/freq_analyzer_inst/note_ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.437    14.778    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y85         FDCE                                         r  note_id_inst/freq_analyzer_inst/note_ascii_reg[0]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.061    14.975    
    SLICE_X51Y85         FDCE (Setup_fdce_C_D)        0.029    15.004    note_id_inst/freq_analyzer_inst/note_ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.622ns (44.548%)  route 2.019ns (55.452%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.714 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.714    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_5
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[10]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.061    14.987    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.096    note_id_inst/UART_TX/r_Clk_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.602ns (44.242%)  route 2.019ns (55.758%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.694 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.694    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_7
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[8]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.061    14.987    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.096    note_id_inst/UART_TX/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.589ns (44.041%)  route 2.019ns (55.959%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.681 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.681    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_6
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.434    14.775    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[5]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.061    14.986    
    SLICE_X54Y82         FDRE (Setup_fdre_C_D)        0.109    15.095    note_id_inst/UART_TX/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.581ns (43.917%)  route 2.019ns (56.083%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.673 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.673    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_4
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.434    14.775    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.061    14.986    
    SLICE_X54Y82         FDRE (Setup_fdre_C_D)        0.109    15.095    note_id_inst/UART_TX/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.766ns (25.916%)  route 2.190ns (74.084%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.554     5.075    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/Q
                         net (fo=5, routed)           0.913     6.506    note_id_inst/debounce_frequency_inst/wait_counter_reg[6]
    SLICE_X52Y85         LUT5 (Prop_lut5_I2_O)        0.124     6.630 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_3/O
                         net (fo=2, routed)           0.456     7.086    note_id_inst/debounce_frequency_inst/wait_counter[8]_i_3_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.210 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.821     8.031    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.437    14.778    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.061    15.014    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.524    14.490    note_id_inst/debounce_frequency_inst/wait_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  6.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/Q
                         net (fo=7, routed)           0.133     1.717    note_id_inst/debounce_frequency_inst/wait_counter_reg[1]
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    note_id_inst/debounce_frequency_inst/next_state[0]
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.500     1.456    
                         clock uncertainty            0.061     1.517    
    SLICE_X52Y84         FDCE (Hold_fdce_C_D)         0.120     1.637    note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 note_id_inst/uart_tx_byte_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.557     1.440    note_id_inst/clk_internal
    SLICE_X51Y81         FDPE                                         r  note_id_inst/uart_tx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  note_id_inst/uart_tx_byte_reg[2]/Q
                         net (fo=1, routed)           0.154     1.735    note_id_inst/UART_TX/Q[2]
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[2]/C
                         clock pessimism             -0.499     1.454    
                         clock uncertainty            0.061     1.515    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.070     1.585    note_id_inst/UART_TX/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 note_id_inst/uart_tx_byte_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.557     1.440    note_id_inst/clk_internal
    SLICE_X51Y81         FDPE                                         r  note_id_inst/uart_tx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  note_id_inst/uart_tx_byte_reg[3]/Q
                         net (fo=1, routed)           0.156     1.737    note_id_inst/UART_TX/Q[3]
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[3]/C
                         clock pessimism             -0.499     1.454    
                         clock uncertainty            0.061     1.515    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.072     1.587    note_id_inst/UART_TX/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 note_id_inst/uart_tx_byte_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.557     1.440    note_id_inst/clk_internal
    SLICE_X51Y81         FDCE                                         r  note_id_inst/uart_tx_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  note_id_inst/uart_tx_byte_reg[0]/Q
                         net (fo=1, routed)           0.155     1.736    note_id_inst/UART_TX/Q[0]
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[0]/C
                         clock pessimism             -0.499     1.454    
                         clock uncertainty            0.061     1.515    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.070     1.585    note_id_inst/UART_TX/r_TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 note_id_inst/UART_TX/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.559     1.442    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y83         FDRE                                         r  note_id_inst/UART_TX/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  note_id_inst/UART_TX/r_Bit_Index_reg[1]/Q
                         net (fo=6, routed)           0.085     1.655    note_id_inst/UART_TX/r_Bit_Index_reg_n_0_[1]
    SLICE_X53Y83         LUT6 (Prop_lut6_I3_O)        0.099     1.754 r  note_id_inst/UART_TX/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.754    note_id_inst/UART_TX/r_Bit_Index[2]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  note_id_inst/UART_TX/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.827     1.955    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y83         FDRE                                         r  note_id_inst/UART_TX/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.513     1.442    
                         clock uncertainty            0.061     1.503    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.092     1.595    note_id_inst/UART_TX/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.558     1.441    note_id_inst/UART_TX/clk_internal
    SLICE_X52Y82         FDRE                                         r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/Q
                         net (fo=6, routed)           0.116     1.722    note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg_n_0_[3]
    SLICE_X53Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.767 r  note_id_inst/UART_TX/o_TX_Serial_i_2/O
                         net (fo=1, routed)           0.000     1.767    note_id_inst/UART_TX/o_TX_Serial_i_2_n_0
    SLICE_X53Y82         FDRE                                         r  note_id_inst/UART_TX/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.826     1.954    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y82         FDRE                                         r  note_id_inst/UART_TX/o_TX_Serial_reg/C
                         clock pessimism             -0.500     1.454    
                         clock uncertainty            0.061     1.515    
    SLICE_X53Y82         FDRE (Hold_fdre_C_D)         0.091     1.606    note_id_inst/UART_TX/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.809%)  route 0.141ns (43.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/Q
                         net (fo=7, routed)           0.141     1.726    note_id_inst/debounce_frequency_inst/wait_counter_reg[3]
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  note_id_inst/debounce_frequency_inst/wait_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    note_id_inst/debounce_frequency_inst/wait_counter[0]_i_1_n_0
    SLICE_X51Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/C
                         clock pessimism             -0.499     1.457    
                         clock uncertainty            0.061     1.518    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.091     1.609    note_id_inst/debounce_frequency_inst/wait_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.634%)  route 0.142ns (43.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/Q
                         net (fo=8, routed)           0.142     1.727    note_id_inst/debounce_frequency_inst/wait_counter_reg[0]
    SLICE_X53Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  note_id_inst/debounce_frequency_inst/wait_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.772    note_id_inst/debounce_frequency_inst/plusOp[5]
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/C
                         clock pessimism             -0.499     1.457    
                         clock uncertainty            0.061     1.518    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.092     1.610    note_id_inst/debounce_frequency_inst/wait_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 note_id_inst/freq_analyzer_inst/note_ascii_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/uart_tx_byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y85         FDCE                                         r  note_id_inst/freq_analyzer_inst/note_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  note_id_inst/freq_analyzer_inst/note_ascii_reg[1]/Q
                         net (fo=1, routed)           0.176     1.761    note_id_inst/note_ascii[1]
    SLICE_X51Y81         FDCE                                         r  note_id_inst/uart_tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/clk_internal
    SLICE_X51Y81         FDCE                                         r  note_id_inst/uart_tx_byte_reg[1]/C
                         clock pessimism             -0.499     1.454    
                         clock uncertainty            0.061     1.515    
    SLICE_X51Y81         FDCE (Hold_fdce_C_D)         0.066     1.581    note_id_inst/uart_tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.292%)  route 0.178ns (45.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.558     1.441    note_id_inst/UART_TX/clk_internal
    SLICE_X52Y82         FDRE                                         r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/Q
                         net (fo=6, routed)           0.178     1.784    note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg_n_0_[3]
    SLICE_X52Y81         LUT5 (Prop_lut5_I3_O)        0.048     1.832 r  note_id_inst/UART_TX/r_TX_Done_i_1/O
                         net (fo=1, routed)           0.000     1.832    note_id_inst/UART_TX/r_TX_Done_i_1_n_0
    SLICE_X52Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X52Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Done_reg/C
                         clock pessimism             -0.499     1.454    
                         clock uncertainty            0.061     1.515    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.131     1.646    note_id_inst/UART_TX/r_TX_Done_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       72.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.571ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 4.665ns (53.427%)  route 4.067ns (46.573%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.328 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.328    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_6
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 72.571    

Slack (MET) :             72.592ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 4.644ns (53.315%)  route 4.067ns (46.685%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.307 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.307    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_4
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                 72.592    

Slack (MET) :             72.666ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 4.570ns (52.915%)  route 4.067ns (47.085%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.233 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.233    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_5
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                 72.666    

Slack (MET) :             72.682ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 4.554ns (52.827%)  route 4.067ns (47.173%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.217 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.217    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_7
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                 72.682    

Slack (MET) :             72.685ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 4.551ns (52.811%)  route 4.067ns (47.189%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.214 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.214    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_6
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                 72.685    

Slack (MET) :             72.706ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 4.530ns (52.696%)  route 4.067ns (47.304%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.193 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.193    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_4
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                 72.706    

Slack (MET) :             72.780ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 4.456ns (52.285%)  route 4.067ns (47.715%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_5
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                 72.780    

Slack (MET) :             72.788ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 4.418ns (51.904%)  route 4.094ns (48.096%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.618    -2.401    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y83         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.456    -1.945 f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.104    -0.841    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]
    SLICE_X63Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.717 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.717    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0_i_3_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.167 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.167    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.053 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.053    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.061 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.061    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__2_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.175 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.175    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__3_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.289 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.289    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__4_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.403 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.403    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.517 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__6/CO[3]
                         net (fo=67, routed)          2.990     3.507    i2s_inst/i2s_transceiver_0/sclk_cnt1
    SLICE_X62Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.631 r  i2s_inst/i2s_transceiver_0/sclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     3.631    i2s_inst/i2s_transceiver_0/sclk_cnt[0]_i_4_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.181 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.181    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[0]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.295    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[4]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.409    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[8]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.523    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[12]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.637    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[16]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.751    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[20]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.865    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[24]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.979    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[28]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.093    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[32]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[36]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.321    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[40]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[44]_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.549    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[48]_i_1_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.663    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[52]_i_1_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.777 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.777    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[56]_i_1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.111 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.111    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[60]_i_1_n_6
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                 72.788    

Slack (MET) :             72.796ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 4.440ns (52.195%)  route 4.067ns (47.805%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.103 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.103    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_7
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 72.796    

Slack (MET) :             72.799ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0 rise@81.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.504ns  (logic 4.437ns (52.178%)  route 4.067ns (47.822%))
  Logic Levels:           24  (CARRY4=22 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.100 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.100    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_6
    SLICE_X65Y94         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y94         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 72.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_int_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.590    -0.539    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  i2s_inst/i2s_transceiver_0/lrck_int_reg/Q
                         net (fo=2, routed)           0.168    -0.230    i2s_inst/i2s_transceiver_0/lrck_OBUF
    SLICE_X61Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.185 r  i2s_inst/i2s_transceiver_0/lrck_int_i_1/O
                         net (fo=1, routed)           0.000    -0.185    i2s_inst/i2s_transceiver_0/lrck_int_i_1_n_0
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.860    -0.309    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/C
                         clock pessimism             -0.230    -0.539    
                         clock uncertainty            0.079    -0.461    
    SLICE_X61Y89         FDCE (Hold_fdce_C_D)         0.091    -0.370    i2s_inst/i2s_transceiver_0/lrck_int_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/sclk_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/sclk_int_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.593    -0.536    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  i2s_inst/i2s_transceiver_0/sclk_int_reg/Q
                         net (fo=2, routed)           0.175    -0.197    i2s_inst/i2s_transceiver_0/sclk_OBUF
    SLICE_X64Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.152 r  i2s_inst/i2s_transceiver_0/sclk_int_i_2/O
                         net (fo=1, routed)           0.000    -0.152    i2s_inst/i2s_transceiver_0/p_0_in1_in
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.863    -0.305    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/C
                         clock pessimism             -0.231    -0.536    
                         clock uncertainty            0.079    -0.458    
    SLICE_X64Y95         FDCE (Hold_fdce_C_D)         0.120    -0.338    i2s_inst/i2s_transceiver_0/sclk_int_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.537    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y90         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/Q
                         net (fo=2, routed)           0.169    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[36]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[36]_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_4
    SLICE_X65Y90         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.862    -0.306    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y90         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.079    -0.459    
    SLICE_X65Y90         FDCE (Hold_fdce_C_D)         0.105    -0.354    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.537    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y91         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/Q
                         net (fo=2, routed)           0.169    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]
    SLICE_X65Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[40]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[40]_i_2_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_4
    SLICE_X65Y91         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.862    -0.306    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y91         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.079    -0.459    
    SLICE_X65Y91         FDCE (Hold_fdce_C_D)         0.105    -0.354    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.589    -0.540    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/Q
                         net (fo=2, routed)           0.170    -0.229    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]
    SLICE_X65Y84         LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  i2s_inst/i2s_transceiver_0/lrck_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    i2s_inst/i2s_transceiver_0/lrck_cnt[12]_i_2_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.121 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_4
    SLICE_X65Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.857    -0.311    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/C
                         clock pessimism             -0.229    -0.540    
                         clock uncertainty            0.079    -0.462    
    SLICE_X65Y84         FDCE (Hold_fdce_C_D)         0.105    -0.357    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.589    -0.540    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y85         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/Q
                         net (fo=2, routed)           0.170    -0.229    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]
    SLICE_X65Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  i2s_inst/i2s_transceiver_0/lrck_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    i2s_inst/i2s_transceiver_0/lrck_cnt[16]_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.121 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_4
    SLICE_X65Y85         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.858    -0.310    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y85         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.079    -0.462    
    SLICE_X65Y85         FDCE (Hold_fdce_C_D)         0.105    -0.357    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.591    -0.538    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y88         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/Q
                         net (fo=2, routed)           0.170    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[28]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[28]_i_2_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_4
    SLICE_X65Y88         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.861    -0.307    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y88         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.079    -0.460    
    SLICE_X65Y88         FDCE (Hold_fdce_C_D)         0.105    -0.355    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.591    -0.538    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/Q
                         net (fo=2, routed)           0.170    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[32]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[32]_i_2_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_4
    SLICE_X65Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.861    -0.307    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.079    -0.460    
    SLICE_X65Y89         FDCE (Hold_fdce_C_D)         0.105    -0.355    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.537    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y92         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/Q
                         net (fo=2, routed)           0.170    -0.226    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]
    SLICE_X65Y92         LUT2 (Prop_lut2_I1_O)        0.045    -0.181 r  i2s_inst/i2s_transceiver_0/lrck_cnt[44]_i_2/O
                         net (fo=1, routed)           0.000    -0.181    i2s_inst/i2s_transceiver_0/lrck_cnt[44]_i_2_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.118 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.118    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_4
    SLICE_X65Y92         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.862    -0.306    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y92         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.079    -0.459    
    SLICE_X65Y92         FDCE (Hold_fdce_C_D)         0.105    -0.354    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.593    -0.536    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y93         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/Q
                         net (fo=2, routed)           0.170    -0.225    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  i2s_inst/i2s_transceiver_0/lrck_cnt[48]_i_2/O
                         net (fo=1, routed)           0.000    -0.180    i2s_inst/i2s_transceiver_0/lrck_cnt[48]_i_2_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.117 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.117    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_4
    SLICE_X65Y93         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.863    -0.305    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y93         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/C
                         clock pessimism             -0.231    -0.536    
                         clock uncertainty            0.079    -0.458    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.105    -0.353    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.823ns (47.620%)  route 2.005ns (52.380%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.550     5.071    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.589 f  note_id_inst/UART_TX/r_Clk_Count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.265    note_id_inst/UART_TX/r_Clk_Count_reg[7]
    SLICE_X55Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.389 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3/O
                         net (fo=1, routed)           0.402     6.791    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.842    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.966 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.966    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.342 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.342    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.899 r  note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.899    note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1_n_6
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436    14.777    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[13]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.061    14.988    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)        0.109    15.097    note_id_inst/UART_TX/r_Clk_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.706ns (45.799%)  route 2.019ns (54.201%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.798 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.798    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_6
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[9]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.061    14.987    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.096    note_id_inst/UART_TX/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 1.719ns (46.157%)  route 2.005ns (53.843%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.550     5.071    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.589 f  note_id_inst/UART_TX/r_Clk_Count_reg[7]/Q
                         net (fo=2, routed)           0.676     6.265    note_id_inst/UART_TX/r_Clk_Count_reg[7]
    SLICE_X55Y82         LUT4 (Prop_lut4_I0_O)        0.124     6.389 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3/O
                         net (fo=1, routed)           0.402     6.791    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_3_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I3_O)        0.124     6.915 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.842    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.966 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.966    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.342 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.342    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.459 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.459    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.576 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.576    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.795 r  note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.795    note_id_inst/UART_TX/r_Clk_Count_reg[12]_i_1_n_7
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436    14.777    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.061    14.988    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)        0.109    15.097    note_id_inst/UART_TX/r_Clk_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.698ns (45.682%)  route 2.019ns (54.318%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.790 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.790    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_4
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[11]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.061    14.987    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.096    note_id_inst/UART_TX/r_Clk_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 note_id_inst/freq_analyzer_inst/freq_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/freq_analyzer_inst/note_ascii_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.963ns (26.798%)  route 2.631ns (73.202%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.551     5.072    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X49Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.419     5.491 r  note_id_inst/freq_analyzer_inst/freq_reg[6]/Q
                         net (fo=5, routed)           0.973     6.463    note_id_inst/freq_analyzer_inst/freq[6]
    SLICE_X50Y84         LUT6 (Prop_lut6_I2_O)        0.296     6.759 r  note_id_inst/freq_analyzer_inst/note_ascii[0]_i_6/O
                         net (fo=1, routed)           1.002     7.761    note_id_inst/freq_analyzer_inst/note_ascii[0]_i_6_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I2_O)        0.124     7.885 r  note_id_inst/freq_analyzer_inst/note_ascii[0]_i_2/O
                         net (fo=1, routed)           0.656     8.541    note_id_inst/freq_analyzer_inst/note_ascii[0]_i_2_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.665 r  note_id_inst/freq_analyzer_inst/note_ascii[0]_i_1/O
                         net (fo=1, routed)           0.000     8.665    note_id_inst/freq_analyzer_inst/note_ascii[0]_i_1_n_0
    SLICE_X51Y85         FDCE                                         r  note_id_inst/freq_analyzer_inst/note_ascii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.437    14.778    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y85         FDCE                                         r  note_id_inst/freq_analyzer_inst/note_ascii_reg[0]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.061    14.975    
    SLICE_X51Y85         FDCE (Setup_fdce_C_D)        0.029    15.004    note_id_inst/freq_analyzer_inst/note_ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.622ns (44.548%)  route 2.019ns (55.452%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.714 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.714    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_5
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[10]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.061    14.987    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.096    note_id_inst/UART_TX/r_Clk_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.602ns (44.242%)  route 2.019ns (55.758%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.475 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.475    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.694 r  note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.694    note_id_inst/UART_TX/r_Clk_Count_reg[8]_i_1_n_7
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.435    14.776    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y83         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[8]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.061    14.987    
    SLICE_X54Y83         FDRE (Setup_fdre_C_D)        0.109    15.096    note_id_inst/UART_TX/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.414ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.589ns (44.041%)  route 2.019ns (55.959%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.681 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.681    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_6
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.434    14.775    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[5]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.061    14.986    
    SLICE_X54Y82         FDRE (Setup_fdre_C_D)        0.109    15.095    note_id_inst/UART_TX/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                  6.414    

Slack (MET) :             6.422ns  (required time - arrival time)
  Source:                 note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Clk_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.581ns (43.917%)  route 2.019ns (56.083%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.552     5.073    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y84         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y84         FDRE (Prop_fdre_C_Q)         0.518     5.591 f  note_id_inst/UART_TX/r_Clk_Count_reg[12]/Q
                         net (fo=3, routed)           0.659     6.250    note_id_inst/UART_TX/r_Clk_Count_reg[12]
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     6.374 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4/O
                         net (fo=1, routed)           0.433     6.807    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_4_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I4_O)        0.124     6.931 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2/O
                         net (fo=23, routed)          0.927     7.858    note_id_inst/UART_TX/FSM_onehot_r_SM_Main[4]_i_2_n_0
    SLICE_X54Y81         LUT2 (Prop_lut2_I0_O)        0.124     7.982 r  note_id_inst/UART_TX/r_Clk_Count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.982    note_id_inst/UART_TX/r_Clk_Count[0]_i_3_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.358 r  note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.358    note_id_inst/UART_TX/r_Clk_Count_reg[0]_i_2_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.673 r  note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.673    note_id_inst/UART_TX/r_Clk_Count_reg[4]_i_1_n_4
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.434    14.775    note_id_inst/UART_TX/clk_internal
    SLICE_X54Y82         FDRE                                         r  note_id_inst/UART_TX/r_Clk_Count_reg[7]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.061    14.986    
    SLICE_X54Y82         FDRE (Setup_fdre_C_D)        0.109    15.095    note_id_inst/UART_TX/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.766ns (25.916%)  route 2.190ns (74.084%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.554     5.075    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/Q
                         net (fo=5, routed)           0.913     6.506    note_id_inst/debounce_frequency_inst/wait_counter_reg[6]
    SLICE_X52Y85         LUT5 (Prop_lut5_I2_O)        0.124     6.630 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_3/O
                         net (fo=2, routed)           0.456     7.086    note_id_inst/debounce_frequency_inst/wait_counter[8]_i_3_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.210 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.821     8.031    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  bufg_inst/O
                         net (fo=68, routed)          1.437    14.778    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.061    15.014    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.524    14.490    note_id_inst/debounce_frequency_inst/wait_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  6.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/Q
                         net (fo=7, routed)           0.133     1.717    note_id_inst/debounce_frequency_inst/wait_counter_reg[1]
    SLICE_X52Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    note_id_inst/debounce_frequency_inst/next_state[0]
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.500     1.456    
                         clock uncertainty            0.061     1.517    
    SLICE_X52Y84         FDCE (Hold_fdce_C_D)         0.120     1.637    note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 note_id_inst/uart_tx_byte_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.557     1.440    note_id_inst/clk_internal
    SLICE_X51Y81         FDPE                                         r  note_id_inst/uart_tx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  note_id_inst/uart_tx_byte_reg[2]/Q
                         net (fo=1, routed)           0.154     1.735    note_id_inst/UART_TX/Q[2]
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[2]/C
                         clock pessimism             -0.499     1.454    
                         clock uncertainty            0.061     1.515    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.070     1.585    note_id_inst/UART_TX/r_TX_Data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 note_id_inst/uart_tx_byte_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.557     1.440    note_id_inst/clk_internal
    SLICE_X51Y81         FDPE                                         r  note_id_inst/uart_tx_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDPE (Prop_fdpe_C_Q)         0.141     1.581 r  note_id_inst/uart_tx_byte_reg[3]/Q
                         net (fo=1, routed)           0.156     1.737    note_id_inst/UART_TX/Q[3]
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[3]/C
                         clock pessimism             -0.499     1.454    
                         clock uncertainty            0.061     1.515    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.072     1.587    note_id_inst/UART_TX/r_TX_Data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 note_id_inst/uart_tx_byte_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.557     1.440    note_id_inst/clk_internal
    SLICE_X51Y81         FDCE                                         r  note_id_inst/uart_tx_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  note_id_inst/uart_tx_byte_reg[0]/Q
                         net (fo=1, routed)           0.155     1.736    note_id_inst/UART_TX/Q[0]
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Data_reg[0]/C
                         clock pessimism             -0.499     1.454    
                         clock uncertainty            0.061     1.515    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.070     1.585    note_id_inst/UART_TX/r_TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 note_id_inst/UART_TX/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.559     1.442    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y83         FDRE                                         r  note_id_inst/UART_TX/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  note_id_inst/UART_TX/r_Bit_Index_reg[1]/Q
                         net (fo=6, routed)           0.085     1.655    note_id_inst/UART_TX/r_Bit_Index_reg_n_0_[1]
    SLICE_X53Y83         LUT6 (Prop_lut6_I3_O)        0.099     1.754 r  note_id_inst/UART_TX/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.754    note_id_inst/UART_TX/r_Bit_Index[2]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  note_id_inst/UART_TX/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.827     1.955    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y83         FDRE                                         r  note_id_inst/UART_TX/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.513     1.442    
                         clock uncertainty            0.061     1.503    
    SLICE_X53Y83         FDRE (Hold_fdre_C_D)         0.092     1.595    note_id_inst/UART_TX/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.558     1.441    note_id_inst/UART_TX/clk_internal
    SLICE_X52Y82         FDRE                                         r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/Q
                         net (fo=6, routed)           0.116     1.722    note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg_n_0_[3]
    SLICE_X53Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.767 r  note_id_inst/UART_TX/o_TX_Serial_i_2/O
                         net (fo=1, routed)           0.000     1.767    note_id_inst/UART_TX/o_TX_Serial_i_2_n_0
    SLICE_X53Y82         FDRE                                         r  note_id_inst/UART_TX/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.826     1.954    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y82         FDRE                                         r  note_id_inst/UART_TX/o_TX_Serial_reg/C
                         clock pessimism             -0.500     1.454    
                         clock uncertainty            0.061     1.515    
    SLICE_X53Y82         FDRE (Hold_fdre_C_D)         0.091     1.606    note_id_inst/UART_TX/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.809%)  route 0.141ns (43.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/Q
                         net (fo=7, routed)           0.141     1.726    note_id_inst/debounce_frequency_inst/wait_counter_reg[3]
    SLICE_X51Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  note_id_inst/debounce_frequency_inst/wait_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    note_id_inst/debounce_frequency_inst/wait_counter[0]_i_1_n_0
    SLICE_X51Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/C
                         clock pessimism             -0.499     1.457    
                         clock uncertainty            0.061     1.518    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.091     1.609    note_id_inst/debounce_frequency_inst/wait_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.634%)  route 0.142ns (43.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  note_id_inst/debounce_frequency_inst/wait_counter_reg[0]/Q
                         net (fo=8, routed)           0.142     1.727    note_id_inst/debounce_frequency_inst/wait_counter_reg[0]
    SLICE_X53Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.772 r  note_id_inst/debounce_frequency_inst/wait_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.772    note_id_inst/debounce_frequency_inst/plusOp[5]
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/C
                         clock pessimism             -0.499     1.457    
                         clock uncertainty            0.061     1.518    
    SLICE_X53Y84         FDRE (Hold_fdre_C_D)         0.092     1.610    note_id_inst/debounce_frequency_inst/wait_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 note_id_inst/freq_analyzer_inst/note_ascii_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/uart_tx_byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y85         FDCE                                         r  note_id_inst/freq_analyzer_inst/note_ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  note_id_inst/freq_analyzer_inst/note_ascii_reg[1]/Q
                         net (fo=1, routed)           0.176     1.761    note_id_inst/note_ascii[1]
    SLICE_X51Y81         FDCE                                         r  note_id_inst/uart_tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/clk_internal
    SLICE_X51Y81         FDCE                                         r  note_id_inst/uart_tx_byte_reg[1]/C
                         clock pessimism             -0.499     1.454    
                         clock uncertainty            0.061     1.515    
    SLICE_X51Y81         FDCE (Hold_fdce_C_D)         0.066     1.581    note_id_inst/uart_tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/UART_TX/r_TX_Done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.212ns (54.292%)  route 0.178ns (45.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.558     1.441    note_id_inst/UART_TX/clk_internal
    SLICE_X52Y82         FDRE                                         r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg[3]/Q
                         net (fo=6, routed)           0.178     1.784    note_id_inst/UART_TX/FSM_onehot_r_SM_Main_reg_n_0_[3]
    SLICE_X52Y81         LUT5 (Prop_lut5_I3_O)        0.048     1.832 r  note_id_inst/UART_TX/r_TX_Done_i_1/O
                         net (fo=1, routed)           0.000     1.832    note_id_inst/UART_TX/r_TX_Done_i_1_n_0
    SLICE_X52Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.825     1.953    note_id_inst/UART_TX/clk_internal
    SLICE_X52Y81         FDRE                                         r  note_id_inst/UART_TX/r_TX_Done_reg/C
                         clock pessimism             -0.499     1.454    
                         clock uncertainty            0.061     1.515    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.131     1.646    note_id_inst/UART_TX/r_TX_Done_reg
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       72.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.571ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 4.665ns (53.427%)  route 4.067ns (46.573%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.328 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.328    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_6
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[61]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                 72.571    

Slack (MET) :             72.592ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 4.644ns (53.315%)  route 4.067ns (46.685%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.307 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.307    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_4
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[63]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                 72.592    

Slack (MET) :             72.666ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 4.570ns (52.915%)  route 4.067ns (47.085%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.233 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.233    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_5
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[62]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                 72.666    

Slack (MET) :             72.682ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 4.554ns (52.827%)  route 4.067ns (47.173%))
  Logic Levels:           26  (CARRY4=24 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.994 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.994    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_0
    SLICE_X65Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.217 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.217    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]_i_1_n_7
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[60]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.217    
  -------------------------------------------------------------------
                         slack                                 72.682    

Slack (MET) :             72.685ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.618ns  (logic 4.551ns (52.811%)  route 4.067ns (47.189%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.214 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.214    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_6
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[57]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                 72.685    

Slack (MET) :             72.706ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 4.530ns (52.696%)  route 4.067ns (47.304%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.193 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.193    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_4
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[59]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.193    
  -------------------------------------------------------------------
                         slack                                 72.706    

Slack (MET) :             72.780ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.523ns  (logic 4.456ns (52.285%)  route 4.067ns (47.715%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_5
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[58]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                 72.780    

Slack (MET) :             72.788ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 4.418ns (51.904%)  route 4.094ns (48.096%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.618    -2.401    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y83         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y83         FDCE (Prop_fdce_C_Q)         0.456    -1.945 f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]/Q
                         net (fo=2, routed)           1.104    -0.841    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[11]
    SLICE_X63Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.717 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -0.717    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0_i_3_n_0
    SLICE_X63Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.167 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.167    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__0_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.053 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.053    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__1_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.061 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.061    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__2_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.175 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.175    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__3_n_0
    SLICE_X63Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.289 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.289    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__4_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.403 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.403    i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__5_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.517 r  i2s_inst/i2s_transceiver_0/sclk_cnt1_carry__6/CO[3]
                         net (fo=67, routed)          2.990     3.507    i2s_inst/i2s_transceiver_0/sclk_cnt1
    SLICE_X62Y81         LUT2 (Prop_lut2_I0_O)        0.124     3.631 r  i2s_inst/i2s_transceiver_0/sclk_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000     3.631    i2s_inst/i2s_transceiver_0/sclk_cnt[0]_i_4_n_0
    SLICE_X62Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.181 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.181    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[0]_i_1_n_0
    SLICE_X62Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.295 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.295    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[4]_i_1_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.409 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.409    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[8]_i_1_n_0
    SLICE_X62Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.523 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.523    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[12]_i_1_n_0
    SLICE_X62Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.637 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.637    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[16]_i_1_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.751 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.751    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[20]_i_1_n_0
    SLICE_X62Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.865 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.865    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[24]_i_1_n_0
    SLICE_X62Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.979 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.979    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[28]_i_1_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.093 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.093    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[32]_i_1_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.207 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.207    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[36]_i_1_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.321 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.321    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[40]_i_1_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.435 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.435    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[44]_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.549 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.549    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[48]_i_1_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.663 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.663    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[52]_i_1_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.777 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.777    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[56]_i_1_n_0
    SLICE_X62Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.111 r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.111    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[60]_i_1_n_6
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X62Y96         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                 72.788    

Slack (MET) :             72.796ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 4.440ns (52.195%)  route 4.067ns (47.805%))
  Logic Levels:           25  (CARRY4=23 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.880 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.880    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_0
    SLICE_X65Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.103 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.103    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]_i_1_n_7
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y95         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[56]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 72.796    

Slack (MET) :             72.799ns  (required time - arrival time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.333ns  (clk_out1_clk_wiz_0_1 rise@81.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.504ns  (logic 4.437ns (52.178%)  route 4.067ns (47.822%))
  Logic Levels:           24  (CARRY4=22 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns = ( 79.329 - 81.333 ) 
    Source Clock Delay      (SCD):    -2.404ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.615    -2.404    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDCE (Prop_fdce_C_Q)         0.456    -1.948 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]/Q
                         net (fo=3, routed)           1.212    -0.736    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[2]
    SLICE_X64Y86         LUT2 (Prop_lut2_I0_O)        0.124    -0.612 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.612    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_i_7_n_0
    SLICE_X64Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.099 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.099    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry_n_0
    SLICE_X64Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.018 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.018    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__0_n_0
    SLICE_X64Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.135 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.135    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__1_n_0
    SLICE_X64Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.252 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.252    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__2_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.369 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.369    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__3_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.486 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.486    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__4_n_0
    SLICE_X64Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.603 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.603    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__5_n_0
    SLICE_X64Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     0.832 r  i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6/CO[2]
                         net (fo=66, routed)          2.854     3.687    i2s_inst/i2s_transceiver_0/lrck_cnt1_carry__6_n_1
    SLICE_X65Y81         LUT2 (Prop_lut2_I0_O)        0.310     3.997 r  i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     3.997    i2s_inst/i2s_transceiver_0/lrck_cnt[0]_i_2_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.398 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.398    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[0]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.512 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.512    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[4]_i_1_n_0
    SLICE_X65Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.626 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.626    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[8]_i_1_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.740 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.740    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.854 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.854    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_0
    SLICE_X65Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.968 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.968    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[20]_i_1_n_0
    SLICE_X65Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.082 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.082    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[24]_i_1_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.196 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.196    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.310 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.310    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.424 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.424    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.538 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.538    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.652 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.652    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.766 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.766    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_0
    SLICE_X65Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.100 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.100    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[52]_i_1_n_6
    SLICE_X65Y94         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     81.333    81.333 r  
    W5                                                0.000    81.333 r  clk_in (IN)
                         net (fo=0)                   0.000    81.333    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    82.721 r  ibuf_inst/O
                         net (fo=2, routed)           1.181    83.902    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    76.153 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    77.729    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.820 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    79.329    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y94         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]/C
                         clock pessimism             -0.413    78.915    
                         clock uncertainty           -0.079    78.837    
    SLICE_X65Y94         FDCE (Setup_fdce_C_D)        0.062    78.899    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[53]
  -------------------------------------------------------------------
                         required time                         78.899    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                 72.799    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_int_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.590    -0.539    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  i2s_inst/i2s_transceiver_0/lrck_int_reg/Q
                         net (fo=2, routed)           0.168    -0.230    i2s_inst/i2s_transceiver_0/lrck_OBUF
    SLICE_X61Y89         LUT3 (Prop_lut3_I2_O)        0.045    -0.185 r  i2s_inst/i2s_transceiver_0/lrck_int_i_1/O
                         net (fo=1, routed)           0.000    -0.185    i2s_inst/i2s_transceiver_0/lrck_int_i_1_n_0
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.860    -0.309    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/C
                         clock pessimism             -0.230    -0.539    
                         clock uncertainty            0.079    -0.461    
    SLICE_X61Y89         FDCE (Hold_fdce_C_D)         0.091    -0.370    i2s_inst/i2s_transceiver_0/lrck_int_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/sclk_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/sclk_int_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.593    -0.536    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.372 f  i2s_inst/i2s_transceiver_0/sclk_int_reg/Q
                         net (fo=2, routed)           0.175    -0.197    i2s_inst/i2s_transceiver_0/sclk_OBUF
    SLICE_X64Y95         LUT1 (Prop_lut1_I0_O)        0.045    -0.152 r  i2s_inst/i2s_transceiver_0/sclk_int_i_2/O
                         net (fo=1, routed)           0.000    -0.152    i2s_inst/i2s_transceiver_0/p_0_in1_in
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.863    -0.305    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/C
                         clock pessimism             -0.231    -0.536    
                         clock uncertainty            0.079    -0.458    
    SLICE_X64Y95         FDCE (Hold_fdce_C_D)         0.120    -0.338    i2s_inst/i2s_transceiver_0/sclk_int_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.537    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y90         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/Q
                         net (fo=2, routed)           0.169    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]
    SLICE_X65Y90         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[36]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[36]_i_2_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[36]_i_1_n_4
    SLICE_X65Y90         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.862    -0.306    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y90         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.079    -0.459    
    SLICE_X65Y90         FDCE (Hold_fdce_C_D)         0.105    -0.354    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[39]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.537    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y91         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/Q
                         net (fo=2, routed)           0.169    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]
    SLICE_X65Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[40]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[40]_i_2_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[40]_i_1_n_4
    SLICE_X65Y91         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.862    -0.306    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y91         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.079    -0.459    
    SLICE_X65Y91         FDCE (Hold_fdce_C_D)         0.105    -0.354    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[43]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.589    -0.540    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/Q
                         net (fo=2, routed)           0.170    -0.229    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]
    SLICE_X65Y84         LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  i2s_inst/i2s_transceiver_0/lrck_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    i2s_inst/i2s_transceiver_0/lrck_cnt[12]_i_2_n_0
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.121 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[12]_i_1_n_4
    SLICE_X65Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.857    -0.311    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]/C
                         clock pessimism             -0.229    -0.540    
                         clock uncertainty            0.079    -0.462    
    SLICE_X65Y84         FDCE (Hold_fdce_C_D)         0.105    -0.357    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.589    -0.540    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y85         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/Q
                         net (fo=2, routed)           0.170    -0.229    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]
    SLICE_X65Y85         LUT2 (Prop_lut2_I1_O)        0.045    -0.184 r  i2s_inst/i2s_transceiver_0/lrck_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.184    i2s_inst/i2s_transceiver_0/lrck_cnt[16]_i_2_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.121 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.121    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[16]_i_1_n_4
    SLICE_X65Y85         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.858    -0.310    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y85         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]/C
                         clock pessimism             -0.230    -0.540    
                         clock uncertainty            0.079    -0.462    
    SLICE_X65Y85         FDCE (Hold_fdce_C_D)         0.105    -0.357    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.591    -0.538    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y88         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/Q
                         net (fo=2, routed)           0.170    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]
    SLICE_X65Y88         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[28]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[28]_i_2_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[28]_i_1_n_4
    SLICE_X65Y88         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.861    -0.307    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y88         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.079    -0.460    
    SLICE_X65Y88         FDCE (Hold_fdce_C_D)         0.105    -0.355    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.591    -0.538    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/Q
                         net (fo=2, routed)           0.170    -0.227    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]
    SLICE_X65Y89         LUT2 (Prop_lut2_I1_O)        0.045    -0.182 r  i2s_inst/i2s_transceiver_0/lrck_cnt[32]_i_2/O
                         net (fo=1, routed)           0.000    -0.182    i2s_inst/i2s_transceiver_0/lrck_cnt[32]_i_2_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.119 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.119    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[32]_i_1_n_4
    SLICE_X65Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.861    -0.307    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.079    -0.460    
    SLICE_X65Y89         FDCE (Hold_fdce_C_D)         0.105    -0.355    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[35]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.592    -0.537    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y92         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/Q
                         net (fo=2, routed)           0.170    -0.226    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]
    SLICE_X65Y92         LUT2 (Prop_lut2_I1_O)        0.045    -0.181 r  i2s_inst/i2s_transceiver_0/lrck_cnt[44]_i_2/O
                         net (fo=1, routed)           0.000    -0.181    i2s_inst/i2s_transceiver_0/lrck_cnt[44]_i_2_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.118 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.118    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[44]_i_1_n_4
    SLICE_X65Y92         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.862    -0.306    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y92         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.079    -0.459    
    SLICE_X65Y92         FDCE (Hold_fdce_C_D)         0.105    -0.354    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[47]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.593    -0.536    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y93         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/Q
                         net (fo=2, routed)           0.170    -0.225    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.045    -0.180 r  i2s_inst/i2s_transceiver_0/lrck_cnt[48]_i_2/O
                         net (fo=1, routed)           0.000    -0.180    i2s_inst/i2s_transceiver_0/lrck_cnt[48]_i_2_n_0
    SLICE_X65Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.117 r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.117    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[48]_i_1_n_4
    SLICE_X65Y93         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.863    -0.305    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X65Y93         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]/C
                         clock pessimism             -0.231    -0.536    
                         clock uncertainty            0.079    -0.458    
    SLICE_X65Y93         FDCE (Hold_fdce_C_D)         0.105    -0.353    i2s_inst/i2s_transceiver_0/lrck_cnt_reg[51]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.236    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.887ns  (logic 1.551ns (39.907%)  route 2.336ns (60.093%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
    SLICE_X49Y82         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/Q
                         net (fo=2, routed)           0.993     1.555    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[9]
    SLICE_X50Y82         LUT6 (Prop_lut6_I2_O)        0.124     1.679 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.679    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.055 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.055    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.212 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.869     3.081    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X49Y83         LUT2 (Prop_lut2_I0_O)        0.332     3.413 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]_i_1/O
                         net (fo=1, routed)           0.474     3.887    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]_i_1_n_0
    SLICE_X48Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.801ns  (logic 1.579ns (41.541%)  route 2.222ns (58.459%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
    SLICE_X49Y82         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/Q
                         net (fo=2, routed)           0.993     1.555    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[9]
    SLICE_X50Y82         LUT6 (Prop_lut6_I2_O)        0.124     1.679 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.679    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.055 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.055    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.212 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.869     3.081    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X49Y83         LUT2 (Prop_lut2_I0_O)        0.360     3.441 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]_i_1/O
                         net (fo=1, routed)           0.360     3.801    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]_i_1_n_0
    SLICE_X50Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.765ns  (logic 1.580ns (41.964%)  route 2.185ns (58.036%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
    SLICE_X49Y82         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/Q
                         net (fo=2, routed)           0.993     1.555    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[9]
    SLICE_X50Y82         LUT6 (Prop_lut6_I2_O)        0.124     1.679 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.679    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.055 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.055    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.212 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.552     2.764    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.361     3.125 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[13]_i_1/O
                         net (fo=1, routed)           0.640     3.765    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[13]_i_1_n_0
    SLICE_X49Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 1.551ns (41.587%)  route 2.179ns (58.413%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
    SLICE_X49Y82         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/Q
                         net (fo=2, routed)           0.993     1.555    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[9]
    SLICE_X50Y82         LUT6 (Prop_lut6_I2_O)        0.124     1.679 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.679    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.055 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.055    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.212 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.552     2.764    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.332     3.096 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]_i_1/O
                         net (fo=1, routed)           0.633     3.730    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]_i_1_n_0
    SLICE_X51Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.674ns  (logic 1.547ns (42.110%)  route 2.127ns (57.890%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
    SLICE_X49Y82         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/Q
                         net (fo=2, routed)           0.993     1.555    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[9]
    SLICE_X50Y82         LUT6 (Prop_lut6_I2_O)        0.124     1.679 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.679    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.055 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.055    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.212 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.650     2.863    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X48Y82         LUT2 (Prop_lut2_I0_O)        0.328     3.191 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]_i_1/O
                         net (fo=1, routed)           0.483     3.674    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]_i_1_n_0
    SLICE_X48Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.643ns  (logic 1.544ns (42.385%)  route 2.099ns (57.615%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
    SLICE_X49Y82         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/Q
                         net (fo=2, routed)           0.993     1.555    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[9]
    SLICE_X50Y82         LUT6 (Prop_lut6_I2_O)        0.124     1.679 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.679    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.055 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.055    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.212 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.463     2.675    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.325     3.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]_i_1/O
                         net (fo=1, routed)           0.642     3.643    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]_i_1_n_0
    SLICE_X48Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.630ns  (logic 1.551ns (42.732%)  route 2.079ns (57.268%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
    SLICE_X49Y82         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/Q
                         net (fo=2, routed)           0.993     1.555    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[9]
    SLICE_X50Y82         LUT6 (Prop_lut6_I2_O)        0.124     1.679 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.679    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.055 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.055    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.212 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.463     2.675    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.332     3.007 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]_i_1/O
                         net (fo=1, routed)           0.622     3.630    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]_i_1_n_0
    SLICE_X48Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.586ns  (logic 1.577ns (43.978%)  route 2.009ns (56.022%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
    SLICE_X49Y82         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/Q
                         net (fo=2, routed)           0.993     1.555    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[9]
    SLICE_X50Y82         LUT6 (Prop_lut6_I2_O)        0.124     1.679 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.679    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.055 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.055    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.212 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.633     2.845    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.358     3.203 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]_i_1/O
                         net (fo=1, routed)           0.383     3.586    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]_i_1_n_0
    SLICE_X51Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.567ns  (logic 1.545ns (43.312%)  route 2.022ns (56.688%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
    SLICE_X49Y82         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/Q
                         net (fo=2, routed)           0.993     1.555    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[9]
    SLICE_X50Y82         LUT6 (Prop_lut6_I2_O)        0.124     1.679 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.679    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.055 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.055    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.212 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.647     2.859    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.326     3.185 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]_i_1/O
                         net (fo=1, routed)           0.382     3.567    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]_i_1_n_0
    SLICE_X48Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.526ns  (logic 1.551ns (43.990%)  route 1.975ns (56.010%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/G
    SLICE_X49Y82         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[9]/Q
                         net (fo=2, routed)           0.993     1.555    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[9]
    SLICE_X50Y82         LUT6 (Prop_lut6_I2_O)        0.124     1.679 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1/O
                         net (fo=1, routed)           0.000     1.679    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_1_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.055 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.055    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.212 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.650     2.863    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X48Y82         LUT2 (Prop_lut2_I0_O)        0.332     3.195 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[4]_i_1/O
                         net (fo=1, routed)           0.331     3.526    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[4]_i_1_n_0
    SLICE_X48Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.208ns (44.067%)  route 0.264ns (55.933%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[0]/G
    SLICE_X49Y82         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[0]/Q
                         net (fo=2, routed)           0.264     0.427    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[0]
    SLICE_X51Y83         LUT2 (Prop_lut2_I1_O)        0.045     0.472 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.472    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[0]_i_1_n_0
    SLICE_X51Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.230ns (47.268%)  route 0.257ns (52.732%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[11]/G
    SLICE_X52Y83         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[11]/Q
                         net (fo=2, routed)           0.137     0.318    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[11]
    SLICE_X51Y83         LUT2 (Prop_lut2_I1_O)        0.049     0.367 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]_i_1/O
                         net (fo=1, routed)           0.120     0.487    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]_i_1_n_0
    SLICE_X51Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.208ns (42.362%)  route 0.283ns (57.638%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[14]/G
    SLICE_X48Y82         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[14]/Q
                         net (fo=2, routed)           0.283     0.446    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[14]
    SLICE_X48Y83         LUT2 (Prop_lut2_I1_O)        0.045     0.491 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.491    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[14]_i_1_n_0
    SLICE_X48Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.226ns (44.992%)  route 0.276ns (55.008%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[10]/G
    SLICE_X52Y83         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[10]/Q
                         net (fo=2, routed)           0.276     0.457    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[10]
    SLICE_X51Y83         LUT2 (Prop_lut2_I1_O)        0.045     0.502 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.502    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[10]_i_1_n_0
    SLICE_X51Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.205ns (37.830%)  route 0.337ns (62.170%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[1]/G
    SLICE_X51Y82         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[1]/Q
                         net (fo=2, routed)           0.223     0.386    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[1]
    SLICE_X51Y83         LUT2 (Prop_lut2_I1_O)        0.042     0.428 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[1]_i_1/O
                         net (fo=1, routed)           0.114     0.542    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[1]_i_1_n_0
    SLICE_X50Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.205ns (36.736%)  route 0.353ns (63.264%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[5]/G
    SLICE_X48Y82         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[5]/Q
                         net (fo=2, routed)           0.176     0.339    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[5]
    SLICE_X48Y82         LUT2 (Prop_lut2_I1_O)        0.042     0.381 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]_i_1/O
                         net (fo=1, routed)           0.177     0.558    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]_i_1_n_0
    SLICE_X48Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.208ns (36.965%)  route 0.355ns (63.035%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[4]/G
    SLICE_X48Y82         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[4]/Q
                         net (fo=2, routed)           0.242     0.405    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[4]
    SLICE_X48Y82         LUT2 (Prop_lut2_I1_O)        0.045     0.450 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[4]_i_1/O
                         net (fo=1, routed)           0.112     0.563    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[4]_i_1_n_0
    SLICE_X48Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.208ns (36.111%)  route 0.368ns (63.889%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[8]/G
    SLICE_X49Y82         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[8]/Q
                         net (fo=2, routed)           0.201     0.364    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[8]
    SLICE_X49Y83         LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]_i_1/O
                         net (fo=1, routed)           0.167     0.576    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]_i_1_n_0
    SLICE_X48Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.208ns (35.230%)  route 0.382ns (64.770%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[3]/G
    SLICE_X49Y82         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[3]/Q
                         net (fo=2, routed)           0.209     0.372    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[3]
    SLICE_X51Y82         LUT2 (Prop_lut2_I1_O)        0.045     0.417 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[3]_i_1/O
                         net (fo=1, routed)           0.174     0.590    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[3]_i_1_n_0
    SLICE_X50Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.205ns (33.907%)  route 0.400ns (66.093%))
  Logic Levels:           2  (LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[7]/G
    SLICE_X51Y82         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[7]/Q
                         net (fo=2, routed)           0.169     0.332    note_id_inst/debounce_frequency_inst/debounced_frequency_internal[7]
    SLICE_X51Y82         LUT2 (Prop_lut2_I1_O)        0.042     0.374 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]_i_1/O
                         net (fo=1, routed)           0.230     0.605    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]_i_1_n_0
    SLICE_X48Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_in
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 note_id_inst/UART_TX/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_serial
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.040ns  (logic 3.974ns (49.428%)  route 4.066ns (50.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.550     5.071    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y82         FDRE                                         r  note_id_inst/UART_TX/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  note_id_inst/UART_TX/o_TX_Serial_reg/Q
                         net (fo=1, routed)           4.066     9.593    uart_tx_serial_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.110 r  uart_tx_serial_OBUF_inst/O
                         net (fo=0)                   0.000    13.110    uart_tx_serial
    A18                                                               r  uart_tx_serial (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.277ns  (logic 1.580ns (36.939%)  route 2.697ns (63.061%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.869     8.630    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X49Y83         LUT2 (Prop_lut2_I0_O)        0.332     8.962 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]_i_1/O
                         net (fo=1, routed)           0.474     9.436    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]_i_1_n_0
    SLICE_X48Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.192ns  (logic 1.608ns (38.361%)  route 2.584ns (61.639%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.869     8.630    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X49Y83         LUT2 (Prop_lut2_I0_O)        0.360     8.990 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]_i_1/O
                         net (fo=1, routed)           0.360     9.350    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]_i_1_n_0
    SLICE_X50Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.156ns  (logic 1.609ns (38.717%)  route 2.547ns (61.283%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.552     8.313    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.361     8.674 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[13]_i_1/O
                         net (fo=1, routed)           0.640     9.314    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[13]_i_1_n_0
    SLICE_X49Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.120ns  (logic 1.580ns (38.347%)  route 2.540ns (61.653%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.552     8.313    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.332     8.645 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]_i_1/O
                         net (fo=1, routed)           0.633     9.279    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]_i_1_n_0
    SLICE_X51Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.064ns  (logic 1.576ns (38.776%)  route 2.488ns (61.224%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.650     8.412    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X48Y82         LUT2 (Prop_lut2_I0_O)        0.328     8.740 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]_i_1/O
                         net (fo=1, routed)           0.483     9.223    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]_i_1_n_0
    SLICE_X48Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.033ns  (logic 1.573ns (38.999%)  route 2.460ns (61.001%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.463     8.224    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.325     8.549 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]_i_1/O
                         net (fo=1, routed)           0.642     9.192    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]_i_1_n_0
    SLICE_X48Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.020ns  (logic 1.580ns (39.300%)  route 2.440ns (60.700%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.463     8.224    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.332     8.556 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]_i_1/O
                         net (fo=1, routed)           0.622     9.179    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]_i_1_n_0
    SLICE_X48Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.977ns  (logic 1.606ns (40.386%)  route 2.371ns (59.614%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.633     8.394    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.358     8.752 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]_i_1/O
                         net (fo=1, routed)           0.383     9.135    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]_i_1_n_0
    SLICE_X51Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.958ns  (logic 1.574ns (39.769%)  route 2.384ns (60.231%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.647     8.408    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.326     8.734 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]_i_1/O
                         net (fo=1, routed)           0.382     9.116    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]_i_1_n_0
    SLICE_X48Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/send_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.164ns (37.466%)  route 0.274ns (62.534%))
  Logic Levels:           0  
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.559     1.442    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X50Y83         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.274     1.880    note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg_n_0_[1]
    SLICE_X55Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/send_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.209ns (41.666%)  route 0.293ns (58.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.293     1.900    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.945 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.945    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[10]_i_1_n_0
    SLICE_X52Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.174ns (33.225%)  route 0.350ns (66.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.646     1.530    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.656 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[11]
                         net (fo=2, routed)           0.230     1.886    note_id_inst/debounce_frequency_inst/P[11]
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.048     1.934 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[11]_i_1/O
                         net (fo=1, routed)           0.119     2.053    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[11]_i_1_n_0
    SLICE_X52Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.613ns  (logic 0.212ns (34.605%)  route 0.401ns (65.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.221     1.828    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.048     1.876 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[13]_i_1/O
                         net (fo=1, routed)           0.180     2.056    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[13]_i_1_n_0
    SLICE_X52Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.209ns (32.810%)  route 0.428ns (67.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.428     2.035    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X48Y82         LUT2 (Prop_lut2_I0_O)        0.045     2.080 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.080    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[14]_i_1_n_0
    SLICE_X48Y82         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.210ns (32.446%)  route 0.437ns (67.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.316     1.923    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.046     1.969 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[3]_i_1/O
                         net (fo=1, routed)           0.121     2.090    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[3]_i_1_n_0
    SLICE_X49Y82         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.209ns (31.269%)  route 0.459ns (68.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.344     1.951    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.996 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[8]_i_1/O
                         net (fo=1, routed)           0.115     2.112    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[8]_i_1_n_0
    SLICE_X49Y82         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.209ns (30.934%)  route 0.467ns (69.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.221     1.828    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[12]_i_1/O
                         net (fo=1, routed)           0.246     2.119    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[12]_i_1_n_0
    SLICE_X52Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.213ns (30.092%)  route 0.495ns (69.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.264     1.871    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.049     1.920 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[7]_i_1/O
                         net (fo=1, routed)           0.231     2.151    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[7]_i_1_n_0
    SLICE_X51Y82         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.209ns (29.481%)  route 0.500ns (70.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.264     1.871    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.916 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[6]_i_1/O
                         net (fo=1, routed)           0.236     2.152    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[6]_i_1_n_0
    SLICE_X51Y82         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 3.601ns (43.985%)  route 4.585ns (56.014%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.667    40.667 f  
    W5                                                0.000    40.667 f  clk_in (IN)
                         net (fo=0)                   0.000    40.667    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458    42.125 f  ibuf_inst/O
                         net (fo=2, routed)           1.253    43.378    i2s_inst/i2s_clock/inst/lopt
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    34.896 f  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    36.552    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.648 f  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         2.930    39.578    mclk_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505    43.082 f  mclk_OBUF_inst/O
                         net (fo=0)                   0.000    43.082    mclk
    H1                                                                f  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/lrck_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            lrck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 3.963ns (68.370%)  route 1.833ns (31.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.623    -2.396    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  i2s_inst/i2s_transceiver_0/lrck_int_reg/Q
                         net (fo=2, routed)           1.833    -0.107    lrck_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.507     3.400 r  lrck_OBUF_inst/O
                         net (fo=0)                   0.000     3.400    lrck
    K2                                                                r  lrck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/sclk_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.711ns  (logic 4.027ns (70.510%)  route 1.684ns (29.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.626    -2.393    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.518    -1.875 r  i2s_inst/i2s_transceiver_0/sclk_int_reg/Q
                         net (fo=2, routed)           1.684    -0.191    sclk_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.509     3.318 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.318    sclk
    H2                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.232ns (49.643%)  route 1.249ns (50.357%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.748    -0.380    mclk_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.206     0.825 r  mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.825    mclk
    H1                                                                r  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/sclk_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.374ns (80.203%)  route 0.339ns (19.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.593    -0.536    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  i2s_inst/i2s_transceiver_0/sclk_int_reg/Q
                         net (fo=2, routed)           0.339    -0.033    sclk_OBUF
    H2                   OBUF (Prop_obuf_I_O)         1.210     1.177 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.177    sclk
    H2                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/lrck_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            lrck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.349ns (77.160%)  route 0.399ns (22.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.590    -0.539    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  i2s_inst/i2s_transceiver_0/lrck_int_reg/Q
                         net (fo=2, routed)           0.399     0.001    lrck_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.208     1.209 r  lrck_OBUF_inst/O
                         net (fo=0)                   0.000     1.209    lrck
    K2                                                                r  lrck (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 3.601ns (43.985%)  route 4.585ns (56.014%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     40.667    40.667 f  
    W5                                                0.000    40.667 f  clk_in (IN)
                         net (fo=0)                   0.000    40.667    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458    42.125 f  ibuf_inst/O
                         net (fo=2, routed)           1.253    43.378    i2s_inst/i2s_clock/inst/lopt
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    34.896 f  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    36.552    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    36.648 f  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         2.930    39.578    mclk_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505    43.082 f  mclk_OBUF_inst/O
                         net (fo=0)                   0.000    43.082    mclk
    H1                                                                f  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/lrck_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            lrck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.796ns  (logic 3.963ns (68.370%)  route 1.833ns (31.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.623    -2.396    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.456    -1.940 r  i2s_inst/i2s_transceiver_0/lrck_int_reg/Q
                         net (fo=2, routed)           1.833    -0.107    lrck_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.507     3.400 r  lrck_OBUF_inst/O
                         net (fo=0)                   0.000     3.400    lrck
    K2                                                                r  lrck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/sclk_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.711ns  (logic 4.027ns (70.510%)  route 1.684ns (29.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.253     2.711    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.626    -2.393    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.518    -1.875 r  i2s_inst/i2s_transceiver_0/sclk_int_reg/Q
                         net (fo=2, routed)           1.684    -0.191    sclk_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.509     3.318 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.318    sclk
    H2                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.232ns (49.643%)  route 1.249ns (50.357%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.748    -0.380    mclk_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.206     0.825 r  mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.825    mclk
    H1                                                                r  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/sclk_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.374ns (80.203%)  route 0.339ns (19.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.593    -0.536    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X64Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  i2s_inst/i2s_transceiver_0/sclk_int_reg/Q
                         net (fo=2, routed)           0.339    -0.033    sclk_OBUF
    H2                   OBUF (Prop_obuf_I_O)         1.210     1.177 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.177    sclk
    H2                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s_inst/i2s_transceiver_0/lrck_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Destination:            lrck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.349ns (77.160%)  route 0.399ns (22.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.440     0.667    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.590    -0.539    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X61Y89         FDCE                                         r  i2s_inst/i2s_transceiver_0/lrck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  i2s_inst/i2s_transceiver_0/lrck_int_reg/Q
                         net (fo=2, routed)           0.399     0.001    lrck_OBUF
    K2                   OBUF (Prop_obuf_I_O)         1.208     1.209 r  lrck_OBUF_inst/O
                         net (fo=0)                   0.000     1.209    lrck
    K2                                                                r  lrck (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  ibuf_inst/O
                         net (fo=2, routed)           0.481     5.895    i2s_inst/i2s_clock/inst/lopt
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    i2s_inst/i2s_clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.832 f  i2s_inst/i2s_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    i2s_inst/i2s_clock/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    i2s_inst/i2s_clock/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk_in (IN)
                         net (fo=0)                   0.000     5.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  ibuf_inst/O
                         net (fo=2, routed)           0.481     5.895    i2s_inst/i2s_clock/inst/lopt
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    i2s_inst/i2s_clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.832 f  i2s_inst/i2s_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    i2s_inst/i2s_clock/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.057ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    i2s_inst/i2s_clock/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 note_id_inst/UART_TX/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_serial
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.040ns  (logic 3.974ns (49.428%)  route 4.066ns (50.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.550     5.071    note_id_inst/UART_TX/clk_internal
    SLICE_X53Y82         FDRE                                         r  note_id_inst/UART_TX/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.456     5.527 r  note_id_inst/UART_TX/o_TX_Serial_reg/Q
                         net (fo=1, routed)           4.066     9.593    uart_tx_serial_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.110 r  uart_tx_serial_OBUF_inst/O
                         net (fo=0)                   0.000    13.110    uart_tx_serial
    A18                                                               r  uart_tx_serial (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.277ns  (logic 1.580ns (36.939%)  route 2.697ns (63.061%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.869     8.630    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X49Y83         LUT2 (Prop_lut2_I0_O)        0.332     8.962 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]_i_1/O
                         net (fo=1, routed)           0.474     9.436    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]_i_1_n_0
    SLICE_X48Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.192ns  (logic 1.608ns (38.361%)  route 2.584ns (61.639%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.869     8.630    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X49Y83         LUT2 (Prop_lut2_I0_O)        0.360     8.990 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]_i_1/O
                         net (fo=1, routed)           0.360     9.350    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]_i_1_n_0
    SLICE_X50Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.156ns  (logic 1.609ns (38.717%)  route 2.547ns (61.283%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.552     8.313    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.361     8.674 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[13]_i_1/O
                         net (fo=1, routed)           0.640     9.314    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[13]_i_1_n_0
    SLICE_X49Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.120ns  (logic 1.580ns (38.347%)  route 2.540ns (61.653%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.552     8.313    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.332     8.645 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]_i_1/O
                         net (fo=1, routed)           0.633     9.279    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]_i_1_n_0
    SLICE_X51Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.064ns  (logic 1.576ns (38.776%)  route 2.488ns (61.224%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.650     8.412    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X48Y82         LUT2 (Prop_lut2_I0_O)        0.328     8.740 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]_i_1/O
                         net (fo=1, routed)           0.483     9.223    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]_i_1_n_0
    SLICE_X48Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.033ns  (logic 1.573ns (38.999%)  route 2.460ns (61.001%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.463     8.224    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.325     8.549 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]_i_1/O
                         net (fo=1, routed)           0.642     9.192    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]_i_1_n_0
    SLICE_X48Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.020ns  (logic 1.580ns (39.300%)  route 2.440ns (60.700%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.463     8.224    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.332     8.556 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]_i_1/O
                         net (fo=1, routed)           0.622     9.179    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]_i_1_n_0
    SLICE_X48Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.977ns  (logic 1.606ns (40.386%)  route 2.371ns (59.614%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.633     8.394    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X51Y83         LUT2 (Prop_lut2_I0_O)        0.358     8.752 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]_i_1/O
                         net (fo=1, routed)           0.383     9.135    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]_i_1_n_0
    SLICE_X51Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.958ns  (logic 1.574ns (39.769%)  route 2.384ns (60.231%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ibuf_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  bufg_inst/O
                         net (fo=68, routed)          1.638     5.158    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.592 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[4]
                         net (fo=2, routed)           1.355     6.947    note_id_inst/debounce_frequency_inst/P[4]
    SLICE_X50Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.071 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.071    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_i_3_n_0
    SLICE_X50Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.604 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.604    note_id_inst/debounce_frequency_inst/debounced_frequency1_carry_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.761 r  note_id_inst/debounce_frequency_inst/debounced_frequency1_carry__0/CO[1]
                         net (fo=16, routed)          0.647     8.408    note_id_inst/debounce_frequency_inst/debounced_frequency1
    SLICE_X48Y83         LUT2 (Prop_lut2_I0_O)        0.326     8.734 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]_i_1/O
                         net (fo=1, routed)           0.382     9.116    note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]_i_1_n_0
    SLICE_X48Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/send_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.164ns (37.466%)  route 0.274ns (62.534%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.559     1.442    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X50Y83         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.274     1.880    note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg_n_0_[1]
    SLICE_X55Y84         LDCE                                         r  note_id_inst/debounce_frequency_inst/send_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.209ns (41.666%)  route 0.293ns (58.334%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.293     1.900    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.945 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.945    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[10]_i_1_n_0
    SLICE_X52Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.174ns (33.225%)  route 0.350ns (66.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.646     1.530    fft_post_inst/u_post_fft_wrapper/peak_detector_inst/clk_internal
    DSP48_X1Y32          DSP48E1                                      r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.126     1.656 r  fft_post_inst/u_post_fft_wrapper/peak_detector_inst/peak_frequency_reg/P[11]
                         net (fo=2, routed)           0.230     1.886    note_id_inst/debounce_frequency_inst/P[11]
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.048     1.934 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[11]_i_1/O
                         net (fo=1, routed)           0.119     2.053    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[11]_i_1_n_0
    SLICE_X52Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.613ns  (logic 0.212ns (34.605%)  route 0.401ns (65.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.221     1.828    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.048     1.876 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[13]_i_1/O
                         net (fo=1, routed)           0.180     2.056    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[13]_i_1_n_0
    SLICE_X52Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.209ns (32.810%)  route 0.428ns (67.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.428     2.035    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X48Y82         LUT2 (Prop_lut2_I0_O)        0.045     2.080 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.080    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[14]_i_1_n_0
    SLICE_X48Y82         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.210ns (32.446%)  route 0.437ns (67.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.316     1.923    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.046     1.969 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[3]_i_1/O
                         net (fo=1, routed)           0.121     2.090    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[3]_i_1_n_0
    SLICE_X49Y82         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.209ns (31.269%)  route 0.459ns (68.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.344     1.951    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X49Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.996 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[8]_i_1/O
                         net (fo=1, routed)           0.115     2.112    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[8]_i_1_n_0
    SLICE_X49Y82         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.676ns  (logic 0.209ns (30.934%)  route 0.467ns (69.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.221     1.828    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X52Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.873 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[12]_i_1/O
                         net (fo=1, routed)           0.246     2.119    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[12]_i_1_n_0
    SLICE_X52Y83         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.213ns (30.092%)  route 0.495ns (69.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.264     1.871    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.049     1.920 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[7]_i_1/O
                         net (fo=1, routed)           0.231     2.151    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[7]_i_1_n_0
    SLICE_X51Y82         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.209ns (29.481%)  route 0.500ns (70.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ibuf_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  bufg_inst/O
                         net (fo=68, routed)          0.560     1.443    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y84         FDCE                                         r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  note_id_inst/debounce_frequency_inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.264     1.871    note_id_inst/debounce_frequency_inst/current_state[0]
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.045     1.916 r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[6]_i_1/O
                         net (fo=1, routed)           0.236     2.152    note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[6]_i_1_n_0
    SLICE_X51Y82         LDCE                                         r  note_id_inst/debounce_frequency_inst/debounced_frequency_internal_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_in

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.554ns  (logic 1.577ns (18.433%)  route 6.978ns (81.567%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.821     8.554    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.437     4.778    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.554ns  (logic 1.577ns (18.433%)  route 6.978ns (81.567%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.821     8.554    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.437     4.778    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.554ns  (logic 1.577ns (18.433%)  route 6.978ns (81.567%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.821     8.554    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.437     4.778    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.413ns  (logic 1.577ns (18.744%)  route 6.836ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.679     8.413    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436     4.777    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.413ns  (logic 1.577ns (18.744%)  route 6.836ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.679     8.413    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436     4.777    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.413ns  (logic 1.577ns (18.744%)  route 6.836ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.679     8.413    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436     4.777    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.413ns  (logic 1.577ns (18.744%)  route 6.836ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.679     8.413    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436     4.777    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.413ns  (logic 1.577ns (18.744%)  route 6.836ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.679     8.413    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436     4.777    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/freq_analyzer_inst/note_ascii_reg[6]/CLR
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.336ns  (logic 1.577ns (18.917%)  route 6.759ns (81.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         1.854     8.336    note_id_inst/freq_analyzer_inst/AR[0]
    SLICE_X50Y81         FDCE                                         f  note_id_inst/freq_analyzer_inst/note_ascii_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.432     4.773    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X50Y81         FDCE                                         r  note_id_inst/freq_analyzer_inst/note_ascii_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/uart_tx_byte_reg[0]/CLR
                            (recovery check against rising-edge clock clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.336ns  (logic 1.577ns (18.917%)  route 6.759ns (81.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         1.854     8.336    note_id_inst/AR[0]
    SLICE_X51Y81         FDCE                                         f  note_id_inst/uart_tx_byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.432     4.773    note_id_inst/clk_internal
    SLICE_X51Y81         FDCE                                         r  note_id_inst/uart_tx_byte_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.158ns (59.623%)  route 0.107ns (40.377%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]/G
    SLICE_X48Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]/Q
                         net (fo=1, routed)           0.107     0.265    note_id_inst/freq_analyzer_inst/D[15]
    SLICE_X49Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.827     1.955    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X49Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[15]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]/G
    SLICE_X51Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]/Q
                         net (fo=1, routed)           0.110     0.268    note_id_inst/freq_analyzer_inst/D[12]
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[12]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[0]/G
    SLICE_X51Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[0]/Q
                         net (fo=1, routed)           0.112     0.270    note_id_inst/freq_analyzer_inst/D[0]
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[0]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.613%)  route 0.116ns (42.387%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[10]/G
    SLICE_X51Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[10]/Q
                         net (fo=1, routed)           0.116     0.274    note_id_inst/freq_analyzer_inst/D[10]
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.829     1.957    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[10]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[2]/G
    SLICE_X50Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[2]/Q
                         net (fo=1, routed)           0.110     0.288    note_id_inst/freq_analyzer_inst/D[2]
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[2]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]/G
    SLICE_X50Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]/Q
                         net (fo=1, routed)           0.112     0.290    note_id_inst/freq_analyzer_inst/D[9]
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.829     1.957    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[9]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.158ns (48.783%)  route 0.166ns (51.217%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]/G
    SLICE_X51Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]/Q
                         net (fo=1, routed)           0.166     0.324    note_id_inst/freq_analyzer_inst/D[11]
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.829     1.957    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[11]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.158ns (47.864%)  route 0.172ns (52.136%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]/G
    SLICE_X48Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]/Q
                         net (fo=1, routed)           0.172     0.330    note_id_inst/freq_analyzer_inst/D[6]
    SLICE_X49Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.827     1.955    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X49Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[6]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.158ns (40.526%)  route 0.232ns (59.474%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]/G
    SLICE_X48Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]/Q
                         net (fo=1, routed)           0.232     0.390    note_id_inst/freq_analyzer_inst/D[8]
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.829     1.957    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[8]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.178ns (44.488%)  route 0.222ns (55.512%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.056ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[1]/G
    SLICE_X50Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[1]/Q
                         net (fo=1, routed)           0.222     0.400    note_id_inst/freq_analyzer_inst/D[1]
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[60]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.219ns  (logic 1.577ns (15.431%)  route 8.642ns (84.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.737    10.219    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y96         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[60]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.219ns  (logic 1.577ns (15.431%)  route 8.642ns (84.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.737    10.219    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y96         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[62]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.219ns  (logic 1.577ns (15.431%)  route 8.642ns (84.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.737    10.219    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y96         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[62]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[63]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.219ns  (logic 1.577ns (15.431%)  route 8.642ns (84.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.737    10.219    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y96         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[63]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[56]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.080ns  (logic 1.577ns (15.643%)  route 8.504ns (84.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.598    10.080    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y95         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[56]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[57]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.080ns  (logic 1.577ns (15.643%)  route 8.504ns (84.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.598    10.080    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y95         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[57]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[58]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.080ns  (logic 1.577ns (15.643%)  route 8.504ns (84.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.598    10.080    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y95         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[58]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[59]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.080ns  (logic 1.577ns (15.643%)  route 8.504ns (84.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.598    10.080    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y95         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[59]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[52]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.932ns  (logic 1.577ns (15.876%)  route 8.355ns (84.124%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.450     9.932    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y94         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y94         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[52]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[53]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.932ns  (logic 1.577ns (15.876%)  route 8.355ns (84.124%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.450     9.932    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y94         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y94         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[53]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.759ns  (logic 0.266ns (9.639%)  route 2.493ns (90.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.132     2.759    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y81         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.854    -0.314    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.759ns  (logic 0.266ns (9.639%)  route 2.493ns (90.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.132     2.759    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y81         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.854    -0.314    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.759ns  (logic 0.266ns (9.639%)  route 2.493ns (90.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.132     2.759    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y81         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.854    -0.314    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.759ns  (logic 0.266ns (9.639%)  route 2.493ns (90.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.132     2.759    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y81         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.854    -0.314    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.904ns  (logic 0.266ns (9.159%)  route 2.638ns (90.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.277     2.904    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y84         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.857    -0.311    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.904ns  (logic 0.266ns (9.159%)  route 2.638ns (90.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.277     2.904    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y84         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.857    -0.311    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.904ns  (logic 0.266ns (9.159%)  route 2.638ns (90.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.277     2.904    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y84         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.857    -0.311    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.904ns  (logic 0.266ns (9.159%)  route 2.638ns (90.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.277     2.904    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y84         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.857    -0.311    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.905ns  (logic 0.266ns (9.156%)  route 2.639ns (90.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.278     2.905    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y82         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.313    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y82         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.905ns  (logic 0.266ns (9.156%)  route 2.639ns (90.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.278     2.905    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y82         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.313    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y82         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[60]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.219ns  (logic 1.577ns (15.431%)  route 8.642ns (84.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.737    10.219    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y96         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[60]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.219ns  (logic 1.577ns (15.431%)  route 8.642ns (84.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.737    10.219    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y96         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[61]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[62]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.219ns  (logic 1.577ns (15.431%)  route 8.642ns (84.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.737    10.219    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y96         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[62]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[63]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.219ns  (logic 1.577ns (15.431%)  route 8.642ns (84.569%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.737    10.219    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y96         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y96         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[63]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[56]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.080ns  (logic 1.577ns (15.643%)  route 8.504ns (84.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.598    10.080    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y95         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[56]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[57]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.080ns  (logic 1.577ns (15.643%)  route 8.504ns (84.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.598    10.080    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y95         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[57]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[58]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.080ns  (logic 1.577ns (15.643%)  route 8.504ns (84.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.598    10.080    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y95         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[58]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[59]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.080ns  (logic 1.577ns (15.643%)  route 8.504ns (84.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.598    10.080    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y95         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y95         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[59]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[52]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.932ns  (logic 1.577ns (15.876%)  route 8.355ns (84.124%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.450     9.932    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y94         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y94         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[52]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[53]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.932ns  (logic 1.577ns (15.876%)  route 8.355ns (84.124%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         3.450     9.932    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y94         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.181     2.569    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         1.509    -2.005    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y94         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[53]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.759ns  (logic 0.266ns (9.639%)  route 2.493ns (90.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.132     2.759    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y81         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.854    -0.314    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.759ns  (logic 0.266ns (9.639%)  route 2.493ns (90.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.132     2.759    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y81         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.854    -0.314    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.759ns  (logic 0.266ns (9.639%)  route 2.493ns (90.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.132     2.759    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y81         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.854    -0.314    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.759ns  (logic 0.266ns (9.639%)  route 2.493ns (90.361%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.132     2.759    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y81         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.854    -0.314    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y81         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.904ns  (logic 0.266ns (9.159%)  route 2.638ns (90.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.277     2.904    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y84         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.857    -0.311    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.904ns  (logic 0.266ns (9.159%)  route 2.638ns (90.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.277     2.904    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y84         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.857    -0.311    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.904ns  (logic 0.266ns (9.159%)  route 2.638ns (90.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.277     2.904    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y84         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.857    -0.311    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.904ns  (logic 0.266ns (9.159%)  route 2.638ns (90.841%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.277     2.904    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y84         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.857    -0.311    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y84         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.905ns  (logic 0.266ns (9.156%)  route 2.639ns (90.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.278     2.905    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y82         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.313    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y82         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            i2s_inst/i2s_transceiver_0/sclk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@40.667ns period=81.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.905ns  (logic 0.266ns (9.156%)  route 2.639ns (90.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          2.361     2.582    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.627 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         0.278     2.905    i2s_inst/i2s_transceiver_0/reset_n
    SLICE_X62Y82         FDCE                                         f  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.481     0.895    i2s_inst/i2s_clock/inst/lopt
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  i2s_inst/i2s_clock/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    i2s_inst/i2s_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  i2s_inst/i2s_clock/inst/clkout1_buf/O
                         net (fo=131, routed)         0.855    -0.313    i2s_inst/i2s_transceiver_0/clk_out1
    SLICE_X62Y82         FDCE                                         r  i2s_inst/i2s_transceiver_0/sclk_cnt_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            67 Endpoints
Min Delay            67 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.554ns  (logic 1.577ns (18.433%)  route 6.978ns (81.567%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.821     8.554    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.437     4.778    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.554ns  (logic 1.577ns (18.433%)  route 6.978ns (81.567%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.821     8.554    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.437     4.778    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.554ns  (logic 1.577ns (18.433%)  route 6.978ns (81.567%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.821     8.554    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.437     4.778    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X52Y85         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.413ns  (logic 1.577ns (18.744%)  route 6.836ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.679     8.413    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436     4.777    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.413ns  (logic 1.577ns (18.744%)  route 6.836ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.679     8.413    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436     4.777    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.413ns  (logic 1.577ns (18.744%)  route 6.836ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.679     8.413    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436     4.777    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.413ns  (logic 1.577ns (18.744%)  route 6.836ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.679     8.413    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436     4.777    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.413ns  (logic 1.577ns (18.744%)  route 6.836ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          6.157     7.610    note_id_inst/debounce_frequency_inst/E[0]
    SLICE_X52Y84         LUT6 (Prop_lut6_I0_O)        0.124     7.734 r  note_id_inst/debounce_frequency_inst/wait_counter[8]_i_1/O
                         net (fo=8, routed)           0.679     8.413    note_id_inst/debounce_frequency_inst/wait_counter0
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.436     4.777    note_id_inst/debounce_frequency_inst/clk_internal
    SLICE_X53Y84         FDRE                                         r  note_id_inst/debounce_frequency_inst/wait_counter_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/freq_analyzer_inst/note_ascii_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.336ns  (logic 1.577ns (18.917%)  route 6.759ns (81.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         1.854     8.336    note_id_inst/freq_analyzer_inst/AR[0]
    SLICE_X50Y81         FDCE                                         f  note_id_inst/freq_analyzer_inst/note_ascii_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.432     4.773    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X50Y81         FDCE                                         r  note_id_inst/freq_analyzer_inst/note_ascii_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            note_id_inst/uart_tx_byte_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.336ns  (logic 1.577ns (18.917%)  route 6.759ns (81.083%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_n_IBUF_inst/O
                         net (fo=28, routed)          4.905     6.358    i2s_inst/i2s_transceiver_0/resetn
    SLICE_X64Y81         LUT1 (Prop_lut1_I0_O)        0.124     6.482 f  i2s_inst/i2s_transceiver_0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=142, routed)         1.854     8.336    note_id_inst/AR[0]
    SLICE_X51Y81         FDCE                                         f  note_id_inst/uart_tx_byte_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  ibuf_inst/O
                         net (fo=2, routed)           1.862     3.250    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  bufg_inst/O
                         net (fo=68, routed)          1.432     4.773    note_id_inst/clk_internal
    SLICE_X51Y81         FDCE                                         r  note_id_inst/uart_tx_byte_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.158ns (59.623%)  route 0.107ns (40.377%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]/G
    SLICE_X48Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[15]/Q
                         net (fo=1, routed)           0.107     0.265    note_id_inst/freq_analyzer_inst/D[15]
    SLICE_X49Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.827     1.955    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X49Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[15]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]/G
    SLICE_X51Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[12]/Q
                         net (fo=1, routed)           0.110     0.268    note_id_inst/freq_analyzer_inst/D[12]
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[12]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[0]/G
    SLICE_X51Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[0]/Q
                         net (fo=1, routed)           0.112     0.270    note_id_inst/freq_analyzer_inst/D[0]
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[0]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.158ns (57.613%)  route 0.116ns (42.387%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[10]/G
    SLICE_X51Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[10]/Q
                         net (fo=1, routed)           0.116     0.274    note_id_inst/freq_analyzer_inst/D[10]
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.829     1.957    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[10]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[2]/G
    SLICE_X50Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[2]/Q
                         net (fo=1, routed)           0.110     0.288    note_id_inst/freq_analyzer_inst/D[2]
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[2]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.378%)  route 0.112ns (38.622%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]/G
    SLICE_X50Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[9]/Q
                         net (fo=1, routed)           0.112     0.290    note_id_inst/freq_analyzer_inst/D[9]
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.829     1.957    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[9]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.158ns (48.783%)  route 0.166ns (51.217%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]/G
    SLICE_X51Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[11]/Q
                         net (fo=1, routed)           0.166     0.324    note_id_inst/freq_analyzer_inst/D[11]
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.829     1.957    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[11]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.158ns (47.864%)  route 0.172ns (52.136%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]/G
    SLICE_X48Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[6]/Q
                         net (fo=1, routed)           0.172     0.330    note_id_inst/freq_analyzer_inst/D[6]
    SLICE_X49Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.827     1.955    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X49Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[6]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.158ns (40.526%)  route 0.232ns (59.474%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]/G
    SLICE_X48Y84         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[8]/Q
                         net (fo=1, routed)           0.232     0.390    note_id_inst/freq_analyzer_inst/D[8]
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.829     1.957    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X50Y85         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[8]/C

Slack:                    inf
  Source:                 note_id_inst/debounce_frequency_inst/debounced_frequency_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            note_id_inst/freq_analyzer_inst/freq_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.400ns  (logic 0.178ns (44.488%)  route 0.222ns (55.512%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         LDCE                         0.000     0.000 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[1]/G
    SLICE_X50Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  note_id_inst/debounce_frequency_inst/debounced_frequency_reg[1]/Q
                         net (fo=1, routed)           0.222     0.400    note_id_inst/freq_analyzer_inst/D[1]
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ibuf_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  bufg_inst/O
                         net (fo=68, routed)          0.828     1.956    note_id_inst/freq_analyzer_inst/clk_internal
    SLICE_X51Y84         FDRE                                         r  note_id_inst/freq_analyzer_inst/freq_reg[1]/C





