// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "11/07/2024 01:30:53"

// 
// Device: Altera EPM240T100C5 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main_p (
	on_liga,
	clk,
	bot,
	segf);
input 	on_liga;
input 	clk;
input 	bot;
output 	[11:0] segf;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~combout ;
wire \sai15|comb_5|q~regout ;
wire \sai15|comb_6|q~regout ;
wire \sai15|comb_7|q~regout ;
wire \sai15|comb_8|q~regout ;
wire \sai15|comb_9|q~regout ;
wire \sai15|comb_10|q~regout ;
wire \sai15|comb_11|q~regout ;
wire \sai15|comb_12|q~regout ;
wire \sai15|comb_13|q~regout ;
wire \sai15|comb_14|q~regout ;
wire \sai15|comb_15|q~regout ;
wire \sai15|comb_16|q~regout ;
wire \sai15|comb_17|q~regout ;
wire \sai15|comb_18|q~regout ;
wire \sai15|comb_19|q~regout ;
wire \sai15|comb_20|q~regout ;
wire \bot~combout ;
wire \testa_b|comb_4|q~regout ;
wire \testa_b|comb_5|q~regout ;
wire \testa_b|Q~combout ;
wire \conte2|comb_5|q~regout ;
wire \sai15|comb_21|q~regout ;
wire \sai15|comb_22|q~regout ;
wire \sai15|comb_23|q~regout ;
wire \sai15|comb_24|q~regout ;
wire \sai15|comb_25|q~regout ;
wire \sai15|comb_26|q~regout ;
wire \sai15|comb_27|q~regout ;
wire \sai15|comb_28|q~regout ;
wire \sai15|comb_29|q~regout ;
wire \sai15|comb_30|q~regout ;
wire \conte2|comb_6|q~regout ;
wire \mude|WideOr0~0_combout ;
wire \mude|WideOr0~combout ;
wire \conte3|comb_5|q~regout ;
wire \conte3|comb_6|q~regout ;
wire \conte3|comb_7|q~regout ;
wire \comb~0_combout ;
wire \on_liga~combout ;
wire \comb~1_combout ;
wire \comb~2_combout ;


// Location: PIN_12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y2_N7
maxii_lcell \sai15|comb_5|q (
// Equation(s):
// \sai15|comb_5|q~regout  = DFFEAS((((!\sai15|comb_5|q~regout ))), \clk~combout , VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sai15|comb_5|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_5|q .lut_mask = "0f0f";
defparam \sai15|comb_5|q .operation_mode = "normal";
defparam \sai15|comb_5|q .output_mode = "reg_only";
defparam \sai15|comb_5|q .register_cascade_mode = "off";
defparam \sai15|comb_5|q .sum_lutc_input = "datac";
defparam \sai15|comb_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N2
maxii_lcell \sai15|comb_6|q (
// Equation(s):
// \sai15|comb_6|q~regout  = DFFEAS((((!\sai15|comb_6|q~regout ))), \sai15|comb_5|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_5|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_6|q .lut_mask = "00ff";
defparam \sai15|comb_6|q .operation_mode = "normal";
defparam \sai15|comb_6|q .output_mode = "reg_only";
defparam \sai15|comb_6|q .register_cascade_mode = "off";
defparam \sai15|comb_6|q .sum_lutc_input = "datac";
defparam \sai15|comb_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N9
maxii_lcell \sai15|comb_7|q (
// Equation(s):
// \sai15|comb_7|q~regout  = DFFEAS((((!\sai15|comb_7|q~regout ))), \sai15|comb_6|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_6|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_7|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_7|q .lut_mask = "00ff";
defparam \sai15|comb_7|q .operation_mode = "normal";
defparam \sai15|comb_7|q .output_mode = "reg_only";
defparam \sai15|comb_7|q .register_cascade_mode = "off";
defparam \sai15|comb_7|q .sum_lutc_input = "datac";
defparam \sai15|comb_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y3_N8
maxii_lcell \sai15|comb_8|q (
// Equation(s):
// \sai15|comb_8|q~regout  = DFFEAS((((!\sai15|comb_8|q~regout ))), \sai15|comb_7|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_7|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_8|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_8|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_8|q .lut_mask = "00ff";
defparam \sai15|comb_8|q .operation_mode = "normal";
defparam \sai15|comb_8|q .output_mode = "reg_only";
defparam \sai15|comb_8|q .register_cascade_mode = "off";
defparam \sai15|comb_8|q .sum_lutc_input = "datac";
defparam \sai15|comb_8|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N9
maxii_lcell \sai15|comb_9|q (
// Equation(s):
// \sai15|comb_9|q~regout  = DFFEAS((((!\sai15|comb_9|q~regout ))), \sai15|comb_8|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_8|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_9|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_9|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_9|q .lut_mask = "00ff";
defparam \sai15|comb_9|q .operation_mode = "normal";
defparam \sai15|comb_9|q .output_mode = "reg_only";
defparam \sai15|comb_9|q .register_cascade_mode = "off";
defparam \sai15|comb_9|q .sum_lutc_input = "datac";
defparam \sai15|comb_9|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y3_N3
maxii_lcell \sai15|comb_10|q (
// Equation(s):
// \sai15|comb_10|q~regout  = DFFEAS((((!\sai15|comb_10|q~regout ))), \sai15|comb_9|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_9|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_10|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_10|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_10|q .lut_mask = "00ff";
defparam \sai15|comb_10|q .operation_mode = "normal";
defparam \sai15|comb_10|q .output_mode = "reg_only";
defparam \sai15|comb_10|q .register_cascade_mode = "off";
defparam \sai15|comb_10|q .sum_lutc_input = "datac";
defparam \sai15|comb_10|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N4
maxii_lcell \sai15|comb_11|q (
// Equation(s):
// \sai15|comb_11|q~regout  = DFFEAS((((!\sai15|comb_11|q~regout ))), \sai15|comb_10|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_10|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sai15|comb_11|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_11|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_11|q .lut_mask = "0f0f";
defparam \sai15|comb_11|q .operation_mode = "normal";
defparam \sai15|comb_11|q .output_mode = "reg_only";
defparam \sai15|comb_11|q .register_cascade_mode = "off";
defparam \sai15|comb_11|q .sum_lutc_input = "datac";
defparam \sai15|comb_11|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y2_N2
maxii_lcell \sai15|comb_12|q (
// Equation(s):
// \sai15|comb_12|q~regout  = DFFEAS((((!\sai15|comb_12|q~regout ))), \sai15|comb_11|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_11|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_12|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_12|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_12|q .lut_mask = "00ff";
defparam \sai15|comb_12|q .operation_mode = "normal";
defparam \sai15|comb_12|q .output_mode = "reg_only";
defparam \sai15|comb_12|q .register_cascade_mode = "off";
defparam \sai15|comb_12|q .sum_lutc_input = "datac";
defparam \sai15|comb_12|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N3
maxii_lcell \sai15|comb_13|q (
// Equation(s):
// \sai15|comb_13|q~regout  = DFFEAS((((!\sai15|comb_13|q~regout ))), \sai15|comb_12|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_12|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_13|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_13|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_13|q .lut_mask = "00ff";
defparam \sai15|comb_13|q .operation_mode = "normal";
defparam \sai15|comb_13|q .output_mode = "reg_only";
defparam \sai15|comb_13|q .register_cascade_mode = "off";
defparam \sai15|comb_13|q .sum_lutc_input = "datac";
defparam \sai15|comb_13|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y2_N1
maxii_lcell \sai15|comb_14|q (
// Equation(s):
// \sai15|comb_14|q~regout  = DFFEAS((((!\sai15|comb_14|q~regout ))), \sai15|comb_13|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_13|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_14|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_14|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_14|q .lut_mask = "00ff";
defparam \sai15|comb_14|q .operation_mode = "normal";
defparam \sai15|comb_14|q .output_mode = "reg_only";
defparam \sai15|comb_14|q .register_cascade_mode = "off";
defparam \sai15|comb_14|q .sum_lutc_input = "datac";
defparam \sai15|comb_14|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N4
maxii_lcell \sai15|comb_15|q (
// Equation(s):
// \sai15|comb_15|q~regout  = DFFEAS((((!\sai15|comb_15|q~regout ))), \sai15|comb_14|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_14|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sai15|comb_15|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_15|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_15|q .lut_mask = "0f0f";
defparam \sai15|comb_15|q .operation_mode = "normal";
defparam \sai15|comb_15|q .output_mode = "reg_only";
defparam \sai15|comb_15|q .register_cascade_mode = "off";
defparam \sai15|comb_15|q .sum_lutc_input = "datac";
defparam \sai15|comb_15|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y1_N2
maxii_lcell \sai15|comb_16|q (
// Equation(s):
// \sai15|comb_16|q~regout  = DFFEAS((((!\sai15|comb_16|q~regout ))), \sai15|comb_15|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_15|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_16|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_16|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_16|q .lut_mask = "00ff";
defparam \sai15|comb_16|q .operation_mode = "normal";
defparam \sai15|comb_16|q .output_mode = "reg_only";
defparam \sai15|comb_16|q .register_cascade_mode = "off";
defparam \sai15|comb_16|q .sum_lutc_input = "datac";
defparam \sai15|comb_16|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y1_N2
maxii_lcell \sai15|comb_17|q (
// Equation(s):
// \sai15|comb_17|q~regout  = DFFEAS((((!\sai15|comb_17|q~regout ))), \sai15|comb_16|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_16|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_17|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_17|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_17|q .lut_mask = "00ff";
defparam \sai15|comb_17|q .operation_mode = "normal";
defparam \sai15|comb_17|q .output_mode = "reg_only";
defparam \sai15|comb_17|q .register_cascade_mode = "off";
defparam \sai15|comb_17|q .sum_lutc_input = "datac";
defparam \sai15|comb_17|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N7
maxii_lcell \sai15|comb_18|q (
// Equation(s):
// \sai15|comb_18|q~regout  = DFFEAS((((!\sai15|comb_18|q~regout ))), \sai15|comb_17|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_17|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sai15|comb_18|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_18|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_18|q .lut_mask = "0f0f";
defparam \sai15|comb_18|q .operation_mode = "normal";
defparam \sai15|comb_18|q .output_mode = "reg_only";
defparam \sai15|comb_18|q .register_cascade_mode = "off";
defparam \sai15|comb_18|q .sum_lutc_input = "datac";
defparam \sai15|comb_18|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxii_lcell \sai15|comb_19|q (
// Equation(s):
// \sai15|comb_19|q~regout  = DFFEAS((((!\sai15|comb_19|q~regout ))), \sai15|comb_18|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_18|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_19|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_19|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_19|q .lut_mask = "00ff";
defparam \sai15|comb_19|q .operation_mode = "normal";
defparam \sai15|comb_19|q .output_mode = "reg_only";
defparam \sai15|comb_19|q .register_cascade_mode = "off";
defparam \sai15|comb_19|q .sum_lutc_input = "datac";
defparam \sai15|comb_19|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y3_N4
maxii_lcell \sai15|comb_20|q (
// Equation(s):
// \sai15|comb_20|q~regout  = DFFEAS((((!\sai15|comb_20|q~regout ))), \sai15|comb_19|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_19|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sai15|comb_20|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_20|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_20|q .lut_mask = "0f0f";
defparam \sai15|comb_20|q .operation_mode = "normal";
defparam \sai15|comb_20|q .output_mode = "reg_only";
defparam \sai15|comb_20|q .register_cascade_mode = "off";
defparam \sai15|comb_20|q .sum_lutc_input = "datac";
defparam \sai15|comb_20|q .synch_mode = "off";
// synopsys translate_on

// Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \bot~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\bot~combout ),
	.padio(bot));
// synopsys translate_off
defparam \bot~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \testa_b|comb_4|q (
// Equation(s):
// \testa_b|comb_4|q~regout  = DFFEAS(((\bot~combout  $ (\testa_b|comb_4|q~regout ))), GLOBAL(\sai15|comb_20|q~regout ), VCC, , , , , , )

	.clk(\sai15|comb_20|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\bot~combout ),
	.datad(\testa_b|comb_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\testa_b|comb_4|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \testa_b|comb_4|q .lut_mask = "0ff0";
defparam \testa_b|comb_4|q .operation_mode = "normal";
defparam \testa_b|comb_4|q .output_mode = "reg_only";
defparam \testa_b|comb_4|q .register_cascade_mode = "off";
defparam \testa_b|comb_4|q .sum_lutc_input = "datac";
defparam \testa_b|comb_4|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \testa_b|comb_5|q (
// Equation(s):
// \testa_b|comb_5|q~regout  = DFFEAS(((\testa_b|comb_5|q~regout  $ (\testa_b|comb_4|q~regout ))), GLOBAL(\sai15|comb_20|q~regout ), VCC, , , , , , )

	.clk(\sai15|comb_20|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\testa_b|comb_5|q~regout ),
	.datad(\testa_b|comb_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\testa_b|comb_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \testa_b|comb_5|q .lut_mask = "0ff0";
defparam \testa_b|comb_5|q .operation_mode = "normal";
defparam \testa_b|comb_5|q .output_mode = "reg_only";
defparam \testa_b|comb_5|q .register_cascade_mode = "off";
defparam \testa_b|comb_5|q .sum_lutc_input = "datac";
defparam \testa_b|comb_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \testa_b|Q (
// Equation(s):
// \testa_b|Q~combout  = LCELL((((!\testa_b|comb_5|q~regout  & \testa_b|comb_4|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\testa_b|comb_5|q~regout ),
	.datad(\testa_b|comb_4|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\testa_b|Q~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \testa_b|Q .lut_mask = "0f00";
defparam \testa_b|Q .operation_mode = "normal";
defparam \testa_b|Q .output_mode = "comb_only";
defparam \testa_b|Q .register_cascade_mode = "off";
defparam \testa_b|Q .sum_lutc_input = "datac";
defparam \testa_b|Q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \conte2|comb_5|q (
// Equation(s):
// \conte2|comb_5|q~regout  = DFFEAS((((!\conte2|comb_5|q~regout ))), \testa_b|Q~combout , VCC, , , , , , )

	.clk(\testa_b|Q~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\conte2|comb_5|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conte2|comb_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conte2|comb_5|q .lut_mask = "0f0f";
defparam \conte2|comb_5|q .operation_mode = "normal";
defparam \conte2|comb_5|q .output_mode = "reg_only";
defparam \conte2|comb_5|q .register_cascade_mode = "off";
defparam \conte2|comb_5|q .sum_lutc_input = "datac";
defparam \conte2|comb_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N4
maxii_lcell \sai15|comb_21|q (
// Equation(s):
// \sai15|comb_21|q~regout  = DFFEAS((((!\sai15|comb_21|q~regout ))), GLOBAL(\sai15|comb_20|q~regout ), VCC, , , , , , )

	.clk(\sai15|comb_20|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sai15|comb_21|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_21|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_21|q .lut_mask = "0f0f";
defparam \sai15|comb_21|q .operation_mode = "normal";
defparam \sai15|comb_21|q .output_mode = "reg_only";
defparam \sai15|comb_21|q .register_cascade_mode = "off";
defparam \sai15|comb_21|q .sum_lutc_input = "datac";
defparam \sai15|comb_21|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y2_N2
maxii_lcell \sai15|comb_22|q (
// Equation(s):
// \sai15|comb_22|q~regout  = DFFEAS((((!\sai15|comb_22|q~regout ))), \sai15|comb_21|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_21|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_22|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_22|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_22|q .lut_mask = "00ff";
defparam \sai15|comb_22|q .operation_mode = "normal";
defparam \sai15|comb_22|q .output_mode = "reg_only";
defparam \sai15|comb_22|q .register_cascade_mode = "off";
defparam \sai15|comb_22|q .sum_lutc_input = "datac";
defparam \sai15|comb_22|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N8
maxii_lcell \sai15|comb_23|q (
// Equation(s):
// \sai15|comb_23|q~regout  = DFFEAS((((!\sai15|comb_23|q~regout ))), \sai15|comb_22|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_22|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_23|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_23|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_23|q .lut_mask = "00ff";
defparam \sai15|comb_23|q .operation_mode = "normal";
defparam \sai15|comb_23|q .output_mode = "reg_only";
defparam \sai15|comb_23|q .register_cascade_mode = "off";
defparam \sai15|comb_23|q .sum_lutc_input = "datac";
defparam \sai15|comb_23|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y2_N9
maxii_lcell \sai15|comb_24|q (
// Equation(s):
// \sai15|comb_24|q~regout  = DFFEAS((((!\sai15|comb_24|q~regout ))), \sai15|comb_23|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_23|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_24|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_24|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_24|q .lut_mask = "00ff";
defparam \sai15|comb_24|q .operation_mode = "normal";
defparam \sai15|comb_24|q .output_mode = "reg_only";
defparam \sai15|comb_24|q .register_cascade_mode = "off";
defparam \sai15|comb_24|q .sum_lutc_input = "datac";
defparam \sai15|comb_24|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N8
maxii_lcell \sai15|comb_25|q (
// Equation(s):
// \sai15|comb_25|q~regout  = DFFEAS((((!\sai15|comb_25|q~regout ))), \sai15|comb_24|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_24|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_25|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_25|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_25|q .lut_mask = "00ff";
defparam \sai15|comb_25|q .operation_mode = "normal";
defparam \sai15|comb_25|q .output_mode = "reg_only";
defparam \sai15|comb_25|q .register_cascade_mode = "off";
defparam \sai15|comb_25|q .sum_lutc_input = "datac";
defparam \sai15|comb_25|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y2_N9
maxii_lcell \sai15|comb_26|q (
// Equation(s):
// \sai15|comb_26|q~regout  = DFFEAS((((!\sai15|comb_26|q~regout ))), \sai15|comb_25|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_25|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_26|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_26|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_26|q .lut_mask = "00ff";
defparam \sai15|comb_26|q .operation_mode = "normal";
defparam \sai15|comb_26|q .output_mode = "reg_only";
defparam \sai15|comb_26|q .register_cascade_mode = "off";
defparam \sai15|comb_26|q .sum_lutc_input = "datac";
defparam \sai15|comb_26|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \sai15|comb_27|q (
// Equation(s):
// \sai15|comb_27|q~regout  = DFFEAS((((!\sai15|comb_27|q~regout ))), \sai15|comb_26|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_26|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sai15|comb_27|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_27|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_27|q .lut_mask = "0f0f";
defparam \sai15|comb_27|q .operation_mode = "normal";
defparam \sai15|comb_27|q .output_mode = "reg_only";
defparam \sai15|comb_27|q .register_cascade_mode = "off";
defparam \sai15|comb_27|q .sum_lutc_input = "datac";
defparam \sai15|comb_27|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \sai15|comb_28|q (
// Equation(s):
// \sai15|comb_28|q~regout  = DFFEAS((((!\sai15|comb_28|q~regout ))), \sai15|comb_27|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_27|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_28|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_28|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_28|q .lut_mask = "00ff";
defparam \sai15|comb_28|q .operation_mode = "normal";
defparam \sai15|comb_28|q .output_mode = "reg_only";
defparam \sai15|comb_28|q .register_cascade_mode = "off";
defparam \sai15|comb_28|q .sum_lutc_input = "datac";
defparam \sai15|comb_28|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \sai15|comb_29|q (
// Equation(s):
// \sai15|comb_29|q~regout  = DFFEAS((((!\sai15|comb_29|q~regout ))), \sai15|comb_28|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_28|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\sai15|comb_29|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_29|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_29|q .lut_mask = "00ff";
defparam \sai15|comb_29|q .operation_mode = "normal";
defparam \sai15|comb_29|q .output_mode = "reg_only";
defparam \sai15|comb_29|q .register_cascade_mode = "off";
defparam \sai15|comb_29|q .sum_lutc_input = "datac";
defparam \sai15|comb_29|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \sai15|comb_30|q (
// Equation(s):
// \sai15|comb_30|q~regout  = DFFEAS((((!\sai15|comb_30|q~regout ))), \sai15|comb_29|q~regout , VCC, , , , , , )

	.clk(\sai15|comb_29|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\sai15|comb_30|q~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\sai15|comb_30|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \sai15|comb_30|q .lut_mask = "0f0f";
defparam \sai15|comb_30|q .operation_mode = "normal";
defparam \sai15|comb_30|q .output_mode = "reg_only";
defparam \sai15|comb_30|q .register_cascade_mode = "off";
defparam \sai15|comb_30|q .sum_lutc_input = "datac";
defparam \sai15|comb_30|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \conte2|comb_6|q (
// Equation(s):
// \conte2|comb_6|q~regout  = DFFEAS((((!\conte2|comb_6|q~regout ))), \conte2|comb_5|q~regout , VCC, , , , , , )

	.clk(\conte2|comb_5|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\conte2|comb_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conte2|comb_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conte2|comb_6|q .lut_mask = "00ff";
defparam \conte2|comb_6|q .operation_mode = "normal";
defparam \conte2|comb_6|q .output_mode = "reg_only";
defparam \conte2|comb_6|q .register_cascade_mode = "off";
defparam \conte2|comb_6|q .sum_lutc_input = "datac";
defparam \conte2|comb_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \mude|WideOr0~0 (
// Equation(s):
// \mude|WideOr0~0_combout  = (\conte2|comb_6|q~regout  & (\sai15|comb_29|q~regout  & (!\conte2|comb_5|q~regout ))) # (!\conte2|comb_6|q~regout  & (((\sai15|comb_28|q~regout ) # (!\conte2|comb_5|q~regout ))))

	.clk(gnd),
	.dataa(\sai15|comb_29|q~regout ),
	.datab(\conte2|comb_6|q~regout ),
	.datac(\conte2|comb_5|q~regout ),
	.datad(\sai15|comb_28|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mude|WideOr0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mude|WideOr0~0 .lut_mask = "3b0b";
defparam \mude|WideOr0~0 .operation_mode = "normal";
defparam \mude|WideOr0~0 .output_mode = "comb_only";
defparam \mude|WideOr0~0 .register_cascade_mode = "off";
defparam \mude|WideOr0~0 .sum_lutc_input = "datac";
defparam \mude|WideOr0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \mude|WideOr0 (
// Equation(s):
// \mude|WideOr0~combout  = LCELL((\mude|WideOr0~0_combout ) # ((\conte2|comb_5|q~regout  & (\sai15|comb_30|q~regout  & \conte2|comb_6|q~regout ))))

	.clk(gnd),
	.dataa(\conte2|comb_5|q~regout ),
	.datab(\sai15|comb_30|q~regout ),
	.datac(\conte2|comb_6|q~regout ),
	.datad(\mude|WideOr0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\mude|WideOr0~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \mude|WideOr0 .lut_mask = "ff80";
defparam \mude|WideOr0 .operation_mode = "normal";
defparam \mude|WideOr0 .output_mode = "comb_only";
defparam \mude|WideOr0 .register_cascade_mode = "off";
defparam \mude|WideOr0 .sum_lutc_input = "datac";
defparam \mude|WideOr0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y3_N2
maxii_lcell \conte3|comb_5|q (
// Equation(s):
// \conte3|comb_5|q~regout  = DFFEAS((((!\conte3|comb_5|q~regout ))), \mude|WideOr0~combout , VCC, , , , , , )

	.clk(\mude|WideOr0~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\conte3|comb_5|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conte3|comb_5|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conte3|comb_5|q .lut_mask = "00ff";
defparam \conte3|comb_5|q .operation_mode = "normal";
defparam \conte3|comb_5|q .output_mode = "reg_only";
defparam \conte3|comb_5|q .register_cascade_mode = "off";
defparam \conte3|comb_5|q .sum_lutc_input = "datac";
defparam \conte3|comb_5|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N9
maxii_lcell \conte3|comb_6|q (
// Equation(s):
// \conte3|comb_6|q~regout  = DFFEAS((((!\conte3|comb_6|q~regout ))), \conte3|comb_5|q~regout , VCC, , , , , , )

	.clk(\conte3|comb_5|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\conte3|comb_6|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conte3|comb_6|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conte3|comb_6|q .lut_mask = "00ff";
defparam \conte3|comb_6|q .operation_mode = "normal";
defparam \conte3|comb_6|q .output_mode = "reg_only";
defparam \conte3|comb_6|q .register_cascade_mode = "off";
defparam \conte3|comb_6|q .sum_lutc_input = "datac";
defparam \conte3|comb_6|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N8
maxii_lcell \conte3|comb_7|q (
// Equation(s):
// \conte3|comb_7|q~regout  = DFFEAS((((!\conte3|comb_7|q~regout ))), \conte3|comb_6|q~regout , VCC, , , , , , )

	.clk(\conte3|comb_6|q~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\conte3|comb_7|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\conte3|comb_7|q~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \conte3|comb_7|q .lut_mask = "00ff";
defparam \conte3|comb_7|q .operation_mode = "normal";
defparam \conte3|comb_7|q .output_mode = "reg_only";
defparam \conte3|comb_7|q .register_cascade_mode = "off";
defparam \conte3|comb_7|q .sum_lutc_input = "datac";
defparam \conte3|comb_7|q .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y3_N5
maxii_lcell \comb~0 (
// Equation(s):
// \comb~0_combout  = ((\conte3|comb_6|q~regout  & ((\conte3|comb_5|q~regout ) # (!\conte3|comb_7|q~regout ))) # (!\conte3|comb_6|q~regout  & (\conte3|comb_5|q~regout  $ (\conte3|comb_7|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conte3|comb_6|q~regout ),
	.datac(\conte3|comb_5|q~regout ),
	.datad(\conte3|comb_7|q~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb~0 .lut_mask = "c3fc";
defparam \comb~0 .operation_mode = "normal";
defparam \comb~0 .output_mode = "comb_only";
defparam \comb~0 .register_cascade_mode = "off";
defparam \comb~0 .sum_lutc_input = "datac";
defparam \comb~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \on_liga~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\on_liga~combout ),
	.padio(on_liga));
// synopsys translate_off
defparam \on_liga~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \comb~1 (
// Equation(s):
// \comb~1_combout  = ((\on_liga~combout  & ((\sai15|comb_20|q~regout ) # (!\conte2|comb_6|q~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\conte2|comb_6|q~regout ),
	.datac(\sai15|comb_20|q~regout ),
	.datad(\on_liga~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb~1 .lut_mask = "f300";
defparam \comb~1 .operation_mode = "normal";
defparam \comb~1 .output_mode = "comb_only";
defparam \comb~1 .register_cascade_mode = "off";
defparam \comb~1 .sum_lutc_input = "datac";
defparam \comb~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \comb~2 (
// Equation(s):
// \comb~2_combout  = (\comb~1_combout  & ((\sai15|comb_20|q~regout  & (!\comb~0_combout )) # (!\sai15|comb_20|q~regout  & ((\conte2|comb_5|q~regout )))))

	.clk(gnd),
	.dataa(\comb~0_combout ),
	.datab(\conte2|comb_5|q~regout ),
	.datac(\sai15|comb_20|q~regout ),
	.datad(\comb~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb~2 .lut_mask = "5c00";
defparam \comb~2 .operation_mode = "normal";
defparam \comb~2 .output_mode = "comb_only";
defparam \comb~2 .register_cascade_mode = "off";
defparam \comb~2 .sum_lutc_input = "datac";
defparam \comb~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segf[0]~I (
	.datain(\comb~2_combout ),
	.oe(vcc),
	.combout(),
	.padio(segf[0]));
// synopsys translate_off
defparam \segf[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segf[1]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(segf[1]));
// synopsys translate_off
defparam \segf[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segf[2]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(segf[2]));
// synopsys translate_off
defparam \segf[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segf[3]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(segf[3]));
// synopsys translate_off
defparam \segf[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segf[4]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(segf[4]));
// synopsys translate_off
defparam \segf[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segf[5]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(segf[5]));
// synopsys translate_off
defparam \segf[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segf[6]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(segf[6]));
// synopsys translate_off
defparam \segf[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segf[7]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(segf[7]));
// synopsys translate_off
defparam \segf[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segf[8]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(segf[8]));
// synopsys translate_off
defparam \segf[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segf[9]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(segf[9]));
// synopsys translate_off
defparam \segf[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_68,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segf[10]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(segf[10]));
// synopsys translate_off
defparam \segf[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \segf[11]~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(segf[11]));
// synopsys translate_off
defparam \segf[11]~I .operation_mode = "output";
// synopsys translate_on

endmodule
