<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en-us">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta http-equiv="content-type" content="text/html; charset=utf-8" />
        <meta name="viewport" content="width=device-width, initial-scale=1.0" />

        <title>Rocket chip overview &middot; lowRISC</title>
        <link rel="stylesheet" href="https://www.lowrisc.org/css/styles.combined.min.css" />
        <link rel="shortcut icon" href="https://www.lowrisc.org/favicon.ico" />
        <link rel="alternate" href="https://www.lowrisc.org/index.xml" type="application/rss+xml" title="lowRISC" />
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Source+Sans+Pro' type='text/css'>
        <link rel='stylesheet' href='https://fonts.googleapis.com/css?family=Exo+2' type='text/css'>
        <script>
        (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
        (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
        m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
        })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

        ga('create', 'UA-53520714-1', 'auto');
        ga('send', 'pageview');
      </script>
  </head>

  <body data-page="article">
<div class="header">
  <header data-component="menu">

    <section class="outer-container">
      <div class="image">
        <a href="https://www.lowrisc.org"><img src="https://www.lowrisc.org/img/logo.svg"></a>
      </div>

      <div class="menu">
        <ul>
          
          <li><a href="/jobs/"> Jobs </a></li>
          
          <li><a href="/our-work/"> Our work </a></li>
          
          <li><a href="/community/"> Community </a></li>
          
          <li><a href="/blog/"> Blog </a></li>
          
          <li><a href="/about/"> About us </a></li>
          
        </ul>
      </div>
    </section>

  </header>
</div>









    <div class="article">
      <section class="outer-container">
        <div class="row">
            <div class="sixteen columns">
                <article class="li-article">
                
                  <p>
                    <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/">â‡¡ lowRISC tagged memory tutorial</a>
                  </p>
                
                    <header class="li-article-header">
                        <h1 class="li-article-title">Rocket chip overview</h1>
                        <span class="li-article-taxonomies">
                            

                            
                        </span>
                        
                        
                    </header>
                    <section>
                        

<p>An overview of Berkeley&rsquo;s RISC-V &ldquo;Rocket Chip&rdquo; SoC Generator can be found <a href="https://1nv67s1krw3279i5yp7fko14-wpengine.netdna-ssl.com/wp-content/uploads/2015/01/riscv-rocket-chip-generator-workshop-jan2015.pdf">here</a>.</p>

<p>A high-level view of the rocket chip is shown below. The design
contains multiple Rocket tiles consisting of a Rocket core and L1
instruction and data caches. Our tagged memory implementation inserts
a tag cache before the main memory interface. Our tagged memory additions
are described in detail <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/tags/">here</a>.</p>

<p><img src="../figures/rocket_chip.png" alt="Drawing" style="width: 650px;"/></p>

<p>The host-target interface (HTIF) provides a FIFO interface between the
ARM PS and RISC-V systems. Two communication registers (<code>fromhost</code>,
<code>tohost</code>) are provided in CSR space (Control and Status Registers) for
this purpose. The HTIF allows the host to load binaries, access memory
and CSRs and service syscalls for peripheral device emulation.</p>

<p>Coherence between the private L1 caches is maintained with the
assistance of the &ldquo;coherence managers&rdquo;. Requests are interleaved
across a number of coherence managers at the granularity of cache
lines. Each coherence manager contains a number of transaction &ldquo;trackers&rdquo;
and can manage numerous outstanding transactions (or cache misses).
A MI, MSI or MESI coherence protocol may be selected.</p>

<p>Communication between the Rocket tiles and coherence managers uses the
<a href="https://github.com/ucb-bar/uncore/blob/master/doc/TileLink0.3.1Specification.pdf">TileLink protocol</a>. The protocol defines a number of
independent transaction channels, the prioritization of channels (to
avoid deadlock) and their format. TileLink helps to isolate the
design of the coherence protcol from that of the physical networks
and cache controlllers.</p>

<h3 id="default-configuration-parameters:7008e9d8db3f5610dc60f128bccc196f">Default configuration parameters</h3>

<p>The default configuration parameters are listed in the table
below. All configuration parameters are located in
<code>src/scala/main/PublicConfigs.scala</code>.</p>

<p>Further details on how to parameterize Rocket Chip can be found
<a href="https://github.com/ucb-bar/rocket-chip#-how-can-i-parameterize-my-rocket-chip">here</a>.
A manual describing the advanced
parameter library within Chisel is also
<a href="https://github.com/ucb-bar/chisel/blob/master/doc/parameters/parameters.pdf">available</a>.</p>

<table>
<thead>
<tr>
<th>Description</th>
<th>Parameter Name</th>
<th>Default Value</th>
<th>Possible Value</th>
<th>Notes</th>
</tr>
</thead>

<tbody>
<tr>
<td>No. of Rocket tiles</td>
<td>NTILES</td>
<td>1</td>
<td>&gt;0</td>
<td></td>
</tr>

<tr>
<td>No. of banks</td>
<td>NBANKS</td>
<td>1</td>
<td>&gt;0, power of 2</td>
<td></td>
</tr>

<tr>
<td>No. of MSHRS</td>
<td>L1D_MSHRS</td>
<td>2</td>
<td>&gt;0</td>
<td></td>
</tr>

<tr>
<td>No. of sets in L1D</td>
<td>L1D_SETS</td>
<td>128</td>
<td>&gt;0, power of 2</td>
<td></td>
</tr>

<tr>
<td>No. of ways in L1D</td>
<td>L1D_WAYS</td>
<td>4</td>
<td>&gt;0, power of 2</td>
<td></td>
</tr>

<tr>
<td>No. of sets in L1I</td>
<td>L1I_SETS</td>
<td>128</td>
<td>&gt;0, power of 2</td>
<td></td>
</tr>

<tr>
<td>No. of ways in L1I</td>
<td>L1I_WAYS</td>
<td>2</td>
<td>&gt;0, power of 2</td>
<td></td>
</tr>

<tr>
<td>Size of data TLB</td>
<td>NDTLBEntries</td>
<td>8</td>
<td>&gt;0, power of 2</td>
<td></td>
</tr>

<tr>
<td>Size of instr TLB</td>
<td>NITLBEntries</td>
<td>8</td>
<td>&gt;0, power of 2</td>
<td></td>
</tr>

<tr>
<td>Size of BTB</td>
<td>NBTBEntries</td>
<td>62</td>
<td>&gt;0</td>
<td></td>
</tr>

<tr>
<td>No. of trackers in coherence manager</td>
<td>L2_ACQ_XACTS</td>
<td>7</td>
<td>&gt;0</td>
<td></td>
</tr>

<tr>
<td>Instantiate FPU?</td>
<td>BuildFPU</td>
<td>Some(() =&gt; Module(new FPU))</td>
<td></td>
<td>Set to None to disable</td>
</tr>

<tr>
<td>Coherence protocol</td>
<td>Coherence</td>
<td>new MSICoherence()=&gt;new(NullRepresentation)</td>
<td>MI, MEI, MSI, MESI</td>
<td></td>
</tr>
</tbody>
</table>

<!-- Links -->

                    </section>
                </article>

        </div>
      </section>
    </div>
    
    <div class="row li-pagination article">
      <div class="eight columns">
        <div class="li-pagination-previous">
          &nbsp;
          
          Previous<br />
          &nbsp;
          <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/"> lowRISC tagged memory tutorial</a>
          
        </div>
      </div>
      <div class="eight columns">
        <div class="li-pagination-next">
          &nbsp;
          
          Next<br />
          &nbsp;
          <a href="https://www.lowrisc.org/docs/tagged-memory-v0.1/rocket-core/"> Rocket core overview</a>
          
        </div>
      </div>
    </div>
    


                

            <div id="disqus_thread"></div>
            <script type="text/javascript">
                 
                var disqus_shortname = 'lowrisc'; 
                var disqus_identifier = "/" + "docs/tagged-memory-v0.1/rocket-chip";
                var disqus_title = "Rocket chip overview";
                var disqus_url = "https://www.lowrisc.org" + "docs/tagged-memory-v0.1/rocket-chip";

                 
                (function() {
                    var dsq = document.createElement('script'); dsq.type = 'text/javascript'; dsq.async = true;
                    dsq.src = '//' + disqus_shortname + '.disqus.com/embed.js';
                    (document.getElementsByTagName('head')[0] || document.getElementsByTagName('body')[0]).appendChild(dsq);
                })();
            </script>
            <noscript>Please enable JavaScript to view the <a href="http://disqus.com/?ref_noscript" rel="nofollow">comments powered by Disqus.</a></noscript>
            </div>
            

        <footer>

          <section class="outer-container">

            <div>
              <div class="link-container">
              </div>
            </div>

            <p>
              Unless otherwise noted, content on this site is licensed under a <a href="https://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution ShareAlike 4.0 International License</a>
            </p>

          </section>

        </footer>
    </body>
</html>

    </body>
</html>

