{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 14:33:56 2022 " "Info: Processing started: Thu Mar 24 14:33:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkm " "Info: Assuming node \"clkm\" is an undefined clock" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 224 16 184 240 "clkm" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkm" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 64 16 184 80 "clk" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkm register count:inst\|num\[1\] register count:inst\|temp\[11\] 82.97 MHz 12.053 ns Internal " "Info: Clock \"clkm\" has Internal fmax of 82.97 MHz between source register \"count:inst\|num\[1\]\" and destination register \"count:inst\|temp\[11\]\" (period= 12.053 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.718 ns + Longest register register " "Info: + Longest register to register delay is 11.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:inst\|num\[1\] 1 REG LCFF_X17_Y4_N15 56 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y4_N15; Fanout = 56; REG Node = 'count:inst\|num\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst|num[1] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(4.712 ns) 5.820 ns count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|mac_mult3~DATAOUT3 2 COMB DSPMULT_X16_Y4_N0 1 " "Info: 2: + IC(1.108 ns) + CELL(4.712 ns) = 5.820 ns; Loc. = DSPMULT_X16_Y4_N0; Fanout = 1; COMB Node = 'count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|mac_mult3~DATAOUT3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.820 ns" { count:inst|num[1] count:inst|lpm_mult:Mult0|mult_p211:auto_generated|mac_mult3~DATAOUT3 } "NODE_NAME" } } { "db/mult_p211.tdf" "" { Text "D:/Desktop/Test2/2/db/mult_p211.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.396 ns) 6.216 ns count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|mac_out4~DATAOUT3 3 COMB DSPOUT_X16_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.396 ns) = 6.216 ns; Loc. = DSPOUT_X16_Y4_N2; Fanout = 2; COMB Node = 'count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|mac_out4~DATAOUT3'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count:inst|lpm_mult:Mult0|mult_p211:auto_generated|mac_mult3~DATAOUT3 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|mac_out4~DATAOUT3 } "NODE_NAME" } } { "db/mult_p211.tdf" "" { Text "D:/Desktop/Test2/2/db/mult_p211.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.596 ns) 8.196 ns count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|op_2~7 4 COMB LCCOMB_X18_Y5_N10 2 " "Info: 4: + IC(1.384 ns) + CELL(0.596 ns) = 8.196 ns; Loc. = LCCOMB_X18_Y5_N10; Fanout = 2; COMB Node = 'count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|op_2~7'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { count:inst|lpm_mult:Mult0|mult_p211:auto_generated|mac_out4~DATAOUT3 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.282 ns count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|op_2~9 5 COMB LCCOMB_X18_Y5_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 8.282 ns; Loc. = LCCOMB_X18_Y5_N12; Fanout = 2; COMB Node = 'count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|op_2~9'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~7 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 8.472 ns count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|op_2~11 6 COMB LCCOMB_X18_Y5_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 8.472 ns; Loc. = LCCOMB_X18_Y5_N14; Fanout = 2; COMB Node = 'count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|op_2~11'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~9 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.558 ns count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|op_2~13 7 COMB LCCOMB_X18_Y5_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 8.558 ns; Loc. = LCCOMB_X18_Y5_N16; Fanout = 2; COMB Node = 'count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|op_2~13'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~11 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.644 ns count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|op_2~15 8 COMB LCCOMB_X18_Y5_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 8.644 ns; Loc. = LCCOMB_X18_Y5_N18; Fanout = 2; COMB Node = 'count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|op_2~15'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~13 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.150 ns count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|op_2~16 9 COMB LCCOMB_X18_Y5_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.506 ns) = 9.150 ns; Loc. = LCCOMB_X18_Y5_N20; Fanout = 2; COMB Node = 'count:inst\|lpm_mult:Mult0\|mult_p211:auto_generated\|op_2~16'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~15 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.596 ns) 10.760 ns count:inst\|temp\[6\]~29 10 COMB LCCOMB_X17_Y5_N20 2 " "Info: 10: + IC(1.014 ns) + CELL(0.596 ns) = 10.760 ns; Loc. = LCCOMB_X17_Y5_N20; Fanout = 2; COMB Node = 'count:inst\|temp\[6\]~29'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~16 count:inst|temp[6]~29 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.846 ns count:inst\|temp\[7\]~31 11 COMB LCCOMB_X17_Y5_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 10.846 ns; Loc. = LCCOMB_X17_Y5_N22; Fanout = 2; COMB Node = 'count:inst\|temp\[7\]~31'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:inst|temp[6]~29 count:inst|temp[7]~31 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.932 ns count:inst\|temp\[8\]~33 12 COMB LCCOMB_X17_Y5_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 10.932 ns; Loc. = LCCOMB_X17_Y5_N24; Fanout = 2; COMB Node = 'count:inst\|temp\[8\]~33'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:inst|temp[7]~31 count:inst|temp[8]~33 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.018 ns count:inst\|temp\[9\]~35 13 COMB LCCOMB_X17_Y5_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 11.018 ns; Loc. = LCCOMB_X17_Y5_N26; Fanout = 2; COMB Node = 'count:inst\|temp\[9\]~35'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:inst|temp[8]~33 count:inst|temp[9]~35 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.104 ns count:inst\|temp\[10\]~37 14 COMB LCCOMB_X17_Y5_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 11.104 ns; Loc. = LCCOMB_X17_Y5_N28; Fanout = 1; COMB Node = 'count:inst\|temp\[10\]~37'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:inst|temp[9]~35 count:inst|temp[10]~37 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.610 ns count:inst\|temp\[11\]~38 15 COMB LCCOMB_X17_Y5_N30 1 " "Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 11.610 ns; Loc. = LCCOMB_X17_Y5_N30; Fanout = 1; COMB Node = 'count:inst\|temp\[11\]~38'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { count:inst|temp[10]~37 count:inst|temp[11]~38 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.718 ns count:inst\|temp\[11\] 16 REG LCFF_X17_Y5_N31 5 " "Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 11.718 ns; Loc. = LCFF_X17_Y5_N31; Fanout = 5; REG Node = 'count:inst\|temp\[11\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count:inst|temp[11]~38 count:inst|temp[11] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.212 ns ( 70.08 % ) " "Info: Total cell delay = 8.212 ns ( 70.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.506 ns ( 29.92 % ) " "Info: Total interconnect delay = 3.506 ns ( 29.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.718 ns" { count:inst|num[1] count:inst|lpm_mult:Mult0|mult_p211:auto_generated|mac_mult3~DATAOUT3 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|mac_out4~DATAOUT3 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~7 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~9 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~11 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~13 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~15 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~16 count:inst|temp[6]~29 count:inst|temp[7]~31 count:inst|temp[8]~33 count:inst|temp[9]~35 count:inst|temp[10]~37 count:inst|temp[11]~38 count:inst|temp[11] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.718 ns" { count:inst|num[1] {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|mac_mult3~DATAOUT3 {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|mac_out4~DATAOUT3 {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~7 {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~9 {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~11 {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~13 {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~15 {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~16 {} count:inst|temp[6]~29 {} count:inst|temp[7]~31 {} count:inst|temp[8]~33 {} count:inst|temp[9]~35 {} count:inst|temp[10]~37 {} count:inst|temp[11]~38 {} count:inst|temp[11] {} } { 0.000ns 1.108ns 0.000ns 1.384ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.014ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 4.712ns 0.396ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.071 ns - Smallest " "Info: - Smallest clock skew is -0.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkm destination 4.015 ns + Shortest register " "Info: + Shortest clock path from clock \"clkm\" to destination register is 4.015 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clkm 1 CLK PIN_43 51 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 51; CLK Node = 'clkm'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 224 16 184 240 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.395 ns) + CELL(0.666 ns) 4.015 ns count:inst\|temp\[11\] 2 REG LCFF_X17_Y5_N31 5 " "Info: 2: + IC(2.395 ns) + CELL(0.666 ns) = 4.015 ns; Loc. = LCFF_X17_Y5_N31; Fanout = 5; REG Node = 'count:inst\|temp\[11\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.061 ns" { clkm count:inst|temp[11] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 40.35 % ) " "Info: Total cell delay = 1.620 ns ( 40.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.395 ns ( 59.65 % ) " "Info: Total interconnect delay = 2.395 ns ( 59.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.015 ns" { clkm count:inst|temp[11] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.015 ns" { clkm {} clkm~combout {} count:inst|temp[11] {} } { 0.000ns 0.000ns 2.395ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkm source 4.086 ns - Longest register " "Info: - Longest clock path from clock \"clkm\" to source register is 4.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clkm 1 CLK PIN_43 51 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 51; CLK Node = 'clkm'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 224 16 184 240 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.466 ns) + CELL(0.666 ns) 4.086 ns count:inst\|num\[1\] 2 REG LCFF_X17_Y4_N15 56 " "Info: 2: + IC(2.466 ns) + CELL(0.666 ns) = 4.086 ns; Loc. = LCFF_X17_Y4_N15; Fanout = 56; REG Node = 'count:inst\|num\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { clkm count:inst|num[1] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 39.65 % ) " "Info: Total cell delay = 1.620 ns ( 39.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.466 ns ( 60.35 % ) " "Info: Total interconnect delay = 2.466 ns ( 60.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { clkm count:inst|num[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.086 ns" { clkm {} clkm~combout {} count:inst|num[1] {} } { 0.000ns 0.000ns 2.466ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.015 ns" { clkm count:inst|temp[11] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.015 ns" { clkm {} clkm~combout {} count:inst|temp[11] {} } { 0.000ns 0.000ns 2.395ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { clkm count:inst|num[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.086 ns" { clkm {} clkm~combout {} count:inst|num[1] {} } { 0.000ns 0.000ns 2.466ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.718 ns" { count:inst|num[1] count:inst|lpm_mult:Mult0|mult_p211:auto_generated|mac_mult3~DATAOUT3 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|mac_out4~DATAOUT3 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~7 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~9 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~11 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~13 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~15 count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~16 count:inst|temp[6]~29 count:inst|temp[7]~31 count:inst|temp[8]~33 count:inst|temp[9]~35 count:inst|temp[10]~37 count:inst|temp[11]~38 count:inst|temp[11] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.718 ns" { count:inst|num[1] {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|mac_mult3~DATAOUT3 {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|mac_out4~DATAOUT3 {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~7 {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~9 {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~11 {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~13 {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~15 {} count:inst|lpm_mult:Mult0|mult_p211:auto_generated|op_2~16 {} count:inst|temp[6]~29 {} count:inst|temp[7]~31 {} count:inst|temp[8]~33 {} count:inst|temp[9]~35 {} count:inst|temp[10]~37 {} count:inst|temp[11]~38 {} count:inst|temp[11] {} } { 0.000ns 1.108ns 0.000ns 1.384ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.014ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 4.712ns 0.396ns 0.596ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.015 ns" { clkm count:inst|temp[11] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.015 ns" { clkm {} clkm~combout {} count:inst|temp[11] {} } { 0.000ns 0.000ns 2.395ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { clkm count:inst|num[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.086 ns" { clkm {} clkm~combout {} count:inst|num[1] {} } { 0.000ns 0.000ns 2.466ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk memory memory sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|ram_block1a0~porta_address_reg0 sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|q_a\[0\] 180.05 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 180.05 MHz between source memory \"sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|q_a\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.777 ns 2.777 ns 5.554 ns " "Info: fmax restricted to Clock High delay (2.777 ns) plus Clock Low delay (2.777 ns) : restricted to 5.554 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.641 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X11_Y12 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y12; Fanout = 10; MEM Node = 'sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4u61.tdf" "" { Text "D:/Desktop/Test2/2/db/altsyncram_4u61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.641 ns) 3.641 ns sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y12 1 " "Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X11_Y12; Fanout = 1; MEM Node = 'sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_4u61.tdf" "" { Text "D:/Desktop/Test2/2/db/altsyncram_4u61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.641 ns ( 100.00 % ) " "Info: Total cell delay = 3.641 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.641ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns - Smallest " "Info: - Smallest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.851 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_90 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G6 46 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.815 ns) 2.851 ns sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|q_a\[0\] 3 MEM M4K_X11_Y12 1 " "Info: 3: + IC(0.786 ns) + CELL(0.815 ns) = 2.851 ns; Loc. = M4K_X11_Y12; Fanout = 1; MEM Node = 'sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_4u61.tdf" "" { Text "D:/Desktop/Test2/2/db/altsyncram_4u61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.925 ns ( 67.52 % ) " "Info: Total cell delay = 1.925 ns ( 67.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.926 ns ( 32.48 % ) " "Info: Total interconnect delay = 0.926 ns ( 32.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.140ns 0.786ns } { 0.000ns 1.110ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.871 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_90 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G6 46 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(0.835 ns) 2.871 ns sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X11_Y12 10 " "Info: 3: + IC(0.786 ns) + CELL(0.835 ns) = 2.871 ns; Loc. = M4K_X11_Y12; Fanout = 10; MEM Node = 'sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4u61.tdf" "" { Text "D:/Desktop/Test2/2/db/altsyncram_4u61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 67.75 % ) " "Info: Total cell delay = 1.945 ns ( 67.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.926 ns ( 32.25 % ) " "Info: Total interconnect delay = 0.926 ns ( 32.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { clk {} clk~combout {} clk~clkctrl {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.140ns 0.786ns } { 0.000ns 1.110ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.140ns 0.786ns } { 0.000ns 1.110ns 0.000ns 0.815ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { clk {} clk~combout {} clk~clkctrl {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.140ns 0.786ns } { 0.000ns 1.110ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_4u61.tdf" "" { Text "D:/Desktop/Test2/2/db/altsyncram_4u61.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4u61.tdf" "" { Text "D:/Desktop/Test2/2/db/altsyncram_4u61.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.641ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { clk clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { clk {} clk~combout {} clk~clkctrl {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.140ns 0.786ns } { 0.000ns 1.110ns 0.000ns 0.815ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.871 ns" { clk clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.871 ns" { clk {} clk~combout {} clk~clkctrl {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.140ns 0.786ns } { 0.000ns 1.110ns 0.000ns 0.835ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] {} } { 0.000ns } { 0.109ns } "" } } { "db/altsyncram_4u61.tdf" "" { Text "D:/Desktop/Test2/2/db/altsyncram_4u61.tdf" 31 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "phase:inst1\|fre\[1\] rst clk 5.226 ns register " "Info: tsu for register \"phase:inst1\|fre\[1\]\" (data pin = \"rst\", clock pin = \"clk\") is 5.226 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.014 ns + Longest pin register " "Info: + Longest pin to register delay is 8.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns rst 1 PIN PIN_25 48 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_25; Fanout = 48; PIN Node = 'rst'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 152 16 184 168 "rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.214 ns) + CELL(0.855 ns) 8.014 ns phase:inst1\|fre\[1\] 2 REG LCFF_X15_Y4_N29 1 " "Info: 2: + IC(6.214 ns) + CELL(0.855 ns) = 8.014 ns; Loc. = LCFF_X15_Y4_N29; Fanout = 1; REG Node = 'phase:inst1\|fre\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.069 ns" { rst phase:inst1|fre[1] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/Test2/2/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.800 ns ( 22.46 % ) " "Info: Total cell delay = 1.800 ns ( 22.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.214 ns ( 77.54 % ) " "Info: Total interconnect delay = 6.214 ns ( 77.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.014 ns" { rst phase:inst1|fre[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.014 ns" { rst {} rst~combout {} phase:inst1|fre[1] {} } { 0.000ns 0.000ns 6.214ns } { 0.000ns 0.945ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "phase.v" "" { Text "D:/Desktop/Test2/2/phase.v" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.748 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_90 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G6 46 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 46; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.748 ns phase:inst1\|fre\[1\] 3 REG LCFF_X15_Y4_N29 1 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X15_Y4_N29; Fanout = 1; REG Node = 'phase:inst1\|fre\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk~clkctrl phase:inst1|fre[1] } "NODE_NAME" } } { "phase.v" "" { Text "D:/Desktop/Test2/2/phase.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.63 % ) " "Info: Total cell delay = 1.776 ns ( 64.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.972 ns ( 35.37 % ) " "Info: Total interconnect delay = 0.972 ns ( 35.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl phase:inst1|fre[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|fre[1] {} } { 0.000ns 0.000ns 0.140ns 0.832ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.014 ns" { rst phase:inst1|fre[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.014 ns" { rst {} rst~combout {} phase:inst1|fre[1] {} } { 0.000ns 0.000ns 6.214ns } { 0.000ns 0.945ns 0.855ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { clk clk~clkctrl phase:inst1|fre[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { clk {} clk~combout {} clk~clkctrl {} phase:inst1|fre[1] {} } { 0.000ns 0.000ns 0.140ns 0.832ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkm M\[14\] count:inst\|num\[14\] 11.152 ns register " "Info: tco from clock \"clkm\" to destination pin \"M\[14\]\" through register \"count:inst\|num\[14\]\" is 11.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkm source 4.006 ns + Longest register " "Info: + Longest clock path from clock \"clkm\" to source register is 4.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clkm 1 CLK PIN_43 51 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 51; CLK Node = 'clkm'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 224 16 184 240 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.386 ns) + CELL(0.666 ns) 4.006 ns count:inst\|num\[14\] 2 REG LCFF_X17_Y3_N9 30 " "Info: 2: + IC(2.386 ns) + CELL(0.666 ns) = 4.006 ns; Loc. = LCFF_X17_Y3_N9; Fanout = 30; REG Node = 'count:inst\|num\[14\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.052 ns" { clkm count:inst|num[14] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 40.44 % ) " "Info: Total cell delay = 1.620 ns ( 40.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.386 ns ( 59.56 % ) " "Info: Total interconnect delay = 2.386 ns ( 59.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.006 ns" { clkm count:inst|num[14] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.006 ns" { clkm {} clkm~combout {} count:inst|num[14] {} } { 0.000ns 0.000ns 2.386ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.842 ns + Longest register pin " "Info: + Longest register to pin delay is 6.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:inst\|num\[14\] 1 REG LCFF_X17_Y3_N9 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y3_N9; Fanout = 30; REG Node = 'count:inst\|num\[14\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst|num[14] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.786 ns) + CELL(3.056 ns) 6.842 ns M\[14\] 2 PIN PIN_100 0 " "Info: 2: + IC(3.786 ns) + CELL(3.056 ns) = 6.842 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'M\[14\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.842 ns" { count:inst|num[14] M[14] } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 232 472 648 248 "M\[19..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 44.67 % ) " "Info: Total cell delay = 3.056 ns ( 44.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.786 ns ( 55.33 % ) " "Info: Total interconnect delay = 3.786 ns ( 55.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.842 ns" { count:inst|num[14] M[14] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.842 ns" { count:inst|num[14] {} M[14] {} } { 0.000ns 3.786ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.006 ns" { clkm count:inst|num[14] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.006 ns" { clkm {} clkm~combout {} count:inst|num[14] {} } { 0.000ns 0.000ns 2.386ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.842 ns" { count:inst|num[14] M[14] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.842 ns" { count:inst|num[14] {} M[14] {} } { 0.000ns 3.786ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk DAC 6.467 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"DAC\" is 6.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_90 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 64 16 184 80 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.301 ns) + CELL(3.056 ns) 6.467 ns DAC 2 PIN PIN_9 0 " "Info: 2: + IC(2.301 ns) + CELL(3.056 ns) = 6.467 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'DAC'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.357 ns" { clk DAC } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 40 680 856 56 "DAC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.166 ns ( 64.42 % ) " "Info: Total cell delay = 4.166 ns ( 64.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.301 ns ( 35.58 % ) " "Info: Total interconnect delay = 2.301 ns ( 35.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.467 ns" { clk DAC } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.467 ns" { clk {} clk~combout {} DAC {} } { 0.000ns 0.000ns 2.301ns } { 0.000ns 1.110ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count:inst\|num\[9\] car clkm -3.610 ns register " "Info: th for register \"count:inst\|num\[9\]\" (data pin = \"car\", clock pin = \"clkm\") is -3.610 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkm destination 4.086 ns + Longest register " "Info: + Longest clock path from clock \"clkm\" to destination register is 4.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clkm 1 CLK PIN_43 51 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 51; CLK Node = 'clkm'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 224 16 184 240 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.466 ns) + CELL(0.666 ns) 4.086 ns count:inst\|num\[9\] 2 REG LCFF_X17_Y4_N31 40 " "Info: 2: + IC(2.466 ns) + CELL(0.666 ns) = 4.086 ns; Loc. = LCFF_X17_Y4_N31; Fanout = 40; REG Node = 'count:inst\|num\[9\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.132 ns" { clkm count:inst|num[9] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 39.65 % ) " "Info: Total cell delay = 1.620 ns ( 39.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.466 ns ( 60.35 % ) " "Info: Total interconnect delay = 2.466 ns ( 60.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { clkm count:inst|num[9] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.086 ns" { clkm {} clkm~combout {} count:inst|num[9] {} } { 0.000ns 0.000ns 2.466ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.002 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.002 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns car 1 PIN PIN_26 20 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 20; PIN Node = 'car'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { car } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/2/demo.bdf" { { 288 16 184 304 "car" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.225 ns) + CELL(0.822 ns) 8.002 ns count:inst\|num\[9\] 2 REG LCFF_X17_Y4_N31 40 " "Info: 2: + IC(6.225 ns) + CELL(0.822 ns) = 8.002 ns; Loc. = LCFF_X17_Y4_N31; Fanout = 40; REG Node = 'count:inst\|num\[9\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.047 ns" { car count:inst|num[9] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/2/count.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.777 ns ( 22.21 % ) " "Info: Total cell delay = 1.777 ns ( 22.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.225 ns ( 77.79 % ) " "Info: Total interconnect delay = 6.225 ns ( 77.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.002 ns" { car count:inst|num[9] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.002 ns" { car {} car~combout {} count:inst|num[9] {} } { 0.000ns 0.000ns 6.225ns } { 0.000ns 0.955ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.086 ns" { clkm count:inst|num[9] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.086 ns" { clkm {} clkm~combout {} count:inst|num[9] {} } { 0.000ns 0.000ns 2.466ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.002 ns" { car count:inst|num[9] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.002 ns" { car {} car~combout {} count:inst|num[9] {} } { 0.000ns 0.000ns 6.225ns } { 0.000ns 0.955ns 0.822ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 14:33:56 2022 " "Info: Processing ended: Thu Mar 24 14:33:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
