; Copyright 2009 Castle Technology Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;

       GET   hdr:DMADevice

; SDMA registers - relative to L4_sDMA

DMA4_REVISION           * &000
DMA4_IRQSTATUS_L0       * &008
DMA4_IRQSTATUS_L1       * &00C
DMA4_IRQSTATUS_L2       * &010
DMA4_IRQSTATUS_L3       * &014
DMA4_IRQENABLE_L0       * &018
DMA4_IRQENABLE_L1       * &01C
DMA4_IRQENABLE_L2       * &020
DMA4_IRQENABLE_L3       * &024
DMA4_SYSSTATUS          * &028
DMA4_OCP_SYSCONFIG      * &02C
DMA4_CAPS_0             * &064
DMA4_CAPS_2             * &06C
DMA4_CAPS_3             * &070
DMA4_CAPS_4             * &074
DMA4_GCR                * &078
DMA4_i                  * &080 ; Base of per-channel registers

; Per-channel registers:
DMA4_CCRi               * &00
DMA4_CLNK_CTRLi         * &04
DMA4_CICRi              * &08
DMA4_CSRi               * &0C
DMA4_CSDPi              * &10
DMA4_CENi               * &14
DMA4_CFNi               * &18
DMA4_CSSAi              * &1C
DMA4_CDSAi              * &20
DMA4_CSEIi              * &24
DMA4_CSFIi              * &28
DMA4_CDEIi              * &2C
DMA4_CDFIi              * &30
DMA4_CSACi              * &34
DMA4_CDACi              * &38
DMA4_CCENi              * &3C
DMA4_CCFNi              * &40
DMA4_COLORi             * &44

DMA4_CHANNEL_SIZE       * &060 ; Size/stride of per-channel register blocks

; IRQ numbers
; Note that various bits of code assume that the IRQs are used for the following purposes:
SDMA_IRQ_0              * 12 ; Used for DMA HAL devices/DMAManager
SDMA_IRQ_1              * 13 ; Used for graphics HAL device
SDMA_IRQ_2              * 14
SDMA_IRQ_3              * 15

; Static workspace for s.SDMA
SDMA_NumDevices         * 31 ; There are 32 DMA channels, but only 31 are exposed to DMAManager

; DMA controller
                        ^ 0, a1
; Public bits
SDMACDevice             # HALDevice_DMAC_Size_0_1
; Private bits          
SDMACRegs               # 4 ; L4_sDMA_Log
SDMACWorkspace          # 4 ; HAL workspace pointer
SDMACAllocated          # 4 ; Mask of allocated devices
SDMACPhysList           # 4 * SDMA_NumDevices ; Pointer to each DMA channel devices
SDMAC_DeviceSize        * :INDEX: @
                        
; DMA channel           
                        ^ 0, a1
; Public bits           
SDMADevice              # HALDevice_DMA_Size
; Private bits          
SDMARegs                # 4 ; Pointer to controller registers
SDMAChanRegs            # 4 ; Pointer to channel registers
SDMAWorkspace           # 4 ; HAL workspace pointer
SDMAIRQMask             # 4 ; IRQ mask for this channel
SDMAPacketSizePtr       # 4 ; Pointer to location where packet size is stored
SDMADesc                # 28 ; Buffer for description string
SDMA_DeviceSize         * :INDEX: @
                        
SDMA_WorkspaceSize      * (SDMAC_DeviceSize + SDMA_DeviceSize*SDMA_NumDevices)

        END
