
bin/mikro_verification.axf:     file format elf32-littlearm


Disassembly of section .text:

0000c000 <g_am_pfnVectors>:
    c000:	00 c0 00 10 69 ec 00 00 d1 ec 00 00 f1 d7 00 00     ....i...........
    c010:	f1 d7 00 00 f1 d7 00 00 f1 d7 00 00 00 00 00 00     ................
	...
    c02c:	d7 ec 00 00 d7 ec 00 00 00 00 00 00 d7 ec 00 00     ................
    c03c:	d7 ec 00 00 d7 ec 00 00 d7 ec 00 00 d7 ec 00 00     ................
    c04c:	d7 ec 00 00 d7 ec 00 00 d7 ec 00 00 d7 ec 00 00     ................
    c05c:	d7 ec 00 00 d7 ec 00 00 d7 ec 00 00 d7 ec 00 00     ................
    c06c:	d7 ec 00 00 d7 ec 00 00 31 f1 00 00 dd f0 00 00     ........1.......
    c07c:	d7 ec 00 00 d7 ec 00 00 d7 ec 00 00 d7 ec 00 00     ................
    c08c:	2d f0 00 00 d7 ec 00 00 d7 ec 00 00 d7 ec 00 00     -...............
    c09c:	d7 ec 00 00 d7 ec 00 00 d7 ec 00 00 d7 ec 00 00     ................
    c0ac:	d7 ec 00 00 d7 ec 00 00 d7 ec 00 00 d7 ec 00 00     ................
    c0bc:	d7 ec 00 00                                         ....

0000c0c0 <__Patchable>:
	...

0000c100 <memcpy>:
    c100:	4684      	mov	ip, r0
    c102:	ea41 0300 	orr.w	r3, r1, r0
    c106:	f013 0303 	ands.w	r3, r3, #3
    c10a:	d16d      	bne.n	c1e8 <memcpy+0xe8>
    c10c:	3a40      	subs	r2, #64	; 0x40
    c10e:	d341      	bcc.n	c194 <memcpy+0x94>
    c110:	f851 3b04 	ldr.w	r3, [r1], #4
    c114:	f840 3b04 	str.w	r3, [r0], #4
    c118:	f851 3b04 	ldr.w	r3, [r1], #4
    c11c:	f840 3b04 	str.w	r3, [r0], #4
    c120:	f851 3b04 	ldr.w	r3, [r1], #4
    c124:	f840 3b04 	str.w	r3, [r0], #4
    c128:	f851 3b04 	ldr.w	r3, [r1], #4
    c12c:	f840 3b04 	str.w	r3, [r0], #4
    c130:	f851 3b04 	ldr.w	r3, [r1], #4
    c134:	f840 3b04 	str.w	r3, [r0], #4
    c138:	f851 3b04 	ldr.w	r3, [r1], #4
    c13c:	f840 3b04 	str.w	r3, [r0], #4
    c140:	f851 3b04 	ldr.w	r3, [r1], #4
    c144:	f840 3b04 	str.w	r3, [r0], #4
    c148:	f851 3b04 	ldr.w	r3, [r1], #4
    c14c:	f840 3b04 	str.w	r3, [r0], #4
    c150:	f851 3b04 	ldr.w	r3, [r1], #4
    c154:	f840 3b04 	str.w	r3, [r0], #4
    c158:	f851 3b04 	ldr.w	r3, [r1], #4
    c15c:	f840 3b04 	str.w	r3, [r0], #4
    c160:	f851 3b04 	ldr.w	r3, [r1], #4
    c164:	f840 3b04 	str.w	r3, [r0], #4
    c168:	f851 3b04 	ldr.w	r3, [r1], #4
    c16c:	f840 3b04 	str.w	r3, [r0], #4
    c170:	f851 3b04 	ldr.w	r3, [r1], #4
    c174:	f840 3b04 	str.w	r3, [r0], #4
    c178:	f851 3b04 	ldr.w	r3, [r1], #4
    c17c:	f840 3b04 	str.w	r3, [r0], #4
    c180:	f851 3b04 	ldr.w	r3, [r1], #4
    c184:	f840 3b04 	str.w	r3, [r0], #4
    c188:	f851 3b04 	ldr.w	r3, [r1], #4
    c18c:	f840 3b04 	str.w	r3, [r0], #4
    c190:	3a40      	subs	r2, #64	; 0x40
    c192:	d2bd      	bcs.n	c110 <memcpy+0x10>
    c194:	3230      	adds	r2, #48	; 0x30
    c196:	d311      	bcc.n	c1bc <memcpy+0xbc>
    c198:	f851 3b04 	ldr.w	r3, [r1], #4
    c19c:	f840 3b04 	str.w	r3, [r0], #4
    c1a0:	f851 3b04 	ldr.w	r3, [r1], #4
    c1a4:	f840 3b04 	str.w	r3, [r0], #4
    c1a8:	f851 3b04 	ldr.w	r3, [r1], #4
    c1ac:	f840 3b04 	str.w	r3, [r0], #4
    c1b0:	f851 3b04 	ldr.w	r3, [r1], #4
    c1b4:	f840 3b04 	str.w	r3, [r0], #4
    c1b8:	3a10      	subs	r2, #16
    c1ba:	d2ed      	bcs.n	c198 <memcpy+0x98>
    c1bc:	320c      	adds	r2, #12
    c1be:	d305      	bcc.n	c1cc <memcpy+0xcc>
    c1c0:	f851 3b04 	ldr.w	r3, [r1], #4
    c1c4:	f840 3b04 	str.w	r3, [r0], #4
    c1c8:	3a04      	subs	r2, #4
    c1ca:	d2f9      	bcs.n	c1c0 <memcpy+0xc0>
    c1cc:	3204      	adds	r2, #4
    c1ce:	d008      	beq.n	c1e2 <memcpy+0xe2>
    c1d0:	07d2      	lsls	r2, r2, #31
    c1d2:	bf1c      	itt	ne
    c1d4:	f811 3b01 	ldrbne.w	r3, [r1], #1
    c1d8:	f800 3b01 	strbne.w	r3, [r0], #1
    c1dc:	d301      	bcc.n	c1e2 <memcpy+0xe2>
    c1de:	880b      	ldrh	r3, [r1, #0]
    c1e0:	8003      	strh	r3, [r0, #0]
    c1e2:	4660      	mov	r0, ip
    c1e4:	4770      	bx	lr
    c1e6:	bf00      	nop
    c1e8:	2a08      	cmp	r2, #8
    c1ea:	d313      	bcc.n	c214 <memcpy+0x114>
    c1ec:	078b      	lsls	r3, r1, #30
    c1ee:	d08d      	beq.n	c10c <memcpy+0xc>
    c1f0:	f010 0303 	ands.w	r3, r0, #3
    c1f4:	d08a      	beq.n	c10c <memcpy+0xc>
    c1f6:	f1c3 0304 	rsb	r3, r3, #4
    c1fa:	1ad2      	subs	r2, r2, r3
    c1fc:	07db      	lsls	r3, r3, #31
    c1fe:	bf1c      	itt	ne
    c200:	f811 3b01 	ldrbne.w	r3, [r1], #1
    c204:	f800 3b01 	strbne.w	r3, [r0], #1
    c208:	d380      	bcc.n	c10c <memcpy+0xc>
    c20a:	f831 3b02 	ldrh.w	r3, [r1], #2
    c20e:	f820 3b02 	strh.w	r3, [r0], #2
    c212:	e77b      	b.n	c10c <memcpy+0xc>
    c214:	3a04      	subs	r2, #4
    c216:	d3d9      	bcc.n	c1cc <memcpy+0xcc>
    c218:	3a01      	subs	r2, #1
    c21a:	f811 3b01 	ldrb.w	r3, [r1], #1
    c21e:	f800 3b01 	strb.w	r3, [r0], #1
    c222:	d2f9      	bcs.n	c218 <memcpy+0x118>
    c224:	780b      	ldrb	r3, [r1, #0]
    c226:	7003      	strb	r3, [r0, #0]
    c228:	784b      	ldrb	r3, [r1, #1]
    c22a:	7043      	strb	r3, [r0, #1]
    c22c:	788b      	ldrb	r3, [r1, #2]
    c22e:	7083      	strb	r3, [r0, #2]
    c230:	4660      	mov	r0, ip
    c232:	4770      	bx	lr

0000c234 <__aeabi_drsub>:
    c234:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    c238:	e002      	b.n	c240 <__adddf3>
    c23a:	bf00      	nop

0000c23c <__aeabi_dsub>:
    c23c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000c240 <__adddf3>:
    c240:	b530      	push	{r4, r5, lr}
    c242:	ea4f 0441 	mov.w	r4, r1, lsl #1
    c246:	ea4f 0543 	mov.w	r5, r3, lsl #1
    c24a:	ea94 0f05 	teq	r4, r5
    c24e:	bf08      	it	eq
    c250:	ea90 0f02 	teqeq	r0, r2
    c254:	bf1f      	itttt	ne
    c256:	ea54 0c00 	orrsne.w	ip, r4, r0
    c25a:	ea55 0c02 	orrsne.w	ip, r5, r2
    c25e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    c262:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    c266:	f000 80e2 	beq.w	c42e <__adddf3+0x1ee>
    c26a:	ea4f 5454 	mov.w	r4, r4, lsr #21
    c26e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    c272:	bfb8      	it	lt
    c274:	426d      	neglt	r5, r5
    c276:	dd0c      	ble.n	c292 <__adddf3+0x52>
    c278:	442c      	add	r4, r5
    c27a:	ea80 0202 	eor.w	r2, r0, r2
    c27e:	ea81 0303 	eor.w	r3, r1, r3
    c282:	ea82 0000 	eor.w	r0, r2, r0
    c286:	ea83 0101 	eor.w	r1, r3, r1
    c28a:	ea80 0202 	eor.w	r2, r0, r2
    c28e:	ea81 0303 	eor.w	r3, r1, r3
    c292:	2d36      	cmp	r5, #54	; 0x36
    c294:	bf88      	it	hi
    c296:	bd30      	pophi	{r4, r5, pc}
    c298:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    c29c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    c2a0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    c2a4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    c2a8:	d002      	beq.n	c2b0 <__adddf3+0x70>
    c2aa:	4240      	negs	r0, r0
    c2ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    c2b0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    c2b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
    c2b8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    c2bc:	d002      	beq.n	c2c4 <__adddf3+0x84>
    c2be:	4252      	negs	r2, r2
    c2c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    c2c4:	ea94 0f05 	teq	r4, r5
    c2c8:	f000 80a7 	beq.w	c41a <__adddf3+0x1da>
    c2cc:	f1a4 0401 	sub.w	r4, r4, #1
    c2d0:	f1d5 0e20 	rsbs	lr, r5, #32
    c2d4:	db0d      	blt.n	c2f2 <__adddf3+0xb2>
    c2d6:	fa02 fc0e 	lsl.w	ip, r2, lr
    c2da:	fa22 f205 	lsr.w	r2, r2, r5
    c2de:	1880      	adds	r0, r0, r2
    c2e0:	f141 0100 	adc.w	r1, r1, #0
    c2e4:	fa03 f20e 	lsl.w	r2, r3, lr
    c2e8:	1880      	adds	r0, r0, r2
    c2ea:	fa43 f305 	asr.w	r3, r3, r5
    c2ee:	4159      	adcs	r1, r3
    c2f0:	e00e      	b.n	c310 <__adddf3+0xd0>
    c2f2:	f1a5 0520 	sub.w	r5, r5, #32
    c2f6:	f10e 0e20 	add.w	lr, lr, #32
    c2fa:	2a01      	cmp	r2, #1
    c2fc:	fa03 fc0e 	lsl.w	ip, r3, lr
    c300:	bf28      	it	cs
    c302:	f04c 0c02 	orrcs.w	ip, ip, #2
    c306:	fa43 f305 	asr.w	r3, r3, r5
    c30a:	18c0      	adds	r0, r0, r3
    c30c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    c310:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    c314:	d507      	bpl.n	c326 <__adddf3+0xe6>
    c316:	f04f 0e00 	mov.w	lr, #0
    c31a:	f1dc 0c00 	rsbs	ip, ip, #0
    c31e:	eb7e 0000 	sbcs.w	r0, lr, r0
    c322:	eb6e 0101 	sbc.w	r1, lr, r1
    c326:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    c32a:	d31b      	bcc.n	c364 <__adddf3+0x124>
    c32c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    c330:	d30c      	bcc.n	c34c <__adddf3+0x10c>
    c332:	0849      	lsrs	r1, r1, #1
    c334:	ea5f 0030 	movs.w	r0, r0, rrx
    c338:	ea4f 0c3c 	mov.w	ip, ip, rrx
    c33c:	f104 0401 	add.w	r4, r4, #1
    c340:	ea4f 5244 	mov.w	r2, r4, lsl #21
    c344:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    c348:	f080 809a 	bcs.w	c480 <__adddf3+0x240>
    c34c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    c350:	bf08      	it	eq
    c352:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    c356:	f150 0000 	adcs.w	r0, r0, #0
    c35a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    c35e:	ea41 0105 	orr.w	r1, r1, r5
    c362:	bd30      	pop	{r4, r5, pc}
    c364:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    c368:	4140      	adcs	r0, r0
    c36a:	eb41 0101 	adc.w	r1, r1, r1
    c36e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    c372:	f1a4 0401 	sub.w	r4, r4, #1
    c376:	d1e9      	bne.n	c34c <__adddf3+0x10c>
    c378:	f091 0f00 	teq	r1, #0
    c37c:	bf04      	itt	eq
    c37e:	4601      	moveq	r1, r0
    c380:	2000      	moveq	r0, #0
    c382:	fab1 f381 	clz	r3, r1
    c386:	bf08      	it	eq
    c388:	3320      	addeq	r3, #32
    c38a:	f1a3 030b 	sub.w	r3, r3, #11
    c38e:	f1b3 0220 	subs.w	r2, r3, #32
    c392:	da0c      	bge.n	c3ae <__adddf3+0x16e>
    c394:	320c      	adds	r2, #12
    c396:	dd08      	ble.n	c3aa <__adddf3+0x16a>
    c398:	f102 0c14 	add.w	ip, r2, #20
    c39c:	f1c2 020c 	rsb	r2, r2, #12
    c3a0:	fa01 f00c 	lsl.w	r0, r1, ip
    c3a4:	fa21 f102 	lsr.w	r1, r1, r2
    c3a8:	e00c      	b.n	c3c4 <__adddf3+0x184>
    c3aa:	f102 0214 	add.w	r2, r2, #20
    c3ae:	bfd8      	it	le
    c3b0:	f1c2 0c20 	rsble	ip, r2, #32
    c3b4:	fa01 f102 	lsl.w	r1, r1, r2
    c3b8:	fa20 fc0c 	lsr.w	ip, r0, ip
    c3bc:	bfdc      	itt	le
    c3be:	ea41 010c 	orrle.w	r1, r1, ip
    c3c2:	4090      	lslle	r0, r2
    c3c4:	1ae4      	subs	r4, r4, r3
    c3c6:	bfa2      	ittt	ge
    c3c8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    c3cc:	4329      	orrge	r1, r5
    c3ce:	bd30      	popge	{r4, r5, pc}
    c3d0:	ea6f 0404 	mvn.w	r4, r4
    c3d4:	3c1f      	subs	r4, #31
    c3d6:	da1c      	bge.n	c412 <__adddf3+0x1d2>
    c3d8:	340c      	adds	r4, #12
    c3da:	dc0e      	bgt.n	c3fa <__adddf3+0x1ba>
    c3dc:	f104 0414 	add.w	r4, r4, #20
    c3e0:	f1c4 0220 	rsb	r2, r4, #32
    c3e4:	fa20 f004 	lsr.w	r0, r0, r4
    c3e8:	fa01 f302 	lsl.w	r3, r1, r2
    c3ec:	ea40 0003 	orr.w	r0, r0, r3
    c3f0:	fa21 f304 	lsr.w	r3, r1, r4
    c3f4:	ea45 0103 	orr.w	r1, r5, r3
    c3f8:	bd30      	pop	{r4, r5, pc}
    c3fa:	f1c4 040c 	rsb	r4, r4, #12
    c3fe:	f1c4 0220 	rsb	r2, r4, #32
    c402:	fa20 f002 	lsr.w	r0, r0, r2
    c406:	fa01 f304 	lsl.w	r3, r1, r4
    c40a:	ea40 0003 	orr.w	r0, r0, r3
    c40e:	4629      	mov	r1, r5
    c410:	bd30      	pop	{r4, r5, pc}
    c412:	fa21 f004 	lsr.w	r0, r1, r4
    c416:	4629      	mov	r1, r5
    c418:	bd30      	pop	{r4, r5, pc}
    c41a:	f094 0f00 	teq	r4, #0
    c41e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    c422:	bf06      	itte	eq
    c424:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    c428:	3401      	addeq	r4, #1
    c42a:	3d01      	subne	r5, #1
    c42c:	e74e      	b.n	c2cc <__adddf3+0x8c>
    c42e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    c432:	bf18      	it	ne
    c434:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    c438:	d029      	beq.n	c48e <__adddf3+0x24e>
    c43a:	ea94 0f05 	teq	r4, r5
    c43e:	bf08      	it	eq
    c440:	ea90 0f02 	teqeq	r0, r2
    c444:	d005      	beq.n	c452 <__adddf3+0x212>
    c446:	ea54 0c00 	orrs.w	ip, r4, r0
    c44a:	bf04      	itt	eq
    c44c:	4619      	moveq	r1, r3
    c44e:	4610      	moveq	r0, r2
    c450:	bd30      	pop	{r4, r5, pc}
    c452:	ea91 0f03 	teq	r1, r3
    c456:	bf1e      	ittt	ne
    c458:	2100      	movne	r1, #0
    c45a:	2000      	movne	r0, #0
    c45c:	bd30      	popne	{r4, r5, pc}
    c45e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    c462:	d105      	bne.n	c470 <__adddf3+0x230>
    c464:	0040      	lsls	r0, r0, #1
    c466:	4149      	adcs	r1, r1
    c468:	bf28      	it	cs
    c46a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    c46e:	bd30      	pop	{r4, r5, pc}
    c470:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    c474:	bf3c      	itt	cc
    c476:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    c47a:	bd30      	popcc	{r4, r5, pc}
    c47c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    c480:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    c484:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    c488:	f04f 0000 	mov.w	r0, #0
    c48c:	bd30      	pop	{r4, r5, pc}
    c48e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    c492:	bf1a      	itte	ne
    c494:	4619      	movne	r1, r3
    c496:	4610      	movne	r0, r2
    c498:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    c49c:	bf1c      	itt	ne
    c49e:	460b      	movne	r3, r1
    c4a0:	4602      	movne	r2, r0
    c4a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    c4a6:	bf06      	itte	eq
    c4a8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    c4ac:	ea91 0f03 	teqeq	r1, r3
    c4b0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    c4b4:	bd30      	pop	{r4, r5, pc}
    c4b6:	bf00      	nop

0000c4b8 <__aeabi_ui2d>:
    c4b8:	f090 0f00 	teq	r0, #0
    c4bc:	bf04      	itt	eq
    c4be:	2100      	moveq	r1, #0
    c4c0:	4770      	bxeq	lr
    c4c2:	b530      	push	{r4, r5, lr}
    c4c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
    c4c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
    c4cc:	f04f 0500 	mov.w	r5, #0
    c4d0:	f04f 0100 	mov.w	r1, #0
    c4d4:	e750      	b.n	c378 <__adddf3+0x138>
    c4d6:	bf00      	nop

0000c4d8 <__aeabi_i2d>:
    c4d8:	f090 0f00 	teq	r0, #0
    c4dc:	bf04      	itt	eq
    c4de:	2100      	moveq	r1, #0
    c4e0:	4770      	bxeq	lr
    c4e2:	b530      	push	{r4, r5, lr}
    c4e4:	f44f 6480 	mov.w	r4, #1024	; 0x400
    c4e8:	f104 0432 	add.w	r4, r4, #50	; 0x32
    c4ec:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    c4f0:	bf48      	it	mi
    c4f2:	4240      	negmi	r0, r0
    c4f4:	f04f 0100 	mov.w	r1, #0
    c4f8:	e73e      	b.n	c378 <__adddf3+0x138>
    c4fa:	bf00      	nop

0000c4fc <__aeabi_f2d>:
    c4fc:	0042      	lsls	r2, r0, #1
    c4fe:	ea4f 01e2 	mov.w	r1, r2, asr #3
    c502:	ea4f 0131 	mov.w	r1, r1, rrx
    c506:	ea4f 7002 	mov.w	r0, r2, lsl #28
    c50a:	bf1f      	itttt	ne
    c50c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    c510:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    c514:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    c518:	4770      	bxne	lr
    c51a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
    c51e:	bf08      	it	eq
    c520:	4770      	bxeq	lr
    c522:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
    c526:	bf04      	itt	eq
    c528:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
    c52c:	4770      	bxeq	lr
    c52e:	b530      	push	{r4, r5, lr}
    c530:	f44f 7460 	mov.w	r4, #896	; 0x380
    c534:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    c538:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    c53c:	e71c      	b.n	c378 <__adddf3+0x138>
    c53e:	bf00      	nop

0000c540 <__aeabi_ul2d>:
    c540:	ea50 0201 	orrs.w	r2, r0, r1
    c544:	bf08      	it	eq
    c546:	4770      	bxeq	lr
    c548:	b530      	push	{r4, r5, lr}
    c54a:	f04f 0500 	mov.w	r5, #0
    c54e:	e00a      	b.n	c566 <__aeabi_l2d+0x16>

0000c550 <__aeabi_l2d>:
    c550:	ea50 0201 	orrs.w	r2, r0, r1
    c554:	bf08      	it	eq
    c556:	4770      	bxeq	lr
    c558:	b530      	push	{r4, r5, lr}
    c55a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    c55e:	d502      	bpl.n	c566 <__aeabi_l2d+0x16>
    c560:	4240      	negs	r0, r0
    c562:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    c566:	f44f 6480 	mov.w	r4, #1024	; 0x400
    c56a:	f104 0432 	add.w	r4, r4, #50	; 0x32
    c56e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    c572:	f43f aed8 	beq.w	c326 <__adddf3+0xe6>
    c576:	f04f 0203 	mov.w	r2, #3
    c57a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    c57e:	bf18      	it	ne
    c580:	3203      	addne	r2, #3
    c582:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    c586:	bf18      	it	ne
    c588:	3203      	addne	r2, #3
    c58a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    c58e:	f1c2 0320 	rsb	r3, r2, #32
    c592:	fa00 fc03 	lsl.w	ip, r0, r3
    c596:	fa20 f002 	lsr.w	r0, r0, r2
    c59a:	fa01 fe03 	lsl.w	lr, r1, r3
    c59e:	ea40 000e 	orr.w	r0, r0, lr
    c5a2:	fa21 f102 	lsr.w	r1, r1, r2
    c5a6:	4414      	add	r4, r2
    c5a8:	e6bd      	b.n	c326 <__adddf3+0xe6>
    c5aa:	bf00      	nop

0000c5ac <__aeabi_d2f>:
    c5ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
    c5b0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    c5b4:	bf24      	itt	cs
    c5b6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    c5ba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    c5be:	d90d      	bls.n	c5dc <__aeabi_d2f+0x30>
    c5c0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    c5c4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    c5c8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    c5cc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    c5d0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    c5d4:	bf08      	it	eq
    c5d6:	f020 0001 	biceq.w	r0, r0, #1
    c5da:	4770      	bx	lr
    c5dc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    c5e0:	d121      	bne.n	c626 <__aeabi_d2f+0x7a>
    c5e2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    c5e6:	bfbc      	itt	lt
    c5e8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    c5ec:	4770      	bxlt	lr
    c5ee:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    c5f2:	ea4f 5252 	mov.w	r2, r2, lsr #21
    c5f6:	f1c2 0218 	rsb	r2, r2, #24
    c5fa:	f1c2 0c20 	rsb	ip, r2, #32
    c5fe:	fa10 f30c 	lsls.w	r3, r0, ip
    c602:	fa20 f002 	lsr.w	r0, r0, r2
    c606:	bf18      	it	ne
    c608:	f040 0001 	orrne.w	r0, r0, #1
    c60c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    c610:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    c614:	fa03 fc0c 	lsl.w	ip, r3, ip
    c618:	ea40 000c 	orr.w	r0, r0, ip
    c61c:	fa23 f302 	lsr.w	r3, r3, r2
    c620:	ea4f 0343 	mov.w	r3, r3, lsl #1
    c624:	e7cc      	b.n	c5c0 <__aeabi_d2f+0x14>
    c626:	ea7f 5362 	mvns.w	r3, r2, asr #21
    c62a:	d107      	bne.n	c63c <__aeabi_d2f+0x90>
    c62c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    c630:	bf1e      	ittt	ne
    c632:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    c636:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    c63a:	4770      	bxne	lr
    c63c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    c640:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    c644:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    c648:	4770      	bx	lr
    c64a:	bf00      	nop

0000c64c <__aeabi_frsub>:
    c64c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    c650:	e002      	b.n	c658 <__addsf3>
    c652:	bf00      	nop

0000c654 <__aeabi_fsub>:
    c654:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0000c658 <__addsf3>:
    c658:	0042      	lsls	r2, r0, #1
    c65a:	bf1f      	itttt	ne
    c65c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    c660:	ea92 0f03 	teqne	r2, r3
    c664:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    c668:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    c66c:	d06a      	beq.n	c744 <__addsf3+0xec>
    c66e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    c672:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    c676:	bfc1      	itttt	gt
    c678:	18d2      	addgt	r2, r2, r3
    c67a:	4041      	eorgt	r1, r0
    c67c:	4048      	eorgt	r0, r1
    c67e:	4041      	eorgt	r1, r0
    c680:	bfb8      	it	lt
    c682:	425b      	neglt	r3, r3
    c684:	2b19      	cmp	r3, #25
    c686:	bf88      	it	hi
    c688:	4770      	bxhi	lr
    c68a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    c68e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    c692:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    c696:	bf18      	it	ne
    c698:	4240      	negne	r0, r0
    c69a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    c69e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    c6a2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    c6a6:	bf18      	it	ne
    c6a8:	4249      	negne	r1, r1
    c6aa:	ea92 0f03 	teq	r2, r3
    c6ae:	d03f      	beq.n	c730 <__addsf3+0xd8>
    c6b0:	f1a2 0201 	sub.w	r2, r2, #1
    c6b4:	fa41 fc03 	asr.w	ip, r1, r3
    c6b8:	eb10 000c 	adds.w	r0, r0, ip
    c6bc:	f1c3 0320 	rsb	r3, r3, #32
    c6c0:	fa01 f103 	lsl.w	r1, r1, r3
    c6c4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    c6c8:	d502      	bpl.n	c6d0 <__addsf3+0x78>
    c6ca:	4249      	negs	r1, r1
    c6cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    c6d0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    c6d4:	d313      	bcc.n	c6fe <__addsf3+0xa6>
    c6d6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    c6da:	d306      	bcc.n	c6ea <__addsf3+0x92>
    c6dc:	0840      	lsrs	r0, r0, #1
    c6de:	ea4f 0131 	mov.w	r1, r1, rrx
    c6e2:	f102 0201 	add.w	r2, r2, #1
    c6e6:	2afe      	cmp	r2, #254	; 0xfe
    c6e8:	d251      	bcs.n	c78e <__addsf3+0x136>
    c6ea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    c6ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    c6f2:	bf08      	it	eq
    c6f4:	f020 0001 	biceq.w	r0, r0, #1
    c6f8:	ea40 0003 	orr.w	r0, r0, r3
    c6fc:	4770      	bx	lr
    c6fe:	0049      	lsls	r1, r1, #1
    c700:	eb40 0000 	adc.w	r0, r0, r0
    c704:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
    c708:	f1a2 0201 	sub.w	r2, r2, #1
    c70c:	d1ed      	bne.n	c6ea <__addsf3+0x92>
    c70e:	fab0 fc80 	clz	ip, r0
    c712:	f1ac 0c08 	sub.w	ip, ip, #8
    c716:	ebb2 020c 	subs.w	r2, r2, ip
    c71a:	fa00 f00c 	lsl.w	r0, r0, ip
    c71e:	bfaa      	itet	ge
    c720:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    c724:	4252      	neglt	r2, r2
    c726:	4318      	orrge	r0, r3
    c728:	bfbc      	itt	lt
    c72a:	40d0      	lsrlt	r0, r2
    c72c:	4318      	orrlt	r0, r3
    c72e:	4770      	bx	lr
    c730:	f092 0f00 	teq	r2, #0
    c734:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    c738:	bf06      	itte	eq
    c73a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    c73e:	3201      	addeq	r2, #1
    c740:	3b01      	subne	r3, #1
    c742:	e7b5      	b.n	c6b0 <__addsf3+0x58>
    c744:	ea4f 0341 	mov.w	r3, r1, lsl #1
    c748:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    c74c:	bf18      	it	ne
    c74e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    c752:	d021      	beq.n	c798 <__addsf3+0x140>
    c754:	ea92 0f03 	teq	r2, r3
    c758:	d004      	beq.n	c764 <__addsf3+0x10c>
    c75a:	f092 0f00 	teq	r2, #0
    c75e:	bf08      	it	eq
    c760:	4608      	moveq	r0, r1
    c762:	4770      	bx	lr
    c764:	ea90 0f01 	teq	r0, r1
    c768:	bf1c      	itt	ne
    c76a:	2000      	movne	r0, #0
    c76c:	4770      	bxne	lr
    c76e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    c772:	d104      	bne.n	c77e <__addsf3+0x126>
    c774:	0040      	lsls	r0, r0, #1
    c776:	bf28      	it	cs
    c778:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    c77c:	4770      	bx	lr
    c77e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    c782:	bf3c      	itt	cc
    c784:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    c788:	4770      	bxcc	lr
    c78a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    c78e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    c792:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    c796:	4770      	bx	lr
    c798:	ea7f 6222 	mvns.w	r2, r2, asr #24
    c79c:	bf16      	itet	ne
    c79e:	4608      	movne	r0, r1
    c7a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    c7a4:	4601      	movne	r1, r0
    c7a6:	0242      	lsls	r2, r0, #9
    c7a8:	bf06      	itte	eq
    c7aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    c7ae:	ea90 0f01 	teqeq	r0, r1
    c7b2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    c7b6:	4770      	bx	lr

0000c7b8 <__aeabi_ui2f>:
    c7b8:	f04f 0300 	mov.w	r3, #0
    c7bc:	e004      	b.n	c7c8 <__aeabi_i2f+0x8>
    c7be:	bf00      	nop

0000c7c0 <__aeabi_i2f>:
    c7c0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    c7c4:	bf48      	it	mi
    c7c6:	4240      	negmi	r0, r0
    c7c8:	ea5f 0c00 	movs.w	ip, r0
    c7cc:	bf08      	it	eq
    c7ce:	4770      	bxeq	lr
    c7d0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    c7d4:	4601      	mov	r1, r0
    c7d6:	f04f 0000 	mov.w	r0, #0
    c7da:	e01c      	b.n	c816 <__aeabi_l2f+0x2a>

0000c7dc <__aeabi_ul2f>:
    c7dc:	ea50 0201 	orrs.w	r2, r0, r1
    c7e0:	bf08      	it	eq
    c7e2:	4770      	bxeq	lr
    c7e4:	f04f 0300 	mov.w	r3, #0
    c7e8:	e00a      	b.n	c800 <__aeabi_l2f+0x14>
    c7ea:	bf00      	nop

0000c7ec <__aeabi_l2f>:
    c7ec:	ea50 0201 	orrs.w	r2, r0, r1
    c7f0:	bf08      	it	eq
    c7f2:	4770      	bxeq	lr
    c7f4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    c7f8:	d502      	bpl.n	c800 <__aeabi_l2f+0x14>
    c7fa:	4240      	negs	r0, r0
    c7fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    c800:	ea5f 0c01 	movs.w	ip, r1
    c804:	bf02      	ittt	eq
    c806:	4684      	moveq	ip, r0
    c808:	4601      	moveq	r1, r0
    c80a:	2000      	moveq	r0, #0
    c80c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    c810:	bf08      	it	eq
    c812:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    c816:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    c81a:	fabc f28c 	clz	r2, ip
    c81e:	3a08      	subs	r2, #8
    c820:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    c824:	db10      	blt.n	c848 <__aeabi_l2f+0x5c>
    c826:	fa01 fc02 	lsl.w	ip, r1, r2
    c82a:	4463      	add	r3, ip
    c82c:	fa00 fc02 	lsl.w	ip, r0, r2
    c830:	f1c2 0220 	rsb	r2, r2, #32
    c834:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    c838:	fa20 f202 	lsr.w	r2, r0, r2
    c83c:	eb43 0002 	adc.w	r0, r3, r2
    c840:	bf08      	it	eq
    c842:	f020 0001 	biceq.w	r0, r0, #1
    c846:	4770      	bx	lr
    c848:	f102 0220 	add.w	r2, r2, #32
    c84c:	fa01 fc02 	lsl.w	ip, r1, r2
    c850:	f1c2 0220 	rsb	r2, r2, #32
    c854:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    c858:	fa21 f202 	lsr.w	r2, r1, r2
    c85c:	eb43 0002 	adc.w	r0, r3, r2
    c860:	bf08      	it	eq
    c862:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    c866:	4770      	bx	lr

0000c868 <__aeabi_uldivmod>:
    c868:	b953      	cbnz	r3, c880 <__aeabi_uldivmod+0x18>
    c86a:	b94a      	cbnz	r2, c880 <__aeabi_uldivmod+0x18>
    c86c:	2900      	cmp	r1, #0
    c86e:	bf08      	it	eq
    c870:	2800      	cmpeq	r0, #0
    c872:	bf1c      	itt	ne
    c874:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
    c878:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    c87c:	f000 b80c 	b.w	c898 <__aeabi_idiv0>
    c880:	f1ad 0c08 	sub.w	ip, sp, #8
    c884:	e96d ce04 	strd	ip, lr, [sp, #-16]!
    c888:	f003 ff1a 	bl	106c0 <__udivmoddi4>
    c88c:	f8dd e004 	ldr.w	lr, [sp, #4]
    c890:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    c894:	b004      	add	sp, #16
    c896:	4770      	bx	lr

0000c898 <__aeabi_idiv0>:
    c898:	4770      	bx	lr
    c89a:	bf00      	nop

0000c89c <main>:

// sharing variables in whole procedures
volatile uint8_t g_ui8PcmDataReadyFlag = 0;

int main(void)
{
    c89c:	b580      	push	{r7, lr}
    c89e:	b082      	sub	sp, #8
    c8a0:	af02      	add	r7, sp, #8
    am_app_mic_verif_sys_init();
    c8a2:	f002 fb25 	bl	eef0 <am_app_mic_verif_sys_init>
#endif // configUSE_SYSVIEW

    //
    // Print the banner.
    //
    DebugLog("Microphone verification procedure is ready!\r\n\n");
    c8a6:	4847      	ldr	r0, [pc, #284]	; (c9c4 <main+0x128>)
    c8a8:	f002 fa60 	bl	ed6c <DebugLog>

    while (1)
    {

        /* breathing LED */
        if (g_ui32TimerCount >=1000)
    c8ac:	4b46      	ldr	r3, [pc, #280]	; (c9c8 <main+0x12c>)
    c8ae:	681b      	ldr	r3, [r3, #0]
    c8b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    c8b4:	d306      	bcc.n	c8c4 <main+0x28>
        {
            g_ui32TimerCount = 0;
    c8b6:	4b44      	ldr	r3, [pc, #272]	; (c9c8 <main+0x12c>)
    c8b8:	2200      	movs	r2, #0
    c8ba:	601a      	str	r2, [r3, #0]
            am_devices_led_toggle(am_bsp_psLEDs, 0);
    c8bc:	2100      	movs	r1, #0
    c8be:	4843      	ldr	r0, [pc, #268]	; (c9cc <main+0x130>)
    c8c0:	f002 f982 	bl	ebc8 <am_devices_led_toggle>
        }
#if AM_APP_MIC_CALIBRATION
        if(g_ui8MicCalStatus == 1)
    c8c4:	4b42      	ldr	r3, [pc, #264]	; (c9d0 <main+0x134>)
    c8c6:	781b      	ldrb	r3, [r3, #0]
    c8c8:	2b01      	cmp	r3, #1
    c8ca:	d132      	bne.n	c932 <main+0x96>
        {
            DebugLog("Enter into microphone calibration status.\n\r");
    c8cc:	4841      	ldr	r0, [pc, #260]	; (c9d4 <main+0x138>)
    c8ce:	f002 fa4d 	bl	ed6c <DebugLog>

            am_util_delay_ms(2000);
    c8d2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
    c8d6:	f000 ff6d 	bl	d7b4 <am_util_delay_ms>

            g_ui8MicCalFlag = 1;
    c8da:	4b3f      	ldr	r3, [pc, #252]	; (c9d8 <main+0x13c>)
    c8dc:	2201      	movs	r2, #1
    c8de:	701a      	strb	r2, [r3, #0]

            while(g_ui8PcmDataReadyFlag == 0);
    c8e0:	bf00      	nop
    c8e2:	4b3e      	ldr	r3, [pc, #248]	; (c9dc <main+0x140>)
    c8e4:	781b      	ldrb	r3, [r3, #0]
    c8e6:	b2db      	uxtb	r3, r3
    c8e8:	2b00      	cmp	r3, #0
    c8ea:	d0fa      	beq.n	c8e2 <main+0x46>
            if(g_ui8PcmDataReadyFlag == 1)
    c8ec:	4b3b      	ldr	r3, [pc, #236]	; (c9dc <main+0x140>)
    c8ee:	781b      	ldrb	r3, [r3, #0]
    c8f0:	b2db      	uxtb	r3, r3
    c8f2:	2b01      	cmp	r3, #1
    c8f4:	d11d      	bne.n	c932 <main+0x96>
            {
                am_audio_mikro_balance(&am_sys_ring_buffers[AM_APP_RINGBUFF_PCM], g_ui32WindowLen, 
    c8f6:	4b3a      	ldr	r3, [pc, #232]	; (c9e0 <main+0x144>)
    c8f8:	6819      	ldr	r1, [r3, #0]
    c8fa:	4b3a      	ldr	r3, [pc, #232]	; (c9e4 <main+0x148>)
    c8fc:	9300      	str	r3, [sp, #0]
    c8fe:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
    c902:	2301      	movs	r3, #1
    c904:	2201      	movs	r2, #1
    c906:	4838      	ldr	r0, [pc, #224]	; (c9e8 <main+0x14c>)
    c908:	f002 fd12 	bl	f330 <am_audio_mikro_balance>
                                        true, 1, 30, g_pfMicScalar);
                g_ui8MicCalStatus = 0;
    c90c:	4b30      	ldr	r3, [pc, #192]	; (c9d0 <main+0x134>)
    c90e:	2200      	movs	r2, #0
    c910:	701a      	strb	r2, [r3, #0]
                
                g_ui8PcmDataReadyFlag = 0;
    c912:	4b32      	ldr	r3, [pc, #200]	; (c9dc <main+0x140>)
    c914:	2200      	movs	r2, #0
    c916:	701a      	strb	r2, [r3, #0]

                g_ui8MicCalFlag = 0;
    c918:	4b2f      	ldr	r3, [pc, #188]	; (c9d8 <main+0x13c>)
    c91a:	2200      	movs	r2, #0
    c91c:	701a      	strb	r2, [r3, #0]
                
                g_ui32SampleNum = 0;
    c91e:	4b33      	ldr	r3, [pc, #204]	; (c9ec <main+0x150>)
    c920:	2200      	movs	r2, #0
    c922:	601a      	str	r2, [r3, #0]

                am_devices_led_off(am_bsp_psLEDs, 1);
    c924:	2101      	movs	r1, #1
    c926:	4829      	ldr	r0, [pc, #164]	; (c9cc <main+0x130>)
    c928:	f002 f910 	bl	eb4c <am_devices_led_off>

                DebugLog("Exit from microphone calibration status.\n\n\r");
    c92c:	4830      	ldr	r0, [pc, #192]	; (c9f0 <main+0x154>)
    c92e:	f002 fa1d 	bl	ed6c <DebugLog>

//
// Board key interface for different procedure switch
//

        if((g_sysKeyValue == AM_APP_KEY_0) && (g_ui8ButtonPushedFlag == 1))
    c932:	4b30      	ldr	r3, [pc, #192]	; (c9f4 <main+0x158>)
    c934:	781b      	ldrb	r3, [r3, #0]
    c936:	b2db      	uxtb	r3, r3
    c938:	2b01      	cmp	r3, #1
    c93a:	d11d      	bne.n	c978 <main+0xdc>
    c93c:	4b2e      	ldr	r3, [pc, #184]	; (c9f8 <main+0x15c>)
    c93e:	781b      	ldrb	r3, [r3, #0]
    c940:	b2db      	uxtb	r3, r3
    c942:	2b01      	cmp	r3, #1
    c944:	d118      	bne.n	c978 <main+0xdc>
        {
            g_sysKeyValue = AM_APP_KEY_NONE;
    c946:	4b2b      	ldr	r3, [pc, #172]	; (c9f4 <main+0x158>)
    c948:	2200      	movs	r2, #0
    c94a:	701a      	strb	r2, [r3, #0]
            g_ui8ButtonPushedFlag = 0;
    c94c:	4b2a      	ldr	r3, [pc, #168]	; (c9f8 <main+0x15c>)
    c94e:	2200      	movs	r2, #0
    c950:	701a      	strb	r2, [r3, #0]

#if AM_APP_MIC_CALIBRATION
            if(g_ui8MicCalStatus == 1)
    c952:	4b1f      	ldr	r3, [pc, #124]	; (c9d0 <main+0x134>)
    c954:	781b      	ldrb	r3, [r3, #0]
    c956:	2b01      	cmp	r3, #1
    c958:	d103      	bne.n	c962 <main+0xc6>
            {
                g_ui8MicCalStatus = 0;
    c95a:	4b1d      	ldr	r3, [pc, #116]	; (c9d0 <main+0x134>)
    c95c:	2200      	movs	r2, #0
    c95e:	701a      	strb	r2, [r3, #0]
    c960:	e00a      	b.n	c978 <main+0xdc>
            }
            else if(g_ui8MicCalStatus == 0)
    c962:	4b1b      	ldr	r3, [pc, #108]	; (c9d0 <main+0x134>)
    c964:	781b      	ldrb	r3, [r3, #0]
    c966:	2b00      	cmp	r3, #0
    c968:	d106      	bne.n	c978 <main+0xdc>
            {
                g_ui8MicCalStatus = 1;
    c96a:	4b19      	ldr	r3, [pc, #100]	; (c9d0 <main+0x134>)
    c96c:	2201      	movs	r2, #1
    c96e:	701a      	strb	r2, [r3, #0]
                am_devices_led_on(am_bsp_psLEDs, 1);
    c970:	2101      	movs	r1, #1
    c972:	4816      	ldr	r0, [pc, #88]	; (c9cc <main+0x130>)
    c974:	f002 f8af 	bl	ead6 <am_devices_led_on>
            }
#endif // AM_APP_MIC_CALIBRATION

        }

        if((g_sysKeyValue == AM_APP_KEY_1) && (g_ui8ButtonPushedFlag == 1))
    c978:	4b1e      	ldr	r3, [pc, #120]	; (c9f4 <main+0x158>)
    c97a:	781b      	ldrb	r3, [r3, #0]
    c97c:	b2db      	uxtb	r3, r3
    c97e:	2b02      	cmp	r3, #2
    c980:	d194      	bne.n	c8ac <main+0x10>
    c982:	4b1d      	ldr	r3, [pc, #116]	; (c9f8 <main+0x15c>)
    c984:	781b      	ldrb	r3, [r3, #0]
    c986:	b2db      	uxtb	r3, r3
    c988:	2b01      	cmp	r3, #1
    c98a:	d18f      	bne.n	c8ac <main+0x10>
        {
            g_sysKeyValue = AM_APP_KEY_NONE;
    c98c:	4b19      	ldr	r3, [pc, #100]	; (c9f4 <main+0x158>)
    c98e:	2200      	movs	r2, #0
    c990:	701a      	strb	r2, [r3, #0]
            g_ui8ButtonPushedFlag = 0;
    c992:	4b19      	ldr	r3, [pc, #100]	; (c9f8 <main+0x15c>)
    c994:	2200      	movs	r2, #0
    c996:	701a      	strb	r2, [r3, #0]
#if AM_APP_MIC_THD
            if(g_ui8MicThdStatus == 1)
    c998:	4b18      	ldr	r3, [pc, #96]	; (c9fc <main+0x160>)
    c99a:	781b      	ldrb	r3, [r3, #0]
    c99c:	2b01      	cmp	r3, #1
    c99e:	d103      	bne.n	c9a8 <main+0x10c>
            {
                g_ui8MicThdStatus = 0;
    c9a0:	4b16      	ldr	r3, [pc, #88]	; (c9fc <main+0x160>)
    c9a2:	2200      	movs	r2, #0
    c9a4:	701a      	strb	r2, [r3, #0]
    c9a6:	e781      	b.n	c8ac <main+0x10>
            }
            else if(g_ui8MicThdStatus == 0)
    c9a8:	4b14      	ldr	r3, [pc, #80]	; (c9fc <main+0x160>)
    c9aa:	781b      	ldrb	r3, [r3, #0]
    c9ac:	2b00      	cmp	r3, #0
    c9ae:	f47f af7d 	bne.w	c8ac <main+0x10>
            {
                g_ui8MicThdStatus = 1;
    c9b2:	4b12      	ldr	r3, [pc, #72]	; (c9fc <main+0x160>)
    c9b4:	2201      	movs	r2, #1
    c9b6:	701a      	strb	r2, [r3, #0]
                am_devices_led_on(am_bsp_psLEDs, 2);
    c9b8:	2102      	movs	r1, #2
    c9ba:	4804      	ldr	r0, [pc, #16]	; (c9cc <main+0x130>)
    c9bc:	f002 f88b 	bl	ead6 <am_devices_led_on>
        if (g_ui32TimerCount >=1000)
    c9c0:	e774      	b.n	c8ac <main+0x10>
    c9c2:	bf00      	nop
    c9c4:	0001098c 	.word	0x0001098c
    c9c8:	1000c160 	.word	0x1000c160
    c9cc:	1000c018 	.word	0x1000c018
    c9d0:	1000c050 	.word	0x1000c050
    c9d4:	000109bc 	.word	0x000109bc
    c9d8:	1000c051 	.word	0x1000c051
    c9dc:	1000c059 	.word	0x1000c059
    c9e0:	1000c008 	.word	0x1000c008
    c9e4:	1000c000 	.word	0x1000c000
    c9e8:	1001c0ac 	.word	0x1001c0ac
    c9ec:	1000c054 	.word	0x1000c054
    c9f0:	000109e8 	.word	0x000109e8
    c9f4:	1000c16c 	.word	0x1000c16c
    c9f8:	1000c16d 	.word	0x1000c16d
    c9fc:	1000c058 	.word	0x1000c058

0000ca00 <am_hal_pdm_initialize>:
// Initialization function.
//
//*****************************************************************************
uint32_t
am_hal_pdm_initialize(uint32_t ui32Module, void **ppHandle)
{
    ca00:	b480      	push	{r7}
    ca02:	b083      	sub	sp, #12
    ca04:	af00      	add	r7, sp, #0
    ca06:	6078      	str	r0, [r7, #4]
    ca08:	6039      	str	r1, [r7, #0]
    //
    // Check that the request module is in range.
    //
    if ( ui32Module >= AM_REG_PDM_NUM_MODULES )
    ca0a:	687b      	ldr	r3, [r7, #4]
    ca0c:	2b00      	cmp	r3, #0
    ca0e:	d001      	beq.n	ca14 <am_hal_pdm_initialize+0x14>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    ca10:	2305      	movs	r3, #5
    ca12:	e048      	b.n	caa6 <am_hal_pdm_initialize+0xa6>
    }

    //
    // Check for valid arguements.
    //
    if (!ppHandle)
    ca14:	683b      	ldr	r3, [r7, #0]
    ca16:	2b00      	cmp	r3, #0
    ca18:	d101      	bne.n	ca1e <am_hal_pdm_initialize+0x1e>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    ca1a:	2306      	movs	r3, #6
    ca1c:	e043      	b.n	caa6 <am_hal_pdm_initialize+0xa6>
    }

    //
    // Check if the handle is unallocated.
    //
    if (g_am_hal_pdm_states[ui32Module].prefix.s.bInit)
    ca1e:	4925      	ldr	r1, [pc, #148]	; (cab4 <am_hal_pdm_initialize+0xb4>)
    ca20:	687a      	ldr	r2, [r7, #4]
    ca22:	4613      	mov	r3, r2
    ca24:	005b      	lsls	r3, r3, #1
    ca26:	4413      	add	r3, r2
    ca28:	009b      	lsls	r3, r3, #2
    ca2a:	440b      	add	r3, r1
    ca2c:	78db      	ldrb	r3, [r3, #3]
    ca2e:	f3c3 0300 	ubfx	r3, r3, #0, #1
    ca32:	b2db      	uxtb	r3, r3
    ca34:	2b00      	cmp	r3, #0
    ca36:	d001      	beq.n	ca3c <am_hal_pdm_initialize+0x3c>
    {
        return AM_HAL_STATUS_INVALID_OPERATION;
    ca38:	2307      	movs	r3, #7
    ca3a:	e034      	b.n	caa6 <am_hal_pdm_initialize+0xa6>
    }

    //
    // Initialize the handle.
    //
    g_am_hal_pdm_states[ui32Module].prefix.s.bInit = true;
    ca3c:	491d      	ldr	r1, [pc, #116]	; (cab4 <am_hal_pdm_initialize+0xb4>)
    ca3e:	687a      	ldr	r2, [r7, #4]
    ca40:	4613      	mov	r3, r2
    ca42:	005b      	lsls	r3, r3, #1
    ca44:	4413      	add	r3, r2
    ca46:	009b      	lsls	r3, r3, #2
    ca48:	18ca      	adds	r2, r1, r3
    ca4a:	78d3      	ldrb	r3, [r2, #3]
    ca4c:	f043 0301 	orr.w	r3, r3, #1
    ca50:	70d3      	strb	r3, [r2, #3]
    g_am_hal_pdm_states[ui32Module].prefix.s.magic = AM_HAL_MAGIC_PDM;
    ca52:	4918      	ldr	r1, [pc, #96]	; (cab4 <am_hal_pdm_initialize+0xb4>)
    ca54:	687a      	ldr	r2, [r7, #4]
    ca56:	4613      	mov	r3, r2
    ca58:	005b      	lsls	r3, r3, #1
    ca5a:	4413      	add	r3, r2
    ca5c:	009b      	lsls	r3, r3, #2
    ca5e:	18ca      	adds	r2, r1, r3
    ca60:	6813      	ldr	r3, [r2, #0]
    ca62:	4915      	ldr	r1, [pc, #84]	; (cab8 <am_hal_pdm_initialize+0xb8>)
    ca64:	f361 0317 	bfi	r3, r1, #0, #24
    ca68:	6013      	str	r3, [r2, #0]
    g_am_hal_pdm_states[ui32Module].ui32Module = ui32Module;
    ca6a:	4912      	ldr	r1, [pc, #72]	; (cab4 <am_hal_pdm_initialize+0xb4>)
    ca6c:	687a      	ldr	r2, [r7, #4]
    ca6e:	4613      	mov	r3, r2
    ca70:	005b      	lsls	r3, r3, #1
    ca72:	4413      	add	r3, r2
    ca74:	009b      	lsls	r3, r3, #2
    ca76:	440b      	add	r3, r1
    ca78:	3308      	adds	r3, #8
    ca7a:	687a      	ldr	r2, [r7, #4]
    ca7c:	601a      	str	r2, [r3, #0]
    g_am_hal_pdm_states[ui32Module].sRegState.bValid = false;
    ca7e:	490d      	ldr	r1, [pc, #52]	; (cab4 <am_hal_pdm_initialize+0xb4>)
    ca80:	687a      	ldr	r2, [r7, #4]
    ca82:	4613      	mov	r3, r2
    ca84:	005b      	lsls	r3, r3, #1
    ca86:	4413      	add	r3, r2
    ca88:	009b      	lsls	r3, r3, #2
    ca8a:	440b      	add	r3, r1
    ca8c:	3304      	adds	r3, #4
    ca8e:	2200      	movs	r2, #0
    ca90:	701a      	strb	r2, [r3, #0]

    //
    // Return the handle.
    //
    *ppHandle = (void *)&g_am_hal_pdm_states[ui32Module];
    ca92:	687a      	ldr	r2, [r7, #4]
    ca94:	4613      	mov	r3, r2
    ca96:	005b      	lsls	r3, r3, #1
    ca98:	4413      	add	r3, r2
    ca9a:	009b      	lsls	r3, r3, #2
    ca9c:	4a05      	ldr	r2, [pc, #20]	; (cab4 <am_hal_pdm_initialize+0xb4>)
    ca9e:	441a      	add	r2, r3
    caa0:	683b      	ldr	r3, [r7, #0]
    caa2:	601a      	str	r2, [r3, #0]

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
    caa4:	2300      	movs	r3, #0
}
    caa6:	4618      	mov	r0, r3
    caa8:	370c      	adds	r7, #12
    caaa:	46bd      	mov	sp, r7
    caac:	f85d 7b04 	ldr.w	r7, [sp], #4
    cab0:	4770      	bx	lr
    cab2:	bf00      	nop
    cab4:	1000c180 	.word	0x1000c180
    cab8:	00f956e2 	.word	0x00f956e2

0000cabc <am_hal_pdm_power_control>:
//*****************************************************************************
uint32_t
am_hal_pdm_power_control(void *pHandle,
                         am_hal_sysctrl_power_state_e ePowerState,
                         bool bRetainState)
{
    cabc:	b580      	push	{r7, lr}
    cabe:	b088      	sub	sp, #32
    cac0:	af00      	add	r7, sp, #0
    cac2:	6078      	str	r0, [r7, #4]
    cac4:	460b      	mov	r3, r1
    cac6:	70fb      	strb	r3, [r7, #3]
    cac8:	4613      	mov	r3, r2
    caca:	70bb      	strb	r3, [r7, #2]
    am_hal_pdm_state_t *pState = (am_hal_pdm_state_t *) pHandle;
    cacc:	687b      	ldr	r3, [r7, #4]
    cace:	61fb      	str	r3, [r7, #28]
    uint32_t ui32Module = pState->ui32Module;
    cad0:	69fb      	ldr	r3, [r7, #28]
    cad2:	689b      	ldr	r3, [r3, #8]
    cad4:	61bb      	str	r3, [r7, #24]

    am_hal_pwrctrl_periph_e ePDMPowerModule = ((am_hal_pwrctrl_periph_e)
    cad6:	69bb      	ldr	r3, [r7, #24]
    cad8:	b2db      	uxtb	r3, r3
    cada:	330d      	adds	r3, #13
    cadc:	75fb      	strb	r3, [r7, #23]
                                                (AM_HAL_PWRCTRL_PERIPH_PDM +
                                                 ui32Module));
    //
    // Check the handle.
    //
    AM_HAL_PDM_HANDLE_CHECK(pHandle);
    cade:	687b      	ldr	r3, [r7, #4]
    cae0:	2b00      	cmp	r3, #0
    cae2:	d00d      	beq.n	cb00 <am_hal_pdm_power_control+0x44>
    cae4:	687b      	ldr	r3, [r7, #4]
    cae6:	78db      	ldrb	r3, [r3, #3]
    cae8:	f003 0301 	and.w	r3, r3, #1
    caec:	b2db      	uxtb	r3, r3
    caee:	2b00      	cmp	r3, #0
    caf0:	d006      	beq.n	cb00 <am_hal_pdm_power_control+0x44>
    caf2:	687b      	ldr	r3, [r7, #4]
    caf4:	681b      	ldr	r3, [r3, #0]
    caf6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    cafa:	4a23      	ldr	r2, [pc, #140]	; (cb88 <am_hal_pdm_power_control+0xcc>)
    cafc:	4293      	cmp	r3, r2
    cafe:	d001      	beq.n	cb04 <am_hal_pdm_power_control+0x48>
    cb00:	2302      	movs	r3, #2
    cb02:	e03d      	b.n	cb80 <am_hal_pdm_power_control+0xc4>

    //
    // Decode the requested power state and update PDM operation accordingly.
    //
    switch (ePowerState)
    cb04:	78fb      	ldrb	r3, [r7, #3]
    cb06:	2b00      	cmp	r3, #0
    cb08:	d004      	beq.n	cb14 <am_hal_pdm_power_control+0x58>
    cb0a:	2b00      	cmp	r3, #0
    cb0c:	db34      	blt.n	cb78 <am_hal_pdm_power_control+0xbc>
    cb0e:	2b02      	cmp	r3, #2
    cb10:	dc32      	bgt.n	cb78 <am_hal_pdm_power_control+0xbc>
    cb12:	e01e      	b.n	cb52 <am_hal_pdm_power_control+0x96>
        //
        case AM_HAL_SYSCTRL_WAKE:
            //
            // Make sure we don't try to restore an invalid state.
            //
            if (bRetainState && !pState->sRegState.bValid)
    cb14:	78bb      	ldrb	r3, [r7, #2]
    cb16:	2b00      	cmp	r3, #0
    cb18:	d008      	beq.n	cb2c <am_hal_pdm_power_control+0x70>
    cb1a:	69fb      	ldr	r3, [r7, #28]
    cb1c:	791b      	ldrb	r3, [r3, #4]
    cb1e:	f083 0301 	eor.w	r3, r3, #1
    cb22:	b2db      	uxtb	r3, r3
    cb24:	2b00      	cmp	r3, #0
    cb26:	d001      	beq.n	cb2c <am_hal_pdm_power_control+0x70>
            {
                return AM_HAL_STATUS_INVALID_OPERATION;
    cb28:	2307      	movs	r3, #7
    cb2a:	e029      	b.n	cb80 <am_hal_pdm_power_control+0xc4>
            }

            //
            // Enable power control.
            //
            am_hal_pwrctrl_periph_enable(ePDMPowerModule);
    cb2c:	7dfb      	ldrb	r3, [r7, #23]
    cb2e:	4618      	mov	r0, r3
    cb30:	f003 f86a 	bl	fc08 <am_hal_pwrctrl_periph_enable>

            if (bRetainState)
    cb34:	78bb      	ldrb	r3, [r7, #2]
    cb36:	2b00      	cmp	r3, #0
    cb38:	d020      	beq.n	cb7c <am_hal_pdm_power_control+0xc0>
            {
                //
                // Restore PDM registers
                //
                AM_CRITICAL_BEGIN;
    cb3a:	f002 ff71 	bl	fa20 <am_hal_interrupt_master_disable>
    cb3e:	4603      	mov	r3, r0
    cb40:	613b      	str	r3, [r7, #16]

                pState->sRegState.bValid = false;
    cb42:	69fb      	ldr	r3, [r7, #28]
    cb44:	2200      	movs	r2, #0
    cb46:	711a      	strb	r2, [r3, #4]

                AM_CRITICAL_END;
    cb48:	693b      	ldr	r3, [r7, #16]
    cb4a:	4618      	mov	r0, r3
    cb4c:	f002 ff6c 	bl	fa28 <am_hal_interrupt_master_set>
            }
            break;
    cb50:	e014      	b.n	cb7c <am_hal_pdm_power_control+0xc0>
        //
        // Turn off the PDM.
        //
        case AM_HAL_SYSCTRL_NORMALSLEEP:
        case AM_HAL_SYSCTRL_DEEPSLEEP:
            if (bRetainState)
    cb52:	78bb      	ldrb	r3, [r7, #2]
    cb54:	2b00      	cmp	r3, #0
    cb56:	d00a      	beq.n	cb6e <am_hal_pdm_power_control+0xb2>
            {
                AM_CRITICAL_BEGIN;
    cb58:	f002 ff62 	bl	fa20 <am_hal_interrupt_master_disable>
    cb5c:	4603      	mov	r3, r0
    cb5e:	60fb      	str	r3, [r7, #12]

                pState->sRegState.bValid = true;
    cb60:	69fb      	ldr	r3, [r7, #28]
    cb62:	2201      	movs	r2, #1
    cb64:	711a      	strb	r2, [r3, #4]

                AM_CRITICAL_END;
    cb66:	68fb      	ldr	r3, [r7, #12]
    cb68:	4618      	mov	r0, r3
    cb6a:	f002 ff5d 	bl	fa28 <am_hal_interrupt_master_set>
            }

            //
            // Disable power control.
            //
            am_hal_pwrctrl_periph_disable(ePDMPowerModule);
    cb6e:	7dfb      	ldrb	r3, [r7, #23]
    cb70:	4618      	mov	r0, r3
    cb72:	f003 f873 	bl	fc5c <am_hal_pwrctrl_periph_disable>
            break;
    cb76:	e002      	b.n	cb7e <am_hal_pdm_power_control+0xc2>

        default:
            return AM_HAL_STATUS_INVALID_ARG;
    cb78:	2306      	movs	r3, #6
    cb7a:	e001      	b.n	cb80 <am_hal_pdm_power_control+0xc4>
            break;
    cb7c:	bf00      	nop
    }

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
    cb7e:	2300      	movs	r3, #0
}
    cb80:	4618      	mov	r0, r3
    cb82:	3720      	adds	r7, #32
    cb84:	46bd      	mov	sp, r7
    cb86:	bd80      	pop	{r7, pc}
    cb88:	00f956e2 	.word	0x00f956e2

0000cb8c <am_hal_pdm_configure>:
// Configure the PDM.
//
//*****************************************************************************
uint32_t
am_hal_pdm_configure(void *pHandle, am_hal_pdm_config_t *psConfig)
{
    cb8c:	b580      	push	{r7, lr}
    cb8e:	b088      	sub	sp, #32
    cb90:	af00      	add	r7, sp, #0
    cb92:	6078      	str	r0, [r7, #4]
    cb94:	6039      	str	r1, [r7, #0]
    am_hal_pdm_state_t *pState = (am_hal_pdm_state_t *) pHandle;
    cb96:	687b      	ldr	r3, [r7, #4]
    cb98:	61fb      	str	r3, [r7, #28]
    uint32_t ui32Module = pState->ui32Module;
    cb9a:	69fb      	ldr	r3, [r7, #28]
    cb9c:	689b      	ldr	r3, [r3, #8]
    cb9e:	61bb      	str	r3, [r7, #24]
    AM_HAL_PDM_HANDLE_CHECK(pHandle);
    cba0:	687b      	ldr	r3, [r7, #4]
    cba2:	2b00      	cmp	r3, #0
    cba4:	d00d      	beq.n	cbc2 <am_hal_pdm_configure+0x36>
    cba6:	687b      	ldr	r3, [r7, #4]
    cba8:	78db      	ldrb	r3, [r3, #3]
    cbaa:	f003 0301 	and.w	r3, r3, #1
    cbae:	b2db      	uxtb	r3, r3
    cbb0:	2b00      	cmp	r3, #0
    cbb2:	d006      	beq.n	cbc2 <am_hal_pdm_configure+0x36>
    cbb4:	687b      	ldr	r3, [r7, #4]
    cbb6:	681b      	ldr	r3, [r3, #0]
    cbb8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    cbbc:	4a5e      	ldr	r2, [pc, #376]	; (cd38 <am_hal_pdm_configure+0x1ac>)
    cbbe:	4293      	cmp	r3, r2
    cbc0:	d001      	beq.n	cbc6 <am_hal_pdm_configure+0x3a>
    cbc2:	2302      	movs	r3, #2
    cbc4:	e0b4      	b.n	cd30 <am_hal_pdm_configure+0x1a4>

    //
    // Apply the config structure settings to the PCFG register.
    //
    PDMn(ui32Module)->PCFG_b.SOFTMUTE = psConfig->bSoftMute;
    cbc6:	4a5d      	ldr	r2, [pc, #372]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cbc8:	683b      	ldr	r3, [r7, #0]
    cbca:	7f59      	ldrb	r1, [r3, #29]
    cbcc:	6813      	ldr	r3, [r2, #0]
    cbce:	f361 0341 	bfi	r3, r1, #1, #1
    cbd2:	6013      	str	r3, [r2, #0]
    PDMn(ui32Module)->PCFG_b.CYCLES = psConfig->ui32GainChangeDelay;
    cbd4:	683b      	ldr	r3, [r7, #0]
    cbd6:	699b      	ldr	r3, [r3, #24]
    cbd8:	4a58      	ldr	r2, [pc, #352]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cbda:	f003 0307 	and.w	r3, r3, #7
    cbde:	b2d9      	uxtb	r1, r3
    cbe0:	6813      	ldr	r3, [r2, #0]
    cbe2:	f361 0384 	bfi	r3, r1, #2, #3
    cbe6:	6013      	str	r3, [r2, #0]
    PDMn(ui32Module)->PCFG_b.HPCUTOFF = psConfig->ui32HighPassCutoff;
    cbe8:	683b      	ldr	r3, [r7, #0]
    cbea:	68db      	ldr	r3, [r3, #12]
    cbec:	4a53      	ldr	r2, [pc, #332]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cbee:	f003 030f 	and.w	r3, r3, #15
    cbf2:	b2d9      	uxtb	r1, r3
    cbf4:	6813      	ldr	r3, [r2, #0]
    cbf6:	f361 1348 	bfi	r3, r1, #5, #4
    cbfa:	6013      	str	r3, [r2, #0]
    PDMn(ui32Module)->PCFG_b.ADCHPD = psConfig->bHighPassEnable;
    cbfc:	4a4f      	ldr	r2, [pc, #316]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cbfe:	683b      	ldr	r3, [r7, #0]
    cc00:	7a19      	ldrb	r1, [r3, #8]
    cc02:	6813      	ldr	r3, [r2, #0]
    cc04:	f361 2349 	bfi	r3, r1, #9, #1
    cc08:	6013      	str	r3, [r2, #0]
    PDMn(ui32Module)->PCFG_b.SINCRATE = psConfig->ui32DecimationRate;
    cc0a:	683b      	ldr	r3, [r7, #0]
    cc0c:	685b      	ldr	r3, [r3, #4]
    cc0e:	4a4b      	ldr	r2, [pc, #300]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cc10:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    cc14:	b2d9      	uxtb	r1, r3
    cc16:	6813      	ldr	r3, [r2, #0]
    cc18:	f361 2390 	bfi	r3, r1, #10, #7
    cc1c:	6013      	str	r3, [r2, #0]
    PDMn(ui32Module)->PCFG_b.MCLKDIV = psConfig->eClkDivider;
    cc1e:	683b      	ldr	r3, [r7, #0]
    cc20:	781b      	ldrb	r3, [r3, #0]
    cc22:	4a46      	ldr	r2, [pc, #280]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cc24:	f003 0303 	and.w	r3, r3, #3
    cc28:	b2d9      	uxtb	r1, r3
    cc2a:	6813      	ldr	r3, [r2, #0]
    cc2c:	f361 4352 	bfi	r3, r1, #17, #2
    cc30:	6013      	str	r3, [r2, #0]
    PDMn(ui32Module)->PCFG_b.PGALEFT = psConfig->eLeftGain;
    cc32:	683b      	ldr	r3, [r7, #0]
    cc34:	785b      	ldrb	r3, [r3, #1]
    cc36:	4a41      	ldr	r2, [pc, #260]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cc38:	f003 031f 	and.w	r3, r3, #31
    cc3c:	b2d9      	uxtb	r1, r3
    cc3e:	6813      	ldr	r3, [r2, #0]
    cc40:	f361 5359 	bfi	r3, r1, #21, #5
    cc44:	6013      	str	r3, [r2, #0]
    PDMn(ui32Module)->PCFG_b.PGARIGHT = psConfig->eRightGain;
    cc46:	683b      	ldr	r3, [r7, #0]
    cc48:	789b      	ldrb	r3, [r3, #2]
    cc4a:	4a3c      	ldr	r2, [pc, #240]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cc4c:	f003 031f 	and.w	r3, r3, #31
    cc50:	b2d9      	uxtb	r1, r3
    cc52:	6813      	ldr	r3, [r2, #0]
    cc54:	f361 639e 	bfi	r3, r1, #26, #5
    cc58:	6013      	str	r3, [r2, #0]
    PDMn(ui32Module)->PCFG_b.LRSWAP = psConfig->bLRSwap;
    cc5a:	4a38      	ldr	r2, [pc, #224]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cc5c:	683b      	ldr	r3, [r7, #0]
    cc5e:	7f99      	ldrb	r1, [r3, #30]
    cc60:	6813      	ldr	r3, [r2, #0]
    cc62:	f361 73df 	bfi	r3, r1, #31, #1
    cc66:	6013      	str	r3, [r2, #0]

    //
    // Set the PDM Core enable bit to enable PDM to PCM conversions.
    //
    PDMn(ui32Module)->PCFG_b.PDMCOREEN = PDM_PCFG_PDMCOREEN_EN;
    cc68:	4a34      	ldr	r2, [pc, #208]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cc6a:	6813      	ldr	r3, [r2, #0]
    cc6c:	f043 0301 	orr.w	r3, r3, #1
    cc70:	6013      	str	r3, [r2, #0]

    //
    // Program the "voice" registers.
    //
    PDMn(ui32Module)->VCFG_b.PDMCLKEN = PDM_VCFG_PDMCLKEN_DIS;
    cc72:	4a32      	ldr	r2, [pc, #200]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cc74:	6853      	ldr	r3, [r2, #4]
    cc76:	f36f 639a 	bfc	r3, #26, #1
    cc7a:	6053      	str	r3, [r2, #4]
    PDMn(ui32Module)->VCFG_b.IOCLKEN = PDM_VCFG_IOCLKEN_DIS;
    cc7c:	4a2f      	ldr	r2, [pc, #188]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cc7e:	6853      	ldr	r3, [r2, #4]
    cc80:	f36f 73df 	bfc	r3, #31, #1
    cc84:	6053      	str	r3, [r2, #4]
    PDMn(ui32Module)->VCFG_b.RSTB = PDM_VCFG_RSTB_RESET;
    cc86:	4a2d      	ldr	r2, [pc, #180]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cc88:	6853      	ldr	r3, [r2, #4]
    cc8a:	f36f 739e 	bfc	r3, #30, #1
    cc8e:	6053      	str	r3, [r2, #4]
    PDMn(ui32Module)->VCFG_b.CHSET = psConfig->ePCMChannels;
    cc90:	683b      	ldr	r3, [r7, #0]
    cc92:	7d5b      	ldrb	r3, [r3, #21]
    cc94:	4a29      	ldr	r2, [pc, #164]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cc96:	f003 0303 	and.w	r3, r3, #3
    cc9a:	b2d9      	uxtb	r1, r3
    cc9c:	6853      	ldr	r3, [r2, #4]
    cc9e:	f361 03c4 	bfi	r3, r1, #3, #2
    cca2:	6053      	str	r3, [r2, #4]
    PDMn(ui32Module)->VCFG_b.PCMPACK = psConfig->bDataPacking;
    cca4:	4a25      	ldr	r2, [pc, #148]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cca6:	683b      	ldr	r3, [r7, #0]
    cca8:	7d19      	ldrb	r1, [r3, #20]
    ccaa:	6853      	ldr	r3, [r2, #4]
    ccac:	f361 2308 	bfi	r3, r1, #8, #1
    ccb0:	6053      	str	r3, [r2, #4]
    PDMn(ui32Module)->VCFG_b.SELAP = psConfig->ePDMClkSource;
    ccb2:	683b      	ldr	r3, [r7, #0]
    ccb4:	7c9b      	ldrb	r3, [r3, #18]
    ccb6:	4a21      	ldr	r2, [pc, #132]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    ccb8:	f003 0301 	and.w	r3, r3, #1
    ccbc:	b2d9      	uxtb	r1, r3
    ccbe:	6853      	ldr	r3, [r2, #4]
    ccc0:	f361 4310 	bfi	r3, r1, #16, #1
    ccc4:	6053      	str	r3, [r2, #4]
    PDMn(ui32Module)->VCFG_b.DMICKDEL = psConfig->bPDMSampleDelay;
    ccc6:	4a1d      	ldr	r2, [pc, #116]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    ccc8:	683b      	ldr	r3, [r7, #0]
    ccca:	7cd9      	ldrb	r1, [r3, #19]
    cccc:	6853      	ldr	r3, [r2, #4]
    ccce:	f361 4351 	bfi	r3, r1, #17, #1
    ccd2:	6053      	str	r3, [r2, #4]
    PDMn(ui32Module)->VCFG_b.BCLKINV = psConfig->bInvertI2SBCLK;
    ccd4:	4a19      	ldr	r2, [pc, #100]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    ccd6:	683b      	ldr	r3, [r7, #0]
    ccd8:	7c59      	ldrb	r1, [r3, #17]
    ccda:	6853      	ldr	r3, [r2, #4]
    ccdc:	f361 43d3 	bfi	r3, r1, #19, #1
    cce0:	6053      	str	r3, [r2, #4]
    PDMn(ui32Module)->VCFG_b.I2SEN = psConfig->bI2SEnable;
    cce2:	4a16      	ldr	r2, [pc, #88]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cce4:	683b      	ldr	r3, [r7, #0]
    cce6:	7f19      	ldrb	r1, [r3, #28]
    cce8:	6853      	ldr	r3, [r2, #4]
    ccea:	f361 5314 	bfi	r3, r1, #20, #1
    ccee:	6053      	str	r3, [r2, #4]
    PDMn(ui32Module)->VCFG_b.PDMCLKSEL = psConfig->ePDMClkSpeed;
    ccf0:	683b      	ldr	r3, [r7, #0]
    ccf2:	7c1b      	ldrb	r3, [r3, #16]
    ccf4:	4a11      	ldr	r2, [pc, #68]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    ccf6:	f003 0307 	and.w	r3, r3, #7
    ccfa:	b2d9      	uxtb	r1, r3
    ccfc:	6853      	ldr	r3, [r2, #4]
    ccfe:	f361 63dd 	bfi	r3, r1, #27, #3
    cd02:	6053      	str	r3, [r2, #4]

    delay_us(100);
    cd04:	f107 030c 	add.w	r3, r7, #12
    cd08:	4618      	mov	r0, r3
    cd0a:	f002 fd4f 	bl	f7ac <am_hal_clkgen_status_get>
    cd0e:	68fb      	ldr	r3, [r7, #12]
    cd10:	4a0b      	ldr	r2, [pc, #44]	; (cd40 <am_hal_pdm_configure+0x1b4>)
    cd12:	fba2 2303 	umull	r2, r3, r2, r3
    cd16:	0c9b      	lsrs	r3, r3, #18
    cd18:	2264      	movs	r2, #100	; 0x64
    cd1a:	fb02 f303 	mul.w	r3, r2, r3
    cd1e:	4618      	mov	r0, r3
    cd20:	f002 fe4a 	bl	f9b8 <am_hal_flash_delay>

    PDMn(ui32Module)->VCFG_b.RSTB = PDM_VCFG_RSTB_NORM;
    cd24:	4a05      	ldr	r2, [pc, #20]	; (cd3c <am_hal_pdm_configure+0x1b0>)
    cd26:	6853      	ldr	r3, [r2, #4]
    cd28:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
    cd2c:	6053      	str	r3, [r2, #4]

    return AM_HAL_STATUS_SUCCESS;
    cd2e:	2300      	movs	r3, #0
}
    cd30:	4618      	mov	r0, r3
    cd32:	3720      	adds	r7, #32
    cd34:	46bd      	mov	sp, r7
    cd36:	bd80      	pop	{r7, pc}
    cd38:	00f956e2 	.word	0x00f956e2
    cd3c:	50011000 	.word	0x50011000
    cd40:	165e9f81 	.word	0x165e9f81

0000cd44 <am_hal_pdm_enable>:
// Enable the PDM.
//
//*****************************************************************************
uint32_t
am_hal_pdm_enable(void *pHandle)
{
    cd44:	b480      	push	{r7}
    cd46:	b085      	sub	sp, #20
    cd48:	af00      	add	r7, sp, #0
    cd4a:	6078      	str	r0, [r7, #4]
    am_hal_pdm_state_t *pState = (am_hal_pdm_state_t *) pHandle;
    cd4c:	687b      	ldr	r3, [r7, #4]
    cd4e:	60fb      	str	r3, [r7, #12]
    uint32_t ui32Module = pState->ui32Module;
    cd50:	68fb      	ldr	r3, [r7, #12]
    cd52:	689b      	ldr	r3, [r3, #8]
    cd54:	60bb      	str	r3, [r7, #8]
    AM_HAL_PDM_HANDLE_CHECK(pHandle);
    cd56:	687b      	ldr	r3, [r7, #4]
    cd58:	2b00      	cmp	r3, #0
    cd5a:	d00d      	beq.n	cd78 <am_hal_pdm_enable+0x34>
    cd5c:	687b      	ldr	r3, [r7, #4]
    cd5e:	78db      	ldrb	r3, [r3, #3]
    cd60:	f003 0301 	and.w	r3, r3, #1
    cd64:	b2db      	uxtb	r3, r3
    cd66:	2b00      	cmp	r3, #0
    cd68:	d006      	beq.n	cd78 <am_hal_pdm_enable+0x34>
    cd6a:	687b      	ldr	r3, [r7, #4]
    cd6c:	681b      	ldr	r3, [r3, #0]
    cd6e:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    cd72:	4a0b      	ldr	r2, [pc, #44]	; (cda0 <am_hal_pdm_enable+0x5c>)
    cd74:	4293      	cmp	r3, r2
    cd76:	d001      	beq.n	cd7c <am_hal_pdm_enable+0x38>
    cd78:	2302      	movs	r3, #2
    cd7a:	e00a      	b.n	cd92 <am_hal_pdm_enable+0x4e>

    PDMn(ui32Module)->VCFG_b.IOCLKEN = PDM_VCFG_IOCLKEN_EN;
    cd7c:	4a09      	ldr	r2, [pc, #36]	; (cda4 <am_hal_pdm_enable+0x60>)
    cd7e:	6853      	ldr	r3, [r2, #4]
    cd80:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    cd84:	6053      	str	r3, [r2, #4]
    PDMn(ui32Module)->VCFG_b.PDMCLKEN = PDM_VCFG_PDMCLKEN_EN;
    cd86:	4a07      	ldr	r2, [pc, #28]	; (cda4 <am_hal_pdm_enable+0x60>)
    cd88:	6853      	ldr	r3, [r2, #4]
    cd8a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
    cd8e:	6053      	str	r3, [r2, #4]

    return AM_HAL_STATUS_SUCCESS;
    cd90:	2300      	movs	r3, #0
}
    cd92:	4618      	mov	r0, r3
    cd94:	3714      	adds	r7, #20
    cd96:	46bd      	mov	sp, r7
    cd98:	f85d 7b04 	ldr.w	r7, [sp], #4
    cd9c:	4770      	bx	lr
    cd9e:	bf00      	nop
    cda0:	00f956e2 	.word	0x00f956e2
    cda4:	50011000 	.word	0x50011000

0000cda8 <am_hal_pdm_dma_start>:
// Starts a DMA transaction from the PDM directly to SRAM
//
//*****************************************************************************
uint32_t
am_hal_pdm_dma_start(void *pHandle, am_hal_pdm_transfer_t *pDmaCfg)
{
    cda8:	b480      	push	{r7}
    cdaa:	b087      	sub	sp, #28
    cdac:	af00      	add	r7, sp, #0
    cdae:	6078      	str	r0, [r7, #4]
    cdb0:	6039      	str	r1, [r7, #0]
    am_hal_pdm_state_t *pState = (am_hal_pdm_state_t *) pHandle;
    cdb2:	687b      	ldr	r3, [r7, #4]
    cdb4:	60fb      	str	r3, [r7, #12]
    uint32_t ui32Module = pState->ui32Module;
    cdb6:	68fb      	ldr	r3, [r7, #12]
    cdb8:	689b      	ldr	r3, [r3, #8]
    cdba:	60bb      	str	r3, [r7, #8]
    AM_HAL_PDM_HANDLE_CHECK(pHandle);
    cdbc:	687b      	ldr	r3, [r7, #4]
    cdbe:	2b00      	cmp	r3, #0
    cdc0:	d00d      	beq.n	cdde <am_hal_pdm_dma_start+0x36>
    cdc2:	687b      	ldr	r3, [r7, #4]
    cdc4:	78db      	ldrb	r3, [r3, #3]
    cdc6:	f003 0301 	and.w	r3, r3, #1
    cdca:	b2db      	uxtb	r3, r3
    cdcc:	2b00      	cmp	r3, #0
    cdce:	d006      	beq.n	cdde <am_hal_pdm_dma_start+0x36>
    cdd0:	687b      	ldr	r3, [r7, #4]
    cdd2:	681b      	ldr	r3, [r3, #0]
    cdd4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    cdd8:	4a33      	ldr	r2, [pc, #204]	; (cea8 <am_hal_pdm_dma_start+0x100>)
    cdda:	4293      	cmp	r3, r2
    cddc:	d001      	beq.n	cde2 <am_hal_pdm_dma_start+0x3a>
    cdde:	2302      	movs	r3, #2
    cde0:	e05b      	b.n	ce9a <am_hal_pdm_dma_start+0xf2>
    // perform transactions where the total count is an integer multiple of the
    // threshold value. We will loop here to try to find a threshold value and
    // an integer multiple (ui32NumReloads) that will fit the total count the
    // user asked for.
    //
    uint32_t ui32Threshold = 0;
    cde2:	2300      	movs	r3, #0
    cde4:	617b      	str	r3, [r7, #20]
    uint32_t ui32NumReloads = 1;
    cde6:	2301      	movs	r3, #1
    cde8:	613b      	str	r3, [r7, #16]

    for (ui32NumReloads = 1; ui32NumReloads < pDmaCfg->ui32TotalCount; ui32NumReloads++)
    cdea:	2301      	movs	r3, #1
    cdec:	613b      	str	r3, [r7, #16]
    cdee:	e01b      	b.n	ce28 <am_hal_pdm_dma_start+0x80>
    {
        //
        // Check to make sure the total count is evenly divisible into chunks
        // that are smaller than the maximum threshold size.
        //
        if (((pDmaCfg->ui32TotalCount % ui32NumReloads) == 0) &&
    cdf0:	683b      	ldr	r3, [r7, #0]
    cdf2:	685b      	ldr	r3, [r3, #4]
    cdf4:	693a      	ldr	r2, [r7, #16]
    cdf6:	fbb3 f2f2 	udiv	r2, r3, r2
    cdfa:	6939      	ldr	r1, [r7, #16]
    cdfc:	fb01 f202 	mul.w	r2, r1, r2
    ce00:	1a9b      	subs	r3, r3, r2
    ce02:	2b00      	cmp	r3, #0
    ce04:	d10d      	bne.n	ce22 <am_hal_pdm_dma_start+0x7a>
            ((pDmaCfg->ui32TotalCount / ui32NumReloads) <= 0x1F))
    ce06:	683b      	ldr	r3, [r7, #0]
    ce08:	685a      	ldr	r2, [r3, #4]
    ce0a:	693b      	ldr	r3, [r7, #16]
    ce0c:	fbb2 f3f3 	udiv	r3, r2, r3
        if (((pDmaCfg->ui32TotalCount % ui32NumReloads) == 0) &&
    ce10:	2b1f      	cmp	r3, #31
    ce12:	d806      	bhi.n	ce22 <am_hal_pdm_dma_start+0x7a>
        {
            ui32Threshold = pDmaCfg->ui32TotalCount / ui32NumReloads;
    ce14:	683b      	ldr	r3, [r7, #0]
    ce16:	685a      	ldr	r2, [r3, #4]
    ce18:	693b      	ldr	r3, [r7, #16]
    ce1a:	fbb2 f3f3 	udiv	r3, r2, r3
    ce1e:	617b      	str	r3, [r7, #20]
            break;
    ce20:	e007      	b.n	ce32 <am_hal_pdm_dma_start+0x8a>
    for (ui32NumReloads = 1; ui32NumReloads < pDmaCfg->ui32TotalCount; ui32NumReloads++)
    ce22:	693b      	ldr	r3, [r7, #16]
    ce24:	3301      	adds	r3, #1
    ce26:	613b      	str	r3, [r7, #16]
    ce28:	683b      	ldr	r3, [r7, #0]
    ce2a:	685b      	ldr	r3, [r3, #4]
    ce2c:	693a      	ldr	r2, [r7, #16]
    ce2e:	429a      	cmp	r2, r3
    ce30:	d3de      	bcc.n	cdf0 <am_hal_pdm_dma_start+0x48>
    }

    //
    // If we didn't find a threshold that will work, throw an error.
    //
    if (ui32Threshold == 0)
    ce32:	697b      	ldr	r3, [r7, #20]
    ce34:	2b00      	cmp	r3, #0
    ce36:	d102      	bne.n	ce3e <am_hal_pdm_dma_start+0x96>
    {
        return AM_HAL_PDM_STATUS_BAD_TOTALCOUNT;
    ce38:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    ce3c:	e02d      	b.n	ce9a <am_hal_pdm_dma_start+0xf2>
    }

    PDMn(ui32Module)->FIFOTHR = ui32Threshold;
    ce3e:	4a1b      	ldr	r2, [pc, #108]	; (ceac <am_hal_pdm_dma_start+0x104>)
    ce40:	697b      	ldr	r3, [r7, #20]
    ce42:	6153      	str	r3, [r2, #20]

    //
    // Configure DMA.
    //
    PDMn(ui32Module)->DMACFG = 0;
    ce44:	4b19      	ldr	r3, [pc, #100]	; (ceac <am_hal_pdm_dma_start+0x104>)
    ce46:	2200      	movs	r2, #0
    ce48:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280
    PDMn(ui32Module)->DMACFG_b.DMAPRI = PDM_DMACFG_DMAPRI_LOW;
    ce4c:	4a17      	ldr	r2, [pc, #92]	; (ceac <am_hal_pdm_dma_start+0x104>)
    ce4e:	f8b2 3280 	ldrh.w	r3, [r2, #640]	; 0x280
    ce52:	f36f 2308 	bfc	r3, #8, #1
    ce56:	f8a2 3280 	strh.w	r3, [r2, #640]	; 0x280
    PDMn(ui32Module)->DMACFG_b.DMADIR = PDM_DMACFG_DMADIR_P2M;
    ce5a:	4a14      	ldr	r2, [pc, #80]	; (ceac <am_hal_pdm_dma_start+0x104>)
    ce5c:	f8b2 3280 	ldrh.w	r3, [r2, #640]	; 0x280
    ce60:	f36f 0382 	bfc	r3, #2, #1
    ce64:	f8a2 3280 	strh.w	r3, [r2, #640]	; 0x280
    PDMn(ui32Module)->DMATOTCOUNT = pDmaCfg->ui32TotalCount;
    ce68:	4a10      	ldr	r2, [pc, #64]	; (ceac <am_hal_pdm_dma_start+0x104>)
    ce6a:	683b      	ldr	r3, [r7, #0]
    ce6c:	685b      	ldr	r3, [r3, #4]
    ce6e:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288
    PDMn(ui32Module)->DMATARGADDR = pDmaCfg->ui32TargetAddr;
    ce72:	4a0e      	ldr	r2, [pc, #56]	; (ceac <am_hal_pdm_dma_start+0x104>)
    ce74:	683b      	ldr	r3, [r7, #0]
    ce76:	681b      	ldr	r3, [r3, #0]
    ce78:	f8c2 328c 	str.w	r3, [r2, #652]	; 0x28c

    //
    // Make sure the trigger is set for threshold.
    //
    PDMn(ui32Module)->DMATRIGEN_b.DTHR = 1;
    ce7c:	4a0b      	ldr	r2, [pc, #44]	; (ceac <am_hal_pdm_dma_start+0x104>)
    ce7e:	f892 3240 	ldrb.w	r3, [r2, #576]	; 0x240
    ce82:	f043 0301 	orr.w	r3, r3, #1
    ce86:	f882 3240 	strb.w	r3, [r2, #576]	; 0x240

    //
    // Enable DMA
    //
    PDMn(ui32Module)->DMACFG_b.DMAEN = PDM_DMACFG_DMAEN_EN;
    ce8a:	4a08      	ldr	r2, [pc, #32]	; (ceac <am_hal_pdm_dma_start+0x104>)
    ce8c:	f8b2 3280 	ldrh.w	r3, [r2, #640]	; 0x280
    ce90:	f043 0301 	orr.w	r3, r3, #1
    ce94:	f8a2 3280 	strh.w	r3, [r2, #640]	; 0x280
//    delay_us(100);
//
//    PDMn(ui32Module)->VCFG_b.RSTB = PDM_VCFG_RSTB_NORM;
//    PDMn(ui32Module)->VCFG_b.PDMCLKEN = 1;

    return AM_HAL_STATUS_SUCCESS;
    ce98:	2300      	movs	r3, #0
}
    ce9a:	4618      	mov	r0, r3
    ce9c:	371c      	adds	r7, #28
    ce9e:	46bd      	mov	sp, r7
    cea0:	f85d 7b04 	ldr.w	r7, [sp], #4
    cea4:	4770      	bx	lr
    cea6:	bf00      	nop
    cea8:	00f956e2 	.word	0x00f956e2
    ceac:	50011000 	.word	0x50011000

0000ceb0 <am_hal_pdm_fifo_flush>:
// Flush the PDM FIFO
//
//*****************************************************************************
uint32_t
am_hal_pdm_fifo_flush(void *pHandle)
{
    ceb0:	b480      	push	{r7}
    ceb2:	b085      	sub	sp, #20
    ceb4:	af00      	add	r7, sp, #0
    ceb6:	6078      	str	r0, [r7, #4]
    am_hal_pdm_state_t *pState = (am_hal_pdm_state_t *) pHandle;
    ceb8:	687b      	ldr	r3, [r7, #4]
    ceba:	60fb      	str	r3, [r7, #12]
    uint32_t ui32Module = pState->ui32Module;
    cebc:	68fb      	ldr	r3, [r7, #12]
    cebe:	689b      	ldr	r3, [r3, #8]
    cec0:	60bb      	str	r3, [r7, #8]
    AM_HAL_PDM_HANDLE_CHECK(pHandle);
    cec2:	687b      	ldr	r3, [r7, #4]
    cec4:	2b00      	cmp	r3, #0
    cec6:	d00d      	beq.n	cee4 <am_hal_pdm_fifo_flush+0x34>
    cec8:	687b      	ldr	r3, [r7, #4]
    ceca:	78db      	ldrb	r3, [r3, #3]
    cecc:	f003 0301 	and.w	r3, r3, #1
    ced0:	b2db      	uxtb	r3, r3
    ced2:	2b00      	cmp	r3, #0
    ced4:	d006      	beq.n	cee4 <am_hal_pdm_fifo_flush+0x34>
    ced6:	687b      	ldr	r3, [r7, #4]
    ced8:	681b      	ldr	r3, [r3, #0]
    ceda:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    cede:	4a07      	ldr	r2, [pc, #28]	; (cefc <am_hal_pdm_fifo_flush+0x4c>)
    cee0:	4293      	cmp	r3, r2
    cee2:	d001      	beq.n	cee8 <am_hal_pdm_fifo_flush+0x38>
    cee4:	2302      	movs	r3, #2
    cee6:	e003      	b.n	cef0 <am_hal_pdm_fifo_flush+0x40>

    PDMn(ui32Module)->FIFOFLUSH = 1;
    cee8:	4b05      	ldr	r3, [pc, #20]	; (cf00 <am_hal_pdm_fifo_flush+0x50>)
    ceea:	2201      	movs	r2, #1
    ceec:	611a      	str	r2, [r3, #16]

    return AM_HAL_STATUS_SUCCESS;
    ceee:	2300      	movs	r3, #0
}
    cef0:	4618      	mov	r0, r3
    cef2:	3714      	adds	r7, #20
    cef4:	46bd      	mov	sp, r7
    cef6:	f85d 7b04 	ldr.w	r7, [sp], #4
    cefa:	4770      	bx	lr
    cefc:	00f956e2 	.word	0x00f956e2
    cf00:	50011000 	.word	0x50011000

0000cf04 <am_hal_pdm_interrupt_enable>:
// Interrupt enable.
//
//*****************************************************************************
uint32_t
am_hal_pdm_interrupt_enable(void *pHandle, uint32_t ui32IntMask)
{
    cf04:	b480      	push	{r7}
    cf06:	b085      	sub	sp, #20
    cf08:	af00      	add	r7, sp, #0
    cf0a:	6078      	str	r0, [r7, #4]
    cf0c:	6039      	str	r1, [r7, #0]
    am_hal_pdm_state_t *pState = (am_hal_pdm_state_t *) pHandle;
    cf0e:	687b      	ldr	r3, [r7, #4]
    cf10:	60fb      	str	r3, [r7, #12]
    uint32_t ui32Module = pState->ui32Module;
    cf12:	68fb      	ldr	r3, [r7, #12]
    cf14:	689b      	ldr	r3, [r3, #8]
    cf16:	60bb      	str	r3, [r7, #8]

    //
    // Check the handle.
    //
    AM_HAL_PDM_HANDLE_CHECK(pHandle);
    cf18:	687b      	ldr	r3, [r7, #4]
    cf1a:	2b00      	cmp	r3, #0
    cf1c:	d00d      	beq.n	cf3a <am_hal_pdm_interrupt_enable+0x36>
    cf1e:	687b      	ldr	r3, [r7, #4]
    cf20:	78db      	ldrb	r3, [r3, #3]
    cf22:	f003 0301 	and.w	r3, r3, #1
    cf26:	b2db      	uxtb	r3, r3
    cf28:	2b00      	cmp	r3, #0
    cf2a:	d006      	beq.n	cf3a <am_hal_pdm_interrupt_enable+0x36>
    cf2c:	687b      	ldr	r3, [r7, #4]
    cf2e:	681b      	ldr	r3, [r3, #0]
    cf30:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    cf34:	4a09      	ldr	r2, [pc, #36]	; (cf5c <am_hal_pdm_interrupt_enable+0x58>)
    cf36:	4293      	cmp	r3, r2
    cf38:	d001      	beq.n	cf3e <am_hal_pdm_interrupt_enable+0x3a>
    cf3a:	2302      	movs	r3, #2
    cf3c:	e008      	b.n	cf50 <am_hal_pdm_interrupt_enable+0x4c>

    PDMn(ui32Module)->INTEN |= ui32IntMask;
    cf3e:	4b08      	ldr	r3, [pc, #32]	; (cf60 <am_hal_pdm_interrupt_enable+0x5c>)
    cf40:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    cf44:	4906      	ldr	r1, [pc, #24]	; (cf60 <am_hal_pdm_interrupt_enable+0x5c>)
    cf46:	683b      	ldr	r3, [r7, #0]
    cf48:	4313      	orrs	r3, r2
    cf4a:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200

    return AM_HAL_STATUS_SUCCESS;
    cf4e:	2300      	movs	r3, #0
}
    cf50:	4618      	mov	r0, r3
    cf52:	3714      	adds	r7, #20
    cf54:	46bd      	mov	sp, r7
    cf56:	f85d 7b04 	ldr.w	r7, [sp], #4
    cf5a:	4770      	bx	lr
    cf5c:	00f956e2 	.word	0x00f956e2
    cf60:	50011000 	.word	0x50011000

0000cf64 <am_hal_pdm_interrupt_clear>:
// Interrupt clear.
//
//*****************************************************************************
uint32_t
am_hal_pdm_interrupt_clear(void *pHandle, uint32_t ui32IntMask)
{
    cf64:	b480      	push	{r7}
    cf66:	b085      	sub	sp, #20
    cf68:	af00      	add	r7, sp, #0
    cf6a:	6078      	str	r0, [r7, #4]
    cf6c:	6039      	str	r1, [r7, #0]
    am_hal_pdm_state_t *pState = (am_hal_pdm_state_t *) pHandle;
    cf6e:	687b      	ldr	r3, [r7, #4]
    cf70:	60fb      	str	r3, [r7, #12]
    uint32_t ui32Module = pState->ui32Module;
    cf72:	68fb      	ldr	r3, [r7, #12]
    cf74:	689b      	ldr	r3, [r3, #8]
    cf76:	60bb      	str	r3, [r7, #8]

    //
    // Check the handle.
    //
    AM_HAL_PDM_HANDLE_CHECK(pHandle);
    cf78:	687b      	ldr	r3, [r7, #4]
    cf7a:	2b00      	cmp	r3, #0
    cf7c:	d00d      	beq.n	cf9a <am_hal_pdm_interrupt_clear+0x36>
    cf7e:	687b      	ldr	r3, [r7, #4]
    cf80:	78db      	ldrb	r3, [r3, #3]
    cf82:	f003 0301 	and.w	r3, r3, #1
    cf86:	b2db      	uxtb	r3, r3
    cf88:	2b00      	cmp	r3, #0
    cf8a:	d006      	beq.n	cf9a <am_hal_pdm_interrupt_clear+0x36>
    cf8c:	687b      	ldr	r3, [r7, #4]
    cf8e:	681b      	ldr	r3, [r3, #0]
    cf90:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    cf94:	4a07      	ldr	r2, [pc, #28]	; (cfb4 <am_hal_pdm_interrupt_clear+0x50>)
    cf96:	4293      	cmp	r3, r2
    cf98:	d001      	beq.n	cf9e <am_hal_pdm_interrupt_clear+0x3a>
    cf9a:	2302      	movs	r3, #2
    cf9c:	e004      	b.n	cfa8 <am_hal_pdm_interrupt_clear+0x44>

    PDMn(ui32Module)->INTCLR = ui32IntMask;
    cf9e:	4a06      	ldr	r2, [pc, #24]	; (cfb8 <am_hal_pdm_interrupt_clear+0x54>)
    cfa0:	683b      	ldr	r3, [r7, #0]
    cfa2:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208

    return AM_HAL_STATUS_SUCCESS;
    cfa6:	2300      	movs	r3, #0
}
    cfa8:	4618      	mov	r0, r3
    cfaa:	3714      	adds	r7, #20
    cfac:	46bd      	mov	sp, r7
    cfae:	f85d 7b04 	ldr.w	r7, [sp], #4
    cfb2:	4770      	bx	lr
    cfb4:	00f956e2 	.word	0x00f956e2
    cfb8:	50011000 	.word	0x50011000

0000cfbc <am_hal_pdm_interrupt_status_get>:
// Returns the interrupt status.
//
//*****************************************************************************
uint32_t
am_hal_pdm_interrupt_status_get(void *pHandle, uint32_t *pui32Status, bool bEnabledOnly)
{
    cfbc:	b480      	push	{r7}
    cfbe:	b087      	sub	sp, #28
    cfc0:	af00      	add	r7, sp, #0
    cfc2:	60f8      	str	r0, [r7, #12]
    cfc4:	60b9      	str	r1, [r7, #8]
    cfc6:	4613      	mov	r3, r2
    cfc8:	71fb      	strb	r3, [r7, #7]
    am_hal_pdm_state_t *pState = (am_hal_pdm_state_t *) pHandle;
    cfca:	68fb      	ldr	r3, [r7, #12]
    cfcc:	617b      	str	r3, [r7, #20]
    uint32_t ui32Module = pState->ui32Module;
    cfce:	697b      	ldr	r3, [r7, #20]
    cfd0:	689b      	ldr	r3, [r3, #8]
    cfd2:	613b      	str	r3, [r7, #16]

    //
    // Check the handle.
    //
    AM_HAL_PDM_HANDLE_CHECK(pHandle);
    cfd4:	68fb      	ldr	r3, [r7, #12]
    cfd6:	2b00      	cmp	r3, #0
    cfd8:	d00d      	beq.n	cff6 <am_hal_pdm_interrupt_status_get+0x3a>
    cfda:	68fb      	ldr	r3, [r7, #12]
    cfdc:	78db      	ldrb	r3, [r3, #3]
    cfde:	f003 0301 	and.w	r3, r3, #1
    cfe2:	b2db      	uxtb	r3, r3
    cfe4:	2b00      	cmp	r3, #0
    cfe6:	d006      	beq.n	cff6 <am_hal_pdm_interrupt_status_get+0x3a>
    cfe8:	68fb      	ldr	r3, [r7, #12]
    cfea:	681b      	ldr	r3, [r3, #0]
    cfec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    cff0:	4a10      	ldr	r2, [pc, #64]	; (d034 <am_hal_pdm_interrupt_status_get+0x78>)
    cff2:	4293      	cmp	r3, r2
    cff4:	d001      	beq.n	cffa <am_hal_pdm_interrupt_status_get+0x3e>
    cff6:	2302      	movs	r3, #2
    cff8:	e016      	b.n	d028 <am_hal_pdm_interrupt_status_get+0x6c>

    //
    // If requested, only return the interrupts that are enabled.
    //
    if ( bEnabledOnly )
    cffa:	79fb      	ldrb	r3, [r7, #7]
    cffc:	2b00      	cmp	r3, #0
    cffe:	d00d      	beq.n	d01c <am_hal_pdm_interrupt_status_get+0x60>
    {
        *pui32Status = PDMn(ui32Module)->INTSTAT;
    d000:	4b0d      	ldr	r3, [pc, #52]	; (d038 <am_hal_pdm_interrupt_status_get+0x7c>)
    d002:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
    d006:	68bb      	ldr	r3, [r7, #8]
    d008:	601a      	str	r2, [r3, #0]
        *pui32Status &= PDMn(ui32Module)->INTEN;
    d00a:	4b0b      	ldr	r3, [pc, #44]	; (d038 <am_hal_pdm_interrupt_status_get+0x7c>)
    d00c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    d010:	68bb      	ldr	r3, [r7, #8]
    d012:	681b      	ldr	r3, [r3, #0]
    d014:	401a      	ands	r2, r3
    d016:	68bb      	ldr	r3, [r7, #8]
    d018:	601a      	str	r2, [r3, #0]
    d01a:	e004      	b.n	d026 <am_hal_pdm_interrupt_status_get+0x6a>
    }
    else
    {
        *pui32Status = PDMn(ui32Module)->INTSTAT;
    d01c:	4b06      	ldr	r3, [pc, #24]	; (d038 <am_hal_pdm_interrupt_status_get+0x7c>)
    d01e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
    d022:	68bb      	ldr	r3, [r7, #8]
    d024:	601a      	str	r2, [r3, #0]
    }

    return AM_HAL_STATUS_SUCCESS;
    d026:	2300      	movs	r3, #0
}
    d028:	4618      	mov	r0, r3
    d02a:	371c      	adds	r7, #28
    d02c:	46bd      	mov	sp, r7
    d02e:	f85d 7b04 	ldr.w	r7, [sp], #4
    d032:	4770      	bx	lr
    d034:	00f956e2 	.word	0x00f956e2
    d038:	50011000 	.word	0x50011000

0000d03c <pincfg_equ>:
//  pincfg_equ() - compare 2 am_hal_gpio_pincfg_t structures for equality.
//
//*****************************************************************************
static bool
pincfg_equ(void *cfg1, void *cfg2)
{
    d03c:	b480      	push	{r7}
    d03e:	b085      	sub	sp, #20
    d040:	af00      	add	r7, sp, #0
    d042:	6078      	str	r0, [r7, #4]
    d044:	6039      	str	r1, [r7, #0]

    //
    // We're assuming that am_hal_gpio_pincfg_t boils down to a uint32_t,
    // which is its intent.
    //
    ui32A = *((uint32_t*)cfg1);
    d046:	687b      	ldr	r3, [r7, #4]
    d048:	681b      	ldr	r3, [r3, #0]
    d04a:	60fb      	str	r3, [r7, #12]
    ui32B = *((uint32_t*)cfg2);
    d04c:	683b      	ldr	r3, [r7, #0]
    d04e:	681b      	ldr	r3, [r3, #0]
    d050:	60bb      	str	r3, [r7, #8]

    return ui32A == ui32B ? true : false;
    d052:	68fa      	ldr	r2, [r7, #12]
    d054:	68bb      	ldr	r3, [r7, #8]
    d056:	429a      	cmp	r2, r3
    d058:	bf0c      	ite	eq
    d05a:	2301      	moveq	r3, #1
    d05c:	2300      	movne	r3, #0
    d05e:	b2db      	uxtb	r3, r3

} // pincfg_equ()
    d060:	4618      	mov	r0, r3
    d062:	3714      	adds	r7, #20
    d064:	46bd      	mov	sp, r7
    d066:	f85d 7b04 	ldr.w	r7, [sp], #4
    d06a:	4770      	bx	lr

0000d06c <am_hal_gpio_pinconfig>:
//
//*****************************************************************************
uint32_t
am_hal_gpio_pinconfig(uint32_t ui32Pin, am_hal_gpio_pincfg_t bfGpioCfg)

{
    d06c:	b580      	push	{r7, lr}
    d06e:	b092      	sub	sp, #72	; 0x48
    d070:	af00      	add	r7, sp, #0
    d072:	6078      	str	r0, [r7, #4]
    d074:	6039      	str	r1, [r7, #0]
    uint32_t ui32Padreg, ui32AltPadCfg, ui32GPCfg;
    uint32_t ui32Funcsel, ui32PowerSw;
    bool bClearEnable = false;
    d076:	2300      	movs	r3, #0
    d078:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

#ifdef AM_HAL_ENABLE_API_VALIDATION
    if ( ui32Pin > 49 )
    d07c:	687b      	ldr	r3, [r7, #4]
    d07e:	2b31      	cmp	r3, #49	; 0x31
    d080:	d901      	bls.n	d086 <am_hal_gpio_pinconfig+0x1a>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    d082:	2306      	movs	r3, #6
    d084:	e1c1      	b.n	d40a <am_hal_gpio_pinconfig+0x39e>
#endif // AM_HAL_ENABLE_API_VALIDATION

    //
    // Initialize the PADREG accumulator variables.
    //
    ui32GPCfg = ui32Padreg = ui32AltPadCfg = 0;
    d086:	2300      	movs	r3, #0
    d088:	643b      	str	r3, [r7, #64]	; 0x40
    d08a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    d08c:	647b      	str	r3, [r7, #68]	; 0x44
    d08e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    d090:	63fb      	str	r3, [r7, #60]	; 0x3c

    //
    // Get the requested function and/or power switch.
    //
    ui32Funcsel = bfGpioCfg.uFuncSel;
    d092:	783b      	ldrb	r3, [r7, #0]
    d094:	f3c3 0302 	ubfx	r3, r3, #0, #3
    d098:	b2db      	uxtb	r3, r3
    d09a:	633b      	str	r3, [r7, #48]	; 0x30
    ui32PowerSw = bfGpioCfg.ePowerSw;
    d09c:	783b      	ldrb	r3, [r7, #0]
    d09e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
    d0a2:	b2db      	uxtb	r3, r3
    d0a4:	62fb      	str	r3, [r7, #44]	; 0x2c

    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;
    d0a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    d0a8:	00db      	lsls	r3, r3, #3
    d0aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    d0ac:	4313      	orrs	r3, r2
    d0ae:	647b      	str	r3, [r7, #68]	; 0x44

    //
    // Check for invalid configuration requests.
    //
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
    d0b0:	783b      	ldrb	r3, [r7, #0]
    d0b2:	f023 031f 	bic.w	r3, r3, #31
    d0b6:	b2db      	uxtb	r3, r3
    d0b8:	2b00      	cmp	r3, #0
    d0ba:	d03e      	beq.n	d13a <am_hal_gpio_pinconfig+0xce>
    {
        //
        // This setting is needed for all pullup settings including
        // AM_HAL_GPIO_PIN_PULLUP_WEAK and AM_HAL_GPIO_PIN_PULLDOWN.
        //
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);
    d0bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    d0be:	f043 0301 	orr.w	r3, r3, #1
    d0c2:	647b      	str	r3, [r7, #68]	; 0x44

        //
        // Check for specific pullup or pulldown settings.
        //
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    d0c4:	783b      	ldrb	r3, [r7, #0]
    d0c6:	f3c3 1342 	ubfx	r3, r3, #5, #3
    d0ca:	b2db      	uxtb	r3, r3
    d0cc:	2b01      	cmp	r3, #1
    d0ce:	d919      	bls.n	d104 <am_hal_gpio_pinconfig+0x98>
             (bfGpioCfg.ePullup <= AM_HAL_GPIO_PIN_PULLUP_24K) )
    d0d0:	783b      	ldrb	r3, [r7, #0]
    d0d2:	f3c3 1342 	ubfx	r3, r3, #5, #3
    d0d6:	b2db      	uxtb	r3, r3
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    d0d8:	2b05      	cmp	r3, #5
    d0da:	d813      	bhi.n	d104 <am_hal_gpio_pinconfig+0x98>
        {
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
    d0dc:	783b      	ldrb	r3, [r7, #0]
    d0de:	f3c3 1342 	ubfx	r3, r3, #5, #3
    d0e2:	b2db      	uxtb	r3, r3
    d0e4:	3b02      	subs	r3, #2
    d0e6:	019b      	lsls	r3, r3, #6
    d0e8:	461a      	mov	r2, r3
    d0ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    d0ec:	4313      	orrs	r3, r2
    d0ee:	647b      	str	r3, [r7, #68]	; 0x44
                           PADREG_FLD_76_S);
#ifdef AM_HAL_ENABLE_API_VALIDATION
            if ( !(g_ui8Bit76Capabilities[ui32Pin] & CAP_PUP) )
    d0f0:	4a7b      	ldr	r2, [pc, #492]	; (d2e0 <am_hal_gpio_pinconfig+0x274>)
    d0f2:	687b      	ldr	r3, [r7, #4]
    d0f4:	4413      	add	r3, r2
    d0f6:	781b      	ldrb	r3, [r3, #0]
    d0f8:	f003 0301 	and.w	r3, r3, #1
    d0fc:	2b00      	cmp	r3, #0
    d0fe:	d11c      	bne.n	d13a <am_hal_gpio_pinconfig+0xce>
            {
                return AM_HAL_GPIO_ERR_PULLUP;
    d100:	4b78      	ldr	r3, [pc, #480]	; (d2e4 <am_hal_gpio_pinconfig+0x278>)
    d102:	e182      	b.n	d40a <am_hal_gpio_pinconfig+0x39e>
            }
        }
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLDOWN )
    d104:	783b      	ldrb	r3, [r7, #0]
    d106:	f023 031f 	bic.w	r3, r3, #31
    d10a:	b2db      	uxtb	r3, r3
    d10c:	2bc0      	cmp	r3, #192	; 0xc0
    d10e:	d104      	bne.n	d11a <am_hal_gpio_pinconfig+0xae>
        {
            if ( ui32Pin != 20 )
    d110:	687b      	ldr	r3, [r7, #4]
    d112:	2b14      	cmp	r3, #20
    d114:	d011      	beq.n	d13a <am_hal_gpio_pinconfig+0xce>
            {
                return AM_HAL_GPIO_ERR_PULLDOWN;
    d116:	4b74      	ldr	r3, [pc, #464]	; (d2e8 <am_hal_gpio_pinconfig+0x27c>)
    d118:	e177      	b.n	d40a <am_hal_gpio_pinconfig+0x39e>
            }
        }
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLUP_WEAK )
    d11a:	783b      	ldrb	r3, [r7, #0]
    d11c:	f023 031f 	bic.w	r3, r3, #31
    d120:	b2db      	uxtb	r3, r3
    d122:	2b20      	cmp	r3, #32
    d124:	d109      	bne.n	d13a <am_hal_gpio_pinconfig+0xce>
        {
            if ( g_ui8Bit76Capabilities[ui32Pin] & (CAP_PUP | CAP_PDN) )
    d126:	4a6e      	ldr	r2, [pc, #440]	; (d2e0 <am_hal_gpio_pinconfig+0x274>)
    d128:	687b      	ldr	r3, [r7, #4]
    d12a:	4413      	add	r3, r2
    d12c:	781b      	ldrb	r3, [r3, #0]
    d12e:	f003 0309 	and.w	r3, r3, #9
    d132:	2b00      	cmp	r3, #0
    d134:	d001      	beq.n	d13a <am_hal_gpio_pinconfig+0xce>
            {
                return AM_HAL_GPIO_ERR_PULLUP;
    d136:	4b6b      	ldr	r3, [pc, #428]	; (d2e4 <am_hal_gpio_pinconfig+0x278>)
    d138:	e167      	b.n	d40a <am_hal_gpio_pinconfig+0x39e>
    }

    //
    // Check if requesting a power switch pin
    //
    if ( ui32PowerSw != AM_HAL_GPIO_PIN_POWERSW_NONE )
    d13a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    d13c:	2b00      	cmp	r3, #0
    d13e:	d021      	beq.n	d184 <am_hal_gpio_pinconfig+0x118>
    {
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    d140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    d142:	2b01      	cmp	r3, #1
    d144:	d10c      	bne.n	d160 <am_hal_gpio_pinconfig+0xf4>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
    d146:	4a66      	ldr	r2, [pc, #408]	; (d2e0 <am_hal_gpio_pinconfig+0x274>)
    d148:	687b      	ldr	r3, [r7, #4]
    d14a:	4413      	add	r3, r2
    d14c:	781b      	ldrb	r3, [r3, #0]
    d14e:	f003 0302 	and.w	r3, r3, #2
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    d152:	2b00      	cmp	r3, #0
    d154:	d004      	beq.n	d160 <am_hal_gpio_pinconfig+0xf4>
        {
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
    d156:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    d158:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d15c:	647b      	str	r3, [r7, #68]	; 0x44
    d15e:	e011      	b.n	d184 <am_hal_gpio_pinconfig+0x118>
        }
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    d160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    d162:	2b02      	cmp	r3, #2
    d164:	d10c      	bne.n	d180 <am_hal_gpio_pinconfig+0x114>
                  (g_ui8Bit76Capabilities[ui32Pin] & CAP_VSS) )
    d166:	4a5e      	ldr	r2, [pc, #376]	; (d2e0 <am_hal_gpio_pinconfig+0x274>)
    d168:	687b      	ldr	r3, [r7, #4]
    d16a:	4413      	add	r3, r2
    d16c:	781b      	ldrb	r3, [r3, #0]
    d16e:	f003 0304 	and.w	r3, r3, #4
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    d172:	2b00      	cmp	r3, #0
    d174:	d004      	beq.n	d180 <am_hal_gpio_pinconfig+0x114>
        {
            ui32Padreg |= 0x2 << PADREG_FLD_76_S;
    d176:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    d178:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    d17c:	647b      	str	r3, [r7, #68]	; 0x44
    d17e:	e001      	b.n	d184 <am_hal_gpio_pinconfig+0x118>
        }
        else
        {
            return AM_HAL_GPIO_ERR_PWRSW;
    d180:	4b5a      	ldr	r3, [pc, #360]	; (d2ec <am_hal_gpio_pinconfig+0x280>)
    d182:	e142      	b.n	d40a <am_hal_gpio_pinconfig+0x39e>
    }

    //
    // Depending on the selected pin and FNSEL, determine if INPEN needs to be set.
    //
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    d184:	4a5a      	ldr	r2, [pc, #360]	; (d2f0 <am_hal_gpio_pinconfig+0x284>)
    d186:	687b      	ldr	r3, [r7, #4]
    d188:	4413      	add	r3, r2
    d18a:	781b      	ldrb	r3, [r3, #0]
    d18c:	461a      	mov	r2, r3
    d18e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    d190:	fa42 f303 	asr.w	r3, r2, r3
    d194:	005b      	lsls	r3, r3, #1
    d196:	f003 0302 	and.w	r3, r3, #2
    d19a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    d19c:	4313      	orrs	r3, r2
    d19e:	647b      	str	r3, [r7, #68]	; 0x44

    //
    // Configure ui32GpCfg based on whether nCE requested.
    //
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    d1a0:	4a54      	ldr	r2, [pc, #336]	; (d2f4 <am_hal_gpio_pinconfig+0x288>)
    d1a2:	687b      	ldr	r3, [r7, #4]
    d1a4:	4413      	add	r3, r2
    d1a6:	781b      	ldrb	r3, [r3, #0]
    d1a8:	461a      	mov	r2, r3
    d1aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    d1ac:	4293      	cmp	r3, r2
    d1ae:	d13d      	bne.n	d22c <am_hal_gpio_pinconfig+0x1c0>
        // User is configuring a nCE. Verify the requested settings and set the
        // polarity and OUTCFG values (INCFG is not used here and should be 0).
        // Valid uNCE values are 0-3 (uNCE is a 2-bit field).
        // Valid uIOMnum are 0-6 (0-5 for IOMs, 6 for MSPI, 7 is invalid).
        //
        if ( bfGpioCfg.uIOMnum > IOMNUM_MAX )
    d1b0:	78bb      	ldrb	r3, [r7, #2]
    d1b2:	f003 0307 	and.w	r3, r3, #7
    d1b6:	b2db      	uxtb	r3, r3
    d1b8:	2b07      	cmp	r3, #7
    d1ba:	d101      	bne.n	d1c0 <am_hal_gpio_pinconfig+0x154>
        {
            return AM_HAL_GPIO_ERR_INVCE;   // Invalid CE specified
    d1bc:	4b4e      	ldr	r3, [pc, #312]	; (d2f8 <am_hal_gpio_pinconfig+0x28c>)
    d1be:	e124      	b.n	d40a <am_hal_gpio_pinconfig+0x39e>

        //
        // Construct the entry we expect to find in the table. We can determine
        // the OUTCFG value by looking for that value in the pin row.
        //
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
    d1c0:	78bb      	ldrb	r3, [r7, #2]
    d1c2:	f3c3 0302 	ubfx	r3, r3, #0, #3
    d1c6:	b2db      	uxtb	r3, r3
    d1c8:	011b      	lsls	r3, r3, #4
    d1ca:	b25a      	sxtb	r2, r3
    d1cc:	78bb      	ldrb	r3, [r7, #2]
    d1ce:	f3c3 03c1 	ubfx	r3, r3, #3, #2
    d1d2:	b2db      	uxtb	r3, r3
    d1d4:	b25b      	sxtb	r3, r3
    d1d6:	4313      	orrs	r3, r2
    d1d8:	b25b      	sxtb	r3, r3
    d1da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    d1de:	2300      	movs	r3, #0
    d1e0:	637b      	str	r3, [r7, #52]	; 0x34
    d1e2:	e00d      	b.n	d200 <am_hal_gpio_pinconfig+0x194>
        {
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    d1e4:	4a45      	ldr	r2, [pc, #276]	; (d2fc <am_hal_gpio_pinconfig+0x290>)
    d1e6:	687b      	ldr	r3, [r7, #4]
    d1e8:	009b      	lsls	r3, r3, #2
    d1ea:	441a      	add	r2, r3
    d1ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d1ee:	4413      	add	r3, r2
    d1f0:	781b      	ldrb	r3, [r3, #0]
    d1f2:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
    d1f6:	429a      	cmp	r2, r3
    d1f8:	d006      	beq.n	d208 <am_hal_gpio_pinconfig+0x19c>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    d1fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d1fc:	3301      	adds	r3, #1
    d1fe:	637b      	str	r3, [r7, #52]	; 0x34
    d200:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d202:	2b03      	cmp	r3, #3
    d204:	d9ee      	bls.n	d1e4 <am_hal_gpio_pinconfig+0x178>
    d206:	e000      	b.n	d20a <am_hal_gpio_pinconfig+0x19e>
            {
                break;
    d208:	bf00      	nop
            }
        }

#ifdef AM_HAL_ENABLE_API_VALIDATION
        if ( ui32Outcfg >= 4 )
    d20a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d20c:	2b03      	cmp	r3, #3
    d20e:	d901      	bls.n	d214 <am_hal_gpio_pinconfig+0x1a8>
        {
            return AM_HAL_GPIO_ERR_INVCEPIN;
    d210:	4b3b      	ldr	r3, [pc, #236]	; (d300 <am_hal_gpio_pinconfig+0x294>)
    d212:	e0fa      	b.n	d40a <am_hal_gpio_pinconfig+0x39e>
        }
#endif // AM_HAL_ENABLE_API_VALIDATION

        ui32GPCfg |= (ui32Outcfg       << GPIOCFG_FLD_OUTCFG_S) |
    d214:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    d216:	005b      	lsls	r3, r3, #1
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
    d218:	78ba      	ldrb	r2, [r7, #2]
    d21a:	f3c2 1240 	ubfx	r2, r2, #5, #1
    d21e:	b2d2      	uxtb	r2, r2
    d220:	00d2      	lsls	r2, r2, #3
    d222:	4313      	orrs	r3, r2
        ui32GPCfg |= (ui32Outcfg       << GPIOCFG_FLD_OUTCFG_S) |
    d224:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d226:	4313      	orrs	r3, r2
    d228:	63fb      	str	r3, [r7, #60]	; 0x3c
    d22a:	e044      	b.n	d2b6 <am_hal_gpio_pinconfig+0x24a>
    {
        //
        // It's not nCE, it's one of the other funcsels.
        // Start by setting the value of the requested GPIO input.
        //
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
    d22c:	787b      	ldrb	r3, [r7, #1]
    d22e:	f3c3 1300 	ubfx	r3, r3, #4, #1
    d232:	b2db      	uxtb	r3, r3
    d234:	005b      	lsls	r3, r3, #1
    d236:	461a      	mov	r2, r3
    d238:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    d23a:	4313      	orrs	r3, r2
    d23c:	647b      	str	r3, [r7, #68]	; 0x44
        //  GPIOCFG register field, which is a 4-bit field:
        //  [INTD(1):OUTCFG(2):INCFG(1)].
        // Bit0 of eIntDir maps to GPIOCFG.INTD  (b3).
        // Bit1 of eIntDir maps to GPIOCFG.INCFG (b0).
        //
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
    d23e:	787b      	ldrb	r3, [r7, #1]
    d240:	f3c3 0381 	ubfx	r3, r3, #2, #2
    d244:	b2db      	uxtb	r3, r3
    d246:	005a      	lsls	r2, r3, #1
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    d248:	787b      	ldrb	r3, [r7, #1]
    d24a:	f3c3 1341 	ubfx	r3, r3, #5, #2
    d24e:	b2db      	uxtb	r3, r3
    d250:	00db      	lsls	r3, r3, #3
    d252:	f003 0308 	and.w	r3, r3, #8
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
    d256:	431a      	orrs	r2, r3
                     (((bfGpioCfg.eIntDir >> 1) & 0x1) << GPIOCFG_FLD_INCFG_S);
    d258:	787b      	ldrb	r3, [r7, #1]
    d25a:	f3c3 1341 	ubfx	r3, r3, #5, #2
    d25e:	b2db      	uxtb	r3, r3
    d260:	105b      	asrs	r3, r3, #1
    d262:	f003 0301 	and.w	r3, r3, #1
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    d266:	4313      	orrs	r3, r2
    d268:	461a      	mov	r2, r3
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
    d26a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d26c:	4313      	orrs	r3, r2
    d26e:	63fb      	str	r3, [r7, #60]	; 0x3c

        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    d270:	787b      	ldrb	r3, [r7, #1]
    d272:	f003 030c 	and.w	r3, r3, #12
    d276:	b2db      	uxtb	r3, r3
    d278:	2b04      	cmp	r3, #4
    d27a:	d007      	beq.n	d28c <am_hal_gpio_pinconfig+0x220>
             pincfg_equ(&bfGpioCfg, (void*)&g_AM_HAL_GPIO_DISABLE) )
    d27c:	463b      	mov	r3, r7
    d27e:	4921      	ldr	r1, [pc, #132]	; (d304 <am_hal_gpio_pinconfig+0x298>)
    d280:	4618      	mov	r0, r3
    d282:	f7ff fedb 	bl	d03c <pincfg_equ>
    d286:	4603      	mov	r3, r0
        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    d288:	2b00      	cmp	r3, #0
    d28a:	d002      	beq.n	d292 <am_hal_gpio_pinconfig+0x226>
            //
            // For pushpull configurations, we must be sure to clear the ENABLE
            // bit.  In pushpull, these bits turn on FAST GPIO.  For regular
            // GPIO, they must be clear.
            //
            bClearEnable = true;
    d28c:	2301      	movs	r3, #1
    d28e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        //  use when GPIO interrupts are not in use and can be used when no
        //  eIntDir setting is provided.
        // If eIntDir is provided, eGPRdZero is ignored and can only be
        //  achieved via the AM_HAL_GPIO_PIN_INTDIR_NONE setting.
        //
        if ( bfGpioCfg.eIntDir == 0 )
    d292:	787b      	ldrb	r3, [r7, #1]
    d294:	f003 0360 	and.w	r3, r3, #96	; 0x60
    d298:	b2db      	uxtb	r3, r3
    d29a:	2b00      	cmp	r3, #0
    d29c:	d10b      	bne.n	d2b6 <am_hal_gpio_pinconfig+0x24a>
        {
            ui32GPCfg &= ~(1 << GPIOCFG_FLD_INCFG_S);
    d29e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d2a0:	f023 0301 	bic.w	r3, r3, #1
    d2a4:	63fb      	str	r3, [r7, #60]	; 0x3c
            ui32GPCfg |= (bfGpioCfg.eGPRdZero << GPIOCFG_FLD_INCFG_S);
    d2a6:	787b      	ldrb	r3, [r7, #1]
    d2a8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    d2ac:	b2db      	uxtb	r3, r3
    d2ae:	461a      	mov	r2, r3
    d2b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    d2b2:	4313      	orrs	r3, r2
    d2b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
    }

    switch ( bfGpioCfg.eDriveStrength )
    d2b6:	787b      	ldrb	r3, [r7, #1]
    d2b8:	f3c3 0301 	ubfx	r3, r3, #0, #2
    d2bc:	b2db      	uxtb	r3, r3
    d2be:	2b02      	cmp	r3, #2
    d2c0:	d009      	beq.n	d2d6 <am_hal_gpio_pinconfig+0x26a>
    d2c2:	2b03      	cmp	r3, #3
    d2c4:	d020      	beq.n	d308 <am_hal_gpio_pinconfig+0x29c>
    d2c6:	2b01      	cmp	r3, #1
    d2c8:	d000      	beq.n	d2cc <am_hal_gpio_pinconfig+0x260>
        //  bit0 maps to bit2 of a PADREG field.
        //  bit1 maps to bit0 of an ALTPADCFG field.
        case AM_HAL_GPIO_PIN_DRIVESTRENGTH_2MA:
            ui32Padreg    |= (0 << PADREG_FLD_DRVSTR_S);
            ui32AltPadCfg |= (0 << 0);
            break;
    d2ca:	e026      	b.n	d31a <am_hal_gpio_pinconfig+0x2ae>
        case AM_HAL_GPIO_PIN_DRIVESTRENGTH_4MA:
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    d2cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    d2ce:	f043 0304 	orr.w	r3, r3, #4
    d2d2:	647b      	str	r3, [r7, #68]	; 0x44
            ui32AltPadCfg |= (0 << 0);
            break;
    d2d4:	e021      	b.n	d31a <am_hal_gpio_pinconfig+0x2ae>
        case AM_HAL_GPIO_PIN_DRIVESTRENGTH_8MA:
            ui32Padreg    |= (0 << PADREG_FLD_DRVSTR_S);
            ui32AltPadCfg |= (1 << 0);
    d2d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    d2d8:	f043 0301 	orr.w	r3, r3, #1
    d2dc:	643b      	str	r3, [r7, #64]	; 0x40
            break;
    d2de:	e01c      	b.n	d31a <am_hal_gpio_pinconfig+0x2ae>
    d2e0:	00010ba8 	.word	0x00010ba8
    d2e4:	08000100 	.word	0x08000100
    d2e8:	08000101 	.word	0x08000101
    d2ec:	08000102 	.word	0x08000102
    d2f0:	00010b74 	.word	0x00010b74
    d2f4:	00010bdc 	.word	0x00010bdc
    d2f8:	08000103 	.word	0x08000103
    d2fc:	00010c10 	.word	0x00010c10
    d300:	08000104 	.word	0x08000104
    d304:	00010b68 	.word	0x00010b68
        case AM_HAL_GPIO_PIN_DRIVESTRENGTH_12MA:
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    d308:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    d30a:	f043 0304 	orr.w	r3, r3, #4
    d30e:	647b      	str	r3, [r7, #68]	; 0x44
            ui32AltPadCfg |= (1 << 0);
    d310:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    d312:	f043 0301 	orr.w	r3, r3, #1
    d316:	643b      	str	r3, [r7, #64]	; 0x40
            break;
    d318:	bf00      	nop
    //
    uint32_t ui32GPCfgAddr, ui32PadregAddr, ui32AltpadAddr;
    uint32_t ui32GPCfgClearMask, ui32PadClearMask;
    uint32_t ui32GPCfgShft, ui32PadShft;

    ui32GPCfgAddr       = (uint32_t)&GPIO->CFGA       + ((ui32Pin & ~0x7) >> 1);
    d31a:	687b      	ldr	r3, [r7, #4]
    d31c:	085b      	lsrs	r3, r3, #1
    d31e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
    d322:	f023 0303 	bic.w	r3, r3, #3
    d326:	4a3b      	ldr	r2, [pc, #236]	; (d414 <am_hal_gpio_pinconfig+0x3a8>)
    d328:	441a      	add	r2, r3
    d32a:	627a      	str	r2, [r7, #36]	; 0x24
    ui32PadregAddr      = (uint32_t)&GPIO->PADREGA    + (ui32Pin & ~0x3);
    d32c:	687b      	ldr	r3, [r7, #4]
    d32e:	f023 0303 	bic.w	r3, r3, #3
    d332:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    d336:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
    d33a:	623b      	str	r3, [r7, #32]
    ui32AltpadAddr      = (uint32_t)&GPIO->ALTPADCFGA + (ui32Pin & ~0x3);
    d33c:	687b      	ldr	r3, [r7, #4]
    d33e:	f023 0203 	bic.w	r2, r3, #3
    d342:	4b35      	ldr	r3, [pc, #212]	; (d418 <am_hal_gpio_pinconfig+0x3ac>)
    d344:	4413      	add	r3, r2
    d346:	61fb      	str	r3, [r7, #28]
    ui32GPCfgShft       = ((ui32Pin & 0x7) << 2);
    d348:	687b      	ldr	r3, [r7, #4]
    d34a:	009b      	lsls	r3, r3, #2
    d34c:	f003 031c 	and.w	r3, r3, #28
    d350:	61bb      	str	r3, [r7, #24]
    ui32PadShft         = ((ui32Pin & 0x3) << 3);
    d352:	687b      	ldr	r3, [r7, #4]
    d354:	00db      	lsls	r3, r3, #3
    d356:	f003 0318 	and.w	r3, r3, #24
    d35a:	617b      	str	r3, [r7, #20]
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    d35c:	220f      	movs	r2, #15
    d35e:	69bb      	ldr	r3, [r7, #24]
    d360:	fa02 f303 	lsl.w	r3, r2, r3
    d364:	43db      	mvns	r3, r3
    d366:	613b      	str	r3, [r7, #16]
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
    d368:	22ff      	movs	r2, #255	; 0xff
    d36a:	697b      	ldr	r3, [r7, #20]
    d36c:	fa02 f303 	lsl.w	r3, r2, r3
    d370:	43db      	mvns	r3, r3
    d372:	60fb      	str	r3, [r7, #12]

    //
    // Get the new values into their rightful bit positions.
    //
    ui32Padreg    <<= ui32PadShft;
    d374:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    d376:	697b      	ldr	r3, [r7, #20]
    d378:	fa02 f303 	lsl.w	r3, r2, r3
    d37c:	647b      	str	r3, [r7, #68]	; 0x44
    ui32AltPadCfg <<= ui32PadShft;
    d37e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    d380:	697b      	ldr	r3, [r7, #20]
    d382:	fa02 f303 	lsl.w	r3, r2, r3
    d386:	643b      	str	r3, [r7, #64]	; 0x40
    ui32GPCfg     <<= ui32GPCfgShft;
    d388:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d38a:	69bb      	ldr	r3, [r7, #24]
    d38c:	fa02 f303 	lsl.w	r3, r2, r3
    d390:	63fb      	str	r3, [r7, #60]	; 0x3c

    AM_CRITICAL_BEGIN
    d392:	f002 fb45 	bl	fa20 <am_hal_interrupt_master_disable>
    d396:	4603      	mov	r3, r0
    d398:	60bb      	str	r3, [r7, #8]

    if ( bClearEnable )
    d39a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    d39e:	2b00      	cmp	r3, #0
    d3a0:	d00d      	beq.n	d3be <am_hal_gpio_pinconfig+0x352>
    {
        //
        // We're configuring a mode that requires clearing the Enable bit.
        //
        am_hal_gpio_output_tristate_disable(ui32Pin);
    d3a2:	687b      	ldr	r3, [r7, #4]
    d3a4:	f003 021f 	and.w	r2, r3, #31
    d3a8:	687b      	ldr	r3, [r7, #4]
    d3aa:	095b      	lsrs	r3, r3, #5
    d3ac:	f003 0301 	and.w	r3, r3, #1
    d3b0:	0099      	lsls	r1, r3, #2
    d3b2:	4b1a      	ldr	r3, [pc, #104]	; (d41c <am_hal_gpio_pinconfig+0x3b0>)
    d3b4:	440b      	add	r3, r1
    d3b6:	2101      	movs	r1, #1
    d3b8:	fa01 f202 	lsl.w	r2, r1, r2
    d3bc:	601a      	str	r2, [r3, #0]
    }

    GPIO->PADKEY = GPIO_PADKEY_PADKEY_Key;
    d3be:	4b18      	ldr	r3, [pc, #96]	; (d420 <am_hal_gpio_pinconfig+0x3b4>)
    d3c0:	2273      	movs	r2, #115	; 0x73
    d3c2:	661a      	str	r2, [r3, #96]	; 0x60

    AM_REGVAL(ui32PadregAddr)  = (AM_REGVAL(ui32PadregAddr) & ui32PadClearMask)   | ui32Padreg;
    d3c4:	6a3b      	ldr	r3, [r7, #32]
    d3c6:	681a      	ldr	r2, [r3, #0]
    d3c8:	68fb      	ldr	r3, [r7, #12]
    d3ca:	ea02 0103 	and.w	r1, r2, r3
    d3ce:	6a3b      	ldr	r3, [r7, #32]
    d3d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    d3d2:	430a      	orrs	r2, r1
    d3d4:	601a      	str	r2, [r3, #0]
    AM_REGVAL(ui32GPCfgAddr)   = (AM_REGVAL(ui32GPCfgAddr)  & ui32GPCfgClearMask) | ui32GPCfg;
    d3d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    d3d8:	681a      	ldr	r2, [r3, #0]
    d3da:	693b      	ldr	r3, [r7, #16]
    d3dc:	ea02 0103 	and.w	r1, r2, r3
    d3e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    d3e2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    d3e4:	430a      	orrs	r2, r1
    d3e6:	601a      	str	r2, [r3, #0]
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
    d3e8:	69fb      	ldr	r3, [r7, #28]
    d3ea:	681a      	ldr	r2, [r3, #0]
    d3ec:	68fb      	ldr	r3, [r7, #12]
    d3ee:	ea02 0103 	and.w	r1, r2, r3
    d3f2:	69fb      	ldr	r3, [r7, #28]
    d3f4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    d3f6:	430a      	orrs	r2, r1
    d3f8:	601a      	str	r2, [r3, #0]

    GPIO->PADKEY = 0;
    d3fa:	4b09      	ldr	r3, [pc, #36]	; (d420 <am_hal_gpio_pinconfig+0x3b4>)
    d3fc:	2200      	movs	r2, #0
    d3fe:	661a      	str	r2, [r3, #96]	; 0x60

    AM_CRITICAL_END
    d400:	68bb      	ldr	r3, [r7, #8]
    d402:	4618      	mov	r0, r3
    d404:	f002 fb10 	bl	fa28 <am_hal_interrupt_master_set>

    return AM_HAL_STATUS_SUCCESS;
    d408:	2300      	movs	r3, #0

} // am_hal_gpio_pinconfig()
    d40a:	4618      	mov	r0, r3
    d40c:	3748      	adds	r7, #72	; 0x48
    d40e:	46bd      	mov	sp, r7
    d410:	bd80      	pop	{r7, pc}
    d412:	bf00      	nop
    d414:	40010040 	.word	0x40010040
    d418:	400100e0 	.word	0x400100e0
    d41c:	400100b4 	.word	0x400100b4
    d420:	40010000 	.word	0x40010000

0000d424 <am_hal_gpio_state_read>:
//*****************************************************************************
uint32_t
am_hal_gpio_state_read(uint32_t ui32Pin,
                       am_hal_gpio_read_type_e eReadType,
                       uint32_t *pui32ReadState)
{
    d424:	b480      	push	{r7}
    d426:	b089      	sub	sp, #36	; 0x24
    d428:	af00      	add	r7, sp, #0
    d42a:	60f8      	str	r0, [r7, #12]
    d42c:	460b      	mov	r3, r1
    d42e:	607a      	str	r2, [r7, #4]
    d430:	72fb      	strb	r3, [r7, #11]
    uint32_t ui32ReadValue = 0xFFFFFFFF;
    d432:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    d436:	61fb      	str	r3, [r7, #28]
    uint32_t ui32BaseAddr, ui32Shift;

#ifdef AM_HAL_ENABLE_API_VALIDATION
    if ( pui32ReadState == NULL )
    d438:	687b      	ldr	r3, [r7, #4]
    d43a:	2b00      	cmp	r3, #0
    d43c:	d101      	bne.n	d442 <am_hal_gpio_state_read+0x1e>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    d43e:	2306      	movs	r3, #6
    d440:	e047      	b.n	d4d2 <am_hal_gpio_state_read+0xae>
    }

    if ( ui32Pin >= AM_HAL_GPIO_MAX_PADS )
    d442:	68fb      	ldr	r3, [r7, #12]
    d444:	2b31      	cmp	r3, #49	; 0x31
    d446:	d904      	bls.n	d452 <am_hal_gpio_state_read+0x2e>
    {
        *pui32ReadState = ui32ReadValue;
    d448:	687b      	ldr	r3, [r7, #4]
    d44a:	69fa      	ldr	r2, [r7, #28]
    d44c:	601a      	str	r2, [r3, #0]
        return AM_HAL_STATUS_OUT_OF_RANGE;
    d44e:	2305      	movs	r3, #5
    d450:	e03f      	b.n	d4d2 <am_hal_gpio_state_read+0xae>
#endif // AM_HAL_ENABLE_API_VALIDATION

    //
    // Compute base address + offset of 0 or 4.
    //
    ui32BaseAddr = ((ui32Pin & 0x20) >> (3 + 2));   // 0 or 1
    d452:	68fb      	ldr	r3, [r7, #12]
    d454:	095b      	lsrs	r3, r3, #5
    d456:	f003 0301 	and.w	r3, r3, #1
    d45a:	61bb      	str	r3, [r7, #24]
    ui32Shift    = ui32Pin & 0x1F;
    d45c:	68fb      	ldr	r3, [r7, #12]
    d45e:	f003 031f 	and.w	r3, r3, #31
    d462:	617b      	str	r3, [r7, #20]
    //ui32Mask     = 1 << ui32Shift;

    switch ( eReadType )
    d464:	7afb      	ldrb	r3, [r7, #11]
    d466:	2b01      	cmp	r3, #1
    d468:	d011      	beq.n	d48e <am_hal_gpio_state_read+0x6a>
    d46a:	2b02      	cmp	r3, #2
    d46c:	d01d      	beq.n	d4aa <am_hal_gpio_state_read+0x86>
    d46e:	2b00      	cmp	r3, #0
    d470:	d129      	bne.n	d4c6 <am_hal_gpio_state_read+0xa2>
            //
            // Assumes eIntDir != AM_HAL_GPIO_PIN_INTDIR_NONE   &&
            //         eIntDir != AM_HAL_GPIO_PIN_INTDIR_BOTH
            // If either of those configs are set, returns 0.
            //
            ui32ReadValue = AM_REGVAL(&GPIO->RDA + ui32BaseAddr);
    d472:	69bb      	ldr	r3, [r7, #24]
    d474:	009a      	lsls	r2, r3, #2
    d476:	4b1a      	ldr	r3, [pc, #104]	; (d4e0 <am_hal_gpio_state_read+0xbc>)
    d478:	4413      	add	r3, r2
    d47a:	681b      	ldr	r3, [r3, #0]
    d47c:	61fb      	str	r3, [r7, #28]
            ui32ReadValue = (ui32ReadValue >> ui32Shift) & 0x01;
    d47e:	69fa      	ldr	r2, [r7, #28]
    d480:	697b      	ldr	r3, [r7, #20]
    d482:	fa22 f303 	lsr.w	r3, r2, r3
    d486:	f003 0301 	and.w	r3, r3, #1
    d48a:	61fb      	str	r3, [r7, #28]
            break;
    d48c:	e01d      	b.n	d4ca <am_hal_gpio_state_read+0xa6>
        case AM_HAL_GPIO_OUTPUT_READ:
            ui32ReadValue = AM_REGVAL(&GPIO->WTA + ui32BaseAddr);
    d48e:	69bb      	ldr	r3, [r7, #24]
    d490:	009a      	lsls	r2, r3, #2
    d492:	4b14      	ldr	r3, [pc, #80]	; (d4e4 <am_hal_gpio_state_read+0xc0>)
    d494:	4413      	add	r3, r2
    d496:	681b      	ldr	r3, [r3, #0]
    d498:	61fb      	str	r3, [r7, #28]
            ui32ReadValue = (ui32ReadValue >> ui32Shift) & 0x01;
    d49a:	69fa      	ldr	r2, [r7, #28]
    d49c:	697b      	ldr	r3, [r7, #20]
    d49e:	fa22 f303 	lsr.w	r3, r2, r3
    d4a2:	f003 0301 	and.w	r3, r3, #1
    d4a6:	61fb      	str	r3, [r7, #28]
            break;
    d4a8:	e00f      	b.n	d4ca <am_hal_gpio_state_read+0xa6>
        case AM_HAL_GPIO_ENABLE_READ:
            ui32ReadValue = AM_REGVAL(&GPIO->ENA + ui32BaseAddr);
    d4aa:	69bb      	ldr	r3, [r7, #24]
    d4ac:	009a      	lsls	r2, r3, #2
    d4ae:	4b0e      	ldr	r3, [pc, #56]	; (d4e8 <am_hal_gpio_state_read+0xc4>)
    d4b0:	4413      	add	r3, r2
    d4b2:	681b      	ldr	r3, [r3, #0]
    d4b4:	61fb      	str	r3, [r7, #28]
            ui32ReadValue = (ui32ReadValue >> ui32Shift) & 0x01;
    d4b6:	69fa      	ldr	r2, [r7, #28]
    d4b8:	697b      	ldr	r3, [r7, #20]
    d4ba:	fa22 f303 	lsr.w	r3, r2, r3
    d4be:	f003 0301 	and.w	r3, r3, #1
    d4c2:	61fb      	str	r3, [r7, #28]
            break;
    d4c4:	e001      	b.n	d4ca <am_hal_gpio_state_read+0xa6>
        default:
            return AM_HAL_STATUS_INVALID_ARG;
    d4c6:	2306      	movs	r3, #6
    d4c8:	e003      	b.n	d4d2 <am_hal_gpio_state_read+0xae>
    }

    *pui32ReadState = ui32ReadValue;
    d4ca:	687b      	ldr	r3, [r7, #4]
    d4cc:	69fa      	ldr	r2, [r7, #28]
    d4ce:	601a      	str	r2, [r3, #0]

    return AM_HAL_STATUS_SUCCESS;
    d4d0:	2300      	movs	r3, #0
} // am_hal_gpio_state_read()
    d4d2:	4618      	mov	r0, r3
    d4d4:	3724      	adds	r7, #36	; 0x24
    d4d6:	46bd      	mov	sp, r7
    d4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
    d4dc:	4770      	bx	lr
    d4de:	bf00      	nop
    d4e0:	40010080 	.word	0x40010080
    d4e4:	40010088 	.word	0x40010088
    d4e8:	400100a0 	.word	0x400100a0

0000d4ec <am_hal_gpio_state_write>:
//!         Fails if the pad is not configured for GPIO (PADFNCSEL != 3).
//
//*****************************************************************************
uint32_t
am_hal_gpio_state_write(uint32_t ui32Pin, am_hal_gpio_write_type_e eWriteType)
{
    d4ec:	b580      	push	{r7, lr}
    d4ee:	b086      	sub	sp, #24
    d4f0:	af00      	add	r7, sp, #0
    d4f2:	6078      	str	r0, [r7, #4]
    d4f4:	460b      	mov	r3, r1
    d4f6:	70fb      	strb	r3, [r7, #3]
    uint32_t ui32Mask, ui32Off;
    uint32_t ui32Return = AM_HAL_STATUS_SUCCESS;
    d4f8:	2300      	movs	r3, #0
    d4fa:	617b      	str	r3, [r7, #20]

#ifdef AM_HAL_ENABLE_API_VALIDATION
    if ( ui32Pin >= AM_HAL_GPIO_MAX_PADS )
    d4fc:	687b      	ldr	r3, [r7, #4]
    d4fe:	2b31      	cmp	r3, #49	; 0x31
    d500:	d901      	bls.n	d506 <am_hal_gpio_state_write+0x1a>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    d502:	2305      	movs	r3, #5
    d504:	e068      	b.n	d5d8 <am_hal_gpio_state_write+0xec>
    }

    if ( eWriteType > AM_HAL_GPIO_OUTPUT_TRISTATE_TOGGLE )
    d506:	78fb      	ldrb	r3, [r7, #3]
    d508:	2b05      	cmp	r3, #5
    d50a:	d901      	bls.n	d510 <am_hal_gpio_state_write+0x24>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    d50c:	2306      	movs	r3, #6
    d50e:	e063      	b.n	d5d8 <am_hal_gpio_state_write+0xec>
    }
#endif // AM_HAL_ENABLE_API_VALIDATION

    ui32Mask = (uint32_t)0x1 << (ui32Pin % 32);
    d510:	687b      	ldr	r3, [r7, #4]
    d512:	f003 031f 	and.w	r3, r3, #31
    d516:	2201      	movs	r2, #1
    d518:	fa02 f303 	lsl.w	r3, r2, r3
    d51c:	613b      	str	r3, [r7, #16]
    ui32Off  = (ui32Pin & 0x20) >> 3;   // 0 or 4
    d51e:	687b      	ldr	r3, [r7, #4]
    d520:	08db      	lsrs	r3, r3, #3
    d522:	f003 0304 	and.w	r3, r3, #4
    d526:	60fb      	str	r3, [r7, #12]

    AM_CRITICAL_BEGIN;
    d528:	f002 fa7a 	bl	fa20 <am_hal_interrupt_master_disable>
    d52c:	4603      	mov	r3, r0
    d52e:	60bb      	str	r3, [r7, #8]

    ui32Off /= 4;   // 0 or 1 for ptr arithmetic
    d530:	68fb      	ldr	r3, [r7, #12]
    d532:	089b      	lsrs	r3, r3, #2
    d534:	60fb      	str	r3, [r7, #12]
    switch ( eWriteType )
    d536:	78fb      	ldrb	r3, [r7, #3]
    d538:	2b05      	cmp	r3, #5
    d53a:	d845      	bhi.n	d5c8 <am_hal_gpio_state_write+0xdc>
    d53c:	a201      	add	r2, pc, #4	; (adr r2, d544 <am_hal_gpio_state_write+0x58>)
    d53e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    d542:	bf00      	nop
    d544:	0000d56b 	.word	0x0000d56b
    d548:	0000d55d 	.word	0x0000d55d
    d54c:	0000d579 	.word	0x0000d579
    d550:	0000d5a1 	.word	0x0000d5a1
    d554:	0000d593 	.word	0x0000d593
    d558:	0000d5af 	.word	0x0000d5af
    {
        case AM_HAL_GPIO_OUTPUT_SET:                // Write a one to a GPIO.
            AM_REGVAL(&GPIO->WTSA + ui32Off) = ui32Mask;
    d55c:	68fb      	ldr	r3, [r7, #12]
    d55e:	009a      	lsls	r2, r3, #2
    d560:	4b1f      	ldr	r3, [pc, #124]	; (d5e0 <am_hal_gpio_state_write+0xf4>)
    d562:	4413      	add	r3, r2
    d564:	693a      	ldr	r2, [r7, #16]
    d566:	601a      	str	r2, [r3, #0]
            break;
    d568:	e031      	b.n	d5ce <am_hal_gpio_state_write+0xe2>
        case AM_HAL_GPIO_OUTPUT_CLEAR:              // Write a zero to a GPIO.
            AM_REGVAL(&GPIO->WTCA + ui32Off) = ui32Mask;
    d56a:	68fb      	ldr	r3, [r7, #12]
    d56c:	009a      	lsls	r2, r3, #2
    d56e:	4b1d      	ldr	r3, [pc, #116]	; (d5e4 <am_hal_gpio_state_write+0xf8>)
    d570:	4413      	add	r3, r2
    d572:	693a      	ldr	r2, [r7, #16]
    d574:	601a      	str	r2, [r3, #0]
            break;
    d576:	e02a      	b.n	d5ce <am_hal_gpio_state_write+0xe2>
        case AM_HAL_GPIO_OUTPUT_TOGGLE:             // Toggle the GPIO value.
            AM_REGVAL(&GPIO->WTA + ui32Off) ^= ui32Mask;
    d578:	68fb      	ldr	r3, [r7, #12]
    d57a:	009a      	lsls	r2, r3, #2
    d57c:	4b1a      	ldr	r3, [pc, #104]	; (d5e8 <am_hal_gpio_state_write+0xfc>)
    d57e:	4413      	add	r3, r2
    d580:	6819      	ldr	r1, [r3, #0]
    d582:	68fb      	ldr	r3, [r7, #12]
    d584:	009a      	lsls	r2, r3, #2
    d586:	4b18      	ldr	r3, [pc, #96]	; (d5e8 <am_hal_gpio_state_write+0xfc>)
    d588:	4413      	add	r3, r2
    d58a:	693a      	ldr	r2, [r7, #16]
    d58c:	404a      	eors	r2, r1
    d58e:	601a      	str	r2, [r3, #0]
            break;
    d590:	e01d      	b.n	d5ce <am_hal_gpio_state_write+0xe2>
        case AM_HAL_GPIO_OUTPUT_TRISTATE_ENABLE:    // Enable  a tri-state GPIO.
            AM_REGVAL(&GPIO->ENSA + ui32Off) = ui32Mask;
    d592:	68fb      	ldr	r3, [r7, #12]
    d594:	009a      	lsls	r2, r3, #2
    d596:	4b15      	ldr	r3, [pc, #84]	; (d5ec <am_hal_gpio_state_write+0x100>)
    d598:	4413      	add	r3, r2
    d59a:	693a      	ldr	r2, [r7, #16]
    d59c:	601a      	str	r2, [r3, #0]
            break;
    d59e:	e016      	b.n	d5ce <am_hal_gpio_state_write+0xe2>
        case AM_HAL_GPIO_OUTPUT_TRISTATE_DISABLE:   // Disable a tri-state GPIO.
            AM_REGVAL(&GPIO->ENCA + ui32Off) = ui32Mask;
    d5a0:	68fb      	ldr	r3, [r7, #12]
    d5a2:	009a      	lsls	r2, r3, #2
    d5a4:	4b12      	ldr	r3, [pc, #72]	; (d5f0 <am_hal_gpio_state_write+0x104>)
    d5a6:	4413      	add	r3, r2
    d5a8:	693a      	ldr	r2, [r7, #16]
    d5aa:	601a      	str	r2, [r3, #0]
            break;
    d5ac:	e00f      	b.n	d5ce <am_hal_gpio_state_write+0xe2>
        case AM_HAL_GPIO_OUTPUT_TRISTATE_TOGGLE:   // Toggle a tri-state GPIO.
            AM_REGVAL(&GPIO->ENCA + ui32Off) ^= ui32Mask;
    d5ae:	68fb      	ldr	r3, [r7, #12]
    d5b0:	009a      	lsls	r2, r3, #2
    d5b2:	4b0f      	ldr	r3, [pc, #60]	; (d5f0 <am_hal_gpio_state_write+0x104>)
    d5b4:	4413      	add	r3, r2
    d5b6:	6819      	ldr	r1, [r3, #0]
    d5b8:	68fb      	ldr	r3, [r7, #12]
    d5ba:	009a      	lsls	r2, r3, #2
    d5bc:	4b0c      	ldr	r3, [pc, #48]	; (d5f0 <am_hal_gpio_state_write+0x104>)
    d5be:	4413      	add	r3, r2
    d5c0:	693a      	ldr	r2, [r7, #16]
    d5c2:	404a      	eors	r2, r1
    d5c4:	601a      	str	r2, [r3, #0]
            break;
    d5c6:	e002      	b.n	d5ce <am_hal_gpio_state_write+0xe2>
        default:
            // Type values were validated on entry.
            // We can't return from here because we're in a critical section.
            ui32Return = AM_HAL_STATUS_INVALID_ARG;
    d5c8:	2306      	movs	r3, #6
    d5ca:	617b      	str	r3, [r7, #20]
            break;
    d5cc:	bf00      	nop
    }

    AM_CRITICAL_END;
    d5ce:	68bb      	ldr	r3, [r7, #8]
    d5d0:	4618      	mov	r0, r3
    d5d2:	f002 fa29 	bl	fa28 <am_hal_interrupt_master_set>

    return ui32Return;
    d5d6:	697b      	ldr	r3, [r7, #20]
} // am_hal_gpio_state_write()
    d5d8:	4618      	mov	r0, r3
    d5da:	3718      	adds	r7, #24
    d5dc:	46bd      	mov	sp, r7
    d5de:	bd80      	pop	{r7, pc}
    d5e0:	40010090 	.word	0x40010090
    d5e4:	40010098 	.word	0x40010098
    d5e8:	40010088 	.word	0x40010088
    d5ec:	400100a8 	.word	0x400100a8
    d5f0:	400100b4 	.word	0x400100b4

0000d5f4 <am_hal_gpio_interrupt_enable>:
// Enable GPIO interrupts.
//
//*****************************************************************************
uint32_t
am_hal_gpio_interrupt_enable(uint64_t ui64InterruptMask)
{
    d5f4:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
    d5f8:	b084      	sub	sp, #16
    d5fa:	af00      	add	r7, sp, #0
    d5fc:	e9c7 0100 	strd	r0, r1, [r7]
#ifdef AM_HAL_ENABLE_API_VALIDATION
    //
    // Check parameters
    //
    if ( ui64InterruptMask &  ~(((uint64_t)1 << AM_HAL_GPIO_MAX_PADS) - 1) )
    d600:	e9d7 3400 	ldrd	r3, r4, [r7]
    d604:	f04f 0100 	mov.w	r1, #0
    d608:	4a17      	ldr	r2, [pc, #92]	; (d668 <am_hal_gpio_interrupt_enable+0x74>)
    d60a:	ea03 0b01 	and.w	fp, r3, r1
    d60e:	ea04 0c02 	and.w	ip, r4, r2
    d612:	ea5b 030c 	orrs.w	r3, fp, ip
    d616:	d001      	beq.n	d61c <am_hal_gpio_interrupt_enable+0x28>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    d618:	2305      	movs	r3, #5
    d61a:	e01f      	b.n	d65c <am_hal_gpio_interrupt_enable+0x68>
#endif // AM_HAL_ENABLE_API_VALIDATION

    //
    // Enable the interrupts.
    //
    AM_CRITICAL_BEGIN
    d61c:	f002 fa00 	bl	fa20 <am_hal_interrupt_master_disable>
    d620:	4603      	mov	r3, r0
    d622:	60fb      	str	r3, [r7, #12]

    GPIO->INT0EN |= (uint32_t)(ui64InterruptMask & 0xFFFFFFFF);
    d624:	4b11      	ldr	r3, [pc, #68]	; (d66c <am_hal_gpio_interrupt_enable+0x78>)
    d626:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    d62a:	683b      	ldr	r3, [r7, #0]
    d62c:	490f      	ldr	r1, [pc, #60]	; (d66c <am_hal_gpio_interrupt_enable+0x78>)
    d62e:	4313      	orrs	r3, r2
    d630:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200
    GPIO->INT1EN |= (uint32_t)(ui64InterruptMask >> 32);
    d634:	4b0d      	ldr	r3, [pc, #52]	; (d66c <am_hal_gpio_interrupt_enable+0x78>)
    d636:	f8d3 0210 	ldr.w	r0, [r3, #528]	; 0x210
    d63a:	e9d7 1200 	ldrd	r1, r2, [r7]
    d63e:	f04f 0300 	mov.w	r3, #0
    d642:	f04f 0400 	mov.w	r4, #0
    d646:	0013      	movs	r3, r2
    d648:	2400      	movs	r4, #0
    d64a:	4a08      	ldr	r2, [pc, #32]	; (d66c <am_hal_gpio_interrupt_enable+0x78>)
    d64c:	4303      	orrs	r3, r0
    d64e:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    AM_CRITICAL_END
    d652:	68fb      	ldr	r3, [r7, #12]
    d654:	4618      	mov	r0, r3
    d656:	f002 f9e7 	bl	fa28 <am_hal_interrupt_master_set>

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
    d65a:	2300      	movs	r3, #0

} // am_hal_gpio_interrupt_enable()
    d65c:	4618      	mov	r0, r3
    d65e:	3710      	adds	r7, #16
    d660:	46bd      	mov	sp, r7
    d662:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
    d666:	bf00      	nop
    d668:	fffc0000 	.word	0xfffc0000
    d66c:	40010000 	.word	0x40010000

0000d670 <am_hal_gpio_interrupt_clear>:
// Clear GPIO interrupts.
//
//*****************************************************************************
uint32_t
am_hal_gpio_interrupt_clear(uint64_t ui64InterruptMask)
{
    d670:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
    d674:	b084      	sub	sp, #16
    d676:	af00      	add	r7, sp, #0
    d678:	e9c7 0100 	strd	r0, r1, [r7]
#ifdef AM_HAL_ENABLE_API_VALIDATION
    //
    // Check parameters
    //
    if ( ui64InterruptMask &  ~(((uint64_t)1 << AM_HAL_GPIO_MAX_PADS) - 1) )
    d67c:	e9d7 3400 	ldrd	r3, r4, [r7]
    d680:	f04f 0100 	mov.w	r1, #0
    d684:	4a13      	ldr	r2, [pc, #76]	; (d6d4 <am_hal_gpio_interrupt_clear+0x64>)
    d686:	ea03 0b01 	and.w	fp, r3, r1
    d68a:	ea04 0c02 	and.w	ip, r4, r2
    d68e:	ea5b 030c 	orrs.w	r3, fp, ip
    d692:	d001      	beq.n	d698 <am_hal_gpio_interrupt_clear+0x28>
    {
        return AM_HAL_STATUS_OUT_OF_RANGE;
    d694:	2305      	movs	r3, #5
    d696:	e017      	b.n	d6c8 <am_hal_gpio_interrupt_clear+0x58>
#endif // AM_HAL_ENABLE_API_VALIDATION

    //
    // Clear the interrupts.
    //
    AM_CRITICAL_BEGIN
    d698:	f002 f9c2 	bl	fa20 <am_hal_interrupt_master_disable>
    d69c:	4603      	mov	r3, r0
    d69e:	60fb      	str	r3, [r7, #12]

    GPIO->INT0CLR = (uint32_t)(ui64InterruptMask & 0xFFFFFFFF);
    d6a0:	4a0d      	ldr	r2, [pc, #52]	; (d6d8 <am_hal_gpio_interrupt_clear+0x68>)
    d6a2:	683b      	ldr	r3, [r7, #0]
    d6a4:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
    GPIO->INT1CLR = (uint32_t)(ui64InterruptMask >> 32);
    d6a8:	e9d7 1200 	ldrd	r1, r2, [r7]
    d6ac:	f04f 0300 	mov.w	r3, #0
    d6b0:	f04f 0400 	mov.w	r4, #0
    d6b4:	0013      	movs	r3, r2
    d6b6:	2400      	movs	r4, #0
    d6b8:	4a07      	ldr	r2, [pc, #28]	; (d6d8 <am_hal_gpio_interrupt_clear+0x68>)
    d6ba:	f8c2 3218 	str.w	r3, [r2, #536]	; 0x218

    AM_CRITICAL_END
    d6be:	68fb      	ldr	r3, [r7, #12]
    d6c0:	4618      	mov	r0, r3
    d6c2:	f002 f9b1 	bl	fa28 <am_hal_interrupt_master_set>

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
    d6c6:	2300      	movs	r3, #0

} // am_hal_gpio_interrupt_clear()
    d6c8:	4618      	mov	r0, r3
    d6ca:	3710      	adds	r7, #16
    d6cc:	46bd      	mov	sp, r7
    d6ce:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
    d6d2:	bf00      	nop
    d6d4:	fffc0000 	.word	0xfffc0000
    d6d8:	40010000 	.word	0x40010000

0000d6dc <am_hal_gpio_interrupt_status_get>:
// Get GPIO interrupt status.
//
//*****************************************************************************
uint32_t
am_hal_gpio_interrupt_status_get(bool bEnabledOnly, uint64_t *pui64IntStatus)
{
    d6dc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
    d6e0:	b088      	sub	sp, #32
    d6e2:	af00      	add	r7, sp, #0
    d6e4:	4603      	mov	r3, r0
    d6e6:	6039      	str	r1, [r7, #0]
    d6e8:	71fb      	strb	r3, [r7, #7]

    uint64_t ui64RetVal, ui64Mask;

#ifdef AM_HAL_ENABLE_API_VALIDATION
    if ( pui64IntStatus == NULL )
    d6ea:	683b      	ldr	r3, [r7, #0]
    d6ec:	2b00      	cmp	r3, #0
    d6ee:	d101      	bne.n	d6f4 <am_hal_gpio_interrupt_status_get+0x18>
    {
        return AM_HAL_STATUS_INVALID_ARG;
    d6f0:	2306      	movs	r3, #6
    d6f2:	e058      	b.n	d7a6 <am_hal_gpio_interrupt_status_get+0xca>
#endif // AM_HAL_ENABLE_API_VALIDATION

    //
    // Initialize variable outside critical section
    //
    ui64Mask   = 0xFFFFFFFFFFFFFFFF;
    d6f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    d6f8:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    d6fc:	e9c7 3406 	strd	r3, r4, [r7, #24]

    //
    // Combine upper or lower GPIO words into one 64 bit return value.
    //
    AM_CRITICAL_BEGIN
    d700:	f002 f98e 	bl	fa20 <am_hal_interrupt_master_disable>
    d704:	4603      	mov	r3, r0
    d706:	60fb      	str	r3, [r7, #12]

    ui64RetVal  = ((uint64_t)GPIO->INT1STAT) << 32;
    d708:	4b29      	ldr	r3, [pc, #164]	; (d7b0 <am_hal_gpio_interrupt_status_get+0xd4>)
    d70a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
    d70e:	4619      	mov	r1, r3
    d710:	f04f 0200 	mov.w	r2, #0
    d714:	f04f 0300 	mov.w	r3, #0
    d718:	f04f 0400 	mov.w	r4, #0
    d71c:	000c      	movs	r4, r1
    d71e:	2300      	movs	r3, #0
    d720:	e9c7 3404 	strd	r3, r4, [r7, #16]
    ui64RetVal |= ((uint64_t)GPIO->INT0STAT) << 0;
    d724:	4b22      	ldr	r3, [pc, #136]	; (d7b0 <am_hal_gpio_interrupt_status_get+0xd4>)
    d726:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
    d72a:	469b      	mov	fp, r3
    d72c:	f04f 0c00 	mov.w	ip, #0
    d730:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
    d734:	ea4b 0301 	orr.w	r3, fp, r1
    d738:	ea4c 0402 	orr.w	r4, ip, r2
    d73c:	e9c7 3404 	strd	r3, r4, [r7, #16]

    if ( bEnabledOnly )
    d740:	79fb      	ldrb	r3, [r7, #7]
    d742:	2b00      	cmp	r3, #0
    d744:	d01b      	beq.n	d77e <am_hal_gpio_interrupt_status_get+0xa2>
    {
        ui64Mask    = ((uint64_t)GPIO->INT1EN) << 32;
    d746:	4b1a      	ldr	r3, [pc, #104]	; (d7b0 <am_hal_gpio_interrupt_status_get+0xd4>)
    d748:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
    d74c:	4619      	mov	r1, r3
    d74e:	f04f 0200 	mov.w	r2, #0
    d752:	f04f 0300 	mov.w	r3, #0
    d756:	f04f 0400 	mov.w	r4, #0
    d75a:	000c      	movs	r4, r1
    d75c:	2300      	movs	r3, #0
    d75e:	e9c7 3406 	strd	r3, r4, [r7, #24]
        ui64Mask   |= ((uint64_t)GPIO->INT0EN) << 0;
    d762:	4b13      	ldr	r3, [pc, #76]	; (d7b0 <am_hal_gpio_interrupt_status_get+0xd4>)
    d764:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    d768:	469b      	mov	fp, r3
    d76a:	f04f 0c00 	mov.w	ip, #0
    d76e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
    d772:	ea4b 0301 	orr.w	r3, fp, r1
    d776:	ea4c 0402 	orr.w	r4, ip, r2
    d77a:	e9c7 3406 	strd	r3, r4, [r7, #24]
    }

    ui64RetVal &= ui64Mask;
    d77e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
    d782:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    d786:	ea03 0b01 	and.w	fp, r3, r1
    d78a:	ea04 0c02 	and.w	ip, r4, r2
    d78e:	e9c7 bc04 	strd	fp, ip, [r7, #16]

    *pui64IntStatus = ui64RetVal;
    d792:	683a      	ldr	r2, [r7, #0]
    d794:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
    d798:	e9c2 3400 	strd	r3, r4, [r2]

    AM_CRITICAL_END
    d79c:	68fb      	ldr	r3, [r7, #12]
    d79e:	4618      	mov	r0, r3
    d7a0:	f002 f942 	bl	fa28 <am_hal_interrupt_master_set>

    //
    // Return the status.
    //
    return AM_HAL_STATUS_SUCCESS;
    d7a4:	2300      	movs	r3, #0

} // am_hal_gpio_interrupt_status_get()
    d7a6:	4618      	mov	r0, r3
    d7a8:	3720      	adds	r7, #32
    d7aa:	46bd      	mov	sp, r7
    d7ac:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
    d7b0:	40010000 	.word	0x40010000

0000d7b4 <am_util_delay_ms>:
//! @returns None
//
//*****************************************************************************
void
am_util_delay_ms(uint32_t ui32MilliSeconds)
{
    d7b4:	b580      	push	{r7, lr}
    d7b6:	b088      	sub	sp, #32
    d7b8:	af00      	add	r7, sp, #0
    d7ba:	6078      	str	r0, [r7, #4]
    uint32_t ui32Loops, ui32HFRC;

#if AM_APOLLO3_CLKGEN
    am_hal_clkgen_status_t sClkgenStatus;
    am_hal_clkgen_status_get(&sClkgenStatus);
    d7bc:	f107 030c 	add.w	r3, r7, #12
    d7c0:	4618      	mov	r0, r3
    d7c2:	f001 fff3 	bl	f7ac <am_hal_clkgen_status_get>
    ui32HFRC = sClkgenStatus.ui32SysclkFreq;
    d7c6:	68fb      	ldr	r3, [r7, #12]
    d7c8:	61fb      	str	r3, [r7, #28]
#else // AM_APOLLO3_CLKGEN
    ui32HFRC = am_hal_clkgen_sysclk_get();
#endif // AM_APOLLO3_CLKGEN
    ui32Loops = ui32MilliSeconds * (ui32HFRC / 3000);
    d7ca:	69fb      	ldr	r3, [r7, #28]
    d7cc:	4a07      	ldr	r2, [pc, #28]	; (d7ec <am_util_delay_ms+0x38>)
    d7ce:	fba2 2303 	umull	r2, r3, r2, r3
    d7d2:	099a      	lsrs	r2, r3, #6
    d7d4:	687b      	ldr	r3, [r7, #4]
    d7d6:	fb02 f303 	mul.w	r3, r2, r3
    d7da:	61bb      	str	r3, [r7, #24]

    //
    // Call the BOOTROM cycle delay function
    //
    am_hal_flash_delay(ui32Loops);
    d7dc:	69b8      	ldr	r0, [r7, #24]
    d7de:	f002 f8eb 	bl	f9b8 <am_hal_flash_delay>
}
    d7e2:	bf00      	nop
    d7e4:	3720      	adds	r7, #32
    d7e6:	46bd      	mov	sp, r7
    d7e8:	bd80      	pop	{r7, pc}
    d7ea:	bf00      	nop
    d7ec:	057619f1 	.word	0x057619f1

0000d7f0 <HardFault_Handler>:
HardFault_Handler(void)
#else // AM_CMSIS_REGS
am_fault_isr(void)
#endif // AM_CMSIS_REGS
{
    __asm("    push    {r0,lr}");       // Always pushes to MSP stack
    d7f0:	b501      	push	{r0, lr}
    __asm("    tst     lr, #4");        // Check if we should use MSP or PSP
    d7f2:	f01e 0f04 	tst.w	lr, #4
    __asm("    itet    eq");            // Instrs executed when: eq,ne,eq
    d7f6:	bf0a      	itet	eq
    __asm("    mrseq   r0, msp");       //    bit2=0 indicating MSP stack
    d7f8:	f3ef 8008 	mrseq	r0, MSP
    __asm("    mrsne   r0, psp");       // e: bit2=1 indicating PSP stack
    d7fc:	f3ef 8009 	mrsne	r0, PSP
    __asm("    addseq  r0, r0, #8");    // t: bit2=0, adjust for pushes to MSP stack
    d800:	f110 0008 	addseq.w	r0, r0, #8
    __asm("    bl      am_util_faultisr_collect_data");
    d804:	f000 f80a 	bl	d81c <am_util_faultisr_collect_data>
    __asm("    pop     {r0,pc}");       // Restore from MSP stack
    d808:	bd01      	pop	{r0, pc}
}
    d80a:	bf00      	nop
    d80c:	4618      	mov	r0, r3

0000d80e <getStackedReg>:

uint32_t __attribute__((naked))
getStackedReg(uint32_t regnum, uint32_t u32SP)
{
    __asm("    lsls    r0, r0, #2");
    d80e:	0080      	lsls	r0, r0, #2
    __asm("    adds    r0, r1");
    d810:	1840      	adds	r0, r0, r1
    __asm("    ldr     r0, [r0]");
    d812:	6800      	ldr	r0, [r0, #0]
    __asm("    bx      lr");
    d814:	4770      	bx	lr
}
    d816:	bf00      	nop
    d818:	4618      	mov	r0, r3
	...

0000d81c <am_util_faultisr_collect_data>:
// HardFault_Handler() was called.
//
//*****************************************************************************
void
am_util_faultisr_collect_data(uint32_t u32IsrSP)
{
    d81c:	b580      	push	{r7, lr}
    d81e:	b096      	sub	sp, #88	; 0x58
    d820:	af00      	add	r7, sp, #0
    d822:	6078      	str	r0, [r7, #4]
    volatile am_fault_t sFaultData;
    am_hal_mcuctrl_fault_t sHalFaultData = {0};
    d824:	f107 030c 	add.w	r3, r7, #12
    d828:	2200      	movs	r2, #0
    d82a:	601a      	str	r2, [r3, #0]
    d82c:	605a      	str	r2, [r3, #4]
    d82e:	609a      	str	r2, [r3, #8]
    d830:	60da      	str	r2, [r3, #12]
    d832:	611a      	str	r2, [r3, #16]
    d834:	615a      	str	r2, [r3, #20]

    uint32_t u32Mask = 0;
    d836:	2300      	movs	r3, #0
    d838:	657b      	str	r3, [r7, #84]	; 0x54
    // u32Mask is used for 2 things: 1) in the print loop, 2) as a spot to set
    // a breakpoint at the end of the routine.  If the printing is not used,
    // we'll get a compiler warning; so to avoid that warning, we'll use it
    // in a dummy assignment here.
    //
    sFaultData.u32CFSR = u32Mask;       // Avoid compiler warning
    d83a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    d83c:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u32CFSR = AM_REGVAL(AM_REG_SYSCTRL_CFSR_O);
    d83e:	4b2e      	ldr	r3, [pc, #184]	; (d8f8 <am_util_faultisr_collect_data+0xdc>)
    d840:	681b      	ldr	r3, [r3, #0]
    d842:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u8MMSR  = (sFaultData.u32CFSR >> 0)  & 0xff;
    d844:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    d846:	b2db      	uxtb	r3, r3
    d848:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    sFaultData.u8BFSR  = (sFaultData.u32CFSR >> 8)  & 0xff;
    d84c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    d84e:	0a1b      	lsrs	r3, r3, #8
    d850:	b2db      	uxtb	r3, r3
    d852:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
    sFaultData.u16UFSR = (sFaultData.u32CFSR >> 16) & 0xffff;
    d856:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    d858:	0c1b      	lsrs	r3, r3, #16
    d85a:	b29b      	uxth	r3, r3
    d85c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

    //
    // The address of the location that caused the fault.  e.g. if accessing an
    // invalid data location caused the fault, that address will appear here.
    //
    sFaultData.u32BFAR = AM_REGVAL(AM_REG_SYSCTRL_BFAR_O);
    d860:	4b26      	ldr	r3, [pc, #152]	; (d8fc <am_util_faultisr_collect_data+0xe0>)
    d862:	681b      	ldr	r3, [r3, #0]
    d864:	64bb      	str	r3, [r7, #72]	; 0x48

    //
    // The address of the instruction that caused the fault is the stacked PC
    // if BFSR bit1 is set.
    //
    sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? getStackedReg(6, u32IsrSP) : 0xffffffff;
    d866:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
    d86a:	b2db      	uxtb	r3, r3
    d86c:	f003 0302 	and.w	r3, r3, #2
    d870:	2b00      	cmp	r3, #0
    d872:	d005      	beq.n	d880 <am_util_faultisr_collect_data+0x64>
    d874:	6879      	ldr	r1, [r7, #4]
    d876:	2006      	movs	r0, #6
    d878:	f7ff ffc9 	bl	d80e <getStackedReg>
    d87c:	4603      	mov	r3, r0
    d87e:	e001      	b.n	d884 <am_util_faultisr_collect_data+0x68>
    d880:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    d884:	647b      	str	r3, [r7, #68]	; 0x44

    //
    // Get the stacked registers.
    // Note - the address of the instruction that caused the fault is u32PC.
    //
    sFaultData.u32R0  = getStackedReg(0, u32IsrSP);
    d886:	6879      	ldr	r1, [r7, #4]
    d888:	2000      	movs	r0, #0
    d88a:	f7ff ffc0 	bl	d80e <getStackedReg>
    d88e:	4603      	mov	r3, r0
    d890:	627b      	str	r3, [r7, #36]	; 0x24
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
    d892:	6879      	ldr	r1, [r7, #4]
    d894:	2001      	movs	r0, #1
    d896:	f7ff ffba 	bl	d80e <getStackedReg>
    d89a:	4603      	mov	r3, r0
    d89c:	62bb      	str	r3, [r7, #40]	; 0x28
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
    d89e:	6879      	ldr	r1, [r7, #4]
    d8a0:	2002      	movs	r0, #2
    d8a2:	f7ff ffb4 	bl	d80e <getStackedReg>
    d8a6:	4603      	mov	r3, r0
    d8a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
    d8aa:	6879      	ldr	r1, [r7, #4]
    d8ac:	2003      	movs	r0, #3
    d8ae:	f7ff ffae 	bl	d80e <getStackedReg>
    d8b2:	4603      	mov	r3, r0
    d8b4:	633b      	str	r3, [r7, #48]	; 0x30
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
    d8b6:	6879      	ldr	r1, [r7, #4]
    d8b8:	2004      	movs	r0, #4
    d8ba:	f7ff ffa8 	bl	d80e <getStackedReg>
    d8be:	4603      	mov	r3, r0
    d8c0:	637b      	str	r3, [r7, #52]	; 0x34
    sFaultData.u32LR  = getStackedReg(5, u32IsrSP);
    d8c2:	6879      	ldr	r1, [r7, #4]
    d8c4:	2005      	movs	r0, #5
    d8c6:	f7ff ffa2 	bl	d80e <getStackedReg>
    d8ca:	4603      	mov	r3, r0
    d8cc:	63bb      	str	r3, [r7, #56]	; 0x38
    sFaultData.u32PC  = getStackedReg(6, u32IsrSP);
    d8ce:	6879      	ldr	r1, [r7, #4]
    d8d0:	2006      	movs	r0, #6
    d8d2:	f7ff ff9c 	bl	d80e <getStackedReg>
    d8d6:	4603      	mov	r3, r0
    d8d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    sFaultData.u32PSR = getStackedReg(7, u32IsrSP);
    d8da:	6879      	ldr	r1, [r7, #4]
    d8dc:	2007      	movs	r0, #7
    d8de:	f7ff ff96 	bl	d80e <getStackedReg>
    d8e2:	4603      	mov	r3, r0
    d8e4:	643b      	str	r3, [r7, #64]	; 0x40

    //
    // Use the HAL MCUCTRL functions to read the fault data.
    //
#if AM_APOLLO3_MCUCTRL
    am_hal_mcuctrl_info_get(AM_HAL_MCUCTRL_INFO_FAULT_STATUS, &sHalFaultData);
    d8e6:	f107 030c 	add.w	r3, r7, #12
    d8ea:	4619      	mov	r1, r3
    d8ec:	2002      	movs	r0, #2
    d8ee:	f002 f8f5 	bl	fadc <am_hal_mcuctrl_info_get>
    }


#endif

    u32Mask = 0;
    d8f2:	2300      	movs	r3, #0
    d8f4:	657b      	str	r3, [r7, #84]	; 0x54
    //
    // Spin in an infinite loop.
    // We need to spin here inside the function so that we have access to
    // local data, i.e. sFaultData.
    //
    while(1)
    d8f6:	e7fe      	b.n	d8f6 <am_util_faultisr_collect_data+0xda>
    d8f8:	e000ed28 	.word	0xe000ed28
    d8fc:	e000ed38 	.word	0xe000ed38

0000d900 <am_util_stdio_printf_init>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_printf_init(am_util_stdio_print_char_t pfnCharPrint)
{
    d900:	b480      	push	{r7}
    d902:	b083      	sub	sp, #12
    d904:	af00      	add	r7, sp, #0
    d906:	6078      	str	r0, [r7, #4]
    g_pfnCharPrint = pfnCharPrint;
    d908:	4a04      	ldr	r2, [pc, #16]	; (d91c <am_util_stdio_printf_init+0x1c>)
    d90a:	687b      	ldr	r3, [r7, #4]
    d90c:	6013      	str	r3, [r2, #0]
}
    d90e:	bf00      	nop
    d910:	370c      	adds	r7, #12
    d912:	46bd      	mov	sp, r7
    d914:	f85d 7b04 	ldr.w	r7, [sp], #4
    d918:	4770      	bx	lr
    d91a:	bf00      	nop
    d91c:	1000c18c 	.word	0x1000c18c

0000d920 <divu64_10>:
//  Note: Adapted from Ch10 of Hackers Delight (hackersdelight.org).
//
//*****************************************************************************
static uint64_t
divu64_10(uint64_t ui64Val)
{
    d920:	e92d 08f0 	stmdb	sp!, {r4, r5, r6, r7, fp}
    d924:	b08b      	sub	sp, #44	; 0x2c
    d926:	af00      	add	r7, sp, #0
    d928:	e9c7 0100 	strd	r0, r1, [r7]
    uint32_t q32, r32, ui32Val;

    //
    // If a 32-bit value, use the more optimal 32-bit routine.
    //
    if ( ui64Val >> 32 )
    d92c:	e9d7 1200 	ldrd	r1, r2, [r7]
    d930:	f04f 0300 	mov.w	r3, #0
    d934:	f04f 0400 	mov.w	r4, #0
    d938:	0013      	movs	r3, r2
    d93a:	2400      	movs	r4, #0
    d93c:	4323      	orrs	r3, r4
    d93e:	f000 809d 	beq.w	da7c <divu64_10+0x15c>
    {
        q64 = (ui64Val>>1) + (ui64Val>>2);
    d942:	e9d7 3400 	ldrd	r3, r4, [r7]
    d946:	0866      	lsrs	r6, r4, #1
    d948:	ea4f 0533 	mov.w	r5, r3, rrx
    d94c:	e9d7 1200 	ldrd	r1, r2, [r7]
    d950:	f04f 0b00 	mov.w	fp, #0
    d954:	f04f 0c00 	mov.w	ip, #0
    d958:	ea4f 0b91 	mov.w	fp, r1, lsr #2
    d95c:	ea4b 7b82 	orr.w	fp, fp, r2, lsl #30
    d960:	ea4f 0c92 	mov.w	ip, r2, lsr #2
    d964:	eb1b 0305 	adds.w	r3, fp, r5
    d968:	eb4c 0406 	adc.w	r4, ip, r6
    d96c:	e9c7 3404 	strd	r3, r4, [r7, #16]
        q64 += (q64 >> 4);
    d970:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
    d974:	f04f 0500 	mov.w	r5, #0
    d978:	f04f 0600 	mov.w	r6, #0
    d97c:	090d      	lsrs	r5, r1, #4
    d97e:	ea45 7502 	orr.w	r5, r5, r2, lsl #28
    d982:	0916      	lsrs	r6, r2, #4
    d984:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
    d988:	186b      	adds	r3, r5, r1
    d98a:	eb46 0402 	adc.w	r4, r6, r2
    d98e:	e9c7 3404 	strd	r3, r4, [r7, #16]
        q64 += (q64 >> 8);
    d992:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
    d996:	f04f 0500 	mov.w	r5, #0
    d99a:	f04f 0600 	mov.w	r6, #0
    d99e:	0a0d      	lsrs	r5, r1, #8
    d9a0:	ea45 6502 	orr.w	r5, r5, r2, lsl #24
    d9a4:	0a16      	lsrs	r6, r2, #8
    d9a6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
    d9aa:	186b      	adds	r3, r5, r1
    d9ac:	eb46 0402 	adc.w	r4, r6, r2
    d9b0:	e9c7 3404 	strd	r3, r4, [r7, #16]
        q64 += (q64 >> 16);
    d9b4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
    d9b8:	f04f 0500 	mov.w	r5, #0
    d9bc:	f04f 0600 	mov.w	r6, #0
    d9c0:	0c0d      	lsrs	r5, r1, #16
    d9c2:	ea45 4502 	orr.w	r5, r5, r2, lsl #16
    d9c6:	0c16      	lsrs	r6, r2, #16
    d9c8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
    d9cc:	186b      	adds	r3, r5, r1
    d9ce:	eb46 0402 	adc.w	r4, r6, r2
    d9d2:	e9c7 3404 	strd	r3, r4, [r7, #16]
        q64 += (q64 >> 32);
    d9d6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
    d9da:	f04f 0500 	mov.w	r5, #0
    d9de:	f04f 0600 	mov.w	r6, #0
    d9e2:	0015      	movs	r5, r2
    d9e4:	2600      	movs	r6, #0
    d9e6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
    d9ea:	186b      	adds	r3, r5, r1
    d9ec:	eb46 0402 	adc.w	r4, r6, r2
    d9f0:	e9c7 3404 	strd	r3, r4, [r7, #16]
        q64 >>= 3;
    d9f4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
    d9f8:	f04f 0300 	mov.w	r3, #0
    d9fc:	f04f 0400 	mov.w	r4, #0
    da00:	08cb      	lsrs	r3, r1, #3
    da02:	ea43 7342 	orr.w	r3, r3, r2, lsl #29
    da06:	08d4      	lsrs	r4, r2, #3
    da08:	e9c7 3404 	strd	r3, r4, [r7, #16]
        r64 = ui64Val - q64*10;
    da0c:	e9d7 5604 	ldrd	r5, r6, [r7, #16]
    da10:	46ab      	mov	fp, r5
    da12:	46b4      	mov	ip, r6
    da14:	f04f 0100 	mov.w	r1, #0
    da18:	f04f 0200 	mov.w	r2, #0
    da1c:	ea4f 028c 	mov.w	r2, ip, lsl #2
    da20:	ea42 729b 	orr.w	r2, r2, fp, lsr #30
    da24:	ea4f 018b 	mov.w	r1, fp, lsl #2
    da28:	468b      	mov	fp, r1
    da2a:	4694      	mov	ip, r2
    da2c:	eb1b 0b05 	adds.w	fp, fp, r5
    da30:	eb4c 0c06 	adc.w	ip, ip, r6
    da34:	eb1b 030b 	adds.w	r3, fp, fp
    da38:	eb4c 040c 	adc.w	r4, ip, ip
    da3c:	469b      	mov	fp, r3
    da3e:	46a4      	mov	ip, r4
    da40:	4659      	mov	r1, fp
    da42:	4662      	mov	r2, ip
    da44:	e9d7 3400 	ldrd	r3, r4, [r7]
    da48:	1a5b      	subs	r3, r3, r1
    da4a:	eb64 0402 	sbc.w	r4, r4, r2
    da4e:	461d      	mov	r5, r3
    da50:	4626      	mov	r6, r4
    da52:	e9c7 5602 	strd	r5, r6, [r7, #8]
        return q64 + ((r64 + 6) >> 4);
    da56:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
    da5a:	1d99      	adds	r1, r3, #6
    da5c:	f144 0200 	adc.w	r2, r4, #0
    da60:	f04f 0500 	mov.w	r5, #0
    da64:	f04f 0600 	mov.w	r6, #0
    da68:	090d      	lsrs	r5, r1, #4
    da6a:	ea45 7502 	orr.w	r5, r5, r2, lsl #28
    da6e:	0916      	lsrs	r6, r2, #4
    da70:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
    da74:	186b      	adds	r3, r5, r1
    da76:	eb46 0402 	adc.w	r4, r6, r2
    da7a:	e029      	b.n	dad0 <divu64_10+0x1b0>
    }
    else
    {
        ui32Val = (uint32_t)(ui64Val & 0xffffffff);
    da7c:	683b      	ldr	r3, [r7, #0]
    da7e:	627b      	str	r3, [r7, #36]	; 0x24
        q32 = (ui32Val>>1) + (ui32Val>>2);
    da80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    da82:	085a      	lsrs	r2, r3, #1
    da84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    da86:	089b      	lsrs	r3, r3, #2
    da88:	4413      	add	r3, r2
    da8a:	623b      	str	r3, [r7, #32]
        q32 += (q32 >> 4);
    da8c:	6a3b      	ldr	r3, [r7, #32]
    da8e:	091b      	lsrs	r3, r3, #4
    da90:	6a3a      	ldr	r2, [r7, #32]
    da92:	4413      	add	r3, r2
    da94:	623b      	str	r3, [r7, #32]
        q32 += (q32 >> 8);
    da96:	6a3b      	ldr	r3, [r7, #32]
    da98:	0a1b      	lsrs	r3, r3, #8
    da9a:	6a3a      	ldr	r2, [r7, #32]
    da9c:	4413      	add	r3, r2
    da9e:	623b      	str	r3, [r7, #32]
        q32 += (q32 >> 16);
    daa0:	6a3b      	ldr	r3, [r7, #32]
    daa2:	0c1b      	lsrs	r3, r3, #16
    daa4:	6a3a      	ldr	r2, [r7, #32]
    daa6:	4413      	add	r3, r2
    daa8:	623b      	str	r3, [r7, #32]
        q32 >>= 3;
    daaa:	6a3b      	ldr	r3, [r7, #32]
    daac:	08db      	lsrs	r3, r3, #3
    daae:	623b      	str	r3, [r7, #32]
        r32 = ui32Val - q32*10;
    dab0:	6a3a      	ldr	r2, [r7, #32]
    dab2:	4613      	mov	r3, r2
    dab4:	009b      	lsls	r3, r3, #2
    dab6:	4413      	add	r3, r2
    dab8:	005b      	lsls	r3, r3, #1
    daba:	461a      	mov	r2, r3
    dabc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    dabe:	1a9b      	subs	r3, r3, r2
    dac0:	61fb      	str	r3, [r7, #28]
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
    dac2:	69fb      	ldr	r3, [r7, #28]
    dac4:	3306      	adds	r3, #6
    dac6:	091a      	lsrs	r2, r3, #4
    dac8:	6a3b      	ldr	r3, [r7, #32]
    daca:	4413      	add	r3, r2
    dacc:	f04f 0400 	mov.w	r4, #0
    }
}
    dad0:	4618      	mov	r0, r3
    dad2:	4621      	mov	r1, r4
    dad4:	372c      	adds	r7, #44	; 0x2c
    dad6:	46bd      	mov	sp, r7
    dad8:	e8bd 08f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp}
    dadc:	4770      	bx	lr

0000dade <ndigits_in_u64>:
// example: 10000 return 5, 123 returns 3.
//
//*****************************************************************************
static int
ndigits_in_u64(uint64_t ui64Val)
{
    dade:	b590      	push	{r4, r7, lr}
    dae0:	b085      	sub	sp, #20
    dae2:	af00      	add	r7, sp, #0
    dae4:	e9c7 0100 	strd	r0, r1, [r7]
    int iNDigits = ui64Val ? 0 : 1;
    dae8:	683a      	ldr	r2, [r7, #0]
    daea:	687b      	ldr	r3, [r7, #4]
    daec:	4313      	orrs	r3, r2
    daee:	2b00      	cmp	r3, #0
    daf0:	bf0c      	ite	eq
    daf2:	2301      	moveq	r3, #1
    daf4:	2300      	movne	r3, #0
    daf6:	b2db      	uxtb	r3, r3
    daf8:	60fb      	str	r3, [r7, #12]

    while ( ui64Val )
    dafa:	e008      	b.n	db0e <ndigits_in_u64+0x30>
    {
        //
        // ui32Val /= 10;
        //
        ui64Val = divu64_10(ui64Val);
    dafc:	e9d7 0100 	ldrd	r0, r1, [r7]
    db00:	f7ff ff0e 	bl	d920 <divu64_10>
    db04:	e9c7 0100 	strd	r0, r1, [r7]
        ++iNDigits;
    db08:	68fb      	ldr	r3, [r7, #12]
    db0a:	3301      	adds	r3, #1
    db0c:	60fb      	str	r3, [r7, #12]
    while ( ui64Val )
    db0e:	e9d7 3400 	ldrd	r3, r4, [r7]
    db12:	4323      	orrs	r3, r4
    db14:	d1f2      	bne.n	dafc <ndigits_in_u64+0x1e>
    }

    return iNDigits;
    db16:	68fb      	ldr	r3, [r7, #12]
}
    db18:	4618      	mov	r0, r3
    db1a:	3714      	adds	r7, #20
    db1c:	46bd      	mov	sp, r7
    db1e:	bd90      	pop	{r4, r7, pc}

0000db20 <ndigits_in_i64>:
// example: -3 returns 1, 3 returns 1, 15 returns 2, -15 returns 2, ...
//
//*****************************************************************************
static int
ndigits_in_i64(int64_t i64Val)
{
    db20:	b590      	push	{r4, r7, lr}
    db22:	b083      	sub	sp, #12
    db24:	af00      	add	r7, sp, #0
    db26:	e9c7 0100 	strd	r0, r1, [r7]
    if ( i64Val < 0 )
    db2a:	e9d7 3400 	ldrd	r3, r4, [r7]
    db2e:	2b00      	cmp	r3, #0
    db30:	f174 0300 	sbcs.w	r3, r4, #0
    db34:	da06      	bge.n	db44 <ndigits_in_i64+0x24>
    {
        //
        // Get absolute value
        //
        i64Val = -i64Val;
    db36:	e9d7 3400 	ldrd	r3, r4, [r7]
    db3a:	425b      	negs	r3, r3
    db3c:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
    db40:	e9c7 3400 	strd	r3, r4, [r7]
    }

    return ndigits_in_u64((uint64_t) i64Val);
    db44:	e9d7 3400 	ldrd	r3, r4, [r7]
    db48:	4618      	mov	r0, r3
    db4a:	4621      	mov	r1, r4
    db4c:	f7ff ffc7 	bl	dade <ndigits_in_u64>
    db50:	4603      	mov	r3, r0
}
    db52:	4618      	mov	r0, r3
    db54:	370c      	adds	r7, #12
    db56:	46bd      	mov	sp, r7
    db58:	bd90      	pop	{r4, r7, pc}

0000db5a <ndigits_in_hex>:
// Return the number of hex digits in an uint64_t.
//
//*****************************************************************************
static int
ndigits_in_hex(uint64_t ui64Val)
{
    db5a:	b490      	push	{r4, r7}
    db5c:	b084      	sub	sp, #16
    db5e:	af00      	add	r7, sp, #0
    db60:	e9c7 0100 	strd	r0, r1, [r7]
    int iDigits = ui64Val ? 0 : 1;
    db64:	683a      	ldr	r2, [r7, #0]
    db66:	687b      	ldr	r3, [r7, #4]
    db68:	4313      	orrs	r3, r2
    db6a:	2b00      	cmp	r3, #0
    db6c:	bf0c      	ite	eq
    db6e:	2301      	moveq	r3, #1
    db70:	2300      	movne	r3, #0
    db72:	b2db      	uxtb	r3, r3
    db74:	60fb      	str	r3, [r7, #12]

    while ( ui64Val )
    db76:	e00e      	b.n	db96 <ndigits_in_hex+0x3c>
    {
        ui64Val >>= 4;
    db78:	e9d7 1200 	ldrd	r1, r2, [r7]
    db7c:	f04f 0300 	mov.w	r3, #0
    db80:	f04f 0400 	mov.w	r4, #0
    db84:	090b      	lsrs	r3, r1, #4
    db86:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
    db8a:	0914      	lsrs	r4, r2, #4
    db8c:	e9c7 3400 	strd	r3, r4, [r7]
        ++iDigits;
    db90:	68fb      	ldr	r3, [r7, #12]
    db92:	3301      	adds	r3, #1
    db94:	60fb      	str	r3, [r7, #12]
    while ( ui64Val )
    db96:	e9d7 3400 	ldrd	r3, r4, [r7]
    db9a:	4323      	orrs	r3, r4
    db9c:	d1ec      	bne.n	db78 <ndigits_in_hex+0x1e>
    }

    return iDigits;
    db9e:	68fb      	ldr	r3, [r7, #12]
}
    dba0:	4618      	mov	r0, r3
    dba2:	3710      	adds	r7, #16
    dba4:	46bd      	mov	sp, r7
    dba6:	bc90      	pop	{r4, r7}
    dba8:	4770      	bx	lr

0000dbaa <decstr_to_int>:
// pui32CharCnt.
//
//*****************************************************************************
static uint32_t
decstr_to_int(const char *pcStr, uint32_t *pui32CharCnt)
{
    dbaa:	b480      	push	{r7}
    dbac:	b087      	sub	sp, #28
    dbae:	af00      	add	r7, sp, #0
    dbb0:	6078      	str	r0, [r7, #4]
    dbb2:	6039      	str	r1, [r7, #0]
    bool bNeg = false;
    dbb4:	2300      	movs	r3, #0
    dbb6:	75fb      	strb	r3, [r7, #23]
    uint32_t ui32Val = 0, uCnt = 0;
    dbb8:	2300      	movs	r3, #0
    dbba:	613b      	str	r3, [r7, #16]
    dbbc:	2300      	movs	r3, #0
    dbbe:	60fb      	str	r3, [r7, #12]

    if ( *pcStr == '-')
    dbc0:	687b      	ldr	r3, [r7, #4]
    dbc2:	781b      	ldrb	r3, [r3, #0]
    dbc4:	2b2d      	cmp	r3, #45	; 0x2d
    dbc6:	d11b      	bne.n	dc00 <decstr_to_int+0x56>
    {
        bNeg = true;
    dbc8:	2301      	movs	r3, #1
    dbca:	75fb      	strb	r3, [r7, #23]
        pcStr++;
    dbcc:	687b      	ldr	r3, [r7, #4]
    dbce:	3301      	adds	r3, #1
    dbd0:	607b      	str	r3, [r7, #4]
        uCnt++;
    dbd2:	68fb      	ldr	r3, [r7, #12]
    dbd4:	3301      	adds	r3, #1
    dbd6:	60fb      	str	r3, [r7, #12]
    }

    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    dbd8:	e012      	b.n	dc00 <decstr_to_int+0x56>
    {
        ++uCnt;
    dbda:	68fb      	ldr	r3, [r7, #12]
    dbdc:	3301      	adds	r3, #1
    dbde:	60fb      	str	r3, [r7, #12]

        //
        // Multiply accumulated value by 10.
        //
        ui32Val *= 10;
    dbe0:	693a      	ldr	r2, [r7, #16]
    dbe2:	4613      	mov	r3, r2
    dbe4:	009b      	lsls	r3, r3, #2
    dbe6:	4413      	add	r3, r2
    dbe8:	005b      	lsls	r3, r3, #1
    dbea:	613b      	str	r3, [r7, #16]

        //
        // Add in the new low digit.
        //
        ui32Val += (*pcStr - '0');
    dbec:	687b      	ldr	r3, [r7, #4]
    dbee:	781b      	ldrb	r3, [r3, #0]
    dbf0:	461a      	mov	r2, r3
    dbf2:	693b      	ldr	r3, [r7, #16]
    dbf4:	4413      	add	r3, r2
    dbf6:	3b30      	subs	r3, #48	; 0x30
    dbf8:	613b      	str	r3, [r7, #16]
        pcStr++;
    dbfa:	687b      	ldr	r3, [r7, #4]
    dbfc:	3301      	adds	r3, #1
    dbfe:	607b      	str	r3, [r7, #4]
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
    dc00:	687b      	ldr	r3, [r7, #4]
    dc02:	781b      	ldrb	r3, [r3, #0]
    dc04:	2b2f      	cmp	r3, #47	; 0x2f
    dc06:	d903      	bls.n	dc10 <decstr_to_int+0x66>
    dc08:	687b      	ldr	r3, [r7, #4]
    dc0a:	781b      	ldrb	r3, [r3, #0]
    dc0c:	2b39      	cmp	r3, #57	; 0x39
    dc0e:	d9e4      	bls.n	dbda <decstr_to_int+0x30>
    }

    if ( pui32CharCnt )
    dc10:	683b      	ldr	r3, [r7, #0]
    dc12:	2b00      	cmp	r3, #0
    dc14:	d002      	beq.n	dc1c <decstr_to_int+0x72>
    {
        *pui32CharCnt = uCnt;
    dc16:	683b      	ldr	r3, [r7, #0]
    dc18:	68fa      	ldr	r2, [r7, #12]
    dc1a:	601a      	str	r2, [r3, #0]
    }

    return bNeg ? -ui32Val : ui32Val;
    dc1c:	7dfb      	ldrb	r3, [r7, #23]
    dc1e:	2b00      	cmp	r3, #0
    dc20:	d002      	beq.n	dc28 <decstr_to_int+0x7e>
    dc22:	693b      	ldr	r3, [r7, #16]
    dc24:	425b      	negs	r3, r3
    dc26:	e000      	b.n	dc2a <decstr_to_int+0x80>
    dc28:	693b      	ldr	r3, [r7, #16]
}
    dc2a:	4618      	mov	r0, r3
    dc2c:	371c      	adds	r7, #28
    dc2e:	46bd      	mov	sp, r7
    dc30:	f85d 7b04 	ldr.w	r7, [sp], #4
    dc34:	4770      	bx	lr

0000dc36 <uint64_to_str>:
// written).
//
//*****************************************************************************
static int
uint64_to_str(uint64_t ui64Val, char *pcBuf)
{
    dc36:	b590      	push	{r4, r7, lr}
    dc38:	b091      	sub	sp, #68	; 0x44
    dc3a:	af00      	add	r7, sp, #0
    dc3c:	e9c7 0102 	strd	r0, r1, [r7, #8]
    dc40:	607a      	str	r2, [r7, #4]
    char tbuf[25];
    int ix = 0, iNumDig = 0;
    dc42:	2300      	movs	r3, #0
    dc44:	63fb      	str	r3, [r7, #60]	; 0x3c
    dc46:	2300      	movs	r3, #0
    dc48:	63bb      	str	r3, [r7, #56]	; 0x38
    do
    {
        //
        // Divide by 10
        //
        u64Tmp = divu64_10(ui64Val);
    dc4a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    dc4e:	f7ff fe67 	bl	d920 <divu64_10>
    dc52:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30

        //
        // Get modulus
        //
        uMod = ui64Val - (u64Tmp * 10);
    dc56:	68b9      	ldr	r1, [r7, #8]
    dc58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    dc5a:	4613      	mov	r3, r2
    dc5c:	009b      	lsls	r3, r3, #2
    dc5e:	4413      	add	r3, r2
    dc60:	005b      	lsls	r3, r3, #1
    dc62:	1acb      	subs	r3, r1, r3
    dc64:	62fb      	str	r3, [r7, #44]	; 0x2c

        tbuf[ix++] = uMod + '0';
    dc66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    dc68:	b2da      	uxtb	r2, r3
    dc6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    dc6c:	1c59      	adds	r1, r3, #1
    dc6e:	63f9      	str	r1, [r7, #60]	; 0x3c
    dc70:	3230      	adds	r2, #48	; 0x30
    dc72:	b2d2      	uxtb	r2, r2
    dc74:	f107 0140 	add.w	r1, r7, #64	; 0x40
    dc78:	440b      	add	r3, r1
    dc7a:	f803 2c30 	strb.w	r2, [r3, #-48]
        ui64Val = u64Tmp;
    dc7e:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
    dc82:	e9c7 3402 	strd	r3, r4, [r7, #8]
    } while ( ui64Val );
    dc86:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
    dc8a:	4323      	orrs	r3, r4
    dc8c:	d1dd      	bne.n	dc4a <uint64_to_str+0x14>

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    dc8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    dc90:	63bb      	str	r3, [r7, #56]	; 0x38

    //
    // Now, reverse the buffer when saving to the caller's buffer.
    //
    if ( pcBuf )
    dc92:	687b      	ldr	r3, [r7, #4]
    dc94:	2b00      	cmp	r3, #0
    dc96:	d011      	beq.n	dcbc <uint64_to_str+0x86>
    {
        while ( ix-- )
    dc98:	e008      	b.n	dcac <uint64_to_str+0x76>
        {
            *pcBuf++ = tbuf[ix];
    dc9a:	687b      	ldr	r3, [r7, #4]
    dc9c:	1c5a      	adds	r2, r3, #1
    dc9e:	607a      	str	r2, [r7, #4]
    dca0:	f107 0110 	add.w	r1, r7, #16
    dca4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    dca6:	440a      	add	r2, r1
    dca8:	7812      	ldrb	r2, [r2, #0]
    dcaa:	701a      	strb	r2, [r3, #0]
        while ( ix-- )
    dcac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    dcae:	1e5a      	subs	r2, r3, #1
    dcb0:	63fa      	str	r2, [r7, #60]	; 0x3c
    dcb2:	2b00      	cmp	r3, #0
    dcb4:	d1f1      	bne.n	dc9a <uint64_to_str+0x64>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0x00;
    dcb6:	687b      	ldr	r3, [r7, #4]
    dcb8:	2200      	movs	r2, #0
    dcba:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    dcbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
    dcbe:	4618      	mov	r0, r3
    dcc0:	3744      	adds	r7, #68	; 0x44
    dcc2:	46bd      	mov	sp, r7
    dcc4:	bd90      	pop	{r4, r7, pc}

0000dcc6 <uint64_to_hexstr>:
// written).
//
//*****************************************************************************
static int
uint64_to_hexstr(uint64_t ui64Val, char *pcBuf, bool bLower)
{
    dcc6:	b490      	push	{r4, r7}
    dcc8:	b08c      	sub	sp, #48	; 0x30
    dcca:	af00      	add	r7, sp, #0
    dccc:	e9c7 0102 	strd	r0, r1, [r7, #8]
    dcd0:	607a      	str	r2, [r7, #4]
    dcd2:	70fb      	strb	r3, [r7, #3]
    int iNumDig, ix = 0;
    dcd4:	2300      	movs	r3, #0
    dcd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    char cCh, tbuf[20];

    if ( ui64Val == 0 )
    dcd8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
    dcdc:	4323      	orrs	r3, r4
    dcde:	d135      	bne.n	dd4c <uint64_to_hexstr+0x86>
    {
        tbuf[ix++] = '0';   // Print a '0'
    dce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    dce2:	1c5a      	adds	r2, r3, #1
    dce4:	62fa      	str	r2, [r7, #44]	; 0x2c
    dce6:	f107 0230 	add.w	r2, r7, #48	; 0x30
    dcea:	4413      	add	r3, r2
    dcec:	2230      	movs	r2, #48	; 0x30
    dcee:	f803 2c20 	strb.w	r2, [r3, #-32]
    }

    while ( ui64Val )
    dcf2:	e02b      	b.n	dd4c <uint64_to_hexstr+0x86>
    {
        cCh = ui64Val & 0xf;
    dcf4:	7a3b      	ldrb	r3, [r7, #8]
    dcf6:	f003 030f 	and.w	r3, r3, #15
    dcfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        //
        // Alpha character
        //
        if ( cCh > 9 )
    dcfe:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
    dd02:	2b09      	cmp	r3, #9
    dd04:	d90a      	bls.n	dd1c <uint64_to_hexstr+0x56>
        {
            cCh += bLower ? 0x27 : 0x7;
    dd06:	78fb      	ldrb	r3, [r7, #3]
    dd08:	2b00      	cmp	r3, #0
    dd0a:	d001      	beq.n	dd10 <uint64_to_hexstr+0x4a>
    dd0c:	2227      	movs	r2, #39	; 0x27
    dd0e:	e000      	b.n	dd12 <uint64_to_hexstr+0x4c>
    dd10:	2207      	movs	r2, #7
    dd12:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
    dd16:	4413      	add	r3, r2
    dd18:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }

        tbuf[ix++] = cCh + '0';
    dd1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    dd1e:	1c5a      	adds	r2, r3, #1
    dd20:	62fa      	str	r2, [r7, #44]	; 0x2c
    dd22:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
    dd26:	3230      	adds	r2, #48	; 0x30
    dd28:	b2d2      	uxtb	r2, r2
    dd2a:	f107 0130 	add.w	r1, r7, #48	; 0x30
    dd2e:	440b      	add	r3, r1
    dd30:	f803 2c20 	strb.w	r2, [r3, #-32]
        ui64Val >>= 4;
    dd34:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
    dd38:	f04f 0300 	mov.w	r3, #0
    dd3c:	f04f 0400 	mov.w	r4, #0
    dd40:	090b      	lsrs	r3, r1, #4
    dd42:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
    dd46:	0914      	lsrs	r4, r2, #4
    dd48:	e9c7 3402 	strd	r3, r4, [r7, #8]
    while ( ui64Val )
    dd4c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
    dd50:	4323      	orrs	r3, r4
    dd52:	d1cf      	bne.n	dcf4 <uint64_to_hexstr+0x2e>
    }

    //
    // Save the total number of digits
    //
    iNumDig = ix;
    dd54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    dd56:	627b      	str	r3, [r7, #36]	; 0x24

    //
    // Now, reverse the buffer when saving to the callers buffer.
    //
    if (pcBuf)
    dd58:	687b      	ldr	r3, [r7, #4]
    dd5a:	2b00      	cmp	r3, #0
    dd5c:	d011      	beq.n	dd82 <uint64_to_hexstr+0xbc>
    {
        while (ix--)
    dd5e:	e008      	b.n	dd72 <uint64_to_hexstr+0xac>
        {
            *pcBuf++ = tbuf[ix];
    dd60:	687b      	ldr	r3, [r7, #4]
    dd62:	1c5a      	adds	r2, r3, #1
    dd64:	607a      	str	r2, [r7, #4]
    dd66:	f107 0110 	add.w	r1, r7, #16
    dd6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    dd6c:	440a      	add	r2, r1
    dd6e:	7812      	ldrb	r2, [r2, #0]
    dd70:	701a      	strb	r2, [r3, #0]
        while (ix--)
    dd72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    dd74:	1e5a      	subs	r2, r3, #1
    dd76:	62fa      	str	r2, [r7, #44]	; 0x2c
    dd78:	2b00      	cmp	r3, #0
    dd7a:	d1f1      	bne.n	dd60 <uint64_to_hexstr+0x9a>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0;
    dd7c:	687b      	ldr	r3, [r7, #4]
    dd7e:	2200      	movs	r2, #0
    dd80:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
    dd82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
    dd84:	4618      	mov	r0, r3
    dd86:	3730      	adds	r7, #48	; 0x30
    dd88:	46bd      	mov	sp, r7
    dd8a:	bc90      	pop	{r4, r7}
    dd8c:	4770      	bx	lr

0000dd8e <simple_strlen>:
// Return length of the given string.
//
//*****************************************************************************
static uint32_t
simple_strlen(char *pcBuf)
{
    dd8e:	b480      	push	{r7}
    dd90:	b085      	sub	sp, #20
    dd92:	af00      	add	r7, sp, #0
    dd94:	6078      	str	r0, [r7, #4]
    uint32_t ui32RetVal = 0;
    dd96:	2300      	movs	r3, #0
    dd98:	60fb      	str	r3, [r7, #12]
    if ( !pcBuf )
    dd9a:	687b      	ldr	r3, [r7, #4]
    dd9c:	2b00      	cmp	r3, #0
    dd9e:	d104      	bne.n	ddaa <simple_strlen+0x1c>
    {
        return ui32RetVal;
    dda0:	68fb      	ldr	r3, [r7, #12]
    dda2:	e009      	b.n	ddb8 <simple_strlen+0x2a>
    }

    while ( *pcBuf++ )
    {
        ui32RetVal++;
    dda4:	68fb      	ldr	r3, [r7, #12]
    dda6:	3301      	adds	r3, #1
    dda8:	60fb      	str	r3, [r7, #12]
    while ( *pcBuf++ )
    ddaa:	687b      	ldr	r3, [r7, #4]
    ddac:	1c5a      	adds	r2, r3, #1
    ddae:	607a      	str	r2, [r7, #4]
    ddb0:	781b      	ldrb	r3, [r3, #0]
    ddb2:	2b00      	cmp	r3, #0
    ddb4:	d1f6      	bne.n	dda4 <simple_strlen+0x16>
    }
    return ui32RetVal;
    ddb6:	68fb      	ldr	r3, [r7, #12]
}
    ddb8:	4618      	mov	r0, r3
    ddba:	3714      	adds	r7, #20
    ddbc:	46bd      	mov	sp, r7
    ddbe:	f85d 7b04 	ldr.w	r7, [sp], #4
    ddc2:	4770      	bx	lr

0000ddc4 <padbuffer>:
// Pad a string buffer with pad characters.
//
//*****************************************************************************
static int32_t
padbuffer(char *pcBuf, uint8_t cPadChar, int32_t i32NumChars)
{
    ddc4:	b480      	push	{r7}
    ddc6:	b087      	sub	sp, #28
    ddc8:	af00      	add	r7, sp, #0
    ddca:	60f8      	str	r0, [r7, #12]
    ddcc:	460b      	mov	r3, r1
    ddce:	607a      	str	r2, [r7, #4]
    ddd0:	72fb      	strb	r3, [r7, #11]
    int32_t i32Cnt = 0;
    ddd2:	2300      	movs	r3, #0
    ddd4:	617b      	str	r3, [r7, #20]

    if ( i32NumChars <= 0 )
    ddd6:	687b      	ldr	r3, [r7, #4]
    ddd8:	2b00      	cmp	r3, #0
    ddda:	dc0c      	bgt.n	ddf6 <padbuffer+0x32>
    {
        return i32Cnt;
    dddc:	697b      	ldr	r3, [r7, #20]
    ddde:	e010      	b.n	de02 <padbuffer+0x3e>
    }

    while ( i32NumChars-- )
    {
        if ( pcBuf )
    dde0:	68fb      	ldr	r3, [r7, #12]
    dde2:	2b00      	cmp	r3, #0
    dde4:	d004      	beq.n	ddf0 <padbuffer+0x2c>
        {
            *pcBuf++ = cPadChar;
    dde6:	68fb      	ldr	r3, [r7, #12]
    dde8:	1c5a      	adds	r2, r3, #1
    ddea:	60fa      	str	r2, [r7, #12]
    ddec:	7afa      	ldrb	r2, [r7, #11]
    ddee:	701a      	strb	r2, [r3, #0]
        }
        i32Cnt++;
    ddf0:	697b      	ldr	r3, [r7, #20]
    ddf2:	3301      	adds	r3, #1
    ddf4:	617b      	str	r3, [r7, #20]
    while ( i32NumChars-- )
    ddf6:	687b      	ldr	r3, [r7, #4]
    ddf8:	1e5a      	subs	r2, r3, #1
    ddfa:	607a      	str	r2, [r7, #4]
    ddfc:	2b00      	cmp	r3, #0
    ddfe:	d1ef      	bne.n	dde0 <padbuffer+0x1c>
    }

    return i32Cnt;
    de00:	697b      	ldr	r3, [r7, #20]
}
    de02:	4618      	mov	r0, r3
    de04:	371c      	adds	r7, #28
    de06:	46bd      	mov	sp, r7
    de08:	f85d 7b04 	ldr.w	r7, [sp], #4
    de0c:	4770      	bx	lr
	...

0000de10 <ftoa>:
    int32_t I32;
    float F;
} i32fl_t;

static int ftoa(float fValue, char *pcBuf, int iPrecision)
{
    de10:	b590      	push	{r4, r7, lr}
    de12:	b08f      	sub	sp, #60	; 0x3c
    de14:	af00      	add	r7, sp, #0
    de16:	ed87 0a03 	vstr	s0, [r7, #12]
    de1a:	60b8      	str	r0, [r7, #8]
    de1c:	6079      	str	r1, [r7, #4]
    i32fl_t unFloatValue;
    int iExp2, iBufSize;
    int32_t i32Significand, i32IntPart, i32FracPart;
    char *pcBufInitial, *pcBuftmp;

    iBufSize = *(uint32_t*)pcBuf;
    de1e:	68bb      	ldr	r3, [r7, #8]
    de20:	681b      	ldr	r3, [r3, #0]
    de22:	627b      	str	r3, [r7, #36]	; 0x24
    if (iBufSize < 4)
    de24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    de26:	2b03      	cmp	r3, #3
    de28:	dc02      	bgt.n	de30 <ftoa+0x20>
    {
        return AM_FTOA_ERR_BUFSIZE;
    de2a:	f06f 0302 	mvn.w	r3, #2
    de2e:	e0e7      	b.n	e000 <ftoa+0x1f0>
    }

    if (fValue == 0.0f)
    de30:	edd7 7a03 	vldr	s15, [r7, #12]
    de34:	eef5 7a40 	vcmp.f32	s15, #0.0
    de38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    de3c:	d104      	bne.n	de48 <ftoa+0x38>
    {
        // "0.0"
        *(uint32_t*)pcBuf = 0x00 << 24 | ('0' << 16) | ('.' << 8) | ('0' << 0);
    de3e:	68bb      	ldr	r3, [r7, #8]
    de40:	4a71      	ldr	r2, [pc, #452]	; (e008 <ftoa+0x1f8>)
    de42:	601a      	str	r2, [r3, #0]
        return 3;
    de44:	2303      	movs	r3, #3
    de46:	e0db      	b.n	e000 <ftoa+0x1f0>
    }

    pcBufInitial = pcBuf;
    de48:	68bb      	ldr	r3, [r7, #8]
    de4a:	623b      	str	r3, [r7, #32]

    unFloatValue.F = fValue;
    de4c:	68fb      	ldr	r3, [r7, #12]
    de4e:	613b      	str	r3, [r7, #16]

    iExp2 = ((unFloatValue.I32 >> 23) & 0x000000FF) - 127;
    de50:	693b      	ldr	r3, [r7, #16]
    de52:	15db      	asrs	r3, r3, #23
    de54:	b2db      	uxtb	r3, r3
    de56:	3b7f      	subs	r3, #127	; 0x7f
    de58:	61fb      	str	r3, [r7, #28]
    i32Significand = (unFloatValue.I32 & 0x00FFFFFF) | 0x00800000;
    de5a:	693b      	ldr	r3, [r7, #16]
    de5c:	f3c3 0316 	ubfx	r3, r3, #0, #23
    de60:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
    de64:	61bb      	str	r3, [r7, #24]
    i32FracPart = 0;
    de66:	2300      	movs	r3, #0
    de68:	633b      	str	r3, [r7, #48]	; 0x30
    i32IntPart = 0;
    de6a:	2300      	movs	r3, #0
    de6c:	637b      	str	r3, [r7, #52]	; 0x34

    if (iExp2 >= 31)
    de6e:	69fb      	ldr	r3, [r7, #28]
    de70:	2b1e      	cmp	r3, #30
    de72:	dd02      	ble.n	de7a <ftoa+0x6a>
    {
        return AM_FTOA_ERR_VAL_TOO_LARGE;
    de74:	f06f 0301 	mvn.w	r3, #1
    de78:	e0c2      	b.n	e000 <ftoa+0x1f0>
    }
    else if (iExp2 < -23)
    de7a:	69fb      	ldr	r3, [r7, #28]
    de7c:	f113 0f17 	cmn.w	r3, #23
    de80:	da02      	bge.n	de88 <ftoa+0x78>
    {
        return AM_FTOA_ERR_VAL_TOO_SMALL;
    de82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    de86:	e0bb      	b.n	e000 <ftoa+0x1f0>
    }
    else if (iExp2 >= 23)
    de88:	69fb      	ldr	r3, [r7, #28]
    de8a:	2b16      	cmp	r3, #22
    de8c:	dd06      	ble.n	de9c <ftoa+0x8c>
    {
        i32IntPart = i32Significand << (iExp2 - 23);
    de8e:	69fb      	ldr	r3, [r7, #28]
    de90:	3b17      	subs	r3, #23
    de92:	69ba      	ldr	r2, [r7, #24]
    de94:	fa02 f303 	lsl.w	r3, r2, r3
    de98:	637b      	str	r3, [r7, #52]	; 0x34
    de9a:	e01a      	b.n	ded2 <ftoa+0xc2>
    }
    else if (iExp2 >= 0)
    de9c:	69fb      	ldr	r3, [r7, #28]
    de9e:	2b00      	cmp	r3, #0
    dea0:	db0f      	blt.n	dec2 <ftoa+0xb2>
    {
        i32IntPart = i32Significand >> (23 - iExp2);
    dea2:	69fb      	ldr	r3, [r7, #28]
    dea4:	f1c3 0317 	rsb	r3, r3, #23
    dea8:	69ba      	ldr	r2, [r7, #24]
    deaa:	fa42 f303 	asr.w	r3, r2, r3
    deae:	637b      	str	r3, [r7, #52]	; 0x34
        i32FracPart = (i32Significand << (iExp2 + 1)) & 0x00FFFFFF;
    deb0:	69fb      	ldr	r3, [r7, #28]
    deb2:	3301      	adds	r3, #1
    deb4:	69ba      	ldr	r2, [r7, #24]
    deb6:	fa02 f303 	lsl.w	r3, r2, r3
    deba:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    debe:	633b      	str	r3, [r7, #48]	; 0x30
    dec0:	e007      	b.n	ded2 <ftoa+0xc2>
    }
    else // if (iExp2 < 0)
    {
        i32FracPart = (i32Significand & 0x00FFFFFF) >> -(iExp2 + 1);
    dec2:	69bb      	ldr	r3, [r7, #24]
    dec4:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
    dec8:	69fb      	ldr	r3, [r7, #28]
    deca:	43db      	mvns	r3, r3
    decc:	fa42 f303 	asr.w	r3, r2, r3
    ded0:	633b      	str	r3, [r7, #48]	; 0x30
    }

    if (unFloatValue.I32 < 0)
    ded2:	693b      	ldr	r3, [r7, #16]
    ded4:	2b00      	cmp	r3, #0
    ded6:	da04      	bge.n	dee2 <ftoa+0xd2>
    {
        *pcBuf++ = '-';
    ded8:	68bb      	ldr	r3, [r7, #8]
    deda:	1c5a      	adds	r2, r3, #1
    dedc:	60ba      	str	r2, [r7, #8]
    dede:	222d      	movs	r2, #45	; 0x2d
    dee0:	701a      	strb	r2, [r3, #0]
    }

    if (i32IntPart == 0)
    dee2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    dee4:	2b00      	cmp	r3, #0
    dee6:	d105      	bne.n	def4 <ftoa+0xe4>
    {
        *pcBuf++ = '0';
    dee8:	68bb      	ldr	r3, [r7, #8]
    deea:	1c5a      	adds	r2, r3, #1
    deec:	60ba      	str	r2, [r7, #8]
    deee:	2230      	movs	r2, #48	; 0x30
    def0:	701a      	strb	r2, [r3, #0]
    def2:	e021      	b.n	df38 <ftoa+0x128>
    }
    else
    {
        if (i32IntPart > 0)
    def4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    def6:	2b00      	cmp	r3, #0
    def8:	dd08      	ble.n	df0c <ftoa+0xfc>
        {
            uint64_to_str(i32IntPart, pcBuf);
    defa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    defc:	ea4f 74e3 	mov.w	r4, r3, asr #31
    df00:	68ba      	ldr	r2, [r7, #8]
    df02:	4618      	mov	r0, r3
    df04:	4621      	mov	r1, r4
    df06:	f7ff fe96 	bl	dc36 <uint64_to_str>
    df0a:	e011      	b.n	df30 <ftoa+0x120>
        }
        else
        {
            *pcBuf++ = '-';
    df0c:	68bb      	ldr	r3, [r7, #8]
    df0e:	1c5a      	adds	r2, r3, #1
    df10:	60ba      	str	r2, [r7, #8]
    df12:	222d      	movs	r2, #45	; 0x2d
    df14:	701a      	strb	r2, [r3, #0]
            uint64_to_str(-i32IntPart, pcBuf);
    df16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    df18:	425b      	negs	r3, r3
    df1a:	ea4f 74e3 	mov.w	r4, r3, asr #31
    df1e:	68ba      	ldr	r2, [r7, #8]
    df20:	4618      	mov	r0, r3
    df22:	4621      	mov	r1, r4
    df24:	f7ff fe87 	bl	dc36 <uint64_to_str>
        }
        while (*pcBuf)    // Get to end of new string
    df28:	e002      	b.n	df30 <ftoa+0x120>
        {
            pcBuf++;
    df2a:	68bb      	ldr	r3, [r7, #8]
    df2c:	3301      	adds	r3, #1
    df2e:	60bb      	str	r3, [r7, #8]
        while (*pcBuf)    // Get to end of new string
    df30:	68bb      	ldr	r3, [r7, #8]
    df32:	781b      	ldrb	r3, [r3, #0]
    df34:	2b00      	cmp	r3, #0
    df36:	d1f8      	bne.n	df2a <ftoa+0x11a>
    }

    //
    // Now, begin the fractional part
    //
    *pcBuf++ = '.';
    df38:	68bb      	ldr	r3, [r7, #8]
    df3a:	1c5a      	adds	r2, r3, #1
    df3c:	60ba      	str	r2, [r7, #8]
    df3e:	222e      	movs	r2, #46	; 0x2e
    df40:	701a      	strb	r2, [r3, #0]

    if (i32FracPart == 0)
    df42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    df44:	2b00      	cmp	r3, #0
    df46:	d105      	bne.n	df54 <ftoa+0x144>
    {
        *pcBuf++ = '0';
    df48:	68bb      	ldr	r3, [r7, #8]
    df4a:	1c5a      	adds	r2, r3, #1
    df4c:	60ba      	str	r2, [r7, #8]
    df4e:	2230      	movs	r2, #48	; 0x30
    df50:	701a      	strb	r2, [r3, #0]
    df52:	e04f      	b.n	dff4 <ftoa+0x1e4>
    }
    else
    {
        int jx, iMax;

        iMax = iBufSize - (pcBuf - pcBufInitial) - 1;
    df54:	68ba      	ldr	r2, [r7, #8]
    df56:	6a3b      	ldr	r3, [r7, #32]
    df58:	1ad3      	subs	r3, r2, r3
    df5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    df5c:	1ad3      	subs	r3, r2, r3
    df5e:	3b01      	subs	r3, #1
    df60:	617b      	str	r3, [r7, #20]
        iMax = (iMax > iPrecision) ? iPrecision : iMax;
    df62:	697a      	ldr	r2, [r7, #20]
    df64:	687b      	ldr	r3, [r7, #4]
    df66:	4293      	cmp	r3, r2
    df68:	bfa8      	it	ge
    df6a:	4613      	movge	r3, r2
    df6c:	617b      	str	r3, [r7, #20]

        for (jx = 0; jx < iMax; jx++)
    df6e:	2300      	movs	r3, #0
    df70:	62bb      	str	r3, [r7, #40]	; 0x28
    df72:	e015      	b.n	dfa0 <ftoa+0x190>
        {
            i32FracPart *= 10;
    df74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    df76:	4613      	mov	r3, r2
    df78:	009b      	lsls	r3, r3, #2
    df7a:	4413      	add	r3, r2
    df7c:	005b      	lsls	r3, r3, #1
    df7e:	633b      	str	r3, [r7, #48]	; 0x30
            *pcBuf++ = (i32FracPart >> 24) + '0';
    df80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    df82:	161b      	asrs	r3, r3, #24
    df84:	b2da      	uxtb	r2, r3
    df86:	68bb      	ldr	r3, [r7, #8]
    df88:	1c59      	adds	r1, r3, #1
    df8a:	60b9      	str	r1, [r7, #8]
    df8c:	3230      	adds	r2, #48	; 0x30
    df8e:	b2d2      	uxtb	r2, r2
    df90:	701a      	strb	r2, [r3, #0]
            i32FracPart &= 0x00FFFFFF;
    df92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    df94:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    df98:	633b      	str	r3, [r7, #48]	; 0x30
        for (jx = 0; jx < iMax; jx++)
    df9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    df9c:	3301      	adds	r3, #1
    df9e:	62bb      	str	r3, [r7, #40]	; 0x28
    dfa0:	6aba      	ldr	r2, [r7, #40]	; 0x28
    dfa2:	697b      	ldr	r3, [r7, #20]
    dfa4:	429a      	cmp	r2, r3
    dfa6:	dbe5      	blt.n	df74 <ftoa+0x164>
        // 1.996        4                   1.9960
        //
        // To determine whether to round up, we'll look at what the next
        // decimal value would have been.
        //
        if ( ((i32FracPart * 10) >> 24) >= 5 )
    dfa8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    dfaa:	4613      	mov	r3, r2
    dfac:	009b      	lsls	r3, r3, #2
    dfae:	4413      	add	r3, r2
    dfb0:	005b      	lsls	r3, r3, #1
    dfb2:	161b      	asrs	r3, r3, #24
    dfb4:	2b04      	cmp	r3, #4
    dfb6:	dd1d      	ble.n	dff4 <ftoa+0x1e4>
        {
            //
            // Yes, we need to round up.
            // Go back through the string and make adjustments as necessary.
            //
            pcBuftmp = pcBuf - 1;
    dfb8:	68bb      	ldr	r3, [r7, #8]
    dfba:	3b01      	subs	r3, #1
    dfbc:	62fb      	str	r3, [r7, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
    dfbe:	e015      	b.n	dfec <ftoa+0x1dc>
            {
                if ( *pcBuftmp == '.' )
    dfc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    dfc2:	781b      	ldrb	r3, [r3, #0]
    dfc4:	2b2e      	cmp	r3, #46	; 0x2e
    dfc6:	d00e      	beq.n	dfe6 <ftoa+0x1d6>
                {
                }
                else if ( *pcBuftmp == '9' )
    dfc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    dfca:	781b      	ldrb	r3, [r3, #0]
    dfcc:	2b39      	cmp	r3, #57	; 0x39
    dfce:	d103      	bne.n	dfd8 <ftoa+0x1c8>
                {
                    *pcBuftmp = '0';
    dfd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    dfd2:	2230      	movs	r2, #48	; 0x30
    dfd4:	701a      	strb	r2, [r3, #0]
    dfd6:	e006      	b.n	dfe6 <ftoa+0x1d6>
                }
                else
                {
                    *pcBuftmp += 1;
    dfd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    dfda:	781b      	ldrb	r3, [r3, #0]
    dfdc:	3301      	adds	r3, #1
    dfde:	b2da      	uxtb	r2, r3
    dfe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    dfe2:	701a      	strb	r2, [r3, #0]
                    break;
    dfe4:	e006      	b.n	dff4 <ftoa+0x1e4>
                }
                pcBuftmp--;
    dfe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    dfe8:	3b01      	subs	r3, #1
    dfea:	62fb      	str	r3, [r7, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
    dfec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    dfee:	6a3b      	ldr	r3, [r7, #32]
    dff0:	429a      	cmp	r2, r3
    dff2:	d2e5      	bcs.n	dfc0 <ftoa+0x1b0>
    }

    //
    // Terminate the string and we're done
    //
    *pcBuf = 0x00;
    dff4:	68bb      	ldr	r3, [r7, #8]
    dff6:	2200      	movs	r2, #0
    dff8:	701a      	strb	r2, [r3, #0]

    return (pcBuf - pcBufInitial);
    dffa:	68ba      	ldr	r2, [r7, #8]
    dffc:	6a3b      	ldr	r3, [r7, #32]
    dffe:	1ad3      	subs	r3, r2, r3
} // ftoa()
    e000:	4618      	mov	r0, r3
    e002:	373c      	adds	r7, #60	; 0x3c
    e004:	46bd      	mov	sp, r7
    e006:	bd90      	pop	{r4, r7, pc}
    e008:	00302e30 	.word	0x00302e30

0000e00c <am_util_stdio_vsprintf>:
//! @return uint32_t representing the number of characters printed.
//
//******************************************************************************
uint32_t
am_util_stdio_vsprintf(char *pcBuf, const char *pcFmt, va_list pArgs)
{
    e00c:	b590      	push	{r4, r7, lr}
    e00e:	b097      	sub	sp, #92	; 0x5c
    e010:	af00      	add	r7, sp, #0
    e012:	60f8      	str	r0, [r7, #12]
    e014:	60b9      	str	r1, [r7, #8]
    e016:	607a      	str	r2, [r7, #4]
    char *pcStr;
    uint64_t ui64Val;
    int64_t i64Val;
    uint32_t ui32NumChars, ui32CharCnt = 0;
    e018:	2300      	movs	r3, #0
    e01a:	647b      	str	r3, [r7, #68]	; 0x44
    int iWidth, iVal, iPrecision;
    uint8_t ui8CharSpecifier, ui8PadChar;
    bool bLower, bLongLong, bNeg;
    uint32_t ui32strlen = 0;
    e01c:	2300      	movs	r3, #0
    e01e:	62fb      	str	r3, [r7, #44]	; 0x2c

    while ( *pcFmt != 0x0 )
    e020:	e2e7      	b.n	e5f2 <am_util_stdio_vsprintf+0x5e6>
    {
        iPrecision = 6;             // printf() default precision for %f is 6
    e022:	2306      	movs	r3, #6
    e024:	63bb      	str	r3, [r7, #56]	; 0x38

        if ( *pcFmt != '%' )
    e026:	68bb      	ldr	r3, [r7, #8]
    e028:	781b      	ldrb	r3, [r3, #0]
    e02a:	2b25      	cmp	r3, #37	; 0x25
    e02c:	d01f      	beq.n	e06e <am_util_stdio_vsprintf+0x62>
        {
            //
            // Accumulate the string portion of the format specification.
            //
            if ( pcBuf )
    e02e:	68fb      	ldr	r3, [r7, #12]
    e030:	2b00      	cmp	r3, #0
    e032:	d015      	beq.n	e060 <am_util_stdio_vsprintf+0x54>
            {
                // If '\n', convert to '\r\n'
                if ( *pcFmt == '\n'  &&  g_bTxtXlate )
    e034:	68bb      	ldr	r3, [r7, #8]
    e036:	781b      	ldrb	r3, [r3, #0]
    e038:	2b0a      	cmp	r3, #10
    e03a:	d10b      	bne.n	e054 <am_util_stdio_vsprintf+0x48>
    e03c:	4bb1      	ldr	r3, [pc, #708]	; (e304 <am_util_stdio_vsprintf+0x2f8>)
    e03e:	781b      	ldrb	r3, [r3, #0]
    e040:	2b00      	cmp	r3, #0
    e042:	d007      	beq.n	e054 <am_util_stdio_vsprintf+0x48>
                {
                    *pcBuf++ = '\r';
    e044:	68fb      	ldr	r3, [r7, #12]
    e046:	1c5a      	adds	r2, r3, #1
    e048:	60fa      	str	r2, [r7, #12]
    e04a:	220d      	movs	r2, #13
    e04c:	701a      	strb	r2, [r3, #0]
                    ++ui32CharCnt;
    e04e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    e050:	3301      	adds	r3, #1
    e052:	647b      	str	r3, [r7, #68]	; 0x44
                }
                *pcBuf++ = *pcFmt;
    e054:	68fb      	ldr	r3, [r7, #12]
    e056:	1c5a      	adds	r2, r3, #1
    e058:	60fa      	str	r2, [r7, #12]
    e05a:	68ba      	ldr	r2, [r7, #8]
    e05c:	7812      	ldrb	r2, [r2, #0]
    e05e:	701a      	strb	r2, [r3, #0]
            }

            ++pcFmt;
    e060:	68bb      	ldr	r3, [r7, #8]
    e062:	3301      	adds	r3, #1
    e064:	60bb      	str	r3, [r7, #8]
            ++ui32CharCnt;
    e066:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    e068:	3301      	adds	r3, #1
    e06a:	647b      	str	r3, [r7, #68]	; 0x44
            continue;
    e06c:	e2c1      	b.n	e5f2 <am_util_stdio_vsprintf+0x5e6>
        }

        //
        // Handle the specifier.
        //
        ++pcFmt;
    e06e:	68bb      	ldr	r3, [r7, #8]
    e070:	3301      	adds	r3, #1
    e072:	60bb      	str	r3, [r7, #8]
        bLower = bLongLong = false;
    e074:	2300      	movs	r3, #0
    e076:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    e07a:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
    e07e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

        //
        // Default to space as ui8PadChar
        //
        ui8PadChar = ' ';
    e082:	2320      	movs	r3, #32
    e084:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

        if ( *pcFmt == '0' )
    e088:	68bb      	ldr	r3, [r7, #8]
    e08a:	781b      	ldrb	r3, [r3, #0]
    e08c:	2b30      	cmp	r3, #48	; 0x30
    e08e:	d105      	bne.n	e09c <am_util_stdio_vsprintf+0x90>
        {
            ui8PadChar = '0';
    e090:	2330      	movs	r3, #48	; 0x30
    e092:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            ++pcFmt;
    e096:	68bb      	ldr	r3, [r7, #8]
    e098:	3301      	adds	r3, #1
    e09a:	60bb      	str	r3, [r7, #8]
        }

        //
        // Width specifier
        //
        iWidth = decstr_to_int(pcFmt, &ui32NumChars);
    e09c:	f107 0314 	add.w	r3, r7, #20
    e0a0:	4619      	mov	r1, r3
    e0a2:	68b8      	ldr	r0, [r7, #8]
    e0a4:	f7ff fd81 	bl	dbaa <decstr_to_int>
    e0a8:	4603      	mov	r3, r0
    e0aa:	643b      	str	r3, [r7, #64]	; 0x40
        pcFmt += ui32NumChars;
    e0ac:	697b      	ldr	r3, [r7, #20]
    e0ae:	68ba      	ldr	r2, [r7, #8]
    e0b0:	4413      	add	r3, r2
    e0b2:	60bb      	str	r3, [r7, #8]

        //
        // For now, only support a negative width specifier for %s
        //
        if ( ( *pcFmt != 's' )  &&  ( iWidth < 0 ) )
    e0b4:	68bb      	ldr	r3, [r7, #8]
    e0b6:	781b      	ldrb	r3, [r3, #0]
    e0b8:	2b73      	cmp	r3, #115	; 0x73
    e0ba:	d005      	beq.n	e0c8 <am_util_stdio_vsprintf+0xbc>
    e0bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e0be:	2b00      	cmp	r3, #0
    e0c0:	da02      	bge.n	e0c8 <am_util_stdio_vsprintf+0xbc>
        {
            iWidth = -iWidth;
    e0c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e0c4:	425b      	negs	r3, r3
    e0c6:	643b      	str	r3, [r7, #64]	; 0x40
        }

        //
        // Check for precision specifier
        //
        if (*pcFmt == '.')
    e0c8:	68bb      	ldr	r3, [r7, #8]
    e0ca:	781b      	ldrb	r3, [r3, #0]
    e0cc:	2b2e      	cmp	r3, #46	; 0x2e
    e0ce:	d10e      	bne.n	e0ee <am_util_stdio_vsprintf+0xe2>
        {
            ++pcFmt;
    e0d0:	68bb      	ldr	r3, [r7, #8]
    e0d2:	3301      	adds	r3, #1
    e0d4:	60bb      	str	r3, [r7, #8]
            iPrecision = decstr_to_int(pcFmt, &ui32NumChars);
    e0d6:	f107 0314 	add.w	r3, r7, #20
    e0da:	4619      	mov	r1, r3
    e0dc:	68b8      	ldr	r0, [r7, #8]
    e0de:	f7ff fd64 	bl	dbaa <decstr_to_int>
    e0e2:	4603      	mov	r3, r0
    e0e4:	63bb      	str	r3, [r7, #56]	; 0x38
            pcFmt += ui32NumChars;
    e0e6:	697b      	ldr	r3, [r7, #20]
    e0e8:	68ba      	ldr	r2, [r7, #8]
    e0ea:	4413      	add	r3, r2
    e0ec:	60bb      	str	r3, [r7, #8]
        // 'll', which must be a modifier for either 'd', 'i', 'u', 'x', or 'X'
        // (or even 'o', which is not currently supported). Other sub-specifiers
        // like 'hh','h', etc. are not currently handled.
        // Note - 'l' is used in Coremark, a primary reason it's supported here.
        //
        if ( *pcFmt == 'l' )
    e0ee:	68bb      	ldr	r3, [r7, #8]
    e0f0:	781b      	ldrb	r3, [r3, #0]
    e0f2:	2b6c      	cmp	r3, #108	; 0x6c
    e0f4:	d10c      	bne.n	e110 <am_util_stdio_vsprintf+0x104>
        {
            pcFmt++;
    e0f6:	68bb      	ldr	r3, [r7, #8]
    e0f8:	3301      	adds	r3, #1
    e0fa:	60bb      	str	r3, [r7, #8]
            if ( *pcFmt == 'l' )    // "ll" (long long)
    e0fc:	68bb      	ldr	r3, [r7, #8]
    e0fe:	781b      	ldrb	r3, [r3, #0]
    e100:	2b6c      	cmp	r3, #108	; 0x6c
    e102:	d105      	bne.n	e110 <am_util_stdio_vsprintf+0x104>
            {
                pcFmt++;
    e104:	68bb      	ldr	r3, [r7, #8]
    e106:	3301      	adds	r3, #1
    e108:	60bb      	str	r3, [r7, #8]
                bLongLong = true;
    e10a:	2301      	movs	r3, #1
    e10c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
            }
        }

        switch ( *pcFmt )
    e110:	68bb      	ldr	r3, [r7, #8]
    e112:	781b      	ldrb	r3, [r3, #0]
    e114:	3b46      	subs	r3, #70	; 0x46
    e116:	2b32      	cmp	r3, #50	; 0x32
    e118:	f200 8258 	bhi.w	e5cc <am_util_stdio_vsprintf+0x5c0>
    e11c:	a201      	add	r2, pc, #4	; (adr r2, e124 <am_util_stdio_vsprintf+0x118>)
    e11e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    e122:	bf00      	nop
    e124:	0000e553 	.word	0x0000e553
    e128:	0000e5cd 	.word	0x0000e5cd
    e12c:	0000e5cd 	.word	0x0000e5cd
    e130:	0000e5cd 	.word	0x0000e5cd
    e134:	0000e5cd 	.word	0x0000e5cd
    e138:	0000e5cd 	.word	0x0000e5cd
    e13c:	0000e5cd 	.word	0x0000e5cd
    e140:	0000e5cd 	.word	0x0000e5cd
    e144:	0000e5cd 	.word	0x0000e5cd
    e148:	0000e5cd 	.word	0x0000e5cd
    e14c:	0000e5cd 	.word	0x0000e5cd
    e150:	0000e5cd 	.word	0x0000e5cd
    e154:	0000e5cd 	.word	0x0000e5cd
    e158:	0000e5cd 	.word	0x0000e5cd
    e15c:	0000e5cd 	.word	0x0000e5cd
    e160:	0000e5cd 	.word	0x0000e5cd
    e164:	0000e5cd 	.word	0x0000e5cd
    e168:	0000e5cd 	.word	0x0000e5cd
    e16c:	0000e2e7 	.word	0x0000e2e7
    e170:	0000e5cd 	.word	0x0000e5cd
    e174:	0000e5cd 	.word	0x0000e5cd
    e178:	0000e5cd 	.word	0x0000e5cd
    e17c:	0000e5cd 	.word	0x0000e5cd
    e180:	0000e5cd 	.word	0x0000e5cd
    e184:	0000e5cd 	.word	0x0000e5cd
    e188:	0000e5cd 	.word	0x0000e5cd
    e18c:	0000e5cd 	.word	0x0000e5cd
    e190:	0000e5cd 	.word	0x0000e5cd
    e194:	0000e5cd 	.word	0x0000e5cd
    e198:	0000e1f1 	.word	0x0000e1f1
    e19c:	0000e419 	.word	0x0000e419
    e1a0:	0000e5cd 	.word	0x0000e5cd
    e1a4:	0000e553 	.word	0x0000e553
    e1a8:	0000e5cd 	.word	0x0000e5cd
    e1ac:	0000e5cd 	.word	0x0000e5cd
    e1b0:	0000e419 	.word	0x0000e419
    e1b4:	0000e5cd 	.word	0x0000e5cd
    e1b8:	0000e5cd 	.word	0x0000e5cd
    e1bc:	0000e5cd 	.word	0x0000e5cd
    e1c0:	0000e5cd 	.word	0x0000e5cd
    e1c4:	0000e5cd 	.word	0x0000e5cd
    e1c8:	0000e5cd 	.word	0x0000e5cd
    e1cc:	0000e5cd 	.word	0x0000e5cd
    e1d0:	0000e5cd 	.word	0x0000e5cd
    e1d4:	0000e5cd 	.word	0x0000e5cd
    e1d8:	0000e213 	.word	0x0000e213
    e1dc:	0000e5cd 	.word	0x0000e5cd
    e1e0:	0000e385 	.word	0x0000e385
    e1e4:	0000e5cd 	.word	0x0000e5cd
    e1e8:	0000e5cd 	.word	0x0000e5cd
    e1ec:	0000e2e1 	.word	0x0000e2e1
        {
            case 'c':
                ui8CharSpecifier = va_arg(pArgs, uint32_t);
    e1f0:	687b      	ldr	r3, [r7, #4]
    e1f2:	1d1a      	adds	r2, r3, #4
    e1f4:	607a      	str	r2, [r7, #4]
    e1f6:	681b      	ldr	r3, [r3, #0]
    e1f8:	77fb      	strb	r3, [r7, #31]

                if ( pcBuf )
    e1fa:	68fb      	ldr	r3, [r7, #12]
    e1fc:	2b00      	cmp	r3, #0
    e1fe:	d004      	beq.n	e20a <am_util_stdio_vsprintf+0x1fe>
                {
                    *pcBuf++ = ui8CharSpecifier;
    e200:	68fb      	ldr	r3, [r7, #12]
    e202:	1c5a      	adds	r2, r3, #1
    e204:	60fa      	str	r2, [r7, #12]
    e206:	7ffa      	ldrb	r2, [r7, #31]
    e208:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    e20a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    e20c:	3301      	adds	r3, #1
    e20e:	647b      	str	r3, [r7, #68]	; 0x44
                break;
    e210:	e1ec      	b.n	e5ec <am_util_stdio_vsprintf+0x5e0>

            case 's':
                pcStr = va_arg(pArgs, char *);
    e212:	687b      	ldr	r3, [r7, #4]
    e214:	1d1a      	adds	r2, r3, #4
    e216:	607a      	str	r2, [r7, #4]
    e218:	681b      	ldr	r3, [r3, #0]
    e21a:	657b      	str	r3, [r7, #84]	; 0x54
                //
                // For %s, we support the width specifier. If iWidth is negative
                // the string is left-aligned (padding on the right).  Otherwise
                // the string is padded at the beginning with spaces.
                //
                ui32strlen = simple_strlen(pcStr);
    e21c:	6d78      	ldr	r0, [r7, #84]	; 0x54
    e21e:	f7ff fdb6 	bl	dd8e <simple_strlen>
    e222:	62f8      	str	r0, [r7, #44]	; 0x2c
                if ( iWidth > 0 )
    e224:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e226:	2b00      	cmp	r3, #0
    e228:	dd2e      	ble.n	e288 <am_util_stdio_vsprintf+0x27c>
                {
                    // Pad the beginning of the string (right-aligned).
                    if ( ui32strlen < iWidth )
    e22a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e22c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    e22e:	429a      	cmp	r2, r3
    e230:	d22a      	bcs.n	e288 <am_util_stdio_vsprintf+0x27c>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    e232:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    e234:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    e236:	1ad3      	subs	r3, r2, r3
    e238:	643b      	str	r3, [r7, #64]	; 0x40
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    e23a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    e23e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    e240:	4619      	mov	r1, r3
    e242:	68f8      	ldr	r0, [r7, #12]
    e244:	f7ff fdbe 	bl	ddc4 <padbuffer>
    e248:	6438      	str	r0, [r7, #64]	; 0x40
                        pcBuf += pcBuf ? iWidth : 0;
    e24a:	68fb      	ldr	r3, [r7, #12]
    e24c:	2b00      	cmp	r3, #0
    e24e:	d001      	beq.n	e254 <am_util_stdio_vsprintf+0x248>
    e250:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e252:	e000      	b.n	e256 <am_util_stdio_vsprintf+0x24a>
    e254:	2300      	movs	r3, #0
    e256:	68fa      	ldr	r2, [r7, #12]
    e258:	4413      	add	r3, r2
    e25a:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
    e25c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e25e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    e260:	4413      	add	r3, r2
    e262:	647b      	str	r3, [r7, #68]	; 0x44
                        iWidth = 0;
    e264:	2300      	movs	r3, #0
    e266:	643b      	str	r3, [r7, #64]	; 0x40
                    }
                }

                while (*pcStr != 0x0)
    e268:	e00e      	b.n	e288 <am_util_stdio_vsprintf+0x27c>
                {
                    if ( pcBuf )
    e26a:	68fb      	ldr	r3, [r7, #12]
    e26c:	2b00      	cmp	r3, #0
    e26e:	d005      	beq.n	e27c <am_util_stdio_vsprintf+0x270>
                    {
                        *pcBuf++ = *pcStr;
    e270:	68fb      	ldr	r3, [r7, #12]
    e272:	1c5a      	adds	r2, r3, #1
    e274:	60fa      	str	r2, [r7, #12]
    e276:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    e278:	7812      	ldrb	r2, [r2, #0]
    e27a:	701a      	strb	r2, [r3, #0]
                    }

                    ++pcStr;
    e27c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    e27e:	3301      	adds	r3, #1
    e280:	657b      	str	r3, [r7, #84]	; 0x54
                    ++ui32CharCnt;
    e282:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    e284:	3301      	adds	r3, #1
    e286:	647b      	str	r3, [r7, #68]	; 0x44
                while (*pcStr != 0x0)
    e288:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    e28a:	781b      	ldrb	r3, [r3, #0]
    e28c:	2b00      	cmp	r3, #0
    e28e:	d1ec      	bne.n	e26a <am_util_stdio_vsprintf+0x25e>
                }

                if ( iWidth )
    e290:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e292:	2b00      	cmp	r3, #0
    e294:	f000 81a7 	beq.w	e5e6 <am_util_stdio_vsprintf+0x5da>
                {
                    iWidth = -iWidth;
    e298:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e29a:	425b      	negs	r3, r3
    e29c:	643b      	str	r3, [r7, #64]	; 0x40

                    // Pad the end of the string (left-aligned).
                    if ( ui32strlen < iWidth )
    e29e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e2a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    e2a2:	429a      	cmp	r2, r3
    e2a4:	f080 819f 	bcs.w	e5e6 <am_util_stdio_vsprintf+0x5da>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
    e2a8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    e2aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    e2ac:	1ad3      	subs	r3, r2, r3
    e2ae:	643b      	str	r3, [r7, #64]	; 0x40
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    e2b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    e2b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    e2b6:	4619      	mov	r1, r3
    e2b8:	68f8      	ldr	r0, [r7, #12]
    e2ba:	f7ff fd83 	bl	ddc4 <padbuffer>
    e2be:	6438      	str	r0, [r7, #64]	; 0x40
                        pcBuf += pcBuf ? iWidth : 0;
    e2c0:	68fb      	ldr	r3, [r7, #12]
    e2c2:	2b00      	cmp	r3, #0
    e2c4:	d001      	beq.n	e2ca <am_util_stdio_vsprintf+0x2be>
    e2c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e2c8:	e000      	b.n	e2cc <am_util_stdio_vsprintf+0x2c0>
    e2ca:	2300      	movs	r3, #0
    e2cc:	68fa      	ldr	r2, [r7, #12]
    e2ce:	4413      	add	r3, r2
    e2d0:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
    e2d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e2d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    e2d6:	4413      	add	r3, r2
    e2d8:	647b      	str	r3, [r7, #68]	; 0x44
                        iWidth = 0;
    e2da:	2300      	movs	r3, #0
    e2dc:	643b      	str	r3, [r7, #64]	; 0x40
                    }
                }
                break;
    e2de:	e182      	b.n	e5e6 <am_util_stdio_vsprintf+0x5da>

            case 'x':
                bLower = true;
    e2e0:	2301      	movs	r3, #1
    e2e2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
            case 'X':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    e2e6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
    e2ea:	2b00      	cmp	r3, #0
    e2ec:	d00c      	beq.n	e308 <am_util_stdio_vsprintf+0x2fc>
    e2ee:	687b      	ldr	r3, [r7, #4]
    e2f0:	3307      	adds	r3, #7
    e2f2:	f023 0307 	bic.w	r3, r3, #7
    e2f6:	f103 0208 	add.w	r2, r3, #8
    e2fa:	607a      	str	r2, [r7, #4]
    e2fc:	e9d3 3400 	ldrd	r3, r4, [r3]
    e300:	e008      	b.n	e314 <am_util_stdio_vsprintf+0x308>
    e302:	bf00      	nop
    e304:	1000c15c 	.word	0x1000c15c
                                      va_arg(pArgs, uint32_t);
    e308:	687b      	ldr	r3, [r7, #4]
    e30a:	1d1a      	adds	r2, r3, #4
    e30c:	607a      	str	r2, [r7, #4]
    e30e:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    e310:	f04f 0400 	mov.w	r4, #0
    e314:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48

                if ( iWidth )
    e318:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e31a:	2b00      	cmp	r3, #0
    e31c:	d01e      	beq.n	e35c <am_util_stdio_vsprintf+0x350>
                {
                    //
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_hex(ui64Val);
    e31e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
    e322:	f7ff fc1a 	bl	db5a <ndigits_in_hex>
    e326:	4602      	mov	r2, r0
    e328:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e32a:	1a9b      	subs	r3, r3, r2
    e32c:	643b      	str	r3, [r7, #64]	; 0x40

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    e32e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    e332:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    e334:	4619      	mov	r1, r3
    e336:	68f8      	ldr	r0, [r7, #12]
    e338:	f7ff fd44 	bl	ddc4 <padbuffer>
    e33c:	6438      	str	r0, [r7, #64]	; 0x40
                    pcBuf += pcBuf ? iWidth : 0;
    e33e:	68fb      	ldr	r3, [r7, #12]
    e340:	2b00      	cmp	r3, #0
    e342:	d001      	beq.n	e348 <am_util_stdio_vsprintf+0x33c>
    e344:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e346:	e000      	b.n	e34a <am_util_stdio_vsprintf+0x33e>
    e348:	2300      	movs	r3, #0
    e34a:	68fa      	ldr	r2, [r7, #12]
    e34c:	4413      	add	r3, r2
    e34e:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    e350:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e352:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    e354:	4413      	add	r3, r2
    e356:	647b      	str	r3, [r7, #68]	; 0x44
                    iWidth = 0;
    e358:	2300      	movs	r3, #0
    e35a:	643b      	str	r3, [r7, #64]	; 0x40
                }

                iVal = uint64_to_hexstr(ui64Val, pcBuf, bLower);
    e35c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
    e360:	68fa      	ldr	r2, [r7, #12]
    e362:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
    e366:	f7ff fcae 	bl	dcc6 <uint64_to_hexstr>
    e36a:	63f8      	str	r0, [r7, #60]	; 0x3c

                if ( pcBuf )
    e36c:	68fb      	ldr	r3, [r7, #12]
    e36e:	2b00      	cmp	r3, #0
    e370:	d003      	beq.n	e37a <am_util_stdio_vsprintf+0x36e>
                {
                    pcBuf += iVal;
    e372:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e374:	68fa      	ldr	r2, [r7, #12]
    e376:	4413      	add	r3, r2
    e378:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    e37a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e37c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    e37e:	4413      	add	r3, r2
    e380:	647b      	str	r3, [r7, #68]	; 0x44
                break;
    e382:	e133      	b.n	e5ec <am_util_stdio_vsprintf+0x5e0>

            case 'u':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    e384:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
    e388:	2b00      	cmp	r3, #0
    e38a:	d009      	beq.n	e3a0 <am_util_stdio_vsprintf+0x394>
    e38c:	687b      	ldr	r3, [r7, #4]
    e38e:	3307      	adds	r3, #7
    e390:	f023 0307 	bic.w	r3, r3, #7
    e394:	f103 0208 	add.w	r2, r3, #8
    e398:	607a      	str	r2, [r7, #4]
    e39a:	e9d3 3400 	ldrd	r3, r4, [r3]
    e39e:	e005      	b.n	e3ac <am_util_stdio_vsprintf+0x3a0>
                                      va_arg(pArgs, uint32_t);
    e3a0:	687b      	ldr	r3, [r7, #4]
    e3a2:	1d1a      	adds	r2, r3, #4
    e3a4:	607a      	str	r2, [r7, #4]
    e3a6:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
    e3a8:	f04f 0400 	mov.w	r4, #0
    e3ac:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48

                if ( iWidth )
    e3b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e3b2:	2b00      	cmp	r3, #0
    e3b4:	d01e      	beq.n	e3f4 <am_util_stdio_vsprintf+0x3e8>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_u64(ui64Val);
    e3b6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
    e3ba:	f7ff fb90 	bl	dade <ndigits_in_u64>
    e3be:	4602      	mov	r2, r0
    e3c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e3c2:	1a9b      	subs	r3, r3, r2
    e3c4:	643b      	str	r3, [r7, #64]	; 0x40

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    e3c6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    e3ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    e3cc:	4619      	mov	r1, r3
    e3ce:	68f8      	ldr	r0, [r7, #12]
    e3d0:	f7ff fcf8 	bl	ddc4 <padbuffer>
    e3d4:	6438      	str	r0, [r7, #64]	; 0x40
                    pcBuf += pcBuf ? iWidth : 0;
    e3d6:	68fb      	ldr	r3, [r7, #12]
    e3d8:	2b00      	cmp	r3, #0
    e3da:	d001      	beq.n	e3e0 <am_util_stdio_vsprintf+0x3d4>
    e3dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e3de:	e000      	b.n	e3e2 <am_util_stdio_vsprintf+0x3d6>
    e3e0:	2300      	movs	r3, #0
    e3e2:	68fa      	ldr	r2, [r7, #12]
    e3e4:	4413      	add	r3, r2
    e3e6:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    e3e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e3ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    e3ec:	4413      	add	r3, r2
    e3ee:	647b      	str	r3, [r7, #68]	; 0x44
                    iWidth = 0;
    e3f0:	2300      	movs	r3, #0
    e3f2:	643b      	str	r3, [r7, #64]	; 0x40
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    e3f4:	68fa      	ldr	r2, [r7, #12]
    e3f6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
    e3fa:	f7ff fc1c 	bl	dc36 <uint64_to_str>
    e3fe:	63f8      	str	r0, [r7, #60]	; 0x3c

                if ( pcBuf )
    e400:	68fb      	ldr	r3, [r7, #12]
    e402:	2b00      	cmp	r3, #0
    e404:	d003      	beq.n	e40e <am_util_stdio_vsprintf+0x402>
                {
                    pcBuf += iVal;
    e406:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e408:	68fa      	ldr	r2, [r7, #12]
    e40a:	4413      	add	r3, r2
    e40c:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    e40e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e410:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    e412:	4413      	add	r3, r2
    e414:	647b      	str	r3, [r7, #68]	; 0x44
                break;
    e416:	e0e9      	b.n	e5ec <am_util_stdio_vsprintf+0x5e0>
                // Output for a negative number, for example, -5:
                //   %d:-5
                //  %5d:   -5
                // %05d:-0005
                //
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    e418:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
    e41c:	2b00      	cmp	r3, #0
    e41e:	d009      	beq.n	e434 <am_util_stdio_vsprintf+0x428>
    e420:	687b      	ldr	r3, [r7, #4]
    e422:	3307      	adds	r3, #7
    e424:	f023 0307 	bic.w	r3, r3, #7
    e428:	f103 0208 	add.w	r2, r3, #8
    e42c:	607a      	str	r2, [r7, #4]
    e42e:	e9d3 3400 	ldrd	r3, r4, [r3]
    e432:	e005      	b.n	e440 <am_util_stdio_vsprintf+0x434>
                                     va_arg(pArgs, int32_t);
    e434:	687b      	ldr	r3, [r7, #4]
    e436:	1d1a      	adds	r2, r3, #4
    e438:	607a      	str	r2, [r7, #4]
    e43a:	681b      	ldr	r3, [r3, #0]
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    e43c:	ea4f 74e3 	mov.w	r4, r3, asr #31
    e440:	e9c7 3408 	strd	r3, r4, [r7, #32]

                //
                // Get absolute value
                //
                if ( i64Val < 0 )
    e444:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
    e448:	2b00      	cmp	r3, #0
    e44a:	f174 0300 	sbcs.w	r3, r4, #0
    e44e:	da0a      	bge.n	e466 <am_util_stdio_vsprintf+0x45a>
                {
                    ui64Val = -i64Val;          // Get absolute value
    e450:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
    e454:	425b      	negs	r3, r3
    e456:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
    e45a:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
                    bNeg = true;
    e45e:	2301      	movs	r3, #1
    e460:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    e464:	e006      	b.n	e474 <am_util_stdio_vsprintf+0x468>
                }
                else
                {
                    ui64Val = i64Val;
    e466:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
    e46a:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
                    bNeg = false;
    e46e:	2300      	movs	r3, #0
    e470:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }

                if ( iWidth )
    e474:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e476:	2b00      	cmp	r3, #0
    e478:	d04a      	beq.n	e510 <am_util_stdio_vsprintf+0x504>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_i64(ui64Val);
    e47a:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
    e47e:	4618      	mov	r0, r3
    e480:	4621      	mov	r1, r4
    e482:	f7ff fb4d 	bl	db20 <ndigits_in_i64>
    e486:	4602      	mov	r2, r0
    e488:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e48a:	1a9b      	subs	r3, r3, r2
    e48c:	643b      	str	r3, [r7, #64]	; 0x40

                    if ( bNeg )
    e48e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
    e492:	2b00      	cmp	r3, #0
    e494:	d011      	beq.n	e4ba <am_util_stdio_vsprintf+0x4ae>
                    {
                        --iWidth;
    e496:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e498:	3b01      	subs	r3, #1
    e49a:	643b      	str	r3, [r7, #64]	; 0x40

                        //
                        // Allow for the negative sign
                        //
                        if ( ui8PadChar == '0' )
    e49c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    e4a0:	2b30      	cmp	r3, #48	; 0x30
    e4a2:	d10a      	bne.n	e4ba <am_util_stdio_vsprintf+0x4ae>
                        {
                            //
                            // Print the neg sign BEFORE the leading zeros
                            //
                            if ( pcBuf )
    e4a4:	68fb      	ldr	r3, [r7, #12]
    e4a6:	2b00      	cmp	r3, #0
    e4a8:	d004      	beq.n	e4b4 <am_util_stdio_vsprintf+0x4a8>
                            {
                                *pcBuf++ = '-';
    e4aa:	68fb      	ldr	r3, [r7, #12]
    e4ac:	1c5a      	adds	r2, r3, #1
    e4ae:	60fa      	str	r2, [r7, #12]
    e4b0:	222d      	movs	r2, #45	; 0x2d
    e4b2:	701a      	strb	r2, [r3, #0]
                            }

                            ++ui32CharCnt;
    e4b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    e4b6:	3301      	adds	r3, #1
    e4b8:	647b      	str	r3, [r7, #68]	; 0x44
                        }
                    }

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    e4ba:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    e4be:	6c3a      	ldr	r2, [r7, #64]	; 0x40
    e4c0:	4619      	mov	r1, r3
    e4c2:	68f8      	ldr	r0, [r7, #12]
    e4c4:	f7ff fc7e 	bl	ddc4 <padbuffer>
    e4c8:	6438      	str	r0, [r7, #64]	; 0x40
                    pcBuf += pcBuf ? iWidth : 0;
    e4ca:	68fb      	ldr	r3, [r7, #12]
    e4cc:	2b00      	cmp	r3, #0
    e4ce:	d001      	beq.n	e4d4 <am_util_stdio_vsprintf+0x4c8>
    e4d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e4d2:	e000      	b.n	e4d6 <am_util_stdio_vsprintf+0x4ca>
    e4d4:	2300      	movs	r3, #0
    e4d6:	68fa      	ldr	r2, [r7, #12]
    e4d8:	4413      	add	r3, r2
    e4da:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    e4dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    e4de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    e4e0:	4413      	add	r3, r2
    e4e2:	647b      	str	r3, [r7, #68]	; 0x44
                    iWidth = 0;
    e4e4:	2300      	movs	r3, #0
    e4e6:	643b      	str	r3, [r7, #64]	; 0x40

                    if ( bNeg  &&  (ui8PadChar == ' ') )
    e4e8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
    e4ec:	2b00      	cmp	r3, #0
    e4ee:	d01e      	beq.n	e52e <am_util_stdio_vsprintf+0x522>
    e4f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    e4f4:	2b20      	cmp	r3, #32
    e4f6:	d11a      	bne.n	e52e <am_util_stdio_vsprintf+0x522>
                    {
                        //
                        // Print the neg sign AFTER the leading blanks
                        //
                        if ( pcBuf )
    e4f8:	68fb      	ldr	r3, [r7, #12]
    e4fa:	2b00      	cmp	r3, #0
    e4fc:	d004      	beq.n	e508 <am_util_stdio_vsprintf+0x4fc>
                        {
                            *pcBuf++ = '-';
    e4fe:	68fb      	ldr	r3, [r7, #12]
    e500:	1c5a      	adds	r2, r3, #1
    e502:	60fa      	str	r2, [r7, #12]
    e504:	222d      	movs	r2, #45	; 0x2d
    e506:	701a      	strb	r2, [r3, #0]
                        }

                        ++ui32CharCnt;
    e508:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    e50a:	3301      	adds	r3, #1
    e50c:	647b      	str	r3, [r7, #68]	; 0x44
    e50e:	e00e      	b.n	e52e <am_util_stdio_vsprintf+0x522>
                    }
                }
                else
                {
                    if ( bNeg )
    e510:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
    e514:	2b00      	cmp	r3, #0
    e516:	d00a      	beq.n	e52e <am_util_stdio_vsprintf+0x522>
                    {
                        if ( pcBuf )
    e518:	68fb      	ldr	r3, [r7, #12]
    e51a:	2b00      	cmp	r3, #0
    e51c:	d004      	beq.n	e528 <am_util_stdio_vsprintf+0x51c>
                        {
                            *pcBuf++ = '-';
    e51e:	68fb      	ldr	r3, [r7, #12]
    e520:	1c5a      	adds	r2, r3, #1
    e522:	60fa      	str	r2, [r7, #12]
    e524:	222d      	movs	r2, #45	; 0x2d
    e526:	701a      	strb	r2, [r3, #0]
                        }
                        ++ui32CharCnt;
    e528:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    e52a:	3301      	adds	r3, #1
    e52c:	647b      	str	r3, [r7, #68]	; 0x44
                    }
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    e52e:	68fa      	ldr	r2, [r7, #12]
    e530:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
    e534:	f7ff fb7f 	bl	dc36 <uint64_to_str>
    e538:	63f8      	str	r0, [r7, #60]	; 0x3c

                if ( pcBuf )
    e53a:	68fb      	ldr	r3, [r7, #12]
    e53c:	2b00      	cmp	r3, #0
    e53e:	d003      	beq.n	e548 <am_util_stdio_vsprintf+0x53c>
                {
                    pcBuf += iVal;
    e540:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e542:	68fa      	ldr	r2, [r7, #12]
    e544:	4413      	add	r3, r2
    e546:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    e548:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e54a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    e54c:	4413      	add	r3, r2
    e54e:	647b      	str	r3, [r7, #68]	; 0x44
                break;
    e550:	e04c      	b.n	e5ec <am_util_stdio_vsprintf+0x5e0>


            case 'f':
            case 'F':
                if ( pcBuf )
    e552:	68fb      	ldr	r3, [r7, #12]
    e554:	2b00      	cmp	r3, #0
    e556:	d048      	beq.n	e5ea <am_util_stdio_vsprintf+0x5de>
                {
                    float fValue = va_arg(pArgs, double);
    e558:	687b      	ldr	r3, [r7, #4]
    e55a:	3307      	adds	r3, #7
    e55c:	f023 0307 	bic.w	r3, r3, #7
    e560:	f103 0208 	add.w	r2, r3, #8
    e564:	607a      	str	r2, [r7, #4]
    e566:	e9d3 3400 	ldrd	r3, r4, [r3]
    e56a:	4618      	mov	r0, r3
    e56c:	4621      	mov	r1, r4
    e56e:	f7fe f81d 	bl	c5ac <__aeabi_d2f>
    e572:	4603      	mov	r3, r0
    e574:	61bb      	str	r3, [r7, #24]

                    //
                    // pcBuf is an input (size of buffer) and also an output of ftoa()
                    //
                    *(uint32_t*)pcBuf = 20;
    e576:	68fb      	ldr	r3, [r7, #12]
    e578:	2214      	movs	r2, #20
    e57a:	601a      	str	r2, [r3, #0]

                    iVal = ftoa(fValue, pcBuf, iPrecision);
    e57c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
    e57e:	68f8      	ldr	r0, [r7, #12]
    e580:	ed97 0a06 	vldr	s0, [r7, #24]
    e584:	f7ff fc44 	bl	de10 <ftoa>
    e588:	63f8      	str	r0, [r7, #60]	; 0x3c
                    if ( iVal < 0 )
    e58a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e58c:	2b00      	cmp	r3, #0
    e58e:	da14      	bge.n	e5ba <am_util_stdio_vsprintf+0x5ae>
                    {
                        uint32_t u32PrntErrVal;
                        if ( iVal == AM_FTOA_ERR_VAL_TOO_SMALL )
    e590:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e592:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    e596:	d102      	bne.n	e59e <am_util_stdio_vsprintf+0x592>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('0' << 16) |
    e598:	4b1e      	ldr	r3, [pc, #120]	; (e614 <am_util_stdio_vsprintf+0x608>)
    e59a:	633b      	str	r3, [r7, #48]	; 0x30
    e59c:	e008      	b.n	e5b0 <am_util_stdio_vsprintf+0x5a4>
                                            ('.' << 8)   | ('0' << 0);  // "0.0"
                        }
                        else if ( iVal == AM_FTOA_ERR_VAL_TOO_LARGE )
    e59e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e5a0:	f113 0f02 	cmn.w	r3, #2
    e5a4:	d102      	bne.n	e5ac <am_util_stdio_vsprintf+0x5a0>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('#' << 16) |
    e5a6:	4b1c      	ldr	r3, [pc, #112]	; (e618 <am_util_stdio_vsprintf+0x60c>)
    e5a8:	633b      	str	r3, [r7, #48]	; 0x30
    e5aa:	e001      	b.n	e5b0 <am_util_stdio_vsprintf+0x5a4>
                                            ('.' << 8)   | ('#' << 0);  // "#.#"
                        }
                        else
                        {
                            u32PrntErrVal = (0x00 << 24) | ('?' << 16) |
    e5ac:	4b1b      	ldr	r3, [pc, #108]	; (e61c <am_util_stdio_vsprintf+0x610>)
    e5ae:	633b      	str	r3, [r7, #48]	; 0x30
                                            ('.' << 8)   | ('?' << 0);  // "?.?"
                        }
                        *(uint32_t*)pcBuf = u32PrntErrVal;
    e5b0:	68fb      	ldr	r3, [r7, #12]
    e5b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    e5b4:	601a      	str	r2, [r3, #0]
                        iVal = 3;
    e5b6:	2303      	movs	r3, #3
    e5b8:	63fb      	str	r3, [r7, #60]	; 0x3c
                    }
                    ui32CharCnt += iVal;
    e5ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e5bc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    e5be:	4413      	add	r3, r2
    e5c0:	647b      	str	r3, [r7, #68]	; 0x44
                    pcBuf += iVal;
    e5c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    e5c4:	68fa      	ldr	r2, [r7, #12]
    e5c6:	4413      	add	r3, r2
    e5c8:	60fb      	str	r3, [r7, #12]
                }
                break;
    e5ca:	e00e      	b.n	e5ea <am_util_stdio_vsprintf+0x5de>
            // For non-handled specifiers, we'll just print the character.
            // e.g. this will allow the normal printing of a '%' using
            // "%%".
            //
            default:
                if ( pcBuf )
    e5cc:	68fb      	ldr	r3, [r7, #12]
    e5ce:	2b00      	cmp	r3, #0
    e5d0:	d005      	beq.n	e5de <am_util_stdio_vsprintf+0x5d2>
                {
                    *pcBuf++ = *pcFmt;
    e5d2:	68fb      	ldr	r3, [r7, #12]
    e5d4:	1c5a      	adds	r2, r3, #1
    e5d6:	60fa      	str	r2, [r7, #12]
    e5d8:	68ba      	ldr	r2, [r7, #8]
    e5da:	7812      	ldrb	r2, [r2, #0]
    e5dc:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    e5de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    e5e0:	3301      	adds	r3, #1
    e5e2:	647b      	str	r3, [r7, #68]	; 0x44
                break;
    e5e4:	e002      	b.n	e5ec <am_util_stdio_vsprintf+0x5e0>
                break;
    e5e6:	bf00      	nop
    e5e8:	e000      	b.n	e5ec <am_util_stdio_vsprintf+0x5e0>
                break;
    e5ea:	bf00      	nop
        } // switch()

        //
        // Bump the format specification to the next character
        //
        ++pcFmt;
    e5ec:	68bb      	ldr	r3, [r7, #8]
    e5ee:	3301      	adds	r3, #1
    e5f0:	60bb      	str	r3, [r7, #8]
    while ( *pcFmt != 0x0 )
    e5f2:	68bb      	ldr	r3, [r7, #8]
    e5f4:	781b      	ldrb	r3, [r3, #0]
    e5f6:	2b00      	cmp	r3, #0
    e5f8:	f47f ad13 	bne.w	e022 <am_util_stdio_vsprintf+0x16>
    } // while ()

    //
    // Terminate the string
    //
    if ( pcBuf )
    e5fc:	68fb      	ldr	r3, [r7, #12]
    e5fe:	2b00      	cmp	r3, #0
    e600:	d002      	beq.n	e608 <am_util_stdio_vsprintf+0x5fc>
    {
        *pcBuf = 0x0;
    e602:	68fb      	ldr	r3, [r7, #12]
    e604:	2200      	movs	r2, #0
    e606:	701a      	strb	r2, [r3, #0]
    }

    return (ui32CharCnt);
    e608:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
    e60a:	4618      	mov	r0, r3
    e60c:	375c      	adds	r7, #92	; 0x5c
    e60e:	46bd      	mov	sp, r7
    e610:	bd90      	pop	{r4, r7, pc}
    e612:	bf00      	nop
    e614:	00302e30 	.word	0x00302e30
    e618:	00232e23 	.word	0x00232e23
    e61c:	003f2e3f 	.word	0x003f2e3f

0000e620 <am_util_stdio_printf>:
//! @return uint32_t representing the number of characters printed.
//
// *****************************************************************************
uint32_t
am_util_stdio_printf(const char *pcFmt, ...)
{
    e620:	b40f      	push	{r0, r1, r2, r3}
    e622:	b580      	push	{r7, lr}
    e624:	b082      	sub	sp, #8
    e626:	af00      	add	r7, sp, #0
    uint32_t ui32NumChars;

    if (!g_pfnCharPrint)
    e628:	4b0d      	ldr	r3, [pc, #52]	; (e660 <am_util_stdio_printf+0x40>)
    e62a:	681b      	ldr	r3, [r3, #0]
    e62c:	2b00      	cmp	r3, #0
    e62e:	d101      	bne.n	e634 <am_util_stdio_printf+0x14>
    {
        return 0;
    e630:	2300      	movs	r3, #0
    e632:	e00d      	b.n	e650 <am_util_stdio_printf+0x30>

    //
    // Convert to the desired string.
    //
    va_list pArgs;
    va_start(pArgs, pcFmt);
    e634:	f107 0314 	add.w	r3, r7, #20
    e638:	603b      	str	r3, [r7, #0]
    ui32NumChars = am_util_stdio_vsprintf(g_prfbuf, pcFmt, pArgs);
    e63a:	683a      	ldr	r2, [r7, #0]
    e63c:	6939      	ldr	r1, [r7, #16]
    e63e:	4809      	ldr	r0, [pc, #36]	; (e664 <am_util_stdio_printf+0x44>)
    e640:	f7ff fce4 	bl	e00c <am_util_stdio_vsprintf>
    e644:	6078      	str	r0, [r7, #4]
    va_end(pArgs);

    //
    // This is where we print the buffer to the configured interface.
    //
    g_pfnCharPrint(g_prfbuf);
    e646:	4b06      	ldr	r3, [pc, #24]	; (e660 <am_util_stdio_printf+0x40>)
    e648:	681b      	ldr	r3, [r3, #0]
    e64a:	4806      	ldr	r0, [pc, #24]	; (e664 <am_util_stdio_printf+0x44>)
    e64c:	4798      	blx	r3

    //
    // return the number of characters printed.
    //
    return ui32NumChars;
    e64e:	687b      	ldr	r3, [r7, #4]
}
    e650:	4618      	mov	r0, r3
    e652:	3708      	adds	r7, #8
    e654:	46bd      	mov	sp, r7
    e656:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    e65a:	b004      	add	sp, #16
    e65c:	4770      	bx	lr
    e65e:	bf00      	nop
    e660:	1000c18c 	.word	0x1000c18c
    e664:	1000c05c 	.word	0x1000c05c

0000e668 <am_app_utils_ring_buffer_init>:
//! @return
//
//*****************************************************************************
void
am_app_utils_ring_buffer_init(am_app_utils_ring_buffer_t* ring_buffs, am_app_utils_ringbuff_setup_t setup)
{
    e668:	b480      	push	{r7}
    e66a:	b085      	sub	sp, #20
    e66c:	af00      	add	r7, sp, #0
    e66e:	60f8      	str	r0, [r7, #12]
    e670:	4638      	mov	r0, r7
    e672:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    ring_buffs[setup.indx].ui32BufferHead_read = 0;
    e676:	683b      	ldr	r3, [r7, #0]
    e678:	461a      	mov	r2, r3
    e67a:	4613      	mov	r3, r2
    e67c:	009b      	lsls	r3, r3, #2
    e67e:	4413      	add	r3, r2
    e680:	009b      	lsls	r3, r3, #2
    e682:	461a      	mov	r2, r3
    e684:	68fb      	ldr	r3, [r7, #12]
    e686:	4413      	add	r3, r2
    e688:	2200      	movs	r2, #0
    e68a:	609a      	str	r2, [r3, #8]
    ring_buffs[setup.indx].ui32BufferTail_write = 0;
    e68c:	683b      	ldr	r3, [r7, #0]
    e68e:	461a      	mov	r2, r3
    e690:	4613      	mov	r3, r2
    e692:	009b      	lsls	r3, r3, #2
    e694:	4413      	add	r3, r2
    e696:	009b      	lsls	r3, r3, #2
    e698:	461a      	mov	r2, r3
    e69a:	68fb      	ldr	r3, [r7, #12]
    e69c:	4413      	add	r3, r2
    e69e:	2200      	movs	r2, #0
    e6a0:	605a      	str	r2, [r3, #4]
    ring_buffs[setup.indx].ui32OverWriting = 0;
    e6a2:	683b      	ldr	r3, [r7, #0]
    e6a4:	461a      	mov	r2, r3
    e6a6:	4613      	mov	r3, r2
    e6a8:	009b      	lsls	r3, r3, #2
    e6aa:	4413      	add	r3, r2
    e6ac:	009b      	lsls	r3, r3, #2
    e6ae:	461a      	mov	r2, r3
    e6b0:	68fb      	ldr	r3, [r7, #12]
    e6b2:	4413      	add	r3, r2
    e6b4:	2200      	movs	r2, #0
    e6b6:	60da      	str	r2, [r3, #12]
    ring_buffs[setup.indx].ui32Capacity = setup.ui32ByteSize;
    e6b8:	683b      	ldr	r3, [r7, #0]
    e6ba:	461a      	mov	r2, r3
    e6bc:	4613      	mov	r3, r2
    e6be:	009b      	lsls	r3, r3, #2
    e6c0:	4413      	add	r3, r2
    e6c2:	009b      	lsls	r3, r3, #2
    e6c4:	461a      	mov	r2, r3
    e6c6:	68fb      	ldr	r3, [r7, #12]
    e6c8:	4413      	add	r3, r2
    e6ca:	68ba      	ldr	r2, [r7, #8]
    e6cc:	611a      	str	r2, [r3, #16]
    ring_buffs[setup.indx].pui8Data = setup.pData;
    e6ce:	683b      	ldr	r3, [r7, #0]
    e6d0:	461a      	mov	r2, r3
    e6d2:	4613      	mov	r3, r2
    e6d4:	009b      	lsls	r3, r3, #2
    e6d6:	4413      	add	r3, r2
    e6d8:	009b      	lsls	r3, r3, #2
    e6da:	461a      	mov	r2, r3
    e6dc:	68fb      	ldr	r3, [r7, #12]
    e6de:	4413      	add	r3, r2
    e6e0:	687a      	ldr	r2, [r7, #4]
    e6e2:	601a      	str	r2, [r3, #0]
}
    e6e4:	bf00      	nop
    e6e6:	3714      	adds	r7, #20
    e6e8:	46bd      	mov	sp, r7
    e6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
    e6ee:	4770      	bx	lr

0000e6f0 <am_app_utils_ring_buffer_init_all>:

void
am_app_utils_ring_buffer_init_all(am_app_utils_ring_buffer_t* ring_buffs, const am_app_utils_ringbuff_setup_t* setup_array, 
                                    uint32_t ui32BufferCount)
{
    e6f0:	b580      	push	{r7, lr}
    e6f2:	b086      	sub	sp, #24
    e6f4:	af00      	add	r7, sp, #0
    e6f6:	60f8      	str	r0, [r7, #12]
    e6f8:	60b9      	str	r1, [r7, #8]
    e6fa:	607a      	str	r2, [r7, #4]
    uint32_t ringbuff = 0;
    e6fc:	2300      	movs	r3, #0
    e6fe:	617b      	str	r3, [r7, #20]
    for(ringbuff =0; ringbuff<ui32BufferCount; ringbuff++)
    e700:	2300      	movs	r3, #0
    e702:	617b      	str	r3, [r7, #20]
    e704:	e00e      	b.n	e724 <am_app_utils_ring_buffer_init_all+0x34>
    {
        am_app_utils_ring_buffer_init(ring_buffs,setup_array[ringbuff]);    
    e706:	697a      	ldr	r2, [r7, #20]
    e708:	4613      	mov	r3, r2
    e70a:	005b      	lsls	r3, r3, #1
    e70c:	4413      	add	r3, r2
    e70e:	009b      	lsls	r3, r3, #2
    e710:	461a      	mov	r2, r3
    e712:	68bb      	ldr	r3, [r7, #8]
    e714:	4413      	add	r3, r2
    e716:	cb0e      	ldmia	r3, {r1, r2, r3}
    e718:	68f8      	ldr	r0, [r7, #12]
    e71a:	f7ff ffa5 	bl	e668 <am_app_utils_ring_buffer_init>
    for(ringbuff =0; ringbuff<ui32BufferCount; ringbuff++)
    e71e:	697b      	ldr	r3, [r7, #20]
    e720:	3301      	adds	r3, #1
    e722:	617b      	str	r3, [r7, #20]
    e724:	697a      	ldr	r2, [r7, #20]
    e726:	687b      	ldr	r3, [r7, #4]
    e728:	429a      	cmp	r2, r3
    e72a:	d3ec      	bcc.n	e706 <am_app_utils_ring_buffer_init_all+0x16>
    }

}
    e72c:	bf00      	nop
    e72e:	3718      	adds	r7, #24
    e730:	46bd      	mov	sp, r7
    e732:	bd80      	pop	{r7, pc}

0000e734 <am_app_utils_ring_buffer_push>:


uint32_t am_app_utils_ring_buffer_push(am_app_utils_ring_buffer_t *psBuffer, void *pvSource, uint32_t ui32Bytes)
{
    e734:	b580      	push	{r7, lr}
    e736:	b088      	sub	sp, #32
    e738:	af00      	add	r7, sp, #0
    e73a:	60f8      	str	r0, [r7, #12]
    e73c:	60b9      	str	r1, [r7, #8]
    e73e:	607a      	str	r2, [r7, #4]
    uint32_t ui32CopyLen = 0;
    e740:	2300      	movs	r3, #0
    e742:	61fb      	str	r3, [r7, #28]
    uint32_t ui32ReturnPushLen = 0;
    e744:	2300      	movs	r3, #0
    e746:	617b      	str	r3, [r7, #20]
    uint32_t ui32TempLen = 0;
    e748:	2300      	movs	r3, #0
    e74a:	61bb      	str	r3, [r7, #24]
    uint8_t *pui8Source;
    
    ui32CopyLen = ui32Bytes;
    e74c:	687b      	ldr	r3, [r7, #4]
    e74e:	61fb      	str	r3, [r7, #28]
    pui8Source = (uint8_t*)pvSource;
    e750:	68bb      	ldr	r3, [r7, #8]
    e752:	613b      	str	r3, [r7, #16]

    // won't push any data if buffer is full
    if(am_app_utils_ring_buffer_full(psBuffer))
    e754:	68fb      	ldr	r3, [r7, #12]
    e756:	685a      	ldr	r2, [r3, #4]
    e758:	68fb      	ldr	r3, [r7, #12]
    e75a:	689b      	ldr	r3, [r3, #8]
    e75c:	429a      	cmp	r2, r3
    e75e:	d109      	bne.n	e774 <am_app_utils_ring_buffer_push+0x40>
    e760:	68fb      	ldr	r3, [r7, #12]
    e762:	68db      	ldr	r3, [r3, #12]
    e764:	2b01      	cmp	r3, #1
    e766:	d105      	bne.n	e774 <am_app_utils_ring_buffer_push+0x40>
    {
        ui32CopyLen = 0;
    e768:	2300      	movs	r3, #0
    e76a:	61fb      	str	r3, [r7, #28]
        ui32ReturnPushLen =0;
    e76c:	2300      	movs	r3, #0
    e76e:	617b      	str	r3, [r7, #20]
        return ui32ReturnPushLen;
    e770:	697b      	ldr	r3, [r7, #20]
    e772:	e089      	b.n	e888 <am_app_utils_ring_buffer_push+0x154>
    }

    // push data until the buffer is full
    if(am_app_utils_ring_buffer_empty(psBuffer))
    e774:	68fb      	ldr	r3, [r7, #12]
    e776:	685a      	ldr	r2, [r3, #4]
    e778:	68fb      	ldr	r3, [r7, #12]
    e77a:	689b      	ldr	r3, [r3, #8]
    e77c:	429a      	cmp	r2, r3
    e77e:	d10f      	bne.n	e7a0 <am_app_utils_ring_buffer_push+0x6c>
    e780:	68fb      	ldr	r3, [r7, #12]
    e782:	68db      	ldr	r3, [r3, #12]
    e784:	2b00      	cmp	r3, #0
    e786:	d10b      	bne.n	e7a0 <am_app_utils_ring_buffer_push+0x6c>
    {
        if(ui32CopyLen >= psBuffer->ui32Capacity)
    e788:	68fb      	ldr	r3, [r7, #12]
    e78a:	691b      	ldr	r3, [r3, #16]
    e78c:	69fa      	ldr	r2, [r7, #28]
    e78e:	429a      	cmp	r2, r3
    e790:	d32b      	bcc.n	e7ea <am_app_utils_ring_buffer_push+0xb6>
        {      
            psBuffer->ui32OverWriting = 1;
    e792:	68fb      	ldr	r3, [r7, #12]
    e794:	2201      	movs	r2, #1
    e796:	60da      	str	r2, [r3, #12]
            ui32CopyLen = psBuffer->ui32Capacity;
    e798:	68fb      	ldr	r3, [r7, #12]
    e79a:	691b      	ldr	r3, [r3, #16]
    e79c:	61fb      	str	r3, [r7, #28]
        if(ui32CopyLen >= psBuffer->ui32Capacity)
    e79e:	e024      	b.n	e7ea <am_app_utils_ring_buffer_push+0xb6>
        }
    }
    else
    {
        if(((psBuffer->ui32BufferHead_read + psBuffer->ui32Capacity - psBuffer->ui32BufferTail_write) 
    e7a0:	68fb      	ldr	r3, [r7, #12]
    e7a2:	689a      	ldr	r2, [r3, #8]
    e7a4:	68fb      	ldr	r3, [r7, #12]
    e7a6:	691b      	ldr	r3, [r3, #16]
    e7a8:	441a      	add	r2, r3
    e7aa:	68fb      	ldr	r3, [r7, #12]
    e7ac:	685b      	ldr	r3, [r3, #4]
    e7ae:	1ad3      	subs	r3, r2, r3
            % psBuffer->ui32Capacity) <= ui32CopyLen)
    e7b0:	68fa      	ldr	r2, [r7, #12]
    e7b2:	6912      	ldr	r2, [r2, #16]
    e7b4:	fbb3 f1f2 	udiv	r1, r3, r2
    e7b8:	fb02 f201 	mul.w	r2, r2, r1
    e7bc:	1a9b      	subs	r3, r3, r2
        if(((psBuffer->ui32BufferHead_read + psBuffer->ui32Capacity - psBuffer->ui32BufferTail_write) 
    e7be:	69fa      	ldr	r2, [r7, #28]
    e7c0:	429a      	cmp	r2, r3
    e7c2:	d312      	bcc.n	e7ea <am_app_utils_ring_buffer_push+0xb6>
        {    
            psBuffer->ui32OverWriting = 1;
    e7c4:	68fb      	ldr	r3, [r7, #12]
    e7c6:	2201      	movs	r2, #1
    e7c8:	60da      	str	r2, [r3, #12]
            ui32CopyLen = ((psBuffer->ui32BufferHead_read + psBuffer->ui32Capacity - psBuffer->ui32BufferTail_write) 
    e7ca:	68fb      	ldr	r3, [r7, #12]
    e7cc:	689a      	ldr	r2, [r3, #8]
    e7ce:	68fb      	ldr	r3, [r7, #12]
    e7d0:	691b      	ldr	r3, [r3, #16]
    e7d2:	441a      	add	r2, r3
    e7d4:	68fb      	ldr	r3, [r7, #12]
    e7d6:	685b      	ldr	r3, [r3, #4]
    e7d8:	1ad3      	subs	r3, r2, r3
            % psBuffer->ui32Capacity);
    e7da:	68fa      	ldr	r2, [r7, #12]
    e7dc:	6912      	ldr	r2, [r2, #16]
            ui32CopyLen = ((psBuffer->ui32BufferHead_read + psBuffer->ui32Capacity - psBuffer->ui32BufferTail_write) 
    e7de:	fbb3 f1f2 	udiv	r1, r3, r2
    e7e2:	fb02 f201 	mul.w	r2, r2, r1
    e7e6:	1a9b      	subs	r3, r3, r2
    e7e8:	61fb      	str	r3, [r7, #28]
        }

    }        
        
    ui32ReturnPushLen = ui32CopyLen;
    e7ea:	69fb      	ldr	r3, [r7, #28]
    e7ec:	617b      	str	r3, [r7, #20]

    while((psBuffer->ui32BufferTail_write + ui32CopyLen) >= psBuffer->ui32Capacity)
    e7ee:	e020      	b.n	e832 <am_app_utils_ring_buffer_push+0xfe>
    {
        ui32TempLen = psBuffer->ui32Capacity - psBuffer->ui32BufferTail_write;
    e7f0:	68fb      	ldr	r3, [r7, #12]
    e7f2:	691a      	ldr	r2, [r3, #16]
    e7f4:	68fb      	ldr	r3, [r7, #12]
    e7f6:	685b      	ldr	r3, [r3, #4]
    e7f8:	1ad3      	subs	r3, r2, r3
    e7fa:	61bb      	str	r3, [r7, #24]
        memcpy((void*)&psBuffer->pui8Data[psBuffer->ui32BufferTail_write], pui8Source, ui32TempLen);
    e7fc:	68fb      	ldr	r3, [r7, #12]
    e7fe:	681a      	ldr	r2, [r3, #0]
    e800:	68fb      	ldr	r3, [r7, #12]
    e802:	685b      	ldr	r3, [r3, #4]
    e804:	4413      	add	r3, r2
    e806:	69ba      	ldr	r2, [r7, #24]
    e808:	6939      	ldr	r1, [r7, #16]
    e80a:	4618      	mov	r0, r3
    e80c:	f7fd fc78 	bl	c100 <memcpy>
        psBuffer->ui32BufferTail_write = ((psBuffer->ui32BufferTail_write + ui32TempLen) % psBuffer->ui32Capacity);
    e810:	68fb      	ldr	r3, [r7, #12]
    e812:	685a      	ldr	r2, [r3, #4]
    e814:	69bb      	ldr	r3, [r7, #24]
    e816:	4413      	add	r3, r2
    e818:	68fa      	ldr	r2, [r7, #12]
    e81a:	6912      	ldr	r2, [r2, #16]
    e81c:	fbb3 f1f2 	udiv	r1, r3, r2
    e820:	fb02 f201 	mul.w	r2, r2, r1
    e824:	1a9a      	subs	r2, r3, r2
    e826:	68fb      	ldr	r3, [r7, #12]
    e828:	605a      	str	r2, [r3, #4]
        ui32CopyLen -= ui32TempLen;
    e82a:	69fa      	ldr	r2, [r7, #28]
    e82c:	69bb      	ldr	r3, [r7, #24]
    e82e:	1ad3      	subs	r3, r2, r3
    e830:	61fb      	str	r3, [r7, #28]
    while((psBuffer->ui32BufferTail_write + ui32CopyLen) >= psBuffer->ui32Capacity)
    e832:	68fb      	ldr	r3, [r7, #12]
    e834:	685a      	ldr	r2, [r3, #4]
    e836:	69fb      	ldr	r3, [r7, #28]
    e838:	441a      	add	r2, r3
    e83a:	68fb      	ldr	r3, [r7, #12]
    e83c:	691b      	ldr	r3, [r3, #16]
    e83e:	429a      	cmp	r2, r3
    e840:	d2d6      	bcs.n	e7f0 <am_app_utils_ring_buffer_push+0xbc>
    }
    configASSERT((psBuffer->ui32BufferTail_write + ui32CopyLen) < psBuffer->ui32Capacity);
    e842:	68fb      	ldr	r3, [r7, #12]
    e844:	685a      	ldr	r2, [r3, #4]
    e846:	69fb      	ldr	r3, [r7, #28]
    e848:	441a      	add	r2, r3
    e84a:	68fb      	ldr	r3, [r7, #12]
    e84c:	691b      	ldr	r3, [r3, #16]
    e84e:	429a      	cmp	r2, r3
    e850:	d300      	bcc.n	e854 <am_app_utils_ring_buffer_push+0x120>
    e852:	e7fe      	b.n	e852 <am_app_utils_ring_buffer_push+0x11e>
    
    memcpy((void*)&psBuffer->pui8Data[psBuffer->ui32BufferTail_write], &pui8Source[ui32TempLen], ui32CopyLen);
    e854:	68fb      	ldr	r3, [r7, #12]
    e856:	681a      	ldr	r2, [r3, #0]
    e858:	68fb      	ldr	r3, [r7, #12]
    e85a:	685b      	ldr	r3, [r3, #4]
    e85c:	18d0      	adds	r0, r2, r3
    e85e:	693a      	ldr	r2, [r7, #16]
    e860:	69bb      	ldr	r3, [r7, #24]
    e862:	4413      	add	r3, r2
    e864:	69fa      	ldr	r2, [r7, #28]
    e866:	4619      	mov	r1, r3
    e868:	f7fd fc4a 	bl	c100 <memcpy>
    psBuffer->ui32BufferTail_write = ((psBuffer->ui32BufferTail_write + ui32CopyLen) % psBuffer->ui32Capacity);
    e86c:	68fb      	ldr	r3, [r7, #12]
    e86e:	685a      	ldr	r2, [r3, #4]
    e870:	69fb      	ldr	r3, [r7, #28]
    e872:	4413      	add	r3, r2
    e874:	68fa      	ldr	r2, [r7, #12]
    e876:	6912      	ldr	r2, [r2, #16]
    e878:	fbb3 f1f2 	udiv	r1, r3, r2
    e87c:	fb02 f201 	mul.w	r2, r2, r1
    e880:	1a9a      	subs	r2, r3, r2
    e882:	68fb      	ldr	r3, [r7, #12]
    e884:	605a      	str	r2, [r3, #4]
    
    return ui32ReturnPushLen;
    e886:	697b      	ldr	r3, [r7, #20]

}
    e888:	4618      	mov	r0, r3
    e88a:	3720      	adds	r7, #32
    e88c:	46bd      	mov	sp, r7
    e88e:	bd80      	pop	{r7, pc}

0000e890 <am_app_utils_ring_buffer_pop>:


uint32_t am_app_utils_ring_buffer_pop(am_app_utils_ring_buffer_t *psBuffer, void *pvDest,
                         uint32_t ui32Bytes)
{
    e890:	b580      	push	{r7, lr}
    e892:	b08a      	sub	sp, #40	; 0x28
    e894:	af00      	add	r7, sp, #0
    e896:	60f8      	str	r0, [r7, #12]
    e898:	60b9      	str	r1, [r7, #8]
    e89a:	607a      	str	r2, [r7, #4]
    uint32_t ui32CopyLen = 0;
    e89c:	2300      	movs	r3, #0
    e89e:	627b      	str	r3, [r7, #36]	; 0x24
    
    uint32_t ui32TempLen = 0;
    e8a0:	2300      	movs	r3, #0
    e8a2:	623b      	str	r3, [r7, #32]
    
    uint32_t ui32DataLen = 0;
    e8a4:	2300      	movs	r3, #0
    e8a6:	61fb      	str	r3, [r7, #28]

    uint32_t ui32ReturnPopLen = 0;
    e8a8:	2300      	movs	r3, #0
    e8aa:	61bb      	str	r3, [r7, #24]

    uint8_t *pui8Dest;

    pui8Dest = (uint8_t *) pvDest;
    e8ac:	68bb      	ldr	r3, [r7, #8]
    e8ae:	617b      	str	r3, [r7, #20]
    ui32DataLen = am_app_utils_get_ring_buffer_status(psBuffer);
    e8b0:	68f8      	ldr	r0, [r7, #12]
    e8b2:	f000 f86b 	bl	e98c <am_app_utils_get_ring_buffer_status>
    e8b6:	61f8      	str	r0, [r7, #28]
   
    if(am_app_utils_ring_buffer_overwrite(psBuffer))
    e8b8:	68fb      	ldr	r3, [r7, #12]
    e8ba:	685a      	ldr	r2, [r3, #4]
    e8bc:	68fb      	ldr	r3, [r7, #12]
    e8be:	689b      	ldr	r3, [r3, #8]
    e8c0:	429a      	cmp	r2, r3
    e8c2:	d007      	beq.n	e8d4 <am_app_utils_ring_buffer_pop+0x44>
    e8c4:	68fb      	ldr	r3, [r7, #12]
    e8c6:	68db      	ldr	r3, [r3, #12]
    e8c8:	2b01      	cmp	r3, #1
    e8ca:	d103      	bne.n	e8d4 <am_app_utils_ring_buffer_pop+0x44>
    {
        psBuffer->ui32BufferHead_read = (psBuffer->ui32BufferTail_write);
    e8cc:	68fb      	ldr	r3, [r7, #12]
    e8ce:	685a      	ldr	r2, [r3, #4]
    e8d0:	68fb      	ldr	r3, [r7, #12]
    e8d2:	609a      	str	r2, [r3, #8]
       
    }

    // pop len can't exceed the length of buffer
    ui32CopyLen = ui32Bytes < ui32DataLen ? ui32Bytes : ui32DataLen;
    e8d4:	69fa      	ldr	r2, [r7, #28]
    e8d6:	687b      	ldr	r3, [r7, #4]
    e8d8:	4293      	cmp	r3, r2
    e8da:	bf28      	it	cs
    e8dc:	4613      	movcs	r3, r2
    e8de:	627b      	str	r3, [r7, #36]	; 0x24
    
    ui32ReturnPopLen = ui32CopyLen;
    e8e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    e8e2:	61bb      	str	r3, [r7, #24]

    while((psBuffer->ui32BufferHead_read + ui32CopyLen) >= psBuffer->ui32Capacity)
    e8e4:	e020      	b.n	e928 <am_app_utils_ring_buffer_pop+0x98>
    {
        ui32TempLen = psBuffer->ui32Capacity - psBuffer->ui32BufferHead_read;
    e8e6:	68fb      	ldr	r3, [r7, #12]
    e8e8:	691a      	ldr	r2, [r3, #16]
    e8ea:	68fb      	ldr	r3, [r7, #12]
    e8ec:	689b      	ldr	r3, [r3, #8]
    e8ee:	1ad3      	subs	r3, r2, r3
    e8f0:	623b      	str	r3, [r7, #32]
        memcpy(pui8Dest, (void*)&psBuffer->pui8Data[psBuffer->ui32BufferHead_read], ui32TempLen);
    e8f2:	68fb      	ldr	r3, [r7, #12]
    e8f4:	681a      	ldr	r2, [r3, #0]
    e8f6:	68fb      	ldr	r3, [r7, #12]
    e8f8:	689b      	ldr	r3, [r3, #8]
    e8fa:	4413      	add	r3, r2
    e8fc:	6a3a      	ldr	r2, [r7, #32]
    e8fe:	4619      	mov	r1, r3
    e900:	6978      	ldr	r0, [r7, #20]
    e902:	f7fd fbfd 	bl	c100 <memcpy>
        psBuffer->ui32BufferHead_read = ((psBuffer->ui32BufferHead_read + ui32TempLen) % psBuffer->ui32Capacity);
    e906:	68fb      	ldr	r3, [r7, #12]
    e908:	689a      	ldr	r2, [r3, #8]
    e90a:	6a3b      	ldr	r3, [r7, #32]
    e90c:	4413      	add	r3, r2
    e90e:	68fa      	ldr	r2, [r7, #12]
    e910:	6912      	ldr	r2, [r2, #16]
    e912:	fbb3 f1f2 	udiv	r1, r3, r2
    e916:	fb02 f201 	mul.w	r2, r2, r1
    e91a:	1a9a      	subs	r2, r3, r2
    e91c:	68fb      	ldr	r3, [r7, #12]
    e91e:	609a      	str	r2, [r3, #8]
        ui32CopyLen -= ui32TempLen;
    e920:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    e922:	6a3b      	ldr	r3, [r7, #32]
    e924:	1ad3      	subs	r3, r2, r3
    e926:	627b      	str	r3, [r7, #36]	; 0x24
    while((psBuffer->ui32BufferHead_read + ui32CopyLen) >= psBuffer->ui32Capacity)
    e928:	68fb      	ldr	r3, [r7, #12]
    e92a:	689a      	ldr	r2, [r3, #8]
    e92c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    e92e:	441a      	add	r2, r3
    e930:	68fb      	ldr	r3, [r7, #12]
    e932:	691b      	ldr	r3, [r3, #16]
    e934:	429a      	cmp	r2, r3
    e936:	d2d6      	bcs.n	e8e6 <am_app_utils_ring_buffer_pop+0x56>
    }

    configASSERT((psBuffer->ui32BufferHead_read + ui32CopyLen) < psBuffer->ui32Capacity);
    e938:	68fb      	ldr	r3, [r7, #12]
    e93a:	689a      	ldr	r2, [r3, #8]
    e93c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    e93e:	441a      	add	r2, r3
    e940:	68fb      	ldr	r3, [r7, #12]
    e942:	691b      	ldr	r3, [r3, #16]
    e944:	429a      	cmp	r2, r3
    e946:	d300      	bcc.n	e94a <am_app_utils_ring_buffer_pop+0xba>
    e948:	e7fe      	b.n	e948 <am_app_utils_ring_buffer_pop+0xb8>
    
    memcpy(&pui8Dest[ui32TempLen], (void*)&psBuffer->pui8Data[psBuffer->ui32BufferHead_read], ui32CopyLen);
    e94a:	697a      	ldr	r2, [r7, #20]
    e94c:	6a3b      	ldr	r3, [r7, #32]
    e94e:	18d0      	adds	r0, r2, r3
    e950:	68fb      	ldr	r3, [r7, #12]
    e952:	681a      	ldr	r2, [r3, #0]
    e954:	68fb      	ldr	r3, [r7, #12]
    e956:	689b      	ldr	r3, [r3, #8]
    e958:	4413      	add	r3, r2
    e95a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    e95c:	4619      	mov	r1, r3
    e95e:	f7fd fbcf 	bl	c100 <memcpy>
    
    psBuffer->ui32BufferHead_read = ((psBuffer->ui32BufferHead_read + ui32CopyLen) % psBuffer->ui32Capacity);
    e962:	68fb      	ldr	r3, [r7, #12]
    e964:	689a      	ldr	r2, [r3, #8]
    e966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    e968:	4413      	add	r3, r2
    e96a:	68fa      	ldr	r2, [r7, #12]
    e96c:	6912      	ldr	r2, [r2, #16]
    e96e:	fbb3 f1f2 	udiv	r1, r3, r2
    e972:	fb02 f201 	mul.w	r2, r2, r1
    e976:	1a9a      	subs	r2, r3, r2
    e978:	68fb      	ldr	r3, [r7, #12]
    e97a:	609a      	str	r2, [r3, #8]
      
    psBuffer->ui32OverWriting = 0;
    e97c:	68fb      	ldr	r3, [r7, #12]
    e97e:	2200      	movs	r2, #0
    e980:	60da      	str	r2, [r3, #12]

    return ui32ReturnPopLen;
    e982:	69bb      	ldr	r3, [r7, #24]
}
    e984:	4618      	mov	r0, r3
    e986:	3728      	adds	r7, #40	; 0x28
    e988:	46bd      	mov	sp, r7
    e98a:	bd80      	pop	{r7, pc}

0000e98c <am_app_utils_get_ring_buffer_status>:
//! @return The number of data left.
//
//*****************************************************************************
uint32_t
am_app_utils_get_ring_buffer_status(am_app_utils_ring_buffer_t *psBuffer)
{
    e98c:	b480      	push	{r7}
    e98e:	b085      	sub	sp, #20
    e990:	af00      	add	r7, sp, #0
    e992:	6078      	str	r0, [r7, #4]
    uint32_t ui32NewDataLen = 0;
    e994:	2300      	movs	r3, #0
    e996:	60fb      	str	r3, [r7, #12]
    
    if (am_app_utils_ring_buffer_overwrite(psBuffer) || am_app_utils_ring_buffer_full(psBuffer))
    e998:	687b      	ldr	r3, [r7, #4]
    e99a:	685a      	ldr	r2, [r3, #4]
    e99c:	687b      	ldr	r3, [r7, #4]
    e99e:	689b      	ldr	r3, [r3, #8]
    e9a0:	429a      	cmp	r2, r3
    e9a2:	d003      	beq.n	e9ac <am_app_utils_get_ring_buffer_status+0x20>
    e9a4:	687b      	ldr	r3, [r7, #4]
    e9a6:	68db      	ldr	r3, [r3, #12]
    e9a8:	2b01      	cmp	r3, #1
    e9aa:	d009      	beq.n	e9c0 <am_app_utils_get_ring_buffer_status+0x34>
    e9ac:	687b      	ldr	r3, [r7, #4]
    e9ae:	685a      	ldr	r2, [r3, #4]
    e9b0:	687b      	ldr	r3, [r7, #4]
    e9b2:	689b      	ldr	r3, [r3, #8]
    e9b4:	429a      	cmp	r2, r3
    e9b6:	d108      	bne.n	e9ca <am_app_utils_get_ring_buffer_status+0x3e>
    e9b8:	687b      	ldr	r3, [r7, #4]
    e9ba:	68db      	ldr	r3, [r3, #12]
    e9bc:	2b01      	cmp	r3, #1
    e9be:	d104      	bne.n	e9ca <am_app_utils_get_ring_buffer_status+0x3e>
    {
        ui32NewDataLen = psBuffer->ui32Capacity;
    e9c0:	687b      	ldr	r3, [r7, #4]
    e9c2:	691b      	ldr	r3, [r3, #16]
    e9c4:	60fb      	str	r3, [r7, #12]
        return ui32NewDataLen;
    e9c6:	68fb      	ldr	r3, [r7, #12]
    e9c8:	e010      	b.n	e9ec <am_app_utils_get_ring_buffer_status+0x60>
    }
    
    ui32NewDataLen = ((psBuffer->ui32BufferTail_write + psBuffer->ui32Capacity - psBuffer->ui32BufferHead_read) % 
    e9ca:	687b      	ldr	r3, [r7, #4]
    e9cc:	685a      	ldr	r2, [r3, #4]
    e9ce:	687b      	ldr	r3, [r7, #4]
    e9d0:	691b      	ldr	r3, [r3, #16]
    e9d2:	441a      	add	r2, r3
    e9d4:	687b      	ldr	r3, [r7, #4]
    e9d6:	689b      	ldr	r3, [r3, #8]
    e9d8:	1ad3      	subs	r3, r2, r3
        psBuffer->ui32Capacity);
    e9da:	687a      	ldr	r2, [r7, #4]
    e9dc:	6912      	ldr	r2, [r2, #16]
    ui32NewDataLen = ((psBuffer->ui32BufferTail_write + psBuffer->ui32Capacity - psBuffer->ui32BufferHead_read) % 
    e9de:	fbb3 f1f2 	udiv	r1, r3, r2
    e9e2:	fb02 f201 	mul.w	r2, r2, r1
    e9e6:	1a9b      	subs	r3, r3, r2
    e9e8:	60fb      	str	r3, [r7, #12]

    return ui32NewDataLen; 
    e9ea:	68fb      	ldr	r3, [r7, #12]

}
    e9ec:	4618      	mov	r0, r3
    e9ee:	3714      	adds	r7, #20
    e9f0:	46bd      	mov	sp, r7
    e9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
    e9f6:	4770      	bx	lr

0000e9f8 <am_devices_led_init>:
//! @return None.
//
//*****************************************************************************
void
am_devices_led_init(am_devices_led_t *psLED)
{
    e9f8:	b580      	push	{r7, lr}
    e9fa:	b082      	sub	sp, #8
    e9fc:	af00      	add	r7, sp, #0
    e9fe:	6078      	str	r0, [r7, #4]
    if ( (psLED == NULL)    ||
    ea00:	687b      	ldr	r3, [r7, #4]
    ea02:	2b00      	cmp	r3, #0
    ea04:	d03d      	beq.n	ea82 <am_devices_led_init+0x8a>
         (psLED->ui32GPIONumber >= AM_HAL_GPIO_MAX_PADS) )
    ea06:	687b      	ldr	r3, [r7, #4]
    ea08:	681b      	ldr	r3, [r3, #0]
    if ( (psLED == NULL)    ||
    ea0a:	2b31      	cmp	r3, #49	; 0x31
    ea0c:	d839      	bhi.n	ea82 <am_devices_led_init+0x8a>

#if AM_APOLLO3_GPIO
    //
    // Handle Direct Drive Versus 3-State (with pull-up or no buffer).
    //
    if ( AM_DEVICES_LED_POL_DIRECT_DRIVE_M & psLED->ui32Polarity )
    ea0e:	687b      	ldr	r3, [r7, #4]
    ea10:	685b      	ldr	r3, [r3, #4]
    ea12:	f003 0302 	and.w	r3, r3, #2
    ea16:	2b00      	cmp	r3, #0
    ea18:	d019      	beq.n	ea4e <am_devices_led_init+0x56>
    {
        //
        // Configure the pin as a push-pull GPIO output.
        //
        am_hal_gpio_pinconfig(psLED->ui32GPIONumber, g_AM_HAL_GPIO_OUTPUT);
    ea1a:	687b      	ldr	r3, [r7, #4]
    ea1c:	681a      	ldr	r2, [r3, #0]
    ea1e:	4b1b      	ldr	r3, [pc, #108]	; (ea8c <am_devices_led_init+0x94>)
    ea20:	6819      	ldr	r1, [r3, #0]
    ea22:	4610      	mov	r0, r2
    ea24:	f7fe fb22 	bl	d06c <am_hal_gpio_pinconfig>
        // state.  Note that for Apollo3 GPIOs in push-pull mode, the output
        // enable, normally a tri-state control, instead functions as an enable
        // for Fast GPIO. Its state does not matter on previous chips, so for
        // normal GPIO usage on Apollo3, it must be disabled.
        //
        am_hal_gpio_state_write(psLED->ui32GPIONumber, AM_HAL_GPIO_OUTPUT_TRISTATE_DISABLE);
    ea28:	687b      	ldr	r3, [r7, #4]
    ea2a:	681b      	ldr	r3, [r3, #0]
    ea2c:	2103      	movs	r1, #3
    ea2e:	4618      	mov	r0, r3
    ea30:	f7fe fd5c 	bl	d4ec <am_hal_gpio_state_write>
        am_hal_gpio_state_write(psLED->ui32GPIONumber,
    ea34:	687b      	ldr	r3, [r7, #4]
    ea36:	681a      	ldr	r2, [r3, #0]
                                psLED->ui32Polarity & AM_DEVICES_LED_POL_POLARITY_M ?
    ea38:	687b      	ldr	r3, [r7, #4]
    ea3a:	685b      	ldr	r3, [r3, #4]
                                AM_HAL_GPIO_OUTPUT_SET : AM_HAL_GPIO_OUTPUT_CLEAR);
    ea3c:	b2db      	uxtb	r3, r3
    ea3e:	f003 0301 	and.w	r3, r3, #1
    ea42:	b2db      	uxtb	r3, r3
        am_hal_gpio_state_write(psLED->ui32GPIONumber,
    ea44:	4619      	mov	r1, r3
    ea46:	4610      	mov	r0, r2
    ea48:	f7fe fd50 	bl	d4ec <am_hal_gpio_state_write>
    ea4c:	e01a      	b.n	ea84 <am_devices_led_init+0x8c>
    else
    {
        //
        // Configure the pin as a tri-state GPIO.
        //
        am_hal_gpio_pinconfig(psLED->ui32GPIONumber, g_AM_HAL_GPIO_TRISTATE);
    ea4e:	687b      	ldr	r3, [r7, #4]
    ea50:	681a      	ldr	r2, [r3, #0]
    ea52:	4b0f      	ldr	r3, [pc, #60]	; (ea90 <am_devices_led_init+0x98>)
    ea54:	6819      	ldr	r1, [r3, #0]
    ea56:	4610      	mov	r0, r2
    ea58:	f7fe fb08 	bl	d06c <am_hal_gpio_pinconfig>

        //
        // Disable the output driver, and set the output value to the LEDs "ON"
        // state.
        //
        am_hal_gpio_state_write(psLED->ui32GPIONumber, AM_HAL_GPIO_OUTPUT_TRISTATE_DISABLE);
    ea5c:	687b      	ldr	r3, [r7, #4]
    ea5e:	681b      	ldr	r3, [r3, #0]
    ea60:	2103      	movs	r1, #3
    ea62:	4618      	mov	r0, r3
    ea64:	f7fe fd42 	bl	d4ec <am_hal_gpio_state_write>
        am_hal_gpio_state_write(psLED->ui32GPIONumber,
    ea68:	687b      	ldr	r3, [r7, #4]
    ea6a:	681a      	ldr	r2, [r3, #0]
                                psLED->ui32Polarity & AM_DEVICES_LED_POL_POLARITY_M ?
    ea6c:	687b      	ldr	r3, [r7, #4]
    ea6e:	685b      	ldr	r3, [r3, #4]
                                AM_HAL_GPIO_OUTPUT_SET : AM_HAL_GPIO_OUTPUT_CLEAR);
    ea70:	b2db      	uxtb	r3, r3
    ea72:	f003 0301 	and.w	r3, r3, #1
    ea76:	b2db      	uxtb	r3, r3
        am_hal_gpio_state_write(psLED->ui32GPIONumber,
    ea78:	4619      	mov	r1, r3
    ea7a:	4610      	mov	r0, r2
    ea7c:	f7fe fd36 	bl	d4ec <am_hal_gpio_state_write>
    ea80:	e000      	b.n	ea84 <am_devices_led_init+0x8c>
        return;
    ea82:	bf00      	nop
        am_hal_gpio_out_bit_replace(psLED->ui32GPIONumber,
                                    psLED->ui32Polarity &
                                    AM_DEVICES_LED_POL_POLARITY_M );
    }
#endif // AM_APOLLO3_GPIO
}
    ea84:	3708      	adds	r7, #8
    ea86:	46bd      	mov	sp, r7
    ea88:	bd80      	pop	{r7, pc}
    ea8a:	bf00      	nop
    ea8c:	00010b6c 	.word	0x00010b6c
    ea90:	00010b70 	.word	0x00010b70

0000ea94 <am_devices_led_array_init>:
//! @return None.
//
//*****************************************************************************
void
am_devices_led_array_init(am_devices_led_t *psLEDs, uint32_t ui32NumLEDs)
{
    ea94:	b580      	push	{r7, lr}
    ea96:	b084      	sub	sp, #16
    ea98:	af00      	add	r7, sp, #0
    ea9a:	6078      	str	r0, [r7, #4]
    ea9c:	6039      	str	r1, [r7, #0]
    uint32_t i;

    if ( (psLEDs == NULL)                       ||
    ea9e:	687b      	ldr	r3, [r7, #4]
    eaa0:	2b00      	cmp	r3, #0
    eaa2:	d014      	beq.n	eace <am_devices_led_array_init+0x3a>
    eaa4:	683b      	ldr	r3, [r7, #0]
    eaa6:	2b1f      	cmp	r3, #31
    eaa8:	d811      	bhi.n	eace <am_devices_led_array_init+0x3a>
    }

    //
    // Loop through the list of LEDs, configuring each one individually.
    //
    for ( i = 0; i < ui32NumLEDs; i++ )
    eaaa:	2300      	movs	r3, #0
    eaac:	60fb      	str	r3, [r7, #12]
    eaae:	e009      	b.n	eac4 <am_devices_led_array_init+0x30>
    {
        am_devices_led_init(psLEDs + i);
    eab0:	68fb      	ldr	r3, [r7, #12]
    eab2:	00db      	lsls	r3, r3, #3
    eab4:	687a      	ldr	r2, [r7, #4]
    eab6:	4413      	add	r3, r2
    eab8:	4618      	mov	r0, r3
    eaba:	f7ff ff9d 	bl	e9f8 <am_devices_led_init>
    for ( i = 0; i < ui32NumLEDs; i++ )
    eabe:	68fb      	ldr	r3, [r7, #12]
    eac0:	3301      	adds	r3, #1
    eac2:	60fb      	str	r3, [r7, #12]
    eac4:	68fa      	ldr	r2, [r7, #12]
    eac6:	683b      	ldr	r3, [r7, #0]
    eac8:	429a      	cmp	r2, r3
    eaca:	d3f1      	bcc.n	eab0 <am_devices_led_array_init+0x1c>
    eacc:	e000      	b.n	ead0 <am_devices_led_array_init+0x3c>
        return;
    eace:	bf00      	nop
    }
}
    ead0:	3710      	adds	r7, #16
    ead2:	46bd      	mov	sp, r7
    ead4:	bd80      	pop	{r7, pc}

0000ead6 <am_devices_led_on>:
//! @return None.
//
//*****************************************************************************
void
am_devices_led_on(am_devices_led_t *psLEDs, uint32_t ui32LEDNum)
{
    ead6:	b580      	push	{r7, lr}
    ead8:	b082      	sub	sp, #8
    eada:	af00      	add	r7, sp, #0
    eadc:	6078      	str	r0, [r7, #4]
    eade:	6039      	str	r1, [r7, #0]
    if ( (psLEDs == NULL)                       ||
    eae0:	687b      	ldr	r3, [r7, #4]
    eae2:	2b00      	cmp	r3, #0
    eae4:	d02e      	beq.n	eb44 <am_devices_led_on+0x6e>
    eae6:	683b      	ldr	r3, [r7, #0]
    eae8:	2b1e      	cmp	r3, #30
    eaea:	d82b      	bhi.n	eb44 <am_devices_led_on+0x6e>
         (ui32LEDNum >= MAX_LEDS)               ||
         (psLEDs[ui32LEDNum].ui32GPIONumber >= AM_HAL_GPIO_MAX_PADS) )
    eaec:	683b      	ldr	r3, [r7, #0]
    eaee:	00db      	lsls	r3, r3, #3
    eaf0:	687a      	ldr	r2, [r7, #4]
    eaf2:	4413      	add	r3, r2
    eaf4:	681b      	ldr	r3, [r3, #0]
         (ui32LEDNum >= MAX_LEDS)               ||
    eaf6:	2b31      	cmp	r3, #49	; 0x31
    eaf8:	d824      	bhi.n	eb44 <am_devices_led_on+0x6e>

#if AM_APOLLO3_GPIO
    //
    // Handle Direct Drive Versus 3-State (with pull-up or no buffer).
    //
    if ( AM_DEVICES_LED_POL_DIRECT_DRIVE_M & psLEDs[ui32LEDNum].ui32Polarity )
    eafa:	683b      	ldr	r3, [r7, #0]
    eafc:	00db      	lsls	r3, r3, #3
    eafe:	687a      	ldr	r2, [r7, #4]
    eb00:	4413      	add	r3, r2
    eb02:	685b      	ldr	r3, [r3, #4]
    eb04:	f003 0302 	and.w	r3, r3, #2
    eb08:	2b00      	cmp	r3, #0
    eb0a:	d011      	beq.n	eb30 <am_devices_led_on+0x5a>
    {
        //
        // Set the output to the correct state for the LED.
        //
        am_hal_gpio_state_write(psLEDs[ui32LEDNum].ui32GPIONumber,
    eb0c:	683b      	ldr	r3, [r7, #0]
    eb0e:	00db      	lsls	r3, r3, #3
    eb10:	687a      	ldr	r2, [r7, #4]
    eb12:	4413      	add	r3, r2
    eb14:	6818      	ldr	r0, [r3, #0]
                                psLEDs[ui32LEDNum].ui32Polarity & AM_DEVICES_LED_POL_POLARITY_M ?
    eb16:	683b      	ldr	r3, [r7, #0]
    eb18:	00db      	lsls	r3, r3, #3
    eb1a:	687a      	ldr	r2, [r7, #4]
    eb1c:	4413      	add	r3, r2
    eb1e:	685b      	ldr	r3, [r3, #4]
                                AM_HAL_GPIO_OUTPUT_SET : AM_HAL_GPIO_OUTPUT_CLEAR);
    eb20:	b2db      	uxtb	r3, r3
    eb22:	f003 0301 	and.w	r3, r3, #1
    eb26:	b2db      	uxtb	r3, r3
        am_hal_gpio_state_write(psLEDs[ui32LEDNum].ui32GPIONumber,
    eb28:	4619      	mov	r1, r3
    eb2a:	f7fe fcdf 	bl	d4ec <am_hal_gpio_state_write>
    eb2e:	e00a      	b.n	eb46 <am_devices_led_on+0x70>
    else
    {
        //
        // Turn on the output driver for the LED.
        //
        am_hal_gpio_state_write(psLEDs[ui32LEDNum].ui32GPIONumber,
    eb30:	683b      	ldr	r3, [r7, #0]
    eb32:	00db      	lsls	r3, r3, #3
    eb34:	687a      	ldr	r2, [r7, #4]
    eb36:	4413      	add	r3, r2
    eb38:	681b      	ldr	r3, [r3, #0]
    eb3a:	2104      	movs	r1, #4
    eb3c:	4618      	mov	r0, r3
    eb3e:	f7fe fcd5 	bl	d4ec <am_hal_gpio_state_write>
    eb42:	e000      	b.n	eb46 <am_devices_led_on+0x70>
        return;
    eb44:	bf00      	nop
        // Turn on the output driver for the LED.
        //
        am_hal_gpio_out_enable_bit_set(psLEDs[ui32LEDNum].ui32GPIONumber);
    }
#endif // AM_APOLLO3_GPIO
}
    eb46:	3708      	adds	r7, #8
    eb48:	46bd      	mov	sp, r7
    eb4a:	bd80      	pop	{r7, pc}

0000eb4c <am_devices_led_off>:
//! @return None.
//
//*****************************************************************************
void
am_devices_led_off(am_devices_led_t *psLEDs, uint32_t ui32LEDNum)
{
    eb4c:	b580      	push	{r7, lr}
    eb4e:	b082      	sub	sp, #8
    eb50:	af00      	add	r7, sp, #0
    eb52:	6078      	str	r0, [r7, #4]
    eb54:	6039      	str	r1, [r7, #0]
    if ( (psLEDs == NULL)                       ||
    eb56:	687b      	ldr	r3, [r7, #4]
    eb58:	2b00      	cmp	r3, #0
    eb5a:	d031      	beq.n	ebc0 <am_devices_led_off+0x74>
    eb5c:	683b      	ldr	r3, [r7, #0]
    eb5e:	2b1e      	cmp	r3, #30
    eb60:	d82e      	bhi.n	ebc0 <am_devices_led_off+0x74>
         (ui32LEDNum >= MAX_LEDS)               ||
         (psLEDs[ui32LEDNum].ui32GPIONumber >= AM_HAL_GPIO_MAX_PADS) )
    eb62:	683b      	ldr	r3, [r7, #0]
    eb64:	00db      	lsls	r3, r3, #3
    eb66:	687a      	ldr	r2, [r7, #4]
    eb68:	4413      	add	r3, r2
    eb6a:	681b      	ldr	r3, [r3, #0]
         (ui32LEDNum >= MAX_LEDS)               ||
    eb6c:	2b31      	cmp	r3, #49	; 0x31
    eb6e:	d827      	bhi.n	ebc0 <am_devices_led_off+0x74>

#if AM_APOLLO3_GPIO
    //
    // Handle Direct Drive Versus 3-State (with pull-up or no buffer).
    //
    if ( AM_DEVICES_LED_POL_DIRECT_DRIVE_M & psLEDs[ui32LEDNum].ui32Polarity )
    eb70:	683b      	ldr	r3, [r7, #0]
    eb72:	00db      	lsls	r3, r3, #3
    eb74:	687a      	ldr	r2, [r7, #4]
    eb76:	4413      	add	r3, r2
    eb78:	685b      	ldr	r3, [r3, #4]
    eb7a:	f003 0302 	and.w	r3, r3, #2
    eb7e:	2b00      	cmp	r3, #0
    eb80:	d014      	beq.n	ebac <am_devices_led_off+0x60>
    {
        //
        // Set the output to the correct state for the LED.
        //
        am_hal_gpio_state_write(psLEDs[ui32LEDNum].ui32GPIONumber,
    eb82:	683b      	ldr	r3, [r7, #0]
    eb84:	00db      	lsls	r3, r3, #3
    eb86:	687a      	ldr	r2, [r7, #4]
    eb88:	4413      	add	r3, r2
    eb8a:	6818      	ldr	r0, [r3, #0]
                                psLEDs[ui32LEDNum].ui32Polarity & AM_DEVICES_LED_POL_POLARITY_M ?
    eb8c:	683b      	ldr	r3, [r7, #0]
    eb8e:	00db      	lsls	r3, r3, #3
    eb90:	687a      	ldr	r2, [r7, #4]
    eb92:	4413      	add	r3, r2
    eb94:	685b      	ldr	r3, [r3, #4]
    eb96:	f003 0301 	and.w	r3, r3, #1
        am_hal_gpio_state_write(psLEDs[ui32LEDNum].ui32GPIONumber,
    eb9a:	2b00      	cmp	r3, #0
    eb9c:	bf0c      	ite	eq
    eb9e:	2301      	moveq	r3, #1
    eba0:	2300      	movne	r3, #0
    eba2:	b2db      	uxtb	r3, r3
    eba4:	4619      	mov	r1, r3
    eba6:	f7fe fca1 	bl	d4ec <am_hal_gpio_state_write>
    ebaa:	e00a      	b.n	ebc2 <am_devices_led_off+0x76>
    else
    {
        //
        // Turn off the output driver for the LED.
        //
        am_hal_gpio_state_write(psLEDs[ui32LEDNum].ui32GPIONumber,
    ebac:	683b      	ldr	r3, [r7, #0]
    ebae:	00db      	lsls	r3, r3, #3
    ebb0:	687a      	ldr	r2, [r7, #4]
    ebb2:	4413      	add	r3, r2
    ebb4:	681b      	ldr	r3, [r3, #0]
    ebb6:	2103      	movs	r1, #3
    ebb8:	4618      	mov	r0, r3
    ebba:	f7fe fc97 	bl	d4ec <am_hal_gpio_state_write>
    ebbe:	e000      	b.n	ebc2 <am_devices_led_off+0x76>
        return;
    ebc0:	bf00      	nop
        // Turn off the output driver for the LED.
        //
        am_hal_gpio_out_enable_bit_clear(psLEDs[ui32LEDNum].ui32GPIONumber);
    }
#endif // AM_APOLLO3_GPIO
}
    ebc2:	3708      	adds	r7, #8
    ebc4:	46bd      	mov	sp, r7
    ebc6:	bd80      	pop	{r7, pc}

0000ebc8 <am_devices_led_toggle>:
//! @return None.
//
//*****************************************************************************
void
am_devices_led_toggle(am_devices_led_t *psLEDs, uint32_t ui32LEDNum)
{
    ebc8:	b580      	push	{r7, lr}
    ebca:	b084      	sub	sp, #16
    ebcc:	af00      	add	r7, sp, #0
    ebce:	6078      	str	r0, [r7, #4]
    ebd0:	6039      	str	r1, [r7, #0]
    if ( (psLEDs == NULL)                       ||
    ebd2:	687b      	ldr	r3, [r7, #4]
    ebd4:	2b00      	cmp	r3, #0
    ebd6:	d042      	beq.n	ec5e <am_devices_led_toggle+0x96>
    ebd8:	683b      	ldr	r3, [r7, #0]
    ebda:	2b1e      	cmp	r3, #30
    ebdc:	d83f      	bhi.n	ec5e <am_devices_led_toggle+0x96>
         (ui32LEDNum >= MAX_LEDS)               ||
         (psLEDs[ui32LEDNum].ui32GPIONumber >= AM_HAL_GPIO_MAX_PADS) )
    ebde:	683b      	ldr	r3, [r7, #0]
    ebe0:	00db      	lsls	r3, r3, #3
    ebe2:	687a      	ldr	r2, [r7, #4]
    ebe4:	4413      	add	r3, r2
    ebe6:	681b      	ldr	r3, [r3, #0]
         (ui32LEDNum >= MAX_LEDS)               ||
    ebe8:	2b31      	cmp	r3, #49	; 0x31
    ebea:	d838      	bhi.n	ec5e <am_devices_led_toggle+0x96>

#if AM_APOLLO3_GPIO
    //
    // Handle Direct Drive Versus 3-State (with pull-up or no buffer).
    //
    if ( AM_DEVICES_LED_POL_DIRECT_DRIVE_M & psLEDs[ui32LEDNum].ui32Polarity )
    ebec:	683b      	ldr	r3, [r7, #0]
    ebee:	00db      	lsls	r3, r3, #3
    ebf0:	687a      	ldr	r2, [r7, #4]
    ebf2:	4413      	add	r3, r2
    ebf4:	685b      	ldr	r3, [r3, #4]
    ebf6:	f003 0302 	and.w	r3, r3, #2
    ebfa:	2b00      	cmp	r3, #0
    ebfc:	d009      	beq.n	ec12 <am_devices_led_toggle+0x4a>
    {
        am_hal_gpio_state_write(psLEDs[ui32LEDNum].ui32GPIONumber,
    ebfe:	683b      	ldr	r3, [r7, #0]
    ec00:	00db      	lsls	r3, r3, #3
    ec02:	687a      	ldr	r2, [r7, #4]
    ec04:	4413      	add	r3, r2
    ec06:	681b      	ldr	r3, [r3, #0]
    ec08:	2102      	movs	r1, #2
    ec0a:	4618      	mov	r0, r3
    ec0c:	f7fe fc6e 	bl	d4ec <am_hal_gpio_state_write>
    ec10:	e026      	b.n	ec60 <am_devices_led_toggle+0x98>
        uint32_t ui32Ret, ui32Value;

        //
        // Check to see if the LED pin is enabled.
        //
        ui32Ret = am_hal_gpio_state_read(psLEDs[ui32LEDNum].ui32GPIONumber,
    ec12:	683b      	ldr	r3, [r7, #0]
    ec14:	00db      	lsls	r3, r3, #3
    ec16:	687a      	ldr	r2, [r7, #4]
    ec18:	4413      	add	r3, r2
    ec1a:	681b      	ldr	r3, [r3, #0]
    ec1c:	f107 0208 	add.w	r2, r7, #8
    ec20:	2102      	movs	r1, #2
    ec22:	4618      	mov	r0, r3
    ec24:	f7fe fbfe 	bl	d424 <am_hal_gpio_state_read>
    ec28:	60f8      	str	r0, [r7, #12]
                                         AM_HAL_GPIO_ENABLE_READ, &ui32Value);

        if ( ui32Ret == AM_HAL_STATUS_SUCCESS )
    ec2a:	68fb      	ldr	r3, [r7, #12]
    ec2c:	2b00      	cmp	r3, #0
    ec2e:	d117      	bne.n	ec60 <am_devices_led_toggle+0x98>
        {
            if ( ui32Value )
    ec30:	68bb      	ldr	r3, [r7, #8]
    ec32:	2b00      	cmp	r3, #0
    ec34:	d009      	beq.n	ec4a <am_devices_led_toggle+0x82>
            {
                //
                // If it was enabled, turn if off.
                //
                am_hal_gpio_state_write(psLEDs[ui32LEDNum].ui32GPIONumber,
    ec36:	683b      	ldr	r3, [r7, #0]
    ec38:	00db      	lsls	r3, r3, #3
    ec3a:	687a      	ldr	r2, [r7, #4]
    ec3c:	4413      	add	r3, r2
    ec3e:	681b      	ldr	r3, [r3, #0]
    ec40:	2103      	movs	r1, #3
    ec42:	4618      	mov	r0, r3
    ec44:	f7fe fc52 	bl	d4ec <am_hal_gpio_state_write>
    ec48:	e00a      	b.n	ec60 <am_devices_led_toggle+0x98>
            else
            {
                //
                // If it was not enabled, turn it on.
                //
                am_hal_gpio_state_write(psLEDs[ui32LEDNum].ui32GPIONumber,
    ec4a:	683b      	ldr	r3, [r7, #0]
    ec4c:	00db      	lsls	r3, r3, #3
    ec4e:	687a      	ldr	r2, [r7, #4]
    ec50:	4413      	add	r3, r2
    ec52:	681b      	ldr	r3, [r3, #0]
    ec54:	2104      	movs	r1, #4
    ec56:	4618      	mov	r0, r3
    ec58:	f7fe fc48 	bl	d4ec <am_hal_gpio_state_write>
    ec5c:	e000      	b.n	ec60 <am_devices_led_toggle+0x98>
        return;
    ec5e:	bf00      	nop
            //
            am_hal_gpio_out_enable_bit_set(psLEDs[ui32LEDNum].ui32GPIONumber);
        }
    }
#endif // AM_APOLLO3_GPIO
}
    ec60:	3710      	adds	r7, #16
    ec62:	46bd      	mov	sp, r7
    ec64:	bd80      	pop	{r7, pc}
	...

0000ec68 <Reset_Handler>:
Reset_Handler(void)
{
    //
    // Set the vector table pointer.
    //
    __asm("    ldr    r0, =0xE000ED08\n"
    ec68:	4811      	ldr	r0, [pc, #68]	; (ecb0 <zero_loop+0x12>)
    ec6a:	4912      	ldr	r1, [pc, #72]	; (ecb4 <zero_loop+0x16>)
    ec6c:	6001      	str	r1, [r0, #0]
          "    str    r1, [r0]");

    //
    // Set the stack pointer.
    //
    __asm("    ldr    sp, [r1]");
    ec6e:	f8d1 d000 	ldr.w	sp, [r1]
#ifndef NOFPU
    //
    // Enable the FPU.
    //
    __asm("ldr  r0, =0xE000ED88\n"
    ec72:	4811      	ldr	r0, [pc, #68]	; (ecb8 <zero_loop+0x1a>)
    ec74:	6801      	ldr	r1, [r0, #0]
    ec76:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    ec7a:	6001      	str	r1, [r0, #0]
    ec7c:	f3bf 8f4f 	dsb	sy
    ec80:	f3bf 8f6f 	isb	sy
          "isb\n");
#endif
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    __asm("    ldr     r0, =_init_data\n"
    ec84:	480d      	ldr	r0, [pc, #52]	; (ecbc <zero_loop+0x1e>)
    ec86:	490e      	ldr	r1, [pc, #56]	; (ecc0 <zero_loop+0x22>)
    ec88:	4a0e      	ldr	r2, [pc, #56]	; (ecc4 <zero_loop+0x26>)

0000ec8a <copy_loop>:
    ec8a:	f850 3b04 	ldr.w	r3, [r0], #4
    ec8e:	f841 3b04 	str.w	r3, [r1], #4
    ec92:	4291      	cmp	r1, r2
    ec94:	dbf9      	blt.n	ec8a <copy_loop>
          "        cmp     r1, r2\n"
          "        blt     copy_loop\n");
    //
    // Zero fill the bss segment.
    //
    __asm("    ldr     r0, =_sbss\n"
    ec96:	480c      	ldr	r0, [pc, #48]	; (ecc8 <zero_loop+0x2a>)
    ec98:	490c      	ldr	r1, [pc, #48]	; (eccc <zero_loop+0x2e>)
    ec9a:	f04f 0200 	mov.w	r2, #0

0000ec9e <zero_loop>:
    ec9e:	4288      	cmp	r0, r1
    eca0:	bfb8      	it	lt
    eca2:	f840 2b04 	strlt.w	r2, [r0], #4
    eca6:	dbfa      	blt.n	ec9e <zero_loop>
          "        blt     zero_loop");

    //
    // Call the application's entry point.
    //
    main();
    eca8:	f7fd fdf8 	bl	c89c <main>

    //
    // If main returns then execute a break point instruction
    //
    __asm("    bkpt     ");
    ecac:	be00      	bkpt	0x0000
}
    ecae:	bf00      	nop
    ecb0:	e000ed08 	.word	0xe000ed08
    ecb4:	0000c000 	.word	0x0000c000
    ecb8:	e000ed88 	.word	0xe000ed88
    ecbc:	00010e60 	.word	0x00010e60
    ecc0:	1000c000 	.word	0x1000c000
    ecc4:	1000c050 	.word	0x1000c050
    ecc8:	1000c050 	.word	0x1000c050
    eccc:	1001c188 	.word	0x1001c188

0000ecd0 <NMI_Handler>:
// by a debugger.
//
//*****************************************************************************
void
NMI_Handler(void)
{
    ecd0:	b480      	push	{r7}
    ecd2:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    ecd4:	e7fe      	b.n	ecd4 <NMI_Handler+0x4>

0000ecd6 <DebugMon_Handler>:
// for examination by a debugger.
//
//*****************************************************************************
void
am_default_isr(void)
{
    ecd6:	b480      	push	{r7}
    ecd8:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
    ecda:	e7fe      	b.n	ecda <DebugMon_Handler+0x4>

0000ecdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
    ecdc:	b480      	push	{r7}
    ecde:	b083      	sub	sp, #12
    ece0:	af00      	add	r7, sp, #0
    ece2:	4603      	mov	r3, r0
    ece4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
    ece6:	f997 3007 	ldrsb.w	r3, [r7, #7]
    ecea:	2b00      	cmp	r3, #0
    ecec:	db0b      	blt.n	ed06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ecee:	79fb      	ldrb	r3, [r7, #7]
    ecf0:	f003 021f 	and.w	r2, r3, #31
    ecf4:	4907      	ldr	r1, [pc, #28]	; (ed14 <__NVIC_EnableIRQ+0x38>)
    ecf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
    ecfa:	095b      	lsrs	r3, r3, #5
    ecfc:	2001      	movs	r0, #1
    ecfe:	fa00 f202 	lsl.w	r2, r0, r2
    ed02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
    ed06:	bf00      	nop
    ed08:	370c      	adds	r7, #12
    ed0a:	46bd      	mov	sp, r7
    ed0c:	f85d 7b04 	ldr.w	r7, [sp], #4
    ed10:	4770      	bx	lr
    ed12:	bf00      	nop
    ed14:	e000e100 	.word	0xe000e100

0000ed18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    ed18:	b480      	push	{r7}
    ed1a:	b083      	sub	sp, #12
    ed1c:	af00      	add	r7, sp, #0
    ed1e:	4603      	mov	r3, r0
    ed20:	6039      	str	r1, [r7, #0]
    ed22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
    ed24:	f997 3007 	ldrsb.w	r3, [r7, #7]
    ed28:	2b00      	cmp	r3, #0
    ed2a:	db0a      	blt.n	ed42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    ed2c:	683b      	ldr	r3, [r7, #0]
    ed2e:	b2da      	uxtb	r2, r3
    ed30:	490c      	ldr	r1, [pc, #48]	; (ed64 <__NVIC_SetPriority+0x4c>)
    ed32:	f997 3007 	ldrsb.w	r3, [r7, #7]
    ed36:	0152      	lsls	r2, r2, #5
    ed38:	b2d2      	uxtb	r2, r2
    ed3a:	440b      	add	r3, r1
    ed3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
    ed40:	e00a      	b.n	ed58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    ed42:	683b      	ldr	r3, [r7, #0]
    ed44:	b2da      	uxtb	r2, r3
    ed46:	4908      	ldr	r1, [pc, #32]	; (ed68 <__NVIC_SetPriority+0x50>)
    ed48:	79fb      	ldrb	r3, [r7, #7]
    ed4a:	f003 030f 	and.w	r3, r3, #15
    ed4e:	3b04      	subs	r3, #4
    ed50:	0152      	lsls	r2, r2, #5
    ed52:	b2d2      	uxtb	r2, r2
    ed54:	440b      	add	r3, r1
    ed56:	761a      	strb	r2, [r3, #24]
}
    ed58:	bf00      	nop
    ed5a:	370c      	adds	r7, #12
    ed5c:	46bd      	mov	sp, r7
    ed5e:	f85d 7b04 	ldr.w	r7, [sp], #4
    ed62:	4770      	bx	lr
    ed64:	e000e100 	.word	0xe000e100
    ed68:	e000ed00 	.word	0xe000ed00

0000ed6c <DebugLog>:

//*****************************************************************************
// The stdio function for debug usage
//*****************************************************************************

void DebugLog(const char* s) { am_util_stdio_printf("%s", s); }
    ed6c:	b580      	push	{r7, lr}
    ed6e:	b082      	sub	sp, #8
    ed70:	af00      	add	r7, sp, #0
    ed72:	6078      	str	r0, [r7, #4]
    ed74:	6879      	ldr	r1, [r7, #4]
    ed76:	4803      	ldr	r0, [pc, #12]	; (ed84 <DebugLog+0x18>)
    ed78:	f7ff fc52 	bl	e620 <am_util_stdio_printf>
    ed7c:	bf00      	nop
    ed7e:	3708      	adds	r7, #8
    ed80:	46bd      	mov	sp, r7
    ed82:	bd80      	pop	{r7, pc}
    ed84:	00010a14 	.word	0x00010a14

0000ed88 <timerA0_init>:
// Function to initialize Timer A0 to interrupt every 1/4 second.
//
//*****************************************************************************
void
timerA0_init(void)
{
    ed88:	b580      	push	{r7, lr}
    ed8a:	b082      	sub	sp, #8
    ed8c:	af00      	add	r7, sp, #0
    uint32_t ui32Period;

    //
    // Enable the LFRC.
    //
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_XTAL_START, 0);
    ed8e:	2100      	movs	r1, #0
    ed90:	2001      	movs	r0, #1
    ed92:	f000 fc9f 	bl	f6d4 <am_hal_clkgen_control>
    

    //
    // Set up timer A0.
    //
    am_hal_ctimer_clear(0, AM_HAL_CTIMER_TIMERA);
    ed96:	f64f 71ff 	movw	r1, #65535	; 0xffff
    ed9a:	2000      	movs	r0, #0
    ed9c:	f000 fd7e 	bl	f89c <am_hal_ctimer_clear>
    am_hal_ctimer_config(0, &g_sTimer0);
    eda0:	490a      	ldr	r1, [pc, #40]	; (edcc <timerA0_init+0x44>)
    eda2:	2000      	movs	r0, #0
    eda4:	f000 fd20 	bl	f7e8 <am_hal_ctimer_config>

    //
    // Set up timerA0 to 32Hz from LFRC divided to 1 second period.
    //
    ui32Period = 12000;
    eda8:	f642 63e0 	movw	r3, #12000	; 0x2ee0
    edac:	607b      	str	r3, [r7, #4]
    am_hal_ctimer_period_set(0, AM_HAL_CTIMER_TIMERA, ui32Period,
    edae:	687b      	ldr	r3, [r7, #4]
    edb0:	085b      	lsrs	r3, r3, #1
    edb2:	687a      	ldr	r2, [r7, #4]
    edb4:	f64f 71ff 	movw	r1, #65535	; 0xffff
    edb8:	2000      	movs	r0, #0
    edba:	f000 fd83 	bl	f8c4 <am_hal_ctimer_period_set>
                             (ui32Period >> 1));

    //
    // Clear the timer Interrupt
    //
    am_hal_ctimer_int_clear(AM_HAL_CTIMER_INT_TIMERA0);
    edbe:	2001      	movs	r0, #1
    edc0:	f000 fdea 	bl	f998 <am_hal_ctimer_int_clear>
}
    edc4:	bf00      	nop
    edc6:	3708      	adds	r7, #8
    edc8:	46bd      	mov	sp, r7
    edca:	bd80      	pop	{r7, pc}
    edcc:	1000c00c 	.word	0x1000c00c

0000edd0 <pdm_trigger_dma>:

//*****************************************************************************
// PDM initialization.
//*****************************************************************************
void pdm_trigger_dma(void)
{
    edd0:	b580      	push	{r7, lr}
    edd2:	b082      	sub	sp, #8
    edd4:	af00      	add	r7, sp, #0
    //
    // Configure DMA and target address.
    //
    am_hal_pdm_transfer_t sTransfer;
    sTransfer.ui32TargetAddr = (uint32_t ) g_ui32PCMDataBuff;
    edd6:	4b08      	ldr	r3, [pc, #32]	; (edf8 <pdm_trigger_dma+0x28>)
    edd8:	603b      	str	r3, [r7, #0]
    sTransfer.ui32TotalCount = (PCM_FRAME_SIZE * PCM_DATA_BYTES);
    edda:	f44f 63a0 	mov.w	r3, #1280	; 0x500
    edde:	607b      	str	r3, [r7, #4]

    //
    // Start the data transfer.
    //
    am_hal_pdm_dma_start(PDMHandle, &sTransfer);
    ede0:	4b06      	ldr	r3, [pc, #24]	; (edfc <pdm_trigger_dma+0x2c>)
    ede2:	681b      	ldr	r3, [r3, #0]
    ede4:	463a      	mov	r2, r7
    ede6:	4611      	mov	r1, r2
    ede8:	4618      	mov	r0, r3
    edea:	f7fd ffdd 	bl	cda8 <am_hal_pdm_dma_start>
}
    edee:	bf00      	nop
    edf0:	3708      	adds	r7, #8
    edf2:	46bd      	mov	sp, r7
    edf4:	bd80      	pop	{r7, pc}
    edf6:	bf00      	nop
    edf8:	1000c190 	.word	0x1000c190
    edfc:	1000c694 	.word	0x1000c694

0000ee00 <am_app_mic_verif_pdm_init>:

void am_app_mic_verif_pdm_init(void) 
{
    ee00:	b580      	push	{r7, lr}
    ee02:	b08a      	sub	sp, #40	; 0x28
    ee04:	af00      	add	r7, sp, #0
  //
  // Configure the necessary pins.
  //
  am_hal_gpio_pincfg_t sPinCfg = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
    ee06:	2300      	movs	r3, #0
    ee08:	627b      	str	r3, [r7, #36]	; 0x24

  // ARPIT 181019
  // sPinCfg.uFuncSel = AM_HAL_PIN_10_PDMCLK;
  // am_hal_gpio_pinconfig(10, sPinCfg);
  sPinCfg.uFuncSel = AM_HAL_PIN_12_PDMCLK;
    ee0a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
    ee0e:	2205      	movs	r2, #5
    ee10:	f362 0302 	bfi	r3, r2, #0, #3
    ee14:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  am_hal_gpio_pinconfig(12, sPinCfg);
    ee18:	6a79      	ldr	r1, [r7, #36]	; 0x24
    ee1a:	200c      	movs	r0, #12
    ee1c:	f7fe f926 	bl	d06c <am_hal_gpio_pinconfig>

  sPinCfg.uFuncSel = AM_HAL_PIN_11_PDMDATA;
    ee20:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
    ee24:	f043 0307 	orr.w	r3, r3, #7
    ee28:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  am_hal_gpio_pinconfig(11, sPinCfg);
    ee2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
    ee2e:	200b      	movs	r0, #11
    ee30:	f7fe f91c 	bl	d06c <am_hal_gpio_pinconfig>


    am_hal_pdm_config_t g_sPdmConfig = {
    ee34:	1d3b      	adds	r3, r7, #4
    ee36:	2220      	movs	r2, #32
    ee38:	2100      	movs	r1, #0
    ee3a:	4618      	mov	r0, r3
    ee3c:	f001 fbf6 	bl	1062c <memset>
    ee40:	230b      	movs	r3, #11
    ee42:	717b      	strb	r3, [r7, #5]
    ee44:	230b      	movs	r3, #11
    ee46:	71bb      	strb	r3, [r7, #6]
    ee48:	2318      	movs	r3, #24
    ee4a:	60bb      	str	r3, [r7, #8]
    ee4c:	2308      	movs	r3, #8
    ee4e:	613b      	str	r3, [r7, #16]
    ee50:	2305      	movs	r3, #5
    ee52:	753b      	strb	r3, [r7, #20]
    ee54:	2301      	movs	r3, #1
    ee56:	763b      	strb	r3, [r7, #24]
    ee58:	2303      	movs	r3, #3
    ee5a:	767b      	strb	r3, [r7, #25]
    };
    
//
  // Initialize, power-up, and configure the PDM.
  //
    am_hal_pdm_initialize(0, &PDMHandle);
    ee5c:	491f      	ldr	r1, [pc, #124]	; (eedc <am_app_mic_verif_pdm_init+0xdc>)
    ee5e:	2000      	movs	r0, #0
    ee60:	f7fd fdce 	bl	ca00 <am_hal_pdm_initialize>
    am_hal_pdm_power_control(PDMHandle, AM_HAL_PDM_POWER_ON, false);
    ee64:	4b1d      	ldr	r3, [pc, #116]	; (eedc <am_app_mic_verif_pdm_init+0xdc>)
    ee66:	681b      	ldr	r3, [r3, #0]
    ee68:	2200      	movs	r2, #0
    ee6a:	2100      	movs	r1, #0
    ee6c:	4618      	mov	r0, r3
    ee6e:	f7fd fe25 	bl	cabc <am_hal_pdm_power_control>
    am_hal_pdm_configure(PDMHandle, &g_sPdmConfig);
    ee72:	4b1a      	ldr	r3, [pc, #104]	; (eedc <am_app_mic_verif_pdm_init+0xdc>)
    ee74:	681b      	ldr	r3, [r3, #0]
    ee76:	1d3a      	adds	r2, r7, #4
    ee78:	4611      	mov	r1, r2
    ee7a:	4618      	mov	r0, r3
    ee7c:	f7fd fe86 	bl	cb8c <am_hal_pdm_configure>
    am_hal_pdm_fifo_flush(PDMHandle);
    ee80:	4b16      	ldr	r3, [pc, #88]	; (eedc <am_app_mic_verif_pdm_init+0xdc>)
    ee82:	681b      	ldr	r3, [r3, #0]
    ee84:	4618      	mov	r0, r3
    ee86:	f7fe f813 	bl	ceb0 <am_hal_pdm_fifo_flush>

    am_util_stdio_printf("PDM Settings:\r\n");
    ee8a:	4815      	ldr	r0, [pc, #84]	; (eee0 <am_app_mic_verif_pdm_init+0xe0>)
    ee8c:	f7ff fbc8 	bl	e620 <am_util_stdio_printf>
    am_util_stdio_printf("PDM Clock (Hz):         %12d\r\n", 750000);
    ee90:	4914      	ldr	r1, [pc, #80]	; (eee4 <am_app_mic_verif_pdm_init+0xe4>)
    ee92:	4815      	ldr	r0, [pc, #84]	; (eee8 <am_app_mic_verif_pdm_init+0xe8>)
    ee94:	f7ff fbc4 	bl	e620 <am_util_stdio_printf>
    am_util_stdio_printf("Effective Sample Freq.: %12d\r\n\n", 16000);
    ee98:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
    ee9c:	4813      	ldr	r0, [pc, #76]	; (eeec <am_app_mic_verif_pdm_init+0xec>)
    ee9e:	f7ff fbbf 	bl	e620 <am_util_stdio_printf>

    am_hal_pdm_enable(PDMHandle);
    eea2:	4b0e      	ldr	r3, [pc, #56]	; (eedc <am_app_mic_verif_pdm_init+0xdc>)
    eea4:	681b      	ldr	r3, [r3, #0]
    eea6:	4618      	mov	r0, r3
    eea8:	f7fd ff4c 	bl	cd44 <am_hal_pdm_enable>

    //
    // Configure and enable PDM interrupts (set up to trigger on DMA
    // completion).
    //
    am_hal_pdm_interrupt_enable(PDMHandle,
    eeac:	4b0b      	ldr	r3, [pc, #44]	; (eedc <am_app_mic_verif_pdm_init+0xdc>)
    eeae:	681b      	ldr	r3, [r3, #0]
    eeb0:	211e      	movs	r1, #30
    eeb2:	4618      	mov	r0, r3
    eeb4:	f7fe f826 	bl	cf04 <am_hal_pdm_interrupt_enable>
                                (AM_HAL_PDM_INT_DERR | AM_HAL_PDM_INT_DCMP |
                                AM_HAL_PDM_INT_UNDFL | AM_HAL_PDM_INT_OVF));

#if AM_CMSIS_REGS
    NVIC_SetPriority(PDM_IRQn, 4);
    eeb8:	2104      	movs	r1, #4
    eeba:	2013      	movs	r0, #19
    eebc:	f7ff ff2c 	bl	ed18 <__NVIC_SetPriority>
    NVIC_EnableIRQ(PDM_IRQn);
    eec0:	2013      	movs	r0, #19
    eec2:	f7ff ff0b 	bl	ecdc <__NVIC_EnableIRQ>


    //
    // Enable PDM
    //
    am_hal_pdm_enable(PDMHandle);
    eec6:	4b05      	ldr	r3, [pc, #20]	; (eedc <am_app_mic_verif_pdm_init+0xdc>)
    eec8:	681b      	ldr	r3, [r3, #0]
    eeca:	4618      	mov	r0, r3
    eecc:	f7fd ff3a 	bl	cd44 <am_hal_pdm_enable>
    pdm_trigger_dma();
    eed0:	f7ff ff7e 	bl	edd0 <pdm_trigger_dma>

}
    eed4:	bf00      	nop
    eed6:	3728      	adds	r7, #40	; 0x28
    eed8:	46bd      	mov	sp, r7
    eeda:	bd80      	pop	{r7, pc}
    eedc:	1000c694 	.word	0x1000c694
    eee0:	00010a28 	.word	0x00010a28
    eee4:	000b71b0 	.word	0x000b71b0
    eee8:	00010a38 	.word	0x00010a38
    eeec:	00010a58 	.word	0x00010a58

0000eef0 <am_app_mic_verif_sys_init>:
//
// Function to initialize Timer A0 to interrupt every 1/4 second.
//
//*****************************************************************************
void am_app_mic_verif_sys_init(void)
{
    eef0:	b580      	push	{r7, lr}
    eef2:	b082      	sub	sp, #8
    eef4:	af00      	add	r7, sp, #0
    //
    // Set the clock frequency.
    //
    am_hal_clkgen_control(AM_HAL_CLKGEN_CONTROL_SYSCLK_MAX, 0);
    eef6:	2100      	movs	r1, #0
    eef8:	2000      	movs	r0, #0
    eefa:	f000 fbeb 	bl	f6d4 <am_hal_clkgen_control>
    
    //
    // Set the default cache configuration
    //
    am_hal_cachectrl_config(&am_hal_cachectrl_defaults);
    eefe:	4841      	ldr	r0, [pc, #260]	; (f004 <am_app_mic_verif_sys_init+0x114>)
    ef00:	f000 fbb4 	bl	f66c <am_hal_cachectrl_config>
    am_hal_cachectrl_enable();
    ef04:	f000 fbdc 	bl	f6c0 <am_hal_cachectrl_enable>
    
    //
    // Configure the board for low power operation.
    //
    am_bsp_low_power_init();
    ef08:	f000 fada 	bl	f4c0 <am_bsp_low_power_init>

#if defined(AM_BSP_NUM_BUTTONS) && defined(AM_BSP_NUM_LEDS)
    //
    // Configure the button pin.
    //
    am_hal_gpio_pinconfig(AM_BSP_GPIO_BUTTON0, g_switch_button0);
    ef0c:	4b3e      	ldr	r3, [pc, #248]	; (f008 <am_app_mic_verif_sys_init+0x118>)
    ef0e:	6819      	ldr	r1, [r3, #0]
    ef10:	2010      	movs	r0, #16
    ef12:	f7fe f8ab 	bl	d06c <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_BUTTON1, g_switch_button1);
    ef16:	4b3d      	ldr	r3, [pc, #244]	; (f00c <am_app_mic_verif_sys_init+0x11c>)
    ef18:	6819      	ldr	r1, [r3, #0]
    ef1a:	2012      	movs	r0, #18
    ef1c:	f7fe f8a6 	bl	d06c <am_hal_gpio_pinconfig>
    am_hal_gpio_pinconfig(AM_BSP_GPIO_BUTTON2, g_switch_button2);
    ef20:	4b3b      	ldr	r3, [pc, #236]	; (f010 <am_app_mic_verif_sys_init+0x120>)
    ef22:	6819      	ldr	r1, [r3, #0]
    ef24:	2013      	movs	r0, #19
    ef26:	f7fe f8a1 	bl	d06c <am_hal_gpio_pinconfig>
    //
    // Clear the GPIO Interrupt (write to clear).
    //
    am_hal_gpio_interrupt_clear(AM_HAL_GPIO_BIT(AM_BSP_GPIO_BUTTON0));
    ef2a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    ef2e:	f04f 0100 	mov.w	r1, #0
    ef32:	f7fe fb9d 	bl	d670 <am_hal_gpio_interrupt_clear>
    am_hal_gpio_interrupt_clear(AM_HAL_GPIO_BIT(AM_BSP_GPIO_BUTTON1));
    ef36:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    ef3a:	f04f 0100 	mov.w	r1, #0
    ef3e:	f7fe fb97 	bl	d670 <am_hal_gpio_interrupt_clear>
    am_hal_gpio_interrupt_clear(AM_HAL_GPIO_BIT(AM_BSP_GPIO_BUTTON2));
    ef42:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    ef46:	f04f 0100 	mov.w	r1, #0
    ef4a:	f7fe fb91 	bl	d670 <am_hal_gpio_interrupt_clear>
    //
    // Enable the GPIO/button interrupt.
    //
    am_hal_gpio_interrupt_enable(AM_HAL_GPIO_BIT(AM_BSP_GPIO_BUTTON0));
    ef4e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    ef52:	f04f 0100 	mov.w	r1, #0
    ef56:	f7fe fb4d 	bl	d5f4 <am_hal_gpio_interrupt_enable>
    am_hal_gpio_interrupt_enable(AM_HAL_GPIO_BIT(AM_BSP_GPIO_BUTTON1));
    ef5a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    ef5e:	f04f 0100 	mov.w	r1, #0
    ef62:	f7fe fb47 	bl	d5f4 <am_hal_gpio_interrupt_enable>
    am_hal_gpio_interrupt_enable(AM_HAL_GPIO_BIT(AM_BSP_GPIO_BUTTON2));
    ef66:	f44f 2000 	mov.w	r0, #524288	; 0x80000
    ef6a:	f04f 0100 	mov.w	r1, #0
    ef6e:	f7fe fb41 	bl	d5f4 <am_hal_gpio_interrupt_enable>
    //
    // Configure the LEDs.
    //
    am_devices_led_array_init(am_bsp_psLEDs, AM_BSP_NUM_LEDS);
    ef72:	2105      	movs	r1, #5
    ef74:	4827      	ldr	r0, [pc, #156]	; (f014 <am_app_mic_verif_sys_init+0x124>)
    ef76:	f7ff fd8d 	bl	ea94 <am_devices_led_array_init>
    
    //
    // Turn the LEDs off
    //
    for (int ix = 0; ix < AM_BSP_NUM_LEDS; ix++) 
    ef7a:	2300      	movs	r3, #0
    ef7c:	607b      	str	r3, [r7, #4]
    ef7e:	e007      	b.n	ef90 <am_app_mic_verif_sys_init+0xa0>
    {
        am_devices_led_off(am_bsp_psLEDs, ix);
    ef80:	687b      	ldr	r3, [r7, #4]
    ef82:	4619      	mov	r1, r3
    ef84:	4823      	ldr	r0, [pc, #140]	; (f014 <am_app_mic_verif_sys_init+0x124>)
    ef86:	f7ff fde1 	bl	eb4c <am_devices_led_off>
    for (int ix = 0; ix < AM_BSP_NUM_LEDS; ix++) 
    ef8a:	687b      	ldr	r3, [r7, #4]
    ef8c:	3301      	adds	r3, #1
    ef8e:	607b      	str	r3, [r7, #4]
    ef90:	687b      	ldr	r3, [r7, #4]
    ef92:	2b04      	cmp	r3, #4
    ef94:	ddf4      	ble.n	ef80 <am_app_mic_verif_sys_init+0x90>
    }
    //
    // TimerA0 init.
    //
    timerA0_init();
    ef96:	f7ff fef7 	bl	ed88 <timerA0_init>

    //
    // Enable the timer Interrupt.
    //
    am_hal_ctimer_int_enable(AM_HAL_CTIMER_INT_TIMERA0);
    ef9a:	2001      	movs	r0, #1
    ef9c:	f000 fce8 	bl	f970 <am_hal_ctimer_int_enable>

#endif  // defined(AM_BSP_NUM_BUTTONS)  &&  defined(AM_BSP_NUM_LEDS)
 
#if AM_CMSIS_REGS
    NVIC_EnableIRQ(GPIO_IRQn);
    efa0:	200d      	movs	r0, #13
    efa2:	f7ff fe9b 	bl	ecdc <__NVIC_EnableIRQ>
    NVIC_EnableIRQ(CTIMER_IRQn);
    efa6:	200e      	movs	r0, #14
    efa8:	f7ff fe98 	bl	ecdc <__NVIC_EnableIRQ>
#endif  // AM_CMSIS_REGS

    //
    // Enable interrupts to the core.
    //
    am_hal_interrupt_master_enable();
    efac:	f000 fd34 	bl	fa18 <am_hal_interrupt_master_enable>
   
    //
    // Initialize the printf interface for UART output
    //
    am_bsp_uart_printf_enable();
    efb0:	f000 fab8 	bl	f524 <am_bsp_uart_printf_enable>

    //
    // Configure and enable burst mode
    //
    if (AM_HAL_STATUS_SUCCESS == am_hal_burst_mode_initialize(&eBurstModeAvailable))
    efb4:	4818      	ldr	r0, [pc, #96]	; (f018 <am_app_mic_verif_sys_init+0x128>)
    efb6:	f000 fae3 	bl	f580 <am_hal_burst_mode_initialize>
    efba:	4603      	mov	r3, r0
    efbc:	2b00      	cmp	r3, #0
    efbe:	d110      	bne.n	efe2 <am_app_mic_verif_sys_init+0xf2>
    {
        if (AM_HAL_BURST_AVAIL == eBurstModeAvailable)
    efc0:	4b15      	ldr	r3, [pc, #84]	; (f018 <am_app_mic_verif_sys_init+0x128>)
    efc2:	781b      	ldrb	r3, [r3, #0]
    efc4:	2b00      	cmp	r3, #0
    efc6:	d10c      	bne.n	efe2 <am_app_mic_verif_sys_init+0xf2>
        {
            // Put the MCU into "Burst" mode.
            if (AM_HAL_STATUS_SUCCESS == am_hal_burst_mode_enable(&eBurstMode))
    efc8:	4814      	ldr	r0, [pc, #80]	; (f01c <am_app_mic_verif_sys_init+0x12c>)
    efca:	f000 fb21 	bl	f610 <am_hal_burst_mode_enable>
    efce:	4603      	mov	r3, r0
    efd0:	2b00      	cmp	r3, #0
    efd2:	d106      	bne.n	efe2 <am_app_mic_verif_sys_init+0xf2>
            {
                if (AM_HAL_BURST_MODE == eBurstMode)
    efd4:	4b11      	ldr	r3, [pc, #68]	; (f01c <am_app_mic_verif_sys_init+0x12c>)
    efd6:	781b      	ldrb	r3, [r3, #0]
    efd8:	2b00      	cmp	r3, #0
    efda:	d102      	bne.n	efe2 <am_app_mic_verif_sys_init+0xf2>
                {
                    am_util_stdio_printf("Apollo3 operating in Burst Mode (96MHz)\r\n\n");
    efdc:	4810      	ldr	r0, [pc, #64]	; (f020 <am_app_mic_verif_sys_init+0x130>)
    efde:	f7ff fb1f 	bl	e620 <am_util_stdio_printf>

        }
    }

    // Turn on PDM
    am_app_mic_verif_pdm_init();
    efe2:	f7ff ff0d 	bl	ee00 <am_app_mic_verif_pdm_init>

    am_hal_ctimer_start(0, AM_HAL_CTIMER_TIMERA);
    efe6:	f64f 71ff 	movw	r1, #65535	; 0xffff
    efea:	2000      	movs	r0, #0
    efec:	f000 fc2c 	bl	f848 <am_hal_ctimer_start>

    am_app_utils_ring_buffer_init_all(am_sys_ring_buffers, g_SysRingBuffSetup, SYS_RINGBUFF_INIT_COUNT);
    eff0:	2201      	movs	r2, #1
    eff2:	490c      	ldr	r1, [pc, #48]	; (f024 <am_app_mic_verif_sys_init+0x134>)
    eff4:	480c      	ldr	r0, [pc, #48]	; (f028 <am_app_mic_verif_sys_init+0x138>)
    eff6:	f7ff fb7b 	bl	e6f0 <am_app_utils_ring_buffer_init_all>

}
    effa:	bf00      	nop
    effc:	3708      	adds	r7, #8
    effe:	46bd      	mov	sp, r7
    f000:	bd80      	pop	{r7, pc}
    f002:	bf00      	nop
    f004:	00010d20 	.word	0x00010d20
    f008:	00010ce4 	.word	0x00010ce4
    f00c:	00010ce8 	.word	0x00010ce8
    f010:	00010cec 	.word	0x00010cec
    f014:	1000c018 	.word	0x1000c018
    f018:	1000c691 	.word	0x1000c691
    f01c:	1000c690 	.word	0x1000c690
    f020:	00010a78 	.word	0x00010a78
    f024:	00010cd8 	.word	0x00010cd8
    f028:	1001c098 	.word	0x1001c098

0000f02c <am_pdm0_isr>:
//
// PDM interrupt handler.
//
//*****************************************************************************
void am_pdm0_isr(void) 
{
    f02c:	b580      	push	{r7, lr}
    f02e:	b082      	sub	sp, #8
    f030:	af00      	add	r7, sp, #0
#endif
    uint32_t ui32Status;
    //
    // Read the interrupt status.
    //
    am_hal_pdm_interrupt_status_get(PDMHandle, &ui32Status, true);
    f032:	4b22      	ldr	r3, [pc, #136]	; (f0bc <am_pdm0_isr+0x90>)
    f034:	681b      	ldr	r3, [r3, #0]
    f036:	1d39      	adds	r1, r7, #4
    f038:	2201      	movs	r2, #1
    f03a:	4618      	mov	r0, r3
    f03c:	f7fd ffbe 	bl	cfbc <am_hal_pdm_interrupt_status_get>
    am_hal_pdm_interrupt_clear(PDMHandle, ui32Status);
    f040:	4b1e      	ldr	r3, [pc, #120]	; (f0bc <am_pdm0_isr+0x90>)
    f042:	681b      	ldr	r3, [r3, #0]
    f044:	687a      	ldr	r2, [r7, #4]
    f046:	4611      	mov	r1, r2
    f048:	4618      	mov	r0, r3
    f04a:	f7fd ff8b 	bl	cf64 <am_hal_pdm_interrupt_clear>
    
    if (ui32Status & AM_HAL_PDM_INT_DCMP)
    f04e:	687b      	ldr	r3, [r7, #4]
    f050:	f003 0308 	and.w	r3, r3, #8
    f054:	2b00      	cmp	r3, #0
    f056:	d023      	beq.n	f0a0 <am_pdm0_isr+0x74>
    {
        // trigger next traction
        PDMn(0)->DMATOTCOUNT = PCM_FRAME_SIZE*PCM_DATA_BYTES;  // FIFO unit in bytes
    f058:	4b19      	ldr	r3, [pc, #100]	; (f0c0 <am_pdm0_isr+0x94>)
    f05a:	f44f 62a0 	mov.w	r2, #1280	; 0x500
    f05e:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
 
#if AM_APP_MIC_CALIBRATION
        if((g_ui8MicCalFlag == 1) && (g_ui8PcmDataReadyFlag==0))
    f062:	4b18      	ldr	r3, [pc, #96]	; (f0c4 <am_pdm0_isr+0x98>)
    f064:	781b      	ldrb	r3, [r3, #0]
    f066:	2b01      	cmp	r3, #1
    f068:	d124      	bne.n	f0b4 <am_pdm0_isr+0x88>
    f06a:	4b17      	ldr	r3, [pc, #92]	; (f0c8 <am_pdm0_isr+0x9c>)
    f06c:	781b      	ldrb	r3, [r3, #0]
    f06e:	b2db      	uxtb	r3, r3
    f070:	2b00      	cmp	r3, #0
    f072:	d11f      	bne.n	f0b4 <am_pdm0_isr+0x88>
        {
            am_app_utils_ring_buffer_push(&am_sys_ring_buffers[AM_APP_RINGBUFF_PCM], (void*)g_ui32PCMDataBuff, PCM_FRAME_SIZE*PCM_DATA_BYTES);
    f074:	f44f 62a0 	mov.w	r2, #1280	; 0x500
    f078:	4914      	ldr	r1, [pc, #80]	; (f0cc <am_pdm0_isr+0xa0>)
    f07a:	4815      	ldr	r0, [pc, #84]	; (f0d0 <am_pdm0_isr+0xa4>)
    f07c:	f7ff fb5a 	bl	e734 <am_app_utils_ring_buffer_push>
            g_ui32SampleNum += PCM_FRAME_SIZE;
    f080:	4b14      	ldr	r3, [pc, #80]	; (f0d4 <am_pdm0_isr+0xa8>)
    f082:	681b      	ldr	r3, [r3, #0]
    f084:	f503 73a0 	add.w	r3, r3, #320	; 0x140
    f088:	4a12      	ldr	r2, [pc, #72]	; (f0d4 <am_pdm0_isr+0xa8>)
    f08a:	6013      	str	r3, [r2, #0]
            if(g_ui32SampleNum >= g_ui32WindowLen)
    f08c:	4b11      	ldr	r3, [pc, #68]	; (f0d4 <am_pdm0_isr+0xa8>)
    f08e:	681a      	ldr	r2, [r3, #0]
    f090:	4b11      	ldr	r3, [pc, #68]	; (f0d8 <am_pdm0_isr+0xac>)
    f092:	681b      	ldr	r3, [r3, #0]
    f094:	429a      	cmp	r2, r3
    f096:	d30d      	bcc.n	f0b4 <am_pdm0_isr+0x88>
            {
                g_ui8PcmDataReadyFlag = 1;
    f098:	4b0b      	ldr	r3, [pc, #44]	; (f0c8 <am_pdm0_isr+0x9c>)
    f09a:	2201      	movs	r2, #1
    f09c:	701a      	strb	r2, [r3, #0]

#if configUSE_SYSVIEW
    SEGGER_SYSVIEW_RecordExitISR(); //emit Exit ISR signal
#endif

}
    f09e:	e009      	b.n	f0b4 <am_pdm0_isr+0x88>
    else if(ui32Status & (AM_HAL_PDM_INT_UNDFL | AM_HAL_PDM_INT_OVF))
    f0a0:	687b      	ldr	r3, [r7, #4]
    f0a2:	f003 0306 	and.w	r3, r3, #6
    f0a6:	2b00      	cmp	r3, #0
    f0a8:	d004      	beq.n	f0b4 <am_pdm0_isr+0x88>
        am_hal_pdm_fifo_flush(PDMHandle);
    f0aa:	4b04      	ldr	r3, [pc, #16]	; (f0bc <am_pdm0_isr+0x90>)
    f0ac:	681b      	ldr	r3, [r3, #0]
    f0ae:	4618      	mov	r0, r3
    f0b0:	f7fd fefe 	bl	ceb0 <am_hal_pdm_fifo_flush>
}
    f0b4:	bf00      	nop
    f0b6:	3708      	adds	r7, #8
    f0b8:	46bd      	mov	sp, r7
    f0ba:	bd80      	pop	{r7, pc}
    f0bc:	1000c694 	.word	0x1000c694
    f0c0:	50011000 	.word	0x50011000
    f0c4:	1000c051 	.word	0x1000c051
    f0c8:	1000c059 	.word	0x1000c059
    f0cc:	1000c190 	.word	0x1000c190
    f0d0:	1001c0ac 	.word	0x1001c0ac
    f0d4:	1000c054 	.word	0x1000c054
    f0d8:	1000c008 	.word	0x1000c008

0000f0dc <am_ctimer_isr>:
// Timer Interrupt Service Routine (ISR)
//
//*****************************************************************************
void
am_ctimer_isr(void)
{
    f0dc:	b580      	push	{r7, lr}
    f0de:	af00      	add	r7, sp, #0
    //
    // Increment count and set limit based on the number of LEDs available.
    //
    g_ui32TimerCount++;
    f0e0:	4b0f      	ldr	r3, [pc, #60]	; (f120 <am_ctimer_isr+0x44>)
    f0e2:	681b      	ldr	r3, [r3, #0]
    f0e4:	3301      	adds	r3, #1
    f0e6:	4a0e      	ldr	r2, [pc, #56]	; (f120 <am_ctimer_isr+0x44>)
    f0e8:	6013      	str	r3, [r2, #0]
    if ( g_ui8DebounceFlag == 1)
    f0ea:	4b0e      	ldr	r3, [pc, #56]	; (f124 <am_ctimer_isr+0x48>)
    f0ec:	781b      	ldrb	r3, [r3, #0]
    f0ee:	b2db      	uxtb	r3, r3
    f0f0:	2b01      	cmp	r3, #1
    f0f2:	d10f      	bne.n	f114 <am_ctimer_isr+0x38>
    {
        g_ui32DebounceTimerCount++;
    f0f4:	4b0c      	ldr	r3, [pc, #48]	; (f128 <am_ctimer_isr+0x4c>)
    f0f6:	681b      	ldr	r3, [r3, #0]
    f0f8:	3301      	adds	r3, #1
    f0fa:	4a0b      	ldr	r2, [pc, #44]	; (f128 <am_ctimer_isr+0x4c>)
    f0fc:	6013      	str	r3, [r2, #0]

        if(g_ui32DebounceTimerCount > 300)
    f0fe:	4b0a      	ldr	r3, [pc, #40]	; (f128 <am_ctimer_isr+0x4c>)
    f100:	681b      	ldr	r3, [r3, #0]
    f102:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    f106:	d905      	bls.n	f114 <am_ctimer_isr+0x38>
        {
            g_ui8ButtonPushedFlag = 1;
    f108:	4b08      	ldr	r3, [pc, #32]	; (f12c <am_ctimer_isr+0x50>)
    f10a:	2201      	movs	r2, #1
    f10c:	701a      	strb	r2, [r3, #0]
            g_ui8DebounceFlag = 0;
    f10e:	4b05      	ldr	r3, [pc, #20]	; (f124 <am_ctimer_isr+0x48>)
    f110:	2200      	movs	r2, #0
    f112:	701a      	strb	r2, [r3, #0]
    } 

    //
    // Clear TimerA0 Interrupt (write to clear).
    //
    am_hal_ctimer_int_clear(AM_HAL_CTIMER_INT_TIMERA0);
    f114:	2001      	movs	r0, #1
    f116:	f000 fc3f 	bl	f998 <am_hal_ctimer_int_clear>
}
    f11a:	bf00      	nop
    f11c:	bd80      	pop	{r7, pc}
    f11e:	bf00      	nop
    f120:	1000c160 	.word	0x1000c160
    f124:	1000c164 	.word	0x1000c164
    f128:	1000c168 	.word	0x1000c168
    f12c:	1000c16d 	.word	0x1000c16d

0000f130 <am_gpio_isr>:
//*****************************************************************************
// GPIO ISR
// Will enable the PDM, set number of frames transferred to 0, and turn on LED
//*****************************************************************************
void am_gpio_isr(void) 
{
    f130:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
    f134:	b082      	sub	sp, #8
    f136:	af00      	add	r7, sp, #0
    uint64_t ui64Status;
//
// Read and clear GPIO interrupt status
//
    am_hal_gpio_interrupt_status_get(false, &ui64Status);
    f138:	463b      	mov	r3, r7
    f13a:	4619      	mov	r1, r3
    f13c:	2000      	movs	r0, #0
    f13e:	f7fe facd 	bl	d6dc <am_hal_gpio_interrupt_status_get>
    am_hal_gpio_interrupt_clear(ui64Status);
    f142:	e9d7 3400 	ldrd	r3, r4, [r7]
    f146:	4618      	mov	r0, r3
    f148:	4621      	mov	r1, r4
    f14a:	f7fe fa91 	bl	d670 <am_hal_gpio_interrupt_clear>
    //
    // debounce.
    //
    if(g_ui8DebounceFlag == 0)
    f14e:	4b22      	ldr	r3, [pc, #136]	; (f1d8 <am_gpio_isr+0xa8>)
    f150:	781b      	ldrb	r3, [r3, #0]
    f152:	b2db      	uxtb	r3, r3
    f154:	2b00      	cmp	r3, #0
    f156:	d134      	bne.n	f1c2 <am_gpio_isr+0x92>
    {
        if(ui64Status & AM_HAL_GPIO_BIT(AM_BSP_GPIO_BUTTON0))
    f158:	e9d7 bc00 	ldrd	fp, ip, [r7]
    f15c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    f160:	f04f 0200 	mov.w	r2, #0
    f164:	ea0b 0301 	and.w	r3, fp, r1
    f168:	ea0c 0402 	and.w	r4, ip, r2
    f16c:	4323      	orrs	r3, r4
    f16e:	d003      	beq.n	f178 <am_gpio_isr+0x48>
            g_sysKeyValue = AM_APP_KEY_0;
    f170:	4b1a      	ldr	r3, [pc, #104]	; (f1dc <am_gpio_isr+0xac>)
    f172:	2201      	movs	r2, #1
    f174:	701a      	strb	r2, [r3, #0]
    f176:	e01e      	b.n	f1b6 <am_gpio_isr+0x86>
        else if(ui64Status & AM_HAL_GPIO_BIT(AM_BSP_GPIO_BUTTON1))
    f178:	e9d7 bc00 	ldrd	fp, ip, [r7]
    f17c:	f44f 2180 	mov.w	r1, #262144	; 0x40000
    f180:	f04f 0200 	mov.w	r2, #0
    f184:	ea0b 0301 	and.w	r3, fp, r1
    f188:	ea0c 0402 	and.w	r4, ip, r2
    f18c:	4323      	orrs	r3, r4
    f18e:	d003      	beq.n	f198 <am_gpio_isr+0x68>
            g_sysKeyValue = AM_APP_KEY_1;
    f190:	4b12      	ldr	r3, [pc, #72]	; (f1dc <am_gpio_isr+0xac>)
    f192:	2202      	movs	r2, #2
    f194:	701a      	strb	r2, [r3, #0]
    f196:	e00e      	b.n	f1b6 <am_gpio_isr+0x86>
        else if(ui64Status & AM_HAL_GPIO_BIT(AM_BSP_GPIO_BUTTON2))
    f198:	e9d7 bc00 	ldrd	fp, ip, [r7]
    f19c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
    f1a0:	f04f 0200 	mov.w	r2, #0
    f1a4:	ea0b 0301 	and.w	r3, fp, r1
    f1a8:	ea0c 0402 	and.w	r4, ip, r2
    f1ac:	4323      	orrs	r3, r4
    f1ae:	d002      	beq.n	f1b6 <am_gpio_isr+0x86>
            g_sysKeyValue = AM_APP_KEY_2;
    f1b0:	4b0a      	ldr	r3, [pc, #40]	; (f1dc <am_gpio_isr+0xac>)
    f1b2:	2203      	movs	r2, #3
    f1b4:	701a      	strb	r2, [r3, #0]

        g_ui8DebounceFlag = 1;
    f1b6:	4b08      	ldr	r3, [pc, #32]	; (f1d8 <am_gpio_isr+0xa8>)
    f1b8:	2201      	movs	r2, #1
    f1ba:	701a      	strb	r2, [r3, #0]
        g_ui32DebounceTimerCount = 0;
    f1bc:	4b08      	ldr	r3, [pc, #32]	; (f1e0 <am_gpio_isr+0xb0>)
    f1be:	2200      	movs	r2, #0
    f1c0:	601a      	str	r2, [r3, #0]
    }  
    //
    // Clear the GPIO Interrupt (write to clear).
    //
    am_hal_gpio_interrupt_clear(AM_HAL_GPIO_BIT(AM_BSP_GPIO_BUTTON0));
    f1c2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    f1c6:	f04f 0100 	mov.w	r1, #0
    f1ca:	f7fe fa51 	bl	d670 <am_hal_gpio_interrupt_clear>

}
    f1ce:	bf00      	nop
    f1d0:	3708      	adds	r7, #8
    f1d2:	46bd      	mov	sp, r7
    f1d4:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
    f1d8:	1000c164 	.word	0x1000c164
    f1dc:	1000c16c 	.word	0x1000c16c
    f1e0:	1000c168 	.word	0x1000c168

0000f1e4 <am_pcm_amplitude_mean_calc>:
//
//
//}

void am_pcm_amplitude_mean_calc(am_app_utils_ring_buffer_t* buff, bool LRswap, uint32_t window_len, float* LR_mean_array)
{
    f1e4:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
    f1e8:	b08c      	sub	sp, #48	; 0x30
    f1ea:	af00      	add	r7, sp, #0
    f1ec:	60f8      	str	r0, [r7, #12]
    f1ee:	607a      	str	r2, [r7, #4]
    f1f0:	603b      	str	r3, [r7, #0]
    f1f2:	460b      	mov	r3, r1
    f1f4:	72fb      	strb	r3, [r7, #11]
    uint64_t ui64LeftSum = 0;
    f1f6:	f04f 0300 	mov.w	r3, #0
    f1fa:	f04f 0400 	mov.w	r4, #0
    f1fe:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    uint64_t ui64RightSum = 0;
    f202:	f04f 0300 	mov.w	r3, #0
    f206:	f04f 0400 	mov.w	r4, #0
    f20a:	e9c7 3408 	strd	r3, r4, [r7, #32]
    uint32_t RegisterValue = 0;
    f20e:	2300      	movs	r3, #0
    f210:	617b      	str	r3, [r7, #20]
    int16_t LeftPcmValue = 0;
    f212:	2300      	movs	r3, #0
    f214:	83fb      	strh	r3, [r7, #30]
    int16_t RightPcmValue = 0;
    f216:	2300      	movs	r3, #0
    f218:	83bb      	strh	r3, [r7, #28]
    uint32_t indx = 0;
    f21a:	2300      	movs	r3, #0
    f21c:	61bb      	str	r3, [r7, #24]
    for(indx=0; indx<window_len; indx++)
    f21e:	2300      	movs	r3, #0
    f220:	61bb      	str	r3, [r7, #24]
    f222:	e055      	b.n	f2d0 <am_pcm_amplitude_mean_calc+0xec>
    {
        am_app_utils_ring_buffer_pop(buff, &RegisterValue, 4);
    f224:	f107 0314 	add.w	r3, r7, #20
    f228:	2204      	movs	r2, #4
    f22a:	4619      	mov	r1, r3
    f22c:	68f8      	ldr	r0, [r7, #12]
    f22e:	f7ff fb2f 	bl	e890 <am_app_utils_ring_buffer_pop>
        if(LRswap)
    f232:	7afb      	ldrb	r3, [r7, #11]
    f234:	2b00      	cmp	r3, #0
    f236:	d005      	beq.n	f244 <am_pcm_amplitude_mean_calc+0x60>
        {
            LeftPcmValue = (int16_t)((RegisterValue >> 16) & 0xffff);
    f238:	697b      	ldr	r3, [r7, #20]
    f23a:	0c1b      	lsrs	r3, r3, #16
    f23c:	83fb      	strh	r3, [r7, #30]
            RightPcmValue = (int16_t)(RegisterValue & 0xffff);
    f23e:	697b      	ldr	r3, [r7, #20]
    f240:	83bb      	strh	r3, [r7, #28]
    f242:	e004      	b.n	f24e <am_pcm_amplitude_mean_calc+0x6a>
        }
        else
        {
            RightPcmValue = (int16_t)((RegisterValue >> 16) & 0xffff);
    f244:	697b      	ldr	r3, [r7, #20]
    f246:	0c1b      	lsrs	r3, r3, #16
    f248:	83bb      	strh	r3, [r7, #28]
            LeftPcmValue = (int16_t)(RegisterValue & 0xffff);
    f24a:	697b      	ldr	r3, [r7, #20]
    f24c:	83fb      	strh	r3, [r7, #30]
        }
        if(LeftPcmValue >= 0)
    f24e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
    f252:	2b00      	cmp	r3, #0
    f254:	db0c      	blt.n	f270 <am_pcm_amplitude_mean_calc+0x8c>
        {
            ui64LeftSum += LeftPcmValue;
    f256:	f9b7 b01e 	ldrsh.w	fp, [r7, #30]
    f25a:	ea4f 7ceb 	mov.w	ip, fp, asr #31
    f25e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
    f262:	eb1b 0301 	adds.w	r3, fp, r1
    f266:	eb4c 0402 	adc.w	r4, ip, r2
    f26a:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
    f26e:	e00d      	b.n	f28c <am_pcm_amplitude_mean_calc+0xa8>
        }
        else
        {
            ui64LeftSum -= LeftPcmValue;
    f270:	f9b7 b01e 	ldrsh.w	fp, [r7, #30]
    f274:	ea4f 7ceb 	mov.w	ip, fp, asr #31
    f278:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
    f27c:	460b      	mov	r3, r1
    f27e:	4614      	mov	r4, r2
    f280:	ebb3 030b 	subs.w	r3, r3, fp
    f284:	eb64 040c 	sbc.w	r4, r4, ip
    f288:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
        }
            
        if(RightPcmValue >= 0)
    f28c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
    f290:	2b00      	cmp	r3, #0
    f292:	db0c      	blt.n	f2ae <am_pcm_amplitude_mean_calc+0xca>
        {
            ui64RightSum += RightPcmValue;
    f294:	f9b7 b01c 	ldrsh.w	fp, [r7, #28]
    f298:	ea4f 7ceb 	mov.w	ip, fp, asr #31
    f29c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
    f2a0:	eb1b 0301 	adds.w	r3, fp, r1
    f2a4:	eb4c 0402 	adc.w	r4, ip, r2
    f2a8:	e9c7 3408 	strd	r3, r4, [r7, #32]
    f2ac:	e00d      	b.n	f2ca <am_pcm_amplitude_mean_calc+0xe6>
        }
        else
        {
            ui64RightSum -= RightPcmValue;
    f2ae:	f9b7 b01c 	ldrsh.w	fp, [r7, #28]
    f2b2:	ea4f 7ceb 	mov.w	ip, fp, asr #31
    f2b6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
    f2ba:	460b      	mov	r3, r1
    f2bc:	4614      	mov	r4, r2
    f2be:	ebb3 030b 	subs.w	r3, r3, fp
    f2c2:	eb64 040c 	sbc.w	r4, r4, ip
    f2c6:	e9c7 3408 	strd	r3, r4, [r7, #32]
    for(indx=0; indx<window_len; indx++)
    f2ca:	69bb      	ldr	r3, [r7, #24]
    f2cc:	3301      	adds	r3, #1
    f2ce:	61bb      	str	r3, [r7, #24]
    f2d0:	69ba      	ldr	r2, [r7, #24]
    f2d2:	687b      	ldr	r3, [r7, #4]
    f2d4:	429a      	cmp	r2, r3
    f2d6:	d3a5      	bcc.n	f224 <am_pcm_amplitude_mean_calc+0x40>
        }

    }

    LR_mean_array[0] = ui64LeftSum / window_len;
    f2d8:	687b      	ldr	r3, [r7, #4]
    f2da:	f04f 0400 	mov.w	r4, #0
    f2de:	461a      	mov	r2, r3
    f2e0:	4623      	mov	r3, r4
    f2e2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
    f2e6:	f7fd fabf 	bl	c868 <__aeabi_uldivmod>
    f2ea:	4603      	mov	r3, r0
    f2ec:	460c      	mov	r4, r1
    f2ee:	4618      	mov	r0, r3
    f2f0:	4621      	mov	r1, r4
    f2f2:	f7fd fa73 	bl	c7dc <__aeabi_ul2f>
    f2f6:	4602      	mov	r2, r0
    f2f8:	683b      	ldr	r3, [r7, #0]
    f2fa:	601a      	str	r2, [r3, #0]
    LR_mean_array[1] = ui64RightSum / window_len;
    f2fc:	687b      	ldr	r3, [r7, #4]
    f2fe:	f04f 0400 	mov.w	r4, #0
    f302:	461a      	mov	r2, r3
    f304:	4623      	mov	r3, r4
    f306:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    f30a:	f7fd faad 	bl	c868 <__aeabi_uldivmod>
    f30e:	4603      	mov	r3, r0
    f310:	460c      	mov	r4, r1
    f312:	4619      	mov	r1, r3
    f314:	4622      	mov	r2, r4
    f316:	683b      	ldr	r3, [r7, #0]
    f318:	1d1c      	adds	r4, r3, #4
    f31a:	4608      	mov	r0, r1
    f31c:	4611      	mov	r1, r2
    f31e:	f7fd fa5d 	bl	c7dc <__aeabi_ul2f>
    f322:	4603      	mov	r3, r0
    f324:	6023      	str	r3, [r4, #0]
}
    f326:	bf00      	nop
    f328:	3730      	adds	r7, #48	; 0x30
    f32a:	46bd      	mov	sp, r7
    f32c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}

0000f330 <am_audio_mikro_balance>:
// data_bit: sample data bit
// window_len: window lenth of the average value 
// scalar[2]: calculated scalar value [left_scalar, right_scalar]

void am_audio_mikro_balance(am_app_utils_ring_buffer_t* buff, uint32_t window_len, bool LRswap, uint8_t ref, float thr,  float* scalar)
{
    f330:	b5f0      	push	{r4, r5, r6, r7, lr}
    f332:	b089      	sub	sp, #36	; 0x24
    f334:	af02      	add	r7, sp, #8
    f336:	60f8      	str	r0, [r7, #12]
    f338:	60b9      	str	r1, [r7, #8]
    f33a:	4611      	mov	r1, r2
    f33c:	461a      	mov	r2, r3
    f33e:	ed87 0a00 	vstr	s0, [r7]
    f342:	460b      	mov	r3, r1
    f344:	71fb      	strb	r3, [r7, #7]
    f346:	4613      	mov	r3, r2
    f348:	71bb      	strb	r3, [r7, #6]
    float LRmeanArray[2];
    
    am_pcm_amplitude_mean_calc(buff, LRswap, window_len, LRmeanArray);
    f34a:	f107 0310 	add.w	r3, r7, #16
    f34e:	79f9      	ldrb	r1, [r7, #7]
    f350:	68ba      	ldr	r2, [r7, #8]
    f352:	68f8      	ldr	r0, [r7, #12]
    f354:	f7ff ff46 	bl	f1e4 <am_pcm_amplitude_mean_calc>

    am_util_stdio_printf("The left channel mean value: %f and right channel mean value: %f. \r\n", LRmeanArray[0], LRmeanArray[1]);
    f358:	693b      	ldr	r3, [r7, #16]
    f35a:	4618      	mov	r0, r3
    f35c:	f7fd f8ce 	bl	c4fc <__aeabi_f2d>
    f360:	4605      	mov	r5, r0
    f362:	460e      	mov	r6, r1
    f364:	697b      	ldr	r3, [r7, #20]
    f366:	4618      	mov	r0, r3
    f368:	f7fd f8c8 	bl	c4fc <__aeabi_f2d>
    f36c:	4603      	mov	r3, r0
    f36e:	460c      	mov	r4, r1
    f370:	e9cd 3400 	strd	r3, r4, [sp]
    f374:	462a      	mov	r2, r5
    f376:	4633      	mov	r3, r6
    f378:	483b      	ldr	r0, [pc, #236]	; (f468 <am_audio_mikro_balance+0x138>)
    f37a:	f7ff f951 	bl	e620 <am_util_stdio_printf>
        
    if(((LRmeanArray[1] - LRmeanArray[0]) >= thr) || ((LRmeanArray[0] - LRmeanArray[1]) >= thr))
    f37e:	ed97 7a05 	vldr	s14, [r7, #20]
    f382:	edd7 7a04 	vldr	s15, [r7, #16]
    f386:	ee77 7a67 	vsub.f32	s15, s14, s15
    f38a:	ed97 7a00 	vldr	s14, [r7]
    f38e:	eeb4 7ae7 	vcmpe.f32	s14, s15
    f392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    f396:	d90d      	bls.n	f3b4 <am_audio_mikro_balance+0x84>
    f398:	ed97 7a04 	vldr	s14, [r7, #16]
    f39c:	edd7 7a05 	vldr	s15, [r7, #20]
    f3a0:	ee77 7a67 	vsub.f32	s15, s14, s15
    f3a4:	ed97 7a00 	vldr	s14, [r7]
    f3a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
    f3ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    f3b0:	d900      	bls.n	f3b4 <am_audio_mikro_balance+0x84>
            scalar[0] = 1;
            am_util_stdio_printf("Take left channel as reference. \r\n");
            am_util_stdio_printf("the left scalar: %f and the right scalar: %f. \r\n", scalar[0], scalar[1]);
        }
    }
}
    f3b2:	e054      	b.n	f45e <am_audio_mikro_balance+0x12e>
        if(ref == 1)
    f3b4:	79bb      	ldrb	r3, [r7, #6]
    f3b6:	2b01      	cmp	r3, #1
    f3b8:	d127      	bne.n	f40a <am_audio_mikro_balance+0xda>
            scalar[0] = LRmeanArray[1] / LRmeanArray[0];
    f3ba:	edd7 6a05 	vldr	s13, [r7, #20]
    f3be:	ed97 7a04 	vldr	s14, [r7, #16]
    f3c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
    f3c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f3c8:	edc3 7a00 	vstr	s15, [r3]
            scalar[1] = 1;
    f3cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f3ce:	3304      	adds	r3, #4
    f3d0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    f3d4:	601a      	str	r2, [r3, #0]
            am_util_stdio_printf("Take right channel as reference. \r\n");
    f3d6:	4825      	ldr	r0, [pc, #148]	; (f46c <am_audio_mikro_balance+0x13c>)
    f3d8:	f7ff f922 	bl	e620 <am_util_stdio_printf>
            am_util_stdio_printf("the left scalar: %f and the right scalar: %f. \r\n", scalar[0], scalar[1]);
    f3dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f3de:	681b      	ldr	r3, [r3, #0]
    f3e0:	4618      	mov	r0, r3
    f3e2:	f7fd f88b 	bl	c4fc <__aeabi_f2d>
    f3e6:	4605      	mov	r5, r0
    f3e8:	460e      	mov	r6, r1
    f3ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f3ec:	3304      	adds	r3, #4
    f3ee:	681b      	ldr	r3, [r3, #0]
    f3f0:	4618      	mov	r0, r3
    f3f2:	f7fd f883 	bl	c4fc <__aeabi_f2d>
    f3f6:	4603      	mov	r3, r0
    f3f8:	460c      	mov	r4, r1
    f3fa:	e9cd 3400 	strd	r3, r4, [sp]
    f3fe:	462a      	mov	r2, r5
    f400:	4633      	mov	r3, r6
    f402:	481b      	ldr	r0, [pc, #108]	; (f470 <am_audio_mikro_balance+0x140>)
    f404:	f7ff f90c 	bl	e620 <am_util_stdio_printf>
}
    f408:	e029      	b.n	f45e <am_audio_mikro_balance+0x12e>
        else if(ref == 0)
    f40a:	79bb      	ldrb	r3, [r7, #6]
    f40c:	2b00      	cmp	r3, #0
    f40e:	d126      	bne.n	f45e <am_audio_mikro_balance+0x12e>
            scalar[1] = LRmeanArray[1] / LRmeanArray[0];
    f410:	edd7 6a05 	vldr	s13, [r7, #20]
    f414:	ed97 7a04 	vldr	s14, [r7, #16]
    f418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f41a:	3304      	adds	r3, #4
    f41c:	eec6 7a87 	vdiv.f32	s15, s13, s14
    f420:	edc3 7a00 	vstr	s15, [r3]
            scalar[0] = 1;
    f424:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f426:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
    f42a:	601a      	str	r2, [r3, #0]
            am_util_stdio_printf("Take left channel as reference. \r\n");
    f42c:	4811      	ldr	r0, [pc, #68]	; (f474 <am_audio_mikro_balance+0x144>)
    f42e:	f7ff f8f7 	bl	e620 <am_util_stdio_printf>
            am_util_stdio_printf("the left scalar: %f and the right scalar: %f. \r\n", scalar[0], scalar[1]);
    f432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f434:	681b      	ldr	r3, [r3, #0]
    f436:	4618      	mov	r0, r3
    f438:	f7fd f860 	bl	c4fc <__aeabi_f2d>
    f43c:	4605      	mov	r5, r0
    f43e:	460e      	mov	r6, r1
    f440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    f442:	3304      	adds	r3, #4
    f444:	681b      	ldr	r3, [r3, #0]
    f446:	4618      	mov	r0, r3
    f448:	f7fd f858 	bl	c4fc <__aeabi_f2d>
    f44c:	4603      	mov	r3, r0
    f44e:	460c      	mov	r4, r1
    f450:	e9cd 3400 	strd	r3, r4, [sp]
    f454:	462a      	mov	r2, r5
    f456:	4633      	mov	r3, r6
    f458:	4805      	ldr	r0, [pc, #20]	; (f470 <am_audio_mikro_balance+0x140>)
    f45a:	f7ff f8e1 	bl	e620 <am_util_stdio_printf>
}
    f45e:	bf00      	nop
    f460:	371c      	adds	r7, #28
    f462:	46bd      	mov	sp, r7
    f464:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f466:	bf00      	nop
    f468:	00010aa4 	.word	0x00010aa4
    f46c:	00010aec 	.word	0x00010aec
    f470:	00010b10 	.word	0x00010b10
    f474:	00010b44 	.word	0x00010b44

0000f478 <am_bsp_uart_string_print>:
    f478:	b510      	push	{r4, lr}
    f47a:	b086      	sub	sp, #24
    f47c:	7803      	ldrb	r3, [r0, #0]
    f47e:	2400      	movs	r4, #0
    f480:	9400      	str	r4, [sp, #0]
    f482:	b1bb      	cbz	r3, f4b4 <am_bsp_uart_string_print+0x3c>
    f484:	4603      	mov	r3, r0
    f486:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    f48a:	3401      	adds	r4, #1
    f48c:	2a00      	cmp	r2, #0
    f48e:	d1fa      	bne.n	f486 <am_bsp_uart_string_print+0xe>
    f490:	4b0a      	ldr	r3, [pc, #40]	; (f4bc <am_bsp_uart_string_print+0x44>)
    f492:	9002      	str	r0, [sp, #8]
    f494:	2200      	movs	r2, #0
    f496:	6818      	ldr	r0, [r3, #0]
    f498:	9403      	str	r4, [sp, #12]
    f49a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    f49e:	a901      	add	r1, sp, #4
    f4a0:	9304      	str	r3, [sp, #16]
    f4a2:	9201      	str	r2, [sp, #4]
    f4a4:	f8cd d014 	str.w	sp, [sp, #20]
    f4a8:	f000 fe0a 	bl	100c0 <am_hal_uart_transfer>
    f4ac:	9b00      	ldr	r3, [sp, #0]
    f4ae:	42a3      	cmp	r3, r4
    f4b0:	d002      	beq.n	f4b8 <am_bsp_uart_string_print+0x40>
    f4b2:	e7fe      	b.n	f4b2 <am_bsp_uart_string_print+0x3a>
    f4b4:	461c      	mov	r4, r3
    f4b6:	e7eb      	b.n	f490 <am_bsp_uart_string_print+0x18>
    f4b8:	b006      	add	sp, #24
    f4ba:	bd10      	pop	{r4, pc}
    f4bc:	1000c174 	.word	0x1000c174

0000f4c0 <am_bsp_low_power_init>:
    f4c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f4c2:	f000 fab5 	bl	fa30 <am_hal_itm_disable>
    f4c6:	2000      	movs	r0, #0
    f4c8:	f7fe fa1a 	bl	d900 <am_util_stdio_printf_init>
    f4cc:	4b12      	ldr	r3, [pc, #72]	; (f518 <am_bsp_low_power_init+0x58>)
    f4ce:	4f13      	ldr	r7, [pc, #76]	; (f51c <am_bsp_low_power_init+0x5c>)
    f4d0:	6819      	ldr	r1, [r3, #0]
    f4d2:	2029      	movs	r0, #41	; 0x29
    f4d4:	f7fd fdca 	bl	d06c <am_hal_gpio_pinconfig>
    f4d8:	f000 fbec 	bl	fcb4 <am_hal_pwrctrl_low_power_init>
    f4dc:	2001      	movs	r0, #1
    f4de:	f000 fc33 	bl	fd48 <am_hal_rtc_osc_select>
    f4e2:	2100      	movs	r1, #0
    f4e4:	2003      	movs	r0, #3
    f4e6:	f000 f8f5 	bl	f6d4 <am_hal_clkgen_control>
    f4ea:	f000 fc39 	bl	fd60 <am_hal_rtc_osc_disable>
    f4ee:	4b0c      	ldr	r3, [pc, #48]	; (f520 <am_bsp_low_power_init+0x60>)
    f4f0:	681e      	ldr	r6, [r3, #0]
    f4f2:	2400      	movs	r4, #0
    f4f4:	f857 5034 	ldr.w	r5, [r7, r4, lsl #3]
    f4f8:	4631      	mov	r1, r6
    f4fa:	4628      	mov	r0, r5
    f4fc:	f7fd fdb6 	bl	d06c <am_hal_gpio_pinconfig>
    f500:	2103      	movs	r1, #3
    f502:	4628      	mov	r0, r5
    f504:	f7fd fff2 	bl	d4ec <am_hal_gpio_state_write>
    f508:	3401      	adds	r4, #1
    f50a:	4628      	mov	r0, r5
    f50c:	2100      	movs	r1, #0
    f50e:	f7fd ffed 	bl	d4ec <am_hal_gpio_state_write>
    f512:	2c05      	cmp	r4, #5
    f514:	d1ee      	bne.n	f4f4 <am_bsp_low_power_init+0x34>
    f516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f518:	00010b68 	.word	0x00010b68
    f51c:	1000c018 	.word	0x1000c018
    f520:	00010b6c 	.word	0x00010b6c

0000f524 <am_bsp_uart_printf_enable>:
    f524:	b510      	push	{r4, lr}
    f526:	4c10      	ldr	r4, [pc, #64]	; (f568 <am_bsp_uart_printf_enable+0x44>)
    f528:	4b10      	ldr	r3, [pc, #64]	; (f56c <am_bsp_uart_printf_enable+0x48>)
    f52a:	4621      	mov	r1, r4
    f52c:	2202      	movs	r2, #2
    f52e:	2000      	movs	r0, #0
    f530:	601a      	str	r2, [r3, #0]
    f532:	f000 fc1f 	bl	fd74 <am_hal_uart_initialize>
    f536:	2200      	movs	r2, #0
    f538:	4611      	mov	r1, r2
    f53a:	6820      	ldr	r0, [r4, #0]
    f53c:	f000 fc42 	bl	fdc4 <am_hal_uart_power_control>
    f540:	6820      	ldr	r0, [r4, #0]
    f542:	490b      	ldr	r1, [pc, #44]	; (f570 <am_bsp_uart_printf_enable+0x4c>)
    f544:	f000 fcb0 	bl	fea8 <am_hal_uart_configure>
    f548:	4b0a      	ldr	r3, [pc, #40]	; (f574 <am_bsp_uart_printf_enable+0x50>)
    f54a:	2016      	movs	r0, #22
    f54c:	6819      	ldr	r1, [r3, #0]
    f54e:	f7fd fd8d 	bl	d06c <am_hal_gpio_pinconfig>
    f552:	4b09      	ldr	r3, [pc, #36]	; (f578 <am_bsp_uart_printf_enable+0x54>)
    f554:	2017      	movs	r0, #23
    f556:	6819      	ldr	r1, [r3, #0]
    f558:	f7fd fd88 	bl	d06c <am_hal_gpio_pinconfig>
    f55c:	4807      	ldr	r0, [pc, #28]	; (f57c <am_bsp_uart_printf_enable+0x58>)
    f55e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    f562:	f7fe b9cd 	b.w	d900 <am_util_stdio_printf_init>
    f566:	bf00      	nop
    f568:	1000c174 	.word	0x1000c174
    f56c:	1000c170 	.word	0x1000c170
    f570:	00010cf0 	.word	0x00010cf0
    f574:	00010d18 	.word	0x00010d18
    f578:	00010d1c 	.word	0x00010d1c
    f57c:	0000f479 	.word	0x0000f479

0000f580 <am_hal_burst_mode_initialize>:
    f580:	b570      	push	{r4, r5, r6, lr}
    f582:	4b1e      	ldr	r3, [pc, #120]	; (f5fc <am_hal_burst_mode_initialize+0x7c>)
    f584:	695a      	ldr	r2, [r3, #20]
    f586:	07d5      	lsls	r5, r2, #31
    f588:	b082      	sub	sp, #8
    f58a:	4604      	mov	r4, r0
    f58c:	d407      	bmi.n	f59e <am_hal_burst_mode_initialize+0x1e>
    f58e:	4a1c      	ldr	r2, [pc, #112]	; (f600 <am_hal_burst_mode_initialize+0x80>)
    f590:	2100      	movs	r1, #0
    f592:	2301      	movs	r3, #1
    f594:	7011      	strb	r1, [r2, #0]
    f596:	2007      	movs	r0, #7
    f598:	7023      	strb	r3, [r4, #0]
    f59a:	b002      	add	sp, #8
    f59c:	bd70      	pop	{r4, r5, r6, pc}
    f59e:	4a19      	ldr	r2, [pc, #100]	; (f604 <am_hal_burst_mode_initialize+0x84>)
    f5a0:	6a91      	ldr	r1, [r2, #40]	; 0x28
    f5a2:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
    f5a6:	6291      	str	r1, [r2, #40]	; 0x28
    f5a8:	6812      	ldr	r2, [r2, #0]
    f5aa:	07d0      	lsls	r0, r2, #31
    f5ac:	d507      	bpl.n	f5be <am_hal_burst_mode_initialize+0x3e>
    f5ae:	68db      	ldr	r3, [r3, #12]
    f5b0:	b2db      	uxtb	r3, r3
    f5b2:	2b11      	cmp	r3, #17
    f5b4:	d903      	bls.n	f5be <am_hal_burst_mode_initialize+0x3e>
    f5b6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    f5ba:	4a13      	ldr	r2, [pc, #76]	; (f608 <am_hal_burst_mode_initialize+0x88>)
    f5bc:	63da      	str	r2, [r3, #60]	; 0x3c
    f5be:	4d0f      	ldr	r5, [pc, #60]	; (f5fc <am_hal_burst_mode_initialize+0x7c>)
    f5c0:	4912      	ldr	r1, [pc, #72]	; (f60c <am_hal_burst_mode_initialize+0x8c>)
    f5c2:	7e2a      	ldrb	r2, [r5, #24]
    f5c4:	2601      	movs	r6, #1
    f5c6:	f042 0210 	orr.w	r2, r2, #16
    f5ca:	2320      	movs	r3, #32
    f5cc:	762a      	strb	r2, [r5, #24]
    f5ce:	f242 7010 	movw	r0, #10000	; 0x2710
    f5d2:	461a      	mov	r2, r3
    f5d4:	9600      	str	r6, [sp, #0]
    f5d6:	f000 f9f3 	bl	f9c0 <am_hal_flash_delay_status_check>
    f5da:	b948      	cbnz	r0, f5f0 <am_hal_burst_mode_initialize+0x70>
    f5dc:	69aa      	ldr	r2, [r5, #24]
    f5de:	0651      	lsls	r1, r2, #25
    f5e0:	d5d5      	bpl.n	f58e <am_hal_burst_mode_initialize+0xe>
    f5e2:	69aa      	ldr	r2, [r5, #24]
    f5e4:	0692      	lsls	r2, r2, #26
    f5e6:	d5d2      	bpl.n	f58e <am_hal_burst_mode_initialize+0xe>
    f5e8:	4a05      	ldr	r2, [pc, #20]	; (f600 <am_hal_burst_mode_initialize+0x80>)
    f5ea:	7016      	strb	r6, [r2, #0]
    f5ec:	7020      	strb	r0, [r4, #0]
    f5ee:	e7d4      	b.n	f59a <am_hal_burst_mode_initialize+0x1a>
    f5f0:	4a03      	ldr	r2, [pc, #12]	; (f600 <am_hal_burst_mode_initialize+0x80>)
    f5f2:	2100      	movs	r1, #0
    f5f4:	7011      	strb	r1, [r2, #0]
    f5f6:	7026      	strb	r6, [r4, #0]
    f5f8:	b002      	add	sp, #8
    f5fa:	bd70      	pop	{r4, r5, r6, pc}
    f5fc:	40020000 	.word	0x40020000
    f600:	1000c178 	.word	0x1000c178
    f604:	40021000 	.word	0x40021000
    f608:	0fc0400f 	.word	0x0fc0400f
    f60c:	40020018 	.word	0x40020018

0000f610 <am_hal_burst_mode_enable>:
    f610:	4b14      	ldr	r3, [pc, #80]	; (f664 <am_hal_burst_mode_enable+0x54>)
    f612:	781b      	ldrb	r3, [r3, #0]
    f614:	b91b      	cbnz	r3, f61e <am_hal_burst_mode_enable+0xe>
    f616:	2301      	movs	r3, #1
    f618:	7003      	strb	r3, [r0, #0]
    f61a:	2007      	movs	r0, #7
    f61c:	4770      	bx	lr
    f61e:	b570      	push	{r4, r5, r6, lr}
    f620:	f04f 2540 	mov.w	r5, #1073758208	; 0x40004000
    f624:	b082      	sub	sp, #8
    f626:	f895 2034 	ldrb.w	r2, [r5, #52]	; 0x34
    f62a:	490f      	ldr	r1, [pc, #60]	; (f668 <am_hal_burst_mode_enable+0x58>)
    f62c:	2601      	movs	r6, #1
    f62e:	4332      	orrs	r2, r6
    f630:	2304      	movs	r3, #4
    f632:	f885 2034 	strb.w	r2, [r5, #52]	; 0x34
    f636:	4604      	mov	r4, r0
    f638:	461a      	mov	r2, r3
    f63a:	9600      	str	r6, [sp, #0]
    f63c:	f242 7010 	movw	r0, #10000	; 0x2710
    f640:	f000 f9be 	bl	f9c0 <am_hal_flash_delay_status_check>
    f644:	b938      	cbnz	r0, f656 <am_hal_burst_mode_enable+0x46>
    f646:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    f648:	079a      	lsls	r2, r3, #30
    f64a:	d507      	bpl.n	f65c <am_hal_burst_mode_enable+0x4c>
    f64c:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    f64e:	075b      	lsls	r3, r3, #29
    f650:	d501      	bpl.n	f656 <am_hal_burst_mode_enable+0x46>
    f652:	7020      	strb	r0, [r4, #0]
    f654:	e000      	b.n	f658 <am_hal_burst_mode_enable+0x48>
    f656:	7026      	strb	r6, [r4, #0]
    f658:	b002      	add	sp, #8
    f65a:	bd70      	pop	{r4, r5, r6, pc}
    f65c:	7026      	strb	r6, [r4, #0]
    f65e:	4630      	mov	r0, r6
    f660:	e7fa      	b.n	f658 <am_hal_burst_mode_enable+0x48>
    f662:	bf00      	nop
    f664:	1000c178 	.word	0x1000c178
    f668:	40004034 	.word	0x40004034

0000f66c <am_hal_cachectrl_config>:
    f66c:	b530      	push	{r4, r5, lr}
    f66e:	b083      	sub	sp, #12
    f670:	4605      	mov	r5, r0
    f672:	f000 f9d5 	bl	fa20 <am_hal_interrupt_master_disable>
    f676:	4c11      	ldr	r4, [pc, #68]	; (f6bc <am_hal_cachectrl_config+0x50>)
    f678:	9001      	str	r0, [sp, #4]
    f67a:	6823      	ldr	r3, [r4, #0]
    f67c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    f680:	6023      	str	r3, [r4, #0]
    f682:	9801      	ldr	r0, [sp, #4]
    f684:	f000 f9d0 	bl	fa28 <am_hal_interrupt_master_set>
    f688:	78eb      	ldrb	r3, [r5, #3]
    f68a:	782a      	ldrb	r2, [r5, #0]
    f68c:	78a8      	ldrb	r0, [r5, #2]
    f68e:	7869      	ldrb	r1, [r5, #1]
    f690:	005b      	lsls	r3, r3, #1
    f692:	0112      	lsls	r2, r2, #4
    f694:	b2d2      	uxtb	r2, r2
    f696:	f003 0302 	and.w	r3, r3, #2
    f69a:	4313      	orrs	r3, r2
    f69c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    f6a0:	0080      	lsls	r0, r0, #2
    f6a2:	f000 000c 	and.w	r0, r0, #12
    f6a6:	020a      	lsls	r2, r1, #8
    f6a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    f6ac:	4303      	orrs	r3, r0
    f6ae:	f402 7240 	and.w	r2, r2, #768	; 0x300
    f6b2:	4313      	orrs	r3, r2
    f6b4:	2000      	movs	r0, #0
    f6b6:	6023      	str	r3, [r4, #0]
    f6b8:	b003      	add	sp, #12
    f6ba:	bd30      	pop	{r4, r5, pc}
    f6bc:	40018000 	.word	0x40018000

0000f6c0 <am_hal_cachectrl_enable>:
    f6c0:	4a03      	ldr	r2, [pc, #12]	; (f6d0 <am_hal_cachectrl_enable+0x10>)
    f6c2:	6813      	ldr	r3, [r2, #0]
    f6c4:	f043 0301 	orr.w	r3, r3, #1
    f6c8:	6013      	str	r3, [r2, #0]
    f6ca:	2000      	movs	r0, #0
    f6cc:	4770      	bx	lr
    f6ce:	bf00      	nop
    f6d0:	40018000 	.word	0x40018000

0000f6d4 <am_hal_clkgen_control>:
    f6d4:	4b32      	ldr	r3, [pc, #200]	; (f7a0 <am_hal_clkgen_control+0xcc>)
    f6d6:	681a      	ldr	r2, [r3, #0]
    f6d8:	b912      	cbnz	r2, f6e0 <am_hal_clkgen_control+0xc>
    f6da:	4a32      	ldr	r2, [pc, #200]	; (f7a4 <am_hal_clkgen_control+0xd0>)
    f6dc:	6812      	ldr	r2, [r2, #0]
    f6de:	601a      	str	r2, [r3, #0]
    f6e0:	2809      	cmp	r0, #9
    f6e2:	d85a      	bhi.n	f79a <am_hal_clkgen_control+0xc6>
    f6e4:	e8df f000 	tbb	[pc, r0]
    f6e8:	261e160d 	.word	0x261e160d
    f6ec:	4640362e 	.word	0x4640362e
    f6f0:	054e      	.short	0x054e
    f6f2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    f6f6:	2000      	movs	r0, #0
    f6f8:	6a1a      	ldr	r2, [r3, #32]
    f6fa:	f36f 0200 	bfc	r2, #0, #1
    f6fe:	621a      	str	r2, [r3, #32]
    f700:	4770      	bx	lr
    f702:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    f706:	2200      	movs	r2, #0
    f708:	2147      	movs	r1, #71	; 0x47
    f70a:	6159      	str	r1, [r3, #20]
    f70c:	4610      	mov	r0, r2
    f70e:	619a      	str	r2, [r3, #24]
    f710:	615a      	str	r2, [r3, #20]
    f712:	4770      	bx	lr
    f714:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    f718:	2000      	movs	r0, #0
    f71a:	68d3      	ldr	r3, [r2, #12]
    f71c:	f023 0301 	bic.w	r3, r3, #1
    f720:	60d3      	str	r3, [r2, #12]
    f722:	4770      	bx	lr
    f724:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    f728:	2000      	movs	r0, #0
    f72a:	68d3      	ldr	r3, [r2, #12]
    f72c:	f023 0302 	bic.w	r3, r3, #2
    f730:	60d3      	str	r3, [r2, #12]
    f732:	4770      	bx	lr
    f734:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    f738:	2000      	movs	r0, #0
    f73a:	68d3      	ldr	r3, [r2, #12]
    f73c:	f043 0301 	orr.w	r3, r3, #1
    f740:	60d3      	str	r3, [r2, #12]
    f742:	4770      	bx	lr
    f744:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    f748:	2000      	movs	r0, #0
    f74a:	68d3      	ldr	r3, [r2, #12]
    f74c:	f043 0302 	orr.w	r3, r3, #2
    f750:	60d3      	str	r3, [r2, #12]
    f752:	4770      	bx	lr
    f754:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    f758:	2200      	movs	r2, #0
    f75a:	2047      	movs	r0, #71	; 0x47
    f75c:	2101      	movs	r1, #1
    f75e:	6158      	str	r0, [r3, #20]
    f760:	6199      	str	r1, [r3, #24]
    f762:	4610      	mov	r0, r2
    f764:	615a      	str	r2, [r3, #20]
    f766:	4770      	bx	lr
    f768:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    f76c:	2000      	movs	r0, #0
    f76e:	68da      	ldr	r2, [r3, #12]
    f770:	60da      	str	r2, [r3, #12]
    f772:	4770      	bx	lr
    f774:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    f778:	2000      	movs	r0, #0
    f77a:	68d3      	ldr	r3, [r2, #12]
    f77c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    f780:	60d3      	str	r3, [r2, #12]
    f782:	4770      	bx	lr
    f784:	b139      	cbz	r1, f796 <am_hal_clkgen_control+0xc2>
    f786:	680b      	ldr	r3, [r1, #0]
    f788:	f043 0301 	orr.w	r3, r3, #1
    f78c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    f790:	2000      	movs	r0, #0
    f792:	6213      	str	r3, [r2, #32]
    f794:	4770      	bx	lr
    f796:	4b04      	ldr	r3, [pc, #16]	; (f7a8 <am_hal_clkgen_control+0xd4>)
    f798:	e7f8      	b.n	f78c <am_hal_clkgen_control+0xb8>
    f79a:	2006      	movs	r0, #6
    f79c:	4770      	bx	lr
    f79e:	bf00      	nop
    f7a0:	1000c17c 	.word	0x1000c17c
    f7a4:	4ffff000 	.word	0x4ffff000
    f7a8:	0025b801 	.word	0x0025b801

0000f7ac <am_hal_clkgen_status_get>:
    f7ac:	b1a8      	cbz	r0, f7da <am_hal_clkgen_status_get+0x2e>
    f7ae:	b410      	push	{r4}
    f7b0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    f7b4:	490a      	ldr	r1, [pc, #40]	; (f7e0 <am_hal_clkgen_status_get+0x34>)
    f7b6:	6994      	ldr	r4, [r2, #24]
    f7b8:	4b0a      	ldr	r3, [pc, #40]	; (f7e4 <am_hal_clkgen_status_get+0x38>)
    f7ba:	f014 0f01 	tst.w	r4, #1
    f7be:	bf08      	it	eq
    f7c0:	460b      	moveq	r3, r1
    f7c2:	6003      	str	r3, [r0, #0]
    f7c4:	69d3      	ldr	r3, [r2, #28]
    f7c6:	f85d 4b04 	ldr.w	r4, [sp], #4
    f7ca:	f003 0201 	and.w	r2, r3, #1
    f7ce:	f3c3 0340 	ubfx	r3, r3, #1, #1
    f7d2:	6042      	str	r2, [r0, #4]
    f7d4:	7203      	strb	r3, [r0, #8]
    f7d6:	2000      	movs	r0, #0
    f7d8:	4770      	bx	lr
    f7da:	2006      	movs	r0, #6
    f7dc:	4770      	bx	lr
    f7de:	bf00      	nop
    f7e0:	02dc6c00 	.word	0x02dc6c00
    f7e4:	016e3600 	.word	0x016e3600

0000f7e8 <am_hal_ctimer_config>:
    f7e8:	b570      	push	{r4, r5, r6, lr}
    f7ea:	e891 001c 	ldmia.w	r1, {r2, r3, r4}
    f7ee:	2a00      	cmp	r2, #0
    f7f0:	b082      	sub	sp, #8
    f7f2:	bf18      	it	ne
    f7f4:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
    f7f8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
    f7fc:	ea42 0403 	orr.w	r4, r2, r3
    f800:	460d      	mov	r5, r1
    f802:	4606      	mov	r6, r0
    f804:	f000 f90c 	bl	fa20 <am_hal_interrupt_master_disable>
    f808:	4b0d      	ldr	r3, [pc, #52]	; (f840 <am_hal_ctimer_config+0x58>)
    f80a:	9001      	str	r0, [sp, #4]
    f80c:	0172      	lsls	r2, r6, #5
    f80e:	50d4      	str	r4, [r2, r3]
    f810:	9801      	ldr	r0, [sp, #4]
    f812:	f000 f909 	bl	fa28 <am_hal_interrupt_master_set>
    f816:	686b      	ldr	r3, [r5, #4]
    f818:	b90b      	cbnz	r3, f81e <am_hal_ctimer_config+0x36>
    f81a:	682a      	ldr	r2, [r5, #0]
    f81c:	b142      	cbz	r2, f830 <am_hal_ctimer_config+0x48>
    f81e:	f3c3 0344 	ubfx	r3, r3, #1, #5
    f822:	2100      	movs	r1, #0
    f824:	4a07      	ldr	r2, [pc, #28]	; (f844 <am_hal_ctimer_config+0x5c>)
    f826:	eb02 0646 	add.w	r6, r2, r6, lsl #1
    f82a:	5473      	strb	r3, [r6, r1]
    f82c:	b002      	add	sp, #8
    f82e:	bd70      	pop	{r4, r5, r6, pc}
    f830:	68ab      	ldr	r3, [r5, #8]
    f832:	2b00      	cmp	r3, #0
    f834:	d0fa      	beq.n	f82c <am_hal_ctimer_config+0x44>
    f836:	f3c3 0344 	ubfx	r3, r3, #1, #5
    f83a:	2101      	movs	r1, #1
    f83c:	e7f2      	b.n	f824 <am_hal_ctimer_config+0x3c>
    f83e:	bf00      	nop
    f840:	4000800c 	.word	0x4000800c
    f844:	1000c040 	.word	0x1000c040

0000f848 <am_hal_ctimer_start>:
    f848:	b570      	push	{r4, r5, r6, lr}
    f84a:	b082      	sub	sp, #8
    f84c:	460c      	mov	r4, r1
    f84e:	0146      	lsls	r6, r0, #5
    f850:	4605      	mov	r5, r0
    f852:	f000 f8e5 	bl	fa20 <am_hal_interrupt_master_disable>
    f856:	4a0f      	ldr	r2, [pc, #60]	; (f894 <am_hal_ctimer_start+0x4c>)
    f858:	9001      	str	r0, [sp, #4]
    f85a:	58b3      	ldr	r3, [r6, r2]
    f85c:	f004 2108 	and.w	r1, r4, #134219776	; 0x8000800
    f860:	ea23 0301 	bic.w	r3, r3, r1
    f864:	f004 1101 	and.w	r1, r4, #65537	; 0x10001
    f868:	430b      	orrs	r3, r1
    f86a:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
    f86e:	bf0c      	ite	eq
    f870:	f3c3 4444 	ubfxeq	r4, r3, #17, #5
    f874:	f3c3 0444 	ubfxne	r4, r3, #1, #5
    f878:	50b3      	str	r3, [r6, r2]
    f87a:	4b07      	ldr	r3, [pc, #28]	; (f898 <am_hal_ctimer_start+0x50>)
    f87c:	9801      	ldr	r0, [sp, #4]
    f87e:	bf0c      	ite	eq
    f880:	2101      	moveq	r1, #1
    f882:	2100      	movne	r1, #0
    f884:	eb03 0345 	add.w	r3, r3, r5, lsl #1
    f888:	545c      	strb	r4, [r3, r1]
    f88a:	f000 f8cd 	bl	fa28 <am_hal_interrupt_master_set>
    f88e:	b002      	add	sp, #8
    f890:	bd70      	pop	{r4, r5, r6, pc}
    f892:	bf00      	nop
    f894:	4000800c 	.word	0x4000800c
    f898:	1000c040 	.word	0x1000c040

0000f89c <am_hal_ctimer_clear>:
    f89c:	b570      	push	{r4, r5, r6, lr}
    f89e:	b082      	sub	sp, #8
    f8a0:	0146      	lsls	r6, r0, #5
    f8a2:	460c      	mov	r4, r1
    f8a4:	f000 f8bc 	bl	fa20 <am_hal_interrupt_master_disable>
    f8a8:	4d05      	ldr	r5, [pc, #20]	; (f8c0 <am_hal_ctimer_clear+0x24>)
    f8aa:	9001      	str	r0, [sp, #4]
    f8ac:	5973      	ldr	r3, [r6, r5]
    f8ae:	f004 2108 	and.w	r1, r4, #134219776	; 0x8000800
    f8b2:	4319      	orrs	r1, r3
    f8b4:	5171      	str	r1, [r6, r5]
    f8b6:	9801      	ldr	r0, [sp, #4]
    f8b8:	f000 f8b6 	bl	fa28 <am_hal_interrupt_master_set>
    f8bc:	b002      	add	sp, #8
    f8be:	bd70      	pop	{r4, r5, r6, pc}
    f8c0:	4000800c 	.word	0x4000800c

0000f8c4 <am_hal_ctimer_period_set>:
    f8c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    f8c8:	b082      	sub	sp, #8
    f8ca:	4689      	mov	r9, r1
    f8cc:	4698      	mov	r8, r3
    f8ce:	0147      	lsls	r7, r0, #5
    f8d0:	4614      	mov	r4, r2
    f8d2:	f000 f8a5 	bl	fa20 <am_hal_interrupt_master_disable>
    f8d6:	f8df a094 	ldr.w	sl, [pc, #148]	; f96c <am_hal_ctimer_period_set+0xa8>
    f8da:	9001      	str	r0, [sp, #4]
    f8dc:	f519 3f80 	cmn.w	r9, #65536	; 0x10000
    f8e0:	4d20      	ldr	r5, [pc, #128]	; (f964 <am_hal_ctimer_period_set+0xa0>)
    f8e2:	4e21      	ldr	r6, [pc, #132]	; (f968 <am_hal_ctimer_period_set+0xa4>)
    f8e4:	f857 300a 	ldr.w	r3, [r7, sl]
    f8e8:	d01a      	beq.n	f920 <am_hal_ctimer_period_set+0x5c>
    f8ea:	f403 73c0 	and.w	r3, r3, #384	; 0x180
    f8ee:	2b80      	cmp	r3, #128	; 0x80
    f8f0:	d01b      	beq.n	f92a <am_hal_ctimer_period_set+0x66>
    f8f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
    f8f6:	2000      	movs	r0, #0
    f8f8:	4591      	cmp	r9, r2
    f8fa:	4603      	mov	r3, r0
    f8fc:	d01e      	beq.n	f93c <am_hal_ctimer_period_set+0x78>
    f8fe:	f519 3f80 	cmn.w	r9, #65536	; 0x10000
    f902:	d025      	beq.n	f950 <am_hal_ctimer_period_set+0x8c>
    f904:	0c1b      	lsrs	r3, r3, #16
    f906:	b2a2      	uxth	r2, r4
    f908:	041b      	lsls	r3, r3, #16
    f90a:	4310      	orrs	r0, r2
    f90c:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
    f910:	5178      	str	r0, [r7, r5]
    f912:	51bb      	str	r3, [r7, r6]
    f914:	9801      	ldr	r0, [sp, #4]
    f916:	f000 f887 	bl	fa28 <am_hal_interrupt_master_set>
    f91a:	b002      	add	sp, #8
    f91c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    f920:	0c1b      	lsrs	r3, r3, #16
    f922:	f403 73c0 	and.w	r3, r3, #384	; 0x180
    f926:	2b80      	cmp	r3, #128	; 0x80
    f928:	d111      	bne.n	f94e <am_hal_ctimer_period_set+0x8a>
    f92a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    f92e:	4591      	cmp	r9, r2
    f930:	ea4f 4004 	mov.w	r0, r4, lsl #16
    f934:	4623      	mov	r3, r4
    f936:	ebc8 0404 	rsb	r4, r8, r4
    f93a:	d1e0      	bne.n	f8fe <am_hal_ctimer_period_set+0x3a>
    f93c:	b2a3      	uxth	r3, r4
    f93e:	4318      	orrs	r0, r3
    f940:	5178      	str	r0, [r7, r5]
    f942:	9801      	ldr	r0, [sp, #4]
    f944:	f000 f870 	bl	fa28 <am_hal_interrupt_master_set>
    f948:	b002      	add	sp, #8
    f94a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    f94e:	2000      	movs	r0, #0
    f950:	b2a3      	uxth	r3, r4
    f952:	4318      	orrs	r0, r3
    f954:	51b8      	str	r0, [r7, r6]
    f956:	9801      	ldr	r0, [sp, #4]
    f958:	f000 f866 	bl	fa28 <am_hal_interrupt_master_set>
    f95c:	b002      	add	sp, #8
    f95e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    f962:	bf00      	nop
    f964:	40008004 	.word	0x40008004
    f968:	40008008 	.word	0x40008008
    f96c:	4000800c 	.word	0x4000800c

0000f970 <am_hal_ctimer_int_enable>:
    f970:	b510      	push	{r4, lr}
    f972:	b082      	sub	sp, #8
    f974:	4604      	mov	r4, r0
    f976:	f000 f853 	bl	fa20 <am_hal_interrupt_master_disable>
    f97a:	4b06      	ldr	r3, [pc, #24]	; (f994 <am_hal_ctimer_int_enable+0x24>)
    f97c:	9001      	str	r0, [sp, #4]
    f97e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    f982:	4314      	orrs	r4, r2
    f984:	f8c3 4200 	str.w	r4, [r3, #512]	; 0x200
    f988:	9801      	ldr	r0, [sp, #4]
    f98a:	f000 f84d 	bl	fa28 <am_hal_interrupt_master_set>
    f98e:	b002      	add	sp, #8
    f990:	bd10      	pop	{r4, pc}
    f992:	bf00      	nop
    f994:	40008000 	.word	0x40008000

0000f998 <am_hal_ctimer_int_clear>:
    f998:	b510      	push	{r4, lr}
    f99a:	b082      	sub	sp, #8
    f99c:	4604      	mov	r4, r0
    f99e:	f000 f83f 	bl	fa20 <am_hal_interrupt_master_disable>
    f9a2:	4b04      	ldr	r3, [pc, #16]	; (f9b4 <am_hal_ctimer_int_clear+0x1c>)
    f9a4:	9001      	str	r0, [sp, #4]
    f9a6:	f8c3 4208 	str.w	r4, [r3, #520]	; 0x208
    f9aa:	9801      	ldr	r0, [sp, #4]
    f9ac:	f000 f83c 	bl	fa28 <am_hal_interrupt_master_set>
    f9b0:	b002      	add	sp, #8
    f9b2:	bd10      	pop	{r4, pc}
    f9b4:	40008000 	.word	0x40008000

0000f9b8 <am_hal_flash_delay>:
    f9b8:	4b00      	ldr	r3, [pc, #0]	; (f9bc <am_hal_flash_delay+0x4>)
    f9ba:	4718      	bx	r3
    f9bc:	0800009d 	.word	0x0800009d

0000f9c0 <am_hal_flash_delay_status_check>:
    f9c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f9c4:	f89d 4018 	ldrb.w	r4, [sp, #24]
    f9c8:	460d      	mov	r5, r1
    f9ca:	4616      	mov	r6, r2
    f9cc:	461f      	mov	r7, r3
    f9ce:	b17c      	cbz	r4, f9f0 <am_hal_flash_delay_status_check+0x30>
    f9d0:	4604      	mov	r4, r0
    f9d2:	f8df 8040 	ldr.w	r8, [pc, #64]	; fa14 <am_hal_flash_delay_status_check+0x54>
    f9d6:	e002      	b.n	f9de <am_hal_flash_delay_status_check+0x1e>
    f9d8:	b1c4      	cbz	r4, fa0c <am_hal_flash_delay_status_check+0x4c>
    f9da:	47c0      	blx	r8
    f9dc:	3c01      	subs	r4, #1
    f9de:	682b      	ldr	r3, [r5, #0]
    f9e0:	4033      	ands	r3, r6
    f9e2:	429f      	cmp	r7, r3
    f9e4:	f04f 0001 	mov.w	r0, #1
    f9e8:	d1f6      	bne.n	f9d8 <am_hal_flash_delay_status_check+0x18>
    f9ea:	2000      	movs	r0, #0
    f9ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    f9f0:	f8df 8020 	ldr.w	r8, [pc, #32]	; fa14 <am_hal_flash_delay_status_check+0x54>
    f9f4:	4604      	mov	r4, r0
    f9f6:	e002      	b.n	f9fe <am_hal_flash_delay_status_check+0x3e>
    f9f8:	b144      	cbz	r4, fa0c <am_hal_flash_delay_status_check+0x4c>
    f9fa:	47c0      	blx	r8
    f9fc:	3c01      	subs	r4, #1
    f9fe:	682b      	ldr	r3, [r5, #0]
    fa00:	4033      	ands	r3, r6
    fa02:	429f      	cmp	r7, r3
    fa04:	f04f 0001 	mov.w	r0, #1
    fa08:	d0f6      	beq.n	f9f8 <am_hal_flash_delay_status_check+0x38>
    fa0a:	e7ee      	b.n	f9ea <am_hal_flash_delay_status_check+0x2a>
    fa0c:	2004      	movs	r0, #4
    fa0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    fa12:	bf00      	nop
    fa14:	0800009d 	.word	0x0800009d

0000fa18 <am_hal_interrupt_master_enable>:
    fa18:	f3ef 8010 	mrs	r0, PRIMASK
    fa1c:	b662      	cpsie	i
    fa1e:	4770      	bx	lr

0000fa20 <am_hal_interrupt_master_disable>:
    fa20:	f3ef 8010 	mrs	r0, PRIMASK
    fa24:	b672      	cpsid	i
    fa26:	4770      	bx	lr

0000fa28 <am_hal_interrupt_master_set>:
    fa28:	f380 8810 	msr	PRIMASK, r0
    fa2c:	4770      	bx	lr
    fa2e:	bf00      	nop

0000fa30 <am_hal_itm_disable>:
    fa30:	b510      	push	{r4, lr}
    fa32:	4b25      	ldr	r3, [pc, #148]	; (fac8 <am_hal_itm_disable+0x98>)
    fa34:	f8d3 3250 	ldr.w	r3, [r3, #592]	; 0x250
    fa38:	b9b3      	cbnz	r3, fa68 <am_hal_itm_disable+0x38>
    fa3a:	4b24      	ldr	r3, [pc, #144]	; (facc <am_hal_itm_disable+0x9c>)
    fa3c:	68da      	ldr	r2, [r3, #12]
    fa3e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    fa42:	60da      	str	r2, [r3, #12]
    fa44:	68da      	ldr	r2, [r3, #12]
    fa46:	01d2      	lsls	r2, r2, #7
    fa48:	d5fc      	bpl.n	fa44 <am_hal_itm_disable+0x14>
    fa4a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
    fa4e:	4920      	ldr	r1, [pc, #128]	; (fad0 <am_hal_itm_disable+0xa0>)
    fa50:	f8c3 1fb0 	str.w	r1, [r3, #4016]	; 0xfb0
    fa54:	4a1f      	ldr	r2, [pc, #124]	; (fad4 <am_hal_itm_disable+0xa4>)
    fa56:	200f      	movs	r0, #15
    fa58:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    fa5c:	f8c3 0e40 	str.w	r0, [r3, #3648]	; 0xe40
    fa60:	f8c3 1e00 	str.w	r1, [r3, #3584]	; 0xe00
    fa64:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80
    fa68:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
    fa6c:	f8d2 3e80 	ldr.w	r3, [r2, #3712]	; 0xe80
    fa70:	021b      	lsls	r3, r3, #8
    fa72:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
    fa76:	d4f9      	bmi.n	fa6c <am_hal_itm_disable+0x3c>
    fa78:	f240 20f7 	movw	r0, #759	; 0x2f7
    fa7c:	f7ff ff9c 	bl	f9b8 <am_hal_flash_delay>
    fa80:	4b13      	ldr	r3, [pc, #76]	; (fad0 <am_hal_itm_disable+0xa0>)
    fa82:	f8c4 3fb0 	str.w	r3, [r4, #4016]	; 0xfb0
    fa86:	4621      	mov	r1, r4
    fa88:	2064      	movs	r0, #100	; 0x64
    fa8a:	f8d1 3e80 	ldr.w	r3, [r1, #3712]	; 0xe80
    fa8e:	f023 0301 	bic.w	r3, r3, #1
    fa92:	f8c1 3e80 	str.w	r3, [r1, #3712]	; 0xe80
    fa96:	f8d1 2e80 	ldr.w	r2, [r1, #3712]	; 0xe80
    fa9a:	4b0f      	ldr	r3, [pc, #60]	; (fad8 <am_hal_itm_disable+0xa8>)
    fa9c:	4013      	ands	r3, r2
    fa9e:	2b00      	cmp	r3, #0
    faa0:	d1f9      	bne.n	fa96 <am_hal_itm_disable+0x66>
    faa2:	3801      	subs	r0, #1
    faa4:	d1f1      	bne.n	fa8a <am_hal_itm_disable+0x5a>
    faa6:	4a09      	ldr	r2, [pc, #36]	; (facc <am_hal_itm_disable+0x9c>)
    faa8:	68d3      	ldr	r3, [r2, #12]
    faaa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    faae:	60d3      	str	r3, [r2, #12]
    fab0:	68d3      	ldr	r3, [r2, #12]
    fab2:	f013 7380 	ands.w	r3, r3, #16777216	; 0x1000000
    fab6:	d1fb      	bne.n	fab0 <am_hal_itm_disable+0x80>
    fab8:	4a03      	ldr	r2, [pc, #12]	; (fac8 <am_hal_itm_disable+0x98>)
    faba:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
    fabe:	f8d2 3250 	ldr.w	r3, [r2, #592]	; 0x250
    fac2:	2b00      	cmp	r3, #0
    fac4:	d1fb      	bne.n	fabe <am_hal_itm_disable+0x8e>
    fac6:	bd10      	pop	{r4, pc}
    fac8:	40020000 	.word	0x40020000
    facc:	e000edf0 	.word	0xe000edf0
    fad0:	c5acce55 	.word	0xc5acce55
    fad4:	00150511 	.word	0x00150511
    fad8:	00800001 	.word	0x00800001

0000fadc <am_hal_mcuctrl_info_get>:
    fadc:	b4f0      	push	{r4, r5, r6, r7}
    fade:	b121      	cbz	r1, faea <am_hal_mcuctrl_info_get+0xe>
    fae0:	2801      	cmp	r0, #1
    fae2:	d038      	beq.n	fb56 <am_hal_mcuctrl_info_get+0x7a>
    fae4:	d320      	bcc.n	fb28 <am_hal_mcuctrl_info_get+0x4c>
    fae6:	2802      	cmp	r0, #2
    fae8:	d002      	beq.n	faf0 <am_hal_mcuctrl_info_get+0x14>
    faea:	2006      	movs	r0, #6
    faec:	bcf0      	pop	{r4, r5, r6, r7}
    faee:	4770      	bx	lr
    faf0:	4a41      	ldr	r2, [pc, #260]	; (fbf8 <am_hal_mcuctrl_info_get+0x11c>)
    faf2:	684d      	ldr	r5, [r1, #4]
    faf4:	f8d2 31cc 	ldr.w	r3, [r2, #460]	; 0x1cc
    faf8:	694c      	ldr	r4, [r1, #20]
    fafa:	f003 0601 	and.w	r6, r3, #1
    fafe:	f3c3 0040 	ubfx	r0, r3, #1, #1
    fb02:	f3c3 0380 	ubfx	r3, r3, #2, #1
    fb06:	700e      	strb	r6, [r1, #0]
    fb08:	7208      	strb	r0, [r1, #8]
    fb0a:	740b      	strb	r3, [r1, #16]
    fb0c:	f8d2 31c4 	ldr.w	r3, [r2, #452]	; 0x1c4
    fb10:	60cb      	str	r3, [r1, #12]
    fb12:	f8d2 01c0 	ldr.w	r0, [r2, #448]	; 0x1c0
    fb16:	4328      	orrs	r0, r5
    fb18:	6048      	str	r0, [r1, #4]
    fb1a:	f8d2 31c8 	ldr.w	r3, [r2, #456]	; 0x1c8
    fb1e:	4323      	orrs	r3, r4
    fb20:	2000      	movs	r0, #0
    fb22:	614b      	str	r3, [r1, #20]
    fb24:	bcf0      	pop	{r4, r5, r6, r7}
    fb26:	4770      	bx	lr
    fb28:	4a33      	ldr	r2, [pc, #204]	; (fbf8 <am_hal_mcuctrl_info_get+0x11c>)
    fb2a:	6993      	ldr	r3, [r2, #24]
    fb2c:	f3c3 1080 	ubfx	r0, r3, #6, #1
    fb30:	f3c3 0380 	ubfx	r3, r3, #2, #1
    fb34:	7008      	strb	r0, [r1, #0]
    fb36:	704b      	strb	r3, [r1, #1]
    fb38:	f8d2 31a0 	ldr.w	r3, [r2, #416]	; 0x1a0
    fb3c:	f3c3 6381 	ubfx	r3, r3, #26, #2
    fb40:	710b      	strb	r3, [r1, #4]
    fb42:	6953      	ldr	r3, [r2, #20]
    fb44:	f3c3 0240 	ubfx	r2, r3, #1, #1
    fb48:	f003 0301 	and.w	r3, r3, #1
    fb4c:	2000      	movs	r0, #0
    fb4e:	708a      	strb	r2, [r1, #2]
    fb50:	70cb      	strb	r3, [r1, #3]
    fb52:	bcf0      	pop	{r4, r5, r6, r7}
    fb54:	4770      	bx	lr
    fb56:	4b28      	ldr	r3, [pc, #160]	; (fbf8 <am_hal_mcuctrl_info_get+0x11c>)
    fb58:	4c28      	ldr	r4, [pc, #160]	; (fbfc <am_hal_mcuctrl_info_get+0x120>)
    fb5a:	681a      	ldr	r2, [r3, #0]
    fb5c:	600a      	str	r2, [r1, #0]
    fb5e:	6858      	ldr	r0, [r3, #4]
    fb60:	6048      	str	r0, [r1, #4]
    fb62:	6898      	ldr	r0, [r3, #8]
    fb64:	6088      	str	r0, [r1, #8]
    fb66:	68d8      	ldr	r0, [r3, #12]
    fb68:	60c8      	str	r0, [r1, #12]
    fb6a:	691d      	ldr	r5, [r3, #16]
    fb6c:	4824      	ldr	r0, [pc, #144]	; (fc00 <am_hal_mcuctrl_info_get+0x124>)
    fb6e:	610d      	str	r5, [r1, #16]
    fb70:	f3c2 5703 	ubfx	r7, r2, #20, #4
    fb74:	f3c2 4603 	ubfx	r6, r2, #16, #4
    fb78:	695d      	ldr	r5, [r3, #20]
    fb7a:	f854 4027 	ldr.w	r4, [r4, r7, lsl #2]
    fb7e:	4b21      	ldr	r3, [pc, #132]	; (fc04 <am_hal_mcuctrl_info_get+0x128>)
    fb80:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
    fb84:	6208      	str	r0, [r1, #32]
    fb86:	f002 0201 	and.w	r2, r2, #1
    fb8a:	614d      	str	r5, [r1, #20]
    fb8c:	61cc      	str	r4, [r1, #28]
    fb8e:	618a      	str	r2, [r1, #24]
    fb90:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    fb94:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
    fb98:	b2d0      	uxtb	r0, r2
    fb9a:	f004 020f 	and.w	r2, r4, #15
    fb9e:	ea40 2202 	orr.w	r2, r0, r2, lsl #8
    fba2:	624a      	str	r2, [r1, #36]	; 0x24
    fba4:	f8d3 20e4 	ldr.w	r2, [r3, #228]	; 0xe4
    fba8:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
    fbac:	f3c2 1003 	ubfx	r0, r2, #4, #4
    fbb0:	f004 020f 	and.w	r2, r4, #15
    fbb4:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
    fbb8:	628a      	str	r2, [r1, #40]	; 0x28
    fbba:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
    fbbe:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    fbc2:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
    fbc6:	f3c2 1203 	ubfx	r2, r2, #4, #4
    fbca:	4302      	orrs	r2, r0
    fbcc:	62ca      	str	r2, [r1, #44]	; 0x2c
    fbce:	f8d3 50fc 	ldr.w	r5, [r3, #252]	; 0xfc
    fbd2:	f8d3 00f8 	ldr.w	r0, [r3, #248]	; 0xf8
    fbd6:	f8d3 40f4 	ldr.w	r4, [r3, #244]	; 0xf4
    fbda:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    fbde:	b2c0      	uxtb	r0, r0
    fbe0:	0400      	lsls	r0, r0, #16
    fbe2:	ea40 6305 	orr.w	r3, r0, r5, lsl #24
    fbe6:	b2d2      	uxtb	r2, r2
    fbe8:	431a      	orrs	r2, r3
    fbea:	b2e3      	uxtb	r3, r4
    fbec:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
    fbf0:	630b      	str	r3, [r1, #48]	; 0x30
    fbf2:	2000      	movs	r0, #0
    fbf4:	bcf0      	pop	{r4, r5, r6, r7}
    fbf6:	4770      	bx	lr
    fbf8:	40020000 	.word	0x40020000
    fbfc:	00010d24 	.word	0x00010d24
    fc00:	00010d64 	.word	0x00010d64
    fc04:	f0000f00 	.word	0xf0000f00

0000fc08 <am_hal_pwrctrl_periph_enable>:
    fc08:	b570      	push	{r4, r5, r6, lr}
    fc0a:	b082      	sub	sp, #8
    fc0c:	4604      	mov	r4, r0
    fc0e:	f7ff ff07 	bl	fa20 <am_hal_interrupt_master_disable>
    fc12:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    fc16:	4d0f      	ldr	r5, [pc, #60]	; (fc54 <am_hal_pwrctrl_periph_enable+0x4c>)
    fc18:	4e0f      	ldr	r6, [pc, #60]	; (fc58 <am_hal_pwrctrl_periph_enable+0x50>)
    fc1a:	9001      	str	r0, [sp, #4]
    fc1c:	00a4      	lsls	r4, r4, #2
    fc1e:	68aa      	ldr	r2, [r5, #8]
    fc20:	5933      	ldr	r3, [r6, r4]
    fc22:	4313      	orrs	r3, r2
    fc24:	60ab      	str	r3, [r5, #8]
    fc26:	9801      	ldr	r0, [sp, #4]
    fc28:	4434      	add	r4, r6
    fc2a:	f7ff fefd 	bl	fa28 <am_hal_interrupt_master_set>
    fc2e:	2077      	movs	r0, #119	; 0x77
    fc30:	f7ff fec2 	bl	f9b8 <am_hal_flash_delay>
    fc34:	69ab      	ldr	r3, [r5, #24]
    fc36:	6864      	ldr	r4, [r4, #4]
    fc38:	4223      	tst	r3, r4
    fc3a:	d103      	bne.n	fc44 <am_hal_pwrctrl_periph_enable+0x3c>
    fc3c:	2077      	movs	r0, #119	; 0x77
    fc3e:	f7ff febb 	bl	f9b8 <am_hal_flash_delay>
    fc42:	69ab      	ldr	r3, [r5, #24]
    fc44:	4b03      	ldr	r3, [pc, #12]	; (fc54 <am_hal_pwrctrl_periph_enable+0x4c>)
    fc46:	699b      	ldr	r3, [r3, #24]
    fc48:	4223      	tst	r3, r4
    fc4a:	bf0c      	ite	eq
    fc4c:	2001      	moveq	r0, #1
    fc4e:	2000      	movne	r0, #0
    fc50:	b002      	add	sp, #8
    fc52:	bd70      	pop	{r4, r5, r6, pc}
    fc54:	40021000 	.word	0x40021000
    fc58:	00010da4 	.word	0x00010da4

0000fc5c <am_hal_pwrctrl_periph_disable>:
    fc5c:	b570      	push	{r4, r5, r6, lr}
    fc5e:	b082      	sub	sp, #8
    fc60:	4604      	mov	r4, r0
    fc62:	f7ff fedd 	bl	fa20 <am_hal_interrupt_master_disable>
    fc66:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    fc6a:	4d10      	ldr	r5, [pc, #64]	; (fcac <am_hal_pwrctrl_periph_disable+0x50>)
    fc6c:	4e10      	ldr	r6, [pc, #64]	; (fcb0 <am_hal_pwrctrl_periph_disable+0x54>)
    fc6e:	9001      	str	r0, [sp, #4]
    fc70:	00a4      	lsls	r4, r4, #2
    fc72:	68ab      	ldr	r3, [r5, #8]
    fc74:	5932      	ldr	r2, [r6, r4]
    fc76:	ea23 0302 	bic.w	r3, r3, r2
    fc7a:	60ab      	str	r3, [r5, #8]
    fc7c:	9801      	ldr	r0, [sp, #4]
    fc7e:	4434      	add	r4, r6
    fc80:	f7ff fed2 	bl	fa28 <am_hal_interrupt_master_set>
    fc84:	2077      	movs	r0, #119	; 0x77
    fc86:	f7ff fe97 	bl	f9b8 <am_hal_flash_delay>
    fc8a:	69ab      	ldr	r3, [r5, #24]
    fc8c:	6864      	ldr	r4, [r4, #4]
    fc8e:	4223      	tst	r3, r4
    fc90:	d003      	beq.n	fc9a <am_hal_pwrctrl_periph_disable+0x3e>
    fc92:	2077      	movs	r0, #119	; 0x77
    fc94:	f7ff fe90 	bl	f9b8 <am_hal_flash_delay>
    fc98:	69ab      	ldr	r3, [r5, #24]
    fc9a:	4b04      	ldr	r3, [pc, #16]	; (fcac <am_hal_pwrctrl_periph_disable+0x50>)
    fc9c:	699b      	ldr	r3, [r3, #24]
    fc9e:	4223      	tst	r3, r4
    fca0:	bf14      	ite	ne
    fca2:	2001      	movne	r0, #1
    fca4:	2000      	moveq	r0, #0
    fca6:	b002      	add	sp, #8
    fca8:	bd70      	pop	{r4, r5, r6, pc}
    fcaa:	bf00      	nop
    fcac:	40021000 	.word	0x40021000
    fcb0:	00010da4 	.word	0x00010da4

0000fcb4 <am_hal_pwrctrl_low_power_init>:
    fcb4:	b530      	push	{r4, r5, lr}
    fcb6:	4b1f      	ldr	r3, [pc, #124]	; (fd34 <am_hal_pwrctrl_low_power_init+0x80>)
    fcb8:	681a      	ldr	r2, [r3, #0]
    fcba:	b083      	sub	sp, #12
    fcbc:	b912      	cbnz	r2, fcc4 <am_hal_pwrctrl_low_power_init+0x10>
    fcbe:	4a1e      	ldr	r2, [pc, #120]	; (fd38 <am_hal_pwrctrl_low_power_init+0x84>)
    fcc0:	6812      	ldr	r2, [r2, #0]
    fcc2:	601a      	str	r2, [r3, #0]
    fcc4:	4c1d      	ldr	r4, [pc, #116]	; (fd3c <am_hal_pwrctrl_low_power_init+0x88>)
    fcc6:	69a3      	ldr	r3, [r4, #24]
    fcc8:	05db      	lsls	r3, r3, #23
    fcca:	d502      	bpl.n	fcd2 <am_hal_pwrctrl_low_power_init+0x1e>
    fccc:	2000      	movs	r0, #0
    fcce:	b003      	add	sp, #12
    fcd0:	bd30      	pop	{r4, r5, pc}
    fcd2:	4d1b      	ldr	r5, [pc, #108]	; (fd40 <am_hal_pwrctrl_low_power_init+0x8c>)
    fcd4:	491b      	ldr	r1, [pc, #108]	; (fd44 <am_hal_pwrctrl_low_power_init+0x90>)
    fcd6:	7e2a      	ldrb	r2, [r5, #24]
    fcd8:	2001      	movs	r0, #1
    fcda:	4302      	orrs	r2, r0
    fcdc:	2307      	movs	r3, #7
    fcde:	762a      	strb	r2, [r5, #24]
    fce0:	9000      	str	r0, [sp, #0]
    fce2:	461a      	mov	r2, r3
    fce4:	f242 7010 	movw	r0, #10000	; 0x2710
    fce8:	f7ff fe6a 	bl	f9c0 <am_hal_flash_delay_status_check>
    fcec:	b110      	cbz	r0, fcf4 <am_hal_pwrctrl_low_power_init+0x40>
    fcee:	2004      	movs	r0, #4
    fcf0:	b003      	add	sp, #12
    fcf2:	bd30      	pop	{r4, r5, pc}
    fcf4:	6823      	ldr	r3, [r4, #0]
    fcf6:	f043 0301 	orr.w	r3, r3, #1
    fcfa:	6023      	str	r3, [r4, #0]
    fcfc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    fcfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    fd02:	6263      	str	r3, [r4, #36]	; 0x24
    fd04:	68eb      	ldr	r3, [r5, #12]
    fd06:	b2db      	uxtb	r3, r3
    fd08:	2b11      	cmp	r3, #17
    fd0a:	d1df      	bne.n	fccc <am_hal_pwrctrl_low_power_init+0x18>
    fd0c:	f8d5 335c 	ldr.w	r3, [r5, #860]	; 0x35c
    fd10:	f360 5356 	bfi	r3, r0, #21, #2
    fd14:	f8c5 335c 	str.w	r3, [r5, #860]	; 0x35c
    fd18:	f8d5 3368 	ldr.w	r3, [r5, #872]	; 0x368
    fd1c:	220f      	movs	r2, #15
    fd1e:	f362 138b 	bfi	r3, r2, #6, #6
    fd22:	f8c5 3368 	str.w	r3, [r5, #872]	; 0x368
    fd26:	f8d5 3368 	ldr.w	r3, [r5, #872]	; 0x368
    fd2a:	f362 0305 	bfi	r3, r2, #0, #6
    fd2e:	f8c5 3368 	str.w	r3, [r5, #872]	; 0x368
    fd32:	e7cc      	b.n	fcce <am_hal_pwrctrl_low_power_init+0x1a>
    fd34:	1000c17c 	.word	0x1000c17c
    fd38:	4ffff000 	.word	0x4ffff000
    fd3c:	40021000 	.word	0x40021000
    fd40:	40020000 	.word	0x40020000
    fd44:	40020018 	.word	0x40020018

0000fd48 <am_hal_rtc_osc_select>:
    fd48:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    fd4c:	2801      	cmp	r0, #1
    fd4e:	68d3      	ldr	r3, [r2, #12]
    fd50:	bf0c      	ite	eq
    fd52:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    fd56:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
    fd5a:	60d3      	str	r3, [r2, #12]
    fd5c:	4770      	bx	lr
    fd5e:	bf00      	nop

0000fd60 <am_hal_rtc_osc_disable>:
    fd60:	4a03      	ldr	r2, [pc, #12]	; (fd70 <am_hal_rtc_osc_disable+0x10>)
    fd62:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
    fd66:	f043 0310 	orr.w	r3, r3, #16
    fd6a:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
    fd6e:	4770      	bx	lr
    fd70:	40004200 	.word	0x40004200

0000fd74 <am_hal_uart_initialize>:
    fd74:	2801      	cmp	r0, #1
    fd76:	d901      	bls.n	fd7c <am_hal_uart_initialize+0x8>
    fd78:	2005      	movs	r0, #5
    fd7a:	4770      	bx	lr
    fd7c:	b169      	cbz	r1, fd9a <am_hal_uart_initialize+0x26>
    fd7e:	b5f0      	push	{r4, r5, r6, r7, lr}
    fd80:	2264      	movs	r2, #100	; 0x64
    fd82:	4e0e      	ldr	r6, [pc, #56]	; (fdbc <am_hal_uart_initialize+0x48>)
    fd84:	fb02 f200 	mul.w	r2, r2, r0
    fd88:	18b4      	adds	r4, r6, r2
    fd8a:	4603      	mov	r3, r0
    fd8c:	78e0      	ldrb	r0, [r4, #3]
    fd8e:	f3c0 0700 	ubfx	r7, r0, #0, #1
    fd92:	b2fd      	uxtb	r5, r7
    fd94:	b11d      	cbz	r5, fd9e <am_hal_uart_initialize+0x2a>
    fd96:	2007      	movs	r0, #7
    fd98:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fd9a:	2006      	movs	r0, #6
    fd9c:	4770      	bx	lr
    fd9e:	f040 0001 	orr.w	r0, r0, #1
    fda2:	70e0      	strb	r0, [r4, #3]
    fda4:	58b0      	ldr	r0, [r6, r2]
    fda6:	f8df e018 	ldr.w	lr, [pc, #24]	; fdc0 <am_hal_uart_initialize+0x4c>
    fdaa:	f36e 0017 	bfi	r0, lr, #0, #24
    fdae:	50b0      	str	r0, [r6, r2]
    fdb0:	6263      	str	r3, [r4, #36]	; 0x24
    fdb2:	7127      	strb	r7, [r4, #4]
    fdb4:	6625      	str	r5, [r4, #96]	; 0x60
    fdb6:	4628      	mov	r0, r5
    fdb8:	600c      	str	r4, [r1, #0]
    fdba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fdbc:	1001c0c0 	.word	0x1001c0c0
    fdc0:	00ea9e06 	.word	0x00ea9e06

0000fdc4 <am_hal_uart_power_control>:
    fdc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    fdc8:	6804      	ldr	r4, [r0, #0]
    fdca:	4b36      	ldr	r3, [pc, #216]	; (fea4 <am_hal_uart_power_control+0xe0>)
    fdcc:	f024 447e 	bic.w	r4, r4, #4261412864	; 0xfe000000
    fdd0:	429c      	cmp	r4, r3
    fdd2:	b083      	sub	sp, #12
    fdd4:	d003      	beq.n	fdde <am_hal_uart_power_control+0x1a>
    fdd6:	2002      	movs	r0, #2
    fdd8:	b003      	add	sp, #12
    fdda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    fdde:	6a47      	ldr	r7, [r0, #36]	; 0x24
    fde0:	4605      	mov	r5, r0
    fde2:	f107 0008 	add.w	r0, r7, #8
    fde6:	4691      	mov	r9, r2
    fde8:	460e      	mov	r6, r1
    fdea:	fa5f f880 	uxtb.w	r8, r0
    fdee:	b181      	cbz	r1, fe12 <am_hal_uart_power_control+0x4e>
    fdf0:	2902      	cmp	r1, #2
    fdf2:	d80c      	bhi.n	fe0e <am_hal_uart_power_control+0x4a>
    fdf4:	b992      	cbnz	r2, fe1c <am_hal_uart_power_control+0x58>
    fdf6:	f507 2780 	add.w	r7, r7, #262144	; 0x40000
    fdfa:	371c      	adds	r7, #28
    fdfc:	033f      	lsls	r7, r7, #12
    fdfe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    fe02:	647b      	str	r3, [r7, #68]	; 0x44
    fe04:	4640      	mov	r0, r8
    fe06:	f7ff ff29 	bl	fc5c <am_hal_pwrctrl_periph_disable>
    fe0a:	2000      	movs	r0, #0
    fe0c:	e7e4      	b.n	fdd8 <am_hal_uart_power_control+0x14>
    fe0e:	2006      	movs	r0, #6
    fe10:	e7e2      	b.n	fdd8 <am_hal_uart_power_control+0x14>
    fe12:	b322      	cbz	r2, fe5e <am_hal_uart_power_control+0x9a>
    fe14:	792b      	ldrb	r3, [r5, #4]
    fe16:	bb3b      	cbnz	r3, fe68 <am_hal_uart_power_control+0xa4>
    fe18:	2007      	movs	r0, #7
    fe1a:	e7dd      	b.n	fdd8 <am_hal_uart_power_control+0x14>
    fe1c:	f7ff fe00 	bl	fa20 <am_hal_interrupt_master_disable>
    fe20:	f507 2380 	add.w	r3, r7, #262144	; 0x40000
    fe24:	331c      	adds	r3, #28
    fe26:	031b      	lsls	r3, r3, #12
    fe28:	9001      	str	r0, [sp, #4]
    fe2a:	6a1a      	ldr	r2, [r3, #32]
    fe2c:	60aa      	str	r2, [r5, #8]
    fe2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    fe30:	60ea      	str	r2, [r5, #12]
    fe32:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    fe34:	612a      	str	r2, [r5, #16]
    fe36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    fe38:	616a      	str	r2, [r5, #20]
    fe3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    fe3c:	61aa      	str	r2, [r5, #24]
    fe3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    fe40:	61ea      	str	r2, [r5, #28]
    fe42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fe44:	622b      	str	r3, [r5, #32]
    fe46:	2301      	movs	r3, #1
    fe48:	712b      	strb	r3, [r5, #4]
    fe4a:	9801      	ldr	r0, [sp, #4]
    fe4c:	f7ff fdec 	bl	fa28 <am_hal_interrupt_master_set>
    fe50:	682b      	ldr	r3, [r5, #0]
    fe52:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
    fe56:	42a3      	cmp	r3, r4
    fe58:	d1d4      	bne.n	fe04 <am_hal_uart_power_control+0x40>
    fe5a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    fe5c:	e7cb      	b.n	fdf6 <am_hal_uart_power_control+0x32>
    fe5e:	4640      	mov	r0, r8
    fe60:	f7ff fed2 	bl	fc08 <am_hal_pwrctrl_periph_enable>
    fe64:	4648      	mov	r0, r9
    fe66:	e7b7      	b.n	fdd8 <am_hal_uart_power_control+0x14>
    fe68:	4640      	mov	r0, r8
    fe6a:	f7ff fecd 	bl	fc08 <am_hal_pwrctrl_periph_enable>
    fe6e:	f7ff fdd7 	bl	fa20 <am_hal_interrupt_master_disable>
    fe72:	f507 2380 	add.w	r3, r7, #262144	; 0x40000
    fe76:	331c      	adds	r3, #28
    fe78:	031b      	lsls	r3, r3, #12
    fe7a:	68aa      	ldr	r2, [r5, #8]
    fe7c:	9000      	str	r0, [sp, #0]
    fe7e:	621a      	str	r2, [r3, #32]
    fe80:	68ea      	ldr	r2, [r5, #12]
    fe82:	625a      	str	r2, [r3, #36]	; 0x24
    fe84:	692a      	ldr	r2, [r5, #16]
    fe86:	629a      	str	r2, [r3, #40]	; 0x28
    fe88:	696a      	ldr	r2, [r5, #20]
    fe8a:	62da      	str	r2, [r3, #44]	; 0x2c
    fe8c:	69aa      	ldr	r2, [r5, #24]
    fe8e:	631a      	str	r2, [r3, #48]	; 0x30
    fe90:	69ea      	ldr	r2, [r5, #28]
    fe92:	635a      	str	r2, [r3, #52]	; 0x34
    fe94:	6a2a      	ldr	r2, [r5, #32]
    fe96:	639a      	str	r2, [r3, #56]	; 0x38
    fe98:	9800      	ldr	r0, [sp, #0]
    fe9a:	712e      	strb	r6, [r5, #4]
    fe9c:	f7ff fdc4 	bl	fa28 <am_hal_interrupt_master_set>
    fea0:	4630      	mov	r0, r6
    fea2:	e799      	b.n	fdd8 <am_hal_uart_power_control+0x14>
    fea4:	01ea9e06 	.word	0x01ea9e06

0000fea8 <am_hal_uart_configure>:
    fea8:	6803      	ldr	r3, [r0, #0]
    feaa:	4a7a      	ldr	r2, [pc, #488]	; (10094 <am_hal_uart_configure+0x1ec>)
    feac:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
    feb0:	4293      	cmp	r3, r2
    feb2:	d001      	beq.n	feb8 <am_hal_uart_configure+0x10>
    feb4:	2002      	movs	r0, #2
    feb6:	4770      	bx	lr
    feb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    febc:	6a45      	ldr	r5, [r0, #36]	; 0x24
    febe:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
    fec2:	351c      	adds	r5, #28
    fec4:	032d      	lsls	r5, r5, #12
    fec6:	2700      	movs	r7, #0
    fec8:	b084      	sub	sp, #16
    feca:	632f      	str	r7, [r5, #48]	; 0x30
    fecc:	460e      	mov	r6, r1
    fece:	4604      	mov	r4, r0
    fed0:	f7ff fda6 	bl	fa20 <am_hal_interrupt_master_disable>
    fed4:	9001      	str	r0, [sp, #4]
    fed6:	8e2b      	ldrh	r3, [r5, #48]	; 0x30
    fed8:	f043 0308 	orr.w	r3, r3, #8
    fedc:	862b      	strh	r3, [r5, #48]	; 0x30
    fede:	8e2b      	ldrh	r3, [r5, #48]	; 0x30
    fee0:	2201      	movs	r2, #1
    fee2:	f362 1306 	bfi	r3, r2, #4, #3
    fee6:	862b      	strh	r3, [r5, #48]	; 0x30
    fee8:	9801      	ldr	r0, [sp, #4]
    feea:	f7ff fd9d 	bl	fa28 <am_hal_interrupt_master_set>
    feee:	f7ff fd97 	bl	fa20 <am_hal_interrupt_master_disable>
    fef2:	9002      	str	r0, [sp, #8]
    fef4:	8e2b      	ldrh	r3, [r5, #48]	; 0x30
    fef6:	f367 0300 	bfi	r3, r7, #0, #1
    fefa:	862b      	strh	r3, [r5, #48]	; 0x30
    fefc:	8e2b      	ldrh	r3, [r5, #48]	; 0x30
    fefe:	f367 2349 	bfi	r3, r7, #9, #1
    ff02:	862b      	strh	r3, [r5, #48]	; 0x30
    ff04:	8e2b      	ldrh	r3, [r5, #48]	; 0x30
    ff06:	f367 2308 	bfi	r3, r7, #8, #1
    ff0a:	862b      	strh	r3, [r5, #48]	; 0x30
    ff0c:	9802      	ldr	r0, [sp, #8]
    ff0e:	f7ff fd8b 	bl	fa28 <am_hal_interrupt_master_set>
    ff12:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    ff14:	f3c3 1302 	ubfx	r3, r3, #4, #3
    ff18:	3b01      	subs	r3, #1
    ff1a:	2b03      	cmp	r3, #3
    ff1c:	d854      	bhi.n	ffc8 <am_hal_uart_configure+0x120>
    ff1e:	e8df f003 	tbb	[pc, r3]
    ff22:	020e      	.short	0x020e
    ff24:	1114      	.short	0x1114
    ff26:	495c      	ldr	r1, [pc, #368]	; (10098 <am_hal_uart_configure+0x1f0>)
    ff28:	485c      	ldr	r0, [pc, #368]	; (1009c <am_hal_uart_configure+0x1f4>)
    ff2a:	6832      	ldr	r2, [r6, #0]
    ff2c:	0112      	lsls	r2, r2, #4
    ff2e:	fbb0 f3f2 	udiv	r3, r0, r2
    ff32:	b96b      	cbnz	r3, ff50 <am_hal_uart_configure+0xa8>
    ff34:	485a      	ldr	r0, [pc, #360]	; (100a0 <am_hal_uart_configure+0x1f8>)
    ff36:	6623      	str	r3, [r4, #96]	; 0x60
    ff38:	b004      	add	sp, #16
    ff3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ff3e:	4959      	ldr	r1, [pc, #356]	; (100a4 <am_hal_uart_configure+0x1fc>)
    ff40:	4859      	ldr	r0, [pc, #356]	; (100a8 <am_hal_uart_configure+0x200>)
    ff42:	e7f2      	b.n	ff2a <am_hal_uart_configure+0x82>
    ff44:	4959      	ldr	r1, [pc, #356]	; (100ac <am_hal_uart_configure+0x204>)
    ff46:	485a      	ldr	r0, [pc, #360]	; (100b0 <am_hal_uart_configure+0x208>)
    ff48:	e7ef      	b.n	ff2a <am_hal_uart_configure+0x82>
    ff4a:	495a      	ldr	r1, [pc, #360]	; (100b4 <am_hal_uart_configure+0x20c>)
    ff4c:	485a      	ldr	r0, [pc, #360]	; (100b8 <am_hal_uart_configure+0x210>)
    ff4e:	e7ec      	b.n	ff2a <am_hal_uart_configure+0x82>
    ff50:	fbb1 f2f2 	udiv	r2, r1, r2
    ff54:	eba2 1283 	sub.w	r2, r2, r3, lsl #6
    ff58:	626b      	str	r3, [r5, #36]	; 0x24
    ff5a:	eb02 1103 	add.w	r1, r2, r3, lsl #4
    ff5e:	626b      	str	r3, [r5, #36]	; 0x24
    ff60:	fbb0 f0f1 	udiv	r0, r0, r1
    ff64:	62aa      	str	r2, [r5, #40]	; 0x28
    ff66:	6620      	str	r0, [r4, #96]	; 0x60
    ff68:	8e2b      	ldrh	r3, [r5, #48]	; 0x30
    ff6a:	f36f 338e 	bfc	r3, #14, #1
    ff6e:	862b      	strh	r3, [r5, #48]	; 0x30
    ff70:	8e2b      	ldrh	r3, [r5, #48]	; 0x30
    ff72:	f36f 33cf 	bfc	r3, #15, #1
    ff76:	862b      	strh	r3, [r5, #48]	; 0x30
    ff78:	6b2a      	ldr	r2, [r5, #48]	; 0x30
    ff7a:	6933      	ldr	r3, [r6, #16]
    ff7c:	4313      	orrs	r3, r2
    ff7e:	632b      	str	r3, [r5, #48]	; 0x30
    ff80:	6973      	ldr	r3, [r6, #20]
    ff82:	636b      	str	r3, [r5, #52]	; 0x34
    ff84:	6871      	ldr	r1, [r6, #4]
    ff86:	68b3      	ldr	r3, [r6, #8]
    ff88:	68f2      	ldr	r2, [r6, #12]
    ff8a:	430b      	orrs	r3, r1
    ff8c:	f043 0310 	orr.w	r3, r3, #16
    ff90:	4313      	orrs	r3, r2
    ff92:	62eb      	str	r3, [r5, #44]	; 0x2c
    ff94:	f7ff fd44 	bl	fa20 <am_hal_interrupt_master_disable>
    ff98:	9003      	str	r0, [sp, #12]
    ff9a:	8e2b      	ldrh	r3, [r5, #48]	; 0x30
    ff9c:	f043 0301 	orr.w	r3, r3, #1
    ffa0:	862b      	strh	r3, [r5, #48]	; 0x30
    ffa2:	8e2b      	ldrh	r3, [r5, #48]	; 0x30
    ffa4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    ffa8:	862b      	strh	r3, [r5, #48]	; 0x30
    ffaa:	8e2b      	ldrh	r3, [r5, #48]	; 0x30
    ffac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    ffb0:	862b      	strh	r3, [r5, #48]	; 0x30
    ffb2:	9803      	ldr	r0, [sp, #12]
    ffb4:	f7ff fd38 	bl	fa28 <am_hal_interrupt_master_set>
    ffb8:	6825      	ldr	r5, [r4, #0]
    ffba:	4b36      	ldr	r3, [pc, #216]	; (10094 <am_hal_uart_configure+0x1ec>)
    ffbc:	f025 457e 	bic.w	r5, r5, #4261412864	; 0xfe000000
    ffc0:	429d      	cmp	r5, r3
    ffc2:	d005      	beq.n	ffd0 <am_hal_uart_configure+0x128>
    ffc4:	2000      	movs	r0, #0
    ffc6:	e7b7      	b.n	ff38 <am_hal_uart_configure+0x90>
    ffc8:	2300      	movs	r3, #0
    ffca:	6623      	str	r3, [r4, #96]	; 0x60
    ffcc:	483b      	ldr	r0, [pc, #236]	; (100bc <am_hal_uart_configure+0x214>)
    ffce:	e7b3      	b.n	ff38 <am_hal_uart_configure+0x90>
    ffd0:	69b1      	ldr	r1, [r6, #24]
    ffd2:	6a37      	ldr	r7, [r6, #32]
    ffd4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
    ffd8:	b109      	cbz	r1, ffde <am_hal_uart_configure+0x136>
    ffda:	69f3      	ldr	r3, [r6, #28]
    ffdc:	bb3b      	cbnz	r3, 1002e <am_hal_uart_configure+0x186>
    ffde:	6a63      	ldr	r3, [r4, #36]	; 0x24
    ffe0:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
    ffe4:	f103 021c 	add.w	r2, r3, #28
    ffe8:	0312      	lsls	r2, r2, #12
    ffea:	2100      	movs	r1, #0
    ffec:	f884 1028 	strb.w	r1, [r4, #40]	; 0x28
    fff0:	6b91      	ldr	r1, [r2, #56]	; 0x38
    fff2:	f021 0120 	bic.w	r1, r1, #32
    fff6:	6391      	str	r1, [r2, #56]	; 0x38
    fff8:	b1b7      	cbz	r7, 10028 <am_hal_uart_configure+0x180>
    fffa:	f1b8 0f00 	cmp.w	r8, #0
    fffe:	d12e      	bne.n	1005e <am_hal_uart_configure+0x1b6>
   10000:	6823      	ldr	r3, [r4, #0]
   10002:	4a24      	ldr	r2, [pc, #144]	; (10094 <am_hal_uart_configure+0x1ec>)
   10004:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   10008:	2100      	movs	r1, #0
   1000a:	4293      	cmp	r3, r2
   1000c:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
   10010:	d1d8      	bne.n	ffc4 <am_hal_uart_configure+0x11c>
   10012:	6a63      	ldr	r3, [r4, #36]	; 0x24
   10014:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   10018:	331c      	adds	r3, #28
   1001a:	031b      	lsls	r3, r3, #12
   1001c:	2000      	movs	r0, #0
   1001e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   10020:	f022 0250 	bic.w	r2, r2, #80	; 0x50
   10024:	639a      	str	r2, [r3, #56]	; 0x38
   10026:	e787      	b.n	ff38 <am_hal_uart_configure+0x90>
   10028:	f884 7044 	strb.w	r7, [r4, #68]	; 0x44
   1002c:	e7f4      	b.n	10018 <am_hal_uart_configure+0x170>
   1002e:	2201      	movs	r2, #1
   10030:	f884 2028 	strb.w	r2, [r4, #40]	; 0x28
   10034:	f104 002c 	add.w	r0, r4, #44	; 0x2c
   10038:	f000 fa7c 	bl	10534 <am_hal_queue_init>
   1003c:	6823      	ldr	r3, [r4, #0]
   1003e:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   10042:	42ab      	cmp	r3, r5
   10044:	d1be      	bne.n	ffc4 <am_hal_uart_configure+0x11c>
   10046:	6a63      	ldr	r3, [r4, #36]	; 0x24
   10048:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   1004c:	331c      	adds	r3, #28
   1004e:	031b      	lsls	r3, r3, #12
   10050:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   10052:	f042 0220 	orr.w	r2, r2, #32
   10056:	639a      	str	r2, [r3, #56]	; 0x38
   10058:	2f00      	cmp	r7, #0
   1005a:	d1ce      	bne.n	fffa <am_hal_uart_configure+0x152>
   1005c:	e7d0      	b.n	10000 <am_hal_uart_configure+0x158>
   1005e:	2201      	movs	r2, #1
   10060:	4643      	mov	r3, r8
   10062:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
   10066:	4639      	mov	r1, r7
   10068:	f104 0048 	add.w	r0, r4, #72	; 0x48
   1006c:	f000 fa62 	bl	10534 <am_hal_queue_init>
   10070:	6823      	ldr	r3, [r4, #0]
   10072:	4a08      	ldr	r2, [pc, #32]	; (10094 <am_hal_uart_configure+0x1ec>)
   10074:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   10078:	4293      	cmp	r3, r2
   1007a:	d1a3      	bne.n	ffc4 <am_hal_uart_configure+0x11c>
   1007c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   1007e:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   10082:	331c      	adds	r3, #28
   10084:	031b      	lsls	r3, r3, #12
   10086:	2000      	movs	r0, #0
   10088:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1008a:	f042 0250 	orr.w	r2, r2, #80	; 0x50
   1008e:	639a      	str	r2, [r3, #56]	; 0x38
   10090:	e752      	b.n	ff38 <am_hal_uart_configure+0x90>
   10092:	bf00      	nop
   10094:	01ea9e06 	.word	0x01ea9e06
   10098:	2dc6c000 	.word	0x2dc6c000
   1009c:	00b71b00 	.word	0x00b71b00
   100a0:	08000003 	.word	0x08000003
   100a4:	5b8d8000 	.word	0x5b8d8000
   100a8:	016e3600 	.word	0x016e3600
   100ac:	0b71b000 	.word	0x0b71b000
   100b0:	002dc6c0 	.word	0x002dc6c0
   100b4:	16e36000 	.word	0x16e36000
   100b8:	005b8d80 	.word	0x005b8d80
   100bc:	08000002 	.word	0x08000002

000100c0 <am_hal_uart_transfer>:
   100c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   100c4:	680f      	ldr	r7, [r1, #0]
   100c6:	b091      	sub	sp, #68	; 0x44
   100c8:	4605      	mov	r5, r0
   100ca:	b13f      	cbz	r7, 100dc <am_hal_uart_transfer+0x1c>
   100cc:	2f01      	cmp	r7, #1
   100ce:	bf18      	it	ne
   100d0:	2707      	movne	r7, #7
   100d2:	d024      	beq.n	1011e <am_hal_uart_transfer+0x5e>
   100d4:	4638      	mov	r0, r7
   100d6:	b011      	add	sp, #68	; 0x44
   100d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   100dc:	f8d1 900c 	ldr.w	r9, [r1, #12]
   100e0:	690b      	ldr	r3, [r1, #16]
   100e2:	f8d1 a004 	ldr.w	sl, [r1, #4]
   100e6:	688e      	ldr	r6, [r1, #8]
   100e8:	9300      	str	r3, [sp, #0]
   100ea:	f1b9 0f00 	cmp.w	r9, #0
   100ee:	d031      	beq.n	10154 <am_hal_uart_transfer+0x94>
   100f0:	2e00      	cmp	r6, #0
   100f2:	f000 819c 	beq.w	1042e <am_hal_uart_transfer+0x36e>
   100f6:	2800      	cmp	r0, #0
   100f8:	f000 8097 	beq.w	1022a <am_hal_uart_transfer+0x16a>
   100fc:	6803      	ldr	r3, [r0, #0]
   100fe:	4aa9      	ldr	r2, [pc, #676]	; (103a4 <am_hal_uart_transfer+0x2e4>)
   10100:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   10104:	4293      	cmp	r3, r2
   10106:	f000 8092 	beq.w	1022e <am_hal_uart_transfer+0x16e>
   1010a:	46b8      	mov	r8, r7
   1010c:	9b00      	ldr	r3, [sp, #0]
   1010e:	b10b      	cbz	r3, 10114 <am_hal_uart_transfer+0x54>
   10110:	f8c3 8000 	str.w	r8, [r3]
   10114:	2702      	movs	r7, #2
   10116:	4638      	mov	r0, r7
   10118:	b011      	add	sp, #68	; 0x44
   1011a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1011e:	1d0b      	adds	r3, r1, #4
   10120:	e893 0a88 	ldmia.w	r3, {r3, r7, r9, fp}
   10124:	f1b9 0f00 	cmp.w	r9, #0
   10128:	d043      	beq.n	101b2 <am_hal_uart_transfer+0xf2>
   1012a:	2f00      	cmp	r7, #0
   1012c:	f000 8185 	beq.w	1043a <am_hal_uart_transfer+0x37a>
   10130:	2800      	cmp	r0, #0
   10132:	f000 80eb 	beq.w	1030c <am_hal_uart_transfer+0x24c>
   10136:	6802      	ldr	r2, [r0, #0]
   10138:	499a      	ldr	r1, [pc, #616]	; (103a4 <am_hal_uart_transfer+0x2e4>)
   1013a:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   1013e:	428a      	cmp	r2, r1
   10140:	f000 80e7 	beq.w	10312 <am_hal_uart_transfer+0x252>
   10144:	2600      	movs	r6, #0
   10146:	2702      	movs	r7, #2
   10148:	f1bb 0f00 	cmp.w	fp, #0
   1014c:	d0c2      	beq.n	100d4 <am_hal_uart_transfer+0x14>
   1014e:	f8cb 6000 	str.w	r6, [fp]
   10152:	e7bf      	b.n	100d4 <am_hal_uart_transfer+0x14>
   10154:	2800      	cmp	r0, #0
   10156:	d0dd      	beq.n	10114 <am_hal_uart_transfer+0x54>
   10158:	6803      	ldr	r3, [r0, #0]
   1015a:	4a92      	ldr	r2, [pc, #584]	; (103a4 <am_hal_uart_transfer+0x2e4>)
   1015c:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   10160:	4293      	cmp	r3, r2
   10162:	d1d7      	bne.n	10114 <am_hal_uart_transfer+0x54>
   10164:	9b00      	ldr	r3, [sp, #0]
   10166:	b10b      	cbz	r3, 1016c <am_hal_uart_transfer+0xac>
   10168:	f8c3 9000 	str.w	r9, [r3]
   1016c:	b1fe      	cbz	r6, 101ae <am_hal_uart_transfer+0xee>
   1016e:	f895 3028 	ldrb.w	r3, [r5, #40]	; 0x28
   10172:	2b00      	cmp	r3, #0
   10174:	f040 8165 	bne.w	10442 <am_hal_uart_transfer+0x382>
   10178:	6a69      	ldr	r1, [r5, #36]	; 0x24
   1017a:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
   1017e:	311c      	adds	r1, #28
   10180:	0309      	lsls	r1, r1, #12
   10182:	698a      	ldr	r2, [r1, #24]
   10184:	f3c2 1240 	ubfx	r2, r2, #5, #1
   10188:	2a00      	cmp	r2, #0
   1018a:	f040 818d 	bne.w	104a8 <am_hal_uart_transfer+0x3e8>
   1018e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
   10192:	e003      	b.n	1019c <am_hal_uart_transfer+0xdc>
   10194:	6988      	ldr	r0, [r1, #24]
   10196:	0680      	lsls	r0, r0, #26
   10198:	f100 8151 	bmi.w	1043e <am_hal_uart_transfer+0x37e>
   1019c:	3201      	adds	r2, #1
   1019e:	f813 0f01 	ldrb.w	r0, [r3, #1]!
   101a2:	6008      	str	r0, [r1, #0]
   101a4:	4296      	cmp	r6, r2
   101a6:	d1f5      	bne.n	10194 <am_hal_uart_transfer+0xd4>
   101a8:	9b00      	ldr	r3, [sp, #0]
   101aa:	b103      	cbz	r3, 101ae <am_hal_uart_transfer+0xee>
   101ac:	601e      	str	r6, [r3, #0]
   101ae:	2700      	movs	r7, #0
   101b0:	e790      	b.n	100d4 <am_hal_uart_transfer+0x14>
   101b2:	2800      	cmp	r0, #0
   101b4:	d0ae      	beq.n	10114 <am_hal_uart_transfer+0x54>
   101b6:	6802      	ldr	r2, [r0, #0]
   101b8:	497a      	ldr	r1, [pc, #488]	; (103a4 <am_hal_uart_transfer+0x2e4>)
   101ba:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   101be:	428a      	cmp	r2, r1
   101c0:	d1a8      	bne.n	10114 <am_hal_uart_transfer+0x54>
   101c2:	f1bb 0f00 	cmp.w	fp, #0
   101c6:	d001      	beq.n	101cc <am_hal_uart_transfer+0x10c>
   101c8:	f8cb 9000 	str.w	r9, [fp]
   101cc:	2f00      	cmp	r7, #0
   101ce:	d0ee      	beq.n	101ae <am_hal_uart_transfer+0xee>
   101d0:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
   101d4:	2c00      	cmp	r4, #0
   101d6:	f040 816c 	bne.w	104b2 <am_hal_uart_transfer+0x3f2>
   101da:	6a6a      	ldr	r2, [r5, #36]	; 0x24
   101dc:	f502 2280 	add.w	r2, r2, #262144	; 0x40000
   101e0:	321c      	adds	r2, #28
   101e2:	0312      	lsls	r2, r2, #12
   101e4:	6990      	ldr	r0, [r2, #24]
   101e6:	f3c0 1000 	ubfx	r0, r0, #4, #1
   101ea:	2800      	cmp	r0, #0
   101ec:	f040 819d 	bne.w	1052a <am_hal_uart_transfer+0x46a>
   101f0:	6811      	ldr	r1, [r2, #0]
   101f2:	f411 6470 	ands.w	r4, r1, #3840	; 0xf00
   101f6:	bf08      	it	eq
   101f8:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
   101fc:	d008      	beq.n	10210 <am_hal_uart_transfer+0x150>
   101fe:	e190      	b.n	10522 <am_hal_uart_transfer+0x462>
   10200:	6991      	ldr	r1, [r2, #24]
   10202:	06c8      	lsls	r0, r1, #27
   10204:	d409      	bmi.n	1021a <am_hal_uart_transfer+0x15a>
   10206:	6811      	ldr	r1, [r2, #0]
   10208:	f411 6f70 	tst.w	r1, #3840	; 0xf00
   1020c:	f040 814e 	bne.w	104ac <am_hal_uart_transfer+0x3ec>
   10210:	3401      	adds	r4, #1
   10212:	42a7      	cmp	r7, r4
   10214:	f803 1f01 	strb.w	r1, [r3, #1]!
   10218:	d1f2      	bne.n	10200 <am_hal_uart_transfer+0x140>
   1021a:	2700      	movs	r7, #0
   1021c:	f1bb 0f00 	cmp.w	fp, #0
   10220:	f43f af58 	beq.w	100d4 <am_hal_uart_transfer+0x14>
   10224:	f8cb 4000 	str.w	r4, [fp]
   10228:	e754      	b.n	100d4 <am_hal_uart_transfer+0x14>
   1022a:	4680      	mov	r8, r0
   1022c:	e76e      	b.n	1010c <am_hal_uart_transfer+0x4c>
   1022e:	9301      	str	r3, [sp, #4]
   10230:	4651      	mov	r1, sl
   10232:	46bb      	mov	fp, r7
   10234:	46b8      	mov	r8, r7
   10236:	f895 2028 	ldrb.w	r2, [r5, #40]	; 0x28
   1023a:	b9f2      	cbnz	r2, 1027a <am_hal_uart_transfer+0x1ba>
   1023c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
   1023e:	b19e      	cbz	r6, 10268 <am_hal_uart_transfer+0x1a8>
   10240:	f502 2280 	add.w	r2, r2, #262144	; 0x40000
   10244:	321c      	adds	r2, #28
   10246:	0312      	lsls	r2, r2, #12
   10248:	3901      	subs	r1, #1
   1024a:	6994      	ldr	r4, [r2, #24]
   1024c:	f3c4 1440 	ubfx	r4, r4, #5, #1
   10250:	b11c      	cbz	r4, 1025a <am_hal_uart_transfer+0x19a>
   10252:	e047      	b.n	102e4 <am_hal_uart_transfer+0x224>
   10254:	6993      	ldr	r3, [r2, #24]
   10256:	069b      	lsls	r3, r3, #26
   10258:	d441      	bmi.n	102de <am_hal_uart_transfer+0x21e>
   1025a:	3401      	adds	r4, #1
   1025c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
   10260:	6013      	str	r3, [r2, #0]
   10262:	42b4      	cmp	r4, r6
   10264:	d1f6      	bne.n	10254 <am_hal_uart_transfer+0x194>
   10266:	44a0      	add	r8, r4
   10268:	9b00      	ldr	r3, [sp, #0]
   1026a:	2b00      	cmp	r3, #0
   1026c:	d09f      	beq.n	101ae <am_hal_uart_transfer+0xee>
   1026e:	4638      	mov	r0, r7
   10270:	f8c3 8000 	str.w	r8, [r3]
   10274:	b011      	add	sp, #68	; 0x44
   10276:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1027a:	6baa      	ldr	r2, [r5, #56]	; 0x38
   1027c:	6b6c      	ldr	r4, [r5, #52]	; 0x34
   1027e:	1b14      	subs	r4, r2, r4
   10280:	42b4      	cmp	r4, r6
   10282:	f105 032c 	add.w	r3, r5, #44	; 0x2c
   10286:	bf28      	it	cs
   10288:	4634      	movcs	r4, r6
   1028a:	4622      	mov	r2, r4
   1028c:	4618      	mov	r0, r3
   1028e:	9302      	str	r3, [sp, #8]
   10290:	f000 f95c 	bl	1054c <am_hal_queue_item_add>
   10294:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   10296:	9303      	str	r3, [sp, #12]
   10298:	f7ff fbc2 	bl	fa20 <am_hal_interrupt_master_disable>
   1029c:	9b03      	ldr	r3, [sp, #12]
   1029e:	9008      	str	r0, [sp, #32]
   102a0:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   102a4:	331c      	adds	r3, #28
   102a6:	031b      	lsls	r3, r3, #12
   102a8:	9303      	str	r3, [sp, #12]
   102aa:	e00d      	b.n	102c8 <am_hal_uart_transfer+0x208>
   102ac:	f000 f986 	bl	105bc <am_hal_queue_item_get>
   102b0:	b190      	cbz	r0, 102d8 <am_hal_uart_transfer+0x218>
   102b2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   102b4:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   102b8:	331c      	adds	r3, #28
   102ba:	031b      	lsls	r3, r3, #12
   102bc:	699a      	ldr	r2, [r3, #24]
   102be:	0692      	lsls	r2, r2, #26
   102c0:	bf5c      	itt	pl
   102c2:	f89d 201c 	ldrbpl.w	r2, [sp, #28]
   102c6:	601a      	strpl	r2, [r3, #0]
   102c8:	9b03      	ldr	r3, [sp, #12]
   102ca:	9802      	ldr	r0, [sp, #8]
   102cc:	699b      	ldr	r3, [r3, #24]
   102ce:	069b      	lsls	r3, r3, #26
   102d0:	f04f 0201 	mov.w	r2, #1
   102d4:	a907      	add	r1, sp, #28
   102d6:	d5e9      	bpl.n	102ac <am_hal_uart_transfer+0x1ec>
   102d8:	9808      	ldr	r0, [sp, #32]
   102da:	f7ff fba5 	bl	fa28 <am_hal_interrupt_master_set>
   102de:	1b36      	subs	r6, r6, r4
   102e0:	44a0      	add	r8, r4
   102e2:	d0c1      	beq.n	10268 <am_hal_uart_transfer+0x1a8>
   102e4:	2001      	movs	r0, #1
   102e6:	f7ff fb67 	bl	f9b8 <am_hal_flash_delay>
   102ea:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
   102ee:	d001      	beq.n	102f4 <am_hal_uart_transfer+0x234>
   102f0:	f10b 0b01 	add.w	fp, fp, #1
   102f4:	45d9      	cmp	r9, fp
   102f6:	d9b7      	bls.n	10268 <am_hal_uart_transfer+0x1a8>
   102f8:	682a      	ldr	r2, [r5, #0]
   102fa:	9b01      	ldr	r3, [sp, #4]
   102fc:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   10300:	429a      	cmp	r2, r3
   10302:	eb0a 0108 	add.w	r1, sl, r8
   10306:	f47f af01 	bne.w	1010c <am_hal_uart_transfer+0x4c>
   1030a:	e794      	b.n	10236 <am_hal_uart_transfer+0x176>
   1030c:	4606      	mov	r6, r0
   1030e:	2702      	movs	r7, #2
   10310:	e71a      	b.n	10148 <am_hal_uart_transfer+0x88>
   10312:	9200      	str	r2, [sp, #0]
   10314:	f100 0248 	add.w	r2, r0, #72	; 0x48
   10318:	f04f 0a00 	mov.w	sl, #0
   1031c:	9202      	str	r2, [sp, #8]
   1031e:	465a      	mov	r2, fp
   10320:	4698      	mov	r8, r3
   10322:	469b      	mov	fp, r3
   10324:	4656      	mov	r6, sl
   10326:	4613      	mov	r3, r2
   10328:	f895 2044 	ldrb.w	r2, [r5, #68]	; 0x44
   1032c:	2a00      	cmp	r2, #0
   1032e:	d152      	bne.n	103d6 <am_hal_uart_transfer+0x316>
   10330:	6a69      	ldr	r1, [r5, #36]	; 0x24
   10332:	b3a7      	cbz	r7, 1039e <am_hal_uart_transfer+0x2de>
   10334:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
   10338:	311c      	adds	r1, #28
   1033a:	0309      	lsls	r1, r1, #12
   1033c:	698a      	ldr	r2, [r1, #24]
   1033e:	06d0      	lsls	r0, r2, #27
   10340:	d432      	bmi.n	103a8 <am_hal_uart_transfer+0x2e8>
   10342:	680a      	ldr	r2, [r1, #0]
   10344:	f412 6470 	ands.w	r4, r2, #3840	; 0xf00
   10348:	f040 80aa 	bne.w	104a0 <am_hal_uart_transfer+0x3e0>
   1034c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
   10350:	e006      	b.n	10360 <am_hal_uart_transfer+0x2a0>
   10352:	698a      	ldr	r2, [r1, #24]
   10354:	06d2      	lsls	r2, r2, #27
   10356:	d41f      	bmi.n	10398 <am_hal_uart_transfer+0x2d8>
   10358:	680a      	ldr	r2, [r1, #0]
   1035a:	f412 6f70 	tst.w	r2, #3840	; 0xf00
   1035e:	d161      	bne.n	10424 <am_hal_uart_transfer+0x364>
   10360:	3401      	adds	r4, #1
   10362:	42bc      	cmp	r4, r7
   10364:	f808 2f01 	strb.w	r2, [r8, #1]!
   10368:	d1f3      	bne.n	10352 <am_hal_uart_transfer+0x292>
   1036a:	469b      	mov	fp, r3
   1036c:	4426      	add	r6, r4
   1036e:	f1bb 0f00 	cmp.w	fp, #0
   10372:	f43f af1c 	beq.w	101ae <am_hal_uart_transfer+0xee>
   10376:	f8cb 6000 	str.w	r6, [fp]
   1037a:	2700      	movs	r7, #0
   1037c:	e6aa      	b.n	100d4 <am_hal_uart_transfer+0x14>
   1037e:	9807      	ldr	r0, [sp, #28]
   10380:	f7ff fb52 	bl	fa28 <am_hal_interrupt_master_set>
   10384:	6d2c      	ldr	r4, [r5, #80]	; 0x50
   10386:	9802      	ldr	r0, [sp, #8]
   10388:	42bc      	cmp	r4, r7
   1038a:	bf28      	it	cs
   1038c:	463c      	movcs	r4, r7
   1038e:	4641      	mov	r1, r8
   10390:	4622      	mov	r2, r4
   10392:	f000 f913 	bl	105bc <am_hal_queue_item_get>
   10396:	9b01      	ldr	r3, [sp, #4]
   10398:	1b3f      	subs	r7, r7, r4
   1039a:	4426      	add	r6, r4
   1039c:	d104      	bne.n	103a8 <am_hal_uart_transfer+0x2e8>
   1039e:	469b      	mov	fp, r3
   103a0:	e7e5      	b.n	1036e <am_hal_uart_transfer+0x2ae>
   103a2:	bf00      	nop
   103a4:	01ea9e06 	.word	0x01ea9e06
   103a8:	2001      	movs	r0, #1
   103aa:	9301      	str	r3, [sp, #4]
   103ac:	f7ff fb04 	bl	f9b8 <am_hal_flash_delay>
   103b0:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
   103b4:	9b01      	ldr	r3, [sp, #4]
   103b6:	d001      	beq.n	103bc <am_hal_uart_transfer+0x2fc>
   103b8:	f10a 0a01 	add.w	sl, sl, #1
   103bc:	45d1      	cmp	r9, sl
   103be:	d9ee      	bls.n	1039e <am_hal_uart_transfer+0x2de>
   103c0:	682a      	ldr	r2, [r5, #0]
   103c2:	9900      	ldr	r1, [sp, #0]
   103c4:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   103c8:	428a      	cmp	r2, r1
   103ca:	eb0b 0806 	add.w	r8, fp, r6
   103ce:	d0ab      	beq.n	10328 <am_hal_uart_transfer+0x268>
   103d0:	469b      	mov	fp, r3
   103d2:	2702      	movs	r7, #2
   103d4:	e6b8      	b.n	10148 <am_hal_uart_transfer+0x88>
   103d6:	9301      	str	r3, [sp, #4]
   103d8:	f7ff fb22 	bl	fa20 <am_hal_interrupt_master_disable>
   103dc:	6a6a      	ldr	r2, [r5, #36]	; 0x24
   103de:	9007      	str	r0, [sp, #28]
   103e0:	f502 2080 	add.w	r0, r2, #262144	; 0x40000
   103e4:	301c      	adds	r0, #28
   103e6:	9b01      	ldr	r3, [sp, #4]
   103e8:	0300      	lsls	r0, r0, #12
   103ea:	ac08      	add	r4, sp, #32
   103ec:	2200      	movs	r2, #0
   103ee:	6981      	ldr	r1, [r0, #24]
   103f0:	06c9      	lsls	r1, r1, #27
   103f2:	d409      	bmi.n	10408 <am_hal_uart_transfer+0x348>
   103f4:	6801      	ldr	r1, [r0, #0]
   103f6:	f411 6f70 	tst.w	r1, #3840	; 0xf00
   103fa:	f102 0201 	add.w	r2, r2, #1
   103fe:	d118      	bne.n	10432 <am_hal_uart_transfer+0x372>
   10400:	2a20      	cmp	r2, #32
   10402:	f804 1b01 	strb.w	r1, [r4], #1
   10406:	d1f2      	bne.n	103ee <am_hal_uart_transfer+0x32e>
   10408:	a908      	add	r1, sp, #32
   1040a:	9802      	ldr	r0, [sp, #8]
   1040c:	9301      	str	r3, [sp, #4]
   1040e:	f000 f89d 	bl	1054c <am_hal_queue_item_add>
   10412:	9b01      	ldr	r3, [sp, #4]
   10414:	2800      	cmp	r0, #0
   10416:	d1b2      	bne.n	1037e <am_hal_uart_transfer+0x2be>
   10418:	4f45      	ldr	r7, [pc, #276]	; (10530 <am_hal_uart_transfer+0x470>)
   1041a:	469b      	mov	fp, r3
   1041c:	9807      	ldr	r0, [sp, #28]
   1041e:	f7ff fb03 	bl	fa28 <am_hal_interrupt_master_set>
   10422:	e691      	b.n	10148 <am_hal_uart_transfer+0x88>
   10424:	469b      	mov	fp, r3
   10426:	4426      	add	r6, r4
   10428:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
   1042c:	e68c      	b.n	10148 <am_hal_uart_transfer+0x88>
   1042e:	46b8      	mov	r8, r7
   10430:	e71a      	b.n	10268 <am_hal_uart_transfer+0x1a8>
   10432:	469b      	mov	fp, r3
   10434:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
   10438:	e7f0      	b.n	1041c <am_hal_uart_transfer+0x35c>
   1043a:	463e      	mov	r6, r7
   1043c:	e797      	b.n	1036e <am_hal_uart_transfer+0x2ae>
   1043e:	4616      	mov	r6, r2
   10440:	e6b2      	b.n	101a8 <am_hal_uart_transfer+0xe8>
   10442:	6b6a      	ldr	r2, [r5, #52]	; 0x34
   10444:	6bab      	ldr	r3, [r5, #56]	; 0x38
   10446:	1a9b      	subs	r3, r3, r2
   10448:	429e      	cmp	r6, r3
   1044a:	bf28      	it	cs
   1044c:	461e      	movcs	r6, r3
   1044e:	f105 042c 	add.w	r4, r5, #44	; 0x2c
   10452:	4651      	mov	r1, sl
   10454:	4632      	mov	r2, r6
   10456:	4620      	mov	r0, r4
   10458:	f000 f878 	bl	1054c <am_hal_queue_item_add>
   1045c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   1045e:	f7ff fadf 	bl	fa20 <am_hal_interrupt_master_disable>
   10462:	f507 2780 	add.w	r7, r7, #262144	; 0x40000
   10466:	371c      	adds	r7, #28
   10468:	033f      	lsls	r7, r7, #12
   1046a:	9005      	str	r0, [sp, #20]
   1046c:	e00d      	b.n	1048a <am_hal_uart_transfer+0x3ca>
   1046e:	f000 f8a5 	bl	105bc <am_hal_queue_item_get>
   10472:	b188      	cbz	r0, 10498 <am_hal_uart_transfer+0x3d8>
   10474:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   10476:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   1047a:	331c      	adds	r3, #28
   1047c:	031b      	lsls	r3, r3, #12
   1047e:	699a      	ldr	r2, [r3, #24]
   10480:	0692      	lsls	r2, r2, #26
   10482:	bf5c      	itt	pl
   10484:	f89d 2020 	ldrbpl.w	r2, [sp, #32]
   10488:	601a      	strpl	r2, [r3, #0]
   1048a:	69bb      	ldr	r3, [r7, #24]
   1048c:	069b      	lsls	r3, r3, #26
   1048e:	f04f 0201 	mov.w	r2, #1
   10492:	a908      	add	r1, sp, #32
   10494:	4620      	mov	r0, r4
   10496:	d5ea      	bpl.n	1046e <am_hal_uart_transfer+0x3ae>
   10498:	9805      	ldr	r0, [sp, #20]
   1049a:	f7ff fac5 	bl	fa28 <am_hal_interrupt_master_set>
   1049e:	e683      	b.n	101a8 <am_hal_uart_transfer+0xe8>
   104a0:	469b      	mov	fp, r3
   104a2:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
   104a6:	e64f      	b.n	10148 <am_hal_uart_transfer+0x88>
   104a8:	461e      	mov	r6, r3
   104aa:	e67d      	b.n	101a8 <am_hal_uart_transfer+0xe8>
   104ac:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
   104b0:	e6b4      	b.n	1021c <am_hal_uart_transfer+0x15c>
   104b2:	9300      	str	r3, [sp, #0]
   104b4:	f7ff fab4 	bl	fa20 <am_hal_interrupt_master_disable>
   104b8:	6a6a      	ldr	r2, [r5, #36]	; 0x24
   104ba:	9006      	str	r0, [sp, #24]
   104bc:	f502 2280 	add.w	r2, r2, #262144	; 0x40000
   104c0:	321c      	adds	r2, #28
   104c2:	0311      	lsls	r1, r2, #12
   104c4:	a808      	add	r0, sp, #32
   104c6:	2200      	movs	r2, #0
   104c8:	9b00      	ldr	r3, [sp, #0]
   104ca:	e009      	b.n	104e0 <am_hal_uart_transfer+0x420>
   104cc:	680c      	ldr	r4, [r1, #0]
   104ce:	f414 6f70 	tst.w	r4, #3840	; 0xf00
   104d2:	f102 0201 	add.w	r2, r2, #1
   104d6:	d121      	bne.n	1051c <am_hal_uart_transfer+0x45c>
   104d8:	2a20      	cmp	r2, #32
   104da:	f800 4b01 	strb.w	r4, [r0], #1
   104de:	d002      	beq.n	104e6 <am_hal_uart_transfer+0x426>
   104e0:	698c      	ldr	r4, [r1, #24]
   104e2:	06e4      	lsls	r4, r4, #27
   104e4:	d5f2      	bpl.n	104cc <am_hal_uart_transfer+0x40c>
   104e6:	f105 0648 	add.w	r6, r5, #72	; 0x48
   104ea:	a908      	add	r1, sp, #32
   104ec:	4630      	mov	r0, r6
   104ee:	9300      	str	r3, [sp, #0]
   104f0:	f000 f82c 	bl	1054c <am_hal_queue_item_add>
   104f4:	b920      	cbnz	r0, 10500 <am_hal_uart_transfer+0x440>
   104f6:	4f0e      	ldr	r7, [pc, #56]	; (10530 <am_hal_uart_transfer+0x470>)
   104f8:	9806      	ldr	r0, [sp, #24]
   104fa:	f7ff fa95 	bl	fa28 <am_hal_interrupt_master_set>
   104fe:	e5e9      	b.n	100d4 <am_hal_uart_transfer+0x14>
   10500:	9806      	ldr	r0, [sp, #24]
   10502:	f7ff fa91 	bl	fa28 <am_hal_interrupt_master_set>
   10506:	6d2c      	ldr	r4, [r5, #80]	; 0x50
   10508:	9b00      	ldr	r3, [sp, #0]
   1050a:	42bc      	cmp	r4, r7
   1050c:	bf28      	it	cs
   1050e:	463c      	movcs	r4, r7
   10510:	4619      	mov	r1, r3
   10512:	4630      	mov	r0, r6
   10514:	4622      	mov	r2, r4
   10516:	f000 f851 	bl	105bc <am_hal_queue_item_get>
   1051a:	e67e      	b.n	1021a <am_hal_uart_transfer+0x15a>
   1051c:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
   10520:	e7ea      	b.n	104f8 <am_hal_uart_transfer+0x438>
   10522:	4604      	mov	r4, r0
   10524:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
   10528:	e678      	b.n	1021c <am_hal_uart_transfer+0x15c>
   1052a:	4627      	mov	r7, r4
   1052c:	e676      	b.n	1021c <am_hal_uart_transfer+0x15c>
   1052e:	bf00      	nop
   10530:	08000001 	.word	0x08000001

00010534 <am_hal_queue_init>:
   10534:	b410      	push	{r4}
   10536:	2400      	movs	r4, #0
   10538:	6004      	str	r4, [r0, #0]
   1053a:	6044      	str	r4, [r0, #4]
   1053c:	6084      	str	r4, [r0, #8]
   1053e:	60c3      	str	r3, [r0, #12]
   10540:	6102      	str	r2, [r0, #16]
   10542:	6141      	str	r1, [r0, #20]
   10544:	f85d 4b04 	ldr.w	r4, [sp], #4
   10548:	4770      	bx	lr
   1054a:	bf00      	nop

0001054c <am_hal_queue_item_add>:
   1054c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1054e:	4604      	mov	r4, r0
   10550:	6906      	ldr	r6, [r0, #16]
   10552:	b083      	sub	sp, #12
   10554:	fb06 f602 	mul.w	r6, r6, r2
   10558:	460d      	mov	r5, r1
   1055a:	f7ff fa61 	bl	fa20 <am_hal_interrupt_master_disable>
   1055e:	68e7      	ldr	r7, [r4, #12]
   10560:	68a2      	ldr	r2, [r4, #8]
   10562:	9001      	str	r0, [sp, #4]
   10564:	1abb      	subs	r3, r7, r2
   10566:	429e      	cmp	r6, r3
   10568:	d826      	bhi.n	105b8 <am_hal_queue_item_add+0x6c>
   1056a:	b196      	cbz	r6, 10592 <am_hal_queue_item_add+0x46>
   1056c:	6823      	ldr	r3, [r4, #0]
   1056e:	4629      	mov	r1, r5
   10570:	b1c5      	cbz	r5, 105a4 <am_hal_queue_item_add+0x58>
   10572:	19af      	adds	r7, r5, r6
   10574:	6962      	ldr	r2, [r4, #20]
   10576:	f811 0b01 	ldrb.w	r0, [r1], #1
   1057a:	54d0      	strb	r0, [r2, r3]
   1057c:	6823      	ldr	r3, [r4, #0]
   1057e:	68e5      	ldr	r5, [r4, #12]
   10580:	3301      	adds	r3, #1
   10582:	42b9      	cmp	r1, r7
   10584:	fbb3 f0f5 	udiv	r0, r3, r5
   10588:	fb05 3310 	mls	r3, r5, r0, r3
   1058c:	6023      	str	r3, [r4, #0]
   1058e:	d1f1      	bne.n	10574 <am_hal_queue_item_add+0x28>
   10590:	68a2      	ldr	r2, [r4, #8]
   10592:	4432      	add	r2, r6
   10594:	60a2      	str	r2, [r4, #8]
   10596:	2401      	movs	r4, #1
   10598:	9801      	ldr	r0, [sp, #4]
   1059a:	f7ff fa45 	bl	fa28 <am_hal_interrupt_master_set>
   1059e:	4620      	mov	r0, r4
   105a0:	b003      	add	sp, #12
   105a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   105a4:	3101      	adds	r1, #1
   105a6:	3301      	adds	r3, #1
   105a8:	428e      	cmp	r6, r1
   105aa:	fbb3 f0f7 	udiv	r0, r3, r7
   105ae:	fb07 3310 	mls	r3, r7, r0, r3
   105b2:	d1f7      	bne.n	105a4 <am_hal_queue_item_add+0x58>
   105b4:	6023      	str	r3, [r4, #0]
   105b6:	e7ec      	b.n	10592 <am_hal_queue_item_add+0x46>
   105b8:	2400      	movs	r4, #0
   105ba:	e7ed      	b.n	10598 <am_hal_queue_item_add+0x4c>

000105bc <am_hal_queue_item_get>:
   105bc:	b5f0      	push	{r4, r5, r6, r7, lr}
   105be:	4604      	mov	r4, r0
   105c0:	6906      	ldr	r6, [r0, #16]
   105c2:	b083      	sub	sp, #12
   105c4:	fb06 f602 	mul.w	r6, r6, r2
   105c8:	460d      	mov	r5, r1
   105ca:	f7ff fa29 	bl	fa20 <am_hal_interrupt_master_disable>
   105ce:	68a2      	ldr	r2, [r4, #8]
   105d0:	9001      	str	r0, [sp, #4]
   105d2:	4296      	cmp	r6, r2
   105d4:	d81c      	bhi.n	10610 <am_hal_queue_item_get+0x54>
   105d6:	b196      	cbz	r6, 105fe <am_hal_queue_item_get+0x42>
   105d8:	6863      	ldr	r3, [r4, #4]
   105da:	b1dd      	cbz	r5, 10614 <am_hal_queue_item_get+0x58>
   105dc:	4629      	mov	r1, r5
   105de:	19af      	adds	r7, r5, r6
   105e0:	6962      	ldr	r2, [r4, #20]
   105e2:	5cd3      	ldrb	r3, [r2, r3]
   105e4:	f801 3b01 	strb.w	r3, [r1], #1
   105e8:	6863      	ldr	r3, [r4, #4]
   105ea:	68e5      	ldr	r5, [r4, #12]
   105ec:	3301      	adds	r3, #1
   105ee:	428f      	cmp	r7, r1
   105f0:	fbb3 f0f5 	udiv	r0, r3, r5
   105f4:	fb05 3310 	mls	r3, r5, r0, r3
   105f8:	6063      	str	r3, [r4, #4]
   105fa:	d1f1      	bne.n	105e0 <am_hal_queue_item_get+0x24>
   105fc:	68a2      	ldr	r2, [r4, #8]
   105fe:	1b92      	subs	r2, r2, r6
   10600:	60a2      	str	r2, [r4, #8]
   10602:	2401      	movs	r4, #1
   10604:	9801      	ldr	r0, [sp, #4]
   10606:	f7ff fa0f 	bl	fa28 <am_hal_interrupt_master_set>
   1060a:	4620      	mov	r0, r4
   1060c:	b003      	add	sp, #12
   1060e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10610:	2400      	movs	r4, #0
   10612:	e7f7      	b.n	10604 <am_hal_queue_item_get+0x48>
   10614:	68e0      	ldr	r0, [r4, #12]
   10616:	4629      	mov	r1, r5
   10618:	3101      	adds	r1, #1
   1061a:	3301      	adds	r3, #1
   1061c:	428e      	cmp	r6, r1
   1061e:	fbb3 f5f0 	udiv	r5, r3, r0
   10622:	fb00 3315 	mls	r3, r0, r5, r3
   10626:	d1f7      	bne.n	10618 <am_hal_queue_item_get+0x5c>
   10628:	6063      	str	r3, [r4, #4]
   1062a:	e7e8      	b.n	105fe <am_hal_queue_item_get+0x42>

0001062c <memset>:
   1062c:	b4f0      	push	{r4, r5, r6, r7}
   1062e:	0786      	lsls	r6, r0, #30
   10630:	d043      	beq.n	106ba <memset+0x8e>
   10632:	1e54      	subs	r4, r2, #1
   10634:	2a00      	cmp	r2, #0
   10636:	d03e      	beq.n	106b6 <memset+0x8a>
   10638:	b2ca      	uxtb	r2, r1
   1063a:	4603      	mov	r3, r0
   1063c:	e002      	b.n	10644 <memset+0x18>
   1063e:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
   10642:	d338      	bcc.n	106b6 <memset+0x8a>
   10644:	f803 2b01 	strb.w	r2, [r3], #1
   10648:	079d      	lsls	r5, r3, #30
   1064a:	d1f8      	bne.n	1063e <memset+0x12>
   1064c:	2c03      	cmp	r4, #3
   1064e:	d92b      	bls.n	106a8 <memset+0x7c>
   10650:	b2cd      	uxtb	r5, r1
   10652:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   10656:	2c0f      	cmp	r4, #15
   10658:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   1065c:	d916      	bls.n	1068c <memset+0x60>
   1065e:	f1a4 0710 	sub.w	r7, r4, #16
   10662:	093f      	lsrs	r7, r7, #4
   10664:	f103 0620 	add.w	r6, r3, #32
   10668:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   1066c:	f103 0210 	add.w	r2, r3, #16
   10670:	e942 5504 	strd	r5, r5, [r2, #-16]
   10674:	e942 5502 	strd	r5, r5, [r2, #-8]
   10678:	3210      	adds	r2, #16
   1067a:	42b2      	cmp	r2, r6
   1067c:	d1f8      	bne.n	10670 <memset+0x44>
   1067e:	f004 040f 	and.w	r4, r4, #15
   10682:	3701      	adds	r7, #1
   10684:	2c03      	cmp	r4, #3
   10686:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   1068a:	d90d      	bls.n	106a8 <memset+0x7c>
   1068c:	461e      	mov	r6, r3
   1068e:	4622      	mov	r2, r4
   10690:	3a04      	subs	r2, #4
   10692:	2a03      	cmp	r2, #3
   10694:	f846 5b04 	str.w	r5, [r6], #4
   10698:	d8fa      	bhi.n	10690 <memset+0x64>
   1069a:	1f22      	subs	r2, r4, #4
   1069c:	f022 0203 	bic.w	r2, r2, #3
   106a0:	3204      	adds	r2, #4
   106a2:	4413      	add	r3, r2
   106a4:	f004 0403 	and.w	r4, r4, #3
   106a8:	b12c      	cbz	r4, 106b6 <memset+0x8a>
   106aa:	b2c9      	uxtb	r1, r1
   106ac:	441c      	add	r4, r3
   106ae:	f803 1b01 	strb.w	r1, [r3], #1
   106b2:	429c      	cmp	r4, r3
   106b4:	d1fb      	bne.n	106ae <memset+0x82>
   106b6:	bcf0      	pop	{r4, r5, r6, r7}
   106b8:	4770      	bx	lr
   106ba:	4614      	mov	r4, r2
   106bc:	4603      	mov	r3, r0
   106be:	e7c5      	b.n	1064c <memset+0x20>

000106c0 <__udivmoddi4>:
   106c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   106c4:	9e08      	ldr	r6, [sp, #32]
   106c6:	4604      	mov	r4, r0
   106c8:	4688      	mov	r8, r1
   106ca:	2b00      	cmp	r3, #0
   106cc:	d14b      	bne.n	10766 <__udivmoddi4+0xa6>
   106ce:	428a      	cmp	r2, r1
   106d0:	4615      	mov	r5, r2
   106d2:	d967      	bls.n	107a4 <__udivmoddi4+0xe4>
   106d4:	fab2 f282 	clz	r2, r2
   106d8:	b14a      	cbz	r2, 106ee <__udivmoddi4+0x2e>
   106da:	f1c2 0720 	rsb	r7, r2, #32
   106de:	fa01 f302 	lsl.w	r3, r1, r2
   106e2:	fa20 f707 	lsr.w	r7, r0, r7
   106e6:	4095      	lsls	r5, r2
   106e8:	ea47 0803 	orr.w	r8, r7, r3
   106ec:	4094      	lsls	r4, r2
   106ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
   106f2:	0c23      	lsrs	r3, r4, #16
   106f4:	fbb8 f7fe 	udiv	r7, r8, lr
   106f8:	fa1f fc85 	uxth.w	ip, r5
   106fc:	fb0e 8817 	mls	r8, lr, r7, r8
   10700:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   10704:	fb07 f10c 	mul.w	r1, r7, ip
   10708:	4299      	cmp	r1, r3
   1070a:	d909      	bls.n	10720 <__udivmoddi4+0x60>
   1070c:	18eb      	adds	r3, r5, r3
   1070e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
   10712:	f080 811b 	bcs.w	1094c <__udivmoddi4+0x28c>
   10716:	4299      	cmp	r1, r3
   10718:	f240 8118 	bls.w	1094c <__udivmoddi4+0x28c>
   1071c:	3f02      	subs	r7, #2
   1071e:	442b      	add	r3, r5
   10720:	1a5b      	subs	r3, r3, r1
   10722:	b2a4      	uxth	r4, r4
   10724:	fbb3 f0fe 	udiv	r0, r3, lr
   10728:	fb0e 3310 	mls	r3, lr, r0, r3
   1072c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
   10730:	fb00 fc0c 	mul.w	ip, r0, ip
   10734:	45a4      	cmp	ip, r4
   10736:	d909      	bls.n	1074c <__udivmoddi4+0x8c>
   10738:	192c      	adds	r4, r5, r4
   1073a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
   1073e:	f080 8107 	bcs.w	10950 <__udivmoddi4+0x290>
   10742:	45a4      	cmp	ip, r4
   10744:	f240 8104 	bls.w	10950 <__udivmoddi4+0x290>
   10748:	3802      	subs	r0, #2
   1074a:	442c      	add	r4, r5
   1074c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
   10750:	eba4 040c 	sub.w	r4, r4, ip
   10754:	2700      	movs	r7, #0
   10756:	b11e      	cbz	r6, 10760 <__udivmoddi4+0xa0>
   10758:	40d4      	lsrs	r4, r2
   1075a:	2300      	movs	r3, #0
   1075c:	e9c6 4300 	strd	r4, r3, [r6]
   10760:	4639      	mov	r1, r7
   10762:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   10766:	428b      	cmp	r3, r1
   10768:	d909      	bls.n	1077e <__udivmoddi4+0xbe>
   1076a:	2e00      	cmp	r6, #0
   1076c:	f000 80eb 	beq.w	10946 <__udivmoddi4+0x286>
   10770:	2700      	movs	r7, #0
   10772:	e9c6 0100 	strd	r0, r1, [r6]
   10776:	4638      	mov	r0, r7
   10778:	4639      	mov	r1, r7
   1077a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1077e:	fab3 f783 	clz	r7, r3
   10782:	2f00      	cmp	r7, #0
   10784:	d147      	bne.n	10816 <__udivmoddi4+0x156>
   10786:	428b      	cmp	r3, r1
   10788:	d302      	bcc.n	10790 <__udivmoddi4+0xd0>
   1078a:	4282      	cmp	r2, r0
   1078c:	f200 80fa 	bhi.w	10984 <__udivmoddi4+0x2c4>
   10790:	1a84      	subs	r4, r0, r2
   10792:	eb61 0303 	sbc.w	r3, r1, r3
   10796:	2001      	movs	r0, #1
   10798:	4698      	mov	r8, r3
   1079a:	2e00      	cmp	r6, #0
   1079c:	d0e0      	beq.n	10760 <__udivmoddi4+0xa0>
   1079e:	e9c6 4800 	strd	r4, r8, [r6]
   107a2:	e7dd      	b.n	10760 <__udivmoddi4+0xa0>
   107a4:	b902      	cbnz	r2, 107a8 <__udivmoddi4+0xe8>
   107a6:	deff      	udf	#255	; 0xff
   107a8:	fab2 f282 	clz	r2, r2
   107ac:	2a00      	cmp	r2, #0
   107ae:	f040 808f 	bne.w	108d0 <__udivmoddi4+0x210>
   107b2:	1b49      	subs	r1, r1, r5
   107b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
   107b8:	fa1f f885 	uxth.w	r8, r5
   107bc:	2701      	movs	r7, #1
   107be:	fbb1 fcfe 	udiv	ip, r1, lr
   107c2:	0c23      	lsrs	r3, r4, #16
   107c4:	fb0e 111c 	mls	r1, lr, ip, r1
   107c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   107cc:	fb08 f10c 	mul.w	r1, r8, ip
   107d0:	4299      	cmp	r1, r3
   107d2:	d907      	bls.n	107e4 <__udivmoddi4+0x124>
   107d4:	18eb      	adds	r3, r5, r3
   107d6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
   107da:	d202      	bcs.n	107e2 <__udivmoddi4+0x122>
   107dc:	4299      	cmp	r1, r3
   107de:	f200 80cd 	bhi.w	1097c <__udivmoddi4+0x2bc>
   107e2:	4684      	mov	ip, r0
   107e4:	1a59      	subs	r1, r3, r1
   107e6:	b2a3      	uxth	r3, r4
   107e8:	fbb1 f0fe 	udiv	r0, r1, lr
   107ec:	fb0e 1410 	mls	r4, lr, r0, r1
   107f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
   107f4:	fb08 f800 	mul.w	r8, r8, r0
   107f8:	45a0      	cmp	r8, r4
   107fa:	d907      	bls.n	1080c <__udivmoddi4+0x14c>
   107fc:	192c      	adds	r4, r5, r4
   107fe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
   10802:	d202      	bcs.n	1080a <__udivmoddi4+0x14a>
   10804:	45a0      	cmp	r8, r4
   10806:	f200 80b6 	bhi.w	10976 <__udivmoddi4+0x2b6>
   1080a:	4618      	mov	r0, r3
   1080c:	eba4 0408 	sub.w	r4, r4, r8
   10810:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
   10814:	e79f      	b.n	10756 <__udivmoddi4+0x96>
   10816:	f1c7 0c20 	rsb	ip, r7, #32
   1081a:	40bb      	lsls	r3, r7
   1081c:	fa22 fe0c 	lsr.w	lr, r2, ip
   10820:	ea4e 0e03 	orr.w	lr, lr, r3
   10824:	fa01 f407 	lsl.w	r4, r1, r7
   10828:	fa20 f50c 	lsr.w	r5, r0, ip
   1082c:	fa21 f30c 	lsr.w	r3, r1, ip
   10830:	ea4f 481e 	mov.w	r8, lr, lsr #16
   10834:	4325      	orrs	r5, r4
   10836:	fbb3 f9f8 	udiv	r9, r3, r8
   1083a:	0c2c      	lsrs	r4, r5, #16
   1083c:	fb08 3319 	mls	r3, r8, r9, r3
   10840:	fa1f fa8e 	uxth.w	sl, lr
   10844:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
   10848:	fb09 f40a 	mul.w	r4, r9, sl
   1084c:	429c      	cmp	r4, r3
   1084e:	fa02 f207 	lsl.w	r2, r2, r7
   10852:	fa00 f107 	lsl.w	r1, r0, r7
   10856:	d90b      	bls.n	10870 <__udivmoddi4+0x1b0>
   10858:	eb1e 0303 	adds.w	r3, lr, r3
   1085c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
   10860:	f080 8087 	bcs.w	10972 <__udivmoddi4+0x2b2>
   10864:	429c      	cmp	r4, r3
   10866:	f240 8084 	bls.w	10972 <__udivmoddi4+0x2b2>
   1086a:	f1a9 0902 	sub.w	r9, r9, #2
   1086e:	4473      	add	r3, lr
   10870:	1b1b      	subs	r3, r3, r4
   10872:	b2ad      	uxth	r5, r5
   10874:	fbb3 f0f8 	udiv	r0, r3, r8
   10878:	fb08 3310 	mls	r3, r8, r0, r3
   1087c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
   10880:	fb00 fa0a 	mul.w	sl, r0, sl
   10884:	45a2      	cmp	sl, r4
   10886:	d908      	bls.n	1089a <__udivmoddi4+0x1da>
   10888:	eb1e 0404 	adds.w	r4, lr, r4
   1088c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
   10890:	d26b      	bcs.n	1096a <__udivmoddi4+0x2aa>
   10892:	45a2      	cmp	sl, r4
   10894:	d969      	bls.n	1096a <__udivmoddi4+0x2aa>
   10896:	3802      	subs	r0, #2
   10898:	4474      	add	r4, lr
   1089a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
   1089e:	fba0 8902 	umull	r8, r9, r0, r2
   108a2:	eba4 040a 	sub.w	r4, r4, sl
   108a6:	454c      	cmp	r4, r9
   108a8:	46c2      	mov	sl, r8
   108aa:	464b      	mov	r3, r9
   108ac:	d354      	bcc.n	10958 <__udivmoddi4+0x298>
   108ae:	d051      	beq.n	10954 <__udivmoddi4+0x294>
   108b0:	2e00      	cmp	r6, #0
   108b2:	d069      	beq.n	10988 <__udivmoddi4+0x2c8>
   108b4:	ebb1 050a 	subs.w	r5, r1, sl
   108b8:	eb64 0403 	sbc.w	r4, r4, r3
   108bc:	fa04 fc0c 	lsl.w	ip, r4, ip
   108c0:	40fd      	lsrs	r5, r7
   108c2:	40fc      	lsrs	r4, r7
   108c4:	ea4c 0505 	orr.w	r5, ip, r5
   108c8:	e9c6 5400 	strd	r5, r4, [r6]
   108cc:	2700      	movs	r7, #0
   108ce:	e747      	b.n	10760 <__udivmoddi4+0xa0>
   108d0:	f1c2 0320 	rsb	r3, r2, #32
   108d4:	fa20 f703 	lsr.w	r7, r0, r3
   108d8:	4095      	lsls	r5, r2
   108da:	fa01 f002 	lsl.w	r0, r1, r2
   108de:	fa21 f303 	lsr.w	r3, r1, r3
   108e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
   108e6:	4338      	orrs	r0, r7
   108e8:	0c01      	lsrs	r1, r0, #16
   108ea:	fbb3 f7fe 	udiv	r7, r3, lr
   108ee:	fa1f f885 	uxth.w	r8, r5
   108f2:	fb0e 3317 	mls	r3, lr, r7, r3
   108f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
   108fa:	fb07 f308 	mul.w	r3, r7, r8
   108fe:	428b      	cmp	r3, r1
   10900:	fa04 f402 	lsl.w	r4, r4, r2
   10904:	d907      	bls.n	10916 <__udivmoddi4+0x256>
   10906:	1869      	adds	r1, r5, r1
   10908:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
   1090c:	d22f      	bcs.n	1096e <__udivmoddi4+0x2ae>
   1090e:	428b      	cmp	r3, r1
   10910:	d92d      	bls.n	1096e <__udivmoddi4+0x2ae>
   10912:	3f02      	subs	r7, #2
   10914:	4429      	add	r1, r5
   10916:	1acb      	subs	r3, r1, r3
   10918:	b281      	uxth	r1, r0
   1091a:	fbb3 f0fe 	udiv	r0, r3, lr
   1091e:	fb0e 3310 	mls	r3, lr, r0, r3
   10922:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
   10926:	fb00 f308 	mul.w	r3, r0, r8
   1092a:	428b      	cmp	r3, r1
   1092c:	d907      	bls.n	1093e <__udivmoddi4+0x27e>
   1092e:	1869      	adds	r1, r5, r1
   10930:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
   10934:	d217      	bcs.n	10966 <__udivmoddi4+0x2a6>
   10936:	428b      	cmp	r3, r1
   10938:	d915      	bls.n	10966 <__udivmoddi4+0x2a6>
   1093a:	3802      	subs	r0, #2
   1093c:	4429      	add	r1, r5
   1093e:	1ac9      	subs	r1, r1, r3
   10940:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
   10944:	e73b      	b.n	107be <__udivmoddi4+0xfe>
   10946:	4637      	mov	r7, r6
   10948:	4630      	mov	r0, r6
   1094a:	e709      	b.n	10760 <__udivmoddi4+0xa0>
   1094c:	4607      	mov	r7, r0
   1094e:	e6e7      	b.n	10720 <__udivmoddi4+0x60>
   10950:	4618      	mov	r0, r3
   10952:	e6fb      	b.n	1074c <__udivmoddi4+0x8c>
   10954:	4541      	cmp	r1, r8
   10956:	d2ab      	bcs.n	108b0 <__udivmoddi4+0x1f0>
   10958:	ebb8 0a02 	subs.w	sl, r8, r2
   1095c:	eb69 020e 	sbc.w	r2, r9, lr
   10960:	3801      	subs	r0, #1
   10962:	4613      	mov	r3, r2
   10964:	e7a4      	b.n	108b0 <__udivmoddi4+0x1f0>
   10966:	4660      	mov	r0, ip
   10968:	e7e9      	b.n	1093e <__udivmoddi4+0x27e>
   1096a:	4618      	mov	r0, r3
   1096c:	e795      	b.n	1089a <__udivmoddi4+0x1da>
   1096e:	4667      	mov	r7, ip
   10970:	e7d1      	b.n	10916 <__udivmoddi4+0x256>
   10972:	4681      	mov	r9, r0
   10974:	e77c      	b.n	10870 <__udivmoddi4+0x1b0>
   10976:	3802      	subs	r0, #2
   10978:	442c      	add	r4, r5
   1097a:	e747      	b.n	1080c <__udivmoddi4+0x14c>
   1097c:	f1ac 0c02 	sub.w	ip, ip, #2
   10980:	442b      	add	r3, r5
   10982:	e72f      	b.n	107e4 <__udivmoddi4+0x124>
   10984:	4638      	mov	r0, r7
   10986:	e708      	b.n	1079a <__udivmoddi4+0xda>
   10988:	4637      	mov	r7, r6
   1098a:	e6e9      	b.n	10760 <__udivmoddi4+0xa0>
   1098c:	7263694d 	.word	0x7263694d
   10990:	6f68706f 	.word	0x6f68706f
   10994:	7620656e 	.word	0x7620656e
   10998:	66697265 	.word	0x66697265
   1099c:	74616369 	.word	0x74616369
   109a0:	206e6f69 	.word	0x206e6f69
   109a4:	636f7270 	.word	0x636f7270
   109a8:	72756465 	.word	0x72756465
   109ac:	73692065 	.word	0x73692065
   109b0:	61657220 	.word	0x61657220
   109b4:	0d217964 	.word	0x0d217964
   109b8:	00000a0a 	.word	0x00000a0a
   109bc:	65746e45 	.word	0x65746e45
   109c0:	6e692072 	.word	0x6e692072
   109c4:	6d206f74 	.word	0x6d206f74
   109c8:	6f726369 	.word	0x6f726369
   109cc:	6e6f6870 	.word	0x6e6f6870
   109d0:	61632065 	.word	0x61632065
   109d4:	7262696c 	.word	0x7262696c
   109d8:	6f697461 	.word	0x6f697461
   109dc:	7473206e 	.word	0x7473206e
   109e0:	73757461 	.word	0x73757461
   109e4:	000d0a2e 	.word	0x000d0a2e
   109e8:	74697845 	.word	0x74697845
   109ec:	6f726620 	.word	0x6f726620
   109f0:	696d206d 	.word	0x696d206d
   109f4:	706f7263 	.word	0x706f7263
   109f8:	656e6f68 	.word	0x656e6f68
   109fc:	6c616320 	.word	0x6c616320
   10a00:	61726269 	.word	0x61726269
   10a04:	6e6f6974 	.word	0x6e6f6974
   10a08:	61747320 	.word	0x61747320
   10a0c:	2e737574 	.word	0x2e737574
   10a10:	000d0a0a 	.word	0x000d0a0a
   10a14:	00007325 	.word	0x00007325
   10a18:	00006425 	.word	0x00006425
   10a1c:	38257830 	.word	0x38257830
   10a20:	00000078 	.word	0x00000078
   10a24:	00006625 	.word	0x00006625
   10a28:	204d4450 	.word	0x204d4450
   10a2c:	74746553 	.word	0x74746553
   10a30:	73676e69 	.word	0x73676e69
   10a34:	000a0d3a 	.word	0x000a0d3a
   10a38:	204d4450 	.word	0x204d4450
   10a3c:	636f6c43 	.word	0x636f6c43
   10a40:	4828206b 	.word	0x4828206b
   10a44:	203a297a 	.word	0x203a297a
   10a48:	20202020 	.word	0x20202020
   10a4c:	20202020 	.word	0x20202020
   10a50:	64323125 	.word	0x64323125
   10a54:	00000a0d 	.word	0x00000a0d
   10a58:	65666645 	.word	0x65666645
   10a5c:	76697463 	.word	0x76697463
   10a60:	61532065 	.word	0x61532065
   10a64:	656c706d 	.word	0x656c706d
   10a68:	65724620 	.word	0x65724620
   10a6c:	203a2e71 	.word	0x203a2e71
   10a70:	64323125 	.word	0x64323125
   10a74:	000a0a0d 	.word	0x000a0a0d
   10a78:	6c6f7041 	.word	0x6c6f7041
   10a7c:	20336f6c 	.word	0x20336f6c
   10a80:	7265706f 	.word	0x7265706f
   10a84:	6e697461 	.word	0x6e697461
   10a88:	6e692067 	.word	0x6e692067
   10a8c:	72754220 	.word	0x72754220
   10a90:	4d207473 	.word	0x4d207473
   10a94:	2065646f 	.word	0x2065646f
   10a98:	4d363928 	.word	0x4d363928
   10a9c:	0d297a48 	.word	0x0d297a48
   10aa0:	00000a0a 	.word	0x00000a0a
   10aa4:	20656854 	.word	0x20656854
   10aa8:	7466656c 	.word	0x7466656c
   10aac:	61686320 	.word	0x61686320
   10ab0:	6c656e6e 	.word	0x6c656e6e
   10ab4:	61656d20 	.word	0x61656d20
   10ab8:	6176206e 	.word	0x6176206e
   10abc:	3a65756c 	.word	0x3a65756c
   10ac0:	20662520 	.word	0x20662520
   10ac4:	20646e61 	.word	0x20646e61
   10ac8:	68676972 	.word	0x68676972
   10acc:	68632074 	.word	0x68632074
   10ad0:	656e6e61 	.word	0x656e6e61
   10ad4:	656d206c 	.word	0x656d206c
   10ad8:	76206e61 	.word	0x76206e61
   10adc:	65756c61 	.word	0x65756c61
   10ae0:	6625203a 	.word	0x6625203a
   10ae4:	0a0d202e 	.word	0x0a0d202e
   10ae8:	00000000 	.word	0x00000000
   10aec:	656b6154 	.word	0x656b6154
   10af0:	67697220 	.word	0x67697220
   10af4:	63207468 	.word	0x63207468
   10af8:	6e6e6168 	.word	0x6e6e6168
   10afc:	61206c65 	.word	0x61206c65
   10b00:	65722073 	.word	0x65722073
   10b04:	65726566 	.word	0x65726566
   10b08:	2e65636e 	.word	0x2e65636e
   10b0c:	000a0d20 	.word	0x000a0d20
   10b10:	20656874 	.word	0x20656874
   10b14:	7466656c 	.word	0x7466656c
   10b18:	61637320 	.word	0x61637320
   10b1c:	3a72616c 	.word	0x3a72616c
   10b20:	20662520 	.word	0x20662520
   10b24:	20646e61 	.word	0x20646e61
   10b28:	20656874 	.word	0x20656874
   10b2c:	68676972 	.word	0x68676972
   10b30:	63732074 	.word	0x63732074
   10b34:	72616c61 	.word	0x72616c61
   10b38:	6625203a 	.word	0x6625203a
   10b3c:	0a0d202e 	.word	0x0a0d202e
   10b40:	00000000 	.word	0x00000000
   10b44:	656b6154 	.word	0x656b6154
   10b48:	66656c20 	.word	0x66656c20
   10b4c:	68632074 	.word	0x68632074
   10b50:	656e6e61 	.word	0x656e6e61
   10b54:	7361206c 	.word	0x7361206c
   10b58:	66657220 	.word	0x66657220
   10b5c:	6e657265 	.word	0x6e657265
   10b60:	202e6563 	.word	0x202e6563
   10b64:	00000a0d 	.word	0x00000a0d

00010b68 <g_AM_HAL_GPIO_DISABLE>:
   10b68:	00000003                                ....

00010b6c <g_AM_HAL_GPIO_OUTPUT>:
   10b6c:	00000403                                ....

00010b70 <g_AM_HAL_GPIO_TRISTATE>:
   10b70:	00000c03                                ....

00010b74 <g_ui8Inpen>:
   10b74:	e2242323 100723a1 e1004303 3561a151     ##$..#...C..Q.a5
   10b84:	4181c525 d160b001 31a13130 1100f101     %..A..`.01.1....
   10b94:	01d121b1 300511e5 31301037 40006100     .!.....07.01.a.@
   10ba4:	00003130                                01..

00010ba8 <g_ui8Bit76Capabilities>:
   10ba8:	02800101 80010180 80800101 80808080     ................
   10bb8:	80808080 80808008 01800180 80808080     ................
   10bc8:	80808080 01800402 01010401 80808080     ................
   10bd8:	00000101                                ....

00010bdc <g_ui8nCEpins>:
   10bdc:	02070707 00080802 01020202 01010101     ................
   10bec:	01010101 01010101 01010101 01010101     ................
   10bfc:	01010101 08010101 01010008 01010101     ................
   10c0c:	00000101                                ....

00010c10 <g_ui8NCEtable>:
   10c10:	13524232 60221202 21534333 20504030     2BR..."`3CS!0@P 
   10c20:	11514131 ffffffff ffffffff 60514131     1AQ.........1AQ`
   10c30:	00504030 23534333 60524232 30201000     0@P.3CS#2BR`.. 0
   10c40:	61504030 01514131 42221202 60231303     0@Pa1AQ..."B..#`
   10c50:	50201000 41211101 32221202 60331303     .. P..!A.."2..3`
   10c60:	21514131 22524232 03534333 40201000     1AQ!2BR"3CS... @
   10c70:	51211101 02524232 13534333 10504030     ..!Q2BR.3CS.0@P.
   10c80:	60514131 12524232 03534333 40201000     1AQ`2BR.3CS... @
   10c90:	61211101 52221202 33231303 30201000     ..!a.."R..#3.. 0
   10ca0:	61514131 02524232 53331303 ffffffff     1AQa2BR...3S....
   10cb0:	ffffffff 61211101 50201000 61211101     ......!a.. P..!a
   10cc0:	52221202 13534333 61504030 31211101     .."R3CS.0@Pa..!1
   10cd0:	32221202 43231303                       .."2..#C

00010cd8 <g_SysRingBuffSetup>:
   10cd8:	00000001 1000c698 0000fa00              ............

00010ce4 <g_switch_button0>:
   10ce4:	00001003                                ....

00010ce8 <g_switch_button1>:
   10ce8:	00001003                                ....

00010cec <g_switch_button2>:
   10cec:	00001003                                ....

00010cf0 <g_sBspUartConfig>:
   10cf0:	0001c200 00000060 00000000 00000000     ....`...........
   10d00:	00000000 00000012 00000000 00000000     ................
	...

00010d18 <g_AM_BSP_GPIO_COM_UART_TX>:
   10d18:	00000000                                ....

00010d1c <g_AM_BSP_GPIO_COM_UART_RX>:
   10d1c:	00000000                                ....

00010d20 <am_hal_cachectrl_defaults>:
   10d20:	00000308                                ....

00010d24 <g_am_hal_mcuctrl_flash_size>:
   10d24:	00004000 00008000 00010000 00020000     .@..............
   10d34:	00040000 00080000 00100000 00200000     .............. .
	...

00010d64 <g_am_hal_mcuctrl_sram_size>:
   10d64:	00004000 00008000 00010000 00020000     .@..............
   10d74:	00040000 00080000 00100000 00060000     ................
	...

00010da4 <am_hal_pwrctrl_peripheral_control>:
	...
   10db0:	00000001 00000004 00000004 00000002     ................
   10dc0:	00000008 00000008 00000004 00000008     ................
   10dd0:	00000008 00000008 00000008 00000008     ................
   10de0:	00000010 00000010 00000010 00000020     ............ ...
   10df0:	00000010 00000010 00000040 00000010     ........@.......
   10e00:	00000010 00000080 00000004 00000004     ................
   10e10:	00000100 00000004 00000004 00000200     ................
   10e20:	00000020 00000020 00000400 00000004      ... ...........
   10e30:	00000004 00000800 00000040 00000040     ........@...@...
   10e40:	00001000 00000080 00000080 00002000     ............. ..
   10e50:	00000100 00000100                       ........
