Afshin Abdollahi , Farzan Fallah , Massoud Pedram, Leakage current reduction in CMOS VLSI circuits by input vector control, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.140-154, February 2004[doi>10.1109/TVLSI.2003.821546]
Aseem Agarwal , David Blaauw , Vladimir Zolotov , Savithri Sundareswaran , Min Zhao , Kaushik Gala , Rajendran Panda, Statistical delay computation considering spatial correlations, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119825]
Yousra Alkabani , Farinaz Koushanfar, N-variant IC design: methodology and applications, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391606]
Yousra Alkabani , Farinaz Koushanfar , Miodrag Potkonjak, N-version temperature-aware scheduling and binding, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594315]
Yousra Alkabani , Tammara Massey , Farinaz Koushanfar , Miodrag Potkonjak, Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391624]
Chandrakasan, A., Sheng, S., and Brodersen, R. 1992. Low power CMOS digital design. IEEE J. Solid State Circuits 27, 473--484.
Hongliang Chang , Sachin S. Sapatnekar, Prediction of leakage power under process uncertainties, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.2, p.12-es, April 2007[doi>10.1145/1230800.1230804]
HaNeul Chon , Taewhan Kim, Timing variation-aware task scheduling and binding for MPSoC, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Hennessy, J. and Patterson, D. 1996. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers.
Hinkelmann, K. and Kempthorne, O. 2007. Design and Analysis of Experiments, Introduction to Experimental Design. Wiley Series in Probability and Statistics.
Jongyoon Jung , Taewhan Kim, Timing variation-aware high-level synthesis considering accurate yield computation, Proceedings of the 2009 IEEE international conference on Computer design, October 04-07, 2009, Lake Tahoe, California, USA
K. S. Khouri , N. K. Jha, Leakage power analysis and reduction during behavioral synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.6, p.876-885, December 2002[doi>10.1109/TVLSI.2002.808436]
Farinaz Koushanfar , Petros Boufounos , Davood Shamsi, Post-silicon timing characterization by compressed sensing, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Sarvesh H Kulkarni , Dennis Sylvester , David Blaauw, A statistical framework for post-silicon tuning through body bias clustering, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233511]
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Qunzeng Liu , Sachin S. Sapatnekar, Confidence scalable post-silicon statistical delay prediction under process variations, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278609]
Gregory Lucas , Deming Chen, Variation-aware layout-driven scheduling for performance yield optimization, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Gregory Lucas , Scott Cromar , Deming Chen, FastYield: variation-aware, layout-driven simultaneous binding and module selection for performance yield optimization, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Murari Mani , Ashish K. Sing , Michael Orshansky, Joint design-time and post-silicon minimization of parametric yield loss using adjustable robust optimization, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233507]
Patrick Ndai , Swarup Bhunia , Amit Agarwal , Kaushik Roy, Within-Die Variation-Aware Scheduling in Superscalar Processors for Improved Throughput, IEEE Transactions on Computers, v.57 n.7, p.940-951, July 2008[doi>10.1109/TC.2008.40]
Michael Orshansky , Sani Nassif , Duane Boning, Design for Manufacturability and Statistical Design: A Comprehensive Approach, Springer-Verlag New York, Inc., Secaucus, NJ, 2006
Anand Raghunathan , Niraj K. Jha , Sujit Dey, High-Level Power Analysis and Optimization, Kluwer Academic Publishers, Norwell, MA, 1998
Davood Shamsi , Petros Boufounos , Farinaz Koushanfar, Noninvasive leakage power tomography of integrated circuits by compressive sensing, Proceedings of the 13th international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India[doi>10.1145/1393921.1394011]
Srivastava, A., Sylvester, D., and Blaauw, D. 2005. Statistical Analysis and Optimization for VLSI: Timing and Power. Springer.
James E. Stine , Johannes Grad , Ivan Castellanos , Jeff Blank , Vibhuti Dave , Mallika Prakash , Nick Iliev , Nathan Jachimiec, A Framework for High-Level Synthesis of System-on-Chip Designs, Proceedings of the 2005 IEEE International Conference on Microelectronic Systems Education, p.67-68, June 12-13, 2005[doi>10.1109/MSE.2005.8]
Feng Wang , Xiaoxia Wu , Yuan Xie, Variability-driven module selection with joint design time optimization and post-silicon tuning, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
