{"Source Block": ["hdl/library/common/ad_lvds_in.v@120:180@HdlStmIf", "  IBUFDS i_rx_data_ibuf (\n    .I (rx_data_in_p),\n    .IB (rx_data_in_n),\n    .O (rx_data_ibuf_s));\n\n  if (BUFTYPE == VIRTEX6) begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  IODELAYE1 #(\n    .CINVCTRL_SEL (\"FALSE\"),\n    .DELAY_SRC (\"I\"),\n    .HIGH_PERFORMANCE_MODE (\"TRUE\"),\n    .IDELAY_TYPE (\"VAR_LOADABLE\"),\n    .IDELAY_VALUE (0),\n    .ODELAY_TYPE (\"FIXED\"),\n    .ODELAY_VALUE (0),\n    .REFCLK_FREQUENCY (200.0),\n    .SIGNAL_PATTERN (\"DATA\"))\n  i_rx_data_idelay (\n    .T (1'b1),\n    .CE (1'b0),\n    .INC (1'b0),\n    .CLKIN (1'b0),\n    .DATAIN (1'b0),\n    .ODATAIN (1'b0),\n    .CINVCTRL (1'b0),\n    .C (up_clk),\n    .IDATAIN (rx_data_ibuf_s),\n    .DATAOUT (rx_data_idelay_s),\n    .RST (up_dld),\n    .CNTVALUEIN (up_dwdata),\n    .CNTVALUEOUT (up_drdata));\n  end else begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  IDELAYE2 #(\n    .CINVCTRL_SEL (\"FALSE\"),\n    .DELAY_SRC (\"IDATAIN\"),\n    .HIGH_PERFORMANCE_MODE (\"FALSE\"),\n    .IDELAY_TYPE (\"VAR_LOAD\"),\n    .IDELAY_VALUE (0),\n    .REFCLK_FREQUENCY (200.0),\n    .PIPE_SEL (\"FALSE\"),\n    .SIGNAL_PATTERN (\"DATA\"))\n  i_rx_data_idelay (\n    .CE (1'b0),\n    .INC (1'b0),\n    .DATAIN (1'b0),\n    .LDPIPEEN (1'b0),\n    .CINVCTRL (1'b0),\n    .REGRST (1'b0),\n    .C (up_clk),\n    .IDATAIN (rx_data_ibuf_s),\n    .DATAOUT (rx_data_idelay_s),\n    .LD (up_dld),\n    .CNTVALUEIN (up_dwdata),\n    .CNTVALUEOUT (up_drdata));\n  end\n\n  IDDR #(\n    .DDR_CLK_EDGE (\"SAME_EDGE_PIPELINED\"),\n    .INIT_Q1 (1'b0),\n    .INIT_Q2 (1'b0),\n"], "Clone Blocks": [["hdl/library/common/ad_lvds_in.v@120:180", "  IBUFDS i_rx_data_ibuf (\n    .I (rx_data_in_p),\n    .IB (rx_data_in_n),\n    .O (rx_data_ibuf_s));\n\n  if (BUFTYPE == VIRTEX6) begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  IODELAYE1 #(\n    .CINVCTRL_SEL (\"FALSE\"),\n    .DELAY_SRC (\"I\"),\n    .HIGH_PERFORMANCE_MODE (\"TRUE\"),\n    .IDELAY_TYPE (\"VAR_LOADABLE\"),\n    .IDELAY_VALUE (0),\n    .ODELAY_TYPE (\"FIXED\"),\n    .ODELAY_VALUE (0),\n    .REFCLK_FREQUENCY (200.0),\n    .SIGNAL_PATTERN (\"DATA\"))\n  i_rx_data_idelay (\n    .T (1'b1),\n    .CE (1'b0),\n    .INC (1'b0),\n    .CLKIN (1'b0),\n    .DATAIN (1'b0),\n    .ODATAIN (1'b0),\n    .CINVCTRL (1'b0),\n    .C (up_clk),\n    .IDATAIN (rx_data_ibuf_s),\n    .DATAOUT (rx_data_idelay_s),\n    .RST (up_dld),\n    .CNTVALUEIN (up_dwdata),\n    .CNTVALUEOUT (up_drdata));\n  end else begin\n  (* IODELAY_GROUP = IODELAY_GROUP *)\n  IDELAYE2 #(\n    .CINVCTRL_SEL (\"FALSE\"),\n    .DELAY_SRC (\"IDATAIN\"),\n    .HIGH_PERFORMANCE_MODE (\"FALSE\"),\n    .IDELAY_TYPE (\"VAR_LOAD\"),\n    .IDELAY_VALUE (0),\n    .REFCLK_FREQUENCY (200.0),\n    .PIPE_SEL (\"FALSE\"),\n    .SIGNAL_PATTERN (\"DATA\"))\n  i_rx_data_idelay (\n    .CE (1'b0),\n    .INC (1'b0),\n    .DATAIN (1'b0),\n    .LDPIPEEN (1'b0),\n    .CINVCTRL (1'b0),\n    .REGRST (1'b0),\n    .C (up_clk),\n    .IDATAIN (rx_data_ibuf_s),\n    .DATAOUT (rx_data_idelay_s),\n    .LD (up_dld),\n    .CNTVALUEIN (up_dwdata),\n    .CNTVALUEOUT (up_drdata));\n  end\n\n  IDDR #(\n    .DDR_CLK_EDGE (\"SAME_EDGE_PIPELINED\"),\n    .INIT_Q1 (1'b0),\n    .INIT_Q2 (1'b0),\n"]], "Diff Content": {"Delete": [[125, "  if (BUFTYPE == VIRTEX6) begin\n"]], "Add": [[125, "  if (DEVICE_TYPE == VIRTEX6) begin\n"]]}}