==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.08ns.
Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
INFO: [HLS 200-10] Analyzing design file '/home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 442.652 ; gain = 16.715 ; free physical = 28626 ; free virtual = 67329
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 442.652 ; gain = 16.715 ; free physical = 28614 ; free virtual = 67329
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 442.809 ; gain = 16.871 ; free physical = 28598 ; free virtual = 67324
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-18] /home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:71: unsafe type casting from type 'i64' to type 'theta_type'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 442.809 ; gain = 16.871 ; free physical = 28596 ; free virtual = 67322
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (/home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:42) in function 'cordic' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:42) in function 'cordic' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'FLOAT_STEP_LOOP' (/home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:69) in function 'cordic' completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:47:9) to (/home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:42:38) in function 'cordic'... converting 28 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 576.285 ; gain = 150.348 ; free physical = 28575 ; free virtual = 67303
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 576.285 ; gain = 150.348 ; free physical = 28574 ; free virtual = 67302
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cordic' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:85) and bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:48).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:85) and bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:48).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:86) and bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:48).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:86) and bus request on port 'gmem' (/home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:48).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 5, Depth: 344.
WARNING: [SCHED 204-21] Estimated clock period (3.14ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:42) (0 ns)
	'sitodp' operation ('tmp', /home/centos/src/project_data/AWS_Projects/cordic/src/ocl/cordic.cpp:47) (3.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.47 seconds; current allocated memory: 71.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 74.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cordic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/theta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cordic/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cordic' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'theta', 's' and 'c' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'cordic_dadddsub_64ns_64ns_64_13_full_dsp': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dcmp_64ns_64ns_1_2': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_ddiv_64ns_64ns_64_59': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_dmul_64ns_64ns_64_15_max_dsp': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cordic_sitodp_32ns_64_8': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cordic'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 81.776 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 576.285 ; gain = 150.348 ; free physical = 28538 ; free virtual = 67274
INFO: [SYSC 207-301] Generating SystemC RTL for cordic.
INFO: [VHDL 208-304] Generating VHDL RTL for cordic.
INFO: [VLOG 209-307] Generating Verilog RTL for cordic.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
Vivado HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 87.67 seconds; peak allocated memory: 81.776 MB.
