{"vcs1":{"timestamp_begin":1731085110.039134281, "rt":1.81, "ut":0.38, "st":0.22}}
{"vcselab":{"timestamp_begin":1731085111.941316166, "rt":1.38, "ut":0.31, "st":0.16}}
{"link":{"timestamp_begin":1731085113.398300688, "rt":0.38, "ut":0.18, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731085109.285411733}
{"VCS_COMP_START_TIME": 1731085109.285411733}
{"VCS_COMP_END_TIME": 1731085115.644689977}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231544}}
