<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-6f17d22bba15001f/rp2040-pac-0.6.0/src/pio0/ctrl.rs`."><title>ctrl.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../static.files/rustdoc-492a78a4a87dcc01.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.82.0 (f6e511eec 2024-10-15)" data-channel="1.82.0" data-search-js="search-a99f1315e7cc5121.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../../../static.files/src-script-e66d777a5a92e9b2.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-921df33f47b8780c.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-3b12f09e550e0385.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers"><a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a>
<a href="#84" id="84">84</a>
<a href="#85" id="85">85</a>
<a href="#86" id="86">86</a>
<a href="#87" id="87">87</a>
<a href="#88" id="88">88</a>
<a href="#89" id="89">89</a>
<a href="#90" id="90">90</a>
<a href="#91" id="91">91</a>
<a href="#92" id="92">92</a>
<a href="#93" id="93">93</a>
<a href="#94" id="94">94</a>
<a href="#95" id="95">95</a>
<a href="#96" id="96">96</a>
<a href="#97" id="97">97</a>
<a href="#98" id="98">98</a>
<a href="#99" id="99">99</a>
<a href="#100" id="100">100</a>
<a href="#101" id="101">101</a>
<a href="#102" id="102">102</a>
<a href="#103" id="103">103</a>
<a href="#104" id="104">104</a>
<a href="#105" id="105">105</a>
<a href="#106" id="106">106</a>
<a href="#107" id="107">107</a>
<a href="#108" id="108">108</a>
<a href="#109" id="109">109</a>
<a href="#110" id="110">110</a>
<a href="#111" id="111">111</a>
<a href="#112" id="112">112</a>
<a href="#113" id="113">113</a>
</pre></div><pre class="rust"><code><span class="attr">#[doc = <span class="string">"Register `CTRL` reader"</span>]
</span><span class="kw">pub type </span>R = <span class="kw">crate</span>::R&lt;CTRL_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Register `CTRL` writer"</span>]
</span><span class="kw">pub type </span>W = <span class="kw">crate</span>::W&lt;CTRL_SPEC&gt;;
<span class="attr">#[doc = <span class="string">"Field `SM_ENABLE` reader - Enable/disable each of the four state machines by writing 1/0 to each of these four bits. When disabled, a state machine will cease executing instructions, except those written directly to SMx_INSTR by the system. Multiple bits can be set/cleared at once to run/halt multiple state machines simultaneously."</span>]
</span><span class="kw">pub type </span>SM_ENABLE_R = <span class="kw">crate</span>::FieldReader;
<span class="attr">#[doc = <span class="string">"Field `SM_ENABLE` writer - Enable/disable each of the four state machines by writing 1/0 to each of these four bits. When disabled, a state machine will cease executing instructions, except those written directly to SMx_INSTR by the system. Multiple bits can be set/cleared at once to run/halt multiple state machines simultaneously."</span>]
</span><span class="kw">pub type </span>SM_ENABLE_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::FieldWriter&lt;<span class="lifetime">'a</span>, REG, <span class="number">4</span>&gt;;
<span class="attr">#[doc = <span class="string">"Field `SM_RESTART` reader - Write 1 to instantly clear internal SM state which may be otherwise difficult to access and will affect future execution.  

 Specifically, the following are cleared: input and output shift counters; the contents of the input shift register; the delay counter; the waiting-on-IRQ state; any stalled instruction written to SMx_INSTR or run by OUT/MOV EXEC; any pin write left asserted due to OUT_STICKY.  

 The program counter, the contents of the output shift register and the X/Y scratch registers are not affected."</span>]
</span><span class="kw">pub type </span>SM_RESTART_R = <span class="kw">crate</span>::FieldReader;
<span class="attr">#[doc = <span class="string">"Field `SM_RESTART` writer - Write 1 to instantly clear internal SM state which may be otherwise difficult to access and will affect future execution.  

 Specifically, the following are cleared: input and output shift counters; the contents of the input shift register; the delay counter; the waiting-on-IRQ state; any stalled instruction written to SMx_INSTR or run by OUT/MOV EXEC; any pin write left asserted due to OUT_STICKY.  

 The program counter, the contents of the output shift register and the X/Y scratch registers are not affected."</span>]
</span><span class="kw">pub type </span>SM_RESTART_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::FieldWriter&lt;<span class="lifetime">'a</span>, REG, <span class="number">4</span>&gt;;
<span class="attr">#[doc = <span class="string">"Field `CLKDIV_RESTART` reader - Restart a state machine's clock divider from an initial phase of 0. Clock dividers are free-running, so once started, their output (including fractional jitter) is completely determined by the integer/fractional divisor configured in SMx_CLKDIV. This means that, if multiple clock dividers with the same divisor are restarted simultaneously, by writing multiple 1 bits to this field, the execution clocks of those state machines will run in precise lockstep.  

 Note that setting/clearing SM_ENABLE does not stop the clock divider from running, so once multiple state machines' clocks are synchronised, it is safe to disable/reenable a state machine, whilst keeping the clock dividers in sync.  

 Note also that CLKDIV_RESTART can be written to whilst the state machine is running, and this is useful to resynchronise clock dividers after the divisors (SMx_CLKDIV) have been changed on-the-fly."</span>]
</span><span class="kw">pub type </span>CLKDIV_RESTART_R = <span class="kw">crate</span>::FieldReader;
<span class="attr">#[doc = <span class="string">"Field `CLKDIV_RESTART` writer - Restart a state machine's clock divider from an initial phase of 0. Clock dividers are free-running, so once started, their output (including fractional jitter) is completely determined by the integer/fractional divisor configured in SMx_CLKDIV. This means that, if multiple clock dividers with the same divisor are restarted simultaneously, by writing multiple 1 bits to this field, the execution clocks of those state machines will run in precise lockstep.  

 Note that setting/clearing SM_ENABLE does not stop the clock divider from running, so once multiple state machines' clocks are synchronised, it is safe to disable/reenable a state machine, whilst keeping the clock dividers in sync.  

 Note also that CLKDIV_RESTART can be written to whilst the state machine is running, and this is useful to resynchronise clock dividers after the divisors (SMx_CLKDIV) have been changed on-the-fly."</span>]
</span><span class="kw">pub type </span>CLKDIV_RESTART_W&lt;<span class="lifetime">'a</span>, REG&gt; = <span class="kw">crate</span>::FieldWriter&lt;<span class="lifetime">'a</span>, REG, <span class="number">4</span>&gt;;
<span class="kw">impl </span>R {
    <span class="attr">#[doc = <span class="string">"Bits 0:3 - Enable/disable each of the four state machines by writing 1/0 to each of these four bits. When disabled, a state machine will cease executing instructions, except those written directly to SMx_INSTR by the system. Multiple bits can be set/cleared at once to run/halt multiple state machines simultaneously."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>sm_enable(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; SM_ENABLE_R {
        SM_ENABLE_R::new((<span class="self">self</span>.bits &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8)
    }
    <span class="attr">#[doc = <span class="string">"Bits 4:7 - Write 1 to instantly clear internal SM state which may be otherwise difficult to access and will affect future execution.  

 Specifically, the following are cleared: input and output shift counters; the contents of the input shift register; the delay counter; the waiting-on-IRQ state; any stalled instruction written to SMx_INSTR or run by OUT/MOV EXEC; any pin write left asserted due to OUT_STICKY.  

 The program counter, the contents of the output shift register and the X/Y scratch registers are not affected."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>sm_restart(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; SM_RESTART_R {
        SM_RESTART_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">4</span>) &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8)
    }
    <span class="attr">#[doc = <span class="string">"Bits 8:11 - Restart a state machine's clock divider from an initial phase of 0. Clock dividers are free-running, so once started, their output (including fractional jitter) is completely determined by the integer/fractional divisor configured in SMx_CLKDIV. This means that, if multiple clock dividers with the same divisor are restarted simultaneously, by writing multiple 1 bits to this field, the execution clocks of those state machines will run in precise lockstep.  

 Note that setting/clearing SM_ENABLE does not stop the clock divider from running, so once multiple state machines' clocks are synchronised, it is safe to disable/reenable a state machine, whilst keeping the clock dividers in sync.  

 Note also that CLKDIV_RESTART can be written to whilst the state machine is running, and this is useful to resynchronise clock dividers after the divisors (SMx_CLKDIV) have been changed on-the-fly."</span>]
    #[inline(always)]
    </span><span class="kw">pub fn </span>clkdiv_restart(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; CLKDIV_RESTART_R {
        CLKDIV_RESTART_R::new(((<span class="self">self</span>.bits &gt;&gt; <span class="number">8</span>) &amp; <span class="number">0x0f</span>) <span class="kw">as </span>u8)
    }
}
<span class="kw">impl </span>W {
    <span class="attr">#[doc = <span class="string">"Bits 0:3 - Enable/disable each of the four state machines by writing 1/0 to each of these four bits. When disabled, a state machine will cease executing instructions, except those written directly to SMx_INSTR by the system. Multiple bits can be set/cleared at once to run/halt multiple state machines simultaneously."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>sm_enable(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; SM_ENABLE_W&lt;CTRL_SPEC&gt; {
        SM_ENABLE_W::new(<span class="self">self</span>, <span class="number">0</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bits 4:7 - Write 1 to instantly clear internal SM state which may be otherwise difficult to access and will affect future execution.  

 Specifically, the following are cleared: input and output shift counters; the contents of the input shift register; the delay counter; the waiting-on-IRQ state; any stalled instruction written to SMx_INSTR or run by OUT/MOV EXEC; any pin write left asserted due to OUT_STICKY.  

 The program counter, the contents of the output shift register and the X/Y scratch registers are not affected."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>sm_restart(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; SM_RESTART_W&lt;CTRL_SPEC&gt; {
        SM_RESTART_W::new(<span class="self">self</span>, <span class="number">4</span>)
    }
    <span class="attr">#[doc = <span class="string">"Bits 8:11 - Restart a state machine's clock divider from an initial phase of 0. Clock dividers are free-running, so once started, their output (including fractional jitter) is completely determined by the integer/fractional divisor configured in SMx_CLKDIV. This means that, if multiple clock dividers with the same divisor are restarted simultaneously, by writing multiple 1 bits to this field, the execution clocks of those state machines will run in precise lockstep.  

 Note that setting/clearing SM_ENABLE does not stop the clock divider from running, so once multiple state machines' clocks are synchronised, it is safe to disable/reenable a state machine, whilst keeping the clock dividers in sync.  

 Note also that CLKDIV_RESTART can be written to whilst the state machine is running, and this is useful to resynchronise clock dividers after the divisors (SMx_CLKDIV) have been changed on-the-fly."</span>]
    #[inline(always)]
    #[must_use]
    </span><span class="kw">pub fn </span>clkdiv_restart(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; CLKDIV_RESTART_W&lt;CTRL_SPEC&gt; {
        CLKDIV_RESTART_W::new(<span class="self">self</span>, <span class="number">8</span>)
    }
    <span class="attr">#[doc = <span class="string">r" Writes raw bits to the register."</span>]
    #[doc = <span class="string">r""</span>]
    #[doc = <span class="string">r" # Safety"</span>]
    #[doc = <span class="string">r""</span>]
    #[doc = <span class="string">r" Passing incorrect value can cause undefined behaviour. See reference manual"</span>]
    #[inline(always)]
    </span><span class="kw">pub unsafe fn </span>bits(<span class="kw-2">&amp;mut </span><span class="self">self</span>, bits: u32) -&gt; <span class="kw-2">&amp;mut </span><span class="self">Self </span>{
        <span class="self">self</span>.bits = bits;
        <span class="self">self
    </span>}
}
<span class="attr">#[doc = <span class="string">"PIO control register  

You can [`read`](crate::generic::Reg::read) this register and get [`ctrl::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ctrl::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."</span>]
</span><span class="kw">pub struct </span>CTRL_SPEC;
<span class="kw">impl </span><span class="kw">crate</span>::RegisterSpec <span class="kw">for </span>CTRL_SPEC {
    <span class="kw">type </span>Ux = u32;
}
<span class="attr">#[doc = <span class="string">"`read()` method returns [`ctrl::R`](R) reader structure"</span>]
</span><span class="kw">impl </span><span class="kw">crate</span>::Readable <span class="kw">for </span>CTRL_SPEC {}
<span class="attr">#[doc = <span class="string">"`write(|w| ..)` method takes [`ctrl::W`](W) writer structure"</span>]
</span><span class="kw">impl </span><span class="kw">crate</span>::Writable <span class="kw">for </span>CTRL_SPEC {
    <span class="kw">const </span>ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = <span class="number">0</span>;
    <span class="kw">const </span>ONE_TO_MODIFY_FIELDS_BITMAP: u32 = <span class="number">0</span>;
}
<span class="attr">#[doc = <span class="string">"`reset()` method sets CTRL to value 0"</span>]
</span><span class="kw">impl </span><span class="kw">crate</span>::Resettable <span class="kw">for </span>CTRL_SPEC {
    <span class="kw">const </span>RESET_VALUE: u32 = <span class="number">0</span>;
}
</code></pre></div></section></main></body></html>