<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTOS: RCCEx Exported Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RTOS<span id="projectnumber">&#160;1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<div id="main-nav">
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="topics.html"><span>Topics</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- main-nav -->
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">RCCEx Exported Macros <div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___h_a_l___driver.html">STM32F4xx_HAL_Driver</a> &raquo; <a class="el" href="group___r_c_c_ex.html">RCCEx</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for RCCEx Exported Macros:</div>
<div class="dyncontent">
<div class="center"><img src="group___r_c_c_ex___exported___macros.png" border="0" usemap="#agroup______r__c__c__ex______exported______macros" loading="lazy" alt=""/></div>
<map name="agroup______r__c__c__ex______exported______macros" id="agroup______r__c__c__ex______exported______macros">
<area shape="rect" href="group___r_c_c_ex.html" title="RCCEx HAL module driver." alt="" coords="5,5,73,32"/>
<area shape="rect" title=" " alt="" coords="121,5,291,32"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-define-members" class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga56d9ad48b28e7aa4ad3aadca5b4fd431" id="r_ga56d9ad48b28e7aa4ad3aadca5b4fd431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga56d9ad48b28e7aa4ad3aadca5b4fd431">__HAL_RCC_PLL_CONFIG</a>(__RCC_PLLSource__,  __PLLM__,  __PLLN__,  __PLLP__,  __PLLQ__)</td></tr>
<tr class="memdesc:ga56d9ad48b28e7aa4ad3aadca5b4fd431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the main PLL clock source, multiplication and division factors.  <br /></td></tr>
<tr class="memitem:ga5a2fa2687b621f6eda72457d09715298" id="r_ga5a2fa2687b621f6eda72457d09715298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5a2fa2687b621f6eda72457d09715298">__HAL_RCC_PLLI2S_CONFIG</a>(__PLLI2SN__,  __PLLI2SR__)</td></tr>
<tr class="memdesc:ga5a2fa2687b621f6eda72457d09715298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLLI2S clock multiplication and division factors .  <br /></td></tr>
</table>
<a name="details" id="details"></a><h2 id="header-details" class="groupheader">Detailed Description</h2>
<a name="doc-define-members" id="doc-define-members"></a><h2 id="header-doc-define-members" class="groupheader">Macro Definition Documentation</h2>
<a id="ga56d9ad48b28e7aa4ad3aadca5b4fd431" name="ga56d9ad48b28e7aa4ad3aadca5b4fd431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56d9ad48b28e7aa4ad3aadca5b4fd431">&#9670;&#160;</a></span>__HAL_RCC_PLL_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__RCC_PLLSource__</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLLM__</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLLN__</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLLP__</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLLQ__</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = (0x20000000U | (__RCC_PLLSource__) | (__PLLM__)| \</div>
<div class="line">                   ((__PLLN__) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>)                | \</div>
<div class="line">                   ((((__PLLP__) &gt;&gt; 1U) -1U) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a>)    | \</div>
<div class="line">                   ((__PLLQ__) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae">RCC_PLLCFGR_PLLQ_Pos</a>)))</div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga78a5913e3fc53a740fe874ece04b2d84"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l03944">stm32f401xc.h:3944</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa67d9c488f8ce7cc078b2c7ca607d742"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa67d9c488f8ce7cc078b2c7ca607d742">RCC_PLLCFGR_PLLP_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l03957">stm32f401xc.h:3957</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac574324eee39c3dcee75b37d7728c9ae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac574324eee39c3dcee75b37d7728c9ae">RCC_PLLCFGR_PLLQ_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQ_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l03971">stm32f401xc.h:3971</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l00786">stm32f401xc.h:786</a></div></div>
</div><!-- fragment -->
<p>Macro to configure the main PLL clock source, multiplication and division factors. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the main PLL is disabled. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__RCC_PLLSource__</td><td>specifies the PLL entry clock source. This parameter can be one of the following values: <ul>
<li>RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry </li>
<li>RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLM__</td><td>specifies the division factor for PLL VCO input clock This parameter must be a number between Min_Data = 2 and Max_Data = 63. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLN__</td><td>specifies the multiplication factor for PLL VCO output clock This parameter must be a number between Min_Data = 50 and Max_Data = 432 Except for STM32F411xE devices where Min_Data = 192. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 100 and 432 MHz, Except for STM32F411xE devices where frequency is between 192 and 432 MHz. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLP__</td><td>specifies the division factor for main system clock (SYSCLK) This parameter must be a number in the range {2, 4, 6, or 8}.</td></tr>
    <tr><td class="paramname">__PLLQ__</td><td>specifies the division factor for OTG FS, SDIO and RNG clocks This parameter must be a number between Min_Data = 2 and Max_Data = 15. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the USB OTG FS is used in your application, you have to set the PLLQ parameter correctly to have 48 MHz clock for the USB. However, the SDIO and RNG need a frequency lower than or equal to 48 MHz to work correctly. </dd></dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc__ex_8h_source.html#l05870">5870</a> of file <a class="el" href="stm32f4xx__hal__rcc__ex_8h_source.html">stm32f4xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
<a id="ga5a2fa2687b621f6eda72457d09715298" name="ga5a2fa2687b621f6eda72457d09715298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a2fa2687b621f6eda72457d09715298">&#9670;&#160;</a></span>__HAL_RCC_PLLI2S_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLI2S_CONFIG</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLLI2SN__</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname"><em>__PLLI2SR__</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR = (((__PLLI2SN__) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a>)  |\</div>
<div class="line">                      ((__PLLI2SR__) &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga93e7478c8a17f7d07b937e180f8f13f4">RCC_PLLI2SCFGR_PLLI2SR_Pos</a>)))</div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga93e7478c8a17f7d07b937e180f8f13f4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga93e7478c8a17f7d07b937e180f8f13f4">RCC_PLLI2SCFGR_PLLI2SR_Pos</a></div><div class="ttdeci">#define RCC_PLLI2SCFGR_PLLI2SR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l04582">stm32f401xc.h:4582</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab3cf5415c0debb40f8932d59677103a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab3cf5415c0debb40f8932d59677103a2">RCC_PLLI2SCFGR_PLLI2SN_Pos</a></div><div class="ttdeci">#define RCC_PLLI2SCFGR_PLLI2SN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32f401xc_8h_source.html#l04569">stm32f401xc.h:4569</a></div></div>
</div><!-- fragment -->
<p>Macro to configure the PLLI2S clock multiplication and division factors . </p>
<dl class="section note"><dt>Note</dt><dd>This macro must be used only when the PLLI2S is disabled. </dd>
<dd>
PLLI2S clock source is common with the main PLL (configured in <a class="el" href="group___r_c_c___exported___functions___group1.html#gadb770505476995fc13c2ca7290d9c484">HAL_RCC_ClockConfig()</a> API). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLI2SN__</td><td>specifies the multiplication factor for PLLI2S VCO output clock This parameter must be a number between Min_Data = 50 and Max_Data = 432. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLI2SN parameter correctly to ensure that the VCO output frequency is between Min_Data = 100 and Max_Data = 432 MHz.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLI2SR__</td><td>specifies the division factor for I2S clock This parameter must be a number between Min_Data = 2 and Max_Data = 7. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLI2SR parameter correctly to not exceed 192 MHz on the I2S clock frequency. </dd></dl>

<p class="definition">Definition at line <a class="el" href="stm32f4xx__hal__rcc__ex_8h_source.html#l05974">5974</a> of file <a class="el" href="stm32f4xx__hal__rcc__ex_8h_source.html">stm32f4xx_hal_rcc_ex.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
