Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10411: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10492: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10501: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10562: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10603: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10746: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10777: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10805: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10836: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10864: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10895: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10923: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10954: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10982: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11013: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11041: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11072: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11100: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11131: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11159: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11190: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11218: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11249: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11277: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11308: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11336: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11367: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11395: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11426: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11454: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11485: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11513: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11544: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11572: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11603: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11631: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11662: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11690: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11716: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 36: Using initial value of basesoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 80: Using initial value of basesoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 93: Using initial value of basesoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 112: Using initial value of basesoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 125: Using initial value of basesoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 153: Using initial value of basesoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 159: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 261: Using initial value of suart_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 274: Using initial value of suart_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 275: Using initial value of suart_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 311: Using initial value of suart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 312: Using initial value of suart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 328: Using initial value of suart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 365: Using initial value of suart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 393: Using initial value of spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 432: Using initial value of half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 591: Using initial value of basesoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 607: Using initial value of basesoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 623: Using initial value of basesoc_sdram_inti_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 639: Using initial value of basesoc_sdram_inti_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 782: Using initial value of basesoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 798: Using initial value of basesoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 814: Using initial value of basesoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 830: Using initial value of basesoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 850: Using initial value of basesoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 866: Using initial value of basesoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 882: Using initial value of basesoc_sdram_dfi_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 898: Using initial value of basesoc_sdram_dfi_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 972: Using initial value of basesoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 973: Using initial value of basesoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 977: Using initial value of basesoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 978: Using initial value of basesoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1005: Using initial value of basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1006: Using initial value of basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1022: Using initial value of basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1094: Using initial value of basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1095: Using initial value of basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1111: Using initial value of basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1183: Using initial value of basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1184: Using initial value of basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1200: Using initial value of basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1272: Using initial value of basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1273: Using initial value of basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1289: Using initial value of basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1361: Using initial value of basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1362: Using initial value of basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1378: Using initial value of basesoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1450: Using initial value of basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1451: Using initial value of basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1467: Using initial value of basesoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1539: Using initial value of basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1540: Using initial value of basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1556: Using initial value of basesoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1628: Using initial value of basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1629: Using initial value of basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1645: Using initial value of basesoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1697: Using initial value of basesoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1698: Using initial value of basesoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1699: Using initial value of basesoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1717: Using initial value of basesoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1718: Using initial value of basesoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1733: Using initial value of basesoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1734: Using initial value of basesoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1739: Using initial value of basesoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1740: Using initial value of basesoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1741: Using initial value of basesoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1742: Using initial value of basesoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1743: Using initial value of basesoc_sdram_steerer4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1744: Using initial value of basesoc_sdram_steerer5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1745: Using initial value of basesoc_sdram_steerer6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1746: Using initial value of basesoc_sdram_steerer7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1771: Using initial value of basesoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1774: Using initial value of basesoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1888: Using initial value of locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1889: Using initial value of locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1890: Using initial value of locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1891: Using initial value of locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1892: Using initial value of locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1893: Using initial value of locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1894: Using initial value of locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 1895: Using initial value of locked7 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10452: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10472: Signal <mem_1> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 2619: Assignment to opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 2659: Assignment to opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 2664: Assignment to opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 2882: Assignment to suart_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 2883: Assignment to suart_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 2887: Assignment to suart_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 2933: Assignment to suart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 2958: Assignment to suart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 2959: Assignment to suart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 2963: Assignment to suart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3013: Assignment to half_rate_phy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3100: Assignment to half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3101: Assignment to half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3104: Assignment to half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3105: Assignment to half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3128: Assignment to dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3160: Assignment to dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3176: Assignment to dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3196: Assignment to basesoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3212: Assignment to basesoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3228: Assignment to basesoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3244: Assignment to basesoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3610: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3707: Assignment to basesoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3708: Assignment to basesoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3709: Assignment to basesoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3869: Assignment to basesoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3870: Assignment to basesoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 3871: Assignment to basesoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4031: Assignment to basesoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4032: Assignment to basesoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4033: Assignment to basesoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4193: Assignment to basesoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4194: Assignment to basesoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4195: Assignment to basesoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4355: Assignment to basesoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4356: Assignment to basesoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4357: Assignment to basesoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4517: Assignment to basesoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4518: Assignment to basesoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4519: Assignment to basesoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4679: Assignment to basesoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4680: Assignment to basesoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4681: Assignment to basesoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4841: Assignment to basesoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4842: Assignment to basesoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4843: Assignment to basesoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 4977: Assignment to basesoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5014: Assignment to basesoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5204: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5205: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5209: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5210: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5214: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5215: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5219: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5220: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5224: Assignment to roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5225: Assignment to roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5229: Assignment to roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5230: Assignment to roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5234: Assignment to roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5235: Assignment to roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5239: Assignment to roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5240: Assignment to roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5307: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5308: Assignment to basesoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5390: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5375: Assignment to basesoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5430: Assignment to basesoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5431: Assignment to basesoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5435: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5461: Assignment to basesoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5462: Assignment to basesoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5464: Assignment to basesoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5465: Assignment to basesoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5466: Assignment to basesoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5472: Assignment to basesoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5473: Assignment to basesoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5476: Assignment to basesoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5479: Assignment to basesoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5480: Assignment to basesoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5482: Assignment to spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5483: Assignment to spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5485: Assignment to spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5486: Assignment to spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5487: Assignment to spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5516: Assignment to basesoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5526: Assignment to basesoc_csrbankarray_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5527: Assignment to basesoc_csrbankarray_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5528: Assignment to basesoc_csrbankarray_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5529: Assignment to basesoc_csrbankarray_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5530: Assignment to basesoc_csrbankarray_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5531: Assignment to basesoc_csrbankarray_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5532: Assignment to basesoc_csrbankarray_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5533: Assignment to basesoc_csrbankarray_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5534: Assignment to basesoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5544: Assignment to basesoc_csrbankarray_csrbank1_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5545: Assignment to basesoc_csrbankarray_csrbank1_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5560: Assignment to basesoc_csrbankarray_csrbank2_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5561: Assignment to basesoc_csrbankarray_csrbank2_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5562: Assignment to basesoc_csrbankarray_csrbank2_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5563: Assignment to basesoc_csrbankarray_csrbank2_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5564: Assignment to basesoc_csrbankarray_csrbank2_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5565: Assignment to basesoc_csrbankarray_csrbank2_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5566: Assignment to basesoc_csrbankarray_csrbank2_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5567: Assignment to basesoc_csrbankarray_csrbank2_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5568: Assignment to basesoc_csrbankarray_csrbank2_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5569: Assignment to basesoc_csrbankarray_csrbank2_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5570: Assignment to basesoc_csrbankarray_csrbank2_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5571: Assignment to basesoc_csrbankarray_csrbank2_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5572: Assignment to basesoc_csrbankarray_csrbank2_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5573: Assignment to basesoc_csrbankarray_csrbank2_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5574: Assignment to basesoc_csrbankarray_csrbank2_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5575: Assignment to basesoc_csrbankarray_csrbank2_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5576: Assignment to basesoc_csrbankarray_csrbank2_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5577: Assignment to basesoc_csrbankarray_csrbank2_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5578: Assignment to basesoc_csrbankarray_csrbank2_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5579: Assignment to basesoc_csrbankarray_csrbank2_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5580: Assignment to basesoc_csrbankarray_csrbank2_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5581: Assignment to basesoc_csrbankarray_csrbank2_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5582: Assignment to basesoc_csrbankarray_csrbank2_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5583: Assignment to basesoc_csrbankarray_csrbank2_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5584: Assignment to basesoc_csrbankarray_csrbank2_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5585: Assignment to basesoc_csrbankarray_csrbank2_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5586: Assignment to basesoc_csrbankarray_csrbank2_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5587: Assignment to basesoc_csrbankarray_csrbank2_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5588: Assignment to basesoc_csrbankarray_csrbank2_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5589: Assignment to basesoc_csrbankarray_csrbank2_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5590: Assignment to basesoc_csrbankarray_csrbank2_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5591: Assignment to basesoc_csrbankarray_csrbank2_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5592: Assignment to basesoc_csrbankarray_csrbank2_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5593: Assignment to basesoc_csrbankarray_csrbank2_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5594: Assignment to basesoc_csrbankarray_csrbank2_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5595: Assignment to basesoc_csrbankarray_csrbank2_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5596: Assignment to basesoc_csrbankarray_csrbank2_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5597: Assignment to basesoc_csrbankarray_csrbank2_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5598: Assignment to basesoc_csrbankarray_csrbank2_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5599: Assignment to basesoc_csrbankarray_csrbank2_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5600: Assignment to basesoc_csrbankarray_csrbank2_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5601: Assignment to basesoc_csrbankarray_csrbank2_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5602: Assignment to basesoc_csrbankarray_csrbank2_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5603: Assignment to basesoc_csrbankarray_csrbank2_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5604: Assignment to basesoc_csrbankarray_csrbank2_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5605: Assignment to basesoc_csrbankarray_csrbank2_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5606: Assignment to basesoc_csrbankarray_csrbank2_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5607: Assignment to basesoc_csrbankarray_csrbank2_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5608: Assignment to basesoc_csrbankarray_csrbank2_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5609: Assignment to basesoc_csrbankarray_csrbank2_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5610: Assignment to basesoc_csrbankarray_csrbank2_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5611: Assignment to basesoc_csrbankarray_csrbank2_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5612: Assignment to basesoc_csrbankarray_csrbank2_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5613: Assignment to basesoc_csrbankarray_csrbank2_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5614: Assignment to basesoc_csrbankarray_csrbank2_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5615: Assignment to basesoc_csrbankarray_csrbank2_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5616: Assignment to basesoc_csrbankarray_csrbank2_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5617: Assignment to basesoc_csrbankarray_csrbank2_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5618: Assignment to basesoc_csrbankarray_csrbank2_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5619: Assignment to basesoc_csrbankarray_csrbank2_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5620: Assignment to basesoc_csrbankarray_csrbank2_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5621: Assignment to basesoc_csrbankarray_csrbank2_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5622: Assignment to basesoc_csrbankarray_csrbank2_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5623: Assignment to basesoc_csrbankarray_csrbank2_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5624: Assignment to basesoc_csrbankarray_csrbank2_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5625: Assignment to basesoc_csrbankarray_csrbank2_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5626: Assignment to basesoc_csrbankarray_csrbank2_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5627: Assignment to basesoc_csrbankarray_csrbank2_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5628: Assignment to basesoc_csrbankarray_csrbank2_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5629: Assignment to basesoc_csrbankarray_csrbank2_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5630: Assignment to basesoc_csrbankarray_csrbank2_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5631: Assignment to basesoc_csrbankarray_csrbank2_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5632: Assignment to basesoc_csrbankarray_csrbank2_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5633: Assignment to basesoc_csrbankarray_csrbank2_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5634: Assignment to basesoc_csrbankarray_csrbank2_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5635: Assignment to basesoc_csrbankarray_csrbank2_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5636: Assignment to basesoc_csrbankarray_csrbank2_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5637: Assignment to basesoc_csrbankarray_csrbank2_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5638: Assignment to basesoc_csrbankarray_csrbank2_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5639: Assignment to basesoc_csrbankarray_csrbank2_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5640: Assignment to basesoc_csrbankarray_csrbank2_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5641: Assignment to basesoc_csrbankarray_csrbank2_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5642: Assignment to basesoc_csrbankarray_csrbank2_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5643: Assignment to basesoc_csrbankarray_csrbank2_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5644: Assignment to basesoc_csrbankarray_csrbank2_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5645: Assignment to basesoc_csrbankarray_csrbank2_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5646: Assignment to basesoc_csrbankarray_csrbank2_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5647: Assignment to basesoc_csrbankarray_csrbank2_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5695: Assignment to basesoc_csrbankarray_csrbank3_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5696: Assignment to basesoc_csrbankarray_csrbank3_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5725: Assignment to basesoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5741: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5742: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5743: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5744: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5745: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5746: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5747: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5748: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5751: Assignment to basesoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5767: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5768: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5769: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5770: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5771: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5772: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5773: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5774: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5777: Assignment to basesoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5793: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5794: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5795: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5796: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5797: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5798: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5799: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5800: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5803: Assignment to basesoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5819: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5820: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5821: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5822: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5823: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5824: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5825: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5826: Assignment to basesoc_csrbankarray_csrbank4_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5827: Assignment to basesoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5829: Assignment to basesoc_csrbankarray_csrbank4_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5830: Assignment to basesoc_csrbankarray_csrbank4_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5831: Assignment to basesoc_csrbankarray_csrbank4_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5832: Assignment to basesoc_csrbankarray_csrbank4_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5833: Assignment to basesoc_csrbankarray_csrbank4_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5834: Assignment to basesoc_csrbankarray_csrbank4_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5835: Assignment to basesoc_csrbankarray_csrbank4_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5836: Assignment to basesoc_csrbankarray_csrbank4_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5837: Assignment to basesoc_csrbankarray_csrbank4_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5838: Assignment to basesoc_csrbankarray_csrbank4_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5839: Assignment to basesoc_csrbankarray_csrbank4_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5840: Assignment to basesoc_csrbankarray_csrbank4_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5841: Assignment to basesoc_csrbankarray_csrbank4_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5842: Assignment to basesoc_csrbankarray_csrbank4_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5919: Assignment to basesoc_csrbankarray_csrbank5_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5920: Assignment to basesoc_csrbankarray_csrbank5_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5947: Assignment to basesoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5949: Assignment to basesoc_csrbankarray_csrbank6_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5950: Assignment to basesoc_csrbankarray_csrbank6_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5951: Assignment to basesoc_csrbankarray_csrbank6_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5952: Assignment to basesoc_csrbankarray_csrbank6_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5953: Assignment to basesoc_csrbankarray_csrbank6_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5954: Assignment to basesoc_csrbankarray_csrbank6_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5955: Assignment to basesoc_csrbankarray_csrbank6_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5956: Assignment to basesoc_csrbankarray_csrbank6_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5957: Assignment to basesoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5958: Assignment to basesoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5984: Assignment to basesoc_csrbankarray_csrbank7_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5985: Assignment to basesoc_csrbankarray_csrbank7_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5986: Assignment to basesoc_csrbankarray_csrbank7_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5987: Assignment to basesoc_csrbankarray_csrbank7_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5988: Assignment to suart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 5989: Assignment to suart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 6019: Assignment to basesoc_csrbankarray_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 6028: Assignment to basesoc_csrbankarray_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 7584: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 7585: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 7550: Assignment to half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 7636: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 7637: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 7677: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 7874: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 9143: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 7621: Assignment to rbank ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10535: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10538: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10633: Assignment to opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10649: Assignment to suart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 10666: Assignment to suart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11753: Assignment to basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11767: Assignment to basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11781: Assignment to basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11795: Assignment to basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11809: Assignment to basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11823: Assignment to basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11837: Assignment to basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11851: Assignment to basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 11987: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" Line 12007: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <basesoc_sdram_twtrcon_ready>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" line 10413: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" line 10413: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" line 10413: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" line 10413: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" line 10413: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_lm32/gateware/top.v" line 10413: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 8x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Register <memadr_1> equivalent to <memadr> has been removed
    Register <dfi_dfi_p3_rddata_valid> equivalent to <dfi_dfi_p2_rddata_valid> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <half_rate_phy_record1_cke> equivalent to <half_rate_phy_record0_cke> has been removed
    Register <half_rate_phy_record1_odt> equivalent to <half_rate_phy_record0_odt> has been removed
    Register <half_rate_phy_record1_reset_n> equivalent to <half_rate_phy_record0_reset_n> has been removed
    Found 1-bit register for signal <half_rate_phy_phase_sel>.
    Found 1-bit register for signal <half_rate_phy_phase_half>.
    Found 1-bit register for signal <half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <half_rate_phy_record0_odt>.
    Found 15-bit register for signal <half_rate_phy_record0_address>.
    Found 3-bit register for signal <half_rate_phy_record0_bank>.
    Found 1-bit register for signal <half_rate_phy_record0_cke>.
    Found 1-bit register for signal <half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <half_rate_phy_record1_address>.
    Found 3-bit register for signal <half_rate_phy_record1_bank>.
    Found 1-bit register for signal <half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <half_rate_phy_postamble>.
    Found 5-bit register for signal <half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <half_rate_phy_r_dfi_wrdata_en>.
    Found 32-bit register for signal <basesoc_ctrl_bus_errors>.
    Found 1-bit register for signal <basesoc_rom_bus_ack>.
    Found 1-bit register for signal <basesoc_sram_bus_ack>.
    Found 1-bit register for signal <basesoc_interface_we>.
    Found 8-bit register for signal <basesoc_interface_dat_w>.
    Found 14-bit register for signal <basesoc_interface_adr>.
    Found 32-bit register for signal <basesoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <basesoc_bus_wishbone_ack>.
    Found 2-bit register for signal <basesoc_counter>.
    Found 32-bit register for signal <basesoc_value>.
    Found 32-bit register for signal <basesoc_value_status>.
    Found 1-bit register for signal <basesoc_zero_pending>.
    Found 1-bit register for signal <basesoc_zero_old_trigger>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 1-bit register for signal <opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <opsis_i2c_samp_count>.
    Found 1-bit register for signal <opsis_i2c_samp_carry>.
    Found 1-bit register for signal <opsis_i2c_scl_i>.
    Found 1-bit register for signal <opsis_i2c_sda_i>.
    Found 1-bit register for signal <opsis_i2c_scl_r>.
    Found 1-bit register for signal <opsis_i2c_sda_r>.
    Found 4-bit register for signal <opsis_i2c_counter>.
    Found 8-bit register for signal <opsis_i2c_din>.
    Found 1-bit register for signal <opsis_i2c_is_read>.
    Found 1-bit register for signal <opsis_i2c_data_drv>.
    Found 1-bit register for signal <opsis_i2c_data_bit>.
    Found 4-bit register for signal <opsisi2c_state>.
    Found 1-bit register for signal <suart_sink_ready>.
    Found 8-bit register for signal <suart_tx_reg>.
    Found 4-bit register for signal <suart_tx_bitcount>.
    Found 1-bit register for signal <suart_tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <suart_phase_accumulator_tx>.
    Found 1-bit register for signal <suart_uart_clk_txen>.
    Found 1-bit register for signal <suart_source_valid>.
    Found 1-bit register for signal <suart_rx_r>.
    Found 1-bit register for signal <suart_rx_busy>.
    Found 4-bit register for signal <suart_rx_bitcount>.
    Found 8-bit register for signal <suart_source_payload_data>.
    Found 8-bit register for signal <suart_rx_reg>.
    Found 32-bit register for signal <suart_phase_accumulator_rx>.
    Found 1-bit register for signal <suart_uart_clk_rxen>.
    Found 1-bit register for signal <suart_tx_pending>.
    Found 1-bit register for signal <suart_tx_old_trigger>.
    Found 1-bit register for signal <suart_rx_pending>.
    Found 1-bit register for signal <suart_rx_old_trigger>.
    Found 1-bit register for signal <suart_tx_fifo_readable>.
    Found 4-bit register for signal <suart_tx_fifo_produce>.
    Found 4-bit register for signal <suart_tx_fifo_consume>.
    Found 5-bit register for signal <suart_tx_fifo_level0>.
    Found 1-bit register for signal <suart_rx_fifo_readable>.
    Found 4-bit register for signal <suart_rx_fifo_produce>.
    Found 4-bit register for signal <suart_rx_fifo_consume>.
    Found 5-bit register for signal <suart_rx_fifo_level0>.
    Found 1-bit register for signal <spiflash_clk>.
    Found 4-bit register for signal <spiflash_dqi>.
    Found 2-bit register for signal <spiflash_i1>.
    Found 32-bit register for signal <spiflash_sr>.
    Found 1-bit register for signal <spiflash_dq_oe>.
    Found 1-bit register for signal <spiflash_cs_n>.
    Found 1-bit register for signal <spiflash_bus_ack>.
    Found 8-bit register for signal <spiflash_counter>.
    Found 26-bit register for signal <front_panel_count>.
    Found 1-bit register for signal <phase_sys>.
    Found 32-bit register for signal <dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <basesoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <basesoc_sdram_phaseinjector1_status>.
    Found 32-bit register for signal <basesoc_sdram_phaseinjector2_status>.
    Found 32-bit register for signal <basesoc_sdram_phaseinjector3_status>.
    Found 9-bit register for signal <basesoc_sdram_timer_count>.
    Found 14-bit register for signal <basesoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <basesoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <basesoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <basesoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <basesoc_sdram_generator_done>.
    Found 6-bit register for signal <basesoc_sdram_generator_counter>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine0_row_opened>.
    Found 14-bit register for signal <basesoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine0_twtpcon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine0_trccon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine0_trccon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine0_trascon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine0_trascon_ready>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine1_row_opened>.
    Found 14-bit register for signal <basesoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine1_twtpcon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine1_trccon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine1_trccon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine1_trascon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine1_trascon_ready>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine2_row_opened>.
    Found 14-bit register for signal <basesoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine2_twtpcon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine2_trccon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine2_trccon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine2_trascon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine2_trascon_ready>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine3_row_opened>.
    Found 14-bit register for signal <basesoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine3_twtpcon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine3_trccon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine3_trccon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine3_trascon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine3_trascon_ready>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine4_row_opened>.
    Found 14-bit register for signal <basesoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine4_twtpcon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine4_trccon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine4_trccon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine4_trascon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine4_trascon_ready>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine5_row_opened>.
    Found 14-bit register for signal <basesoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine5_twtpcon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine5_trccon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine5_trccon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine5_trascon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine5_trascon_ready>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine6_row_opened>.
    Found 14-bit register for signal <basesoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine6_twtpcon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine6_trccon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine6_trccon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine6_trascon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine6_trascon_ready>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine7_row_opened>.
    Found 14-bit register for signal <basesoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <basesoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine7_twtpcon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine7_trccon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine7_trccon_ready>.
    Found 2-bit register for signal <basesoc_sdram_bankmachine7_trascon_count>.
    Found 1-bit register for signal <basesoc_sdram_bankmachine7_trascon_ready>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 5-bit register for signal <basesoc_sdram_time0>.
    Found 4-bit register for signal <basesoc_sdram_time1>.
    Found 3-bit register for signal <basesoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <basesoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <basesoc_sdram_dfi_p0_bank>.
    Found 14-bit register for signal <basesoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p0_rddata_en>.
    Found 3-bit register for signal <basesoc_sdram_dfi_p1_bank>.
    Found 14-bit register for signal <basesoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <basesoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <basesoc_sdram_trrdcon_count>.
    Found 1-bit register for signal <basesoc_sdram_trrdcon_ready>.
    Found 3-bit register for signal <basesoc_sdram_tfawcon_window>.
    Found 1-bit register for signal <basesoc_sdram_tfawcon_ready>.
    Found 3-bit register for signal <basesoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <basesoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <basesoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <basesoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <basesoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <basesoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <basesoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <basesoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <basesoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <basesoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <basesoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <basesoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <basesoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <basesoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <new_master_wdata_ready0>.
    Found 1-bit register for signal <new_master_wdata_ready1>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 2-bit register for signal <basesoc_adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbone2native_state>.
    Found 1-bit register for signal <basesoc_grant>.
    Found 5-bit register for signal <basesoc_slave_sel_r>.
    Found 20-bit register for signal <basesoc_count>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <basesoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface1_bank_bus_dat_r>.
    Found 2-bit register for signal <front_panel_leds_storage_full>.
    Found 1-bit register for signal <basesoc_csrbankarray_sel_r>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface2_bank_bus_dat_r>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface3_bank_bus_dat_r>.
    Found 8-bit register for signal <opsis_i2c_master_storage_full>.
    Found 1-bit register for signal <opsis_i2c_fx2_reset_storage_full>.
    Found 8-bit register for signal <opsis_i2c_shift_reg_storage_full>.
    Found 2-bit register for signal <opsis_i2c_status_storage_full>.
    Found 7-bit register for signal <opsis_i2c_slave_addr_storage_full>.
    Found 1-bit register for signal <opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <opsisi2c_storage_full>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <basesoc_sdram_storage_full>.
    Found 6-bit register for signal <basesoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<13>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <basesoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <basesoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<13>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <basesoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 6-bit register for signal <basesoc_sdram_phaseinjector2_command_storage_full>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_address_storage_full<13>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_address_storage_full<12>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_address_storage_full<11>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_address_storage_full<10>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_address_storage_full<9>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_address_storage_full<8>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_address_storage_full<7>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_address_storage_full<6>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_address_storage_full<5>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_address_storage_full<4>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_address_storage_full<3>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_address_storage_full<2>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_address_storage_full<1>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_address_storage_full<0>>.
    Found 3-bit register for signal <basesoc_sdram_phaseinjector2_baddress_storage_full>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<31>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<30>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<29>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<28>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<27>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<26>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<25>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<24>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<23>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<22>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<21>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<20>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<19>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<18>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<17>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<16>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<15>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<14>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<13>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<12>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<11>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<10>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<9>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<8>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<7>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<6>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<5>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<4>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<3>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<2>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<1>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector2_wrdata_storage_full<0>>.
    Found 6-bit register for signal <basesoc_sdram_phaseinjector3_command_storage_full>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_address_storage_full<13>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_address_storage_full<12>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_address_storage_full<11>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_address_storage_full<10>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_address_storage_full<9>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_address_storage_full<8>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_address_storage_full<7>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_address_storage_full<6>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_address_storage_full<5>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_address_storage_full<4>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_address_storage_full<3>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_address_storage_full<2>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_address_storage_full<1>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_address_storage_full<0>>.
    Found 3-bit register for signal <basesoc_sdram_phaseinjector3_baddress_storage_full>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<31>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<30>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<29>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<28>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<27>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<26>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<25>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<24>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<23>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<22>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<21>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<20>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<19>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<18>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<17>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<16>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<15>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<14>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<13>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<12>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<11>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<10>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<9>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<8>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<7>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<6>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<5>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<4>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<3>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<2>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<1>>.
    Found 1-bit register for signal <basesoc_sdram_phaseinjector3_wrdata_storage_full<0>>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface5_bank_bus_dat_r>.
    Found 4-bit register for signal <spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface6_bank_bus_dat_r>.
    Found 1-bit register for signal <basesoc_load_storage_full<31>>.
    Found 1-bit register for signal <basesoc_load_storage_full<30>>.
    Found 1-bit register for signal <basesoc_load_storage_full<29>>.
    Found 1-bit register for signal <basesoc_load_storage_full<28>>.
    Found 1-bit register for signal <basesoc_load_storage_full<27>>.
    Found 1-bit register for signal <basesoc_load_storage_full<26>>.
    Found 1-bit register for signal <basesoc_load_storage_full<25>>.
    Found 1-bit register for signal <basesoc_load_storage_full<24>>.
    Found 1-bit register for signal <basesoc_load_storage_full<23>>.
    Found 1-bit register for signal <basesoc_load_storage_full<22>>.
    Found 1-bit register for signal <basesoc_load_storage_full<21>>.
    Found 1-bit register for signal <basesoc_load_storage_full<20>>.
    Found 1-bit register for signal <basesoc_load_storage_full<19>>.
    Found 1-bit register for signal <basesoc_load_storage_full<18>>.
    Found 1-bit register for signal <basesoc_load_storage_full<17>>.
    Found 1-bit register for signal <basesoc_load_storage_full<16>>.
    Found 1-bit register for signal <basesoc_load_storage_full<15>>.
    Found 1-bit register for signal <basesoc_load_storage_full<14>>.
    Found 1-bit register for signal <basesoc_load_storage_full<13>>.
    Found 1-bit register for signal <basesoc_load_storage_full<12>>.
    Found 1-bit register for signal <basesoc_load_storage_full<11>>.
    Found 1-bit register for signal <basesoc_load_storage_full<10>>.
    Found 1-bit register for signal <basesoc_load_storage_full<9>>.
    Found 1-bit register for signal <basesoc_load_storage_full<8>>.
    Found 1-bit register for signal <basesoc_load_storage_full<7>>.
    Found 1-bit register for signal <basesoc_load_storage_full<6>>.
    Found 1-bit register for signal <basesoc_load_storage_full<5>>.
    Found 1-bit register for signal <basesoc_load_storage_full<4>>.
    Found 1-bit register for signal <basesoc_load_storage_full<3>>.
    Found 1-bit register for signal <basesoc_load_storage_full<2>>.
    Found 1-bit register for signal <basesoc_load_storage_full<1>>.
    Found 1-bit register for signal <basesoc_load_storage_full<0>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<31>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<30>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<29>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<28>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<27>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<26>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<25>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<24>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<23>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<22>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<21>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<20>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<19>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<18>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<17>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<16>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<15>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<14>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<13>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<12>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<11>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<10>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<9>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<8>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<7>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<6>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<5>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<4>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<3>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<2>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<1>>.
    Found 1-bit register for signal <basesoc_reload_storage_full<0>>.
    Found 1-bit register for signal <basesoc_en_storage_full>.
    Found 1-bit register for signal <basesoc_eventmanager_storage_full>.
    Found 8-bit register for signal <basesoc_csrbankarray_interface7_bank_bus_dat_r>.
    Found 2-bit register for signal <suart_eventmanager_storage_full>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <phase_sel>.
    Found 1-bit register for signal <phase_sys2x>.
    Found 1-bit register for signal <wr_data_en_d>.
    Found 2-bit register for signal <rddata_valid>.
    Found 32-bit register for signal <rddata0>.
    Found 32-bit register for signal <rddata1>.
    Found 1-bit register for signal <half_rate_phy_phase_sys>.
    Found 1-bit register for signal <half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <half_rate_phy_rddata_sr>.
    Found 13-bit register for signal <memadr>.
    Found 3-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 9-bit register for signal <memadr_3>.
    Found 11-bit register for signal <crg_por>.
    Found finite state machine <FSM_0> for signal <opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <basesoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <basesoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 57                                             |
    | Inputs             | 14                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 19                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_1604_OUT> created at line 7543.
    Found 32-bit subtractor for signal <basesoc_value[31]_GND_1_o_sub_1633_OUT> created at line 7659.
    Found 5-bit subtractor for signal <suart_tx_fifo_level0[4]_GND_1_o_sub_1693_OUT> created at line 7832.
    Found 5-bit subtractor for signal <suart_rx_fifo_level0[4]_GND_1_o_sub_1702_OUT> created at line 7854.
    Found 26-bit subtractor for signal <front_panel_count[25]_GND_1_o_sub_1726_OUT> created at line 7901.
    Found 9-bit subtractor for signal <basesoc_sdram_timer_count[8]_GND_1_o_sub_1734_OUT> created at line 7932.
    Found 4-bit subtractor for signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1755_OUT> created at line 7990.
    Found 3-bit subtractor for signal <basesoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_1759_OUT> created at line 8013.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine0_trccon_count[1]_GND_1_o_sub_1763_OUT> created at line 8028.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine0_trascon_count[1]_GND_1_o_sub_1767_OUT> created at line 8043.
    Found 4-bit subtractor for signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1779_OUT> created at line 8070.
    Found 3-bit subtractor for signal <basesoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_1783_OUT> created at line 8093.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine1_trccon_count[1]_GND_1_o_sub_1787_OUT> created at line 8108.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine1_trascon_count[1]_GND_1_o_sub_1791_OUT> created at line 8123.
    Found 4-bit subtractor for signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1803_OUT> created at line 8150.
    Found 3-bit subtractor for signal <basesoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_1807_OUT> created at line 8173.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine2_trccon_count[1]_GND_1_o_sub_1811_OUT> created at line 8188.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine2_trascon_count[1]_GND_1_o_sub_1815_OUT> created at line 8203.
    Found 4-bit subtractor for signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1827_OUT> created at line 8230.
    Found 3-bit subtractor for signal <basesoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_1831_OUT> created at line 8253.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine3_trccon_count[1]_GND_1_o_sub_1835_OUT> created at line 8268.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine3_trascon_count[1]_GND_1_o_sub_1839_OUT> created at line 8283.
    Found 4-bit subtractor for signal <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1851_OUT> created at line 8310.
    Found 3-bit subtractor for signal <basesoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_1855_OUT> created at line 8333.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine4_trccon_count[1]_GND_1_o_sub_1859_OUT> created at line 8348.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine4_trascon_count[1]_GND_1_o_sub_1863_OUT> created at line 8363.
    Found 4-bit subtractor for signal <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1875_OUT> created at line 8390.
    Found 3-bit subtractor for signal <basesoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_1879_OUT> created at line 8413.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine5_trccon_count[1]_GND_1_o_sub_1883_OUT> created at line 8428.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine5_trascon_count[1]_GND_1_o_sub_1887_OUT> created at line 8443.
    Found 4-bit subtractor for signal <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1899_OUT> created at line 8470.
    Found 3-bit subtractor for signal <basesoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_1903_OUT> created at line 8493.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine6_trccon_count[1]_GND_1_o_sub_1907_OUT> created at line 8508.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine6_trascon_count[1]_GND_1_o_sub_1911_OUT> created at line 8523.
    Found 4-bit subtractor for signal <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1923_OUT> created at line 8550.
    Found 3-bit subtractor for signal <basesoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_1927_OUT> created at line 8573.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine7_trccon_count[1]_GND_1_o_sub_1931_OUT> created at line 8588.
    Found 2-bit subtractor for signal <basesoc_sdram_bankmachine7_trascon_count[1]_GND_1_o_sub_1935_OUT> created at line 8603.
    Found 5-bit subtractor for signal <basesoc_sdram_time0[4]_GND_1_o_sub_1939_OUT> created at line 8614.
    Found 4-bit subtractor for signal <basesoc_sdram_time1[3]_GND_1_o_sub_1942_OUT> created at line 8621.
    Found 3-bit subtractor for signal <basesoc_sdram_twtrcon_count[2]_GND_1_o_sub_2066_OUT> created at line 9175.
    Found 20-bit subtractor for signal <basesoc_count[19]_GND_1_o_sub_2131_OUT> created at line 9283.
    Found 2-bit adder for signal <n6102> created at line 5118.
    Found 2-bit adder for signal <basesoc_sdram_tfawcon_count> created at line 5118.
    Found 1-bit adder for signal <half_rate_phy_phase_sel_PWR_1_o_add_1609_OUT<0>> created at line 7554.
    Found 1-bit adder for signal <half_rate_phy_phase_half_PWR_1_o_add_1610_OUT<0>> created at line 7556.
    Found 32-bit adder for signal <basesoc_ctrl_bus_errors[31]_GND_1_o_add_1621_OUT> created at line 7624.
    Found 2-bit adder for signal <basesoc_counter[1]_GND_1_o_add_1628_OUT> created at line 7649.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_1637_OUT> created at line 7675.
    Found 4-bit adder for signal <n6116> created at line 7682.
    Found 4-bit adder for signal <opsis_i2c_counter[3]_GND_1_o_add_1644_OUT> created at line 7696.
    Found 4-bit adder for signal <suart_tx_bitcount[3]_GND_1_o_add_1658_OUT> created at line 7747.
    Found 33-bit adder for signal <n6122> created at line 7763.
    Found 4-bit adder for signal <suart_rx_bitcount[3]_GND_1_o_add_1670_OUT> created at line 7776.
    Found 33-bit adder for signal <n6126> created at line 7795.
    Found 4-bit adder for signal <suart_tx_fifo_produce[3]_GND_1_o_add_1686_OUT> created at line 7821.
    Found 4-bit adder for signal <suart_tx_fifo_consume[3]_GND_1_o_add_1688_OUT> created at line 7824.
    Found 5-bit adder for signal <suart_tx_fifo_level0[4]_GND_1_o_add_1690_OUT> created at line 7828.
    Found 4-bit adder for signal <suart_rx_fifo_produce[3]_GND_1_o_add_1695_OUT> created at line 7843.
    Found 4-bit adder for signal <suart_rx_fifo_consume[3]_GND_1_o_add_1697_OUT> created at line 7846.
    Found 5-bit adder for signal <suart_rx_fifo_level0[4]_GND_1_o_add_1699_OUT> created at line 7850.
    Found 2-bit adder for signal <spiflash_i1[1]_GND_1_o_add_1707_OUT> created at line 7866.
    Found 8-bit adder for signal <spiflash_counter[7]_GND_1_o_add_1720_OUT> created at line 7892.
    Found 6-bit adder for signal <basesoc_sdram_generator_counter[5]_GND_1_o_add_1742_OUT> created at line 7962.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1748_OUT> created at line 7979.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1750_OUT> created at line 7982.
    Found 4-bit adder for signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_1752_OUT> created at line 7986.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1772_OUT> created at line 8059.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1774_OUT> created at line 8062.
    Found 4-bit adder for signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_1776_OUT> created at line 8066.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1796_OUT> created at line 8139.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1798_OUT> created at line 8142.
    Found 4-bit adder for signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_1800_OUT> created at line 8146.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1820_OUT> created at line 8219.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1822_OUT> created at line 8222.
    Found 4-bit adder for signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_1824_OUT> created at line 8226.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1844_OUT> created at line 8299.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1846_OUT> created at line 8302.
    Found 4-bit adder for signal <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_1848_OUT> created at line 8306.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1868_OUT> created at line 8379.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1870_OUT> created at line 8382.
    Found 4-bit adder for signal <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_1872_OUT> created at line 8386.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1892_OUT> created at line 8459.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1894_OUT> created at line 8462.
    Found 4-bit adder for signal <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_1896_OUT> created at line 8466.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1916_OUT> created at line 8539.
    Found 3-bit adder for signal <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1918_OUT> created at line 8542.
    Found 4-bit adder for signal <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_1920_OUT> created at line 8546.
    Found 1-bit adder for signal <basesoc_sdram_trrdcon_count_GND_1_o_add_2060_OUT<0>> created at line 9136.
    Found 25-bit adder for signal <n6198> created at line 9186.
    Found 24-bit adder for signal <basesoc_sdram_bandwidth_nreads[23]_GND_1_o_add_2070_OUT> created at line 9195.
    Found 24-bit adder for signal <basesoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_2072_OUT> created at line 9198.
    Found 4-bit adder for signal <half_rate_phy_bitslip_cnt[3]_GND_1_o_add_2518_OUT> created at line 10381.
    Found 32-bit 4-to-1 multiplexer for signal <basesoc_interface0_wb_sdram_dat_r> created at line 5288.
    Found 1-bit 3-to-1 multiplexer for signal <basesoc_ack> created at line 5387.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 6104.
    Found 14-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 6133.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 6191.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 6220.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 6278.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 6307.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 6336.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 6365.
    Found 14-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 6394.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 6452.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 6481.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 6539.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 6568.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 6597.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 7058.
    Found 14-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 7075.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 7092.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 7109.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 7126.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 7143.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 7177.
    Found 14-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 7194.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 7211.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 7228.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 7245.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed20> created at line 7262.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed21> created at line 7279.
    Found 8-bit 12-to-1 multiplexer for signal <basesoc_csrbankarray_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_2133_OUT> created at line 9290.
    Found 8-bit 8-to-1 multiplexer for signal <basesoc_csrbankarray_interface3_bank_bus_adr[2]_GND_1_o_wide_mux_2140_OUT> created at line 9488.
    Found 8-bit 63-to-1 multiplexer for signal <basesoc_csrbankarray_interface4_bank_bus_adr[5]_GND_1_o_wide_mux_2148_OUT> created at line 9544.
    Found 8-bit 4-to-1 multiplexer for signal <basesoc_csrbankarray_interface5_bank_bus_adr[1]_GND_1_o_wide_mux_2159_OUT> created at line 9848.
    Found 8-bit 21-to-1 multiplexer for signal <basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2162_OUT> created at line 9870.
    Found 8-bit 7-to-1 multiplexer for signal <basesoc_csrbankarray_interface7_bank_bus_adr[2]_GND_1_o_wide_mux_2164_OUT> created at line 9960.
    Found 1-bit 8-to-1 multiplexer for signal <_n10130> created at line 7711.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 10632
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 10669
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 10669
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 10669
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 10669
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 11904
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 11907
    Found 7-bit comparator equal for signal <opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_15_o> created at line 2695
    Found 14-bit comparator equal for signal <basesoc_sdram_bankmachine0_row_hit> created at line 3654
    Found 14-bit comparator not equal for signal <n0485> created at line 3670
    Found 14-bit comparator equal for signal <basesoc_sdram_bankmachine1_row_hit> created at line 3816
    Found 14-bit comparator not equal for signal <n0577> created at line 3832
    Found 14-bit comparator equal for signal <basesoc_sdram_bankmachine2_row_hit> created at line 3978
    Found 14-bit comparator not equal for signal <n0664> created at line 3994
    Found 14-bit comparator equal for signal <basesoc_sdram_bankmachine3_row_hit> created at line 4140
    Found 14-bit comparator not equal for signal <n0751> created at line 4156
    Found 14-bit comparator equal for signal <basesoc_sdram_bankmachine4_row_hit> created at line 4302
    Found 14-bit comparator not equal for signal <n0838> created at line 4318
    Found 14-bit comparator equal for signal <basesoc_sdram_bankmachine5_row_hit> created at line 4464
    Found 14-bit comparator not equal for signal <n0925> created at line 4480
    Found 14-bit comparator equal for signal <basesoc_sdram_bankmachine6_row_hit> created at line 4626
    Found 14-bit comparator not equal for signal <n1012> created at line 4642
    Found 14-bit comparator equal for signal <basesoc_sdram_bankmachine7_row_hit> created at line 4788
    Found 14-bit comparator not equal for signal <n1099> created at line 4804
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine0_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_586_o> created at line 4999
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine0_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_587_o> created at line 4999
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine1_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_588_o> created at line 5000
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine1_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_589_o> created at line 5000
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine2_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_590_o> created at line 5001
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine2_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_591_o> created at line 5001
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine3_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_592_o> created at line 5002
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine3_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_593_o> created at line 5002
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine4_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_594_o> created at line 5003
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine4_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_595_o> created at line 5003
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine5_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_596_o> created at line 5004
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine5_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_597_o> created at line 5004
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine6_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_598_o> created at line 5005
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine6_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_599_o> created at line 5005
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine7_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_600_o> created at line 5006
    Found 1-bit comparator equal for signal <basesoc_sdram_bankmachine7_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_601_o> created at line 5006
    Found 23-bit comparator equal for signal <basesoc_tag_do_tag[22]_GND_1_o_equal_812_o> created at line 5323
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_1600_o> created at line 7533
    Found 1-bit comparator equal for signal <half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1609_o> created at line 7551
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_1637_o> created at line 7674
    Found 1-bit comparator equal for signal <phase_sys2x_phase_sys_equal_2517_o> created at line 10366
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_2580_o> created at line 10627
    WARNING:Xst:2404 -  FFs/Latches <basesoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <basesoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <basesoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <basesoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <basesoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <basesoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <basesoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <basesoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <basesoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <basesoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <basesoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <basesoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <basesoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  15 RAM(s).
	inferred  83 Adder/Subtractor(s).
	inferred 2212 D-type flip-flop(s).
	inferred  39 Comparator(s).
	inferred 1288 Multiplexer(s).
	inferred   7 Tristate(s).
	inferred  15 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_3_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_4_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_4_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_15> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_5_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_5_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_9_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_16> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_12_o_GND_12_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_17> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_17_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 21
 1024x32-bit dual-port RAM                             : 2
 16x10-bit dual-port RAM                               : 2
 256x21-bit dual-port RAM                              : 2
 32x32-bit dual-port RAM                               : 2
 512x128-bit dual-port RAM                             : 1
 512x24-bit dual-port RAM                              : 1
 8192x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 98
 1-bit adder                                           : 3
 11-bit subtractor                                     : 1
 2-bit adder                                           : 8
 2-bit subtractor                                      : 16
 20-bit subtractor                                     : 1
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 26-bit subtractor                                     : 1
 3-bit adder                                           : 16
 3-bit subtractor                                      : 9
 30-bit adder                                          : 2
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 9
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit subtractor                                      : 1
# Registers                                            : 539
 1-bit register                                        : 283
 10-bit register                                       : 4
 11-bit register                                       : 1
 13-bit register                                       : 1
 14-bit register                                       : 12
 15-bit register                                       : 3
 2-bit register                                        : 28
 20-bit register                                       : 1
 21-bit register                                       : 8
 23-bit register                                       : 1
 24-bit register                                       : 6
 25-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 40
 30-bit register                                       : 10
 32-bit register                                       : 44
 4-bit register                                        : 26
 5-bit register                                        : 8
 57-bit register                                       : 1
 6-bit register                                        : 8
 7-bit register                                        : 2
 8-bit register                                        : 48
 9-bit register                                        : 2
# Comparators                                          : 50
 1-bit comparator equal                                : 19
 11-bit comparator greater                             : 1
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
# Multiplexers                                         : 1436
 1-bit 2-to-1 multiplexer                              : 1194
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 41
 1-bit 8-to-1 multiplexer                              : 14
 10-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 10
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 20
 20-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 16
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 54
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 13
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 3
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 26
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 7
 1-bit tristate buffer                                 : 7
# FSMs                                                 : 18

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <front_panel_count>: 1 register on signal <front_panel_count>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <half_rate_phy_phase_half>: 1 register on signal <half_rate_phy_phase_half>.
The following registers are absorbed into counter <half_rate_phy_phase_sel>: 1 register on signal <half_rate_phy_phase_sel>.
The following registers are absorbed into counter <half_rate_phy_bitslip_cnt>: 1 register on signal <half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <spiflash_i1>: 1 register on signal <spiflash_i1>.
The following registers are absorbed into counter <basesoc_sdram_timer_count>: 1 register on signal <basesoc_sdram_timer_count>.
The following registers are absorbed into counter <basesoc_ctrl_bus_errors>: 1 register on signal <basesoc_ctrl_bus_errors>.
The following registers are absorbed into counter <basesoc_counter>: 1 register on signal <basesoc_counter>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <suart_rx_bitcount>: 1 register on signal <suart_rx_bitcount>.
The following registers are absorbed into counter <suart_tx_bitcount>: 1 register on signal <suart_tx_bitcount>.
The following registers are absorbed into counter <suart_tx_fifo_produce>: 1 register on signal <suart_tx_fifo_produce>.
The following registers are absorbed into counter <suart_tx_fifo_consume>: 1 register on signal <suart_tx_fifo_consume>.
The following registers are absorbed into counter <suart_tx_fifo_level0>: 1 register on signal <suart_tx_fifo_level0>.
The following registers are absorbed into counter <suart_rx_fifo_produce>: 1 register on signal <suart_rx_fifo_produce>.
The following registers are absorbed into counter <suart_rx_fifo_consume>: 1 register on signal <suart_rx_fifo_consume>.
The following registers are absorbed into counter <suart_rx_fifo_level0>: 1 register on signal <suart_rx_fifo_level0>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <basesoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine0_trascon_count>: 1 register on signal <basesoc_sdram_bankmachine0_trascon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <basesoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine1_trascon_count>: 1 register on signal <basesoc_sdram_bankmachine1_trascon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <basesoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine2_trascon_count>: 1 register on signal <basesoc_sdram_bankmachine2_trascon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <basesoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine3_trascon_count>: 1 register on signal <basesoc_sdram_bankmachine3_trascon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <basesoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine4_trascon_count>: 1 register on signal <basesoc_sdram_bankmachine4_trascon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <basesoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine5_trascon_count>: 1 register on signal <basesoc_sdram_bankmachine5_trascon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <basesoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine6_trascon_count>: 1 register on signal <basesoc_sdram_bankmachine6_trascon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine7_trascon_count>: 1 register on signal <basesoc_sdram_bankmachine7_trascon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <basesoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <basesoc_sdram_twtrcon_count>: 1 register on signal <basesoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <basesoc_sdram_bandwidth_nreads>: 1 register on signal <basesoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <basesoc_sdram_bandwidth_nwrites>: 1 register on signal <basesoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine0_trccon_count>: 1 register on signal <basesoc_sdram_bankmachine0_trccon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine1_trccon_count>: 1 register on signal <basesoc_sdram_bankmachine1_trccon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine2_trccon_count>: 1 register on signal <basesoc_sdram_bankmachine2_trccon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine3_trccon_count>: 1 register on signal <basesoc_sdram_bankmachine3_trccon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine4_trccon_count>: 1 register on signal <basesoc_sdram_bankmachine4_trccon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine5_trccon_count>: 1 register on signal <basesoc_sdram_bankmachine5_trccon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine6_trccon_count>: 1 register on signal <basesoc_sdram_bankmachine6_trccon_count>.
The following registers are absorbed into counter <basesoc_sdram_bankmachine7_trccon_count>: 1 register on signal <basesoc_sdram_bankmachine7_trccon_count>.
The following registers are absorbed into counter <basesoc_sdram_time0>: 1 register on signal <basesoc_sdram_time0>.
The following registers are absorbed into counter <basesoc_sdram_time1>: 1 register on signal <basesoc_sdram_time1>.
The following registers are absorbed into counter <basesoc_sdram_trrdcon_count>: 1 register on signal <basesoc_sdram_trrdcon_count>.
The following registers are absorbed into counter <basesoc_count>: 1 register on signal <basesoc_count>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:2>> |          |
    |     diA            | connected to signal <basesoc_data_port_dat_w> |          |
    |     doA            | connected to signal <basesoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <basesoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <basesoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <basesoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <basesoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45> |          |
    |     doA            | connected to signal <basesoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <suart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <suart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",basesoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <suart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:2>> |          |
    |     diA            | connected to signal <(basesoc_tag_di_dirty,"0000",rhs_array_muxed44<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <basesoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <suart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <suart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",suart_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <suart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",basesoc_port_cmd_payload_addr<23:10>,basesoc_port_cmd_payload_addr<6:0>,basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",basesoc_port_cmd_payload_addr<23:10>,basesoc_port_cmd_payload_addr<6:0>,basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",basesoc_port_cmd_payload_addr<23:10>,basesoc_port_cmd_payload_addr<6:0>,basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",basesoc_port_cmd_payload_addr<23:10>,basesoc_port_cmd_payload_addr<6:0>,basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",basesoc_port_cmd_payload_addr<23:10>,basesoc_port_cmd_payload_addr<6:0>,basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",basesoc_port_cmd_payload_addr<23:10>,basesoc_port_cmd_payload_addr<6:0>,basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",basesoc_port_cmd_payload_addr<23:10>,basesoc_port_cmd_payload_addr<6:0>,basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",basesoc_port_cmd_payload_addr<23:10>,basesoc_port_cmd_payload_addr<6:0>,basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <basesoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <basesoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 21
 1024x32-bit dual-port block RAM                       : 2
 16x10-bit dual-port distributed RAM                   : 2
 256x21-bit dual-port block RAM                        : 2
 32x32-bit dual-port distributed RAM                   : 2
 512x128-bit single-port block RAM                     : 1
 512x24-bit single-port block RAM                      : 1
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 18
 2-bit adder                                           : 4
 2-bit adder carry in                                  : 1
 25-bit adder                                          : 1
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 2
 6-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 77
 1-bit up counter                                      : 3
 11-bit down counter                                   : 1
 2-bit down counter                                    : 16
 2-bit up counter                                      : 2
 20-bit down counter                                   : 1
 24-bit up counter                                     : 2
 26-bit down counter                                   : 1
 3-bit down counter                                    : 9
 3-bit up counter                                      : 16
 32-bit up counter                                     : 2
 4-bit down counter                                    : 1
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
 9-bit down counter                                    : 1
# Registers                                            : 3064
 Flip-Flops                                            : 3064
# Comparators                                          : 50
 1-bit comparator equal                                : 19
 11-bit comparator greater                             : 1
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
# Multiplexers                                         : 1803
 1-bit 2-to-1 multiplexer                              : 1580
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 69
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 14
 10-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 8
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 10
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 42
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 11
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 22
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 18

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_cmd_payload_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <basesoc_interface_adr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <basesoc_adr_offset_r_1> 
INFO:Xst:2261 - The FF/Latch <basesoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <basesoc_adr_offset_r_0> 
INFO:Xst:2261 - The FF/Latch <rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <dfi_dfi_p1_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <dfi_dfi_p0_rddata_valid> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine2_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <bankmachine0_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <bankmachine1_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine5_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine3_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine4_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine6_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine7_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <basesoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <basesoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_15> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_16> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_17> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface1_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface1_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface1_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface1_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface1_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface1_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface5_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface5_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface5_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_csrbankarray_interface5_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <suart_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <suart_phase_accumulator_tx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <suart_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <suart_phase_accumulator_rx_1> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <half_rate_phy_record3_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <half_rate_phy_record3_wrdata_mask_1> <half_rate_phy_record3_wrdata_mask_2> <half_rate_phy_record3_wrdata_mask_3> <half_rate_phy_record2_wrdata_mask_0> <half_rate_phy_record2_wrdata_mask_1> <half_rate_phy_record2_wrdata_mask_2> <half_rate_phy_record2_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <basesoc_sdram_tfawcon_ready> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <basesoc_sdram_tfawcon_window_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <basesoc_sdram_tfawcon_window_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <basesoc_sdram_tfawcon_window_2> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <spiflash_clk> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <opsis_i2c_samp_count_0> <basesoc_sdram_bandwidth_counter_0> <spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <opsis_i2c_samp_count_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <basesoc_sdram_bandwidth_counter_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <opsis_i2c_samp_carry> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <basesoc_sdram_bandwidth_period> <spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 25.
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB basesoc_interface_adr_5 basesoc_interface_adr_2 basesoc_interface_adr_3 has(ve) been forward balanced into : _n119701_FRB.
	Register(s) basesoc_interface_adr_0 basesoc_interface_adr_4 basesoc_interface_adr_1 has(ve) been forward balanced into : basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB.
	Register(s) basesoc_interface_adr_1 basesoc_interface_adr_0 basesoc_interface_adr_2 has(ve) been forward balanced into : basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re11_FRB.
	Register(s) basesoc_interface_adr_12 basesoc_interface_adr_9 basesoc_interface_adr_13 basesoc_interface_adr_11 basesoc_interface_adr_10 has(ve) been forward balanced into : basesoc_csrbankarray_csrbank4_sel<13>1_FRB.
	Register(s) basesoc_interface_adr_3 basesoc_interface_adr_4 basesoc_interface_adr_0 has(ve) been forward balanced into : _n1199111_FRB.
	Register(s) basesoc_interface_adr_5 basesoc_interface_adr_1 basesoc_interface_adr_2 _n1199111_FRB has(ve) been forward balanced into : _n120091_FRB.
	Register(s) basesoc_interface_adr_5 basesoc_interface_adr_3 basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re11_FRB basesoc_interface_adr_4 has(ve) been forward balanced into : _n120481_FRB.
	Register(s) half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : half_rate_phy_drive_dq_n1_BRB0.
	Register(s) half_rate_phy_phase_sel has(ve) been backward balanced into : half_rate_phy_phase_sel_BRB0 half_rate_phy_phase_sel_BRB1.
	Register(s) half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : half_rate_phy_rddata_sr_1_BRB0 half_rate_phy_rddata_sr_1_BRB1 half_rate_phy_rddata_sr_1_BRB2 half_rate_phy_rddata_sr_1_BRB3 half_rate_phy_rddata_sr_1_BRB4 half_rate_phy_rddata_sr_1_BRB5.
	Register(s) half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : half_rate_phy_rddata_sr_2_BRB0 half_rate_phy_rddata_sr_2_BRB1 half_rate_phy_rddata_sr_2_BRB2 half_rate_phy_rddata_sr_2_BRB3 half_rate_phy_rddata_sr_2_BRB5 half_rate_phy_rddata_sr_2_BRB6 half_rate_phy_rddata_sr_2_BRB7 half_rate_phy_rddata_sr_2_BRB8 half_rate_phy_rddata_sr_2_BRB10 half_rate_phy_rddata_sr_2_BRB11 half_rate_phy_rddata_sr_2_BRB12.
	Register(s) half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : half_rate_phy_rddata_sr_3_BRB0 half_rate_phy_rddata_sr_3_BRB1 half_rate_phy_rddata_sr_3_BRB2 half_rate_phy_rddata_sr_3_BRB3 half_rate_phy_rddata_sr_3_BRB4 half_rate_phy_rddata_sr_3_BRB5 half_rate_phy_rddata_sr_3_BRB6 half_rate_phy_rddata_sr_3_BRB7 half_rate_phy_rddata_sr_3_BRB8 half_rate_phy_rddata_sr_3_BRB9 half_rate_phy_rddata_sr_3_BRB11 half_rate_phy_rddata_sr_3_BRB12 half_rate_phy_rddata_sr_3_BRB13 half_rate_phy_rddata_sr_3_BRB14.
	Register(s) half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : half_rate_phy_rddata_sr_4_BRB0 half_rate_phy_rddata_sr_4_BRB1 half_rate_phy_rddata_sr_4_BRB2 half_rate_phy_rddata_sr_4_BRB3 half_rate_phy_rddata_sr_4_BRB4 half_rate_phy_rddata_sr_4_BRB5 half_rate_phy_rddata_sr_4_BRB6 half_rate_phy_rddata_sr_4_BRB7 half_rate_phy_rddata_sr_4_BRB8 half_rate_phy_rddata_sr_4_BRB9 half_rate_phy_rddata_sr_4_BRB11 half_rate_phy_rddata_sr_4_BRB12 half_rate_phy_rddata_sr_4_BRB13 half_rate_phy_rddata_sr_4_BRB14.
	Register(s) half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : half_rate_phy_rddata_sr_5_BRB0 half_rate_phy_rddata_sr_5_BRB1 half_rate_phy_rddata_sr_5_BRB2 half_rate_phy_rddata_sr_5_BRB3 half_rate_phy_rddata_sr_5_BRB4 half_rate_phy_rddata_sr_5_BRB5 half_rate_phy_rddata_sr_5_BRB6 half_rate_phy_rddata_sr_5_BRB7 half_rate_phy_rddata_sr_5_BRB8 half_rate_phy_rddata_sr_5_BRB9 half_rate_phy_rddata_sr_5_BRB11 half_rate_phy_rddata_sr_5_BRB12 half_rate_phy_rddata_sr_5_BRB13 half_rate_phy_rddata_sr_5_BRB14.
	Register(s) half_rate_phy_record0_cas_n has(ve) been backward balanced into : half_rate_phy_record0_cas_n_BRB0 half_rate_phy_record0_cas_n_BRB1 half_rate_phy_record0_cas_n_BRB2 half_rate_phy_record0_cas_n_BRB3 half_rate_phy_record0_cas_n_BRB4.
	Register(s) half_rate_phy_record0_cke has(ve) been backward balanced into : half_rate_phy_record0_cke_BRB0 .
	Register(s) half_rate_phy_record0_odt has(ve) been backward balanced into : half_rate_phy_record0_odt_BRB0 .
	Register(s) half_rate_phy_record0_ras_n has(ve) been backward balanced into : half_rate_phy_record0_ras_n_BRB2 half_rate_phy_record0_ras_n_BRB3 .
	Register(s) half_rate_phy_record0_reset_n has(ve) been backward balanced into : half_rate_phy_record0_reset_n_BRB0 half_rate_phy_record0_reset_n_BRB1.
	Register(s) half_rate_phy_record0_we_n has(ve) been backward balanced into : half_rate_phy_record0_we_n_BRB2 half_rate_phy_record0_we_n_BRB3 .
	Register(s) half_rate_phy_record1_cas_n has(ve) been backward balanced into : half_rate_phy_record1_cas_n_BRB1 half_rate_phy_record1_cas_n_BRB2 half_rate_phy_record1_cas_n_BRB3 half_rate_phy_record1_cas_n_BRB4.
	Register(s) half_rate_phy_record1_ras_n has(ve) been backward balanced into : half_rate_phy_record1_ras_n_BRB2 half_rate_phy_record1_ras_n_BRB3 .
	Register(s) half_rate_phy_record1_we_n has(ve) been backward balanced into : half_rate_phy_record1_we_n_BRB2 half_rate_phy_record1_we_n_BRB3 .
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB1 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB5 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12 new_master_rdata_valid0_BRB13 new_master_rdata_valid0_BRB14 new_master_rdata_valid0_BRB15 new_master_rdata_valid0_BRB16 new_master_rdata_valid0_BRB17 new_master_rdata_valid0_BRB18 new_master_rdata_valid0_BRB19 new_master_rdata_valid0_BRB20 new_master_rdata_valid0_BRB21 new_master_rdata_valid0_BRB22 new_master_rdata_valid0_BRB23 new_master_rdata_valid0_BRB24 new_master_rdata_valid0_BRB25 new_master_rdata_valid0_BRB26 new_master_rdata_valid0_BRB27 new_master_rdata_valid0_BRB28 new_master_rdata_valid0_BRB29 new_master_rdata_valid0_BRB30 new_master_rdata_valid0_BRB31
new_master_rdata_valid0_BRB32 new_master_rdata_valid0_BRB33 new_master_rdata_valid0_BRB34 new_master_rdata_valid0_BRB35 new_master_rdata_valid0_BRB36 new_master_rdata_valid0_BRB37 new_master_rdata_valid0_BRB38 new_master_rdata_valid0_BRB39 new_master_rdata_valid0_BRB40 new_master_rdata_valid0_BRB41 new_master_rdata_valid0_BRB42 new_master_rdata_valid0_BRB43 new_master_rdata_valid0_BRB44 new_master_rdata_valid0_BRB45 new_master_rdata_valid0_BRB46 new_master_rdata_valid0_BRB47 new_master_rdata_valid0_BRB48.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB1 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13 new_master_rdata_valid1_BRB14 new_master_rdata_valid1_BRB15 new_master_rdata_valid1_BRB16 new_master_rdata_valid1_BRB17 new_master_rdata_valid1_BRB18 new_master_rdata_valid1_BRB19 new_master_rdata_valid1_BRB20 new_master_rdata_valid1_BRB21 new_master_rdata_valid1_BRB22 new_master_rdata_valid1_BRB23 new_master_rdata_valid1_BRB24 new_master_rdata_valid1_BRB25 new_master_rdata_valid1_BRB26 new_master_rdata_valid1_BRB27 new_master_rdata_valid1_BRB28 new_master_rdata_valid1_BRB29 new_master_rdata_valid1_BRB30 new_master_rdata_valid1_BRB31
new_master_rdata_valid1_BRB32 new_master_rdata_valid1_BRB33 new_master_rdata_valid1_BRB34 new_master_rdata_valid1_BRB35 new_master_rdata_valid1_BRB36 new_master_rdata_valid1_BRB37 new_master_rdata_valid1_BRB38 new_master_rdata_valid1_BRB39 new_master_rdata_valid1_BRB40 new_master_rdata_valid1_BRB41 new_master_rdata_valid1_BRB42 new_master_rdata_valid1_BRB43 new_master_rdata_valid1_BRB44 new_master_rdata_valid1_BRB45 new_master_rdata_valid1_BRB46 new_master_rdata_valid1_BRB47 new_master_rdata_valid1_BRB48 new_master_rdata_valid1_BRB49.
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB1 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB3 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13 new_master_rdata_valid2_BRB14 new_master_rdata_valid2_BRB15 new_master_rdata_valid2_BRB16 new_master_rdata_valid2_BRB17 new_master_rdata_valid2_BRB18 new_master_rdata_valid2_BRB19 new_master_rdata_valid2_BRB20 new_master_rdata_valid2_BRB21 new_master_rdata_valid2_BRB22 new_master_rdata_valid2_BRB23 new_master_rdata_valid2_BRB24 new_master_rdata_valid2_BRB25 new_master_rdata_valid2_BRB26 new_master_rdata_valid2_BRB27 new_master_rdata_valid2_BRB28 new_master_rdata_valid2_BRB29.
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB5.
	Register(s) new_master_wdata_ready0 has(ve) been backward balanced into : new_master_wdata_ready0_BRB0 new_master_wdata_ready0_BRB1 new_master_wdata_ready0_BRB2 new_master_wdata_ready0_BRB3 new_master_wdata_ready0_BRB4 new_master_wdata_ready0_BRB5.
Unit <top> processed.
FlipFlop basesoc_csrbankarray_csrbank4_sel<13>1_FRB has been replicated 2 time(s)
FlipFlop basesoc_interface_adr_1 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_2 has been replicated 1 time(s)
FlipFlop basesoc_interface_adr_5 has been replicated 1 time(s)
FlipFlop basesoc_interface_we has been replicated 3 time(s)
FlipFlop basesoc_sdram_storage_full_0 has been replicated 5 time(s)
FlipFlop phase_sel has been replicated 5 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 4-bit shift register for signal <half_rate_phy_r_drive_dq_4>.
	Found 6-bit shift register for signal <half_rate_phy_r_dfi_wrdata_en_5>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB1>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB4>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB10>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB12>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB14>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB1>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB17>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB19>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB2>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB20>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB22>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB3>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB25>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB26>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB27>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB28>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB29>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB11>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB12>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB5>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB30>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB31>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB32>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB33>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB34>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB6>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB35>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB36>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB37>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB38>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB39>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB7>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB40>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB41>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB42>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB43>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB44>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB8>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB45>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB46>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB47>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB48>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB49>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB4>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB9>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB13>.
	Found 3-bit shift register for signal <half_rate_phy_rddata_sr_3_BRB14>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3375
 Flip-Flops                                            : 3375
# Shift Registers                                      : 64
 2-bit shift register                                  : 24
 3-bit shift register                                  : 28
 4-bit shift register                                  : 7
 5-bit shift register                                  : 4
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5703
#      GND                         : 1
#      INV                         : 139
#      LUT1                        : 148
#      LUT2                        : 490
#      LUT3                        : 585
#      LUT4                        : 437
#      LUT5                        : 985
#      LUT6                        : 1770
#      MUXCY                       : 565
#      MUXF7                       : 85
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 465
# FlipFlops/Latches                : 3450
#      FD                          : 122
#      FDE                         : 167
#      FDP                         : 8
#      FDPE                        : 2
#      FDR                         : 898
#      FDRE                        : 2102
#      FDS                         : 46
#      FDSE                        : 100
#      ODDR2                       : 5
# RAMS                             : 299
#      RAM16X1D                    : 192
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 41
#      RAMB8BWER                   : 2
# Shift Registers                  : 64
#      SRLC16E                     : 64
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 62
#      BUFIO2                      : 1
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 22
#      OBUF                        : 31
#      OBUFDS                      : 1
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3450  out of  54576     6%  
 Number of Slice LUTs:                 5130  out of  27288    18%  
    Number used as Logic:              4554  out of  27288    16%  
    Number used as Memory:              576  out of   6408     8%  
       Number used as RAM:              512
       Number used as SRL:               64

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6487
   Number with an unused Flip Flop:    3037  out of   6487    46%  
   Number with an unused LUT:          1357  out of   6487    20%  
   Number of fully used LUT-FF pairs:  2093  out of   6487    32%  
   Number of unique control sets:       182

IO Utilization: 
 Number of IOs:                          64
 Number of bonded IOBs:                  64  out of    296    21%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               42  out of    116    36%  
    Number using Block RAM only:         42
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of DSP48A1s:                      3  out of     58     5%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 3539  |
clk100                             | PLL_ADV:CLKOUT2        | 95    |
clk100                             | PLL_ADV:CLKOUT4        | 181   |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.678ns (Maximum Frequency: 130.242MHz)
   Minimum input arrival time before clock: 4.306ns
   Maximum output required time after clock: 4.963ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 7.678ns (frequency: 130.242MHz)
  Total number of paths / destination ports: 2611681 / 12681
-------------------------------------------------------------------------
Delay:               1.919ns (Levels of Logic = 1)
  Source:            half_rate_phy_r_dfi_wrdata_en_5 (FF)
  Destination:       ODDR2_2 (FF)
  Source Clock:      clk100 rising 2.0X +230
  Destination Clock: clk100 falling 2.0X +230

  Data Path: half_rate_phy_r_dfi_wrdata_en_5 to ODDR2_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  half_rate_phy_r_dfi_wrdata_en_5 (half_rate_phy_r_dfi_wrdata_en_5)
     INV:I->O              2   0.206   0.616  half_rate_phy_dqs_t_d11_INV_0 (half_rate_phy_dqs_t_d1)
     ODDR2:D1                  0.000          ODDR2_2
    ----------------------------------------
    Total                      1.919ns (0.653ns logic, 1.267ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 544 / 193
-------------------------------------------------------------------------
Offset:              4.306ns (Levels of Logic = 2)
  Source:            pwrsw (PAD)
  Destination:       front_panel_count_1 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: pwrsw to front_panel_count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.354  pwrsw_IBUF (front_panel_switches_inv)
     LUT2:I0->O           26   0.203   1.206  _n11003_inv1 (_n11003_inv)
     FDRE:CE                   0.322          front_panel_count_1
    ----------------------------------------
    Total                      4.306ns (1.747ns logic, 2.559ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.831ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.580  crg_periph_dcm_clkgen (crg_dcm_base50_locked)
     LUT2:I1->O            2   0.205   0.616  xilinxasyncresetsynchronizerimpl31 (xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.831ns (0.635ns logic, 1.196ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 224 / 191
-------------------------------------------------------------------------
Offset:              4.963ns (Levels of Logic = 2)
  Source:            spiflash_bitbang_en_storage_full (FF)
  Destination:       spiflash4x_dq<3> (PAD)
  Source Clock:      clk100 rising 0.5X

  Data Path: spiflash_bitbang_en_storage_full to spiflash4x_dq<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.058  spiflash_bitbang_en_storage_full (spiflash_bitbang_en_storage_full)
     LUT3:I0->O            4   0.205   0.683  spiflash_oe_inv1 (spiflash_oe_inv)
     IOBUF:T->IO               2.571          spiflash4x_dq_3_IOBUF (spiflash4x_dq<3>)
    ----------------------------------------
    Total                      4.963ns (3.223ns logic, 1.740ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 124 / 108
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.234|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   13.716|         |    1.919|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 73.00 secs
Total CPU time to Xst completion: 71.80 secs
 
--> 


Total memory usage is 499452 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  589 (   0 filtered)
Number of infos    :   63 (   0 filtered)

