#include "STM32_F103_C6_RCC.h"

//Set and cleared by software to control the division factor of the APB Low speed clock (PCLK1).
/*
/0xx: HCLK not divided
100: HCLK divided by 2
101: HCLK divided by 4
110: HCLK divided by 8
111: HCLK divided by 16
*/

const uint8_t APB_Prescaler_table[8] = {0,0,0,0,1,2,3,4};
uint32_t MCAL_RCC_GetSysCLK_Freq(void);
uint32_t MCAL_RCC_GetHCLK_Freq(void);
uint32_t MCAL_RCC_GetPCLK1_Freq(void)
{
	MCAL_RCC_GetHCLK_Freq() >>
}
uint32_t MCAL_RCC_GetPCLK2_Freq(void);
