// Seed: 4058296321
module module_0 #(
    parameter id_6 = 32'd66,
    parameter id_9 = 32'd38
) (
    input wire id_0,
    output uwire id_1,
    output supply1 id_2
    , id_12,
    input wand id_3,
    output wor id_4,
    output supply1 id_5,
    input wand _id_6,
    output supply1 id_7,
    input uwire id_8,
    input wor _id_9,
    output wor id_10
);
  integer [id_9 : id_6] id_13;
endmodule
module module_1 #(
    parameter id_0  = 32'd95,
    parameter id_14 = 32'd98,
    parameter id_4  = 32'd60
) (
    input tri _id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire _id_4,
    output tri id_5,
    input tri id_6,
    input tri0 id_7,
    input wire id_8,
    input wire id_9,
    output tri1 id_10,
    output tri1 id_11
);
  wire [-1 : 1 'b0] id_13;
  parameter id_14 = -1'h0;
  wire id_15;
  logic [id_4 : id_14  >  id_0] id_16;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_5,
      id_9,
      id_5,
      id_1,
      id_14,
      id_5,
      id_3,
      id_14,
      id_11
  );
  assign id_10 = id_0 == 1;
  assign id_1  = 1;
  logic [id_4 : -1] id_17;
endmodule
