\hypertarget{group___r_c_c___l_l___e_c___p_l_l_r___d_i_v}{}\doxysection{PLL division factor (PLLR)}
\label{group___r_c_c___l_l___e_c___p_l_l_r___d_i_v}\index{PLL division factor (PLLR)@{PLL division factor (PLLR)}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___p_l_l_r___d_i_v_gac27e19980121da34c0eedd414bd22124}{LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+2}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___p_l_l_r___d_i_v_gaff60dae6a7b530aa26b8712d22f002f5}{LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___p_l_l_r___d_i_v_ga58c29e7d62eeb6c59a42771b5ee921f4}{LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+6}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_l___e_c___p_l_l_r___d_i_v_ga9d01c19cdf626ae6055fada37a65d079}{LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+8}}~(RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___l_l___e_c___p_l_l_r___d_i_v_gac27e19980121da34c0eedd414bd22124}\label{group___r_c_c___l_l___e_c___p_l_l_r___d_i_v_gac27e19980121da34c0eedd414bd22124}} 
\index{PLL division factor (PLLR)@{PLL division factor (PLLR)}!LL\_RCC\_PLLR\_DIV\_2@{LL\_RCC\_PLLR\_DIV\_2}}
\index{LL\_RCC\_PLLR\_DIV\_2@{LL\_RCC\_PLLR\_DIV\_2}!PLL division factor (PLLR)@{PLL division factor (PLLR)}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_PLLR\_DIV\_2}{LL\_RCC\_PLLR\_DIV\_2}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+2~0x00000000U}

Main PLL division factor for PLLCLK (system clock) by 2 \mbox{\Hypertarget{group___r_c_c___l_l___e_c___p_l_l_r___d_i_v_gaff60dae6a7b530aa26b8712d22f002f5}\label{group___r_c_c___l_l___e_c___p_l_l_r___d_i_v_gaff60dae6a7b530aa26b8712d22f002f5}} 
\index{PLL division factor (PLLR)@{PLL division factor (PLLR)}!LL\_RCC\_PLLR\_DIV\_4@{LL\_RCC\_PLLR\_DIV\_4}}
\index{LL\_RCC\_PLLR\_DIV\_4@{LL\_RCC\_PLLR\_DIV\_4}!PLL division factor (PLLR)@{PLL division factor (PLLR)}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_PLLR\_DIV\_4}{LL\_RCC\_PLLR\_DIV\_4}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+4~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}})}

Main PLL division factor for PLLCLK (system clock) by 4 \mbox{\Hypertarget{group___r_c_c___l_l___e_c___p_l_l_r___d_i_v_ga58c29e7d62eeb6c59a42771b5ee921f4}\label{group___r_c_c___l_l___e_c___p_l_l_r___d_i_v_ga58c29e7d62eeb6c59a42771b5ee921f4}} 
\index{PLL division factor (PLLR)@{PLL division factor (PLLR)}!LL\_RCC\_PLLR\_DIV\_6@{LL\_RCC\_PLLR\_DIV\_6}}
\index{LL\_RCC\_PLLR\_DIV\_6@{LL\_RCC\_PLLR\_DIV\_6}!PLL division factor (PLLR)@{PLL division factor (PLLR)}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_PLLR\_DIV\_6}{LL\_RCC\_PLLR\_DIV\_6}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+6~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}})}

Main PLL division factor for PLLCLK (system clock) by 6 \mbox{\Hypertarget{group___r_c_c___l_l___e_c___p_l_l_r___d_i_v_ga9d01c19cdf626ae6055fada37a65d079}\label{group___r_c_c___l_l___e_c___p_l_l_r___d_i_v_ga9d01c19cdf626ae6055fada37a65d079}} 
\index{PLL division factor (PLLR)@{PLL division factor (PLLR)}!LL\_RCC\_PLLR\_DIV\_8@{LL\_RCC\_PLLR\_DIV\_8}}
\index{LL\_RCC\_PLLR\_DIV\_8@{LL\_RCC\_PLLR\_DIV\_8}!PLL division factor (PLLR)@{PLL division factor (PLLR)}}
\doxysubsubsection{\texorpdfstring{LL\_RCC\_PLLR\_DIV\_8}{LL\_RCC\_PLLR\_DIV\_8}}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+PLLR\+\_\+\+DIV\+\_\+8~(RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR)}

Main PLL division factor for PLLCLK (system clock) by 8 