<dec f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.h' l='321' type='bool llvm::SystemZInstrInfo::isRxSBGMask(uint64_t Mask, unsigned int BitSize, unsigned int &amp; Start, unsigned int &amp; End) const'/>
<doc f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.h' l='318'>// Return true if ROTATE AND ... SELECTED BITS can be used to select bits
  // Mask of the R2 operand, given that only the low BitSize bits of Mask are
  // significant.  Set Start and End to the I3 and I4 operands if so.</doc>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelDAGToDAG.cpp' l='761' u='c' c='_ZNK12_GLOBAL__N_119SystemZDAGToDAGISel15refineRxSBGMaskERNS_13RxSBGOperandsEm'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='753' u='c' c='_ZN4llvm25SystemZVectorConstantInfo21isVectorConstantLegalERKNS_16SystemZSubtargetE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='956' u='c' c='_ZNK4llvm16SystemZInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERN690392'/>
<def f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='1685' ll='1712' type='bool llvm::SystemZInstrInfo::isRxSBGMask(uint64_t Mask, unsigned int BitSize, unsigned int &amp; Start, unsigned int &amp; End) const'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetTransformInfo.cpp' l='154' u='c' c='_ZN4llvm14SystemZTTIImpl17getIntImmCostInstEjjRKNS_5APIntEPNS_4TypeENS_19TargetTransformInfo14TargetCostKindEPNS_11InstructionE'/>
