// Seed: 187636691
module module_0 (
    output tri0 module_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    output tri0 id_4,
    input wire id_5,
    output supply0 id_6,
    input tri id_7,
    input wand id_8,
    input tri0 id_9,
    input tri1 id_10,
    output wor id_11,
    input tri0 id_12
);
  logic id_14;
  wire  id_15;
  assign module_1.id_1 = 0;
  logic [-1 : -1] id_16;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd65
) (
    output tri _id_0,
    input wor id_1,
    output supply1 id_2
);
  logic [id_0 : -1 'b0] id_4;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1
  );
endmodule
