{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729222637075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729222637075 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 11:37:16 2024 " "Processing started: Fri Oct 18 11:37:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729222637075 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222637075 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX17_Mem_Eeprom -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EX17_Mem_Eeprom -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222637076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729222637694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729222637694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729222646884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222646884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 segdisplay " "Found entity 1: segdisplay" {  } { { "seg.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729222646885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222646885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA i2c.v(4) " "Verilog HDL Declaration information at i2c.v(4): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "i2c.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/i2c.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729222646887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA i2c.v(7) " "Verilog HDL Declaration information at i2c.v(7): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "i2c.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/i2c.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729222646887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/i2c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729222646889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222646889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_req WR_REQ eeprom.v(4) " "Verilog HDL Declaration information at eeprom.v(4): object \"wr_req\" differs only in case from object \"WR_REQ\" in the same scope" {  } { { "eeprom.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/eeprom.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729222646892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_req RD_REQ eeprom.v(5) " "Verilog HDL Declaration information at eeprom.v(5): object \"rd_req\" differs only in case from object \"RD_REQ\" in the same scope" {  } { { "eeprom.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/eeprom.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729222646892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done eeprom.v(33) " "Verilog HDL Declaration information at eeprom.v(33): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "eeprom.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/eeprom.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729222646892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eeprom.v 1 1 " "Found 1 design units, including 1 entities, in source file eeprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 eeprom " "Found entity 1: eeprom" {  } { { "eeprom.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/eeprom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729222646893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222646893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729222646951 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_data top.v(20) " "Verilog HDL Always Construct warning at top.v(20): inferring latch(es) for variable \"wr_data\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729222646952 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[0\] top.v(20) " "Inferred latch for \"wr_data\[0\]\" at top.v(20)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222646952 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[1\] top.v(20) " "Inferred latch for \"wr_data\[1\]\" at top.v(20)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222646952 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[2\] top.v(20) " "Inferred latch for \"wr_data\[2\]\" at top.v(20)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222646952 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[3\] top.v(20) " "Inferred latch for \"wr_data\[3\]\" at top.v(20)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222646952 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[4\] top.v(20) " "Inferred latch for \"wr_data\[4\]\" at top.v(20)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222646952 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[5\] top.v(20) " "Inferred latch for \"wr_data\[5\]\" at top.v(20)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222646952 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[6\] top.v(20) " "Inferred latch for \"wr_data\[6\]\" at top.v(20)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222646952 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_data\[7\] top.v(20) " "Inferred latch for \"wr_data\[7\]\" at top.v(20)" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222646952 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eeprom eeprom:inst_eeprom " "Elaborating entity \"eeprom\" for hierarchy \"eeprom:inst_eeprom\"" {  } { { "top.v" "inst_eeprom" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729222646953 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "eeprom.v(222) " "Verilog HDL Case Statement information at eeprom.v(222): all case item expressions in this case statement are onehot" {  } { { "eeprom.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/eeprom.v" 222 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729222646954 "|top|eeprom:inst_eeprom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c eeprom:inst_eeprom\|i2c:inst_i2c " "Elaborating entity \"i2c\" for hierarchy \"eeprom:inst_eeprom\|i2c:inst_i2c\"" {  } { { "eeprom.v" "inst_i2c" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/eeprom.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729222646955 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c.v(261) " "Verilog HDL Case Statement information at i2c.v(261): all case item expressions in this case statement are onehot" {  } { { "i2c.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/i2c.v" 261 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729222646956 "|top|eeprom:inst_eeprom|i2c:inst_i2c"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c.v(306) " "Verilog HDL Case Statement information at i2c.v(306): all case item expressions in this case statement are onehot" {  } { { "i2c.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/i2c.v" 306 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729222646956 "|top|eeprom:inst_eeprom|i2c:inst_i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segdisplay segdisplay:inst_segdisplay " "Elaborating entity \"segdisplay\" for hierarchy \"segdisplay:inst_segdisplay\"" {  } { { "top.v" "inst_segdisplay" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729222646956 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729222647514 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "seg.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/seg.v" 141 -1 0 } } { "seg.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/seg.v" 77 -1 0 } } { "i2c.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/i2c.v" 11 -1 0 } } { "i2c.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/i2c.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729222647546 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729222647546 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_number\[7\] VCC " "Pin \"seg_number\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729222647631 "|top|seg_number[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729222647631 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729222647713 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/output_files/top.map.smsg " "Generated suppressed messages file E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222648200 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729222648362 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729222648362 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729222648442 "|top|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729222648442 "|top|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "top.v" "" { Text "E:/Work/\[023\] LQ Contest/Contest Learning Kits/Documents/CT137A/Example/EX17_Mem_Eeprom/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1729222648442 "|top|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1729222648442 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729222648442 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729222648442 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1729222648442 ""} { "Info" "ICUT_CUT_TM_LCELLS" "205 " "Implemented 205 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729222648442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729222648442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729222648514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 11:37:28 2024 " "Processing ended: Fri Oct 18 11:37:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729222648514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729222648514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729222648514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729222648514 ""}
