# Mon Oct  8 09:41:32 2018


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta6
Install: C:\Gowin\1.8\SynplifyPro
OS: Windows 6.2

Hostname: BEACONDEV3

Implementation : rev_1
Synopsys Generic Technology Mapper, Version mapgw, Build 1086R, Built May 17 2018 10:22:59


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.84ns		  18 /        14




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 190MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 118MB peak: 190MB)

Writing Analyst data base C:\Gowin\gowin-blink\impl\temp\gao\ao_control\rev_1\synwork\ao_control_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 187MB peak: 190MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 188MB peak: 190MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 187MB peak: 190MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 188MB peak: 190MB)

@W: MT420 |Found inferred clock gw_con_top|tck_i with period 3.09ns. Please declare a user-defined clock on port tck_i.


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct  8 09:41:35 2018
#


Top view:               gw_con_top
Requested Frequency:    323.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.094

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
gw_con_top|tck_i     323.1 MHz     137.3 MHz     3.095         7.282         -2.094     inferred     Autoconstr_clkgroup_0
System               100.0 MHz     NA            10.000        NA            NA         system       system_clkgroup      
==========================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                              |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------
gw_con_top|tck_i  gw_con_top|tck_i  |  3.095       0.475  |  3.095       1.574  |  No paths    -      |  1.548       -2.094
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: gw_con_top|tck_i
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                      Arrival           
Instance                       Reference            Type      Pin     Net                    Time        Slack 
                               Clock                                                                           
---------------------------------------------------------------------------------------------------------------
enable_reg[1]                  gw_con_top|tck_i     DFFNC     Q       enable_reg[1]          0.367       -2.094
enable_reg[0]                  gw_con_top|tck_i     DFFNC     Q       enable_reg[0]          0.367       -2.026
enable_reg[2]                  gw_con_top|tck_i     DFFNC     Q       enable_reg[2]          0.367       -1.817
tdi_d                          gw_con_top|tck_i     DFFNC     Q       control0_c[2]          0.367       -1.005
input_shift_reg[0]             gw_con_top|tck_i     DFFCE     Q       input_shift_reg[0]     0.367       0.475 
input_shift_reg[1]             gw_con_top|tck_i     DFFCE     Q       input_shift_reg[1]     0.367       0.475 
input_shift_reg[2]             gw_con_top|tck_i     DFFCE     Q       input_shift_reg[2]     0.367       0.475 
input_shift_reg[3]             gw_con_top|tck_i     DFFCE     Q       input_shift_reg[3]     0.367       0.475 
input_shift_reg[4]             gw_con_top|tck_i     DFFCE     Q       input_shift_reg[4]     0.367       0.475 
shift_dr_capture_dr_dly[0]     gw_con_top|tck_i     DFFC      Q       control0_c[4]          0.367       0.475 
===============================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                           Required           
Instance               Reference            Type      Pin     Net                         Time         Slack 
                       Clock                                                                                 
-------------------------------------------------------------------------------------------------------------
input_shift_reg[0]     gw_con_top|tck_i     DFFCE     CE      enable_i_delay              1.415        -2.094
input_shift_reg[1]     gw_con_top|tck_i     DFFCE     CE      enable_i_delay              1.415        -2.094
input_shift_reg[2]     gw_con_top|tck_i     DFFCE     CE      enable_i_delay              1.415        -2.094
input_shift_reg[3]     gw_con_top|tck_i     DFFCE     CE      enable_i_delay              1.415        -2.094
input_shift_reg[4]     gw_con_top|tck_i     DFFCE     CE      enable_i_delay              1.415        -2.094
module_id_reg[0]       gw_con_top|tck_i     DFFCE     CE      enable_i_delay              1.415        -2.094
module_id_reg[1]       gw_con_top|tck_i     DFFCE     CE      enable_i_delay              1.415        -2.094
module_id_reg[2]       gw_con_top|tck_i     DFFCE     CE      enable_i_delay              1.415        -2.094
module_id_reg[3]       gw_con_top|tck_i     DFFCE     CE      enable_i_delay              1.415        -2.094
input_shift_reg[4]     gw_con_top|tck_i     DFFCE     D       input_shift_reg_ldmx[4]     1.415        -1.005
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.548
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.415

    - Propagation time:                      3.508
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.093

    Number of logic level(s):                1
    Starting point:                          enable_reg[1] / Q
    Ending point:                            input_shift_reg[0] / CE
    The start point is clocked by            gw_con_top|tck_i [falling] on pin CLK
    The end   point is clocked by            gw_con_top|tck_i [rising] on pin CLK

Instance / Net                   Pin      Pin               Arrival     No. of    
Name                   Type      Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------
enable_reg[1]          DFFNC     Q        Out     0.367     0.367       -         
enable_reg[1]          Net       -        -       1.021     -           2         
enable_i_delay         LUT3      I1       In      -         1.388       -         
enable_i_delay         LUT3      F        Out     1.099     2.487       -         
enable_i_delay         Net       -        -       1.021     -           9         
input_shift_reg[0]     DFFCE     CE       In      -         3.508       -         
==================================================================================
Total path delay (propagation time + setup) of 3.641 is 1.599(43.9%) logic and 2.042(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      1.548
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.415

    - Propagation time:                      3.508
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.093

    Number of logic level(s):                1
    Starting point:                          enable_reg[1] / Q
    Ending point:                            module_id_reg[0] / CE
    The start point is clocked by            gw_con_top|tck_i [falling] on pin CLK
    The end   point is clocked by            gw_con_top|tck_i [rising] on pin CLK

Instance / Net                 Pin      Pin               Arrival     No. of    
Name                 Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
enable_reg[1]        DFFNC     Q        Out     0.367     0.367       -         
enable_reg[1]        Net       -        -       1.021     -           2         
enable_i_delay       LUT3      I1       In      -         1.388       -         
enable_i_delay       LUT3      F        Out     1.099     2.487       -         
enable_i_delay       Net       -        -       1.021     -           9         
module_id_reg[0]     DFFCE     CE       In      -         3.508       -         
================================================================================
Total path delay (propagation time + setup) of 3.641 is 1.599(43.9%) logic and 2.042(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      1.548
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.415

    - Propagation time:                      3.508
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.093

    Number of logic level(s):                1
    Starting point:                          enable_reg[1] / Q
    Ending point:                            module_id_reg[1] / CE
    The start point is clocked by            gw_con_top|tck_i [falling] on pin CLK
    The end   point is clocked by            gw_con_top|tck_i [rising] on pin CLK

Instance / Net                 Pin      Pin               Arrival     No. of    
Name                 Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
enable_reg[1]        DFFNC     Q        Out     0.367     0.367       -         
enable_reg[1]        Net       -        -       1.021     -           2         
enable_i_delay       LUT3      I1       In      -         1.388       -         
enable_i_delay       LUT3      F        Out     1.099     2.487       -         
enable_i_delay       Net       -        -       1.021     -           9         
module_id_reg[1]     DFFCE     CE       In      -         3.508       -         
================================================================================
Total path delay (propagation time + setup) of 3.641 is 1.599(43.9%) logic and 2.042(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      1.548
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.415

    - Propagation time:                      3.508
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.093

    Number of logic level(s):                1
    Starting point:                          enable_reg[1] / Q
    Ending point:                            module_id_reg[2] / CE
    The start point is clocked by            gw_con_top|tck_i [falling] on pin CLK
    The end   point is clocked by            gw_con_top|tck_i [rising] on pin CLK

Instance / Net                 Pin      Pin               Arrival     No. of    
Name                 Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
enable_reg[1]        DFFNC     Q        Out     0.367     0.367       -         
enable_reg[1]        Net       -        -       1.021     -           2         
enable_i_delay       LUT3      I1       In      -         1.388       -         
enable_i_delay       LUT3      F        Out     1.099     2.487       -         
enable_i_delay       Net       -        -       1.021     -           9         
module_id_reg[2]     DFFCE     CE       In      -         3.508       -         
================================================================================
Total path delay (propagation time + setup) of 3.641 is 1.599(43.9%) logic and 2.042(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      1.548
    - Setup time:                            0.133
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.415

    - Propagation time:                      3.508
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.093

    Number of logic level(s):                1
    Starting point:                          enable_reg[1] / Q
    Ending point:                            module_id_reg[3] / CE
    The start point is clocked by            gw_con_top|tck_i [falling] on pin CLK
    The end   point is clocked by            gw_con_top|tck_i [rising] on pin CLK

Instance / Net                 Pin      Pin               Arrival     No. of    
Name                 Type      Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
enable_reg[1]        DFFNC     Q        Out     0.367     0.367       -         
enable_reg[1]        Net       -        -       1.021     -           2         
enable_i_delay       LUT3      I1       In      -         1.388       -         
enable_i_delay       LUT3      F        Out     1.099     2.487       -         
enable_i_delay       Net       -        -       1.021     -           9         
module_id_reg[3]     DFFCE     CE       In      -         3.508       -         
================================================================================
Total path delay (propagation time + setup) of 3.641 is 1.599(43.9%) logic and 2.042(56.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 188MB peak: 190MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 188MB peak: 190MB)

---------------------------------------
Resource Usage Report for gw_con_top 

Mapping to part: gw1n_4lqfp144-6
Cell usage:
DFFC            1 use
DFFCE           9 uses
DFFNC           4 uses
GSR             1 use
INV             1 use
LUT2            3 uses
LUT3            6 uses
LUT4            5 uses

I/O ports: 17
I/O primitives: 17
IBUF           8 uses
OBUF           9 uses

I/O Register bits:                  0
Register bits not including I/Os:   14 of 3456 (0%)
Total load per clock:
   gw_con_top|tck_i: 15

@S |Mapping Summary:
Total  LUTs: 14 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 39MB peak: 190MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Mon Oct  8 09:41:36 2018

###########################################################]
