
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v
# synth_design -part xc7z020clg484-3 -top top -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top top -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13270 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1502.531 ; gain = 26.895 ; free physical = 241679 ; free virtual = 309577
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5355]
INFO: [Synth 8-6157] synthesizing module 'ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4865]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has too many ports (16). Maximum supported = 16. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4865]
INFO: [Synth 8-6157] synthesizing module 'control' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4941]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4979]
INFO: [Synth 8-6155] done synthesizing module 'control' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4941]
INFO: [Synth 8-6157] synthesizing module 'cfg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4497]
INFO: [Synth 8-6155] done synthesizing module 'cfg' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4497]
INFO: [Synth 8-6157] synthesizing module 'matmul_16x16_systolic' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:297]
INFO: [Synth 8-6157] synthesizing module 'systolic_data_setup' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2424]
INFO: [Synth 8-6155] done synthesizing module 'systolic_data_setup' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2424]
INFO: [Synth 8-6157] synthesizing module 'output_logic' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:1724]
INFO: [Synth 8-6155] done synthesizing module 'output_logic' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:1724]
INFO: [Synth 8-6157] synthesizing module 'systolic_pe_matrix' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3482]
INFO: [Synth 8-6157] synthesizing module 'processing_element' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4378]
INFO: [Synth 8-6157] synthesizing module 'seq_mac' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4419]
INFO: [Synth 8-6157] synthesizing module 'qmult' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4473]
INFO: [Synth 8-6155] done synthesizing module 'qmult' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4473]
INFO: [Synth 8-6157] synthesizing module 'qadd' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4483]
INFO: [Synth 8-6155] done synthesizing module 'qadd' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4483]
INFO: [Synth 8-6155] done synthesizing module 'seq_mac' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4419]
INFO: [Synth 8-6155] done synthesizing module 'processing_element' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4378]
INFO: [Synth 8-6155] done synthesizing module 'systolic_pe_matrix' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3482]
INFO: [Synth 8-6155] done synthesizing module 'matmul_16x16_systolic' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:297]
INFO: [Synth 8-6157] synthesizing module 'norm' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4757]
INFO: [Synth 8-6155] done synthesizing module 'norm' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4757]
INFO: [Synth 8-6157] synthesizing module 'pool' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5066]
INFO: [Synth 8-155] case statement is not full and has no default [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5102]
INFO: [Synth 8-6155] done synthesizing module 'pool' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5066]
INFO: [Synth 8-6157] synthesizing module 'activation' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5139]
INFO: [Synth 8-6155] done synthesizing module 'activation' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5139]
WARNING: [Synth 8-3848] Net a_data_in_NC in module/entity top does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5412]
WARNING: [Synth 8-3848] Net b_data_in_NC in module/entity top does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5413]
INFO: [Synth 8-6155] done synthesizing module 'top' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5355]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[15]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[14]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[13]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[12]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[11]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[10]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[9]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[8]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[7]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[6]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[5]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[4]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[3]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[2]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[1]
WARNING: [Synth 8-3331] design activation has unconnected port validity_mask[0]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[15]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[14]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[13]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[12]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[11]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[10]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[9]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[8]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[7]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[6]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[5]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[4]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[3]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[2]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[1]
WARNING: [Synth 8-3331] design pool has unconnected port validity_mask[0]
WARNING: [Synth 8-3331] design seq_mac has unconnected port reset
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[15]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[14]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[13]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[12]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[11]
WARNING: [Synth 8-3331] design output_logic has unconnected port address_stride_c[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2465.125 ; gain = 989.488 ; free physical = 240910 ; free virtual = 308808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2465.125 ; gain = 989.488 ; free physical = 241046 ; free virtual = 308956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2473.121 ; gain = 997.484 ; free physical = 241045 ; free virtual = 308955
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control'
INFO: [Synth 8-5544] ROM "done_tpu" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'cfg'
INFO: [Synth 8-5546] ROM "start_tpu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enable_matmul" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inv_var" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pool_window_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_dummy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_mat_a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_mat_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_mat_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_a_rows" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_a_cols" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_b_rows" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_b_cols" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "save_output_to_accum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_stride_a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_stride_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_stride_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "activation_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_filter_height" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_channels_inp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inp_img_height" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_img_height" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "batch_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:2578]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:3032]
INFO: [Synth 8-5544] ROM "out_data_temp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                             0000
                  iSTATE |                              001 |                             0001
                 iSTATE0 |                              010 |                             0010
                 iSTATE1 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE2 |                              101 |                             0101
                 iSTATE5 |                              110 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'cfg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:42 ; elapsed = 00:06:25 . Memory (MB): peak = 3383.785 ; gain = 1908.148 ; free physical = 239883 ; free virtual = 307794
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |ram__GBM0                  |           1|   1488517|
|2     |systolic_pe_matrix__GB0    |           1|     21856|
|3     |systolic_pe_matrix__GB1    |           1|      6768|
|4     |systolic_pe_matrix__GB2    |           1|      7473|
|5     |matmul_16x16_systolic__GC0 |           1|     12192|
|6     |top__GC0                   |           1|     10572|
+------+---------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 256   
	   2 Input     11 Bit       Adders := 30    
	   3 Input     10 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 22    
	   3 Input      8 Bit       Adders := 17    
+---Registers : 
	              128 Bit    Registers := 34    
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 525   
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 3347  
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 32    
	   2 Input    128 Bit        Muxes := 43    
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 66920 
	   7 Input      4 Bit        Muxes := 16    
	  15 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 16    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 53    
	   7 Input      1 Bit        Muxes := 4     
	  23 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
Module ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 15    
+---Registers : 
	              128 Bit    Registers := 2     
	                8 Bit    Registers := 1024  
+---Muxes : 
	   2 Input   8192 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 33052 
Module qadd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__64 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__64 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__65 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__65 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__66 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__66 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__67 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__67 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__68 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__68 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__69 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__69 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__70 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__70 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__71 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__71 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__72 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__72 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__73 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__73 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__74 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__74 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__75 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__75 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__76 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__76 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__77 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__77 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__78 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__78 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__79 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__79 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__80 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__80 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__81 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__81 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__82 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__82 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__83 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__83 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__84 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__84 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__85 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__85 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__86 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__86 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__87 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__87 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__88 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__88 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__89 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__89 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__90 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__90 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__91 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__91 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__92 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__92 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__93 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__93 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__94 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__94 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__95 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__95 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__96 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__96 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__97 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__97 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__98 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__98 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__99 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__99 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__100 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__100 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__101 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__101 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__102 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__102 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__103 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__103 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__104 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__104 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__105 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__105 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__106 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__106 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__107 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__107 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__108 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__108 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__109 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__109 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__110 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__110 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__111 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__111 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__112 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__112 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__113 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__113 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__114 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__114 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__115 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__115 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__116 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__116 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__117 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__117 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__118 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__118 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__119 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__119 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__120 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__120 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__121 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__121 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__122 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__122 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__123 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__123 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__124 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__124 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__125 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__125 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__126 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__126 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__127 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__127 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__128 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__129 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__129 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__130 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__130 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__131 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__131 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__132 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__132 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__133 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__133 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__134 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__134 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__135 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__135 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__136 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__136 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__137 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__137 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__138 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__138 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__139 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__139 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__140 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__140 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__141 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__141 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__142 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__142 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__143 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__143 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__144 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__144 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__145 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__145 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__146 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__146 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__147 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__147 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__148 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__148 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__149 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__149 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__150 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__150 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__151 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__151 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__152 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__152 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__153 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__153 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__154 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__154 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__155 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__155 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__156 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__156 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__157 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__157 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__158 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__158 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__159 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__159 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__160 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__160 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__161 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__161 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__162 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__162 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__163 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__163 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__164 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__164 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__165 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__165 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__166 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__166 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__167 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__167 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__168 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__168 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__169 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__169 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__170 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__170 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__171 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__171 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__172 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__172 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__173 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__173 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__174 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__174 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__175 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__175 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__176 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__176 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__177 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__177 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__178 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__178 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__179 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__179 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__180 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__180 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__181 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__181 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__182 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__182 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__183 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__183 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__184 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__184 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__185 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__185 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__186 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__186 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__187 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__187 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__188 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__188 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__189 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__189 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__190 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__190 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__191 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__191 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__192 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__192 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__193 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__193 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__194 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__194 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__195 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__195 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__196 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__196 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__197 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__197 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__198 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__198 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__199 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__199 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__200 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__200 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__201 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__201 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__202 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__202 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__203 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__203 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__204 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__204 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__205 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__205 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__206 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__206 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__207 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__207 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__208 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__208 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__209 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__209 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__210 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__210 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__211 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__211 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__212 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__212 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__213 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__213 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__214 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__214 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__215 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__215 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__216 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__216 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__217 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__217 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__218 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__218 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__219 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__219 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__220 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__220 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__221 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__221 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__222 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__222 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__223 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__223 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__224 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__224 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__225 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__225 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__226 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__226 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__227 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__227 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__228 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__228 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__229 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__229 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__230 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__230 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__231 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__231 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__232 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__232 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__233 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__233 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__234 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__234 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__235 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__235 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__236 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__236 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__237 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__237 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__238 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__238 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__239 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__239 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__240 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__240 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__241 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__241 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__242 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__242 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__243 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__243 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__244 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__244 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__245 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__245 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__246 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__246 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__247 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__247 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__248 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__248 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__249 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__249 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__250 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__250 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__251 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__251 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__252 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__252 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__253 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__253 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__254 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__254 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac__255 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element__255 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module qadd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module seq_mac 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module processing_element 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module systolic_data_setup 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 242   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module output_logic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 16    
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 32    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module matmul_16x16_systolic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	  15 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
Module cfg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 13    
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  23 Input      1 Bit        Muxes := 23    
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 29    
Module norm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 16    
+---Registers : 
	              128 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 6     
Module pool 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module activation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 16    
+---Registers : 
	              128 Bit    Registers := 7     
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 16    
	   7 Input      4 Bit        Muxes := 16    
	  12 Input      3 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "start_tpu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "enable_matmul" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inv_var" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pool_window_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_dummy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_mat_a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_mat_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_mat_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_a_rows" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_a_cols" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_b_rows" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "validity_mask_b_cols" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "save_output_to_accum" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_stride_a" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_stride_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "address_stride_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "activation_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "conv_filter_height" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_channels_inp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inp_img_height" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out_img_height" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "batch_size" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'mean_applied_data_reg[127:0]' into 'mean_applied_data_reg[127:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:4801]
INFO: [Synth 8-5544] ROM "out_data_temp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'inp_data_flopped_reg[127:0]' into 'inp_data_flopped_reg[127:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small.v:5174]
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[9]' (FD) to 'i_0/u_norm/A[1]__13'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[10]' (FD) to 'i_0/u_norm/A[2]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[11]' (FD) to 'i_0/u_norm/A[3]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[12]' (FD) to 'i_0/u_norm/A[4]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[13]' (FD) to 'i_0/u_norm/A[5]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[14]' (FD) to 'i_0/u_norm/A[6]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[8]' (FD) to 'i_0/u_norm/A[0]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/A[7]' (FD) to 'i_0/u_norm/mean_applied_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[17]' (FD) to 'i_0/u_norm/A[1]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[18]' (FD) to 'i_0/u_norm/A[2]__0'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[19]' (FD) to 'i_0/u_norm/A[3]__0'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[20]' (FD) to 'i_0/u_norm/A[4]__0'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[21]' (FD) to 'i_0/u_norm/A[5]__0'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[22]' (FD) to 'i_0/u_norm/A[6]__0'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[16]' (FD) to 'i_0/u_norm/A[0]__0'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/A[7]__0' (FD) to 'i_0/u_norm/mean_applied_data_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[25]' (FD) to 'i_0/u_norm/A[1]__0'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[26]' (FD) to 'i_0/u_norm/A[2]__1'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[27]' (FD) to 'i_0/u_norm/A[3]__1'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[28]' (FD) to 'i_0/u_norm/A[4]__1'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[29]' (FD) to 'i_0/u_norm/A[5]__1'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[30]' (FD) to 'i_0/u_norm/A[6]__1'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[24]' (FD) to 'i_0/u_norm/A[0]__1'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/A[7]__1' (FD) to 'i_0/u_norm/mean_applied_data_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[33]' (FD) to 'i_0/u_norm/A[1]__1'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[34]' (FD) to 'i_0/u_norm/A[2]__2'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[35]' (FD) to 'i_0/u_norm/A[3]__2'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[36]' (FD) to 'i_0/u_norm/A[4]__2'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[37]' (FD) to 'i_0/u_norm/A[5]__2'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[38]' (FD) to 'i_0/u_norm/A[6]__2'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[32]' (FD) to 'i_0/u_norm/A[0]__2'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/A[7]__2' (FD) to 'i_0/u_norm/mean_applied_data_reg[39]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[41]' (FD) to 'i_0/u_norm/A[1]__2'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[42]' (FD) to 'i_0/u_norm/A[2]__3'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[43]' (FD) to 'i_0/u_norm/A[3]__3'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[44]' (FD) to 'i_0/u_norm/A[4]__3'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[45]' (FD) to 'i_0/u_norm/A[5]__3'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[46]' (FD) to 'i_0/u_norm/A[6]__3'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[40]' (FD) to 'i_0/u_norm/A[0]__3'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/A[7]__3' (FD) to 'i_0/u_norm/mean_applied_data_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[49]' (FD) to 'i_0/u_norm/A[1]__3'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[50]' (FD) to 'i_0/u_norm/A[2]__4'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[51]' (FD) to 'i_0/u_norm/A[3]__4'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[52]' (FD) to 'i_0/u_norm/A[4]__4'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[53]' (FD) to 'i_0/u_norm/A[5]__4'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[54]' (FD) to 'i_0/u_norm/A[6]__4'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[48]' (FD) to 'i_0/u_norm/A[0]__4'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/A[7]__4' (FD) to 'i_0/u_norm/mean_applied_data_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[57]' (FD) to 'i_0/u_norm/A[1]__4'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[58]' (FD) to 'i_0/u_norm/A[2]__5'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[59]' (FD) to 'i_0/u_norm/A[3]__5'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[60]' (FD) to 'i_0/u_norm/A[4]__5'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[61]' (FD) to 'i_0/u_norm/A[5]__5'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[62]' (FD) to 'i_0/u_norm/A[6]__5'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[56]' (FD) to 'i_0/u_norm/A[0]__5'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/A[7]__5' (FD) to 'i_0/u_norm/mean_applied_data_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[65]' (FD) to 'i_0/u_norm/A[1]__5'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[66]' (FD) to 'i_0/u_norm/A[2]__6'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[67]' (FD) to 'i_0/u_norm/A[3]__6'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[68]' (FD) to 'i_0/u_norm/A[4]__6'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[69]' (FD) to 'i_0/u_norm/A[5]__6'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[70]' (FD) to 'i_0/u_norm/A[6]__6'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[64]' (FD) to 'i_0/u_norm/A[0]__6'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/A[7]__6' (FD) to 'i_0/u_norm/mean_applied_data_reg[71]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[73]' (FD) to 'i_0/u_norm/A[1]__6'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[74]' (FD) to 'i_0/u_norm/A[2]__7'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[75]' (FD) to 'i_0/u_norm/A[3]__7'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[76]' (FD) to 'i_0/u_norm/A[4]__7'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[77]' (FD) to 'i_0/u_norm/A[5]__7'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[78]' (FD) to 'i_0/u_norm/A[6]__7'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[72]' (FD) to 'i_0/u_norm/A[0]__7'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/A[7]__7' (FD) to 'i_0/u_norm/mean_applied_data_reg[79]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[81]' (FD) to 'i_0/u_norm/A[1]__7'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[82]' (FD) to 'i_0/u_norm/A[2]__8'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[83]' (FD) to 'i_0/u_norm/A[3]__8'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[84]' (FD) to 'i_0/u_norm/A[4]__8'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[85]' (FD) to 'i_0/u_norm/A[5]__8'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[86]' (FD) to 'i_0/u_norm/A[6]__8'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[80]' (FD) to 'i_0/u_norm/A[0]__8'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/A[7]__8' (FD) to 'i_0/u_norm/mean_applied_data_reg[87]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[89]' (FD) to 'i_0/u_norm/A[1]__8'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[90]' (FD) to 'i_0/u_norm/A[2]__9'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[91]' (FD) to 'i_0/u_norm/A[3]__9'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[92]' (FD) to 'i_0/u_norm/A[4]__9'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[93]' (FD) to 'i_0/u_norm/A[5]__9'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[94]' (FD) to 'i_0/u_norm/A[6]__9'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[88]' (FD) to 'i_0/u_norm/A[0]__9'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/A[7]__9' (FD) to 'i_0/u_norm/mean_applied_data_reg[95]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[97]' (FD) to 'i_0/u_norm/A[1]__9'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[98]' (FD) to 'i_0/u_norm/A[2]__10'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[99]' (FD) to 'i_0/u_norm/A[3]__10'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[100]' (FD) to 'i_0/u_norm/A[4]__10'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[101]' (FD) to 'i_0/u_norm/A[5]__10'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[102]' (FD) to 'i_0/u_norm/A[6]__10'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[96]' (FD) to 'i_0/u_norm/A[0]__10'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/A[7]__10' (FD) to 'i_0/u_norm/mean_applied_data_reg[103]'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[105]' (FD) to 'i_0/u_norm/A[1]__10'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[106]' (FD) to 'i_0/u_norm/A[2]__11'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[107]' (FD) to 'i_0/u_norm/A[3]__11'
INFO: [Synth 8-3886] merging instance 'i_0/u_norm/mean_applied_data_reg[108]' (FD) to 'i_0/u_norm/A[4]__11'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_activation/\data_slope_flopped_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_activation/\data_intercept_flopped_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_activation/\data_intercept_flopped_reg[127] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 01:01:27 ; elapsed = 01:05:23 . Memory (MB): peak = 4546.707 ; gain = 3071.070 ; free physical = 237476 ; free virtual = 305743
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |ram__GBM0                  |           1|   1081810|
|2     |systolic_pe_matrix__GB0    |           1|     66865|
|3     |systolic_pe_matrix__GB1    |           1|     20672|
|4     |systolic_pe_matrix__GB2    |           1|     22800|
|5     |matmul_16x16_systolic__GC0 |           1|      8713|
|6     |top__GC0                   |           1|      9060|
|7     |ram__GBM0__1               |           1|   1548834|
+------+---------------------------+------------+----------+
No constraint files found.
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 01:16:34 ; elapsed = 01:20:51 . Memory (MB): peak = 4574.641 ; gain = 3099.004 ; free physical = 235953 ; free virtual = 304248
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |ram__GBM0                  |           1|    237734|
|2     |systolic_pe_matrix__GB0    |           1|     29665|
|3     |systolic_pe_matrix__GB1    |           1|      9152|
|4     |systolic_pe_matrix__GB2    |           1|     10080|
|5     |matmul_16x16_systolic__GC0 |           1|      6529|
|6     |top__GC0                   |           1|      4606|
|7     |ram__GBM0__1               |           1|    285390|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 01:18:02 ; elapsed = 01:22:22 . Memory (MB): peak = 4574.641 ; gain = 3099.004 ; free physical = 235928 ; free virtual = 304223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 01:18:06 ; elapsed = 01:22:26 . Memory (MB): peak = 4574.641 ; gain = 3099.004 ; free physical = 235925 ; free virtual = 304221
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 01:18:42 ; elapsed = 01:23:02 . Memory (MB): peak = 4574.641 ; gain = 3099.004 ; free physical = 235932 ; free virtual = 304227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 01:18:53 ; elapsed = 01:23:13 . Memory (MB): peak = 4574.641 ; gain = 3099.004 ; free physical = 235917 ; free virtual = 304213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 01:29:22 ; elapsed = 01:33:52 . Memory (MB): peak = 4574.641 ; gain = 3099.004 ; free physical = 235891 ; free virtual = 304191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 01:29:26 ; elapsed = 01:33:56 . Memory (MB): peak = 4574.641 ; gain = 3099.004 ; free physical = 235889 ; free virtual = 304189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | u_matmul/u_systolic_data_setup/a4_data_delayed_4_reg[7]   | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b4_data_delayed_4_reg[7]   | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a5_data_delayed_5_reg[7]   | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b5_data_delayed_5_reg[7]   | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a6_data_delayed_6_reg[7]   | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b6_data_delayed_6_reg[7]   | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a7_data_delayed_7_reg[7]   | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b7_data_delayed_7_reg[7]   | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a8_data_delayed_8_reg[7]   | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b8_data_delayed_8_reg[7]   | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a9_data_delayed_9_reg[7]   | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b9_data_delayed_9_reg[7]   | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a10_data_delayed_10_reg[7] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b10_data_delayed_10_reg[7] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a11_data_delayed_11_reg[7] | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b11_data_delayed_11_reg[7] | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a12_data_delayed_12_reg[7] | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b12_data_delayed_12_reg[7] | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a13_data_delayed_13_reg[7] | 13     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b13_data_delayed_13_reg[7] | 13     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a14_data_delayed_14_reg[7] | 14     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b14_data_delayed_14_reg[7] | 14     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/a15_data_delayed_15_reg[7] | 15     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|top         | u_matmul/u_systolic_data_setup/b15_data_delayed_15_reg[7] | 15     | 8     | YES          | NO                 | YES               | 8      | 0       | 
+------------+-----------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+-------+
|      |Cell   |Count  |
+------+-------+-------+
|1     |CARRY4 |   3877|
|2     |LUT1   |     38|
|3     |LUT2   |  19733|
|4     |LUT3   |  34585|
|5     |LUT4   | 154965|
|6     |LUT5   |  19338|
|7     |LUT6   | 301060|
|8     |MUXF7  |   9856|
|9     |MUXF8  |   1152|
|10    |SRL16E |    192|
|11    |FDRE   |  38015|
|12    |FDSE   |     84|
+------+-------+-------+

Report Instance Areas: 
+------+--------------------------+-----------------------+-------+
|      |Instance                  |Module                 |Cells  |
+------+--------------------------+-----------------------+-------+
|1     |top                       |                       | 582895|
|2     |  matrix_A                |ram                    |  55984|
|3     |  matrix_B                |ram_0                  | 155912|
|4     |  u_activation            |activation             |   1421|
|5     |  u_cfg                   |cfg                    |   1223|
|6     |  u_control               |control                |     43|
|7     |  u_matmul                |matmul_16x16_systolic  | 366215|
|8     |    u_output_logic        |output_logic           |   2135|
|9     |    u_systolic_data_setup |systolic_data_setup    | 313228|
|10    |    u_systolic_pe_matrix  |systolic_pe_matrix     |  50832|
|11    |      pe0_0               |processing_element     |    193|
|12    |        u_mac             |seq_mac_764            |    177|
|13    |          mult_u1         |qmult_765              |     70|
|14    |      pe0_1               |processing_element_1   |    200|
|15    |        u_mac             |seq_mac_762            |    184|
|16    |          mult_u1         |qmult_763              |     70|
|17    |      pe0_10              |processing_element_2   |    200|
|18    |        u_mac             |seq_mac_760            |    184|
|19    |          mult_u1         |qmult_761              |     70|
|20    |      pe0_11              |processing_element_3   |    200|
|21    |        u_mac             |seq_mac_758            |    184|
|22    |          mult_u1         |qmult_759              |     70|
|23    |      pe0_12              |processing_element_4   |    200|
|24    |        u_mac             |seq_mac_756            |    184|
|25    |          mult_u1         |qmult_757              |     70|
|26    |      pe0_13              |processing_element_5   |    200|
|27    |        u_mac             |seq_mac_754            |    184|
|28    |          mult_u1         |qmult_755              |     70|
|29    |      pe0_14              |processing_element_6   |    200|
|30    |        u_mac             |seq_mac_752            |    184|
|31    |          mult_u1         |qmult_753              |     70|
|32    |      pe0_15              |processing_element_7   |    192|
|33    |        u_mac             |seq_mac_750            |    184|
|34    |          mult_u1         |qmult_751              |     70|
|35    |      pe0_2               |processing_element_8   |    200|
|36    |        u_mac             |seq_mac_748            |    184|
|37    |          mult_u1         |qmult_749              |     70|
|38    |      pe0_3               |processing_element_9   |    200|
|39    |        u_mac             |seq_mac_746            |    184|
|40    |          mult_u1         |qmult_747              |     70|
|41    |      pe0_4               |processing_element_10  |    200|
|42    |        u_mac             |seq_mac_744            |    184|
|43    |          mult_u1         |qmult_745              |     70|
|44    |      pe0_5               |processing_element_11  |    200|
|45    |        u_mac             |seq_mac_742            |    184|
|46    |          mult_u1         |qmult_743              |     70|
|47    |      pe0_6               |processing_element_12  |    200|
|48    |        u_mac             |seq_mac_740            |    184|
|49    |          mult_u1         |qmult_741              |     70|
|50    |      pe0_7               |processing_element_13  |    200|
|51    |        u_mac             |seq_mac_738            |    184|
|52    |          mult_u1         |qmult_739              |     70|
|53    |      pe0_8               |processing_element_14  |    200|
|54    |        u_mac             |seq_mac_736            |    184|
|55    |          mult_u1         |qmult_737              |     70|
|56    |      pe0_9               |processing_element_15  |    200|
|57    |        u_mac             |seq_mac_734            |    184|
|58    |          mult_u1         |qmult_735              |     70|
|59    |      pe10_0              |processing_element_16  |    193|
|60    |        u_mac             |seq_mac_732            |    177|
|61    |          mult_u1         |qmult_733              |     70|
|62    |      pe10_1              |processing_element_17  |    200|
|63    |        u_mac             |seq_mac_730            |    184|
|64    |          mult_u1         |qmult_731              |     70|
|65    |      pe10_10             |processing_element_18  |    200|
|66    |        u_mac             |seq_mac_728            |    184|
|67    |          mult_u1         |qmult_729              |     70|
|68    |      pe10_11             |processing_element_19  |    200|
|69    |        u_mac             |seq_mac_726            |    184|
|70    |          mult_u1         |qmult_727              |     70|
|71    |      pe10_12             |processing_element_20  |    200|
|72    |        u_mac             |seq_mac_724            |    184|
|73    |          mult_u1         |qmult_725              |     70|
|74    |      pe10_13             |processing_element_21  |    200|
|75    |        u_mac             |seq_mac_722            |    184|
|76    |          mult_u1         |qmult_723              |     70|
|77    |      pe10_14             |processing_element_22  |    200|
|78    |        u_mac             |seq_mac_720            |    184|
|79    |          mult_u1         |qmult_721              |     70|
|80    |      pe10_15             |processing_element_23  |    192|
|81    |        u_mac             |seq_mac_718            |    184|
|82    |          mult_u1         |qmult_719              |     70|
|83    |      pe10_2              |processing_element_24  |    200|
|84    |        u_mac             |seq_mac_716            |    184|
|85    |          mult_u1         |qmult_717              |     70|
|86    |      pe10_3              |processing_element_25  |    200|
|87    |        u_mac             |seq_mac_714            |    184|
|88    |          mult_u1         |qmult_715              |     70|
|89    |      pe10_4              |processing_element_26  |    200|
|90    |        u_mac             |seq_mac_712            |    184|
|91    |          mult_u1         |qmult_713              |     70|
|92    |      pe10_5              |processing_element_27  |    200|
|93    |        u_mac             |seq_mac_710            |    184|
|94    |          mult_u1         |qmult_711              |     70|
|95    |      pe10_6              |processing_element_28  |    200|
|96    |        u_mac             |seq_mac_708            |    184|
|97    |          mult_u1         |qmult_709              |     70|
|98    |      pe10_7              |processing_element_29  |    200|
|99    |        u_mac             |seq_mac_706            |    184|
|100   |          mult_u1         |qmult_707              |     70|
|101   |      pe10_8              |processing_element_30  |    200|
|102   |        u_mac             |seq_mac_704            |    184|
|103   |          mult_u1         |qmult_705              |     70|
|104   |      pe10_9              |processing_element_31  |    200|
|105   |        u_mac             |seq_mac_702            |    184|
|106   |          mult_u1         |qmult_703              |     70|
|107   |      pe11_0              |processing_element_32  |    193|
|108   |        u_mac             |seq_mac_700            |    177|
|109   |          mult_u1         |qmult_701              |     70|
|110   |      pe11_1              |processing_element_33  |    200|
|111   |        u_mac             |seq_mac_698            |    184|
|112   |          mult_u1         |qmult_699              |     70|
|113   |      pe11_10             |processing_element_34  |    200|
|114   |        u_mac             |seq_mac_696            |    184|
|115   |          mult_u1         |qmult_697              |     70|
|116   |      pe11_11             |processing_element_35  |    200|
|117   |        u_mac             |seq_mac_694            |    184|
|118   |          mult_u1         |qmult_695              |     70|
|119   |      pe11_12             |processing_element_36  |    200|
|120   |        u_mac             |seq_mac_692            |    184|
|121   |          mult_u1         |qmult_693              |     70|
|122   |      pe11_13             |processing_element_37  |    200|
|123   |        u_mac             |seq_mac_690            |    184|
|124   |          mult_u1         |qmult_691              |     70|
|125   |      pe11_14             |processing_element_38  |    200|
|126   |        u_mac             |seq_mac_688            |    184|
|127   |          mult_u1         |qmult_689              |     70|
|128   |      pe11_15             |processing_element_39  |    192|
|129   |        u_mac             |seq_mac_686            |    184|
|130   |          mult_u1         |qmult_687              |     70|
|131   |      pe11_2              |processing_element_40  |    200|
|132   |        u_mac             |seq_mac_684            |    184|
|133   |          mult_u1         |qmult_685              |     70|
|134   |      pe11_3              |processing_element_41  |    200|
|135   |        u_mac             |seq_mac_682            |    184|
|136   |          mult_u1         |qmult_683              |     70|
|137   |      pe11_4              |processing_element_42  |    200|
|138   |        u_mac             |seq_mac_680            |    184|
|139   |          mult_u1         |qmult_681              |     70|
|140   |      pe11_5              |processing_element_43  |    200|
|141   |        u_mac             |seq_mac_678            |    184|
|142   |          mult_u1         |qmult_679              |     70|
|143   |      pe11_6              |processing_element_44  |    200|
|144   |        u_mac             |seq_mac_676            |    184|
|145   |          mult_u1         |qmult_677              |     70|
|146   |      pe11_7              |processing_element_45  |    200|
|147   |        u_mac             |seq_mac_674            |    184|
|148   |          mult_u1         |qmult_675              |     70|
|149   |      pe11_8              |processing_element_46  |    200|
|150   |        u_mac             |seq_mac_672            |    184|
|151   |          mult_u1         |qmult_673              |     70|
|152   |      pe11_9              |processing_element_47  |    200|
|153   |        u_mac             |seq_mac_670            |    184|
|154   |          mult_u1         |qmult_671              |     70|
|155   |      pe12_0              |processing_element_48  |    193|
|156   |        u_mac             |seq_mac_668            |    177|
|157   |          mult_u1         |qmult_669              |     70|
|158   |      pe12_1              |processing_element_49  |    200|
|159   |        u_mac             |seq_mac_666            |    184|
|160   |          mult_u1         |qmult_667              |     70|
|161   |      pe12_10             |processing_element_50  |    200|
|162   |        u_mac             |seq_mac_664            |    184|
|163   |          mult_u1         |qmult_665              |     70|
|164   |      pe12_11             |processing_element_51  |    200|
|165   |        u_mac             |seq_mac_662            |    184|
|166   |          mult_u1         |qmult_663              |     70|
|167   |      pe12_12             |processing_element_52  |    200|
|168   |        u_mac             |seq_mac_660            |    184|
|169   |          mult_u1         |qmult_661              |     70|
|170   |      pe12_13             |processing_element_53  |    200|
|171   |        u_mac             |seq_mac_658            |    184|
|172   |          mult_u1         |qmult_659              |     70|
|173   |      pe12_14             |processing_element_54  |    200|
|174   |        u_mac             |seq_mac_656            |    184|
|175   |          mult_u1         |qmult_657              |     70|
|176   |      pe12_15             |processing_element_55  |    192|
|177   |        u_mac             |seq_mac_654            |    184|
|178   |          mult_u1         |qmult_655              |     70|
|179   |      pe12_2              |processing_element_56  |    200|
|180   |        u_mac             |seq_mac_652            |    184|
|181   |          mult_u1         |qmult_653              |     70|
|182   |      pe12_3              |processing_element_57  |    200|
|183   |        u_mac             |seq_mac_650            |    184|
|184   |          mult_u1         |qmult_651              |     70|
|185   |      pe12_4              |processing_element_58  |    200|
|186   |        u_mac             |seq_mac_648            |    184|
|187   |          mult_u1         |qmult_649              |     70|
|188   |      pe12_5              |processing_element_59  |    200|
|189   |        u_mac             |seq_mac_646            |    184|
|190   |          mult_u1         |qmult_647              |     70|
|191   |      pe12_6              |processing_element_60  |    200|
|192   |        u_mac             |seq_mac_644            |    184|
|193   |          mult_u1         |qmult_645              |     70|
|194   |      pe12_7              |processing_element_61  |    200|
|195   |        u_mac             |seq_mac_642            |    184|
|196   |          mult_u1         |qmult_643              |     70|
|197   |      pe12_8              |processing_element_62  |    200|
|198   |        u_mac             |seq_mac_640            |    184|
|199   |          mult_u1         |qmult_641              |     70|
|200   |      pe12_9              |processing_element_63  |    200|
|201   |        u_mac             |seq_mac_638            |    184|
|202   |          mult_u1         |qmult_639              |     70|
|203   |      pe13_0              |processing_element_64  |    193|
|204   |        u_mac             |seq_mac_636            |    177|
|205   |          mult_u1         |qmult_637              |     70|
|206   |      pe13_1              |processing_element_65  |    200|
|207   |        u_mac             |seq_mac_634            |    184|
|208   |          mult_u1         |qmult_635              |     70|
|209   |      pe13_10             |processing_element_66  |    200|
|210   |        u_mac             |seq_mac_632            |    184|
|211   |          mult_u1         |qmult_633              |     70|
|212   |      pe13_11             |processing_element_67  |    200|
|213   |        u_mac             |seq_mac_630            |    184|
|214   |          mult_u1         |qmult_631              |     70|
|215   |      pe13_12             |processing_element_68  |    200|
|216   |        u_mac             |seq_mac_628            |    184|
|217   |          mult_u1         |qmult_629              |     70|
|218   |      pe13_13             |processing_element_69  |    200|
|219   |        u_mac             |seq_mac_626            |    184|
|220   |          mult_u1         |qmult_627              |     70|
|221   |      pe13_14             |processing_element_70  |    200|
|222   |        u_mac             |seq_mac_624            |    184|
|223   |          mult_u1         |qmult_625              |     70|
|224   |      pe13_15             |processing_element_71  |    192|
|225   |        u_mac             |seq_mac_622            |    184|
|226   |          mult_u1         |qmult_623              |     70|
|227   |      pe13_2              |processing_element_72  |    200|
|228   |        u_mac             |seq_mac_620            |    184|
|229   |          mult_u1         |qmult_621              |     70|
|230   |      pe13_3              |processing_element_73  |    200|
|231   |        u_mac             |seq_mac_618            |    184|
|232   |          mult_u1         |qmult_619              |     70|
|233   |      pe13_4              |processing_element_74  |    200|
|234   |        u_mac             |seq_mac_616            |    184|
|235   |          mult_u1         |qmult_617              |     70|
|236   |      pe13_5              |processing_element_75  |    200|
|237   |        u_mac             |seq_mac_614            |    184|
|238   |          mult_u1         |qmult_615              |     70|
|239   |      pe13_6              |processing_element_76  |    200|
|240   |        u_mac             |seq_mac_612            |    184|
|241   |          mult_u1         |qmult_613              |     70|
|242   |      pe13_7              |processing_element_77  |    200|
|243   |        u_mac             |seq_mac_610            |    184|
|244   |          mult_u1         |qmult_611              |     70|
|245   |      pe13_8              |processing_element_78  |    200|
|246   |        u_mac             |seq_mac_608            |    184|
|247   |          mult_u1         |qmult_609              |     70|
|248   |      pe13_9              |processing_element_79  |    200|
|249   |        u_mac             |seq_mac_606            |    184|
|250   |          mult_u1         |qmult_607              |     70|
|251   |      pe14_0              |processing_element_80  |    193|
|252   |        u_mac             |seq_mac_604            |    177|
|253   |          mult_u1         |qmult_605              |     70|
|254   |      pe14_1              |processing_element_81  |    200|
|255   |        u_mac             |seq_mac_602            |    184|
|256   |          mult_u1         |qmult_603              |     70|
|257   |      pe14_10             |processing_element_82  |    200|
|258   |        u_mac             |seq_mac_600            |    184|
|259   |          mult_u1         |qmult_601              |     70|
|260   |      pe14_11             |processing_element_83  |    200|
|261   |        u_mac             |seq_mac_598            |    184|
|262   |          mult_u1         |qmult_599              |     70|
|263   |      pe14_12             |processing_element_84  |    200|
|264   |        u_mac             |seq_mac_596            |    184|
|265   |          mult_u1         |qmult_597              |     70|
|266   |      pe14_13             |processing_element_85  |    200|
|267   |        u_mac             |seq_mac_594            |    184|
|268   |          mult_u1         |qmult_595              |     70|
|269   |      pe14_14             |processing_element_86  |    200|
|270   |        u_mac             |seq_mac_592            |    184|
|271   |          mult_u1         |qmult_593              |     70|
|272   |      pe14_15             |processing_element_87  |    192|
|273   |        u_mac             |seq_mac_590            |    184|
|274   |          mult_u1         |qmult_591              |     70|
|275   |      pe14_2              |processing_element_88  |    200|
|276   |        u_mac             |seq_mac_588            |    184|
|277   |          mult_u1         |qmult_589              |     70|
|278   |      pe14_3              |processing_element_89  |    200|
|279   |        u_mac             |seq_mac_586            |    184|
|280   |          mult_u1         |qmult_587              |     70|
|281   |      pe14_4              |processing_element_90  |    200|
|282   |        u_mac             |seq_mac_584            |    184|
|283   |          mult_u1         |qmult_585              |     70|
|284   |      pe14_5              |processing_element_91  |    200|
|285   |        u_mac             |seq_mac_582            |    184|
|286   |          mult_u1         |qmult_583              |     70|
|287   |      pe14_6              |processing_element_92  |    200|
|288   |        u_mac             |seq_mac_580            |    184|
|289   |          mult_u1         |qmult_581              |     70|
|290   |      pe14_7              |processing_element_93  |    200|
|291   |        u_mac             |seq_mac_578            |    184|
|292   |          mult_u1         |qmult_579              |     70|
|293   |      pe14_8              |processing_element_94  |    200|
|294   |        u_mac             |seq_mac_576            |    184|
|295   |          mult_u1         |qmult_577              |     70|
|296   |      pe14_9              |processing_element_95  |    200|
|297   |        u_mac             |seq_mac_574            |    184|
|298   |          mult_u1         |qmult_575              |     70|
|299   |      pe15_0              |processing_element_96  |    185|
|300   |        u_mac             |seq_mac_572            |    177|
|301   |          mult_u1         |qmult_573              |     70|
|302   |      pe15_1              |processing_element_97  |    192|
|303   |        u_mac             |seq_mac_570            |    184|
|304   |          mult_u1         |qmult_571              |     70|
|305   |      pe15_10             |processing_element_98  |    192|
|306   |        u_mac             |seq_mac_568            |    184|
|307   |          mult_u1         |qmult_569              |     70|
|308   |      pe15_11             |processing_element_99  |    192|
|309   |        u_mac             |seq_mac_566            |    184|
|310   |          mult_u1         |qmult_567              |     70|
|311   |      pe15_12             |processing_element_100 |    192|
|312   |        u_mac             |seq_mac_564            |    184|
|313   |          mult_u1         |qmult_565              |     70|
|314   |      pe15_13             |processing_element_101 |    192|
|315   |        u_mac             |seq_mac_562            |    184|
|316   |          mult_u1         |qmult_563              |     70|
|317   |      pe15_14             |processing_element_102 |    192|
|318   |        u_mac             |seq_mac_560            |    184|
|319   |          mult_u1         |qmult_561              |     70|
|320   |      pe15_15             |processing_element_103 |    184|
|321   |        u_mac             |seq_mac_558            |    184|
|322   |          mult_u1         |qmult_559              |     70|
|323   |      pe15_2              |processing_element_104 |    192|
|324   |        u_mac             |seq_mac_556            |    184|
|325   |          mult_u1         |qmult_557              |     70|
|326   |      pe15_3              |processing_element_105 |    192|
|327   |        u_mac             |seq_mac_554            |    184|
|328   |          mult_u1         |qmult_555              |     70|
|329   |      pe15_4              |processing_element_106 |    192|
|330   |        u_mac             |seq_mac_552            |    184|
|331   |          mult_u1         |qmult_553              |     70|
|332   |      pe15_5              |processing_element_107 |    192|
|333   |        u_mac             |seq_mac_550            |    184|
|334   |          mult_u1         |qmult_551              |     70|
|335   |      pe15_6              |processing_element_108 |    192|
|336   |        u_mac             |seq_mac_548            |    184|
|337   |          mult_u1         |qmult_549              |     70|
|338   |      pe15_7              |processing_element_109 |    192|
|339   |        u_mac             |seq_mac_546            |    184|
|340   |          mult_u1         |qmult_547              |     70|
|341   |      pe15_8              |processing_element_110 |    192|
|342   |        u_mac             |seq_mac_544            |    184|
|343   |          mult_u1         |qmult_545              |     70|
|344   |      pe15_9              |processing_element_111 |    192|
|345   |        u_mac             |seq_mac_542            |    184|
|346   |          mult_u1         |qmult_543              |     70|
|347   |      pe1_0               |processing_element_112 |    193|
|348   |        u_mac             |seq_mac_540            |    177|
|349   |          mult_u1         |qmult_541              |     70|
|350   |      pe1_1               |processing_element_113 |    200|
|351   |        u_mac             |seq_mac_538            |    184|
|352   |          mult_u1         |qmult_539              |     70|
|353   |      pe1_10              |processing_element_114 |    200|
|354   |        u_mac             |seq_mac_536            |    184|
|355   |          mult_u1         |qmult_537              |     70|
|356   |      pe1_11              |processing_element_115 |    200|
|357   |        u_mac             |seq_mac_534            |    184|
|358   |          mult_u1         |qmult_535              |     70|
|359   |      pe1_12              |processing_element_116 |    200|
|360   |        u_mac             |seq_mac_532            |    184|
|361   |          mult_u1         |qmult_533              |     70|
|362   |      pe1_13              |processing_element_117 |    200|
|363   |        u_mac             |seq_mac_530            |    184|
|364   |          mult_u1         |qmult_531              |     70|
|365   |      pe1_14              |processing_element_118 |    200|
|366   |        u_mac             |seq_mac_528            |    184|
|367   |          mult_u1         |qmult_529              |     70|
|368   |      pe1_15              |processing_element_119 |    192|
|369   |        u_mac             |seq_mac_526            |    184|
|370   |          mult_u1         |qmult_527              |     70|
|371   |      pe1_2               |processing_element_120 |    200|
|372   |        u_mac             |seq_mac_524            |    184|
|373   |          mult_u1         |qmult_525              |     70|
|374   |      pe1_3               |processing_element_121 |    200|
|375   |        u_mac             |seq_mac_522            |    184|
|376   |          mult_u1         |qmult_523              |     70|
|377   |      pe1_4               |processing_element_122 |    200|
|378   |        u_mac             |seq_mac_520            |    184|
|379   |          mult_u1         |qmult_521              |     70|
|380   |      pe1_5               |processing_element_123 |    200|
|381   |        u_mac             |seq_mac_518            |    184|
|382   |          mult_u1         |qmult_519              |     70|
|383   |      pe1_6               |processing_element_124 |    200|
|384   |        u_mac             |seq_mac_516            |    184|
|385   |          mult_u1         |qmult_517              |     70|
|386   |      pe1_7               |processing_element_125 |    200|
|387   |        u_mac             |seq_mac_514            |    184|
|388   |          mult_u1         |qmult_515              |     70|
|389   |      pe1_8               |processing_element_126 |    200|
|390   |        u_mac             |seq_mac_512            |    184|
|391   |          mult_u1         |qmult_513              |     70|
|392   |      pe1_9               |processing_element_127 |    200|
|393   |        u_mac             |seq_mac_510            |    184|
|394   |          mult_u1         |qmult_511              |     70|
|395   |      pe2_0               |processing_element_128 |    193|
|396   |        u_mac             |seq_mac_508            |    177|
|397   |          mult_u1         |qmult_509              |     70|
|398   |      pe2_1               |processing_element_129 |    200|
|399   |        u_mac             |seq_mac_506            |    184|
|400   |          mult_u1         |qmult_507              |     70|
|401   |      pe2_10              |processing_element_130 |    200|
|402   |        u_mac             |seq_mac_504            |    184|
|403   |          mult_u1         |qmult_505              |     70|
|404   |      pe2_11              |processing_element_131 |    200|
|405   |        u_mac             |seq_mac_502            |    184|
|406   |          mult_u1         |qmult_503              |     70|
|407   |      pe2_12              |processing_element_132 |    200|
|408   |        u_mac             |seq_mac_500            |    184|
|409   |          mult_u1         |qmult_501              |     70|
|410   |      pe2_13              |processing_element_133 |    200|
|411   |        u_mac             |seq_mac_498            |    184|
|412   |          mult_u1         |qmult_499              |     70|
|413   |      pe2_14              |processing_element_134 |    200|
|414   |        u_mac             |seq_mac_496            |    184|
|415   |          mult_u1         |qmult_497              |     70|
|416   |      pe2_15              |processing_element_135 |    192|
|417   |        u_mac             |seq_mac_494            |    184|
|418   |          mult_u1         |qmult_495              |     70|
|419   |      pe2_2               |processing_element_136 |    200|
|420   |        u_mac             |seq_mac_492            |    184|
|421   |          mult_u1         |qmult_493              |     70|
|422   |      pe2_3               |processing_element_137 |    200|
|423   |        u_mac             |seq_mac_490            |    184|
|424   |          mult_u1         |qmult_491              |     70|
|425   |      pe2_4               |processing_element_138 |    200|
|426   |        u_mac             |seq_mac_488            |    184|
|427   |          mult_u1         |qmult_489              |     70|
|428   |      pe2_5               |processing_element_139 |    200|
|429   |        u_mac             |seq_mac_486            |    184|
|430   |          mult_u1         |qmult_487              |     70|
|431   |      pe2_6               |processing_element_140 |    200|
|432   |        u_mac             |seq_mac_484            |    184|
|433   |          mult_u1         |qmult_485              |     70|
|434   |      pe2_7               |processing_element_141 |    200|
|435   |        u_mac             |seq_mac_482            |    184|
|436   |          mult_u1         |qmult_483              |     70|
|437   |      pe2_8               |processing_element_142 |    200|
|438   |        u_mac             |seq_mac_480            |    184|
|439   |          mult_u1         |qmult_481              |     70|
|440   |      pe2_9               |processing_element_143 |    200|
|441   |        u_mac             |seq_mac_478            |    184|
|442   |          mult_u1         |qmult_479              |     70|
|443   |      pe3_0               |processing_element_144 |    193|
|444   |        u_mac             |seq_mac_476            |    177|
|445   |          mult_u1         |qmult_477              |     70|
|446   |      pe3_1               |processing_element_145 |    200|
|447   |        u_mac             |seq_mac_474            |    184|
|448   |          mult_u1         |qmult_475              |     70|
|449   |      pe3_10              |processing_element_146 |    200|
|450   |        u_mac             |seq_mac_472            |    184|
|451   |          mult_u1         |qmult_473              |     70|
|452   |      pe3_11              |processing_element_147 |    200|
|453   |        u_mac             |seq_mac_470            |    184|
|454   |          mult_u1         |qmult_471              |     70|
|455   |      pe3_12              |processing_element_148 |    200|
|456   |        u_mac             |seq_mac_468            |    184|
|457   |          mult_u1         |qmult_469              |     70|
|458   |      pe3_13              |processing_element_149 |    200|
|459   |        u_mac             |seq_mac_466            |    184|
|460   |          mult_u1         |qmult_467              |     70|
|461   |      pe3_14              |processing_element_150 |    200|
|462   |        u_mac             |seq_mac_464            |    184|
|463   |          mult_u1         |qmult_465              |     70|
|464   |      pe3_15              |processing_element_151 |    192|
|465   |        u_mac             |seq_mac_462            |    184|
|466   |          mult_u1         |qmult_463              |     70|
|467   |      pe3_2               |processing_element_152 |    200|
|468   |        u_mac             |seq_mac_460            |    184|
|469   |          mult_u1         |qmult_461              |     70|
|470   |      pe3_3               |processing_element_153 |    200|
|471   |        u_mac             |seq_mac_458            |    184|
|472   |          mult_u1         |qmult_459              |     70|
|473   |      pe3_4               |processing_element_154 |    200|
|474   |        u_mac             |seq_mac_456            |    184|
|475   |          mult_u1         |qmult_457              |     70|
|476   |      pe3_5               |processing_element_155 |    200|
|477   |        u_mac             |seq_mac_454            |    184|
|478   |          mult_u1         |qmult_455              |     70|
|479   |      pe3_6               |processing_element_156 |    200|
|480   |        u_mac             |seq_mac_452            |    184|
|481   |          mult_u1         |qmult_453              |     70|
|482   |      pe3_7               |processing_element_157 |    200|
|483   |        u_mac             |seq_mac_450            |    184|
|484   |          mult_u1         |qmult_451              |     70|
|485   |      pe3_8               |processing_element_158 |    200|
|486   |        u_mac             |seq_mac_448            |    184|
|487   |          mult_u1         |qmult_449              |     70|
|488   |      pe3_9               |processing_element_159 |    200|
|489   |        u_mac             |seq_mac_446            |    184|
|490   |          mult_u1         |qmult_447              |     70|
|491   |      pe4_0               |processing_element_160 |    193|
|492   |        u_mac             |seq_mac_444            |    177|
|493   |          mult_u1         |qmult_445              |     70|
|494   |      pe4_1               |processing_element_161 |    200|
|495   |        u_mac             |seq_mac_442            |    184|
|496   |          mult_u1         |qmult_443              |     70|
|497   |      pe4_10              |processing_element_162 |    200|
|498   |        u_mac             |seq_mac_440            |    184|
|499   |          mult_u1         |qmult_441              |     70|
|500   |      pe4_11              |processing_element_163 |    200|
|501   |        u_mac             |seq_mac_438            |    184|
|502   |          mult_u1         |qmult_439              |     70|
|503   |      pe4_12              |processing_element_164 |    200|
|504   |        u_mac             |seq_mac_436            |    184|
|505   |          mult_u1         |qmult_437              |     70|
|506   |      pe4_13              |processing_element_165 |    200|
|507   |        u_mac             |seq_mac_434            |    184|
|508   |          mult_u1         |qmult_435              |     70|
|509   |      pe4_14              |processing_element_166 |    200|
|510   |        u_mac             |seq_mac_432            |    184|
|511   |          mult_u1         |qmult_433              |     70|
|512   |      pe4_15              |processing_element_167 |    192|
|513   |        u_mac             |seq_mac_430            |    184|
|514   |          mult_u1         |qmult_431              |     70|
|515   |      pe4_2               |processing_element_168 |    200|
|516   |        u_mac             |seq_mac_428            |    184|
|517   |          mult_u1         |qmult_429              |     70|
|518   |      pe4_3               |processing_element_169 |    200|
|519   |        u_mac             |seq_mac_426            |    184|
|520   |          mult_u1         |qmult_427              |     70|
|521   |      pe4_4               |processing_element_170 |    200|
|522   |        u_mac             |seq_mac_424            |    184|
|523   |          mult_u1         |qmult_425              |     70|
|524   |      pe4_5               |processing_element_171 |    200|
|525   |        u_mac             |seq_mac_422            |    184|
|526   |          mult_u1         |qmult_423              |     70|
|527   |      pe4_6               |processing_element_172 |    200|
|528   |        u_mac             |seq_mac_420            |    184|
|529   |          mult_u1         |qmult_421              |     70|
|530   |      pe4_7               |processing_element_173 |    200|
|531   |        u_mac             |seq_mac_418            |    184|
|532   |          mult_u1         |qmult_419              |     70|
|533   |      pe4_8               |processing_element_174 |    200|
|534   |        u_mac             |seq_mac_416            |    184|
|535   |          mult_u1         |qmult_417              |     70|
|536   |      pe4_9               |processing_element_175 |    200|
|537   |        u_mac             |seq_mac_414            |    184|
|538   |          mult_u1         |qmult_415              |     70|
|539   |      pe5_0               |processing_element_176 |    193|
|540   |        u_mac             |seq_mac_412            |    177|
|541   |          mult_u1         |qmult_413              |     70|
|542   |      pe5_1               |processing_element_177 |    200|
|543   |        u_mac             |seq_mac_410            |    184|
|544   |          mult_u1         |qmult_411              |     70|
|545   |      pe5_10              |processing_element_178 |    200|
|546   |        u_mac             |seq_mac_408            |    184|
|547   |          mult_u1         |qmult_409              |     70|
|548   |      pe5_11              |processing_element_179 |    200|
|549   |        u_mac             |seq_mac_406            |    184|
|550   |          mult_u1         |qmult_407              |     70|
|551   |      pe5_12              |processing_element_180 |    200|
|552   |        u_mac             |seq_mac_404            |    184|
|553   |          mult_u1         |qmult_405              |     70|
|554   |      pe5_13              |processing_element_181 |    200|
|555   |        u_mac             |seq_mac_402            |    184|
|556   |          mult_u1         |qmult_403              |     70|
|557   |      pe5_14              |processing_element_182 |    200|
|558   |        u_mac             |seq_mac_400            |    184|
|559   |          mult_u1         |qmult_401              |     70|
|560   |      pe5_15              |processing_element_183 |    192|
|561   |        u_mac             |seq_mac_398            |    184|
|562   |          mult_u1         |qmult_399              |     70|
|563   |      pe5_2               |processing_element_184 |    200|
|564   |        u_mac             |seq_mac_396            |    184|
|565   |          mult_u1         |qmult_397              |     70|
|566   |      pe5_3               |processing_element_185 |    200|
|567   |        u_mac             |seq_mac_394            |    184|
|568   |          mult_u1         |qmult_395              |     70|
|569   |      pe5_4               |processing_element_186 |    200|
|570   |        u_mac             |seq_mac_392            |    184|
|571   |          mult_u1         |qmult_393              |     70|
|572   |      pe5_5               |processing_element_187 |    200|
|573   |        u_mac             |seq_mac_390            |    184|
|574   |          mult_u1         |qmult_391              |     70|
|575   |      pe5_6               |processing_element_188 |    200|
|576   |        u_mac             |seq_mac_388            |    184|
|577   |          mult_u1         |qmult_389              |     70|
|578   |      pe5_7               |processing_element_189 |    200|
|579   |        u_mac             |seq_mac_386            |    184|
|580   |          mult_u1         |qmult_387              |     70|
|581   |      pe5_8               |processing_element_190 |    200|
|582   |        u_mac             |seq_mac_384            |    184|
|583   |          mult_u1         |qmult_385              |     70|
|584   |      pe5_9               |processing_element_191 |    200|
|585   |        u_mac             |seq_mac_382            |    184|
|586   |          mult_u1         |qmult_383              |     70|
|587   |      pe6_0               |processing_element_192 |    193|
|588   |        u_mac             |seq_mac_380            |    177|
|589   |          mult_u1         |qmult_381              |     70|
|590   |      pe6_1               |processing_element_193 |    200|
|591   |        u_mac             |seq_mac_378            |    184|
|592   |          mult_u1         |qmult_379              |     70|
|593   |      pe6_10              |processing_element_194 |    200|
|594   |        u_mac             |seq_mac_376            |    184|
|595   |          mult_u1         |qmult_377              |     70|
|596   |      pe6_11              |processing_element_195 |    200|
|597   |        u_mac             |seq_mac_374            |    184|
|598   |          mult_u1         |qmult_375              |     70|
|599   |      pe6_12              |processing_element_196 |    200|
|600   |        u_mac             |seq_mac_372            |    184|
|601   |          mult_u1         |qmult_373              |     70|
|602   |      pe6_13              |processing_element_197 |    200|
|603   |        u_mac             |seq_mac_370            |    184|
|604   |          mult_u1         |qmult_371              |     70|
|605   |      pe6_14              |processing_element_198 |    200|
|606   |        u_mac             |seq_mac_368            |    184|
|607   |          mult_u1         |qmult_369              |     70|
|608   |      pe6_15              |processing_element_199 |    192|
|609   |        u_mac             |seq_mac_366            |    184|
|610   |          mult_u1         |qmult_367              |     70|
|611   |      pe6_2               |processing_element_200 |    200|
|612   |        u_mac             |seq_mac_364            |    184|
|613   |          mult_u1         |qmult_365              |     70|
|614   |      pe6_3               |processing_element_201 |    200|
|615   |        u_mac             |seq_mac_362            |    184|
|616   |          mult_u1         |qmult_363              |     70|
|617   |      pe6_4               |processing_element_202 |    200|
|618   |        u_mac             |seq_mac_360            |    184|
|619   |          mult_u1         |qmult_361              |     70|
|620   |      pe6_5               |processing_element_203 |    200|
|621   |        u_mac             |seq_mac_358            |    184|
|622   |          mult_u1         |qmult_359              |     70|
|623   |      pe6_6               |processing_element_204 |    200|
|624   |        u_mac             |seq_mac_356            |    184|
|625   |          mult_u1         |qmult_357              |     70|
|626   |      pe6_7               |processing_element_205 |    200|
|627   |        u_mac             |seq_mac_354            |    184|
|628   |          mult_u1         |qmult_355              |     70|
|629   |      pe6_8               |processing_element_206 |    200|
|630   |        u_mac             |seq_mac_352            |    184|
|631   |          mult_u1         |qmult_353              |     70|
|632   |      pe6_9               |processing_element_207 |    200|
|633   |        u_mac             |seq_mac_350            |    184|
|634   |          mult_u1         |qmult_351              |     70|
|635   |      pe7_0               |processing_element_208 |    193|
|636   |        u_mac             |seq_mac_348            |    177|
|637   |          mult_u1         |qmult_349              |     70|
|638   |      pe7_1               |processing_element_209 |    200|
|639   |        u_mac             |seq_mac_346            |    184|
|640   |          mult_u1         |qmult_347              |     70|
|641   |      pe7_10              |processing_element_210 |    200|
|642   |        u_mac             |seq_mac_344            |    184|
|643   |          mult_u1         |qmult_345              |     70|
|644   |      pe7_11              |processing_element_211 |    200|
|645   |        u_mac             |seq_mac_342            |    184|
|646   |          mult_u1         |qmult_343              |     70|
|647   |      pe7_12              |processing_element_212 |    200|
|648   |        u_mac             |seq_mac_340            |    184|
|649   |          mult_u1         |qmult_341              |     70|
|650   |      pe7_13              |processing_element_213 |    200|
|651   |        u_mac             |seq_mac_338            |    184|
|652   |          mult_u1         |qmult_339              |     70|
|653   |      pe7_14              |processing_element_214 |    200|
|654   |        u_mac             |seq_mac_336            |    184|
|655   |          mult_u1         |qmult_337              |     70|
|656   |      pe7_15              |processing_element_215 |    192|
|657   |        u_mac             |seq_mac_334            |    184|
|658   |          mult_u1         |qmult_335              |     70|
|659   |      pe7_2               |processing_element_216 |    200|
|660   |        u_mac             |seq_mac_332            |    184|
|661   |          mult_u1         |qmult_333              |     70|
|662   |      pe7_3               |processing_element_217 |    200|
|663   |        u_mac             |seq_mac_330            |    184|
|664   |          mult_u1         |qmult_331              |     70|
|665   |      pe7_4               |processing_element_218 |    200|
|666   |        u_mac             |seq_mac_328            |    184|
|667   |          mult_u1         |qmult_329              |     70|
|668   |      pe7_5               |processing_element_219 |    200|
|669   |        u_mac             |seq_mac_326            |    184|
|670   |          mult_u1         |qmult_327              |     70|
|671   |      pe7_6               |processing_element_220 |    200|
|672   |        u_mac             |seq_mac_324            |    184|
|673   |          mult_u1         |qmult_325              |     70|
|674   |      pe7_7               |processing_element_221 |    200|
|675   |        u_mac             |seq_mac_322            |    184|
|676   |          mult_u1         |qmult_323              |     70|
|677   |      pe7_8               |processing_element_222 |    200|
|678   |        u_mac             |seq_mac_320            |    184|
|679   |          mult_u1         |qmult_321              |     70|
|680   |      pe7_9               |processing_element_223 |    200|
|681   |        u_mac             |seq_mac_318            |    184|
|682   |          mult_u1         |qmult_319              |     70|
|683   |      pe8_0               |processing_element_224 |    193|
|684   |        u_mac             |seq_mac_316            |    177|
|685   |          mult_u1         |qmult_317              |     70|
|686   |      pe8_1               |processing_element_225 |    200|
|687   |        u_mac             |seq_mac_314            |    184|
|688   |          mult_u1         |qmult_315              |     70|
|689   |      pe8_10              |processing_element_226 |    200|
|690   |        u_mac             |seq_mac_312            |    184|
|691   |          mult_u1         |qmult_313              |     70|
|692   |      pe8_11              |processing_element_227 |    200|
|693   |        u_mac             |seq_mac_310            |    184|
|694   |          mult_u1         |qmult_311              |     70|
|695   |      pe8_12              |processing_element_228 |    200|
|696   |        u_mac             |seq_mac_308            |    184|
|697   |          mult_u1         |qmult_309              |     70|
|698   |      pe8_13              |processing_element_229 |    200|
|699   |        u_mac             |seq_mac_306            |    184|
|700   |          mult_u1         |qmult_307              |     70|
|701   |      pe8_14              |processing_element_230 |    200|
|702   |        u_mac             |seq_mac_304            |    184|
|703   |          mult_u1         |qmult_305              |     70|
|704   |      pe8_15              |processing_element_231 |    192|
|705   |        u_mac             |seq_mac_302            |    184|
|706   |          mult_u1         |qmult_303              |     70|
|707   |      pe8_2               |processing_element_232 |    200|
|708   |        u_mac             |seq_mac_300            |    184|
|709   |          mult_u1         |qmult_301              |     70|
|710   |      pe8_3               |processing_element_233 |    200|
|711   |        u_mac             |seq_mac_298            |    184|
|712   |          mult_u1         |qmult_299              |     70|
|713   |      pe8_4               |processing_element_234 |    200|
|714   |        u_mac             |seq_mac_296            |    184|
|715   |          mult_u1         |qmult_297              |     70|
|716   |      pe8_5               |processing_element_235 |    200|
|717   |        u_mac             |seq_mac_294            |    184|
|718   |          mult_u1         |qmult_295              |     70|
|719   |      pe8_6               |processing_element_236 |    200|
|720   |        u_mac             |seq_mac_292            |    184|
|721   |          mult_u1         |qmult_293              |     70|
|722   |      pe8_7               |processing_element_237 |    200|
|723   |        u_mac             |seq_mac_290            |    184|
|724   |          mult_u1         |qmult_291              |     70|
|725   |      pe8_8               |processing_element_238 |    200|
|726   |        u_mac             |seq_mac_288            |    184|
|727   |          mult_u1         |qmult_289              |     70|
|728   |      pe8_9               |processing_element_239 |    200|
|729   |        u_mac             |seq_mac_286            |    184|
|730   |          mult_u1         |qmult_287              |     70|
|731   |      pe9_0               |processing_element_240 |    193|
|732   |        u_mac             |seq_mac_284            |    177|
|733   |          mult_u1         |qmult_285              |     70|
|734   |      pe9_1               |processing_element_241 |    200|
|735   |        u_mac             |seq_mac_282            |    184|
|736   |          mult_u1         |qmult_283              |     70|
|737   |      pe9_10              |processing_element_242 |    200|
|738   |        u_mac             |seq_mac_280            |    184|
|739   |          mult_u1         |qmult_281              |     70|
|740   |      pe9_11              |processing_element_243 |    200|
|741   |        u_mac             |seq_mac_278            |    184|
|742   |          mult_u1         |qmult_279              |     70|
|743   |      pe9_12              |processing_element_244 |    200|
|744   |        u_mac             |seq_mac_276            |    184|
|745   |          mult_u1         |qmult_277              |     70|
|746   |      pe9_13              |processing_element_245 |    200|
|747   |        u_mac             |seq_mac_274            |    184|
|748   |          mult_u1         |qmult_275              |     70|
|749   |      pe9_14              |processing_element_246 |    200|
|750   |        u_mac             |seq_mac_272            |    184|
|751   |          mult_u1         |qmult_273              |     70|
|752   |      pe9_15              |processing_element_247 |    192|
|753   |        u_mac             |seq_mac_270            |    184|
|754   |          mult_u1         |qmult_271              |     70|
|755   |      pe9_2               |processing_element_248 |    200|
|756   |        u_mac             |seq_mac_268            |    184|
|757   |          mult_u1         |qmult_269              |     70|
|758   |      pe9_3               |processing_element_249 |    200|
|759   |        u_mac             |seq_mac_266            |    184|
|760   |          mult_u1         |qmult_267              |     70|
|761   |      pe9_4               |processing_element_250 |    200|
|762   |        u_mac             |seq_mac_264            |    184|
|763   |          mult_u1         |qmult_265              |     70|
|764   |      pe9_5               |processing_element_251 |    200|
|765   |        u_mac             |seq_mac_262            |    184|
|766   |          mult_u1         |qmult_263              |     70|
|767   |      pe9_6               |processing_element_252 |    200|
|768   |        u_mac             |seq_mac_260            |    184|
|769   |          mult_u1         |qmult_261              |     70|
|770   |      pe9_7               |processing_element_253 |    200|
|771   |        u_mac             |seq_mac_258            |    184|
|772   |          mult_u1         |qmult_259              |     70|
|773   |      pe9_8               |processing_element_254 |    200|
|774   |        u_mac             |seq_mac_256            |    184|
|775   |          mult_u1         |qmult_257              |     70|
|776   |      pe9_9               |processing_element_255 |    200|
|777   |        u_mac             |seq_mac                |    184|
|778   |          mult_u1         |qmult                  |     70|
|779   |  u_norm                  |norm                   |   1124|
|780   |  u_pool                  |pool                   |    704|
+------+--------------------------+-----------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 01:29:26 ; elapsed = 01:33:56 . Memory (MB): peak = 4574.641 ; gain = 3099.004 ; free physical = 235885 ; free virtual = 304185
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 01:29:26 ; elapsed = 01:33:59 . Memory (MB): peak = 4574.641 ; gain = 3099.004 ; free physical = 238313 ; free virtual = 306613
Synthesis Optimization Complete : Time (s): cpu = 01:29:26 ; elapsed = 01:33:59 . Memory (MB): peak = 4574.641 ; gain = 3099.004 ; free physical = 238337 ; free virtual = 306612
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14885 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4624.891 ; gain = 0.000 ; free physical = 237968 ; free virtual = 306244
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 01:31:09 ; elapsed = 01:35:37 . Memory (MB): peak = 4624.891 ; gain = 3149.352 ; free physical = 238539 ; free virtual = 306814
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:01:33 ; elapsed = 00:00:28 . Memory (MB): peak = 4795.926 ; gain = 171.035 ; free physical = 238243 ; free virtual = 306519
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_mem]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name.
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4795.926 ; gain = 0.000 ; free physical = 238262 ; free virtual = 306538
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4879.016 ; gain = 0.000 ; free physical = 237606 ; free virtual = 305987
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:42 ; elapsed = 00:02:01 . Memory (MB): peak = 4883.023 ; gain = 87.098 ; free physical = 242920 ; free virtual = 311295
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk_mem" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:41 ; elapsed = 00:00:35 . Memory (MB): peak = 4922.043 ; gain = 39.020 ; free physical = 242535 ; free virtual = 310902
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:05:10 ; elapsed = 00:02:55 . Memory (MB): peak = 5183.180 ; gain = 261.137 ; free physical = 241765 ; free virtual = 310130
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 5183.184 ; gain = 0.004 ; free physical = 241743 ; free virtual = 310108

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d860c2a1

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 5183.184 ; gain = 0.000 ; free physical = 241732 ; free virtual = 310097

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 108b300c3

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 5183.184 ; gain = 0.000 ; free physical = 242349 ; free virtual = 310714
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 28 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 177e5e858

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 5183.184 ; gain = 0.000 ; free physical = 242314 ; free virtual = 310680
INFO: [Opt 31-389] Phase Constant propagation created 128 cells and removed 390 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11d378065

Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 5183.184 ; gain = 0.000 ; free physical = 242267 ; free virtual = 310633
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 46 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 11d378065

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 5183.184 ; gain = 0.000 ; free physical = 242246 ; free virtual = 310611
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c999f89a

Time (s): cpu = 00:01:27 ; elapsed = 00:01:12 . Memory (MB): peak = 5183.184 ; gain = 0.000 ; free physical = 242191 ; free virtual = 310557
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c999f89a

Time (s): cpu = 00:01:31 ; elapsed = 00:01:16 . Memory (MB): peak = 5183.184 ; gain = 0.000 ; free physical = 242173 ; free virtual = 310539
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              28  |                                              0  |
|  Constant propagation         |             128  |             390  |                                              0  |
|  Sweep                        |               0  |              46  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5183.184 ; gain = 0.000 ; free physical = 242168 ; free virtual = 310534
Ending Logic Optimization Task | Checksum: c999f89a

Time (s): cpu = 00:01:34 ; elapsed = 00:01:19 . Memory (MB): peak = 5183.184 ; gain = 0.000 ; free physical = 242152 ; free virtual = 310518

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c999f89a

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.39 . Memory (MB): peak = 5183.184 ; gain = 0.000 ; free physical = 242162 ; free virtual = 310527

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c999f89a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5183.184 ; gain = 0.000 ; free physical = 242145 ; free virtual = 310511

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5183.184 ; gain = 0.000 ; free physical = 242147 ; free virtual = 310513
Ending Netlist Obfuscation Task | Checksum: c999f89a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5183.184 ; gain = 0.000 ; free physical = 242155 ; free virtual = 310520
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:34 . Memory (MB): peak = 5183.184 ; gain = 0.004 ; free physical = 242149 ; free virtual = 310515
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: c999f89a
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module top ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk_mem" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.155 | TNS=-1266.126 |
PSMgr Creation: Time (s): cpu = 00:02:01 ; elapsed = 00:00:27 . Memory (MB): peak = 5399.145 ; gain = 178.516 ; free physical = 240591 ; free virtual = 308957
Running Vector-less Activity Propagation...
Pre-processing: Time (s): cpu = 00:05:55 ; elapsed = 00:01:19 . Memory (MB): peak = 5669.594 ; gain = 448.965 ; free physical = 240097 ; free virtual = 308463
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:02:32 ; elapsed = 00:01:18 . Memory (MB): peak = 5784.711 ; gain = 115.117 ; free physical = 239501 ; free virtual = 307868
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:04:27 ; elapsed = 00:04:10 . Memory (MB): peak = 6263.277 ; gain = 478.566 ; free physical = 238624 ; free virtual = 306991
Power optimization passes: Time (s): cpu = 00:12:55 ; elapsed = 00:06:48 . Memory (MB): peak = 6265.273 ; gain = 1044.645 ; free physical = 238526 ; free virtual = 306893

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6275.277 ; gain = 0.000 ; free physical = 239739 ; free virtual = 308106


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design top ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 3072 accepted clusters 3072

Number of Slice Registers augmented: 0 newly gated: 62 Total: 38099
Number of SRLs augmented: 0  newly gated: 0 Total: 192
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/3072 RAMS dropped: 0/0 Clusters dropped: 0/3072 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 5271d95d

Time (s): cpu = 00:03:07 ; elapsed = 00:01:15 . Memory (MB): peak = 6307.289 ; gain = 32.012 ; free physical = 236887 ; free virtual = 306017
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 5271d95d
Power optimization: Time (s): cpu = 00:16:15 ; elapsed = 00:08:20 . Memory (MB): peak = 6307.289 ; gain = 1124.105 ; free physical = 237458 ; free virtual = 306674
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 33196144 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b1fd652e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 6307.289 ; gain = 0.000 ; free physical = 238435 ; free virtual = 307903
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: b1fd652e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 6307.289 ; gain = 0.000 ; free physical = 237256 ; free virtual = 307003
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: b1fd652e

Time (s): cpu = 00:03:00 ; elapsed = 00:02:46 . Memory (MB): peak = 6307.289 ; gain = 0.000 ; free physical = 237017 ; free virtual = 306148
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: b1fd652e

Time (s): cpu = 00:03:03 ; elapsed = 00:02:49 . Memory (MB): peak = 6307.289 ; gain = 0.000 ; free physical = 237002 ; free virtual = 306133
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: b1fd652e

Time (s): cpu = 00:03:04 ; elapsed = 00:02:50 . Memory (MB): peak = 6307.289 ; gain = 0.000 ; free physical = 237017 ; free virtual = 306147

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6307.289 ; gain = 0.000 ; free physical = 237077 ; free virtual = 306207
Ending Netlist Obfuscation Task | Checksum: b1fd652e

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6307.289 ; gain = 0.000 ; free physical = 237070 ; free virtual = 306201
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:19:49 ; elapsed = 00:11:25 . Memory (MB): peak = 6307.289 ; gain = 1124.105 ; free physical = 237070 ; free virtual = 306201
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 6307.297 ; gain = 0.000 ; free physical = 237093 ; free virtual = 306224
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 02c75e64

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.21 . Memory (MB): peak = 6307.297 ; gain = 0.000 ; free physical = 237092 ; free virtual = 306223
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6307.297 ; gain = 0.000 ; free physical = 237106 ; free virtual = 306237

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 27aaf15d

Time (s): cpu = 00:01:35 ; elapsed = 00:00:50 . Memory (MB): peak = 6307.297 ; gain = 0.000 ; free physical = 236686 ; free virtual = 305817
Phase 1 Placer Initialization | Checksum: 27aaf15d

Time (s): cpu = 00:01:35 ; elapsed = 00:00:50 . Memory (MB): peak = 6307.297 ; gain = 0.000 ; free physical = 236685 ; free virtual = 305816
Ending Placer Task | Checksum: 27aaf15d

Time (s): cpu = 00:01:35 ; elapsed = 00:00:50 . Memory (MB): peak = 6307.297 ; gain = 0.000 ; free physical = 236689 ; free virtual = 305820
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
place_design failed
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 10:29:50 2022...
