Analysis & Synthesis report for Lab2
Fri Oct 28 16:45:15 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Port Connectivity Checks: "eightBitLeftShift:Display"
 11. Port Connectivity Checks: "multiplier4bit:myMulti|eightBitAdder:eightAdder"
 12. Port Connectivity Checks: "multiplier4bit:myMulti|twoComp:input2"
 13. Port Connectivity Checks: "multiplier4bit:myMulti|twoComp:input1"
 14. Port Connectivity Checks: "divider4bit:myDiv|h2InMux4bit:resultMux"
 15. Port Connectivity Checks: "divider4bit:myDiv|fourbitaddsub:fourBitAdder"
 16. Port Connectivity Checks: "divider4bit:myDiv|fullSubtractor:FS5"
 17. Port Connectivity Checks: "divider4bit:myDiv|fullSubtractor:FS2"
 18. Port Connectivity Checks: "divider4bit:myDiv|fullSubtractor:FS0"
 19. Port Connectivity Checks: "divider4bit:myDiv|twoComp:input1|fourbitaddsub:fourBitAdder"
 20. Port Connectivity Checks: "divider4bit:myDiv"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Oct 28 16:45:15 2022      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; Lab2                                       ;
; Top-level Entity Name           ; datapath                                   ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 8                                          ;
; Total pins                      ; 23                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C6U19I7     ;                    ;
; Top-level entity name                                                           ; datapath           ; Lab2               ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------+---------+
; enardFF_2.vhd                    ; yes             ; User VHDL File  ; C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/enardFF_2.vhd         ;         ;
; eightBitLeftShift.vhd            ; yes             ; User VHDL File  ; C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/eightBitLeftShift.vhd ;         ;
; divider4bit.vhd                  ; yes             ; User VHDL File  ; C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/divider4bit.vhd       ;         ;
; fullSubtractor.vhd               ; yes             ; User VHDL File  ; C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/fullSubtractor.vhd    ;         ;
; multiplier4bit.vhd               ; yes             ; User VHDL File  ; C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/multiplier4bit.vhd    ;         ;
; fourbitaddsub.vhd                ; yes             ; User VHDL File  ; C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/fourbitaddsub.vhd     ;         ;
; h2InMux.vhd                      ; yes             ; User VHDL File  ; C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/h2InMux.vhd           ;         ;
; fourMux.vhd                      ; yes             ; User VHDL File  ; C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/fourMux.vhd           ;         ;
; onebitadder.vhd                  ; yes             ; User VHDL File  ; C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/onebitadder.vhd       ;         ;
; halfAdder.vhd                    ; yes             ; User VHDL File  ; C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/halfAdder.vhd         ;         ;
; h2InMux4bit.vhd                  ; yes             ; User VHDL File  ; C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/h2InMux4bit.vhd       ;         ;
; twoComp.vhd                      ; yes             ; User VHDL File  ; C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/twoComp.vhd           ;         ;
; eightBitAdder.vhd                ; yes             ; User VHDL File  ; C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/eightBitAdder.vhd     ;         ;
; datapath.vhd                     ; yes             ; User VHDL File  ; C:/Users/grobb/Documents/University/Digital_Systems/Labs/Lab_2/CEG3155_Lab2/datapath.vhd          ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 51                ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 77                ;
;     -- 7 input functions                    ; 1                 ;
;     -- 6 input functions                    ; 24                ;
;     -- 5 input functions                    ; 15                ;
;     -- 4 input functions                    ; 17                ;
;     -- <=3 input functions                  ; 20                ;
;                                             ;                   ;
; Dedicated logic registers                   ; 8                 ;
;                                             ;                   ;
; I/O pins                                    ; 23                ;
; Total DSP Blocks                            ; 0                 ;
; Maximum fan-out node                        ; operandB[0]~input ;
; Maximum fan-out                             ; 25                ;
; Total fan-out                               ; 399               ;
; Average fan-out                             ; 3.05              ;
+---------------------------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                    ;
+----------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node       ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                        ; Library Name ;
+----------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------+--------------+
; |datapath                        ; 77 (4)            ; 8 (0)        ; 0                 ; 0          ; 23   ; 0            ; |datapath                                                                  ; work         ;
;    |divider4bit:myDiv|           ; 27 (6)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|divider4bit:myDiv                                                ; work         ;
;       |fullSubtractor:FS0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|divider4bit:myDiv|fullSubtractor:FS0                             ; work         ;
;       |fullSubtractor:FS1|       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|divider4bit:myDiv|fullSubtractor:FS1                             ; work         ;
;       |fullSubtractor:FS2|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|divider4bit:myDiv|fullSubtractor:FS2                             ; work         ;
;       |fullSubtractor:FS3|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|divider4bit:myDiv|fullSubtractor:FS3                             ; work         ;
;       |fullSubtractor:FS7|       ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|divider4bit:myDiv|fullSubtractor:FS7                             ; work         ;
;       |fullSubtractor:FS8|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|divider4bit:myDiv|fullSubtractor:FS8                             ; work         ;
;       |h2InMux4bit:resultMux|    ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|divider4bit:myDiv|h2InMux4bit:resultMux                          ; work         ;
;       |twoComp:input1|           ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|divider4bit:myDiv|twoComp:input1                                 ; work         ;
;          |h2InMux4bit:mux|       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|divider4bit:myDiv|twoComp:input1|h2InMux4bit:mux                 ; work         ;
;       |twoComp:input2|           ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|divider4bit:myDiv|twoComp:input2                                 ; work         ;
;          |h2InMux4bit:mux|       ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|divider4bit:myDiv|twoComp:input2|h2InMux4bit:mux                 ; work         ;
;    |eightBitLeftShift:Display|   ; 2 (0)             ; 8 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|eightBitLeftShift:Display                                        ; work         ;
;       |enARdFF_2:bit0|           ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|eightBitLeftShift:Display|enARdFF_2:bit0                         ; work         ;
;       |enARdFF_2:bit1|           ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|eightBitLeftShift:Display|enARdFF_2:bit1                         ; work         ;
;       |enARdFF_2:bit2|           ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|eightBitLeftShift:Display|enARdFF_2:bit2                         ; work         ;
;       |enARdFF_2:bit3|           ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|eightBitLeftShift:Display|enARdFF_2:bit3                         ; work         ;
;       |enARdFF_2:bit4|           ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|eightBitLeftShift:Display|enARdFF_2:bit4                         ; work         ;
;       |enARdFF_2:bit5|           ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|eightBitLeftShift:Display|enARdFF_2:bit5                         ; work         ;
;       |enARdFF_2:bit6|           ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|eightBitLeftShift:Display|enARdFF_2:bit6                         ; work         ;
;       |enARdFF_2:bit7|           ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|eightBitLeftShift:Display|enARdFF_2:bit7                         ; work         ;
;    |fourMux:outputMux|           ; 9 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|fourMux:outputMux                                                ; work         ;
;       |h2InMux:twoIN0|           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|fourMux:outputMux|h2InMux:twoIN0                                 ; work         ;
;       |h2InMux:twoIN2|           ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|fourMux:outputMux|h2InMux:twoIN2                                 ; work         ;
;    |fourbitaddsub:addSub|        ; 6 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|fourbitaddsub:addSub                                             ; work         ;
;       |oneBitAdder:bit1|         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|fourbitaddsub:addSub|oneBitAdder:bit1                            ; work         ;
;       |oneBitAdder:bit2|         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|fourbitaddsub:addSub|oneBitAdder:bit2                            ; work         ;
;       |oneBitAdder:bit3|         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|fourbitaddsub:addSub|oneBitAdder:bit3                            ; work         ;
;    |multiplier4bit:myMulti|      ; 29 (8)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti                                           ; work         ;
;       |eightBitAdder:eightAdder| ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|eightBitAdder:eightAdder                  ; work         ;
;          |oneBitAdder:bit1|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|eightBitAdder:eightAdder|oneBitAdder:bit1 ; work         ;
;          |oneBitAdder:bit2|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|eightBitAdder:eightAdder|oneBitAdder:bit2 ; work         ;
;          |oneBitAdder:bit3|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|eightBitAdder:eightAdder|oneBitAdder:bit3 ; work         ;
;          |oneBitAdder:bit4|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|eightBitAdder:eightAdder|oneBitAdder:bit4 ; work         ;
;          |oneBitAdder:bit5|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|eightBitAdder:eightAdder|oneBitAdder:bit5 ; work         ;
;          |oneBitAdder:bit6|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|eightBitAdder:eightAdder|oneBitAdder:bit6 ; work         ;
;       |halfAdder:HA1|            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|halfAdder:HA1                             ; work         ;
;       |halfAdder:HA2|            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|halfAdder:HA2                             ; work         ;
;       |halfAdder:HA3|            ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|halfAdder:HA3                             ; work         ;
;       |halfAdder:HA4|            ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|halfAdder:HA4                             ; work         ;
;       |oneBitAdder:FA2|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|oneBitAdder:FA2                           ; work         ;
;       |oneBitAdder:FA4|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|oneBitAdder:FA4                           ; work         ;
;       |oneBitAdder:FA5|          ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|oneBitAdder:FA5                           ; work         ;
;       |oneBitAdder:FA6|          ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|oneBitAdder:FA6                           ; work         ;
;       |oneBitAdder:FA7|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|oneBitAdder:FA7                           ; work         ;
;       |oneBitAdder:FA8|          ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |datapath|multiplier4bit:myMulti|oneBitAdder:FA8                           ; work         ;
+----------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 8     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |datapath|eightBitLeftShift:Display|enARdFF_2:bit2|int_q ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eightBitLeftShift:Display"                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; controller ; Input  ; Info     ; Stuck at VCC                                                                        ;
; shiftin    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; enable     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; notoutput  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier4bit:myMulti|eightBitAdder:eightAdder"                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_bi[7..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_bi[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; carryout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; carryin    ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier4bit:myMulti|twoComp:input2"                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; isconverted ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplier4bit:myMulti|twoComp:input1"                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; isconverted ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "divider4bit:myDiv|h2InMux4bit:resultMux" ;
+-------+-------+----------+------------------------------------------+
; Port  ; Type  ; Severity ; Details                                  ;
+-------+-------+----------+------------------------------------------+
; w0[3] ; Input ; Info     ; Stuck at GND                             ;
+-------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider4bit:myDiv|fourbitaddsub:fourBitAdder"                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; i_ai[3]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; i_bi       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; carryout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; controller ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; overflow   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "divider4bit:myDiv|fullSubtractor:FS5" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; bin  ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "divider4bit:myDiv|fullSubtractor:FS2" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; bin  ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "divider4bit:myDiv|fullSubtractor:FS0" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; bin  ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider4bit:myDiv|twoComp:input1|fourbitaddsub:fourBitAdder"                                                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; i_bi[3..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; i_bi[0]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; carryout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; controller ; Input  ; Info     ; Stuck at GND                                                                                             ;
; overflow   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider4bit:myDiv"                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; remainder ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Oct 28 16:45:12 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ENABLE_STRICT_PRESERVATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ENABLE_STRICT_PRESERVATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ENABLE_STRICT_PRESERVATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ENABLE_STRICT_PRESERVATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file enardff_2.vhd
    Info (12022): Found design unit 1: enARdFF_2-rtl
    Info (12023): Found entity 1: enARdFF_2
Info (12021): Found 2 design units, including 1 entities, in source file eightbitleftshift.vhd
    Info (12022): Found design unit 1: eightBitLeftShift-bdf_type
    Info (12023): Found entity 1: eightBitLeftShift
Info (12021): Found 2 design units, including 1 entities, in source file divider4bit.vhd
    Info (12022): Found design unit 1: divider4bit-structDiv
    Info (12023): Found entity 1: divider4bit
Info (12021): Found 2 design units, including 1 entities, in source file fullsubtractor.vhd
    Info (12022): Found design unit 1: fullSubtractor-fullSub
    Info (12023): Found entity 1: fullSubtractor
Info (12021): Found 2 design units, including 1 entities, in source file multiplier4bit.vhd
    Info (12022): Found design unit 1: multiplier4bit-structMulti
    Info (12023): Found entity 1: multiplier4bit
Info (12021): Found 2 design units, including 1 entities, in source file fourbitaddsub.vhd
    Info (12022): Found design unit 1: fourbitaddsub-rtl
    Info (12023): Found entity 1: fourbitaddsub
Info (12021): Found 2 design units, including 1 entities, in source file h2inmux.vhd
    Info (12022): Found design unit 1: h2InMux-struct2mux
    Info (12023): Found entity 1: h2InMux
Info (12021): Found 2 design units, including 1 entities, in source file fourmux.vhd
    Info (12022): Found design unit 1: fourMux-struct4InMux
    Info (12023): Found entity 1: fourMux
Info (12021): Found 2 design units, including 1 entities, in source file twoand.vhd
    Info (12022): Found design unit 1: twoAnd-andLogic
    Info (12023): Found entity 1: twoAnd
Info (12021): Found 2 design units, including 1 entities, in source file onebitadder.vhd
    Info (12022): Found design unit 1: oneBitAdder-rtl
    Info (12023): Found entity 1: oneBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file halfadder.vhd
    Info (12022): Found design unit 1: halfAdder-structhalfAdder
    Info (12023): Found entity 1: halfAdder
Info (12021): Found 2 design units, including 1 entities, in source file fourbitmulti.vhd
    Info (12022): Found design unit 1: fourBitMulti-structfourMulti
    Info (12023): Found entity 1: fourBitMulti
Warning (12019): Can't analyze file -- file comparator.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file h2inmux4bit.vhd
    Info (12022): Found design unit 1: h2InMux4bit-struct2mux4b
    Info (12023): Found entity 1: h2InMux4bit
Info (12021): Found 2 design units, including 1 entities, in source file twocomp.vhd
    Info (12022): Found design unit 1: twoComp-structTwoComp
    Info (12023): Found entity 1: twoComp
Info (12021): Found 2 design units, including 1 entities, in source file eightbitadder.vhd
    Info (12022): Found design unit 1: eightBitAdder-struct8bitAdd
    Info (12023): Found entity 1: eightBitAdder
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-structData
    Info (12023): Found entity 1: datapath
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Info (12128): Elaborating entity "divider4bit" for hierarchy "divider4bit:myDiv"
Warning (10036): Verilog HDL or VHDL warning at divider4bit.vhd(38): object "NOTdivisor" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at divider4bit.vhd(38): used implicit default value for signal "NOTB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "twoComp" for hierarchy "divider4bit:myDiv|twoComp:input1"
Info (12128): Elaborating entity "fourbitaddsub" for hierarchy "divider4bit:myDiv|twoComp:input1|fourbitaddsub:fourBitAdder"
Warning (10036): Verilog HDL or VHDL warning at fourbitaddsub.vhd(45): object "gnd" assigned a value but never read
Info (12128): Elaborating entity "oneBitAdder" for hierarchy "divider4bit:myDiv|twoComp:input1|fourbitaddsub:fourBitAdder|oneBitAdder:bit0"
Info (12128): Elaborating entity "h2InMux4bit" for hierarchy "divider4bit:myDiv|twoComp:input1|h2InMux4bit:mux"
Info (12128): Elaborating entity "fullSubtractor" for hierarchy "divider4bit:myDiv|fullSubtractor:FS0"
Info (12128): Elaborating entity "multiplier4bit" for hierarchy "multiplier4bit:myMulti"
Warning (10036): Verilog HDL or VHDL warning at multiplier4bit.vhd(53): object "convertPlier" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at multiplier4bit.vhd(53): object "convertPlicand" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at multiplier4bit.vhd(54): object "NPI" assigned a value but never read
Info (12128): Elaborating entity "halfAdder" for hierarchy "multiplier4bit:myMulti|halfAdder:HA1"
Info (12128): Elaborating entity "eightBitAdder" for hierarchy "multiplier4bit:myMulti|eightBitAdder:eightAdder"
Info (12128): Elaborating entity "h2InMux" for hierarchy "multiplier4bit:myMulti|h2InMux:mux"
Info (12128): Elaborating entity "fourMux" for hierarchy "fourMux:outputMux"
Info (12128): Elaborating entity "eightBitLeftShift" for hierarchy "eightBitLeftShift:Display"
Info (12128): Elaborating entity "enARdFF_2" for hierarchy "eightBitLeftShift:Display|enARdFF_2:bit0"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored assignments for entity "eightBitAddSub" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity eightBitAddSub -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity eightBitAddSub -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 100 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 77 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 129 warnings
    Info: Peak virtual memory: 4748 megabytes
    Info: Processing ended: Fri Oct 28 16:45:15 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


