##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: Clock_2       | Frequency: 52.09 MHz  | Target: 0.05 MHz   | 
Clock: CyBUS_CLK     | Frequency: 53.29 MHz  | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2       Clock_2        2.175e+007       21730801    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        41666.7          22903       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_2(0)_PAD  30630         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 52.09 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21730801p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13009
-------------------------------------   ----- 
End-of-path arrival time (ps)           13009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q                      macrocell12     1250   1250  21730801  RISE       1
\GBCL:BUART:counter_load_not\/main_3           macrocell2      6096   7346  21730801  RISE       1
\GBCL:BUART:counter_load_not\/q                macrocell2      3350  10696  21730801  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2313  13009  21730801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 53.29 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_state_0\/main_3
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 22903p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15254
-------------------------------------   ----- 
End-of-path arrival time (ps)           15254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell1       3044   3044  22903  RISE       1
\GBCL:BUART:rx_postpoll\/main_1  macrocell6    5799   8843  22903  RISE       1
\GBCL:BUART:rx_postpoll\/q       macrocell6    3350  12193  22903  RISE       1
\GBCL:BUART:rx_state_0\/main_3   macrocell16   3061  15254  22903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_state_0\/main_3
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 22903p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15254
-------------------------------------   ----- 
End-of-path arrival time (ps)           15254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell1       3044   3044  22903  RISE       1
\GBCL:BUART:rx_postpoll\/main_1  macrocell6    5799   8843  22903  RISE       1
\GBCL:BUART:rx_postpoll\/q       macrocell6    3350  12193  22903  RISE       1
\GBCL:BUART:rx_state_0\/main_3   macrocell16   3061  15254  22903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21730801p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13009
-------------------------------------   ----- 
End-of-path arrival time (ps)           13009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q                      macrocell12     1250   1250  21730801  RISE       1
\GBCL:BUART:counter_load_not\/main_3           macrocell2      6096   7346  21730801  RISE       1
\GBCL:BUART:counter_load_not\/q                macrocell2      3350  10696  21730801  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2313  13009  21730801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_state_0\/main_3
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 22903p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15254
-------------------------------------   ----- 
End-of-path arrival time (ps)           15254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell1       3044   3044  22903  RISE       1
\GBCL:BUART:rx_postpoll\/main_1  macrocell6    5799   8843  22903  RISE       1
\GBCL:BUART:rx_postpoll\/q       macrocell6    3350  12193  22903  RISE       1
\GBCL:BUART:rx_state_0\/main_3   macrocell16   3061  15254  22903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_status_3\/main_3
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 22903p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15254
-------------------------------------   ----- 
End-of-path arrival time (ps)           15254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell1       3044   3044  22903  RISE       1
\GBCL:BUART:rx_postpoll\/main_1  macrocell6    5799   8843  22903  RISE       1
\GBCL:BUART:rx_postpoll\/q       macrocell6    3350  12193  22903  RISE       1
\GBCL:BUART:rx_status_3\/main_3  macrocell25   3061  15254  22903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22932p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15265
-------------------------------------   ----- 
End-of-path arrival time (ps)           15265
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                              iocell1         3044   3044  22903  RISE       1
\GBCL:BUART:rx_postpoll\/main_1         macrocell6      5799   8843  22903  RISE       1
\GBCL:BUART:rx_postpoll\/q              macrocell6      3350  12193  22903  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3072  15265  22932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 23010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15147
-------------------------------------   ----- 
End-of-path arrival time (ps)           15147
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                               iocell1       3044   3044  22903  RISE       1
\GBCL:BUART:rx_postpoll\/main_1          macrocell6    5799   8843  22903  RISE       1
\GBCL:BUART:rx_postpoll\/q               macrocell6    3350  12193  22903  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_3  macrocell26   2954  15147  23010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_parity_bit\/main_3
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 23010p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15147
-------------------------------------   ----- 
End-of-path arrival time (ps)           15147
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                         iocell1       3044   3044  22903  RISE       1
\GBCL:BUART:rx_postpoll\/main_1    macrocell6    5799   8843  22903  RISE       1
\GBCL:BUART:rx_postpoll\/q         macrocell6    3350  12193  22903  RISE       1
\GBCL:BUART:rx_parity_bit\/main_3  macrocell28   2954  15147  23010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:pollcount_1\/main_3
Capture Clock  : \GBCL:BUART:pollcount_1\/clock_0
Path slack     : 28407p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9749
-------------------------------------   ---- 
End-of-path arrival time (ps)           9749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell1       3044   3044  22903  RISE       1
\GBCL:BUART:pollcount_1\/main_3  macrocell22   6705   9749  28407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:pollcount_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:pollcount_0\/main_2
Capture Clock  : \GBCL:BUART:pollcount_0\/clock_0
Path slack     : 28407p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9749
-------------------------------------   ---- 
End-of-path arrival time (ps)           9749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell1       3044   3044  22903  RISE       1
\GBCL:BUART:pollcount_0\/main_2  macrocell23   6705   9749  28407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:pollcount_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_state_2\/main_5
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 30052p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8105
-------------------------------------   ---- 
End-of-path arrival time (ps)           8105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                      iocell1       3044   3044  22903  RISE       1
\GBCL:BUART:rx_state_2\/main_5  macrocell19   5061   8105  30052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \GBCL:BUART:rx_last\/main_0
Capture Clock  : \GBCL:BUART:rx_last\/clock_0
Path slack     : 30052p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#522 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8105
-------------------------------------   ---- 
End-of-path arrival time (ps)           8105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                   iocell1       3044   3044  22903  RISE       1
\GBCL:BUART:rx_last\/main_0  macrocell27   5061   8105  30052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_last\/clock_0                               macrocell27         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21730801p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13009
-------------------------------------   ----- 
End-of-path arrival time (ps)           13009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q                      macrocell12     1250   1250  21730801  RISE       1
\GBCL:BUART:counter_load_not\/main_3           macrocell2      6096   7346  21730801  RISE       1
\GBCL:BUART:counter_load_not\/q                macrocell2      3350  10696  21730801  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2313  13009  21730801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GBCL:BUART:sTX:TxSts\/status_0
Capture Clock  : \GBCL:BUART:sTX:TxSts\/clock
Path slack     : 21730934p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18566
-------------------------------------   ----- 
End-of-path arrival time (ps)           18566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  21730934  RISE       1
\GBCL:BUART:tx_status_0\/main_3                 macrocell3      5776   9356  21730934  RISE       1
\GBCL:BUART:tx_status_0\/q                      macrocell3      3350  12706  21730934  RISE       1
\GBCL:BUART:sTX:TxSts\/status_0                 statusicell1    5860  18566  21730934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:sRX:RxBitCounter\/load
Capture Clock  : \GBCL:BUART:sRX:RxBitCounter\/clock
Path slack     : 21731962p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21744640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12678
-------------------------------------   ----- 
End-of-path arrival time (ps)           12678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  21731962  RISE       1
\GBCL:BUART:rx_counter_load\/main_0  macrocell5    5756   7006  21731962  RISE       1
\GBCL:BUART:rx_counter_load\/q       macrocell5    3350  10356  21731962  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/load   count7cell    2322  12678  21731962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_status_2\/main_2
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21736972p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9518
-------------------------------------   ---- 
End-of-path arrival time (ps)           9518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  21736972  RISE       1
\GBCL:BUART:rx_status_2\/main_2  macrocell24   8268   9518  21736972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:tx_bitclk\/main_3
Capture Clock  : \GBCL:BUART:tx_bitclk\/clock_0
Path slack     : 21737192p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9298
-------------------------------------   ---- 
End-of-path arrival time (ps)           9298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q      macrocell12   1250   1250  21730801  RISE       1
\GBCL:BUART:tx_bitclk\/main_3  macrocell13   8048   9298  21737192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \GBCL:BUART:sRX:RxSts\/status_4
Capture Clock  : \GBCL:BUART:sRX:RxSts\/clock
Path slack     : 21737364p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12136
-------------------------------------   ----- 
End-of-path arrival time (ps)           12136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  21737364  RISE       1
\GBCL:BUART:rx_status_4\/main_1                 macrocell7      2888   6468  21737364  RISE       1
\GBCL:BUART:rx_status_4\/q                      macrocell7      3350   9818  21737364  RISE       1
\GBCL:BUART:sRX:RxSts\/status_4                 statusicell2    2317  12136  21737364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \GBCL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21737400p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9090
-------------------------------------   ---- 
End-of-path arrival time (ps)           9090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q               macrocell18   1250   1250  21732694  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/main_2  macrocell21   7840   9090  21737400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_status_2\/main_3
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21737400p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9090
-------------------------------------   ---- 
End-of-path arrival time (ps)           9090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q        macrocell18   1250   1250  21732694  RISE       1
\GBCL:BUART:rx_status_2\/main_3  macrocell24   7840   9090  21737400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_load_fifo\/main_3
Capture Clock  : \GBCL:BUART:rx_load_fifo\/clock_0
Path slack     : 21737410p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9080
-------------------------------------   ---- 
End-of-path arrival time (ps)           9080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q         macrocell18   1250   1250  21732694  RISE       1
\GBCL:BUART:rx_load_fifo\/main_3  macrocell17   7830   9080  21737410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_load_fifo\/main_2
Capture Clock  : \GBCL:BUART:rx_load_fifo\/clock_0
Path slack     : 21737545p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8945
-------------------------------------   ---- 
End-of-path arrival time (ps)           8945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q   macrocell20   1250   1250  21736972  RISE       1
\GBCL:BUART:rx_load_fifo\/main_2  macrocell17   7695   8945  21737545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_state_2\/main_3
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21737574p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8916
-------------------------------------   ---- 
End-of-path arrival time (ps)           8916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q       macrocell18   1250   1250  21732694  RISE       1
\GBCL:BUART:rx_state_2\/main_3  macrocell19   7666   8916  21737574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_load_fifo\/main_0
Capture Clock  : \GBCL:BUART:rx_load_fifo\/clock_0
Path slack     : 21737857p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8633
-------------------------------------   ---- 
End-of-path arrival time (ps)           8633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  21731962  RISE       1
\GBCL:BUART:rx_load_fifo\/main_0  macrocell17   7383   8633  21737857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:tx_state_1\/main_1
Capture Clock  : \GBCL:BUART:tx_state_1\/clock_0
Path slack     : 21737960p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8530
-------------------------------------   ---- 
End-of-path arrival time (ps)           8530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q       macrocell11   1250   1250  21732319  RISE       1
\GBCL:BUART:tx_state_1\/main_1  macrocell10   7280   8530  21737960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:tx_state_2\/main_1
Capture Clock  : \GBCL:BUART:tx_state_2\/clock_0
Path slack     : 21737960p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8530
-------------------------------------   ---- 
End-of-path arrival time (ps)           8530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q       macrocell11   1250   1250  21732319  RISE       1
\GBCL:BUART:tx_state_2\/main_1  macrocell12   7280   8530  21737960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_2
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21737960p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8530
-------------------------------------   ---- 
End-of-path arrival time (ps)           8530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q          macrocell11   1250   1250  21732319  RISE       1
\GBCL:BUART:tx_parity_bit\/main_2  macrocell15   7280   8530  21737960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21737961p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q          macrocell20     1250   1250  21736972  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4779   6029  21737961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21738022p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5968
-------------------------------------   ---- 
End-of-path arrival time (ps)           5968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  21731962  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4718   5968  21738022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \GBCL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21738296p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8194
-------------------------------------   ---- 
End-of-path arrival time (ps)           8194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q               macrocell16   1250   1250  21732787  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/main_1  macrocell21   6944   8194  21738296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_status_2\/main_1
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21738296p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8194
-------------------------------------   ---- 
End-of-path arrival time (ps)           8194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q        macrocell16   1250   1250  21732787  RISE       1
\GBCL:BUART:rx_status_2\/main_1  macrocell24   6944   8194  21738296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \GBCL:BUART:tx_state_0\/main_3
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21738388p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8102
-------------------------------------   ---- 
End-of-path arrival time (ps)           8102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  21730934  RISE       1
\GBCL:BUART:tx_state_0\/main_3                  macrocell11     4522   8102  21738388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \GBCL:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21738428p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q                macrocell11     1250   1250  21732319  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4312   5562  21738428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:txn\/main_2
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21738518p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7972
-------------------------------------   ---- 
End-of-path arrival time (ps)           7972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q  macrocell11   1250   1250  21732319  RISE       1
\GBCL:BUART:txn\/main_2    macrocell9    6722   7972  21738518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \GBCL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21738612p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7878
-------------------------------------   ---- 
End-of-path arrival time (ps)           7878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q               macrocell19   1250   1250  21733321  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/main_3  macrocell21   6628   7878  21738612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_status_2\/main_4
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21738612p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7878
-------------------------------------   ---- 
End-of-path arrival time (ps)           7878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q        macrocell19   1250   1250  21733321  RISE       1
\GBCL:BUART:rx_status_2\/main_4  macrocell24   6628   7878  21738612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_load_fifo\/main_4
Capture Clock  : \GBCL:BUART:rx_load_fifo\/clock_0
Path slack     : 21738624p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q         macrocell19   1250   1250  21733321  RISE       1
\GBCL:BUART:rx_load_fifo\/main_4  macrocell17   6616   7866  21738624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_state_0\/main_0
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21738690p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  21731962  RISE       1
\GBCL:BUART:rx_state_0\/main_0    macrocell16   6550   7800  21738690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_state_3\/main_0
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21738690p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  21731962  RISE       1
\GBCL:BUART:rx_state_3\/main_0    macrocell18   6550   7800  21738690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_status_3\/main_0
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 21738690p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  21731962  RISE       1
\GBCL:BUART:rx_status_3\/main_0   macrocell25   6550   7800  21738690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21738699p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7791
-------------------------------------   ---- 
End-of-path arrival time (ps)           7791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q         macrocell14   1250   1250  21731962  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_0  macrocell26   6541   7791  21738699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_0
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21738699p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7791
-------------------------------------   ---- 
End-of-path arrival time (ps)           7791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q   macrocell14   1250   1250  21731962  RISE       1
\GBCL:BUART:rx_parity_bit\/main_0  macrocell28   6541   7791  21738699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_load_fifo\/main_1
Capture Clock  : \GBCL:BUART:rx_load_fifo\/clock_0
Path slack     : 21738857p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q         macrocell16   1250   1250  21732787  RISE       1
\GBCL:BUART:rx_load_fifo\/main_1  macrocell17   6383   7633  21738857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21738879p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q                macrocell16     1250   1250  21732787  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3861   5111  21738879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_state_0\/main_4
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21738921p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q       macrocell18   1250   1250  21732694  RISE       1
\GBCL:BUART:rx_state_0\/main_4  macrocell16   6319   7569  21738921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_state_3\/main_3
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21738921p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q       macrocell18   1250   1250  21732694  RISE       1
\GBCL:BUART:rx_state_3\/main_3  macrocell18   6319   7569  21738921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_status_3\/main_4
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 21738921p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q        macrocell18   1250   1250  21732694  RISE       1
\GBCL:BUART:rx_status_3\/main_4  macrocell25   6319   7569  21738921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:tx_state_0\/main_4
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21739144p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7346
-------------------------------------   ---- 
End-of-path arrival time (ps)           7346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q       macrocell12   1250   1250  21730801  RISE       1
\GBCL:BUART:tx_state_0\/main_4  macrocell11   6096   7346  21739144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \GBCL:BUART:txn\/main_3
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21739196p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7294
-------------------------------------   ---- 
End-of-path arrival time (ps)           7294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  21739196  RISE       1
\GBCL:BUART:txn\/main_3                macrocell9      2924   7294  21739196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21739200p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q          macrocell20   1250   1250  21736972  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_2  macrocell26   6040   7290  21739200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_2
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21739200p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7290
-------------------------------------   ---- 
End-of-path arrival time (ps)           7290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q    macrocell20   1250   1250  21736972  RISE       1
\GBCL:BUART:rx_parity_bit\/main_2  macrocell28   6040   7290  21739200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21739214p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7276
-------------------------------------   ---- 
End-of-path arrival time (ps)           7276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q                macrocell18   1250   1250  21732694  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_4  macrocell26   6026   7276  21739214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_3\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_4
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21739214p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7276
-------------------------------------   ---- 
End-of-path arrival time (ps)           7276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_3\/q          macrocell18   1250   1250  21732694  RISE       1
\GBCL:BUART:rx_parity_bit\/main_4  macrocell28   6026   7276  21739214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \GBCL:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21739238p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q                macrocell10     1250   1250  21731608  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3502   4752  21739238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GBCL:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \GBCL:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21739266p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21743990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  21733255  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4534   4724  21739266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_state_0\/main_2
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21739355p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  21736972  RISE       1
\GBCL:BUART:rx_state_0\/main_2   macrocell16   5885   7135  21739355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_state_3\/main_2
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21739355p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  21736972  RISE       1
\GBCL:BUART:rx_state_3\/main_2   macrocell18   5885   7135  21739355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_status_3\/main_2
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 21739355p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7135
-------------------------------------   ---- 
End-of-path arrival time (ps)           7135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  21736972  RISE       1
\GBCL:BUART:rx_status_3\/main_2  macrocell25   5885   7135  21739355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:tx_bitclk\/main_0
Capture Clock  : \GBCL:BUART:tx_bitclk\/clock_0
Path slack     : 21739366p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q      macrocell10   1250   1250  21731608  RISE       1
\GBCL:BUART:tx_bitclk\/main_0  macrocell13   5874   7124  21739366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_state_2\/main_0
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21739497p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6993
-------------------------------------   ---- 
End-of-path arrival time (ps)           6993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  21731962  RISE       1
\GBCL:BUART:rx_state_2\/main_0    macrocell19   5743   6993  21739497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \GBCL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21739514p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6976
-------------------------------------   ---- 
End-of-path arrival time (ps)           6976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  21731962  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/main_0  macrocell21   5726   6976  21739514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_stop1_reg\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_ctrl_mark_last\/q
Path End       : \GBCL:BUART:rx_status_2\/main_0
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21739514p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6976
-------------------------------------   ---- 
End-of-path arrival time (ps)           6976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_ctrl_mark_last\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  21731962  RISE       1
\GBCL:BUART:rx_status_2\/main_0   macrocell24   5726   6976  21739514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_state_0\/main_5
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21739520p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q       macrocell19   1250   1250  21733321  RISE       1
\GBCL:BUART:rx_state_0\/main_5  macrocell16   5720   6970  21739520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_state_3\/main_4
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21739520p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q       macrocell19   1250   1250  21733321  RISE       1
\GBCL:BUART:rx_state_3\/main_4  macrocell18   5720   6970  21739520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_status_3\/main_5
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 21739520p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q        macrocell19   1250   1250  21733321  RISE       1
\GBCL:BUART:rx_status_3\/main_5  macrocell25   5720   6970  21739520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_bitclk\/q
Path End       : \GBCL:BUART:tx_state_1\/main_4
Capture Clock  : \GBCL:BUART:tx_state_1\/clock_0
Path slack     : 21739706p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_bitclk\/q        macrocell13   1250   1250  21739706  RISE       1
\GBCL:BUART:tx_state_1\/main_4  macrocell10   5534   6784  21739706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_bitclk\/q
Path End       : \GBCL:BUART:tx_state_2\/main_4
Capture Clock  : \GBCL:BUART:tx_state_2\/clock_0
Path slack     : 21739706p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_bitclk\/q        macrocell13   1250   1250  21739706  RISE       1
\GBCL:BUART:tx_state_2\/main_4  macrocell12   5534   6784  21739706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_bitclk\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_4
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21739706p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_bitclk\/q           macrocell13   1250   1250  21739706  RISE       1
\GBCL:BUART:tx_parity_bit\/main_4  macrocell15   5534   6784  21739706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GBCL:BUART:tx_state_1\/main_2
Capture Clock  : \GBCL:BUART:tx_state_1\/clock_0
Path slack     : 21739768p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  21733255  RISE       1
\GBCL:BUART:tx_state_1\/main_2               macrocell10     6532   6722  21739768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GBCL:BUART:tx_state_2\/main_2
Capture Clock  : \GBCL:BUART:tx_state_2\/clock_0
Path slack     : 21739768p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6722
-------------------------------------   ---- 
End-of-path arrival time (ps)           6722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  21733255  RISE       1
\GBCL:BUART:tx_state_2\/main_2               macrocell12     6532   6722  21739768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:tx_state_0\/main_0
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21739951p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6539
-------------------------------------   ---- 
End-of-path arrival time (ps)           6539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q       macrocell10   1250   1250  21731608  RISE       1
\GBCL:BUART:tx_state_0\/main_0  macrocell11   5289   6539  21739951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_bitclk_enable\/q
Path End       : \GBCL:BUART:rx_state_2\/main_2
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21740117p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6373
-------------------------------------   ---- 
End-of-path arrival time (ps)           6373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  21736972  RISE       1
\GBCL:BUART:rx_state_2\/main_2   macrocell19   5123   6373  21740117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GBCL:BUART:tx_bitclk\/main_2
Capture Clock  : \GBCL:BUART:tx_bitclk\/clock_0
Path slack     : 21740162p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6328
-------------------------------------   ---- 
End-of-path arrival time (ps)           6328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  21733255  RISE       1
\GBCL:BUART:tx_bitclk\/main_2                macrocell13     6138   6328  21740162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_bitclk\/q
Path End       : \GBCL:BUART:txn\/main_6
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21740267p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_bitclk\/q  macrocell13   1250   1250  21739706  RISE       1
\GBCL:BUART:txn\/main_6   macrocell9    4973   6223  21740267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_state_2\/main_1
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21740321p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6169
-------------------------------------   ---- 
End-of-path arrival time (ps)           6169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q       macrocell16   1250   1250  21732787  RISE       1
\GBCL:BUART:rx_state_2\/main_1  macrocell19   4919   6169  21740321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_1
Path End       : \GBCL:BUART:pollcount_1\/main_1
Capture Clock  : \GBCL:BUART:pollcount_1\/clock_0
Path slack     : 21740450p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6040
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21740450  RISE       1
\GBCL:BUART:pollcount_1\/main_1        macrocell22   4100   6040  21740450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:pollcount_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_1
Path End       : \GBCL:BUART:pollcount_0\/main_1
Capture Clock  : \GBCL:BUART:pollcount_0\/clock_0
Path slack     : 21740450p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6040
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21740450  RISE       1
\GBCL:BUART:pollcount_0\/main_1        macrocell23   4100   6040  21740450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:pollcount_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21740504p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q                macrocell19   1250   1250  21733321  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_5  macrocell26   4736   5986  21740504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_5
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21740504p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q          macrocell19   1250   1250  21733321  RISE       1
\GBCL:BUART:rx_parity_bit\/main_5  macrocell28   4736   5986  21740504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_2
Path End       : \GBCL:BUART:pollcount_1\/main_0
Capture Clock  : \GBCL:BUART:pollcount_1\/clock_0
Path slack     : 21740620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21740620  RISE       1
\GBCL:BUART:pollcount_1\/main_0        macrocell22   3930   5870  21740620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:pollcount_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_2
Path End       : \GBCL:BUART:pollcount_0\/main_0
Capture Clock  : \GBCL:BUART:pollcount_0\/clock_0
Path slack     : 21740620p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5870
-------------------------------------   ---- 
End-of-path arrival time (ps)           5870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21740620  RISE       1
\GBCL:BUART:pollcount_0\/main_0        macrocell23   3930   5870  21740620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:pollcount_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_load_fifo\/q
Path End       : \GBCL:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \GBCL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21741092p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_load_fifo\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_load_fifo\/q            macrocell17     1250   1250  21739370  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4528   5778  21741092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21741393p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q                macrocell16   1250   1250  21732787  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_1  macrocell26   3847   5097  21741393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_1
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21741393p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q          macrocell16   1250   1250  21732787  RISE       1
\GBCL:BUART:rx_parity_bit\/main_1  macrocell28   3847   5097  21741393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_state_0\/main_1
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21741410p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q       macrocell16   1250   1250  21732787  RISE       1
\GBCL:BUART:rx_state_0\/main_1  macrocell16   3830   5080  21741410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_state_3\/main_1
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21741410p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q       macrocell16   1250   1250  21732787  RISE       1
\GBCL:BUART:rx_state_3\/main_1  macrocell18   3830   5080  21741410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_0\/q
Path End       : \GBCL:BUART:rx_status_3\/main_1
Capture Clock  : \GBCL:BUART:rx_status_3\/clock_0
Path slack     : 21741410p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5080
-------------------------------------   ---- 
End-of-path arrival time (ps)           5080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_0\/q        macrocell16   1250   1250  21732787  RISE       1
\GBCL:BUART:rx_status_3\/main_1  macrocell25   3830   5080  21741410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_state_2\/q
Path End       : \GBCL:BUART:rx_state_2\/main_4
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21741419p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_state_2\/q       macrocell19   1250   1250  21733321  RISE       1
\GBCL:BUART:rx_state_2\/main_4  macrocell19   3821   5071  21741419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:tx_state_0\/main_1
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21741563p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q       macrocell11   1250   1250  21732319  RISE       1
\GBCL:BUART:tx_state_0\/main_1  macrocell11   3677   4927  21741563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \GBCL:BUART:tx_state_0\/main_2
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21741598p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  21733255  RISE       1
\GBCL:BUART:tx_state_0\/main_2               macrocell11     4702   4892  21741598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_4
Path End       : \GBCL:BUART:rx_state_0\/main_8
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21741659p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21741659  RISE       1
\GBCL:BUART:rx_state_0\/main_8         macrocell16   2891   4831  21741659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_4
Path End       : \GBCL:BUART:rx_state_3\/main_7
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21741659p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21741659  RISE       1
\GBCL:BUART:rx_state_3\/main_7         macrocell18   2891   4831  21741659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_6
Path End       : \GBCL:BUART:rx_state_0\/main_6
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21741665p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21741665  RISE       1
\GBCL:BUART:rx_state_0\/main_6         macrocell16   2885   4825  21741665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_6
Path End       : \GBCL:BUART:rx_state_3\/main_5
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21741665p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21741665  RISE       1
\GBCL:BUART:rx_state_3\/main_5         macrocell18   2885   4825  21741665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_5
Path End       : \GBCL:BUART:rx_state_0\/main_7
Capture Clock  : \GBCL:BUART:rx_state_0\/clock_0
Path slack     : 21741666p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21741666  RISE       1
\GBCL:BUART:rx_state_0\/main_7         macrocell16   2884   4824  21741666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_0\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_5
Path End       : \GBCL:BUART:rx_state_3\/main_6
Capture Clock  : \GBCL:BUART:rx_state_3\/clock_0
Path slack     : 21741666p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4824
-------------------------------------   ---- 
End-of-path arrival time (ps)           4824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21741666  RISE       1
\GBCL:BUART:rx_state_3\/main_6         macrocell18   2884   4824  21741666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_3\/clock_0                            macrocell18         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_parity_error_pre\/q
Path End       : \GBCL:BUART:rx_status_2\/main_5
Capture Clock  : \GBCL:BUART:rx_status_2\/clock_0
Path slack     : 21741814p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_parity_error_pre\/q  macrocell26   1250   1250  21741814  RISE       1
\GBCL:BUART:rx_status_2\/main_5     macrocell24   3426   4676  21741814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_1
Path End       : \GBCL:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \GBCL:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21741918p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21740450  RISE       1
\GBCL:BUART:rx_bitclk_enable\/main_1   macrocell20   2632   4572  21741918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_0\/q
Path End       : \GBCL:BUART:tx_bitclk\/main_1
Capture Clock  : \GBCL:BUART:tx_bitclk\/clock_0
Path slack     : 21742134p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_0\/q      macrocell11   1250   1250  21732319  RISE       1
\GBCL:BUART:tx_bitclk\/main_1  macrocell13   3106   4356  21742134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:txn\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_0
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21742175p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:txn\/q                 macrocell9    1250   1250  21742175  RISE       1
\GBCL:BUART:tx_parity_bit\/main_0  macrocell15   3065   4315  21742175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_2
Path End       : \GBCL:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \GBCL:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21742230p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21740620  RISE       1
\GBCL:BUART:rx_bitclk_enable\/main_0   macrocell20   2320   4260  21742230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sRX:RxBitCounter\/count_0
Path End       : \GBCL:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \GBCL:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21742243p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  21742243  RISE       1
\GBCL:BUART:rx_bitclk_enable\/main_2   macrocell20   2307   4247  21742243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_bitclk_enable\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:txn\/q
Path End       : \GBCL:BUART:txn\/main_0
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21742292p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:txn\/q       macrocell9    1250   1250  21742175  RISE       1
\GBCL:BUART:txn\/main_0  macrocell9    2948   4198  21742292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GBCL:BUART:txn\/main_5
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21742309p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  21742309  RISE       1
\GBCL:BUART:txn\/main_5                      macrocell9      3991   4181  21742309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:tx_state_1\/main_3
Capture Clock  : \GBCL:BUART:tx_state_1\/clock_0
Path slack     : 21742332p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q       macrocell12   1250   1250  21730801  RISE       1
\GBCL:BUART:tx_state_1\/main_3  macrocell10   2908   4158  21742332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:tx_state_2\/main_3
Capture Clock  : \GBCL:BUART:tx_state_2\/clock_0
Path slack     : 21742332p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q       macrocell12   1250   1250  21730801  RISE       1
\GBCL:BUART:tx_state_2\/main_3  macrocell12   2908   4158  21742332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_3
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21742332p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4158
-------------------------------------   ---- 
End-of-path arrival time (ps)           4158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q          macrocell12   1250   1250  21730801  RISE       1
\GBCL:BUART:tx_parity_bit\/main_3  macrocell15   2908   4158  21742332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_2\/q
Path End       : \GBCL:BUART:txn\/main_4
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21742335p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_2\/q  macrocell12   1250   1250  21730801  RISE       1
\GBCL:BUART:txn\/main_4    macrocell9    2905   4155  21742335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_parity_error_pre\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21742587p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3903
-------------------------------------   ---- 
End-of-path arrival time (ps)           3903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_parity_error_pre\/q       macrocell26   1250   1250  21741814  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_6  macrocell26   2653   3903  21742587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_parity_bit\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_5
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21742650p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_parity_bit\/q       macrocell15   1250   1250  21742650  RISE       1
\GBCL:BUART:tx_parity_bit\/main_5  macrocell15   2590   3840  21742650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_parity_bit\/q
Path End       : \GBCL:BUART:txn\/main_7
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21742651p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_parity_bit\/q  macrocell15   1250   1250  21742650  RISE       1
\GBCL:BUART:txn\/main_7       macrocell9    2589   3839  21742651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:tx_state_1\/main_0
Capture Clock  : \GBCL:BUART:tx_state_1\/clock_0
Path slack     : 21742659p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q       macrocell10   1250   1250  21731608  RISE       1
\GBCL:BUART:tx_state_1\/main_0  macrocell10   2581   3831  21742659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:tx_state_2\/main_0
Capture Clock  : \GBCL:BUART:tx_state_2\/clock_0
Path slack     : 21742659p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q       macrocell10   1250   1250  21731608  RISE       1
\GBCL:BUART:tx_state_2\/main_0  macrocell12   2581   3831  21742659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:tx_parity_bit\/main_1
Capture Clock  : \GBCL:BUART:tx_parity_bit\/clock_0
Path slack     : 21742659p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q          macrocell10   1250   1250  21731608  RISE       1
\GBCL:BUART:tx_parity_bit\/main_1  macrocell15   2581   3831  21742659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_parity_bit\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_state_1\/q
Path End       : \GBCL:BUART:txn\/main_1
Capture Clock  : \GBCL:BUART:txn\/clock_0
Path slack     : 21742660p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_state_1\/q  macrocell10   1250   1250  21731608  RISE       1
\GBCL:BUART:txn\/main_1    macrocell9    2580   3830  21742660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:tx_bitclk\/q
Path End       : \GBCL:BUART:tx_state_0\/main_6
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21742919p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:tx_bitclk\/q        macrocell13   1250   1250  21739706  RISE       1
\GBCL:BUART:tx_state_0\/main_6  macrocell11   2321   3571  21742919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:pollcount_1\/q
Path End       : \GBCL:BUART:pollcount_1\/main_2
Capture Clock  : \GBCL:BUART:pollcount_1\/clock_0
Path slack     : 21742929p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:pollcount_1\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:pollcount_1\/q       macrocell22   1250   1250  21735590  RISE       1
\GBCL:BUART:pollcount_1\/main_2  macrocell22   2311   3561  21742929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:pollcount_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_parity_bit\/q
Path End       : \GBCL:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \GBCL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21742936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_parity_bit\/q             macrocell28   1250   1250  21742936  RISE       1
\GBCL:BUART:rx_parity_error_pre\/main_7  macrocell26   2304   3554  21742936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_error_pre\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_parity_bit\/q
Path End       : \GBCL:BUART:rx_parity_bit\/main_6
Capture Clock  : \GBCL:BUART:rx_parity_bit\/clock_0
Path slack     : 21742936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_parity_bit\/q       macrocell28   1250   1250  21742936  RISE       1
\GBCL:BUART:rx_parity_bit\/main_6  macrocell28   2304   3554  21742936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_parity_bit\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:pollcount_0\/q
Path End       : \GBCL:BUART:pollcount_1\/main_4
Capture Clock  : \GBCL:BUART:pollcount_1\/clock_0
Path slack     : 21742938p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:pollcount_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:pollcount_0\/q       macrocell23   1250   1250  21735600  RISE       1
\GBCL:BUART:pollcount_1\/main_4  macrocell22   2302   3552  21742938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:pollcount_1\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:pollcount_0\/q
Path End       : \GBCL:BUART:pollcount_0\/main_3
Capture Clock  : \GBCL:BUART:pollcount_0\/clock_0
Path slack     : 21742938p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:pollcount_0\/clock_0                           macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:pollcount_0\/q       macrocell23   1250   1250  21735600  RISE       1
\GBCL:BUART:pollcount_0\/main_3  macrocell23   2302   3552  21742938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:pollcount_0\/clock_0                           macrocell23         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_last\/q
Path End       : \GBCL:BUART:rx_state_2\/main_6
Capture Clock  : \GBCL:BUART:rx_state_2\/clock_0
Path slack     : 21742950p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_last\/clock_0                               macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_last\/q          macrocell27   1250   1250  21742950  RISE       1
\GBCL:BUART:rx_state_2\/main_6  macrocell19   2290   3540  21742950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_state_2\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \GBCL:BUART:tx_state_0\/main_5
Capture Clock  : \GBCL:BUART:tx_state_0\/clock_0
Path slack     : 21743983p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21746490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2507
-------------------------------------   ---- 
End-of-path arrival time (ps)           2507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\GBCL:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  21742309  RISE       1
\GBCL:BUART:tx_state_0\/main_5               macrocell11     2317   2507  21743983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_status_3\/q
Path End       : \GBCL:BUART:sRX:RxSts\/status_3
Capture Clock  : \GBCL:BUART:sRX:RxSts\/clock
Path slack     : 21745319p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_3\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_status_3\/q       macrocell25    1250   1250  21745319  RISE       1
\GBCL:BUART:sRX:RxSts\/status_3  statusicell2   2931   4181  21745319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GBCL:BUART:rx_status_2\/q
Path End       : \GBCL:BUART:sRX:RxSts\/status_2
Capture Clock  : \GBCL:BUART:sRX:RxSts\/clock
Path slack     : 21745947p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   21750000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21749500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:rx_status_2\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\GBCL:BUART:rx_status_2\/q       macrocell24    1250   1250  21745947  RISE       1
\GBCL:BUART:sRX:RxSts\/status_2  statusicell2   2303   3553  21745947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GBCL:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

