{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571344144557 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571344144561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 16:29:04 2019 " "Processing started: Thu Oct 17 16:29:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571344144561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1571344144561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dds -c dds " "Command: quartus_sta dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1571344144561 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1571344144658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1571344144892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1571344144892 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344144935 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344144935 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MISOctl " "Entity MISOctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MOSIctl " "Entity MOSIctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1571344145107 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1571344145107 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dds.sdc " "Synopsys Design Constraints File file not found: 'dds.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1571344145109 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145109 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571344145110 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_sclk spi_sclk " "create_clock -period 1.000 -name spi_sclk spi_sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571344145110 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " "create_clock -period 1.000 -name spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1571344145110 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571344145110 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1571344145112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571344145112 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1571344145112 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1571344145121 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571344145146 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571344145146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.622 " "Worst-case setup slack is -2.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.622            -154.976 clk  " "   -2.622            -154.976 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.740             -41.786 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -1.740             -41.786 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.137             -15.756 spi_sclk  " "   -1.137             -15.756 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 clk  " "    0.285               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "    0.358               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 spi_sclk  " "    0.381               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.139 " "Worst-case recovery slack is -1.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.139             -32.586 spi_sclk  " "   -1.139             -32.586 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.768              -8.985 clk  " "   -0.768              -8.985 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.997 " "Worst-case removal slack is 0.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.997               0.000 clk  " "    0.997               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.315               0.000 spi_sclk  " "    1.315               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -124.088 clk  " "   -3.000            -124.088 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.000 spi_sclk  " "   -3.000             -38.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -47.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -1.000             -47.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145169 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571344145261 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571344145261 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571344145268 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1571344145283 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1571344145540 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571344145567 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571344145577 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571344145577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.287 " "Worst-case setup slack is -2.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.287            -131.157 clk  " "   -2.287            -131.157 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.462             -33.753 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -1.462             -33.753 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.884             -11.904 spi_sclk  " "   -0.884             -11.904 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.249 " "Worst-case hold slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 clk  " "    0.249               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "    0.311               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 spi_sclk  " "    0.333               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.948 " "Worst-case recovery slack is -0.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.948             -26.227 spi_sclk  " "   -0.948             -26.227 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.576              -6.524 clk  " "   -0.576              -6.524 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.914 " "Worst-case removal slack is 0.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.914               0.000 clk  " "    0.914               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127               0.000 spi_sclk  " "    1.127               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -124.088 clk  " "   -3.000            -124.088 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.000 spi_sclk  " "   -3.000             -38.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -47.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -1.000             -47.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145607 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571344145699 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571344145699 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1571344145708 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571344145765 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1571344145767 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1571344145767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.071 " "Worst-case setup slack is -1.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.071             -53.810 clk  " "   -1.071             -53.810 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.567             -11.505 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -0.567             -11.505 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.226              -1.109 spi_sclk  " "   -0.226              -1.109 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "    0.151               0.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clk  " "    0.159               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 spi_sclk  " "    0.199               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.147 " "Worst-case recovery slack is -0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147              -2.735 spi_sclk  " "   -0.147              -2.735 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028              -0.224 clk  " "   -0.028              -0.224 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.536 " "Worst-case removal slack is 0.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.536               0.000 clk  " "    0.536               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.740               0.000 spi_sclk  " "    0.740               0.000 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -117.804 clk  " "   -3.000            -117.804 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.423 spi_sclk  " "   -3.000             -44.423 spi_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -47.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid  " "   -1.000             -47.000 spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\|out_valid " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1571344145820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1571344145820 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 0.0 years or 0.0656 seconds.\n " "Typical MTBF of Design is 0.0 years or 0.0656 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571344145933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571344145933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571344145933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571344145933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.534 ns " "Worst Case Available Settling Time: 0.534 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571344145933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571344145933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571344145933 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1571344145933 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1571344145933 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571344146243 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1571344146243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571344146331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 16:29:06 2019 " "Processing ended: Thu Oct 17 16:29:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571344146331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571344146331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571344146331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1571344146331 ""}
