5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd case1.2.vcd -o case1.2.cdd -v case1.2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" case1.2.v 1 27 1
2 1 6 110015 4 1 100c 0 0 1 9 clock
2 2 6 90015 7 27 100a 1 0 1 26 2
2 3 8 40007 1 0 21004 0 0 1 16 0
2 4 7 80008 2 1 1006 0 0 1 9 a
2 5 8 0 2 2d 104a 3 4 1 26 1002
2 6 9 40007 0 0 21010 0 0 1 20 1
2 7 9 0 0 2d 1022 6 4 1 26 2
2 8 9 110014 0 0 21010 0 0 1 16 0
2 9 9 c000c 0 1 1410 0 0 1 9 b
2 10 9 c0014 0 38 32 8 9
2 11 8 110014 1 0 21008 0 0 1 20 1
2 12 8 c000c 0 1 1410 0 0 1 9 b
2 13 8 c0014 2 38 a 11 12
2 14 21 8000c 1 3d 5002 0 0 1 26 2 $u1
1 clock 3 30004 1 0 0 0 1 25 1102
1 a 4 830004 1 0 0 0 1 25 2
1 b 4 30007 1 0 0 0 1 25 2
4 10 6 2 2
4 7 4 10 2
4 13 6 2 2
4 5 0 13 7
4 2 1 5 0
4 14 1 0 0
3 1 main.$u0 "main.$u0" case1.2.v 0 19 1
3 1 main.$u1 "main.$u1" case1.2.v 0 25 1
2 15 22 50008 1 0 21004 0 0 1 16 0
2 16 22 10001 0 1 1410 0 0 1 9 a
2 17 22 10008 1 37 16 15 16
2 18 23 20003 1 0 1008 0 0 32 52 10 1 0 0 0 0 0 0
2 19 23 10003 2 2c 900a 18 0 32 26 aa aa aa aa aa aa aa aa
2 20 0 0 1 5a 1002 0 0 1 26 2
4 20 0 0 0
4 19 0 20 0
4 17 11 19 19
