$date
	Wed Jul  5 23:57:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 7 ! data_h_out [6:0] $end
$var reg 4 " data_in [3:0] $end
$scope module en $end
$var wire 4 # data_in [3:0] $end
$var wire 1 $ p1 $end
$var wire 1 % p2 $end
$var wire 1 & p3 $end
$var wire 7 ' data_h_out [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101101 '
1&
0%
1$
b101 #
b101 "
b101101 !
$end
#236
0$
1%
0&
b1101010 !
b1101010 '
b1101 "
b1101 #
#652
1$
1&
b1111111 !
b1111111 '
b1111 "
b1111 #
#1068
