#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x14d60a350 .scope module, "QproVerilogTemplate_tb" "QproVerilogTemplate_tb" 2 3;
 .timescale -9 -10;
P_0x14d60a940 .param/l "SYSCLK_PERIOD" 0 2 5, +C4<00000000000000000000000000001010>;
v0x14d61f360_0 .var "NSYSRESET", 0 0;
v0x14d61f400_0 .var "SYSCLK", 0 0;
v0x14d61f4b0_0 .net "status", 0 0, v0x14d61f270_0;  1 drivers
E_0x14d60d5e0 .event edge, v0x14d60dc40_0;
S_0x14d6082e0 .scope module, "uut" "QproVerilogTemplate" 2 30, 3 1 0, S_0x14d60a350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "status";
v0x14d60dc40_0 .net "clk", 0 0, v0x14d61f400_0;  1 drivers
v0x14d61f110_0 .var "cnt", 3 0;
v0x14d61f1c0_0 .net "rst_n", 0 0, v0x14d61f360_0;  1 drivers
v0x14d61f270_0 .var "status", 0 0;
E_0x14d60c2f0 .event posedge, v0x14d60dc40_0;
    .scope S_0x14d6082e0;
T_0 ;
    %wait E_0x14d60c2f0;
    %load/vec4 v0x14d61f1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14d61f110_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x14d61f110_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14d61f110_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x14d61f110_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x14d61f110_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x14d6082e0;
T_1 ;
    %wait E_0x14d60c2f0;
    %load/vec4 v0x14d61f1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14d61f270_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14d61f110_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x14d61f270_0;
    %nor/r;
    %assign/vec4 v0x14d61f270_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14d60a350;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d61f400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14d61f360_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x14d60a350;
T_3 ;
    %vpi_call 2 16 "$dumpfile", "dist/QproVerilogTemplate.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14d60a350 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x14d60a350;
T_4 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14d61f360_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 24 "$stop" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x14d60a350;
T_5 ;
    %wait E_0x14d60d5e0;
    %delay 50, 0;
    %load/vec4 v0x14d61f400_0;
    %nor/r;
    %assign/vec4 v0x14d61f400_0, 0;
    %jmp T_5;
    .thread T_5, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "QproVerilogTemplate/top.v";
