module hsRAM (
    input logic clk,
    input logic we,
    input logic [31:0] data_in,
    input logic [1:0] wr_addr, rd_addr,
    output logic [31:0] data_out
);

    logic [31:0] mem[4];
    
    initial
    begin
        $readmemh("scores.txt", mem);
    end
    
    always_ff @ (posedge clk)
    begin
        if (we)
            mem[wr_addr] <= data_in;
        data_out <= mem[rd_addr];
    end

endmodule