{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704942714098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704942714098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:11:54 2024 " "Processing started: Wed Jan 10 21:11:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704942714098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942714098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942714098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704942714208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704942714208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-ArchROM " "Found design unit 1: ROM-ArchROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ROM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720482 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-ArchMultiplier " "Found design unit 1: Multiplier-ArchMultiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720483 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-ArchFullAdder " "Found design unit 1: FullAdder-ArchFullAdder" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/FullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720483 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Calculator-ArchCalculator " "Found design unit 1: Calculator-ArchCalculator" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720483 ""} { "Info" "ISGN_ENTITY_NAME" "1 Calculator " "Found entity 1: Calculator" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Keyboard-Behavioral " "Found design unit 1: Keyboard-Behavioral" {  } { { "Keyboard.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Keyboard.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720484 ""} { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Found entity 1: Keyboard" {  } { { "Keyboard.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Keyboard.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-ArchCPU " "Found design unit 1: CPU-ArchCPU" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720484 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD-controller " "Found design unit 1: LCD-controller" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720485 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "LCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/LCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-ArchRAM " "Found design unit 1: RAM-ArchRAM" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720485 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-ArchDisplay " "Found design unit 1: Display-ArchDisplay" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720485 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Converter-ArchConverter " "Found design unit 1: Converter-ArchConverter" {  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720485 ""} { "Info" "ISGN_ENTITY_NAME" "1 Converter " "Found entity 1: Converter" {  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConvertToLCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ConvertToLCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvertToLCD-ArchConvertToLCD " "Found design unit 1: ConvertToLCD-ArchConvertToLCD" {  } { { "ConvertToLCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ConvertToLCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720486 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConvertToLCD " "Found entity 1: ConvertToLCD" {  } { { "ConvertToLCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/ConvertToLCD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinaryToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinaryToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCD-Behavioral " "Found design unit 1: BinaryToBCD-Behavioral" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720486 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-ArchDivider " "Found design unit 1: Divider-ArchDivider" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720486 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942720486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Calculator " "Elaborating entity \"Calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704942720559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enableRAM1_Flag Calculator.vhd(91) " "Verilog HDL or VHDL warning at Calculator.vhd(91): object \"enableRAM1_Flag\" assigned a value but never read" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720570 "|Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Calculator " "Elaborating entity \"CPU\" for hierarchy \"CPU:Calculator\"" {  } { { "Calculator.vhd" "Calculator" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942720570 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DividerResidue CPU.vhd(43) " "Verilog HDL or VHDL warning at CPU.vhd(43): object \"DividerResidue\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderOverflow CPU.vhd(44) " "Verilog HDL or VHDL warning at CPU.vhd(44): object \"adderOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "subsOverflow CPU.vhd(44) " "Verilog HDL or VHDL warning at CPU.vhd(44): object \"subsOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multiplierOverflow CPU.vhd(44) " "Verilog HDL or VHDL warning at CPU.vhd(44): object \"multiplierOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderNegative CPU.vhd(44) " "Verilog HDL or VHDL warning at CPU.vhd(44): object \"adderNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "subsNegative CPU.vhd(44) " "Verilog HDL or VHDL warning at CPU.vhd(44): object \"subsNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multiNegative CPU.vhd(44) " "Verilog HDL or VHDL warning at CPU.vhd(44): object \"multiNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcOverflow CPU.vhd(44) " "Verilog HDL or VHDL warning at CPU.vhd(44): object \"pcOverflow\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcNegative CPU.vhd(44) " "Verilog HDL or VHDL warning at CPU.vhd(44): object \"pcNegative\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempPC32 CPU.vhd(46) " "Verilog HDL or VHDL warning at CPU.vhd(46): object \"tempPC32\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "addPC CPU.vhd(46) " "VHDL Signal Declaration warning at CPU.vhd(46): used explicit default value for signal \"addPC\" because signal was never assigned a value" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempPC CPU.vhd(46) " "VHDL Signal Declaration warning at CPU.vhd(46): used explicit default value for signal \"tempPC\" because signal was never assigned a value" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextStep CPU.vhd(77) " "Verilog HDL or VHDL warning at CPU.vhd(77): object \"nextStep\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(86) " "VHDL Process Statement warning at CPU.vhd(86): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(87) " "VHDL Process Statement warning at CPU.vhd(87): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AdderResult CPU.vhd(89) " "VHDL Process Statement warning at CPU.vhd(89): signal \"AdderResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(91) " "VHDL Process Statement warning at CPU.vhd(91): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(92) " "VHDL Process Statement warning at CPU.vhd(92): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(95) " "VHDL Process Statement warning at CPU.vhd(95): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(95) " "VHDL Process Statement warning at CPU.vhd(95): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SubstractionResult CPU.vhd(96) " "VHDL Process Statement warning at CPU.vhd(96): signal \"SubstractionResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempA CPU.vhd(63) " "Verilog HDL or VHDL warning at CPU.vhd(63): object \"tempA\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720572 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SubstractionResult CPU.vhd(98) " "VHDL Process Statement warning at CPU.vhd(98): signal \"SubstractionResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720573 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(101) " "VHDL Process Statement warning at CPU.vhd(101): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720573 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(102) " "VHDL Process Statement warning at CPU.vhd(102): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720573 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MultiplierResult CPU.vhd(103) " "VHDL Process Statement warning at CPU.vhd(103): signal \"MultiplierResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720573 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU.vhd(105) " "VHDL Process Statement warning at CPU.vhd(105): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720573 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU.vhd(106) " "VHDL Process Statement warning at CPU.vhd(106): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720573 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DividerResult CPU.vhd(107) " "VHDL Process Statement warning at CPU.vhd(107): signal \"DividerResult\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720573 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setA CPU.vhd(76) " "VHDL Process Statement warning at CPU.vhd(76): inferring latch(es) for signal or variable \"setA\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1704942720573 "|Calculator|CPU:Calculator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "setB CPU.vhd(76) " "VHDL Process Statement warning at CPU.vhd(76): inferring latch(es) for signal or variable \"setB\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1704942720573 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[0\] CPU.vhd(76) " "Inferred latch for \"setB\[0\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720576 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[1\] CPU.vhd(76) " "Inferred latch for \"setB\[1\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720576 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[2\] CPU.vhd(76) " "Inferred latch for \"setB\[2\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720576 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[3\] CPU.vhd(76) " "Inferred latch for \"setB\[3\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720576 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[4\] CPU.vhd(76) " "Inferred latch for \"setB\[4\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720576 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[5\] CPU.vhd(76) " "Inferred latch for \"setB\[5\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720576 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[6\] CPU.vhd(76) " "Inferred latch for \"setB\[6\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[7\] CPU.vhd(76) " "Inferred latch for \"setB\[7\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[8\] CPU.vhd(76) " "Inferred latch for \"setB\[8\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[9\] CPU.vhd(76) " "Inferred latch for \"setB\[9\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[10\] CPU.vhd(76) " "Inferred latch for \"setB\[10\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[11\] CPU.vhd(76) " "Inferred latch for \"setB\[11\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[12\] CPU.vhd(76) " "Inferred latch for \"setB\[12\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[13\] CPU.vhd(76) " "Inferred latch for \"setB\[13\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[14\] CPU.vhd(76) " "Inferred latch for \"setB\[14\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[15\] CPU.vhd(76) " "Inferred latch for \"setB\[15\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[16\] CPU.vhd(76) " "Inferred latch for \"setB\[16\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[17\] CPU.vhd(76) " "Inferred latch for \"setB\[17\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[18\] CPU.vhd(76) " "Inferred latch for \"setB\[18\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[19\] CPU.vhd(76) " "Inferred latch for \"setB\[19\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[20\] CPU.vhd(76) " "Inferred latch for \"setB\[20\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[21\] CPU.vhd(76) " "Inferred latch for \"setB\[21\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[22\] CPU.vhd(76) " "Inferred latch for \"setB\[22\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[23\] CPU.vhd(76) " "Inferred latch for \"setB\[23\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[24\] CPU.vhd(76) " "Inferred latch for \"setB\[24\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[25\] CPU.vhd(76) " "Inferred latch for \"setB\[25\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[26\] CPU.vhd(76) " "Inferred latch for \"setB\[26\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[27\] CPU.vhd(76) " "Inferred latch for \"setB\[27\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[28\] CPU.vhd(76) " "Inferred latch for \"setB\[28\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[29\] CPU.vhd(76) " "Inferred latch for \"setB\[29\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[30\] CPU.vhd(76) " "Inferred latch for \"setB\[30\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setB\[31\] CPU.vhd(76) " "Inferred latch for \"setB\[31\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[0\] CPU.vhd(76) " "Inferred latch for \"setA\[0\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[1\] CPU.vhd(76) " "Inferred latch for \"setA\[1\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[2\] CPU.vhd(76) " "Inferred latch for \"setA\[2\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[3\] CPU.vhd(76) " "Inferred latch for \"setA\[3\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720577 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[4\] CPU.vhd(76) " "Inferred latch for \"setA\[4\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[5\] CPU.vhd(76) " "Inferred latch for \"setA\[5\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[6\] CPU.vhd(76) " "Inferred latch for \"setA\[6\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[7\] CPU.vhd(76) " "Inferred latch for \"setA\[7\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[8\] CPU.vhd(76) " "Inferred latch for \"setA\[8\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[9\] CPU.vhd(76) " "Inferred latch for \"setA\[9\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[10\] CPU.vhd(76) " "Inferred latch for \"setA\[10\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[11\] CPU.vhd(76) " "Inferred latch for \"setA\[11\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[12\] CPU.vhd(76) " "Inferred latch for \"setA\[12\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[13\] CPU.vhd(76) " "Inferred latch for \"setA\[13\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[14\] CPU.vhd(76) " "Inferred latch for \"setA\[14\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[15\] CPU.vhd(76) " "Inferred latch for \"setA\[15\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[16\] CPU.vhd(76) " "Inferred latch for \"setA\[16\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[17\] CPU.vhd(76) " "Inferred latch for \"setA\[17\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[18\] CPU.vhd(76) " "Inferred latch for \"setA\[18\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[19\] CPU.vhd(76) " "Inferred latch for \"setA\[19\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[20\] CPU.vhd(76) " "Inferred latch for \"setA\[20\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[21\] CPU.vhd(76) " "Inferred latch for \"setA\[21\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[22\] CPU.vhd(76) " "Inferred latch for \"setA\[22\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[23\] CPU.vhd(76) " "Inferred latch for \"setA\[23\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[24\] CPU.vhd(76) " "Inferred latch for \"setA\[24\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[25\] CPU.vhd(76) " "Inferred latch for \"setA\[25\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[26\] CPU.vhd(76) " "Inferred latch for \"setA\[26\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[27\] CPU.vhd(76) " "Inferred latch for \"setA\[27\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[28\] CPU.vhd(76) " "Inferred latch for \"setA\[28\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[29\] CPU.vhd(76) " "Inferred latch for \"setA\[29\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[30\] CPU.vhd(76) " "Inferred latch for \"setA\[30\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setA\[31\] CPU.vhd(76) " "Inferred latch for \"setA\[31\]\" at CPU.vhd(76)" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720578 "|Calculator|CPU:Calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM CPU:Calculator\|ROM:ROMAccess " "Elaborating entity \"ROM\" for hierarchy \"CPU:Calculator\|ROM:ROMAccess\"" {  } { { "CPU.vhd" "ROMAccess" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942720587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder CPU:Calculator\|FullAdder:AdderPC " "Elaborating entity \"FullAdder\" for hierarchy \"CPU:Calculator\|FullAdder:AdderPC\"" {  } { { "CPU.vhd" "AdderPC" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942720588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier CPU:Calculator\|Multiplier:Multi " "Elaborating entity \"Multiplier\" for hierarchy \"CPU:Calculator\|Multiplier:Multi\"" {  } { { "CPU.vhd" "Multi" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942720590 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "overflow Multiplier.vhd(10) " "VHDL Signal Declaration warning at Multiplier.vhd(10): used implicit default value for signal \"overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704942720591 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "negative Multiplier.vhd(10) " "VHDL Signal Declaration warning at Multiplier.vhd(10): used implicit default value for signal \"negative\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704942720591 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempResult Multiplier.vhd(14) " "Verilog HDL or VHDL warning at Multiplier.vhd(14): object \"tempResult\" assigned a value but never read" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720591 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempA Multiplier.vhd(15) " "VHDL Signal Declaration warning at Multiplier.vhd(15): used explicit default value for signal \"tempA\" because signal was never assigned a value" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1704942720591 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B Multiplier.vhd(38) " "VHDL Process Statement warning at Multiplier.vhd(38): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720591 "|Calculator|CPU:Calculator|Multiplier:Multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider CPU:Calculator\|Divider:Divi " "Elaborating entity \"Divider\" for hierarchy \"CPU:Calculator\|Divider:Divi\"" {  } { { "CPU.vhd" "Divi" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942720592 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter Divider.vhd(11) " "Verilog HDL or VHDL warning at Divider.vhd(11): object \"counter\" assigned a value but never read" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempResult Divider.vhd(12) " "Verilog HDL or VHDL warning at Divider.vhd(12): object \"tempResult\" assigned a value but never read" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Divider.vhd(63) " "VHDL Process Statement warning at Divider.vhd(63): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempSubstraction Divider.vhd(53) " "VHDL Process Statement warning at Divider.vhd(53): inferring latch(es) for signal or variable \"tempSubstraction\", which holds its previous value in one or more paths through the process" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[0\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[0\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[1\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[1\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[2\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[2\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[3\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[3\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[4\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[4\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[5\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[5\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[6\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[6\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[7\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[7\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[8\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[8\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[9\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[9\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[10\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[10\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[11\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[11\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[12\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[12\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[13\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[13\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[14\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[14\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[15\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[15\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[16\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[16\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[17\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[17\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[18\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[18\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[19\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[19\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[20\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[20\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[21\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[21\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[22\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[22\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[23\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[23\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[24\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[24\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[25\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[25\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[26\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[26\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[27\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[27\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[28\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[28\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[29\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[29\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[30\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[30\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempSubstraction\[31\] Divider.vhd(53) " "Inferred latch for \"tempSubstraction\[31\]\" at Divider.vhd(53)" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 "|Calculator|CPU:Calculator|Divider:Divi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:InputKeyboard " "Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:InputKeyboard\"" {  } { { "Calculator.vhd" "InputKeyboard" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942720594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_1\"" {  } { { "Calculator.vhd" "RAM_1" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942720597 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset RAM.vhd(18) " "VHDL Process Statement warning at RAM.vhd(18): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720598 "|Calculator|RAM:RAM_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetLogic RAM.vhd(18) " "VHDL Process Statement warning at RAM.vhd(18): signal \"resetLogic\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/RAM.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720598 "|Calculator|RAM:RAM_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:DisplayLCD " "Elaborating entity \"LCD\" for hierarchy \"LCD:DisplayLCD\"" {  } { { "Calculator.vhd" "DisplayLCD" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942720598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:Display4Dig " "Elaborating entity \"Display\" for hierarchy \"Display:Display4Dig\"" {  } { { "Calculator.vhd" "Display4Dig" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942720600 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "display_data Display.vhd(54) " "VHDL Process Statement warning at Display.vhd(54): signal \"display_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Display.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720601 "|Calculator|Display:Display4Dig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Converter Converter:ConverterRAM " "Elaborating entity \"Converter\" for hierarchy \"Converter:ConverterRAM\"" {  } { { "Calculator.vhd" "ConverterRAM" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942720602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:BinaryBCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:BinaryBCD\"" {  } { { "Calculator.vhd" "BinaryBCD" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942720603 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset BinaryToBCD.vhd(18) " "VHDL Process Statement warning at BinaryToBCD.vhd(18): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1704942720604 "|Calculator|BinaryToBCD:BinaryBCD"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Div2\"" {  } { { "BinaryToBCD.vhd" "Div2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942721641 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod1\"" {  } { { "BinaryToBCD.vhd" "Mod1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942721641 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Div1\"" {  } { { "BinaryToBCD.vhd" "Div1" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942721641 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod0\"" {  } { { "BinaryToBCD.vhd" "Mod0" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942721641 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Mod2\"" {  } { { "BinaryToBCD.vhd" "Mod2" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942721641 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BinaryBCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BinaryBCD\|Div0\"" {  } { { "BinaryToBCD.vhd" "Div0" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942721641 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Converter:ConverterRAM\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Converter:ConverterRAM\|Mult0\"" {  } { { "Converter.vhd" "Mult0" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942721641 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1704942721641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Div2\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942721668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721668 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704942721668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942721691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942721691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942721694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942721694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942721700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942721700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942721726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942721726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942721749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942721749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942721754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod1 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721754 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704942721754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_ocm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942721776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942721776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942721778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942721778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942721789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942721789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Div1\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942721799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721799 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704942721799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_5jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942721827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942721827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942721829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942721829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_e7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942721837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942721837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BinaryBCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinaryToBCD:BinaryBCD\|lpm_divide:Div0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942721860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BinaryBCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinaryToBCD:BinaryBCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721860 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/BinaryToBCD.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704942721860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/lpm_divide_fkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942721881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942721881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942721884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942721884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942721893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942721893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Converter:ConverterRAM\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Converter:ConverterRAM\|lpm_mult:Mult0\"" {  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942721911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Converter:ConverterRAM\|lpm_mult:Mult0 " "Instantiated megafunction \"Converter:ConverterRAM\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704942721911 ""}  } { { "Converter.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Converter.vhd" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704942721911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_k4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_k4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_k4t " "Found entity 1: mult_k4t" {  } { { "db/mult_k4t.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/mult_k4t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704942721934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942721934 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "39 " "Ignored 39 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "39 " "Ignored 39 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1704942722260 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1704942722260 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[15\] CPU:Calculator\|Multiplier:Multi\|tB\[15\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[15\]~1 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[15\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[15\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[15\]~1\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[14\] CPU:Calculator\|Multiplier:Multi\|tB\[14\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[14\]~5 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[14\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[14\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[14\]~5\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[13\] CPU:Calculator\|Multiplier:Multi\|tB\[13\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[13\]~9 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[13\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[13\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[13\]~9\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[12\] CPU:Calculator\|Multiplier:Multi\|tB\[12\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[12\]~13 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[12\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[12\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[12\]~13\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[11\] CPU:Calculator\|Multiplier:Multi\|tB\[11\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[11\]~17 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[11\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[11\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[11\]~17\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[10\] CPU:Calculator\|Multiplier:Multi\|tB\[10\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[10\]~21 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[10\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[10\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[10\]~21\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[9\] CPU:Calculator\|Multiplier:Multi\|tB\[9\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[9\]~25 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[9\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[9\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[9\]~25\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[8\] CPU:Calculator\|Multiplier:Multi\|tB\[8\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[8\]~29 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[8\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[8\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[8\]~29\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[7\] CPU:Calculator\|Multiplier:Multi\|tB\[7\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[7\]~33 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[7\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[7\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[7\]~33\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[6\] CPU:Calculator\|Multiplier:Multi\|tB\[6\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[6\]~37 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[6\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[6\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[6\]~37\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[5\] CPU:Calculator\|Multiplier:Multi\|tB\[5\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[5\]~41 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[5\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[5\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[5\]~41\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[4\] CPU:Calculator\|Multiplier:Multi\|tB\[4\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[4\]~45 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[4\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[4\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[4\]~45\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[3\] CPU:Calculator\|Multiplier:Multi\|tB\[3\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[3\]~49 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[3\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[3\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[3\]~49\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[2\] CPU:Calculator\|Multiplier:Multi\|tB\[2\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[2\]~53 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[2\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[2\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[2\]~53\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[1\] CPU:Calculator\|Multiplier:Multi\|tB\[1\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[1\]~57 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[1\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[1\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[1\]~57\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[0\] CPU:Calculator\|Multiplier:Multi\|tB\[0\]~_emulated CPU:Calculator\|Multiplier:Multi\|tB\[0\]~61 " "Register \"CPU:Calculator\|Multiplier:Multi\|tB\[0\]\" is converted into an equivalent circuit using register \"CPU:Calculator\|Multiplier:Multi\|tB\[0\]~_emulated\" and latch \"CPU:Calculator\|Multiplier:Multi\|tB\[0\]~61\"" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1704942722288 "|Calculator|CPU:Calculator|Multiplier:Multi|tB[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1704942722288 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[0\] GND " "Pin \"anodes\[0\]\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704942724143 "|Calculator|anodes[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[1\] VCC " "Pin \"anodes\[1\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704942724143 "|Calculator|anodes[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[2\] VCC " "Pin \"anodes\[2\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704942724143 "|Calculator|anodes[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodes\[3\] VCC " "Pin \"anodes\[3\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704942724143 "|Calculator|anodes[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segments\[0\] VCC " "Pin \"segments\[0\]\" is stuck at VCC" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704942724143 "|Calculator|segments[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1704942724143 "|Calculator|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1704942724143 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704942724248 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_15_result_int\[0\]~0" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942726127 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_9_result_int\[0\]~20" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942726127 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_10_result_int\[0\]~22" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942726127 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_11_result_int\[0\]~24" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942726127 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_12_result_int\[0\]~26" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942726127 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_13_result_int\[0\]~28" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942726127 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"BinaryToBCD:BinaryBCD\|lpm_divide:Mod0\|lpm_divide_ocm:auto_generated\|sign_div_unsign_dnh:divider\|alt_u_div_eaf:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_eaf.tdf" "add_sub_14_result_int\[0\]~30" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_eaf.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1704942726127 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1704942726127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704942726313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704942726313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3575 " "Implemented 3575 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704942726465 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704942726465 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3534 " "Implemented 3534 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704942726465 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1704942726465 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704942726465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704942726476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:12:06 2024 " "Processing ended: Wed Jan 10 21:12:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704942726476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704942726476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704942726476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704942726476 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1704942727579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704942727579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:12:07 2024 " "Processing started: Wed Jan 10 21:12:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704942727579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1704942727579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1704942727579 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1704942727599 ""}
{ "Info" "0" "" "Project  = Calculator" {  } {  } 0 0 "Project  = Calculator" 0 0 "Fitter" 0 0 1704942727600 ""}
{ "Info" "0" "" "Revision = Calculator" {  } {  } 0 0 "Revision = Calculator" 0 0 "Fitter" 0 0 1704942727600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1704942727646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1704942727646 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Calculator EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design Calculator" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1704942727715 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1704942727746 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1704942727746 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1704942727854 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1704942727857 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704942727917 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704942727917 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1704942727917 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1704942727917 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704942727923 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704942727923 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704942727923 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704942727923 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1704942727923 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1704942727923 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704942727925 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "112 " "The Timing Analyzer is analyzing 112 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1704942728439 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1704942728442 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1704942728442 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1704942728462 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1704942728462 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1704942728463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704942728664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "opCode\[3\] " "Destination node opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1704942728664 ""}  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704942728664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:Calculator\|Mux39~4  " "Automatically promoted node CPU:Calculator\|Mux39~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704942728664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_3_result_int\[1\]~0 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_3_result_int\[1\]~0" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_87f.tdf" 72 22 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 3831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_3_result_int\[2\]~2 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_3_result_int\[2\]~2" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_87f.tdf" 72 22 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 3833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_3_result_int\[3\]~4 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_3_result_int\[3\]~4" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_87f.tdf" 72 22 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 3835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_87f.tdf" 87 22 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 3898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_87f.tdf" 92 22 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 3918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_87f.tdf" 97 22 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 3937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_87f.tdf" 102 22 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 3957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_87f.tdf" 37 23 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 3977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_87f.tdf" 42 23 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 3997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div2\|lpm_divide_2jm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_87f.tdf" 47 23 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 4014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728664 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1704942728664 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1704942728664 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 82 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 2774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704942728664 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetCPU  " "Automatically promoted node resetCPU " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1704942728665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|FullAdder:Substract\|result\[8\]~0 " "Destination node CPU:Calculator\|FullAdder:Substract\|result\[8\]~0" {  } { { "FullAdder.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/FullAdder.vhd" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 3165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[15\]~2 " "Destination node CPU:Calculator\|Multiplier:Multi\|tB\[15\]~2" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 2694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[14\]~6 " "Destination node CPU:Calculator\|Multiplier:Multi\|tB\[14\]~6" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 2698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[13\]~10 " "Destination node CPU:Calculator\|Multiplier:Multi\|tB\[13\]~10" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 2702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[12\]~14 " "Destination node CPU:Calculator\|Multiplier:Multi\|tB\[12\]~14" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 2706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[11\]~18 " "Destination node CPU:Calculator\|Multiplier:Multi\|tB\[11\]~18" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 2710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[10\]~22 " "Destination node CPU:Calculator\|Multiplier:Multi\|tB\[10\]~22" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 2714 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[9\]~26 " "Destination node CPU:Calculator\|Multiplier:Multi\|tB\[9\]~26" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 2718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[8\]~30 " "Destination node CPU:Calculator\|Multiplier:Multi\|tB\[8\]~30" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 2722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Multiplier:Multi\|tB\[7\]~34 " "Destination node CPU:Calculator\|Multiplier:Multi\|tB\[7\]~34" {  } { { "Multiplier.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Multiplier.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 2726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1704942728665 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1704942728665 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1704942728665 ""}  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 95 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1704942728665 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704942728963 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704942728966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1704942728966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704942728970 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704942728974 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704942728978 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704942729108 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Embedded multiplier block " "Packed 18 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1704942729114 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "17 " "Created 17 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1704942729114 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704942729114 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704942729208 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1704942729215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704942729670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704942730529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704942730551 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704942735634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704942735634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704942736072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1704942737907 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704942737907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1704942741288 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1704942741288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704942741290 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.44 " "Total time spent on timing analysis during the Fitter is 2.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1704942741441 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704942741464 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704942741991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704942741994 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704942742434 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704942743098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "729 " "Peak virtual memory: 729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704942744116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:12:24 2024 " "Processing ended: Wed Jan 10 21:12:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704942744116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704942744116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704942744116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704942744116 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1704942745487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704942745487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:12:25 2024 " "Processing started: Wed Jan 10 21:12:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704942745487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1704942745487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1704942745487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1704942745629 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1704942745885 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1704942745895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704942745966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:12:25 2024 " "Processing ended: Wed Jan 10 21:12:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704942745966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704942745966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704942745966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1704942745966 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1704942746645 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1704942747196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704942747197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:12:27 2024 " "Processing started: Wed Jan 10 21:12:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704942747197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1704942747197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Calculator -c Calculator " "Command: quartus_sta Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1704942747197 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1704942747227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1704942747350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1704942747350 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1704942747382 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1704942747382 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "112 " "The Timing Analyzer is analyzing 112 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1704942747547 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1704942747607 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942747607 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1704942747620 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name opCode\[2\] opCode\[2\] " "create_clock -period 1.000 -name opCode\[2\] opCode\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1704942747620 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name resetCPU resetCPU " "create_clock -period 1.000 -name resetCPU resetCPU" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1704942747620 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704942747620 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1704942747629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704942747630 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1704942747631 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1704942747635 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704942747745 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704942747745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -42.602 " "Worst-case setup slack is -42.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.602           -4807.364 clock  " "  -42.602           -4807.364 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.502             -61.034 resetCPU  " "   -2.502             -61.034 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.469             -33.923 opCode\[2\]  " "   -1.469             -33.923 opCode\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942747746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.407 " "Worst-case hold slack is -0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.407              -3.834 opCode\[2\]  " "   -0.407              -3.834 opCode\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clock  " "    0.355               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 resetCPU  " "    0.772               0.000 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942747758 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.098 " "Worst-case recovery slack is -1.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.098             -61.058 clock  " "   -1.098             -61.058 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942747760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.277 " "Worst-case removal slack is -0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.277             -61.774 clock  " "   -0.277             -61.774 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942747763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1066.712 clock  " "   -3.000           -1066.712 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 resetCPU  " "    0.389               0.000 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 opCode\[2\]  " "    0.399               0.000 opCode\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942747764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942747764 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704942748104 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704942748104 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704942748107 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704942748124 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704942748633 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704942748749 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704942748775 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704942748775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.952 " "Worst-case setup slack is -37.952" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.952           -4212.703 clock  " "  -37.952           -4212.703 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.240             -54.200 resetCPU  " "   -2.240             -54.200 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.299             -28.521 opCode\[2\]  " "   -1.299             -28.521 opCode\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942748776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.306 " "Worst-case hold slack is -0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306              -2.405 opCode\[2\]  " "   -0.306              -2.405 opCode\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 clock  " "    0.310               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804               0.000 resetCPU  " "    0.804               0.000 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942748790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.873 " "Worst-case recovery slack is -0.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873             -47.797 clock  " "   -0.873             -47.797 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942748793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.301 " "Worst-case removal slack is -0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748796 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.301             -67.322 clock  " "   -0.301             -67.322 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748796 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942748796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1066.712 clock  " "   -3.000           -1066.712 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 resetCPU  " "    0.432               0.000 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 opCode\[2\]  " "    0.461               0.000 opCode\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942748798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942748798 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704942749081 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704942749081 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704942749085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704942749178 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704942749189 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704942749189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.772 " "Worst-case setup slack is -23.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.772           -2413.334 clock  " "  -23.772           -2413.334 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.244             -23.834 resetCPU  " "   -1.244             -23.834 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.453              -0.718 opCode\[2\]  " "   -0.453              -0.718 opCode\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942749191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.318 " "Worst-case hold slack is -0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.318              -3.587 opCode\[2\]  " "   -0.318              -3.587 opCode\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clock  " "    0.186               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 resetCPU  " "    0.601               0.000 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942749204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.217 " "Worst-case recovery slack is -0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.217              -8.805 clock  " "   -0.217              -8.805 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942749210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.160 " "Worst-case removal slack is -0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.160             -35.752 clock  " "   -0.160             -35.752 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942749217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1108.360 clock  " "   -3.000           -1108.360 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 opCode\[2\]  " "    0.372               0.000 opCode\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 resetCPU  " "    0.409               0.000 resetCPU " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704942749220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704942749220 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1704942749508 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704942749508 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704942749782 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704942749783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704942749839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:12:29 2024 " "Processing ended: Wed Jan 10 21:12:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704942749839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704942749839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704942749839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1704942749839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1704942750909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704942750909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 10 21:12:30 2024 " "Processing started: Wed Jan 10 21:12:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704942750909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704942750909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Calculator -c Calculator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Calculator -c Calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704942750909 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1704942751068 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Calculator.vo /mnt/External/Codigos/Calculator32bits/simulation/questa/ simulation " "Generated file Calculator.vo in folder \"/mnt/External/Codigos/Calculator32bits/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704942751445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "614 " "Peak virtual memory: 614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704942751467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 10 21:12:31 2024 " "Processing ended: Wed Jan 10 21:12:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704942751467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704942751467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704942751467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704942751467 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 83 s " "Quartus Prime Full Compilation was successful. 0 errors, 83 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704942752149 ""}
