Analysis & Synthesis report for SoCKit_i2sound
Wed May 26 19:38:25 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SoCKit_i2sound|i2c_av_config:av_config|control_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for audio_rom:audio_rom_inst|altsyncram:altsyncram_component|altsyncram_56g1:auto_generated
 17. Parameter Settings for User Entity Instance: audio_rom:audio_rom_inst|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+-------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Wed May 26 19:38:25 2021           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; SoCKit_i2sound                                  ;
; Top-level Entity Name               ; SoCKit_i2sound                                  ;
; Family                              ; Cyclone V                                       ;
; Logic utilization (in ALMs)         ; N/A                                             ;
; Total registers                     ; 100                                             ;
; Total pins                          ; 21                                              ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 3,840,000                                       ;
; Total DSP Blocks                    ; 0                                               ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 0                                               ;
; Total DLLs                          ; 0                                               ;
+-------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; SoCKit_i2sound     ; SoCKit_i2sound     ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; V/i2c_controller.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Gear/Desktop/audio_codec/V/i2c_controller.v                    ;         ;
; V/i2c_av_config.v                ; yes             ; User Verilog HDL File                  ; C:/Users/Gear/Desktop/audio_codec/V/i2c_av_config.v                     ;         ;
; V/dai.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/Gear/Desktop/audio_codec/V/dai.v                               ;         ;
; SoCKit_i2sound.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/Gear/Desktop/audio_codec/SoCKit_i2sound.v                      ;         ;
; audio_rom.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/Gear/Desktop/audio_codec/audio_rom.v                           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_56g1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gear/Desktop/audio_codec/db/altsyncram_56g1.tdf                ;         ;
; song.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Gear/Desktop/audio_codec/song.mif                              ;         ;
; db/decode_j2a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gear/Desktop/audio_codec/db/decode_j2a.tdf                     ;         ;
; db/mux_pib.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/Gear/Desktop/audio_codec/db/mux_pib.tdf                        ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                 ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 244                           ;
;                                             ;                               ;
; Combinational ALUT usage for logic          ; 346                           ;
;     -- 7 input functions                    ; 1                             ;
;     -- 6 input functions                    ; 139                           ;
;     -- 5 input functions                    ; 74                            ;
;     -- 4 input functions                    ; 47                            ;
;     -- <=3 input functions                  ; 85                            ;
;                                             ;                               ;
; Dedicated logic registers                   ; 100                           ;
;                                             ;                               ;
; I/O pins                                    ; 21                            ;
; Total MLAB memory bits                      ; 0                             ;
; Total block memory bits                     ; 3840000                       ;
; Total DSP Blocks                            ; 0                             ;
; Maximum fan-out node                        ; dai:dai_inst|lrclk_divider[6] ;
; Maximum fan-out                             ; 505                           ;
; Total fan-out                               ; 9108                          ;
; Average fan-out                             ; 9.37                          ;
+---------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                            ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SoCKit_i2sound                           ; 346 (0)           ; 100 (0)      ; 3840000           ; 0          ; 21   ; 0            ; |SoCKit_i2sound                                                                                                                ; work         ;
;    |audio_rom:audio_rom_inst|             ; 207 (0)           ; 5 (0)        ; 3840000           ; 0          ; 0    ; 0            ; |SoCKit_i2sound|audio_rom:audio_rom_inst                                                                                       ; work         ;
;       |altsyncram:altsyncram_component|   ; 207 (0)           ; 5 (0)        ; 3840000           ; 0          ; 0    ; 0            ; |SoCKit_i2sound|audio_rom:audio_rom_inst|altsyncram:altsyncram_component                                                       ; work         ;
;          |altsyncram_56g1:auto_generated| ; 207 (0)           ; 5 (5)        ; 3840000           ; 0          ; 0    ; 0            ; |SoCKit_i2sound|audio_rom:audio_rom_inst|altsyncram:altsyncram_component|altsyncram_56g1:auto_generated                        ; work         ;
;             |decode_j2a:rden_decode|      ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_i2sound|audio_rom:audio_rom_inst|altsyncram:altsyncram_component|altsyncram_56g1:auto_generated|decode_j2a:rden_decode ; work         ;
;             |mux_pib:mux2|                ; 177 (177)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_i2sound|audio_rom:audio_rom_inst|altsyncram:altsyncram_component|altsyncram_56g1:auto_generated|mux_pib:mux2           ; work         ;
;    |dai:dai_inst|                         ; 82 (82)           ; 47 (47)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_i2sound|dai:dai_inst                                                                                                   ; work         ;
;    |i2c_av_config:av_config|              ; 57 (25)           ; 48 (20)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_i2sound|i2c_av_config:av_config                                                                                        ; work         ;
;       |i2c_controller:control|            ; 32 (32)           ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_i2sound|i2c_av_config:av_config|i2c_controller:control                                                                 ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+----------+
; Name                                                                                               ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF      ;
+----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+----------+
; audio_rom:audio_rom_inst|altsyncram:altsyncram_component|altsyncram_56g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 240000       ; 16           ; --           ; --           ; 3840000 ; song.mif ;
+----------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File                               ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |SoCKit_i2sound|audio_rom:audio_rom_inst ; C:/Users/Gear/Desktop/audio_codec/audio_rom.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |SoCKit_i2sound|i2c_av_config:av_config|control_state                        ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; control_state.11 ; control_state.10 ; control_state.01 ; control_state.00 ;
+------------------+------------------+------------------+------------------+------------------+
; control_state.00 ; 0                ; 0                ; 0                ; 0                ;
; control_state.01 ; 0                ; 0                ; 1                ; 1                ;
; control_state.10 ; 0                ; 1                ; 0                ; 1                ;
; control_state.11 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                 ;
+---------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                                 ;
+---------------------------------------------------------------+--------------------------------------------------------------------+
; i2c_av_config:av_config|i2c_data[8,13..17]                    ; Stuck at GND due to stuck port data_in                             ;
; i2c_av_config:av_config|i2c_data[18]                          ; Stuck at VCC due to stuck port data_in                             ;
; i2c_av_config:av_config|i2c_data[19]                          ; Stuck at GND due to stuck port data_in                             ;
; i2c_av_config:av_config|i2c_data[20,21]                       ; Stuck at VCC due to stuck port data_in                             ;
; i2c_av_config:av_config|i2c_data[22,23]                       ; Stuck at GND due to stuck port data_in                             ;
; i2c_av_config:av_config|i2c_controller:control|data[8,13..17] ; Stuck at GND due to stuck port data_in                             ;
; i2c_av_config:av_config|i2c_controller:control|data[18]       ; Stuck at VCC due to stuck port data_in                             ;
; i2c_av_config:av_config|i2c_controller:control|data[19]       ; Stuck at GND due to stuck port data_in                             ;
; i2c_av_config:av_config|i2c_controller:control|data[20,21]    ; Stuck at VCC due to stuck port data_in                             ;
; i2c_av_config:av_config|i2c_controller:control|data[22,23]    ; Stuck at GND due to stuck port data_in                             ;
; i2c_av_config:av_config|i2c_data[6]                           ; Merged with i2c_av_config:av_config|i2c_data[5]                    ;
; i2c_av_config:av_config|i2c_controller:control|data[6]        ; Merged with i2c_av_config:av_config|i2c_controller:control|data[5] ;
; i2c_av_config:av_config|control_state~6                       ; Lost fanout                                                        ;
; i2c_av_config:av_config|control_state~7                       ; Lost fanout                                                        ;
; Total Number of Removed Registers = 28                        ;                                                                    ;
+---------------------------------------------------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                ;
+--------------------------------------+---------------------------+---------------------------------------------------------+
; Register name                        ; Reason for Removal        ; Registers Removed due to This Register                  ;
+--------------------------------------+---------------------------+---------------------------------------------------------+
; i2c_av_config:av_config|i2c_data[8]  ; Stuck at GND              ; i2c_av_config:av_config|i2c_controller:control|data[8]  ;
;                                      ; due to stuck port data_in ;                                                         ;
; i2c_av_config:av_config|i2c_data[13] ; Stuck at GND              ; i2c_av_config:av_config|i2c_controller:control|data[13] ;
;                                      ; due to stuck port data_in ;                                                         ;
; i2c_av_config:av_config|i2c_data[14] ; Stuck at GND              ; i2c_av_config:av_config|i2c_controller:control|data[14] ;
;                                      ; due to stuck port data_in ;                                                         ;
; i2c_av_config:av_config|i2c_data[15] ; Stuck at GND              ; i2c_av_config:av_config|i2c_controller:control|data[15] ;
;                                      ; due to stuck port data_in ;                                                         ;
; i2c_av_config:av_config|i2c_data[16] ; Stuck at GND              ; i2c_av_config:av_config|i2c_controller:control|data[16] ;
;                                      ; due to stuck port data_in ;                                                         ;
; i2c_av_config:av_config|i2c_data[17] ; Stuck at GND              ; i2c_av_config:av_config|i2c_controller:control|data[17] ;
;                                      ; due to stuck port data_in ;                                                         ;
; i2c_av_config:av_config|i2c_data[18] ; Stuck at VCC              ; i2c_av_config:av_config|i2c_controller:control|data[18] ;
;                                      ; due to stuck port data_in ;                                                         ;
; i2c_av_config:av_config|i2c_data[19] ; Stuck at GND              ; i2c_av_config:av_config|i2c_controller:control|data[19] ;
;                                      ; due to stuck port data_in ;                                                         ;
; i2c_av_config:av_config|i2c_data[20] ; Stuck at VCC              ; i2c_av_config:av_config|i2c_controller:control|data[20] ;
;                                      ; due to stuck port data_in ;                                                         ;
; i2c_av_config:av_config|i2c_data[21] ; Stuck at VCC              ; i2c_av_config:av_config|i2c_controller:control|data[21] ;
;                                      ; due to stuck port data_in ;                                                         ;
; i2c_av_config:av_config|i2c_data[22] ; Stuck at GND              ; i2c_av_config:av_config|i2c_controller:control|data[22] ;
;                                      ; due to stuck port data_in ;                                                         ;
; i2c_av_config:av_config|i2c_data[23] ; Stuck at GND              ; i2c_av_config:av_config|i2c_controller:control|data[23] ;
;                                      ; due to stuck port data_in ;                                                         ;
+--------------------------------------+---------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 100   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 35    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 45    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------+
; Inverted Register Statistics                                  ;
+-----------------------------------------------------+---------+
; Inverted Register                                   ; Fan out ;
+-----------------------------------------------------+---------+
; i2c_av_config:av_config|i2c_controller:control|sdat ; 6       ;
; Total number of inverted registers = 1              ;         ;
+-----------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_i2sound|i2c_av_config:av_config|i2c_controller:control|sclk_divider[4]                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |SoCKit_i2sound|i2c_av_config:av_config|i2c_controller:control|stage[4]                                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |SoCKit_i2sound|i2c_av_config:av_config|lut_index[0]                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_i2sound|i2c_av_config:av_config|control_state                                                                                      ;
; 29:1               ; 16 bits   ; 304 LEs       ; 304 LEs              ; 0 LEs                  ; No         ; |SoCKit_i2sound|audio_rom:audio_rom_inst|altsyncram:altsyncram_component|altsyncram_56g1:auto_generated|mux_pib:mux2|l5_w10_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_rom:audio_rom_inst|altsyncram:altsyncram_component|altsyncram_56g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_rom:audio_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                   ;
; WIDTH_A                            ; 16                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 240000               ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; song.mif             ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_56g1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 1                                                        ;
; Entity Instance                           ; audio_rom:audio_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 16                                                       ;
;     -- NUMWORDS_A                         ; 240000                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                             ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 26 19:38:17 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SoCKit_i2sound -c SoCKit_i2sound
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: i2c_controller
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_av_config.v
    Info (12023): Found entity 1: i2c_av_config
Info (12021): Found 1 design units, including 1 entities, in source file v/dai.v
    Info (12023): Found entity 1: dai
Info (12021): Found 1 design units, including 1 entities, in source file sockit_i2sound.v
    Info (12023): Found entity 1: SoCKit_i2sound
Info (12021): Found 1 design units, including 1 entities, in source file v/keytr.v
    Info (12023): Found entity 1: keytr
Info (12021): Found 1 design units, including 1 entities, in source file audio_rom.v
    Info (12023): Found entity 1: audio_rom
Info (12021): Found 1 design units, including 1 entities, in source file pll2.v
    Info (12023): Found entity 1: pll2
Info (12021): Found 1 design units, including 1 entities, in source file pll2/pll2_0002.v
    Info (12023): Found entity 1: pll2_0002
Info (12127): Elaborating entity "SoCKit_i2sound" for the top level hierarchy
Warning (10034): Output port "LED" at SoCKit_i2sound.v(19) has no driver
Warning (10034): Output port "AUD_XCK" at SoCKit_i2sound.v(12) has no driver
Info (12128): Elaborating entity "i2c_av_config" for hierarchy "i2c_av_config:av_config"
Info (10264): Verilog HDL Case Statement information at i2c_av_config.v(56): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "i2c_controller" for hierarchy "i2c_av_config:av_config|i2c_controller:control"
Info (12128): Elaborating entity "dai" for hierarchy "dai:dai_inst"
Info (12128): Elaborating entity "audio_rom" for hierarchy "audio_rom:audio_rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_rom:audio_rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "audio_rom:audio_rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "audio_rom:audio_rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "song.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "240000"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_56g1.tdf
    Info (12023): Found entity 1: altsyncram_56g1
Info (12128): Elaborating entity "altsyncram_56g1" for hierarchy "audio_rom:audio_rom_inst|altsyncram:altsyncram_component|altsyncram_56g1:auto_generated"
Critical Warning (127005): Memory depth (240000) in the design file differs from memory depth (239989) in the Memory Initialization File "C:/Users/Gear/Desktop/audio_codec/song.mif" -- setting initial value for remaining addresses to 0
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_j2a.tdf
    Info (12023): Found entity 1: decode_j2a
Info (12128): Elaborating entity "decode_j2a" for hierarchy "audio_rom:audio_rom_inst|altsyncram:altsyncram_component|altsyncram_56g1:auto_generated|decode_j2a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_pib.tdf
    Info (12023): Found entity 1: mux_pib
Info (12128): Elaborating entity "mux_pib" for hierarchy "audio_rom:audio_rom_inst|altsyncram:altsyncram_component|altsyncram_56g1:auto_generated|mux_pib:mux2"
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_I2C_SDAT" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_I2C_SDAT" is moved to its source
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "dai:dai_inst|shift_temp[15]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[15]~_emulated" and latch "dai:dai_inst|shift_temp[15]~1"
    Warning (13310): Register "dai:dai_inst|shift_temp[14]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[14]~_emulated" and latch "dai:dai_inst|shift_temp[14]~5"
    Warning (13310): Register "dai:dai_inst|shift_temp[13]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[13]~_emulated" and latch "dai:dai_inst|shift_temp[13]~9"
    Warning (13310): Register "dai:dai_inst|shift_temp[12]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[12]~_emulated" and latch "dai:dai_inst|shift_temp[12]~13"
    Warning (13310): Register "dai:dai_inst|shift_temp[11]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[11]~_emulated" and latch "dai:dai_inst|shift_temp[11]~17"
    Warning (13310): Register "dai:dai_inst|shift_temp[10]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[10]~_emulated" and latch "dai:dai_inst|shift_temp[10]~21"
    Warning (13310): Register "dai:dai_inst|shift_temp[9]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[9]~_emulated" and latch "dai:dai_inst|shift_temp[9]~25"
    Warning (13310): Register "dai:dai_inst|shift_temp[8]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[8]~_emulated" and latch "dai:dai_inst|shift_temp[8]~29"
    Warning (13310): Register "dai:dai_inst|shift_temp[7]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[7]~_emulated" and latch "dai:dai_inst|shift_temp[7]~33"
    Warning (13310): Register "dai:dai_inst|shift_temp[6]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[6]~_emulated" and latch "dai:dai_inst|shift_temp[6]~37"
    Warning (13310): Register "dai:dai_inst|shift_temp[5]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[5]~_emulated" and latch "dai:dai_inst|shift_temp[5]~41"
    Warning (13310): Register "dai:dai_inst|shift_temp[4]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[4]~_emulated" and latch "dai:dai_inst|shift_temp[4]~45"
    Warning (13310): Register "dai:dai_inst|shift_temp[3]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[3]~_emulated" and latch "dai:dai_inst|shift_temp[3]~49"
    Warning (13310): Register "dai:dai_inst|shift_temp[2]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[2]~_emulated" and latch "dai:dai_inst|shift_temp[2]~53"
    Warning (13310): Register "dai:dai_inst|shift_temp[1]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[1]~_emulated" and latch "dai:dai_inst|shift_temp[1]~57"
    Warning (13310): Register "dai:dai_inst|shift_temp[0]" is converted into an equivalent circuit using register "dai:dai_inst|shift_temp[0]~_emulated" and latch "dai:dai_inst|shift_temp[0]~61"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
    Warning (13010): Node "AUD_I2C_SDAT~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "LED[0]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "pll2" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2 -qip pll2.qip -library pll2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2 -sip pll2.sip -library lib_pll2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity pll2 -qip pll2.qip -library pll2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity pll2 -sip pll2.sip -library lib_pll2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2 -qip pll2.qip -library pll2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2 -sip pll2.sip -library lib_pll2 was ignored
Warning (20013): Ignored assignments for entity "pll2_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll2_0002 -qip pll2.qip -library pll2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll2_0002 -qip pll2.qip -library pll2 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll2_0002 -qip pll2.qip -library pll2 was ignored
Info (144001): Generated suppressed messages file C:/Users/Gear/Desktop/audio_codec/SoCKit_i2sound.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
Info (21057): Implemented 866 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 8 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 365 logic cells
    Info (21064): Implemented 480 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 4718 megabytes
    Info: Processing ended: Wed May 26 19:38:25 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Gear/Desktop/audio_codec/SoCKit_i2sound.map.smsg.


