// Seed: 675224113
module module_0 (
    input supply1 id_0
);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0
);
  supply1 id_2;
  specify
    (id_3 *> id_4) = 1;
    (id_5 => id_6) = (1, id_2);
  endspecify
  assign id_6 = 1;
  assign id_2 = 1;
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    output uwire id_0,
    output wand  id_1,
    input  wand  id_2,
    input  wire  id_3,
    input  wand  id_4,
    output tri0  id_5,
    input  wor   id_6
);
  uwire id_8 = 1'h0;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
endmodule
