Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneii
Quartus root          :  c:/altera/13.0sp1/quartus/bin64/
Quartus sim root      :  c:/altera/13.0sp1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  alu_32bit.vho
Sim SDF file          :  alu_32bit__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File alu_32bit_run_msim_gate_vhdl.do already exists - backing up current file as alu_32bit_run_msim_gate_vhdl.do.bak
Probing transcript
ModelSim-Altera Info: # Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
ModelSim-Altera Info: # ERROR: No extended dataflow license exists
ModelSim-Altera Info: # do alu_32bit_run_msim_gate_vhdl.do 
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Warning: # ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
ModelSim-Altera Info: #          Updated modelsim.ini.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {alu_32bit.vho}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack
ModelSim-Altera Info: # -- Loading package cycloneii_components
ModelSim-Altera Info: # -- Compiling entity alu_32bit
ModelSim-Altera Info: # -- Compiling architecture structure of alu_32bit
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {C:/altera/13.0sp1/alu_32bit/simulation/modelsim/alu_32bit.vht}
ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Compiling entity alu_32bit_vhd_tst
ModelSim-Altera Info: # -- Compiling architecture alu_32bit_arch of alu_32bit_vhd_tst
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /i1=alu_32bit_vhd.sdo -L cycloneii -L gate_work -L work -voptargs="+acc"  alu_32bit_vhd_tst
ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L cycloneii -L gate_work -L work -voptargs=\"+acc\" -sdftyp /i1=alu_32bit_vhd.sdo -t 1ps alu_32bit_vhd_tst 
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading work.alu_32bit_vhd_tst(alu_32bit_arch)
ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_atom_pack(body)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_components
ModelSim-Altera Info: # Loading work.alu_32bit(structure)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_io(structure)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_mux21(altvital)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_dffe(behave)
ModelSim-Altera Info: # Loading cycloneii.cycloneii_asynch_io(behave)
ModelSim-Altera Info: # Loading instances from alu_32bit_vhd.sdo
ModelSim-Altera Info: # Loading timing data from alu_32bit_vhd.sdo
ModelSim-Altera Warning: # ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
ModelSim-Altera Info: # This may because you are loading cell libraries which are not recommended with
ModelSim-Altera Info: # the ModelSim Altera version. Expect performance to be adversely affected.
ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /alu_32bit_vhd_tst File: C:/altera/13.0sp1/alu_32bit/simulation/modelsim/alu_32bit.vht
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run 2000 ns
Info: NativeLink simulation flow was successful
