[2025-03-27, 22:51:12.119932] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 22:51:12.120935] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 22:51:12.121438] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 22:51:12.201046] place: INFO : Progress   20%: loading netlist "afifo_test_dc_pack.xml" ...
[2025-03-27, 22:51:12.216585] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo_test\afifo_test_cons.xml" ...
[2025-03-27, 22:51:12.216585] place: INFO : Effort Level  : 10
[2025-03-27, 22:51:12.216585] place: INFO : Mode          : Timing Driven
[2025-03-27, 22:51:12.216585] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-27, 22:51:12.224098] place: INFO : Design        : "top", resource statistic:
[2025-03-27, 22:51:12.224098] place: INFO :   * Amount of GCLK: 2
[2025-03-27, 22:51:12.224098] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-27, 22:51:12.224098] place: INFO :   * Amount of IOB: 22
[2025-03-27, 22:51:12.224098] place: INFO :   * Amount of SLICE: 560
[2025-03-27, 22:51:12.224098] place: INFO :   * Amount of Net: 1166
[2025-03-27, 22:51:12.224098] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-27, 22:51:12.224098] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-27, 22:51:12.224098] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-27, 22:51:12.224098] place: INFO :   * Proportion of IOB: 15.49%
[2025-03-27, 22:51:12.224098] place: INFO :   * Proportion of SLICE(LUT-1994856816): 18.23%
[2025-03-27, 22:51:12.230610] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-27, 22:51:12.253129] place: INFO : Progress   60%: begin to initially place ...
[2025-03-27, 22:51:12.264652] place: INFO :   * Initial cost = 1
[2025-03-27, 22:51:12.264652] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-27, 22:51:12.267157] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-27, 22:51:12.466596] place: INFO :   * Final cost = 0.999494
[2025-03-27, 22:51:12.467098] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-27, 22:51:12.545843] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-27, 23:38:53.527471] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 23:38:53.528536] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 23:38:53.528536] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 23:38:53.613772] place: INFO : Progress   20%: loading netlist "afifo_test_dc_pack.xml" ...
[2025-03-27, 23:38:53.630095] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo_test\afifo_test_cons.xml" ...
[2025-03-27, 23:38:53.630598] place: INFO : Effort Level  : 10
[2025-03-27, 23:38:53.630598] place: INFO : Mode          : Timing Driven
[2025-03-27, 23:38:53.630598] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-27, 23:38:53.638125] place: INFO : Design        : "top", resource statistic:
[2025-03-27, 23:38:53.638125] place: INFO :   * Amount of GCLK: 2
[2025-03-27, 23:38:53.638125] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-27, 23:38:53.638125] place: INFO :   * Amount of IOB: 22
[2025-03-27, 23:38:53.638125] place: INFO :   * Amount of SLICE: 560
[2025-03-27, 23:38:53.638125] place: INFO :   * Amount of Net: 1166
[2025-03-27, 23:38:53.638125] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-27, 23:38:53.638125] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-27, 23:38:53.638125] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-27, 23:38:53.638125] place: INFO :   * Proportion of IOB: 15.49%
[2025-03-27, 23:38:53.638125] place: INFO :   * Proportion of SLICE(LUT0): 18.23%
[2025-03-27, 23:38:53.644648] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-27, 23:38:53.667925] place: INFO : Progress   60%: begin to initially place ...
[2025-03-27, 23:38:53.681907] place: INFO :   * Initial cost = 1
[2025-03-27, 23:38:53.681907] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-27, 23:38:53.684991] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-27, 23:38:53.882538] place: INFO :   * Final cost = 0.999613
[2025-03-27, 23:38:53.883540] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-27, 23:38:53.957691] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-27, 23:42:44.482794] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 23:42:44.483298] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 23:42:44.483298] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 23:42:44.561460] place: INFO : Progress   20%: loading netlist "afifo_test_dc_pack.xml" ...
[2025-03-27, 23:42:44.577070] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo_test\afifo_test_cons.xml" ...
[2025-03-27, 23:42:44.577754] place: INFO : Effort Level  : 10
[2025-03-27, 23:42:44.577754] place: INFO : Mode          : Timing Driven
[2025-03-27, 23:42:44.577754] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-27, 23:42:44.585356] place: INFO : Design        : "top", resource statistic:
[2025-03-27, 23:42:44.585356] place: INFO :   * Amount of GCLK: 2
[2025-03-27, 23:42:44.585356] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-27, 23:42:44.585356] place: INFO :   * Amount of IOB: 22
[2025-03-27, 23:42:44.585356] place: INFO :   * Amount of SLICE: 560
[2025-03-27, 23:42:44.585356] place: INFO :   * Amount of Net: 1166
[2025-03-27, 23:42:44.585356] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-27, 23:42:44.585356] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-27, 23:42:44.585356] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-27, 23:42:44.585356] place: INFO :   * Proportion of IOB: 15.49%
[2025-03-27, 23:42:44.585356] place: INFO :   * Proportion of SLICE(LUT0): 18.23%
[2025-03-27, 23:42:44.587365] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-27, 23:42:44.608429] place: INFO : Progress   60%: begin to initially place ...
[2025-03-27, 23:42:44.619573] place: INFO :   * Initial cost = 1
[2025-03-27, 23:42:44.619573] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-27, 23:42:44.622090] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-27, 23:42:44.825541] place: INFO :   * Final cost = 0.999528
[2025-03-27, 23:42:44.826044] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-27, 23:42:44.902154] place: INFO : Successfully finish the placement. Elapsed Time: 0s
[2025-03-27, 23:52:35.229571] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 23:52:35.229571] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 23:52:35.230072] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 23:52:35.315866] place: INFO : Progress   20%: loading netlist "afifo_test_dc_pack.xml" ...
[2025-03-27, 23:52:35.331697] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo_test\afifo_test_cons.xml" ...
[2025-03-27, 23:52:35.331697] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: fifo_1_w_full not found
[2025-03-27, 23:52:35.333202] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-27, 23:53:05.994787] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 23:53:05.995289] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 23:53:05.995289] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 23:53:06.081988] place: INFO : Progress   20%: loading netlist "afifo_test_dc_pack.xml" ...
[2025-03-27, 23:53:06.098364] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo_test\afifo_test_cons.xml" ...
[2025-03-27, 23:53:06.098364] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: fifo_1_w_full not found
[2025-03-27, 23:53:06.098364] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-27, 23:53:44.130379] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 23:53:44.130879] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 23:53:44.130879] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 23:53:44.216365] place: INFO : Progress   20%: loading netlist "afifo_test_dc_pack.xml" ...
[2025-03-27, 23:53:44.231800] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo_test\afifo_test_cons.xml" ...
[2025-03-27, 23:53:44.232802] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: fifo_1_w_full not found
[2025-03-27, 23:53:44.232802] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-27, 23:54:10.888704] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 23:54:10.889205] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 23:54:10.889205] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 23:54:10.966779] place: INFO : Progress   20%: loading netlist "afifo_test_dc_pack.xml" ...
[2025-03-27, 23:54:10.982311] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo_test\afifo_test_cons.xml" ...
[2025-03-27, 23:54:10.987339] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: fifo_1_w_full not found
[2025-03-27, 23:54:10.987339] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-27, 23:54:13.095204] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 23:54:13.095708] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 23:54:13.095708] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 23:54:13.173866] place: INFO : Progress   20%: loading netlist "afifo_test_dc_pack.xml" ...
[2025-03-27, 23:54:13.190909] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo_test\afifo_test_cons.xml" ...
[2025-03-27, 23:54:13.190909] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: fifo_1_w_full not found
[2025-03-27, 23:54:13.190909] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-27, 23:54:43.149156] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 23:54:43.149660] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 23:54:43.149660] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 23:54:43.230658] place: INFO : Progress   20%: loading netlist "afifo_test_dc_pack.xml" ...
[2025-03-27, 23:54:43.245572] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo_test\afifo_test_cons.xml" ...
[2025-03-27, 23:54:43.245572] place: ERROR: E:\Project\FDE-Source\common\io\xml\loadxml.cpp(225): parse failed. constraint: fifo_1_w_full not found
[2025-03-27, 23:54:43.246575] place: ERROR: [FILE_ERROR] can NOT load constraint.
[2025-03-27, 23:56:01.219761] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 23:56:01.219761] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 23:56:01.219761] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 23:56:01.307788] place: INFO : Progress   20%: loading netlist "afifo_test_dc_pack.xml" ...
[2025-03-27, 23:56:01.324026] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo_test\afifo_test_cons.xml" ...
[2025-03-27, 23:56:01.324026] place: INFO : Effort Level  : 10
[2025-03-27, 23:56:01.324026] place: INFO : Mode          : Timing Driven
[2025-03-27, 23:56:01.324026] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-27, 23:56:01.332063] place: INFO : Design        : "top", resource statistic:
[2025-03-27, 23:56:01.332063] place: INFO :   * Amount of GCLK: 2
[2025-03-27, 23:56:01.332063] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-27, 23:56:01.332063] place: INFO :   * Amount of IOB: 23
[2025-03-27, 23:56:01.332063] place: INFO :   * Amount of SLICE: 560
[2025-03-27, 23:56:01.332063] place: INFO :   * Amount of Net: 1168
[2025-03-27, 23:56:01.332063] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-27, 23:56:01.332063] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-27, 23:56:01.332063] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-27, 23:56:01.332063] place: INFO :   * Proportion of IOB: 16.20%
[2025-03-27, 23:56:01.332063] place: INFO :   * Proportion of SLICE(LUT7471205): 18.23%
[2025-03-27, 23:56:01.337760] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-27, 23:56:01.361926] place: INFO : Progress   60%: begin to initially place ...
[2025-03-27, 23:56:01.361926] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for fifo_1_w_full
[2025-03-27, 23:56:09.219746] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 23:56:09.220245] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 23:56:09.220245] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 23:56:09.299520] place: INFO : Progress   20%: loading netlist "afifo_test_dc_pack.xml" ...
[2025-03-27, 23:56:09.314192] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo_test\afifo_test_cons.xml" ...
[2025-03-27, 23:56:09.315195] place: INFO : Effort Level  : 10
[2025-03-27, 23:56:09.315195] place: INFO : Mode          : Timing Driven
[2025-03-27, 23:56:09.315195] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-27, 23:56:09.322531] place: INFO : Design        : "top", resource statistic:
[2025-03-27, 23:56:09.322531] place: INFO :   * Amount of GCLK: 2
[2025-03-27, 23:56:09.322531] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-27, 23:56:09.322531] place: INFO :   * Amount of IOB: 23
[2025-03-27, 23:56:09.322531] place: INFO :   * Amount of SLICE: 560
[2025-03-27, 23:56:09.322531] place: INFO :   * Amount of Net: 1168
[2025-03-27, 23:56:09.322531] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-27, 23:56:09.322531] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-27, 23:56:09.322531] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-27, 23:56:09.322531] place: INFO :   * Proportion of IOB: 16.20%
[2025-03-27, 23:56:09.322531] place: INFO :   * Proportion of SLICE(LUT0): 18.23%
[2025-03-27, 23:56:09.325044] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-27, 23:56:09.344410] place: INFO : Progress   60%: begin to initially place ...
[2025-03-27, 23:56:09.345436] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for fifo_1_w_full
[2025-03-27, 23:56:19.112708] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 23:56:19.113710] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 23:56:19.113710] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 23:56:19.189904] place: INFO : Progress   20%: loading netlist "afifo_test_dc_pack.xml" ...
[2025-03-27, 23:56:19.205924] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo_test\afifo_test_cons.xml" ...
[2025-03-27, 23:56:19.210944] place: INFO : Effort Level  : 10
[2025-03-27, 23:56:19.210944] place: INFO : Mode          : Timing Driven
[2025-03-27, 23:56:19.210944] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-27, 23:56:19.217961] place: INFO : Design        : "top", resource statistic:
[2025-03-27, 23:56:19.217961] place: INFO :   * Amount of GCLK: 2
[2025-03-27, 23:56:19.217961] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-27, 23:56:19.217961] place: INFO :   * Amount of IOB: 23
[2025-03-27, 23:56:19.217961] place: INFO :   * Amount of SLICE: 560
[2025-03-27, 23:56:19.217961] place: INFO :   * Amount of Net: 1168
[2025-03-27, 23:56:19.217961] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-27, 23:56:19.217961] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-27, 23:56:19.217961] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-27, 23:56:19.217961] place: INFO :   * Proportion of IOB: 16.20%
[2025-03-27, 23:56:19.217961] place: INFO :   * Proportion of SLICE(LUT7471205): 18.23%
[2025-03-27, 23:56:19.220404] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-27, 23:56:19.240838] place: INFO : Progress   60%: begin to initially place ...
[2025-03-27, 23:56:19.240838] place: ERROR: E:\Project\FDE-Source\placer\plc_floorplan.cpp(1361): parse failed. constraint: illegal position for fifo_1_w_full
[2025-03-27, 23:56:47.617571] place: INFO : Release 1.0 - Place
Copyright (c) 2006-2009 FPGA-SoftwareGP.MEKeylab.FDU   All rights reserved.
[2025-03-27, 23:56:47.618573] place: INFO : Progress    0%: parsing commands ...
[2025-03-27, 23:56:47.618573] place: INFO : Progress   10%: loading arch library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_arch.xml" ...
[2025-03-27, 23:56:47.699584] place: INFO : Progress   20%: loading netlist "afifo_test_dc_pack.xml" ...
[2025-03-27, 23:56:47.715648] place: INFO : Progress   30%: loading constraint "E:\FDU\FPGA Course\I2C Project\afifo_test\afifo_test_cons.xml" ...
[2025-03-27, 23:56:47.715648] place: INFO : Effort Level  : 10
[2025-03-27, 23:56:47.715648] place: INFO : Mode          : Timing Driven
[2025-03-27, 23:56:47.715648] place: INFO : Progress   40%: loading delay library "\\?\C:\Users\wjw_0\AppData\Local\UFDE+\resource\hw_lib\fdp3p7_dly.xml" ...
[2025-03-27, 23:56:47.724170] place: INFO : Design        : "top", resource statistic:
[2025-03-27, 23:56:47.724170] place: INFO :   * Amount of GCLK: 2
[2025-03-27, 23:56:47.724170] place: INFO :   * Amount of GCLKIOB: 2
[2025-03-27, 23:56:47.724170] place: INFO :   * Amount of IOB: 23
[2025-03-27, 23:56:47.724170] place: INFO :   * Amount of SLICE: 560
[2025-03-27, 23:56:47.724170] place: INFO :   * Amount of Net: 1168
[2025-03-27, 23:56:47.724170] place: INFO : Device        : "fdp3000k", resource usage:
[2025-03-27, 23:56:47.724170] place: INFO :   * Proportion of GCLK: 50.00%
[2025-03-27, 23:56:47.724170] place: INFO :   * Proportion of GCLKIOB: 50.00%
[2025-03-27, 23:56:47.724170] place: INFO :   * Proportion of IOB: 16.20%
[2025-03-27, 23:56:47.724170] place: INFO :   * Proportion of SLICE(LUT0): 18.23%
[2025-03-27, 23:56:47.725674] place: INFO : Progress   50%: build FPGA architecture ...
[2025-03-27, 23:56:47.745217] place: INFO : Progress   60%: begin to initially place ...
[2025-03-27, 23:56:47.757251] place: INFO :   * Initial cost = 1
[2025-03-27, 23:56:47.757251] place: INFO : Progress   70%: begin to perform place iteration ...
[2025-03-27, 23:56:47.760258] place: INFO : Progress   80%: begin to perform final place iteration ...
[2025-03-27, 23:56:47.971274] place: INFO :   * Final cost = 0.998798
[2025-03-27, 23:56:47.971274] place: INFO : Progress   90%: begin to write placed netlist ...
[2025-03-27, 23:56:48.050232] place: INFO : Successfully finish the placement. Elapsed Time: 1s
