d3944104251f ("drm/i915/reg: fix transcoder timing register style")
6eb82761887a ("drm/i915: Separate VRR related register definitions")
fc8fc81cb830 ("drm/i915: Update indentation for VRR registers and bits")
5734c976717d ("drm/i915: pass dev_priv explicitly to TRANS_MULT")
454a498978b1 ("drm/i915: pass dev_priv explicitly to PIPESRC")
8925350cd351 ("drm/i915: pass dev_priv explicitly to TRANS_VSYNCSHIFT")
d96fdbf04cec ("drm/i915: pass dev_priv explicitly to BCLRPAT")
9cacbd237f51 ("drm/i915: pass dev_priv explicitly to TRANS_VSYNC")
45f103933586 ("drm/i915: pass dev_priv explicitly to TRANS_VBLANK")
b3e773f6d5b1 ("drm/i915: pass dev_priv explicitly to TRANS_VTOTAL")
9b2db3bbc7b5 ("drm/i915: pass dev_priv explicitly to TRANS_HSYNC")
7d8ee7886599 ("drm/i915: pass dev_priv explicitly to TRANS_HBLANK")
e5799743ee06 ("drm/i915: pass dev_priv explicitly to TRANS_HTOTAL")
cc13f2937725 ("drm/i915: pass dev_priv explicitly to HSW_TVIDEO_DIP_CTL")
deac76110108 ("drm/i915: pass dev_priv explicitly to TRANS_VRR_VSYNC")
0f5b235f8760 ("drm/i915: pass dev_priv explicitly to TRANS_PUSH")
48d47a408353 ("drm/i915: pass dev_priv explicitly to TRANS_VRR_STATUS2")
e050e2acedcf ("drm/i915: pass dev_priv explicitly to TRANS_VRR_FLIPLINE")
2e6cb8775f5c ("drm/i915: pass dev_priv explicitly to TRANS_VRR_VTOTAL_PREV")
8ae4afceed9e ("drm/i915: pass dev_priv explicitly to TRANS_VRR_STATUS")
