$date
	Sun Feb 15 21:42:19 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mem_shim $end
$var wire 8 ! ddr3_burstcnt [7:0] $end
$var wire 8 " ddr3_byteenable [7:0] $end
$var wire 1 # mem_res_wr_en $end
$var wire 64 $ mem_res_wr_dta [63:0] $end
$var wire 1 % mem_req_rd_en $end
$var wire 64 & ddr3_writedata [63:0] $end
$var wire 1 ' ddr3_write $end
$var wire 1 ( ddr3_read $end
$var wire 29 ) ddr3_addr [28:0] $end
$var reg 1 * clk $end
$var reg 64 + ddr3_readdata [63:0] $end
$var reg 1 , ddr3_readdatavalid $end
$var reg 1 - ddr3_waitrequest $end
$var reg 22 . mem_req_rd_addr [21:0] $end
$var reg 2 / mem_req_rd_cmd [1:0] $end
$var reg 64 0 mem_req_rd_dta [63:0] $end
$var reg 1 1 mem_req_rd_valid $end
$var reg 1 2 mem_res_wr_almost_full $end
$var reg 1 3 rst_n $end
$scope module uut $end
$var wire 1 * clk $end
$var wire 29 4 ddr3_addr [28:0] $end
$var wire 8 5 ddr3_burstcnt [7:0] $end
$var wire 8 6 ddr3_byteenable [7:0] $end
$var wire 64 7 ddr3_readdata [63:0] $end
$var wire 1 , ddr3_readdatavalid $end
$var wire 1 - ddr3_waitrequest $end
$var wire 64 8 ddr3_writedata [63:0] $end
$var wire 1 9 debug_ddr3_ack $end
$var wire 1 : debug_ddr3_busy $end
$var wire 16 ; debug_rd_count [15:0] $end
$var wire 16 < debug_wr_count [15:0] $end
$var wire 22 = mem_req_rd_addr [21:0] $end
$var wire 2 > mem_req_rd_cmd [1:0] $end
$var wire 64 ? mem_req_rd_dta [63:0] $end
$var wire 1 1 mem_req_rd_valid $end
$var wire 1 2 mem_res_wr_almost_full $end
$var wire 1 @ rd_accepted $end
$var wire 1 3 rst_n $end
$var wire 1 A wr_accepted $end
$var wire 4 B debug_state [3:0] $end
$var wire 1 ' ddr3_write $end
$var wire 1 ( ddr3_read $end
$var parameter 2 C CMD_NOOP $end
$var parameter 2 D CMD_READ $end
$var parameter 2 E CMD_REFRESH $end
$var parameter 2 F CMD_WRITE $end
$var reg 1 % mem_req_rd_en $end
$var reg 64 G mem_res_wr_dta [63:0] $end
$var reg 1 # mem_res_wr_en $end
$var reg 29 H ram_address [28:0] $end
$var reg 1 ( ram_read $end
$var reg 1 ' ram_write $end
$var reg 64 I ram_writedata [63:0] $end
$var reg 16 J rd_count [15:0] $end
$var reg 22 K saved_addr [21:0] $end
$var reg 2 L saved_cmd [1:0] $end
$var reg 64 M saved_dta [63:0] $end
$var reg 1 N saved_valid $end
$var reg 1 O state $end
$var reg 16 P wr_count [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 F
b1 E
b10 D
b0 C
$end
#0
$dumpvars
bx P
xO
xN
bx M
bx L
bx K
bx J
bx I
bx H
bx G
b0x B
xA
x@
b0 ?
b0 >
b0 =
bx <
bx ;
0:
x9
bx 8
b0 7
b11111111 6
b1 5
bx 4
03
02
01
b0 0
b0 /
b0 .
0-
0,
b0 +
0*
bx )
x(
x'
bx &
x%
bx $
x#
b11111111 "
b1 !
$end
#5000
09
0A
0@
b0 M
b0 K
b0 L
0N
b0 $
b0 G
0#
0%
b0 &
b0 8
b0 I
b0 )
b0 4
b0 H
0'
0(
b0 B
0O
b0 <
b0 P
b0 ;
b0 J
1*
#10000
0*
#15000
1*
#20000
0*
13
#25000
1%
1*
#30000
0*
#35000
1*
#40000
0*
11
b1101111010101101101111101110111111001010111111101011101010111110 0
b1101111010101101101111101110111111001010111111101011101010111110 ?
b100100011010001010110 .
b100100011010001010110 =
b11 /
b11 >
#45000
19
1A
0%
b1 B
1O
b1101111010101101101111101110111111001010111111101011101010111110 &
b1101111010101101101111101110111111001010111111101011101010111110 8
b1101111010101101101111101110111111001010111111101011101010111110 I
b1100001001000110100010101100 )
b1100001001000110100010101100 4
b1100001001000110100010101100 H
1'
1*
#46000
01
#50000
0*
#55000
09
0A
b1 <
b1 P
1%
b0 B
0O
0'
1*
#60000
0*
#65000
1*
#66000
11
b110111100110111101111 .
b110111100110111101111 =
b10 /
b10 >
#70000
0*
#75000
19
1@
0%
b1 B
1O
b1100001101111001101111011110 )
b1100001101111001101111011110 4
b1100001101111001101111011110 H
1(
1*
#76000
01
#80000
0*
#85000
09
0@
1%
b0 B
0O
0(
b1 ;
b1 J
1*
#90000
0*
#95000
1*
#96000
1,
b100100011010001010110011110001001101010111100110111101111 +
b100100011010001010110011110001001101010111100110111101111 7
#100000
0*
#105000
b100100011010001010110011110001001101010111100110111101111 $
b100100011010001010110011110001001101010111100110111101111 G
1#
1*
#106000
0,
#110000
0*
#115000
0#
1*
#120000
0*
#125000
1*
#126000
11
1:
1-
#130000
0*
#135000
0%
b1 B
1O
1(
1*
#140000
0*
#145000
b1101111010101101101111101110111111001010111111101011101010111110 M
b110111100110111101111 K
b10 L
1N
1*
#150000
0*
#155000
1%
b0 B
0O
0(
09
0@
0:
0-
1*
#160000
0*
#165000
19
1@
0%
0N
b1 B
1O
1(
01
1*
#170000
0*
#175000
09
0@
b10 ;
b10 J
1%
b0 B
0O
0(
1*
#180000
0*
#185000
1*
#190000
0*
#195000
1*
#200000
0*
#205000
1*
#210000
0*
#215000
1*
#220000
0*
#225000
1*
#230000
0*
#235000
1*
#240000
0*
#245000
1*
#250000
0*
#255000
1*
#260000
0*
#265000
19
1A
0%
b1 B
1O
b1100010101010101010101010100 )
b1100010101010101010101010100 4
b1100010101010101010101010100 H
1'
1*
11
b1010101010101010101010 .
b1010101010101010101010 =
b11 /
b11 >
#266000
b1110111011101110111011 .
b1110111011101110111011 =
b10 /
b10 >
#270000
0*
#275000
09
0A
b10 <
b10 P
b1110111011101110111011 K
1N
1%
b0 B
0O
0'
1*
#280000
0*
#285000
19
1@
0%
0N
b1 B
1O
b1100011101110111011101110110 )
b1100011101110111011101110110 4
b1100011101110111011101110110 H
1(
1*
#290000
0*
#295000
09
0@
b11 ;
b11 J
1%
b0 B
0O
0(
01
1*
#300000
0*
#305000
1*
#310000
0*
#315000
1*
#320000
0*
#325000
1*
#330000
0*
#335000
1*
#340000
0*
#345000
1*
#350000
0*
#355000
1*
#360000
0*
#365000
1*
#370000
0*
#375000
1*
#380000
0*
#385000
1*
#390000
0*
#395000
1*
