# CMPEN-331
This is all my assignments created in CMPEN 331: Computer Organization/Development and Design in Spring of 2021. Mainly used Verilog to help design a pipelining stage for MIPS instructions. 
