Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Wed Feb 13 17:31:46 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: AudVid/i2s/I2S_WS_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spi/DataClk_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiInitClock/outputCLK_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spiWorkClock/outputCLK_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spi/dataClk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spiInitRegClock/outputCLK_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spiWorkClock/outputCLK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ClockManager/I2SCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 191 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.454        0.000                      0                  109        0.154        0.000                      0                  109        3.000        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 35.431}     70.862          14.112          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                      6.454        0.000                      0                  104        0.154        0.000                      0                  104        3.000        0.000                       0                    65  
  clk_out1_clk_wiz_0       68.631        0.000                      0                    5        0.313        0.000                      0                    5       34.931        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        6.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 1.162ns (36.159%)  route 2.052ns (63.841%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.618     5.139    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X6Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.478     5.617 r  AudVid/sd_spi/spiInitClock/counter_reg[2]/Q
                         net (fo=7, routed)           0.861     6.478    AudVid/sd_spi/spiInitClock/counter_reg__0[2]
    SLICE_X6Y27          LUT3 (Prop_lut3_I0_O)        0.324     6.802 r  AudVid/sd_spi/spiInitClock/counter[7]_i_4/O
                         net (fo=2, routed)           0.998     7.800    AudVid/sd_spi/spiInitClock/counter[7]_i_4_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I1_O)        0.360     8.160 r  AudVid/sd_spi/spiInitClock/counter[6]_i_1/O
                         net (fo=1, routed)           0.193     8.353    AudVid/sd_spi/spiInitClock/p_0_in__2[6]
    SLICE_X7Y26          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.502    14.843    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X7Y26          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[6]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)       -0.274    14.807    AudVid/sd_spi/spiInitClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.704ns (24.117%)  route 2.215ns (75.883%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.146    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.701     6.303    AudVid/tft_spi/spiInitRegClock/counter_reg[8]
    SLICE_X64Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.427 f  AudVid/tft_spi/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.728     7.155    AudVid/tft_spi/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.279 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          0.786     8.065    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[10]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X65Y91         FDRE (Setup_fdre_C_R)       -0.429    14.682    AudVid/tft_spi/spiInitRegClock/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.704ns (24.117%)  route 2.215ns (75.883%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.146    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.701     6.303    AudVid/tft_spi/spiInitRegClock/counter_reg[8]
    SLICE_X64Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.427 f  AudVid/tft_spi/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.728     7.155    AudVid/tft_spi/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.279 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          0.786     8.065    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[11]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X65Y91         FDRE (Setup_fdre_C_R)       -0.429    14.682    AudVid/tft_spi/spiInitRegClock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.704ns (24.117%)  route 2.215ns (75.883%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.146    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.701     6.303    AudVid/tft_spi/spiInitRegClock/counter_reg[8]
    SLICE_X64Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.427 f  AudVid/tft_spi/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.728     7.155    AudVid/tft_spi/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.279 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          0.786     8.065    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X65Y91         FDRE (Setup_fdre_C_R)       -0.429    14.682    AudVid/tft_spi/spiInitRegClock/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.919ns  (logic 0.704ns (24.117%)  route 2.215ns (75.883%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.146    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.701     6.303    AudVid/tft_spi/spiInitRegClock/counter_reg[8]
    SLICE_X64Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.427 f  AudVid/tft_spi/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.728     7.155    AudVid/tft_spi/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.279 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          0.786     8.065    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.508    14.849    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[9]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X65Y91         FDRE (Setup_fdre_C_R)       -0.429    14.682    AudVid/tft_spi/spiInitRegClock/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.704ns (25.317%)  route 2.077ns (74.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.146    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.701     6.303    AudVid/tft_spi/spiInitRegClock/counter_reg[8]
    SLICE_X64Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.427 f  AudVid/tft_spi/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.728     7.155    AudVid/tft_spi/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.279 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          0.647     7.927    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.848    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[4]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    14.656    AudVid/tft_spi/spiInitRegClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  6.729    

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.704ns (25.317%)  route 2.077ns (74.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.146    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.701     6.303    AudVid/tft_spi/spiInitRegClock/counter_reg[8]
    SLICE_X64Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.427 f  AudVid/tft_spi/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.728     7.155    AudVid/tft_spi/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.279 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          0.647     7.927    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.848    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[5]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    14.656    AudVid/tft_spi/spiInitRegClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  6.729    

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.704ns (25.317%)  route 2.077ns (74.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.146    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.701     6.303    AudVid/tft_spi/spiInitRegClock/counter_reg[8]
    SLICE_X64Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.427 f  AudVid/tft_spi/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.728     7.155    AudVid/tft_spi/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.279 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          0.647     7.927    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.848    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[6]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    14.656    AudVid/tft_spi/spiInitRegClock/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  6.729    

Slack (MET) :             6.729ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.704ns (25.317%)  route 2.077ns (74.683%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.625     5.146    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]/Q
                         net (fo=2, routed)           0.701     6.303    AudVid/tft_spi/spiInitRegClock/counter_reg[8]
    SLICE_X64Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.427 f  AudVid/tft_spi/spiInitRegClock/counter[0]_i_4/O
                         net (fo=2, routed)           0.728     7.155    AudVid/tft_spi/spiInitRegClock/counter[0]_i_4_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I5_O)        0.124     7.279 r  AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2/O
                         net (fo=14, routed)          0.647     7.927    AudVid/tft_spi/spiInitRegClock/counter[0]_i_1__2_n_0
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.507    14.848    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[7]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y90         FDRE (Setup_fdre_C_R)       -0.429    14.656    AudVid/tft_spi/spiInitRegClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -7.927    
  -------------------------------------------------------------------
                         slack                                  6.729    

Slack (MET) :             6.742ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 0.766ns (28.581%)  route 1.914ns (71.419%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.792     5.313    AudVid/i2s/squaregenerator/MasterCLK_BUFG
    SLICE_X2Y127         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y127         FDRE (Prop_fdre_C_Q)         0.518     5.831 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.818     6.650    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X3Y128         LUT6 (Prop_lut6_I3_O)        0.124     6.774 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.406     7.180    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y129         LUT5 (Prop_lut5_I2_O)        0.124     7.304 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.689     7.993    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y129         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    13.250    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.672    15.013    AudVid/i2s/squaregenerator/MasterCLK_BUFG
    SLICE_X2Y129         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
                         clock pessimism              0.281    15.294    
                         clock uncertainty           -0.035    15.259    
    SLICE_X2Y129         FDRE (Setup_fdre_C_R)       -0.524    14.735    AudVid/i2s/squaregenerator/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                  6.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.581     1.464    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X7Y26          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  AudVid/sd_spi/spiInitClock/counter_reg[6]/Q
                         net (fo=3, routed)           0.102     1.707    AudVid/sd_spi/spiInitClock/counter_reg__0[6]
    SLICE_X6Y26          LUT6 (Prop_lut6_I1_O)        0.045     1.752 r  AudVid/sd_spi/spiInitClock/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.752    AudVid/sd_spi/spiInitClock/p_0_in__2[7]
    SLICE_X6Y26          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.849     1.976    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X6Y26          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[7]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.121     1.598    AudVid/sd_spi/spiInitClock/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiWorkClock/outputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.594     1.477    AudVid/tft_spi/spiWorkClock/MasterCLK_BUFG
    SLICE_X64Y98         FDRE                                         r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y98         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  AudVid/tft_spi/spiWorkClock/counter_reg[1]/Q
                         net (fo=5, routed)           0.094     1.735    AudVid/tft_spi/spiWorkClock/counter_reg__0[1]
    SLICE_X65Y98         LUT4 (Prop_lut4_I1_O)        0.045     1.780 r  AudVid/tft_spi/spiWorkClock/outputCLK_i_1__1/O
                         net (fo=1, routed)           0.000     1.780    AudVid/tft_spi/spiWorkClock/outputCLK_i_1__1_n_0
    SLICE_X65Y98         FDRE                                         r  AudVid/tft_spi/spiWorkClock/outputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.864     1.992    AudVid/tft_spi/spiWorkClock/MasterCLK_BUFG
    SLICE_X65Y98         FDRE                                         r  AudVid/tft_spi/spiWorkClock/outputCLK_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X65Y98         FDRE (Hold_fdre_C_D)         0.091     1.581    AudVid/tft_spi/spiWorkClock/outputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiWorkClock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiWorkClock/outputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.226ns (65.471%)  route 0.119ns (34.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.585     1.468    AudVid/sd_spi/spiWorkClock/MasterCLK_BUFG
    SLICE_X1Y27          FDRE                                         r  AudVid/sd_spi/spiWorkClock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.128     1.596 r  AudVid/sd_spi/spiWorkClock/counter_reg[3]/Q
                         net (fo=5, routed)           0.119     1.715    AudVid/sd_spi/spiWorkClock/clear
    SLICE_X2Y27          LUT2 (Prop_lut2_I1_O)        0.098     1.813 r  AudVid/sd_spi/spiWorkClock/outputCLK_i_1__0/O
                         net (fo=1, routed)           0.000     1.813    AudVid/sd_spi/spiWorkClock/outputCLK_i_1__0_n_0
    SLICE_X2Y27          FDRE                                         r  AudVid/sd_spi/spiWorkClock/outputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.853     1.980    AudVid/sd_spi/spiWorkClock/MasterCLK_BUFG
    SLICE_X2Y27          FDRE                                         r  AudVid/sd_spi/spiWorkClock/outputCLK_reg/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.120     1.601    AudVid/sd_spi/spiWorkClock/outputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.492%)  route 0.148ns (41.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.583     1.466    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X6Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=8, routed)           0.148     1.778    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.045     1.823 r  AudVid/sd_spi/spiInitClock/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    AudVid/sd_spi/spiInitClock/p_0_in__2[5]
    SLICE_X6Y26          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.849     1.976    AudVid/sd_spi/spiInitClock/MasterCLK_BUFG
    SLICE_X6Y26          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.121     1.598    AudVid/sd_spi/spiInitClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/outputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.420%)  route 0.133ns (36.580%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.475    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  AudVid/tft_spi/spiInitRegClock/counter_reg[5]/Q
                         net (fo=3, routed)           0.077     1.694    AudVid/tft_spi/spiInitRegClock/counter_reg[5]
    SLICE_X64Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.739 f  AudVid/tft_spi/spiInitRegClock/outputCLK_i_2/O
                         net (fo=1, routed)           0.056     1.794    AudVid/tft_spi/spiInitRegClock/outputCLK_i_2_n_0
    SLICE_X64Y90         LUT5 (Prop_lut5_I1_O)        0.045     1.839 r  AudVid/tft_spi/spiInitRegClock/outputCLK_i_1__2/O
                         net (fo=1, routed)           0.000     1.839    AudVid/tft_spi/spiInitRegClock/outputCLK_i_1__2_n_0
    SLICE_X64Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/outputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.862     1.990    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X64Y90         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/outputCLK_reg/C
                         clock pessimism             -0.502     1.488    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.120     1.608    AudVid/tft_spi/spiInitRegClock/outputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.663     1.547    AudVid/i2s/squaregenerator/MasterCLK_BUFG
    SLICE_X2Y126         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.164     1.711 r  AudVid/i2s/squaregenerator/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.825    AudVid/i2s/squaregenerator/count_reg_n_0_[2]
    SLICE_X2Y126         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.935 r  AudVid/i2s/squaregenerator/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.935    AudVid/i2s/squaregenerator/count_reg[0]_i_2_n_5
    SLICE_X2Y126         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.935     2.063    AudVid/i2s/squaregenerator/MasterCLK_BUFG
    SLICE_X2Y126         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X2Y126         FDRE (Hold_fdre_C_D)         0.134     1.681    AudVid/i2s/squaregenerator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y89         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  AudVid/tft_spi/spiInitRegClock/counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.725    AudVid/tft_spi/spiInitRegClock/counter_reg_n_0_[2]
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.836 r  AudVid/tft_spi/spiInitRegClock/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.836    AudVid/tft_spi/spiInitRegClock/counter_reg[0]_i_2_n_5
    SLICE_X65Y89         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.989    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y89         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[2]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.105     1.579    AudVid/tft_spi/spiInitRegClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.668     1.552    AudVid/i2s/squaregenerator/MasterCLK_BUFG
    SLICE_X3Y131         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y131         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  AudVid/i2s/squaregenerator/data_reg[12]/Q
                         net (fo=2, routed)           0.167     1.860    AudVid/i2s/squaregenerator/D[0]
    SLICE_X3Y131         LUT3 (Prop_lut3_I0_O)        0.045     1.905 r  AudVid/i2s/squaregenerator/data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.905    AudVid/i2s/squaregenerator/data[12]_i_1_n_0
    SLICE_X3Y131         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.941     2.069    AudVid/i2s/squaregenerator/MasterCLK_BUFG
    SLICE_X3Y131         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
                         clock pessimism             -0.517     1.552    
    SLICE_X3Y131         FDRE (Hold_fdre_C_D)         0.091     1.643    AudVid/i2s/squaregenerator/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.592     1.475    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  AudVid/tft_spi/spiInitRegClock/counter_reg[11]/Q
                         net (fo=3, routed)           0.118     1.734    AudVid/tft_spi/spiInitRegClock/counter_reg[11]
    SLICE_X65Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  AudVid/tft_spi/spiInitRegClock/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    AudVid/tft_spi/spiInitRegClock/counter_reg[8]_i_1_n_4
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.862     1.990    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y91         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[11]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X65Y91         FDRE (Hold_fdre_C_D)         0.105     1.580    AudVid/tft_spi/spiInitRegClock/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spiInitRegClock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/tft_spi/spiInitRegClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.474    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y89         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  AudVid/tft_spi/spiInitRegClock/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.736    AudVid/tft_spi/spiInitRegClock/counter_reg[3]
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  AudVid/tft_spi/spiInitRegClock/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.844    AudVid/tft_spi/spiInitRegClock/counter_reg[0]_i_2_n_4
    SLICE_X65Y89         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.861     1.989    AudVid/tft_spi/spiInitRegClock/MasterCLK_BUFG
    SLICE_X65Y89         FDRE                                         r  AudVid/tft_spi/spiInitRegClock/counter_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.105     1.579    AudVid/tft_spi/spiInitRegClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    MasterCLK_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y126     AudVid/i2s/squaregenerator/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y129     AudVid/i2s/squaregenerator/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y129     AudVid/i2s/squaregenerator/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y129     AudVid/i2s/squaregenerator/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y130     AudVid/i2s/squaregenerator/count_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y130     AudVid/i2s/squaregenerator/count_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y126     AudVid/i2s/squaregenerator/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y126     AudVid/i2s/squaregenerator/count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y126     AudVid/i2s/squaregenerator/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y126     AudVid/i2s/squaregenerator/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y126     AudVid/i2s/squaregenerator/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y126     AudVid/i2s/squaregenerator/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y127     AudVid/i2s/squaregenerator/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y127     AudVid/i2s/squaregenerator/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y127     AudVid/i2s/squaregenerator/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y127     AudVid/i2s/squaregenerator/count_reg[7]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y129     AudVid/i2s/squaregenerator/count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y129     AudVid/i2s/squaregenerator/count_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y129     AudVid/i2s/squaregenerator/count_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y130     AudVid/i2s/squaregenerator/count_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y130     AudVid/i2s/squaregenerator/count_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y131     AudVid/i2s/squaregenerator/data_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X3Y131     AudVid/i2s/squaregenerator/data_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X6Y27      AudVid/sd_spi/spiInitClock/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       68.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.631ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.743ns (40.773%)  route 1.079ns (59.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 75.874 - 70.862 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.575     5.096    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.795     5.316    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.419     5.735 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.432    ClockManager/counter[1]
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.324     6.756 r  ClockManager/counter[2]_i_1/O
                         net (fo=1, routed)           0.382     7.139    ClockManager/counter[2]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    74.112    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    74.203 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.457    75.660    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    74.112    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.671    75.874    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[2]/C
                         clock pessimism              0.304    76.178    
                         clock uncertainty           -0.145    76.033    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)       -0.263    75.770    ClockManager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         75.770    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                 68.631    

Slack (MET) :             69.027ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.715ns (44.660%)  route 0.886ns (55.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 75.874 - 70.862 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.575     5.096    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.795     5.316    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.419     5.735 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.432    ClockManager/counter[1]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.296     6.728 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.189     6.917    ClockManager/I2SCLK_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  ClockManager/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    74.112    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    74.203 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.457    75.660    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    74.112    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.671    75.874    ClockManager/clk_out1
    SLICE_X1Y128         FDRE                                         r  ClockManager/I2SCLK_reg/C
                         clock pessimism              0.282    76.156    
                         clock uncertainty           -0.145    76.011    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)       -0.067    75.944    ClockManager/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                         75.944    
                         arrival time                          -6.917    
  -------------------------------------------------------------------
                         slack                                 69.027    

Slack (MET) :             69.334ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.715ns (50.643%)  route 0.697ns (49.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 75.874 - 70.862 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.575     5.096    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.795     5.316    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.419     5.735 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.432    ClockManager/counter[1]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.296     6.728 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.000     6.728    ClockManager/I2SCLK_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    74.112    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    74.203 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.457    75.660    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    74.112    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.671    75.874    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/C
                         clock pessimism              0.304    76.178    
                         clock uncertainty           -0.145    76.033    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.029    76.062    ClockManager/I2SCLK_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         76.062    
                         arrival time                          -6.728    
  -------------------------------------------------------------------
                         slack                                 69.334    

Slack (MET) :             69.359ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.743ns (51.863%)  route 0.690ns (48.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 75.874 - 70.862 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.575     5.096    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.795     5.316    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.419     5.735 r  ClockManager/counter_reg[1]/Q
                         net (fo=3, routed)           0.690     6.425    ClockManager/counter[1]
    SLICE_X0Y128         LUT2 (Prop_lut2_I1_O)        0.324     6.749 r  ClockManager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.749    ClockManager/counter[1]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    74.112    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    74.203 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.457    75.660    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    74.112    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.671    75.874    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/C
                         clock pessimism              0.304    76.178    
                         clock uncertainty           -0.145    76.033    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.075    76.108    ClockManager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         76.108    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                 69.359    

Slack (MET) :             69.496ns  (required time - arrival time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (clk_out1_clk_wiz_0 rise@70.862ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.580ns (46.336%)  route 0.672ns (53.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 75.874 - 70.862 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.967     3.425    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.575     5.096    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.795     5.316    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.456     5.772 f  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.672     6.444    ClockManager/counter[0]
    SLICE_X0Y128         LUT1 (Prop_lut1_I0_O)        0.124     6.568 r  ClockManager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.568    ClockManager/counter[0]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.862    74.112    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    74.203 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          1.457    75.660    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    74.112    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           1.671    75.874    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/C
                         clock pessimism              0.304    76.178    
                         clock uncertainty           -0.145    76.033    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.031    76.064    ClockManager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         76.064    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                 69.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.838%)  route 0.236ns (56.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.549     1.432    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665     1.549    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.236     1.925    ClockManager/counter[0]
    SLICE_X0Y128         LUT2 (Prop_lut2_I0_O)        0.043     1.968 r  ClockManager/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.968    ClockManager/counter[1]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.817     1.944    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.938     2.066    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[1]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.107     1.656    ClockManager/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.494%)  route 0.232ns (55.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.549     1.432    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665     1.549    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.232     1.922    ClockManager/counter[0]
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.045     1.967 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.000     1.967    ClockManager/I2SCLK_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.817     1.944    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.938     2.066    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/I2SCLK_reg_lopt_replica/C
                         clock pessimism             -0.517     1.549    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.091     1.640    ClockManager/I2SCLK_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.105%)  route 0.236ns (55.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.549     1.432    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665     1.549    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 f  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.236     1.925    ClockManager/counter[0]
    SLICE_X0Y128         LUT1 (Prop_lut1_I0_O)        0.045     1.970 r  ClockManager/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.970    ClockManager/counter[0]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.817     1.944    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.938     2.066    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.092     1.641    ClockManager/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.311%)  route 0.287ns (60.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.549     1.432    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665     1.549    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  ClockManager/counter_reg[0]/Q
                         net (fo=4, routed)           0.232     1.922    ClockManager/counter[0]
    SLICE_X0Y128         LUT3 (Prop_lut3_I1_O)        0.045     1.967 r  ClockManager/I2SCLK_i_1/O
                         net (fo=2, routed)           0.055     2.022    ClockManager/I2SCLK_i_1_n_0
    SLICE_X1Y128         FDRE                                         r  ClockManager/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.817     1.944    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.938     2.066    ClockManager/clk_out1
    SLICE_X1Y128         FDRE                                         r  ClockManager/I2SCLK_reg/C
                         clock pessimism             -0.504     1.562    
    SLICE_X1Y128         FDRE (Hold_fdre_C_D)         0.070     1.632    ClockManager/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 ClockManager/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.183ns (34.234%)  route 0.352ns (65.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.631     0.858    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.549     1.432    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.665     1.549    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  ClockManager/counter_reg[2]/Q
                         net (fo=2, routed)           0.232     1.922    ClockManager/counter[2]
    SLICE_X0Y128         LUT3 (Prop_lut3_I2_O)        0.042     1.964 r  ClockManager/counter[2]_i_1/O
                         net (fo=1, routed)           0.119     2.083    ClockManager/counter[2]_i_1_n_0
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/Clk_wiz/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/Clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.685     1.099    MasterCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  MasterCLK_BUFG_inst/O
                         net (fo=64, routed)          0.817     1.944    ClockManager/Clk_wiz/MasterCLK_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    ClockManager/Clk_wiz/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  ClockManager/Clk_wiz/clkout1_buf/O
                         net (fo=5, routed)           0.938     2.066    ClockManager/clk_out1
    SLICE_X0Y128         FDRE                                         r  ClockManager/counter_reg[2]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.008     1.557    ClockManager/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.527    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         70.862      68.706     BUFGCTRL_X0Y2    ClockManager/Clk_wiz/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         70.862      69.613     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X1Y128     ClockManager/I2SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X0Y128     ClockManager/I2SCLK_reg_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X0Y128     ClockManager/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X0Y128     ClockManager/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X0Y128     ClockManager/counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498    MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y128     ClockManager/I2SCLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/I2SCLK_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y128     ClockManager/I2SCLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/I2SCLK_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y128     ClockManager/I2SCLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/I2SCLK_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X1Y128     ClockManager/I2SCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/I2SCLK_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X0Y128     ClockManager/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    ClockManager/Clk_wiz/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  ClockManager/Clk_wiz/mmcm_adv_inst/CLKFBOUT



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+--------------+--------+-------+----------------+---------+----------------+---------+--------------------+
Reference | Output       | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal           |
Clock     | Port         | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock              |
----------+--------------+--------+-------+----------------+---------+----------------+---------+--------------------+
clk100    | SD_SPI_CLK   | FDRE   | -     |     11.991 (r) | SLOW    |      3.494 (r) | FAST    |                    |
clk100    | TFT_RS       | FDRE   | -     |     13.147 (r) | SLOW    |      3.396 (r) | FAST    |                    |
clk100    | TFT_SPI_CLK  | FDRE   | -     |     11.691 (r) | SLOW    |      3.428 (r) | FAST    |                    |
clk100    | TFT_SPI_CS   | FDRE   | -     |     10.910 (r) | SLOW    |      3.162 (r) | FAST    |                    |
clk100    | TFT_SPI_MOSI | FDRE   | -     |     14.715 (r) | SLOW    |      3.747 (r) | FAST    |                    |
clk100    | DAC_I2S_CLK  | FDRE   | -     |     11.414 (r) | SLOW    |      2.812 (r) | FAST    | clk_out1_clk_wiz_0 |
----------+--------------+--------+-------+----------------+---------+----------------+---------+--------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         3.546 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



