// Seed: 1232344487
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output wire id_2,
    input wand id_3,
    input tri0 id_4,
    output tri1 id_5,
    output tri1 id_6,
    output tri0 id_7,
    output wor id_8
);
  assign id_5 = -1;
  assign module_1.id_1 = 0;
  wire id_10;
  wire id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd41,
    parameter id_3 = 32'd69
) (
    input uwire id_0,
    output wire _id_1,
    input wor id_2,
    input uwire _id_3,
    input tri0 id_4,
    output tri id_5,
    input uwire id_6,
    input wor id_7,
    input wire id_8,
    output wire id_9,
    input wand id_10,
    input supply0 id_11,
    output wire id_12,
    output wor id_13,
    input wand id_14
);
  wire [id_3 : 1] id_16;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_13,
      id_7,
      id_8,
      id_9,
      id_12,
      id_5,
      id_12
  );
  wire id_17;
  wire id_18;
  logic [id_1 : ""] id_19;
  ;
endmodule
