{
  "python.linting.pylintEnabled": true,
  "python.linting.mypyEnabled": true,
  "python.linting.enabled": true,
  "python.linting.mypyArgs": [
    // "--follow-imports=silent",
    // "--ignore-missing-imports",
    "--show-column-numbers",
    "--no-pretty",
    "--config-file",
    ".mypy.ini"
  ],
  "python.formatting.provider": "black",
  "python.terminal.activateEnvironment": true,
  "python.autoComplete.extraPaths": [
    "maddness/python",
  ],
  "python.analysis.extraPaths": [
    "maddness/python",
  ],
  "editor.rulers": [
    100
  ],
  "editor.formatOnSave": true,
  "verilog.ctags.path": "~/miniconda3/bin/ctags",
  "systemverilog.includeIndexing": [
    "hardware/**/*.{sv,v,svh,vh}",
  ],
  "systemverilog.excludeIndexing": "src/**",
  // "systemverilog.formatCommand": "verible-verilog-format --assignment_statement_alignment=preserve --case_items_alignment=infer --class_member_variables_alignment=infer --formal_parameters_alignment=preserve --formal_parameters_indentation=indent --named_parameter_alignment=flush-left --named_parameter_indentation=indent --named_port_alignment=flush-left --named_port_indentation=indent --net_variable_alignment=preserve --port_declarations_alignment=preserve --port_declarations_indentation=indent",
  "systemverilog.documentSymbolsPrecision": "declaration",
  "systemverilog.trace.server": "messages",
  "systemverilog.antlrVerification": false, // has macro bugs
  "systemverilog.compileOnSave": true,
  "systemverilog.compilerType": "Verilator",
  "systemverilog.verifyOnOpen": true,
  "systemverilog.launchConfigurationVerilator": "verilator --sv --lint-only --language 1800-2012 --Wall -Ihardware/rtl -Ihardware/vendor/lowrisc_ip/ip/prim/rtl",
  "systemverilogFormatter.commandLineArguments": "--formal_parameters_indentation=indent --named_parameter_indentation=indent --named_port_indentation=indent --port_declarations_indentation=indent" // lowRISC 
}