@I [SIM-14] Instrumenting C test bench ...
   Build using "/nfs/tools/xilinx/Vivado_HLS/2013.3/lnx64/tools/gcc/bin/g++"
   Compiling apatb_dct.cpp
   Compiling dct.cpp_pre.cpp.tb.cpp
   Compiling dct_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Generating test vectors ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
   Build using "/nfs/tools/xilinx/Vivado_HLS/2013.3/lnx64/tools/gcc/bin/g++"
   Compiling AESL_automem_input_r.cpp
   Compiling AESL_automem_output_r.cpp
   Compiling dct.autotb.cpp
   Compiling dct_buf_2d_in.cpp
   Compiling dct_buf_2d_in_memcore.cpp
   Compiling dct.cpp
   Compiling dct_Loop_Col_DCT_Loop_proc.cpp
   Compiling dct_Loop_Row_DCT_Loop_proc.cpp
   Compiling dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_0.cpp
   Compiling dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_1.cpp
   Compiling dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_2.cpp
   Compiling dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_3.cpp
   Compiling dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_4.cpp
   Compiling dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_5.cpp
   Compiling dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_6.cpp
   Compiling dct_Loop_Row_DCT_Loop_proc_dct_coeff_table_7.cpp
   Compiling dct_Loop_Xpose_Col_Outer_Loop_proc.cpp
   Compiling dct_Loop_Xpose_Row_Outer_Loop_proc.cpp
   Compiling dct_row_outbuf.cpp
   Compiling dct_row_outbuf_memcore.cpp
   Compiling read_data.cpp
   Compiling write_data.cpp
   Generating cosim.sc.exe
@I [SIM-11] Starting SystemC simulation ...
@I [SIM-316] Starting C post checking ...
Test passed !

             SystemC 2.3.0-ASI --- May 15 2013 06:32:03
        Copyright (c) 1996-2012 by all Contributors,
        ALL RIGHTS RESERVED

Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.
Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.
Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.
Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.
Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.
Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.
Note: VCD trace timescale unit is set by user to 1.000000e-12 sec.

Info: /OSCI/SystemC: Simulation stopped by user.
Test passed !
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
