Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Apr 21 19:33:25 2024
| Host         : P2-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                4           
TIMING-18  Warning   Missing input or output delay  41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.617      -61.395                    110                 3305        0.045        0.000                      0                 3305        9.500        0.000                       0                  1533  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.617      -61.395                    110                 3305        0.045        0.000                      0                 3305        9.500        0.000                       0                  1533  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          110  Failing Endpoints,  Worst Slack       -0.617ns,  Total Violation      -61.395ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[27].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.232ns  (logic 4.991ns (54.061%)  route 4.241ns (45.939%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.646    15.249    CPU/dx/insn/loop1[27].my_dff/clk0
    SLICE_X13Y95         FDRE                                         r  CPU/dx/insn/loop1[27].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/dx/insn/loop1[27].my_dff/q_reg/Q
                         net (fo=75, routed)          0.978    16.686    CPU/dx/insn/loop1[29].my_dff/real_prod0__0_1
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.124    16.810 r  CPU/dx/insn/loop1[29].my_dff/real_prod0_i_77/O
                         net (fo=1, routed)           0.651    17.461    CPU/mw/insn/loop1[24].my_dff/real_prod0_i_54_1
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.124    17.585 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_61/O
                         net (fo=27, routed)          0.730    18.315    CPU/mw/insn/loop1[24].my_dff/q_reg_2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.124    18.439 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_36/O
                         net (fo=59, routed)          0.981    19.419    CPU/dx/insn/loop1[14].my_dff/ctrl_aluB[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124    19.543 r  CPU/dx/insn/loop1[14].my_dff/real_prod0_i_17_comp/O
                         net (fo=15, routed)          0.900    20.443    CPU/mymultdiv/mult/intoALU_B[15]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[0])
                                                      4.036    24.479 r  CPU/mymultdiv/mult/real_prod0/PCOUT[0]
                         net (fo=1, routed)           0.002    24.481    CPU/mymultdiv/mult/real_prod0_n_153
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.481    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[27].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.232ns  (logic 4.991ns (54.061%)  route 4.241ns (45.939%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.646    15.249    CPU/dx/insn/loop1[27].my_dff/clk0
    SLICE_X13Y95         FDRE                                         r  CPU/dx/insn/loop1[27].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/dx/insn/loop1[27].my_dff/q_reg/Q
                         net (fo=75, routed)          0.978    16.686    CPU/dx/insn/loop1[29].my_dff/real_prod0__0_1
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.124    16.810 r  CPU/dx/insn/loop1[29].my_dff/real_prod0_i_77/O
                         net (fo=1, routed)           0.651    17.461    CPU/mw/insn/loop1[24].my_dff/real_prod0_i_54_1
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.124    17.585 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_61/O
                         net (fo=27, routed)          0.730    18.315    CPU/mw/insn/loop1[24].my_dff/q_reg_2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.124    18.439 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_36/O
                         net (fo=59, routed)          0.981    19.419    CPU/dx/insn/loop1[14].my_dff/ctrl_aluB[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124    19.543 r  CPU/dx/insn/loop1[14].my_dff/real_prod0_i_17_comp/O
                         net (fo=15, routed)          0.900    20.443    CPU/mymultdiv/mult/intoALU_B[15]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[10])
                                                      4.036    24.479 r  CPU/mymultdiv/mult/real_prod0/PCOUT[10]
                         net (fo=1, routed)           0.002    24.481    CPU/mymultdiv/mult/real_prod0_n_143
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.481    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[27].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.232ns  (logic 4.991ns (54.061%)  route 4.241ns (45.939%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.646    15.249    CPU/dx/insn/loop1[27].my_dff/clk0
    SLICE_X13Y95         FDRE                                         r  CPU/dx/insn/loop1[27].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/dx/insn/loop1[27].my_dff/q_reg/Q
                         net (fo=75, routed)          0.978    16.686    CPU/dx/insn/loop1[29].my_dff/real_prod0__0_1
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.124    16.810 r  CPU/dx/insn/loop1[29].my_dff/real_prod0_i_77/O
                         net (fo=1, routed)           0.651    17.461    CPU/mw/insn/loop1[24].my_dff/real_prod0_i_54_1
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.124    17.585 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_61/O
                         net (fo=27, routed)          0.730    18.315    CPU/mw/insn/loop1[24].my_dff/q_reg_2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.124    18.439 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_36/O
                         net (fo=59, routed)          0.981    19.419    CPU/dx/insn/loop1[14].my_dff/ctrl_aluB[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124    19.543 r  CPU/dx/insn/loop1[14].my_dff/real_prod0_i_17_comp/O
                         net (fo=15, routed)          0.900    20.443    CPU/mymultdiv/mult/intoALU_B[15]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[11])
                                                      4.036    24.479 r  CPU/mymultdiv/mult/real_prod0/PCOUT[11]
                         net (fo=1, routed)           0.002    24.481    CPU/mymultdiv/mult/real_prod0_n_142
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.481    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[27].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.232ns  (logic 4.991ns (54.061%)  route 4.241ns (45.939%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.646    15.249    CPU/dx/insn/loop1[27].my_dff/clk0
    SLICE_X13Y95         FDRE                                         r  CPU/dx/insn/loop1[27].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/dx/insn/loop1[27].my_dff/q_reg/Q
                         net (fo=75, routed)          0.978    16.686    CPU/dx/insn/loop1[29].my_dff/real_prod0__0_1
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.124    16.810 r  CPU/dx/insn/loop1[29].my_dff/real_prod0_i_77/O
                         net (fo=1, routed)           0.651    17.461    CPU/mw/insn/loop1[24].my_dff/real_prod0_i_54_1
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.124    17.585 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_61/O
                         net (fo=27, routed)          0.730    18.315    CPU/mw/insn/loop1[24].my_dff/q_reg_2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.124    18.439 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_36/O
                         net (fo=59, routed)          0.981    19.419    CPU/dx/insn/loop1[14].my_dff/ctrl_aluB[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124    19.543 r  CPU/dx/insn/loop1[14].my_dff/real_prod0_i_17_comp/O
                         net (fo=15, routed)          0.900    20.443    CPU/mymultdiv/mult/intoALU_B[15]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[12])
                                                      4.036    24.479 r  CPU/mymultdiv/mult/real_prod0/PCOUT[12]
                         net (fo=1, routed)           0.002    24.481    CPU/mymultdiv/mult/real_prod0_n_141
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.481    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[27].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.232ns  (logic 4.991ns (54.061%)  route 4.241ns (45.939%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.646    15.249    CPU/dx/insn/loop1[27].my_dff/clk0
    SLICE_X13Y95         FDRE                                         r  CPU/dx/insn/loop1[27].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/dx/insn/loop1[27].my_dff/q_reg/Q
                         net (fo=75, routed)          0.978    16.686    CPU/dx/insn/loop1[29].my_dff/real_prod0__0_1
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.124    16.810 r  CPU/dx/insn/loop1[29].my_dff/real_prod0_i_77/O
                         net (fo=1, routed)           0.651    17.461    CPU/mw/insn/loop1[24].my_dff/real_prod0_i_54_1
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.124    17.585 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_61/O
                         net (fo=27, routed)          0.730    18.315    CPU/mw/insn/loop1[24].my_dff/q_reg_2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.124    18.439 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_36/O
                         net (fo=59, routed)          0.981    19.419    CPU/dx/insn/loop1[14].my_dff/ctrl_aluB[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124    19.543 r  CPU/dx/insn/loop1[14].my_dff/real_prod0_i_17_comp/O
                         net (fo=15, routed)          0.900    20.443    CPU/mymultdiv/mult/intoALU_B[15]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[13])
                                                      4.036    24.479 r  CPU/mymultdiv/mult/real_prod0/PCOUT[13]
                         net (fo=1, routed)           0.002    24.481    CPU/mymultdiv/mult/real_prod0_n_140
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.481    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[27].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.232ns  (logic 4.991ns (54.061%)  route 4.241ns (45.939%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.646    15.249    CPU/dx/insn/loop1[27].my_dff/clk0
    SLICE_X13Y95         FDRE                                         r  CPU/dx/insn/loop1[27].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/dx/insn/loop1[27].my_dff/q_reg/Q
                         net (fo=75, routed)          0.978    16.686    CPU/dx/insn/loop1[29].my_dff/real_prod0__0_1
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.124    16.810 r  CPU/dx/insn/loop1[29].my_dff/real_prod0_i_77/O
                         net (fo=1, routed)           0.651    17.461    CPU/mw/insn/loop1[24].my_dff/real_prod0_i_54_1
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.124    17.585 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_61/O
                         net (fo=27, routed)          0.730    18.315    CPU/mw/insn/loop1[24].my_dff/q_reg_2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.124    18.439 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_36/O
                         net (fo=59, routed)          0.981    19.419    CPU/dx/insn/loop1[14].my_dff/ctrl_aluB[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124    19.543 r  CPU/dx/insn/loop1[14].my_dff/real_prod0_i_17_comp/O
                         net (fo=15, routed)          0.900    20.443    CPU/mymultdiv/mult/intoALU_B[15]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[14])
                                                      4.036    24.479 r  CPU/mymultdiv/mult/real_prod0/PCOUT[14]
                         net (fo=1, routed)           0.002    24.481    CPU/mymultdiv/mult/real_prod0_n_139
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.481    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[27].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.232ns  (logic 4.991ns (54.061%)  route 4.241ns (45.939%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.646    15.249    CPU/dx/insn/loop1[27].my_dff/clk0
    SLICE_X13Y95         FDRE                                         r  CPU/dx/insn/loop1[27].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/dx/insn/loop1[27].my_dff/q_reg/Q
                         net (fo=75, routed)          0.978    16.686    CPU/dx/insn/loop1[29].my_dff/real_prod0__0_1
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.124    16.810 r  CPU/dx/insn/loop1[29].my_dff/real_prod0_i_77/O
                         net (fo=1, routed)           0.651    17.461    CPU/mw/insn/loop1[24].my_dff/real_prod0_i_54_1
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.124    17.585 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_61/O
                         net (fo=27, routed)          0.730    18.315    CPU/mw/insn/loop1[24].my_dff/q_reg_2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.124    18.439 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_36/O
                         net (fo=59, routed)          0.981    19.419    CPU/dx/insn/loop1[14].my_dff/ctrl_aluB[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124    19.543 r  CPU/dx/insn/loop1[14].my_dff/real_prod0_i_17_comp/O
                         net (fo=15, routed)          0.900    20.443    CPU/mymultdiv/mult/intoALU_B[15]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[15])
                                                      4.036    24.479 r  CPU/mymultdiv/mult/real_prod0/PCOUT[15]
                         net (fo=1, routed)           0.002    24.481    CPU/mymultdiv/mult/real_prod0_n_138
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.481    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[27].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.232ns  (logic 4.991ns (54.061%)  route 4.241ns (45.939%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.646    15.249    CPU/dx/insn/loop1[27].my_dff/clk0
    SLICE_X13Y95         FDRE                                         r  CPU/dx/insn/loop1[27].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/dx/insn/loop1[27].my_dff/q_reg/Q
                         net (fo=75, routed)          0.978    16.686    CPU/dx/insn/loop1[29].my_dff/real_prod0__0_1
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.124    16.810 r  CPU/dx/insn/loop1[29].my_dff/real_prod0_i_77/O
                         net (fo=1, routed)           0.651    17.461    CPU/mw/insn/loop1[24].my_dff/real_prod0_i_54_1
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.124    17.585 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_61/O
                         net (fo=27, routed)          0.730    18.315    CPU/mw/insn/loop1[24].my_dff/q_reg_2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.124    18.439 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_36/O
                         net (fo=59, routed)          0.981    19.419    CPU/dx/insn/loop1[14].my_dff/ctrl_aluB[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124    19.543 r  CPU/dx/insn/loop1[14].my_dff/real_prod0_i_17_comp/O
                         net (fo=15, routed)          0.900    20.443    CPU/mymultdiv/mult/intoALU_B[15]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[16])
                                                      4.036    24.479 r  CPU/mymultdiv/mult/real_prod0/PCOUT[16]
                         net (fo=1, routed)           0.002    24.481    CPU/mymultdiv/mult/real_prod0_n_137
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.481    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[27].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.232ns  (logic 4.991ns (54.061%)  route 4.241ns (45.939%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.646    15.249    CPU/dx/insn/loop1[27].my_dff/clk0
    SLICE_X13Y95         FDRE                                         r  CPU/dx/insn/loop1[27].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/dx/insn/loop1[27].my_dff/q_reg/Q
                         net (fo=75, routed)          0.978    16.686    CPU/dx/insn/loop1[29].my_dff/real_prod0__0_1
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.124    16.810 r  CPU/dx/insn/loop1[29].my_dff/real_prod0_i_77/O
                         net (fo=1, routed)           0.651    17.461    CPU/mw/insn/loop1[24].my_dff/real_prod0_i_54_1
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.124    17.585 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_61/O
                         net (fo=27, routed)          0.730    18.315    CPU/mw/insn/loop1[24].my_dff/q_reg_2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.124    18.439 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_36/O
                         net (fo=59, routed)          0.981    19.419    CPU/dx/insn/loop1[14].my_dff/ctrl_aluB[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124    19.543 r  CPU/dx/insn/loop1[14].my_dff/real_prod0_i_17_comp/O
                         net (fo=15, routed)          0.900    20.443    CPU/mymultdiv/mult/intoALU_B[15]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[17])
                                                      4.036    24.479 r  CPU/mymultdiv/mult/real_prod0/PCOUT[17]
                         net (fo=1, routed)           0.002    24.481    CPU/mymultdiv/mult/real_prod0_n_136
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.481    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[27].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.232ns  (logic 4.991ns (54.061%)  route 4.241ns (45.939%))
  Logic Levels:           5  (DSP48E1=1 LUT6=4)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 25.040 - 20.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 15.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.646    15.249    CPU/dx/insn/loop1[27].my_dff/clk0
    SLICE_X13Y95         FDRE                                         r  CPU/dx/insn/loop1[27].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.459    15.708 r  CPU/dx/insn/loop1[27].my_dff/q_reg/Q
                         net (fo=75, routed)          0.978    16.686    CPU/dx/insn/loop1[29].my_dff/real_prod0__0_1
    SLICE_X13Y97         LUT6 (Prop_lut6_I3_O)        0.124    16.810 r  CPU/dx/insn/loop1[29].my_dff/real_prod0_i_77/O
                         net (fo=1, routed)           0.651    17.461    CPU/mw/insn/loop1[24].my_dff/real_prod0_i_54_1
    SLICE_X12Y98         LUT6 (Prop_lut6_I5_O)        0.124    17.585 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_61/O
                         net (fo=27, routed)          0.730    18.315    CPU/mw/insn/loop1[24].my_dff/q_reg_2
    SLICE_X13Y98         LUT6 (Prop_lut6_I2_O)        0.124    18.439 r  CPU/mw/insn/loop1[24].my_dff/real_prod0_i_36/O
                         net (fo=59, routed)          0.981    19.419    CPU/dx/insn/loop1[14].my_dff/ctrl_aluB[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124    19.543 r  CPU/dx/insn/loop1[14].my_dff/real_prod0_i_17_comp/O
                         net (fo=15, routed)          0.900    20.443    CPU/mymultdiv/mult/intoALU_B[15]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[18])
                                                      4.036    24.479 r  CPU/mymultdiv/mult/real_prod0/PCOUT[18]
                         net (fo=1, routed)           0.002    24.481    CPU/mymultdiv/mult/real_prod0_n_135
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        1.618    25.040    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X0Y39          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.299    
                         clock uncertainty           -0.035    25.264    
    DSP48_X0Y39          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    23.864    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.864    
                         arrival time                         -24.481    
  -------------------------------------------------------------------
                         slack                                 -0.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/div/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/div/quotient_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.256ns (61.911%)  route 0.157ns (38.089%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.569     1.488    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  CPU/mymultdiv/div/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  CPU/mymultdiv/div/Q_reg[7]/Q
                         net (fo=2, routed)           0.157     1.787    CPU/mymultdiv/div/Q_1[7]
    SLICE_X45Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  CPU/mymultdiv/div/quotient[11]_i_5/O
                         net (fo=1, routed)           0.000     1.832    CPU/mymultdiv/div/quotient[11]_i_5_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.902 r  CPU/mymultdiv/div/quotient_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    CPU/mymultdiv/div/quotient_reg[11]_i_1_n_7
    SLICE_X45Y100        FDRE                                         r  CPU/mymultdiv/div/quotient_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.833     1.998    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  CPU/mymultdiv/div/quotient_reg[8]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    CPU/mymultdiv/div/quotient_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/mult/P_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/P_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.097%)  route 0.256ns (57.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.563     1.482    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y101        FDRE                                         r  CPU/mymultdiv/mult/P_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  CPU/mymultdiv/mult/P_reg[18]/Q
                         net (fo=2, routed)           0.256     1.879    CPU/mymultdiv/mult/P_reg_n_0_[18]
    SLICE_X42Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.924 r  CPU/mymultdiv/mult/P[17]_i_1/O
                         net (fo=1, routed)           0.000     1.924    CPU/mymultdiv/mult/P1_out[17]
    SLICE_X42Y98         FDRE                                         r  CPU/mymultdiv/mult/P_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.839     2.004    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y98         FDRE                                         r  CPU/mymultdiv/mult/P_reg[17]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.120     1.878    CPU/mymultdiv/mult/P_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/div/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/div/quotient_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.366ns (85.152%)  route 0.064ns (14.848%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.569     1.488    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  CPU/mymultdiv/div/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  CPU/mymultdiv/div/Q_reg[5]/Q
                         net (fo=2, routed)           0.063     1.692    CPU/mymultdiv/div/Q_1[5]
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.737 r  CPU/mymultdiv/div/quotient[7]_i_3/O
                         net (fo=1, routed)           0.000     1.737    CPU/mymultdiv/div/quotient[7]_i_3_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.852 r  CPU/mymultdiv/div/quotient_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.853    CPU/mymultdiv/div/quotient_reg[7]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.918 r  CPU/mymultdiv/div/quotient_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.918    CPU/mymultdiv/div/quotient_reg[11]_i_1_n_5
    SLICE_X45Y100        FDRE                                         r  CPU/mymultdiv/div/quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.833     1.998    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  CPU/mymultdiv/div/quotient_reg[10]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    CPU/mymultdiv/div/quotient_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/div/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/div/quotient_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.292ns (64.962%)  route 0.157ns (35.038%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.569     1.488    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  CPU/mymultdiv/div/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  CPU/mymultdiv/div/Q_reg[7]/Q
                         net (fo=2, routed)           0.157     1.787    CPU/mymultdiv/div/Q_1[7]
    SLICE_X45Y100        LUT2 (Prop_lut2_I1_O)        0.045     1.832 r  CPU/mymultdiv/div/quotient[11]_i_5/O
                         net (fo=1, routed)           0.000     1.832    CPU/mymultdiv/div/quotient[11]_i_5_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.938 r  CPU/mymultdiv/div/quotient_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.938    CPU/mymultdiv/div/quotient_reg[11]_i_1_n_6
    SLICE_X45Y100        FDRE                                         r  CPU/mymultdiv/div/quotient_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.833     1.998    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  CPU/mymultdiv/div/quotient_reg[9]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    CPU/mymultdiv/div/quotient_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/div/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/div/quotient_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.391ns (85.968%)  route 0.064ns (14.032%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.569     1.488    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  CPU/mymultdiv/div/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  CPU/mymultdiv/div/Q_reg[5]/Q
                         net (fo=2, routed)           0.063     1.692    CPU/mymultdiv/div/Q_1[5]
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.737 r  CPU/mymultdiv/div/quotient[7]_i_3/O
                         net (fo=1, routed)           0.000     1.737    CPU/mymultdiv/div/quotient[7]_i_3_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.852 r  CPU/mymultdiv/div/quotient_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.853    CPU/mymultdiv/div/quotient_reg[7]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.943 r  CPU/mymultdiv/div/quotient_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    CPU/mymultdiv/div/quotient_reg[11]_i_1_n_4
    SLICE_X45Y100        FDRE                                         r  CPU/mymultdiv/div/quotient_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.833     1.998    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  CPU/mymultdiv/div/quotient_reg[11]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.105     1.857    CPU/mymultdiv/div/quotient_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/div/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/div/quotient_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.394ns (86.060%)  route 0.064ns (13.940%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.569     1.488    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  CPU/mymultdiv/div/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  CPU/mymultdiv/div/Q_reg[5]/Q
                         net (fo=2, routed)           0.063     1.692    CPU/mymultdiv/div/Q_1[5]
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.737 r  CPU/mymultdiv/div/quotient[7]_i_3/O
                         net (fo=1, routed)           0.000     1.737    CPU/mymultdiv/div/quotient[7]_i_3_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.852 r  CPU/mymultdiv/div/quotient_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.853    CPU/mymultdiv/div/quotient_reg[7]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.892 r  CPU/mymultdiv/div/quotient_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.892    CPU/mymultdiv/div/quotient_reg[11]_i_1_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.946 r  CPU/mymultdiv/div/quotient_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    CPU/mymultdiv/div/quotient_reg[15]_i_1_n_7
    SLICE_X45Y101        FDRE                                         r  CPU/mymultdiv/div/quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.833     1.998    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  CPU/mymultdiv/div/quotient_reg[12]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X45Y101        FDRE (Hold_fdre_C_D)         0.105     1.857    CPU/mymultdiv/div/quotient_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/div/divisor_copy_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/div/dividend_copy_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.252ns (52.430%)  route 0.229ns (47.570%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.561     1.480    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X49Y100        FDRE                                         r  CPU/mymultdiv/div/divisor_copy_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  CPU/mymultdiv/div/divisor_copy_reg[34]/Q
                         net (fo=4, routed)           0.229     1.850    CPU/mymultdiv/div/p_3_in[33]
    SLICE_X47Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.895 r  CPU/mymultdiv/div/dividend_copy[35]_i_7/O
                         net (fo=1, routed)           0.000     1.895    CPU/mymultdiv/div/dividend_copy[35]_i_7_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.961 r  CPU/mymultdiv/div/dividend_copy_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.961    CPU/mymultdiv/div/dividend_copy_reg[35]_i_1_n_5
    SLICE_X47Y99         FDRE                                         r  CPU/mymultdiv/div/dividend_copy_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.838     2.003    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X47Y99         FDRE                                         r  CPU/mymultdiv/div/dividend_copy_reg[34]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.105     1.862    CPU/mymultdiv/div/dividend_copy_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/mult/P_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/P_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.209ns (42.158%)  route 0.287ns (57.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.560     1.479    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y100        FDRE                                         r  CPU/mymultdiv/mult/P_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  CPU/mymultdiv/mult/P_reg[48]/Q
                         net (fo=5, routed)           0.287     1.930    CPU/mymultdiv/mult/P_reg_n_0_[48]
    SLICE_X56Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.975 r  CPU/mymultdiv/mult/P[47]_i_1/O
                         net (fo=1, routed)           0.000     1.975    CPU/mymultdiv/mult/P1_out[47]
    SLICE_X56Y99         FDRE                                         r  CPU/mymultdiv/mult/P_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.836     2.001    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y99         FDRE                                         r  CPU/mymultdiv/mult/P_reg[47]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X56Y99         FDRE (Hold_fdre_C_D)         0.121     1.876    CPU/mymultdiv/mult/P_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/div/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/div/quotient_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.405ns (86.387%)  route 0.064ns (13.613%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.569     1.488    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y99         FDRE                                         r  CPU/mymultdiv/div/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  CPU/mymultdiv/div/Q_reg[5]/Q
                         net (fo=2, routed)           0.063     1.692    CPU/mymultdiv/div/Q_1[5]
    SLICE_X45Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.737 r  CPU/mymultdiv/div/quotient[7]_i_3/O
                         net (fo=1, routed)           0.000     1.737    CPU/mymultdiv/div/quotient[7]_i_3_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.852 r  CPU/mymultdiv/div/quotient_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.853    CPU/mymultdiv/div/quotient_reg[7]_i_1_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.892 r  CPU/mymultdiv/div/quotient_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.892    CPU/mymultdiv/div/quotient_reg[11]_i_1_n_0
    SLICE_X45Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.957 r  CPU/mymultdiv/div/quotient_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.957    CPU/mymultdiv/div/quotient_reg[15]_i_1_n_5
    SLICE_X45Y101        FDRE                                         r  CPU/mymultdiv/div/quotient_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.833     1.998    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  CPU/mymultdiv/div/quotient_reg[14]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X45Y101        FDRE (Hold_fdre_C_D)         0.105     1.857    CPU/mymultdiv/div/quotient_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 driveMotor/stepCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            driveMotor/stepCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.605     1.524    driveMotor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  driveMotor/stepCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  driveMotor/stepCounter_reg[11]/Q
                         net (fo=2, routed)           0.118     1.783    driveMotor/stepCounter_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.943 r  driveMotor/stepCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.944    driveMotor/stepCounter_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.998 r  driveMotor/stepCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.998    driveMotor/stepCounter_reg[12]_i_1_n_7
    SLICE_X3Y100         FDRE                                         r  driveMotor/stepCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1532, routed)        0.872     2.037    driveMotor/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  driveMotor/stepCounter_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    driveMotor/stepCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y18    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y17    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19    InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y39     CPU/mymultdiv/mult/real_prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y36     CPU/mymultdiv/mult/real_prod_reg__0/CLK
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y94    CPU/div_pulse/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y93    CPU/dx/dataA/loop1[0].my_dff/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y91    CPU/dx/dataA/loop1[10].my_dff/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X12Y102   CPU/dx/dataA/loop1[11].my_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y94    CPU/div_pulse/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y94    CPU/div_pulse/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y93    CPU/dx/dataA/loop1[0].my_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y93    CPU/dx/dataA/loop1[0].my_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y91    CPU/dx/dataA/loop1[10].my_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y91    CPU/dx/dataA/loop1[10].my_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y102   CPU/dx/dataA/loop1[11].my_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y102   CPU/dx/dataA/loop1[11].my_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y105   CPU/dx/dataA/loop1[12].my_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y105   CPU/dx/dataA/loop1[12].my_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y94    CPU/div_pulse/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y94    CPU/div_pulse/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y93    CPU/dx/dataA/loop1[0].my_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y93    CPU/dx/dataA/loop1[0].my_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y91    CPU/dx/dataA/loop1[10].my_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y91    CPU/dx/dataA/loop1[10].my_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y102   CPU/dx/dataA/loop1[11].my_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y102   CPU/dx/dataA/loop1[11].my_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y105   CPU/dx/dataA/loop1[12].my_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y105   CPU/dx/dataA/loop1[12].my_dff/q_reg/C



