
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_14464:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0d015f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x7431b4 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8d015f; op2val:0x807431b4;
op3val:0xce7ffffe; valaddr_reg:x3; val_offset:43392*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43392*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14465:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0d015f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x7431b4 and fs3 == 1 and fe3 == 0x9c and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8d015f; op2val:0x807431b4;
op3val:0xce7fffff; valaddr_reg:x3; val_offset:43395*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43395*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14466:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e800000; valaddr_reg:x3; val_offset:43398*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43398*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14467:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e800001; valaddr_reg:x3; val_offset:43401*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43401*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14468:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e800003; valaddr_reg:x3; val_offset:43404*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43404*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14469:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e800007; valaddr_reg:x3; val_offset:43407*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43407*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14470:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e80000f; valaddr_reg:x3; val_offset:43410*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43410*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14471:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e80001f; valaddr_reg:x3; val_offset:43413*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43413*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14472:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e80003f; valaddr_reg:x3; val_offset:43416*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43416*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14473:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e80007f; valaddr_reg:x3; val_offset:43419*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43419*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14474:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e8000ff; valaddr_reg:x3; val_offset:43422*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43422*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14475:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e8001ff; valaddr_reg:x3; val_offset:43425*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43425*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14476:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e8003ff; valaddr_reg:x3; val_offset:43428*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43428*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14477:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e8007ff; valaddr_reg:x3; val_offset:43431*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43431*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14478:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e800fff; valaddr_reg:x3; val_offset:43434*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43434*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14479:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e801fff; valaddr_reg:x3; val_offset:43437*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43437*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14480:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e803fff; valaddr_reg:x3; val_offset:43440*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43440*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14481:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e807fff; valaddr_reg:x3; val_offset:43443*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43443*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14482:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e80ffff; valaddr_reg:x3; val_offset:43446*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43446*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14483:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e81ffff; valaddr_reg:x3; val_offset:43449*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43449*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14484:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e83ffff; valaddr_reg:x3; val_offset:43452*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43452*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14485:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e87ffff; valaddr_reg:x3; val_offset:43455*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43455*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14486:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e8fffff; valaddr_reg:x3; val_offset:43458*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43458*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14487:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2e9fffff; valaddr_reg:x3; val_offset:43461*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43461*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14488:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2ebfffff; valaddr_reg:x3; val_offset:43464*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43464*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14489:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2ec00000; valaddr_reg:x3; val_offset:43467*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43467*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14490:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2ee00000; valaddr_reg:x3; val_offset:43470*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43470*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14491:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2ef00000; valaddr_reg:x3; val_offset:43473*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43473*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14492:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2ef80000; valaddr_reg:x3; val_offset:43476*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43476*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14493:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2efc0000; valaddr_reg:x3; val_offset:43479*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43479*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14494:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2efe0000; valaddr_reg:x3; val_offset:43482*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43482*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14495:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2eff0000; valaddr_reg:x3; val_offset:43485*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43485*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14496:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2eff8000; valaddr_reg:x3; val_offset:43488*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43488*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14497:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2effc000; valaddr_reg:x3; val_offset:43491*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43491*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14498:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2effe000; valaddr_reg:x3; val_offset:43494*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43494*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14499:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2efff000; valaddr_reg:x3; val_offset:43497*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43497*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14500:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2efff800; valaddr_reg:x3; val_offset:43500*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43500*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14501:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2efffc00; valaddr_reg:x3; val_offset:43503*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43503*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14502:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2efffe00; valaddr_reg:x3; val_offset:43506*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43506*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14503:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2effff00; valaddr_reg:x3; val_offset:43509*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43509*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14504:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2effff80; valaddr_reg:x3; val_offset:43512*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43512*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14505:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2effffc0; valaddr_reg:x3; val_offset:43515*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43515*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14506:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2effffe0; valaddr_reg:x3; val_offset:43518*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43518*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14507:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2efffff0; valaddr_reg:x3; val_offset:43521*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43521*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14508:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2efffff8; valaddr_reg:x3; val_offset:43524*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43524*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14509:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2efffffc; valaddr_reg:x3; val_offset:43527*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43527*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14510:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2efffffe; valaddr_reg:x3; val_offset:43530*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43530*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14511:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x5d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x2effffff; valaddr_reg:x3; val_offset:43533*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43533*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14512:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3f800001; valaddr_reg:x3; val_offset:43536*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43536*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14513:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3f800003; valaddr_reg:x3; val_offset:43539*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43539*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14514:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3f800007; valaddr_reg:x3; val_offset:43542*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43542*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14515:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3f999999; valaddr_reg:x3; val_offset:43545*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43545*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14516:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:43548*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43548*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14517:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:43551*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43551*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14518:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:43554*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43554*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14519:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:43557*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43557*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14520:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:43560*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43560*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14521:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:43563*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43563*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14522:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:43566*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43566*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14523:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:43569*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43569*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14524:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:43572*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43572*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14525:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:43575*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43575*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14526:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:43578*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43578*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14527:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0edf00 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x72ad42 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8edf00; op2val:0x72ad42;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:43581*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43581*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14528:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x77000000; valaddr_reg:x3; val_offset:43584*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43584*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14529:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x77000001; valaddr_reg:x3; val_offset:43587*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43587*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14530:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x77000003; valaddr_reg:x3; val_offset:43590*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43590*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14531:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x77000007; valaddr_reg:x3; val_offset:43593*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43593*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14532:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7700000f; valaddr_reg:x3; val_offset:43596*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43596*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14533:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7700001f; valaddr_reg:x3; val_offset:43599*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43599*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14534:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7700003f; valaddr_reg:x3; val_offset:43602*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43602*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14535:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7700007f; valaddr_reg:x3; val_offset:43605*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43605*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14536:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x770000ff; valaddr_reg:x3; val_offset:43608*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43608*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14537:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x770001ff; valaddr_reg:x3; val_offset:43611*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43611*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14538:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x770003ff; valaddr_reg:x3; val_offset:43614*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43614*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14539:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x770007ff; valaddr_reg:x3; val_offset:43617*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43617*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14540:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x77000fff; valaddr_reg:x3; val_offset:43620*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43620*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14541:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x77001fff; valaddr_reg:x3; val_offset:43623*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43623*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14542:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x77003fff; valaddr_reg:x3; val_offset:43626*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43626*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14543:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x77007fff; valaddr_reg:x3; val_offset:43629*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43629*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14544:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7700ffff; valaddr_reg:x3; val_offset:43632*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43632*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14545:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7701ffff; valaddr_reg:x3; val_offset:43635*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43635*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14546:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7703ffff; valaddr_reg:x3; val_offset:43638*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43638*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14547:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7707ffff; valaddr_reg:x3; val_offset:43641*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43641*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14548:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x770fffff; valaddr_reg:x3; val_offset:43644*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43644*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14549:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x771fffff; valaddr_reg:x3; val_offset:43647*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43647*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14550:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x773fffff; valaddr_reg:x3; val_offset:43650*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43650*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14551:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x77400000; valaddr_reg:x3; val_offset:43653*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43653*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14552:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x77600000; valaddr_reg:x3; val_offset:43656*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43656*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14553:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x77700000; valaddr_reg:x3; val_offset:43659*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43659*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14554:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x77780000; valaddr_reg:x3; val_offset:43662*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43662*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14555:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777c0000; valaddr_reg:x3; val_offset:43665*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43665*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14556:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777e0000; valaddr_reg:x3; val_offset:43668*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43668*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14557:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777f0000; valaddr_reg:x3; val_offset:43671*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43671*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14558:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777f8000; valaddr_reg:x3; val_offset:43674*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43674*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14559:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777fc000; valaddr_reg:x3; val_offset:43677*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43677*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14560:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777fe000; valaddr_reg:x3; val_offset:43680*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43680*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14561:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777ff000; valaddr_reg:x3; val_offset:43683*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43683*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14562:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777ff800; valaddr_reg:x3; val_offset:43686*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43686*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14563:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777ffc00; valaddr_reg:x3; val_offset:43689*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43689*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14564:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777ffe00; valaddr_reg:x3; val_offset:43692*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43692*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14565:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777fff00; valaddr_reg:x3; val_offset:43695*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43695*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14566:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777fff80; valaddr_reg:x3; val_offset:43698*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43698*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14567:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777fffc0; valaddr_reg:x3; val_offset:43701*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43701*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14568:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777fffe0; valaddr_reg:x3; val_offset:43704*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43704*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14569:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777ffff0; valaddr_reg:x3; val_offset:43707*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43707*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14570:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777ffff8; valaddr_reg:x3; val_offset:43710*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43710*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14571:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777ffffc; valaddr_reg:x3; val_offset:43713*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43713*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14572:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777ffffe; valaddr_reg:x3; val_offset:43716*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43716*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14573:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xee and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x777fffff; valaddr_reg:x3; val_offset:43719*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43719*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14574:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f000001; valaddr_reg:x3; val_offset:43722*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43722*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14575:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f000003; valaddr_reg:x3; val_offset:43725*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43725*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14576:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f000007; valaddr_reg:x3; val_offset:43728*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43728*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14577:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f199999; valaddr_reg:x3; val_offset:43731*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43731*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14578:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f249249; valaddr_reg:x3; val_offset:43734*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43734*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14579:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f333333; valaddr_reg:x3; val_offset:43737*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43737*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14580:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:43740*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43740*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14581:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:43743*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43743*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14582:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f444444; valaddr_reg:x3; val_offset:43746*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43746*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14583:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:43749*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43749*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14584:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:43752*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43752*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14585:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f666666; valaddr_reg:x3; val_offset:43755*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43755*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14586:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:43758*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43758*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14587:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:43761*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43761*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14588:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:43764*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43764*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14589:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x0f067e and fs2 == 0 and fe2 == 0x80 and fm2 == 0x651b2f and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e8f067e; op2val:0x40651b2f;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:43767*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43767*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14590:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x10382a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e90382a; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:43770*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43770*0 + 3*113*FLEN/8, x4, x1, x2)

inst_14591:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x10382a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e90382a; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:43773*0 + 3*113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 43773*0 + 3*113*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2123170143,32,FLEN)
NAN_BOXED(2155098548,32,FLEN)
NAN_BOXED(3464495102,32,FLEN)
NAN_BOXED(2123170143,32,FLEN)
NAN_BOXED(2155098548,32,FLEN)
NAN_BOXED(3464495103,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780140544,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780140545,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780140547,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780140551,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780140559,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780140575,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780140607,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780140671,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780140799,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780141055,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780141567,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780142591,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780144639,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780148735,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780156927,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780173311,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780206079,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780271615,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780402687,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(780664831,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(781189119,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(782237695,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(784334847,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(784334848,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(786432000,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(787480576,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788004864,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788267008,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788398080,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788463616,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788496384,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788512768,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788520960,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788525056,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788527104,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788528128,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788528640,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788528896,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788529024,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788529088,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788529120,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788529136,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788529144,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788529148,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788529150,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(788529151,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2123292416,32,FLEN)
NAN_BOXED(7515458,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996488704,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996488705,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996488707,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996488711,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996488719,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996488735,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996488767,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996488831,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996488959,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996489215,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996489727,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996490751,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996492799,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996496895,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996505087,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996521471,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996554239,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996619775,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1996750847,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1997012991,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1997537279,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(1998585855,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2000683007,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2000683008,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2002780160,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2003828736,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004353024,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004615168,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004746240,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004811776,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004844544,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004860928,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004869120,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004873216,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004875264,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004876288,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004876800,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004877056,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004877184,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004877248,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004877280,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004877296,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004877304,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004877308,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004877310,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2004877311,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2123302526,32,FLEN)
NAN_BOXED(1080367919,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2123380778,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2123380778,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
