Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,88
design__inferred_latch__count,0
design__instance__count,982
design__instance__area,12916.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002549350610934198
power__switching__total,0.00008109080954454839
power__leakage__total,0.0000010893191983996076
power__total,0.00033711519790813327
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2650066630036707
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26354269512642053
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10924217395441135
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.474509667211748
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.109242
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2773046593064059
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2759134387949017
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6165254592465427
timing__setup__ws__corner:nom_slow_1p08V_125C,5.49963201656808
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.616525
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2696619392998867
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26823710678536133
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2973986696641209
timing__setup__ws__corner:nom_typ_1p20V_25C,9.258246875638031
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.297399
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2650066630036707
clock__skew__worst_setup,0.26354269512642053
timing__hold__ws,0.10924217395441135
timing__setup__ws,5.49963201656808
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109242
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,982
design__instance__area__stdcell,12916.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.446304
design__instance__utilization__stdcell,0.446304
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,40
design__instance__area__class:inverter,230.429
design__instance__count__class:sequential_cell,75
design__instance__area__class:sequential_cell,3538.08
design__instance__count__class:multi_input_combinational_cell,693
design__instance__area__class:multi_input_combinational_cell,6818.52
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,150
design__instance__area__class:timing_repair_buffer,2131.92
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,20000.8
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,5
design__instance__area__class:clock_inverter,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,104
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1071
route__net__special,2
route__drc_errors__iter:0,457
route__wirelength__iter:0,21556
route__drc_errors__iter:1,175
route__wirelength__iter:1,21401
route__drc_errors__iter:2,220
route__wirelength__iter:2,21354
route__drc_errors__iter:3,56
route__wirelength__iter:3,21272
route__drc_errors__iter:4,1
route__wirelength__iter:4,21240
route__drc_errors__iter:5,0
route__wirelength__iter:5,21240
route__drc_errors,0
route__wirelength,21240
route__vias,5775
route__vias__singlecut,5775
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,376.73
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,63
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,63
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,63
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,63
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000910219
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000104981
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000371825
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000104981
design_powergrid__voltage__worst,0.0000104981
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000104981
design_powergrid__drop__worst__net:VPWR,0.00000910219
design_powergrid__voltage__worst__net:VGND,0.0000104981
design_powergrid__drop__worst__net:VGND,0.0000104981
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000041300000000000002683899109900966806208089110441505908966064453125
ir__drop__worst,0.000009099999999999999270570462395202326888465904630720615386962890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
