# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 810137659 # Weave simulation time
 time: # Simulator time breakdown
  init: 15224784728982
  bound: 17099625662
  weave: 2561153270
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 8378 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 83780884 # Simulated unhalted cycles
   cCycles: 9755336 # Cycles due to contention stalls
   instrs: 100000377 # Simulated instructions
   uops: 132213934 # Retired micro-ops
   bbls: 1457945 # Basic blocks
   approxInstrs: 967556 # Instrs with approx uop decoding
   mispredBranches: 1045 # Mispredicted branches
   condBranches: 120263 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 6772977 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 4032009 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 1918 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1728 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 206872 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 37163517 # Filtered GETS hits
   fhGETX: 9748903 # Filtered GETX hits
   hGETS: 5038423 # GETS hits
   hGETX: 1459432 # GETX hits
   mGETS: 617582 # GETS misses
   mGETXIM: 140026 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 893 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 62242758 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 251276 # GETS hits
   hGETX: 5 # GETX hits
   mGETS: 368224 # GETS misses
   mGETXIM: 140021 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 615740 # Clean evictions (from lower level)
   PUTX: 140463 # Dirty evictions (from lower level)
   INV: 4137 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 54854370 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 29331 # GETS hits
   hGETX: 4953 # GETX hits
   mGETS: 338893 # GETS misses
   mGETXIM: 135068 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 360646 # Clean evictions (from lower level)
   PUTX: 139370 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 42656490 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 118537 # Read requests
   wr: 33292 # Write requests
   rdlat: 17324849 # Total latency experienced by read requests
   wrlat: 5494971 # Total latency experienced by write requests
   rdhits: 7 # Read row hits
   wrhits: 122 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 76273
    14: 20832
    15: 6137
    16: 1661
    17: 4962
    18: 910
    19: 1086
    20: 873
    21: 194
    22: 392
    23: 119
    24: 311
    25: 3034
    26: 306
    27: 93
    28: 133
    29: 73
    30: 58
    31: 60
    32: 42
    33: 69
    34: 51
    35: 85
    36: 70
    37: 78
    38: 77
    39: 77
    40: 65
    41: 54
    42: 61
    43: 49
    44: 32
    45: 25
    46: 16
    47: 43
    48: 42
    49: 22
    50: 11
    51: 13
    52: 14
    53: 3
    54: 5
    55: 11
    56: 6
    57: 2
    58: 5
    59: 1
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 118505 # Read requests
   wr: 33299 # Write requests
   rdlat: 17315582 # Total latency experienced by read requests
   wrlat: 5501204 # Total latency experienced by write requests
   rdhits: 8 # Read row hits
   wrhits: 111 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 76153
    14: 20876
    15: 6139
    16: 1654
    17: 5018
    18: 884
    19: 1078
    20: 889
    21: 189
    22: 434
    23: 120
    24: 378
    25: 2988
    26: 312
    27: 93
    28: 124
    29: 79
    30: 66
    31: 56
    32: 47
    33: 57
    34: 52
    35: 74
    36: 67
    37: 51
    38: 68
    39: 55
    40: 54
    41: 51
    42: 73
    43: 66
    44: 36
    45: 24
    46: 26
    47: 40
    48: 51
    49: 23
    50: 11
    51: 8
    52: 11
    53: 2
    54: 5
    55: 11
    56: 2
    57: 4
    58: 2
    59: 4
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 118478 # Read requests
   wr: 33296 # Write requests
   rdlat: 17318777 # Total latency experienced by read requests
   wrlat: 5470085 # Total latency experienced by write requests
   rdhits: 2 # Read row hits
   wrhits: 68 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 76262
    14: 20801
    15: 6106
    16: 1652
    17: 4958
    18: 922
    19: 1041
    20: 873
    21: 194
    22: 439
    23: 170
    24: 316
    25: 2986
    26: 298
    27: 107
    28: 146
    29: 80
    30: 52
    31: 54
    32: 61
    33: 58
    34: 47
    35: 67
    36: 73
    37: 76
    38: 66
    39: 61
    40: 76
    41: 56
    42: 56
    43: 57
    44: 34
    45: 31
    46: 18
    47: 52
    48: 49
    49: 15
    50: 15
    51: 12
    52: 9
    53: 7
    54: 4
    55: 7
    56: 4
    57: 3
    58: 5
    59: 1
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 118437 # Read requests
   wr: 33281 # Write requests
   rdlat: 17328363 # Total latency experienced by read requests
   wrlat: 5475338 # Total latency experienced by write requests
   rdhits: 4 # Read row hits
   wrhits: 71 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 76141
    14: 20849
    15: 6122
    16: 1654
    17: 4954
    18: 892
    19: 1022
    20: 881
    21: 191
    22: 443
    23: 164
    24: 382
    25: 2933
    26: 324
    27: 100
    28: 127
    29: 75
    30: 68
    31: 62
    32: 49
    33: 61
    34: 60
    35: 67
    36: 62
    37: 55
    38: 76
    39: 63
    40: 61
    41: 70
    42: 67
    43: 63
    44: 38
    45: 23
    46: 21
    47: 48
    48: 59
    49: 23
    50: 17
    51: 15
    52: 12
    53: 8
    54: 4
    55: 13
    56: 7
    57: 2
    58: 7
    59: 2
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 8378
  rqSzHist: # Run queue size histogram
   0: 8378
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 83780884
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100000377
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
