\documentclass{ieeeaccess}
\usepackage{cite}
\usepackage{amsmath,amssymb,amsfonts}
\usepackage{algorithmic}
\usepackage{graphicx}
\usepackage{textcomp}

% Authors' packages
\usepackage{color, colortbl}
\definecolor{shadecolor}{gray}{0.9}
\usepackage{booktabs}
\usepackage{tabularx}
\usepackage{threeparttable}
\usepackage{comment}
\usepackage{multirow}
% Acronyms 
\usepackage[acronym]{glossaries}

\glsdisablehyper
\newacronym{ai}{AI}{Artificial Intelligence}
\newacronym{if}{IF}{Integrate and Fire}
\newacronym{iot}{IoT}{Internet of Things}
\newacronym{ann}{ANN}{Artificial Neural Network}
\newacronym{snn}{SNN}{Spiking Neural Network}
\newacronym{rsnn}{RSNN}{Recurrent Spiking Neural Network}
\newacronym{dnn}{DNN}{Deep Neural Network}
\newacronym{cnn}{CNN}{Convolutional Neural Network}
\newacronym{lif}{LIF}{Leaky Integrate and Fire}
\newacronym{asic}{ASIC}{Application-Specific Integrated Circuit}
\newacronym{fpga}{FPGA}{Field Programmable Gate Array}
\newacronym{stdp}{STDP}{Spike-Timing-Dependent Plasticity}
\newacronym{wta}{WTA}{Winner Takes All}
\newacronym{rtl}{RTL}{Register Transfer Level}
\newacronym{hdl}{HDL}{Hardware Description Language}
\newacronym{vhdl}{VHDL}{VHSIC Hardware Description Language}
\newacronym{sota}{SOTA}{State Of The Art}
\newacronym{shd}{SHD}{Spiking Heildelberg Digits}
\newacronym{sbs}{SbS}{Spike-by-Spike}
\newacronym{ml}{ML}{Machine Learning}
\newacronym{dl}{DL}{Deep Learning}
\newacronym{scnn}{SCNN}{Spiking Convolutional Neural Networks}
\newacronym{fc}{FC}{Fully-Connected}
\newacronym{fffc}{FF-FC}{Feed Forward Fully-Connected}
\newacronym{fsm}{FSM}{Finite State Machine}
\newacronym{MAC}{MAC}{Multiply and Accumulate}
\newacronym{BRAM}{BRAM}{Block RAM}
\newacronym{SRAM}{SRAM}{Static Random Access Memory}
\newacronym{DRAM}{DRAM}{Dynamic Random Access Memory}
\newacronym{LUT}{LUT}{Look Up Table}
\newacronym{FF}{FF}{Flip Flop}
\newacronym{DVS}{DVS}{Dynamic Vision Sensor}
\newacronym{SHD}{SHD}{Spiking Heidelberg Dataset}
\newacronym{BPTT}{BPTT}{Back-Propagation Through Time}
\newacronym{CU}{CU}{Control Unit}
\newacronym{ROM}{ROM}{Read Only Memory}
\newacronym{RAM}{RAM}{Random Access Memory}
\newacronym{DP}{DP}{Data Path}
\newacronym{CPS}{CPS}{Cyber-Physical System}
\newacronym{MLP}{MLP}{Multilayer Perceptron}
\newacronym{PE}{PE}{Portable Executable}
\newacronym{OS}{OS}{Operating System}
\newacronym{SBO}{SBO}{Stack Buffer Overflow}
\newacronym{ROP}{ROP}{Return-Oriented Programming}
\newacronym{JOP}{JOP}{Jump-Oriented Programming}
\newacronym{TP}{TP}{True Positive}
\newacronym{TN}{TN}{True Negative}
\newacronym{FP}{FP}{False Positive}
\newacronym{FN}{FN}{False Negative}
\newacronym{TPR}{TPR}{True Positive Rate}
\newacronym{FPR}{FPR}{False Positive Rate}
\newacronym{TNR}{TNR}{True Negative Rate}
\newacronym{ROC}{ROC}{Receiver Operating Characteristic}
\newacronym{AUC}{AUC}{Area Under the Curve}
\newacronym{HMD}{HMD}{Hardware-Supported Malware Detection}
\newacronym{HPC}{HPC}{Hardware Performance Counter}
\newacronym{PMU}{PMU}{Performance Monitoring Unit}
\newacronym{FE}{FE}{Feature Extraction}
\newacronym{FS}{FS}{Feature Selection}
\newacronym{PCA}{PCA}{Principal Component Analysis}
\newacronym{KNN}{KNN}{K-Nearest Neighbors}
\newacronym{SVM}{SVM}{Support Vector Machines}
\newacronym{HLS}{HLS}{High-Level Synthesis}
\newacronym{RADICS}{RADICS}{Rapid Attack Detection, Isolation and Characterization Systems}
\newacronym{TDT}{TDT}{Threat Detection Technology}
\newacronym{FCNN}{FCNN}{Fully Convolutional Neural Network}
\newacronym{FFT}{FFT}{Fast Fourier Transform}


\def\BibTeX{{\rm B\kern-.05em{\sc i\kern-.025em b}\kern-.08em
    T\kern-.1667em\lower.7ex\hbox{E}\kern-.125emX}}
\begin{document}
\history{\textcolor{white}{Date of publication xxxx 00, 0000, date of current version xxxx 00, 0000.}}
\doi{\textcolor{white}{XX.XXX/XXXX.XX.XX}}

\title{A survey on hardware-based malware detection approaches}

\author{
\uppercase{Cristiano Pegoraro Chenet}\authorrefmark{1}, \IEEEmembership{Student member, IEEE},
\uppercase{Alessandro Savino}\authorrefmark{1}, \IEEEmembership{Senior member, IEEE}, and
\uppercase {Stefano di Carlo}\authorrefmark{1}, \IEEEmembership{Senior Member, IEEE}.}
\address[1]{Department of Control and Computer Engineering, Politecnico di Torino, Corso Duca Degli Abruzzi, 24, 10129, Torino (TO), Italy (e-mails: {cristiano.chenet, alessandro.savino, stefano.dicarlo}@polito.it)}

\tfootnote{This work was partially supported by project SERICS (PE00000014) under the MUR National Recovery and Resilience Plan funded by the European Union - NextGenerationEU and by the Vitamin-V project (Project number: 101093062) funded by the European Union. Views and opinions expressed are, however, those of the author(s) only and do not necessarily reflect those of the European Union or the HaDEA. Neither the European Union nor the granting authority can be held responsible for them.}

\markboth
{Chenet et. al \headeretal: A survey on hardware-based malware detection approach}
{Chenet et. al \headeretal: A survey on hardware-based malware detection approach}

\corresp{Corresponding author: Stefano Di Carlo (e-mail: stefano.dicarlo@polito.it).}

\begin{abstract} 
This paper delves into the dynamic landscape of computer security, where malware poses a paramount threat. Our focus is a riveting exploration of the recent and promising hardware-based malware detection approaches. Leveraging hardware performance counters and machine learning prowess, hardware-based malware detection approaches bring forth compelling advantages such as real-time detection, resilience to code variations, minimal performance overhead, protection disablement fortitude, and cost-effectiveness.
Navigating through a generic hardware-based detection framework, we meticulously analyze the approach, unraveling the most common methods, algorithms, tools, and datasets that shape its contours. This survey is not only a resource for seasoned experts but also an inviting starting point for those venturing into the field of malware detection.
However, challenges emerge in detecting malware based on hardware events. We struggle with the imperative of accuracy improvements and strategies to address the remaining classification errors. The discussion extends to crafting mixed hardware and software approaches for collaborative efficacy, essential enhancements in hardware monitoring units, and a better understanding of the correlation between hardware events and malware applications.
\end{abstract}

\begin{keywords}
Cybersecurity, malware, hardware-based detection, hardware-based framework
\end{keywords}

\titlepgskip=-15pt

\maketitle

\input{sections/introduction.tex}
\input{sections/malware_fundamentals.tex}
\input{sections/malware_detection.tex}
\input{sections/malware_hw_based_detection.tex}
\input{sections/malware_hw_based_assessment.tex}
\input{sections/conclusion.tex}
%\input{sections/appendices.tex}


\bibliographystyle{IEEEtran}
\bibliography{references}

\input{sections/bios.tex}

\EOD

\end{document}