Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/chees_000/Documents/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9a4ac9109c764953888facdab4429d15 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot csm51a_proj3_tb_func_synth xil_defaultlib.csm51a_proj3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.csm51a_proj3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.csm51a_proj3_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot csm51a_proj3_tb_func_synth
