$date
	Tue Apr 08 14:16:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module comp10tb $end
$var wire 1 ! alb $end
$var wire 1 " agb $end
$var wire 1 # aeb $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var reg 1 # aeb $end
$var reg 1 " agb $end
$var reg 1 ! alb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
0"
0!
$end
#10000
1"
0#
1$
#20000
0"
1#
1%
#30000
1!
0#
0$
#40000
0!
1#
0%
#50000
