--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml testDividerAndCounterLED.twx testDividerAndCounterLED.ncd
-o testDividerAndCounterLED.twr testDividerAndCounterLED.pcf -ucf
frequencyDevider.ucf

Design file:              testDividerAndCounterLED.ncd
Physical constraint file: testDividerAndCounterLED.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock XLXN_19 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
XLXN_8      |        10.936(R)|      SLOW  |         5.706(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
XLXN_9      |        11.276(R)|      SLOW  |         5.590(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
XLXN_10     |        10.818(R)|      SLOW  |         5.631(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
XLXN_11     |        10.047(R)|      SLOW  |         5.505(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
XLXN_12     |        10.541(R)|      SLOW  |         5.904(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
XLXN_13     |        11.310(R)|      SLOW  |         5.657(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
XLXN_14     |        11.042(R)|      SLOW  |         5.555(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
XLXN_288    |        10.511(R)|      SLOW  |         5.665(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock XLXN_292 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
XLXN_8      |        10.634(R)|      SLOW  |         5.506(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
XLXN_9      |        10.974(R)|      SLOW  |         5.390(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
XLXN_10     |        10.516(R)|      SLOW  |         5.431(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
XLXN_11     |         9.745(R)|      SLOW  |         5.305(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
XLXN_12     |        10.239(R)|      SLOW  |         5.704(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
XLXN_13     |        11.008(R)|      SLOW  |         5.457(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
XLXN_14     |        10.740(R)|      SLOW  |         5.355(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
XLXN_288    |        10.209(R)|      SLOW  |         5.465(R)|      FAST  |XLXI_6/XLXN_12    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock XLXN_18
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_18        |    2.690|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_19
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_19        |    2.933|         |         |         |
XLXN_292       |    2.933|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_292
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_19        |    2.933|         |         |         |
XLXN_292       |    2.933|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 18 12:57:41 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



