Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    VICTOR-PC
Date:        Thu Feb  7 17:24:10 2019
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -batch adder4bit00_adder4bit00_synplify.tcl
ProductType: synplify_pro




Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\adder4bit00_adder4bit00.srr to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\backup\adder4bit00_adder4bit00.srr
log file: "D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\adder4bit00_adder4bit00.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Thu Feb  7 17:24:11 2019

Return Code: 0
Run Time:00h:00m:01s
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\adder4bit00_adder4bit00.srr to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\adder4bit00_adder4bit00.srf
log file: "D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\adder4bit00_adder4bit00.srr"
Running: adder4bit00 in foreground

Running proj_1|adder4bit00

Running: compile (Compile) on proj_1|adder4bit00
# Thu Feb  7 17:24:11 2019

Running: compile_flow (Compile Process) on proj_1|adder4bit00
# Thu Feb  7 17:24:11 2019

Running: compiler (Compile Input) on proj_1|adder4bit00
# Thu Feb  7 17:24:11 2019
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\synwork\adder4bit00_adder4bit00_comp.srs to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\adder4bit00_adder4bit00.srs

compiler completed
# Thu Feb  7 17:24:13 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|adder4bit00
# Thu Feb  7 17:24:13 2019

multi_srs_gen completed
# Thu Feb  7 17:24:13 2019

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\synwork\adder4bit00_adder4bit00_mult.srs to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\adder4bit00_adder4bit00.srs
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\adder4bit00_adder4bit00.srr to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\adder4bit00_adder4bit00.srf
Complete: Compile Process on proj_1|adder4bit00

Running: premap (Pre-mapping) on proj_1|adder4bit00
# Thu Feb  7 17:24:13 2019

premap completed
# Thu Feb  7 17:24:14 2019

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on proj_1|adder4bit00

Running: map (Map) on proj_1|adder4bit00
# Thu Feb  7 17:24:14 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|adder4bit00
# Thu Feb  7 17:24:15 2019
fpga_mapper exited with errors
Job failed on: proj_1|adder4bit00

Job: "fpga_mapper" terminated with error status: 2
See log file: "D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\synlog\adder4bit00_adder4bit00_fpga_mapper.srr"
# Thu Feb  7 17:24:15 2019

Return Code: 2
Run Time:00h:00m:01s
Complete: Map on proj_1|adder4bit00
Complete: Logic Synthesis on proj_1|adder4bit00
Copied D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\adder4bit00_adder4bit00.srr to D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\adder4bit00_adder4bit00.srf
Error: At line 72 while processing "adder4bit00_adder4bit00_synplify.tcl"
2
TCL script complete: "adder4bit00_adder4bit00_synplify.tcl"
TCL script had errors: "adder4bit00_adder4bit00_synplify.tcl"
exit status=9
exit status=9
Save changes for project:
D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\adder4bit00\adder4bit00\proj_1.prj
batch mode default:no
