{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 12:57:35 2018 " "Info: Processing started: Wed May 02 12:57:35 2018" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off CHO_SIGYE -c CHO_SIGYE " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off CHO_SIGYE -c CHO_SIGYE" {  } {  } 0}
{ "Warning" "WQSYN_FAMILY_EXCALIBUR_NOT_RECOMMENDED" "" "Warning: This product family is not recommended for new designs. Altera provides newer product families with better cost & performance attributes than ARM-Based Excalibur devices" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CHO_SIGYE.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file CHO_SIGYE.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHO_SIGYE " "Info: Found entity 1: CHO_SIGYE" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 1 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "2 SEG_DEC " "Info: Found entity 2: SEG_DEC" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 53 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 19 CHO_SIGYE.v(15) " "Warning: Verilog HDL assignment warning at CHO_SIGYE.v(15): truncated value with size 20 to match size of target (19)" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 15 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "29 28 CHO_SIGYE.v(20) " "Warning: Verilog HDL assignment warning at CHO_SIGYE.v(20): truncated value with size 29 to match size of target (28)" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 20 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 CHO_SIGYE.v(25) " "Warning: Verilog HDL assignment warning at CHO_SIGYE.v(25): truncated value with size 5 to match size of target (4)" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 25 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 CHO_SIGYE.v(31) " "Warning: Verilog HDL assignment warning at CHO_SIGYE.v(31): truncated value with size 5 to match size of target (4)" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 31 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 CHO_SIGYE.v(35) " "Warning: Verilog HDL assignment warning at CHO_SIGYE.v(35): truncated value with size 3 to match size of target (2)" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 35 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "COUNT_TMP CHO_SIGYE.v(37) " "Warning: Verilog HDL Always Construct warning at CHO_SIGYE.v(37): variable COUNT_TMP may not be assigned a new value in every possible path through the Always Construct.  Variable COUNT_TMP holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 37 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "SEG_SEL CHO_SIGYE.v(43) " "Warning: Verilog HDL Always Construct warning at CHO_SIGYE.v(43): variable SEG_SEL may not be assigned a new value in every possible path through the Always Construct.  Variable SEG_SEL holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 43 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "SEG_DEC CHO_SIGYE.v(58) " "Warning: Verilog HDL Always Construct warning at CHO_SIGYE.v(58): variable SEG_DEC may not be assigned a new value in every possible path through the Always Construct.  Variable SEG_DEC holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 58 0 0 } }  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "CLK_COUNT2\[0\] CLK_COUNT\[0\] " "Info: Duplicate register \"CLK_COUNT2\[0\]\" merged to single register \"CLK_COUNT\[0\]\"" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 18 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SEL_SEG\[1\] data_in GND " "Warning: Reduced register \"SEL_SEG\[1\]\" with stuck data_in port to stuck value GND" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 34 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG_SEL\[1\]\$latch " "Warning: LATCH primitive \"SEG_SEL\[1\]\$latch\" is permanently enabled" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 44 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG_SEL\[0\]\$latch " "Warning: LATCH primitive \"SEG_SEL\[0\]\$latch\" is permanently enabled" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 44 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "COUNT_TMP\[0\] " "Warning: LATCH primitive \"COUNT_TMP\[0\]\" is permanently enabled" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 38 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "COUNT_TMP\[1\] " "Warning: LATCH primitive \"COUNT_TMP\[1\]\" is permanently enabled" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 38 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "COUNT_TMP\[2\] " "Warning: LATCH primitive \"COUNT_TMP\[2\]\" is permanently enabled" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 38 -1 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "COUNT_TMP\[3\] " "Warning: LATCH primitive \"COUNT_TMP\[3\]\" is permanently enabled" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 38 -1 0 } }  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "CLK_COUNT2\[1\] CLK_COUNT\[1\] " "Info: Duplicate register \"CLK_COUNT2\[1\]\" merged to single register \"CLK_COUNT\[1\]\"" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 18 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "CLK_COUNT2\[2\] CLK_COUNT\[2\] " "Info: Duplicate register \"CLK_COUNT2\[2\]\" merged to single register \"CLK_COUNT\[2\]\"" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 18 -1 0 } }  } 0}  } {  } 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "CLK_COUNT2\[3\] CLK_COUNT\[3\] " "Info: Duplicate register \"CLK_COUNT2\[3\]\" merged to single register \"CLK_COUNT\[3\]\"" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 18 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[7\] VCC " "Warning: Pin \"SEG_SEL\[7\]\" stuck at VCC" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[6\] VCC " "Warning: Pin \"SEG_SEL\[6\]\" stuck at VCC" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[5\] VCC " "Warning: Pin \"SEG_SEL\[5\]\" stuck at VCC" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[4\] VCC " "Warning: Pin \"SEG_SEL\[4\]\" stuck at VCC" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[3\] VCC " "Warning: Pin \"SEG_SEL\[3\]\" stuck at VCC" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 4 -1 0 } }  } 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG_SEL\[2\] VCC " "Warning: Pin \"SEG_SEL\[2\]\" stuck at VCC" {  } { { "CHO_SIGYE.v" "" { Text "D:/lyj/CHO_SIGYE/CHO_SIGYE.v" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "152 " "Info: Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "135 " "Info: Implemented 135 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 12:57:36 2018 " "Info: Processing ended: Wed May 02 12:57:36 2018" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
