{"vcs1":{"timestamp_begin":1740660353.873162887, "rt":4.56, "ut":4.31, "st":0.18}}
{"vcselab":{"timestamp_begin":1740660358.501988425, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1740660358.808872111, "rt":0.23, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740660353.602306147}
{"VCS_COMP_START_TIME": 1740660353.602306147}
{"VCS_COMP_END_TIME": 1740660359.094282490}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1n ../testbench/top.sv -o simv"}
{"vcs1": {"peak_mem": 286144}}
{"vcselab": {"peak_mem": 133964}}
