

================================================================
== Vitis HLS Report for 'bin_conv_Pipeline_LOOP_CONVOLVER_LOAD'
================================================================
* Date:           Fri Dec 13 13:11:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.826 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82|  0.820 us|  0.820 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_CONVOLVER_LOAD  |       80|       80|        40|         40|          1|     2|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 40, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 40, D = 40, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%m_V = alloca i32 1"   --->   Operation 43 'alloca' 'm_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv_i1318_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %conv_i1318"   --->   Operation 44 'read' 'conv_i1318_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln317_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln317"   --->   Operation 45 'read' 'zext_ln317_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %m_V"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_318_6"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%m_V_3 = load i2 %m_V" [Accel.cpp:317]   --->   Operation 48 'load' 'm_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.34ns)   --->   "%icmp_ln1027 = icmp_eq  i2 %m_V_3, i2 2"   --->   Operation 50 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.43ns)   --->   "%add_ln840 = add i2 %m_V_3, i2 1"   --->   Operation 52 'add' 'add_ln840' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln316 = br i1 %icmp_ln1027, void %VITIS_LOOP_318_6.split, void %LOOP_CONVOLVERS.loopexit.exitStub" [Accel.cpp:316]   --->   Operation 53 'br' 'br_ln316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.43ns)   --->   "%add_ln317 = add i2 %zext_ln317_read, i2 %m_V_3" [Accel.cpp:317]   --->   Operation 54 'add' 'add_ln317' <Predicate = (!icmp_ln1027)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i10, i2 %add_ln317, i10 0" [Accel.cpp:317]   --->   Operation 55 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.74ns)   --->   "%add_ln317_1 = add i12 %tmp_s, i12 %conv_i1318_read" [Accel.cpp:317]   --->   Operation 56 'add' 'add_ln317_1' <Predicate = (!icmp_ln1027)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln317_1 = zext i12 %add_ln317_1" [Accel.cpp:317]   --->   Operation 57 'zext' 'zext_ln317_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%dmem_V_addr = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln317_1" [Accel.cpp:317]   --->   Operation 58 'getelementptr' 'dmem_V_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_118 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %m_V_3, i3 0" [Accel.cpp:317]   --->   Operation 59 'bitconcatenate' 'tmp_118' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i2.i4, i2 %m_V_3, i2 %m_V_3, i4 0" [Accel.cpp:317]   --->   Operation 60 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %tmp" [Accel.cpp:317]   --->   Operation 61 'zext' 'p_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%word_buffer_V_addr = getelementptr i2 %word_buffer_V, i64 0, i64 %p_cast" [Accel.cpp:317]   --->   Operation 62 'getelementptr' 'word_buffer_V_addr' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty = or i5 %tmp_118, i5 7" [Accel.cpp:317]   --->   Operation 63 'or' 'empty' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0" [Accel.cpp:317]   --->   Operation 64 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1, i1 0, i5 %empty, i1 0" [Accel.cpp:317]   --->   Operation 65 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl13_cast = zext i7 %p_shl2" [Accel.cpp:317]   --->   Operation 66 'zext' 'p_shl13_cast' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.70ns)   --->   "%empty_84 = add i8 %p_shl1, i8 %p_shl13_cast" [Accel.cpp:317]   --->   Operation 67 'add' 'empty_84' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.70ns)   --->   "%empty_85 = add i8 %empty_84, i8 9" [Accel.cpp:317]   --->   Operation 68 'add' 'empty_85' <Predicate = (!icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_cast3 = zext i8 %empty_85" [Accel.cpp:317]   --->   Operation 69 'zext' 'p_cast3' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_1 = getelementptr i2 %word_buffer_V, i64 0, i64 %p_cast3" [Accel.cpp:317]   --->   Operation 70 'getelementptr' 'word_buffer_V_addr_1' <Predicate = (!icmp_ln1027)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.64ns)   --->   "%word_V = load i12 %dmem_V_addr" [Accel.cpp:317]   --->   Operation 71 'load' 'word_V' <Predicate = (!icmp_ln1027)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 72 [1/1] (0.59ns)   --->   "%store_ln322 = store i2 0, i8 %word_buffer_V_addr" [Accel.cpp:322]   --->   Operation 72 'store' 'store_ln322' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 73 [1/1] (0.59ns)   --->   "%store_ln324 = store i2 0, i8 %word_buffer_V_addr_1" [Accel.cpp:324]   --->   Operation 73 'store' 'store_ln324' <Predicate = (!icmp_ln1027)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_1 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln316 = store i2 %add_ln840, i2 %m_V" [Accel.cpp:316]   --->   Operation 74 'store' 'store_ln316' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 543 'ret' 'ret_ln0' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.51>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln320 = or i8 %tmp, i8 1" [Accel.cpp:320]   --->   Operation 75 'or' 'or_ln320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i8 %or_ln320" [Accel.cpp:320]   --->   Operation 76 'zext' 'zext_ln320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_2 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320" [Accel.cpp:320]   --->   Operation 77 'getelementptr' 'word_buffer_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln320_1 = or i8 %tmp, i8 2" [Accel.cpp:320]   --->   Operation 78 'or' 'or_ln320_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln320_1 = zext i8 %or_ln320_1" [Accel.cpp:320]   --->   Operation 79 'zext' 'zext_ln320_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_3 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_1" [Accel.cpp:320]   --->   Operation 80 'getelementptr' 'word_buffer_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/2] (1.64ns)   --->   "%word_V = load i12 %dmem_V_addr" [Accel.cpp:317]   --->   Operation 81 'load' 'word_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 0"   --->   Operation 82 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.27ns)   --->   "%select_ln50 = select i1 %p_Result_9, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 83 'select' 'select_ln50' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50, i8 %word_buffer_V_addr_2" [Accel.cpp:320]   --->   Operation 84 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_9_0_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 1"   --->   Operation 85 'bitselect' 'p_Result_9_0_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.27ns)   --->   "%select_ln50_1 = select i1 %p_Result_9_0_1, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 86 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_1, i8 %word_buffer_V_addr_3" [Accel.cpp:320]   --->   Operation 87 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_9_0_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 2"   --->   Operation 88 'bitselect' 'p_Result_9_0_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_9_0_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 3"   --->   Operation 89 'bitselect' 'p_Result_9_0_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_9_0_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 4"   --->   Operation 90 'bitselect' 'p_Result_9_0_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_9_0_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 5"   --->   Operation 91 'bitselect' 'p_Result_9_0_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_9_0_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 6"   --->   Operation 92 'bitselect' 'p_Result_9_0_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_9_0_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 7"   --->   Operation 93 'bitselect' 'p_Result_9_0_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 8"   --->   Operation 94 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_9_1_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 9"   --->   Operation 95 'bitselect' 'p_Result_9_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_9_1_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 10"   --->   Operation 96 'bitselect' 'p_Result_9_1_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_9_1_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 11"   --->   Operation 97 'bitselect' 'p_Result_9_1_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_9_1_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 12"   --->   Operation 98 'bitselect' 'p_Result_9_1_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_9_1_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 13"   --->   Operation 99 'bitselect' 'p_Result_9_1_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_9_1_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 14"   --->   Operation 100 'bitselect' 'p_Result_9_1_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_9_1_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 15"   --->   Operation 101 'bitselect' 'p_Result_9_1_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_18_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 16"   --->   Operation 102 'bitselect' 'p_Result_18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_9_2_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 17"   --->   Operation 103 'bitselect' 'p_Result_9_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_9_2_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 18"   --->   Operation 104 'bitselect' 'p_Result_9_2_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_9_2_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 19"   --->   Operation 105 'bitselect' 'p_Result_9_2_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_9_2_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 20"   --->   Operation 106 'bitselect' 'p_Result_9_2_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_9_2_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 21"   --->   Operation 107 'bitselect' 'p_Result_9_2_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_9_2_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 22"   --->   Operation 108 'bitselect' 'p_Result_9_2_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_9_2_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 23"   --->   Operation 109 'bitselect' 'p_Result_9_2_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_18_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 24"   --->   Operation 110 'bitselect' 'p_Result_18_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_9_3_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 25"   --->   Operation 111 'bitselect' 'p_Result_9_3_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_9_3_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 26"   --->   Operation 112 'bitselect' 'p_Result_9_3_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_9_3_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 27"   --->   Operation 113 'bitselect' 'p_Result_9_3_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_9_3_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 28"   --->   Operation 114 'bitselect' 'p_Result_9_3_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_9_3_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 29"   --->   Operation 115 'bitselect' 'p_Result_9_3_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_9_3_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 30"   --->   Operation 116 'bitselect' 'p_Result_9_3_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_9_3_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 31"   --->   Operation 117 'bitselect' 'p_Result_9_3_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_18_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 32"   --->   Operation 118 'bitselect' 'p_Result_18_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_9_4_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 33"   --->   Operation 119 'bitselect' 'p_Result_9_4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_9_4_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 34"   --->   Operation 120 'bitselect' 'p_Result_9_4_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_9_4_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 35"   --->   Operation 121 'bitselect' 'p_Result_9_4_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_9_4_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 36"   --->   Operation 122 'bitselect' 'p_Result_9_4_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_9_4_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 37"   --->   Operation 123 'bitselect' 'p_Result_9_4_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_9_4_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 38"   --->   Operation 124 'bitselect' 'p_Result_9_4_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_9_4_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 39"   --->   Operation 125 'bitselect' 'p_Result_9_4_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_18_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 40"   --->   Operation 126 'bitselect' 'p_Result_18_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_9_5_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 41"   --->   Operation 127 'bitselect' 'p_Result_9_5_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_9_5_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 42"   --->   Operation 128 'bitselect' 'p_Result_9_5_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_9_5_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 43"   --->   Operation 129 'bitselect' 'p_Result_9_5_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_9_5_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 44"   --->   Operation 130 'bitselect' 'p_Result_9_5_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_9_5_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 45"   --->   Operation 131 'bitselect' 'p_Result_9_5_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_9_5_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 46"   --->   Operation 132 'bitselect' 'p_Result_9_5_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_9_5_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 47"   --->   Operation 133 'bitselect' 'p_Result_9_5_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_18_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 48"   --->   Operation 134 'bitselect' 'p_Result_18_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_9_6_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 49"   --->   Operation 135 'bitselect' 'p_Result_9_6_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_9_6_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 50"   --->   Operation 136 'bitselect' 'p_Result_9_6_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_9_6_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 51"   --->   Operation 137 'bitselect' 'p_Result_9_6_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_9_6_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 52"   --->   Operation 138 'bitselect' 'p_Result_9_6_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_9_6_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 53"   --->   Operation 139 'bitselect' 'p_Result_9_6_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_9_6_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 54"   --->   Operation 140 'bitselect' 'p_Result_9_6_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_9_6_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 55"   --->   Operation 141 'bitselect' 'p_Result_9_6_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_18_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 56"   --->   Operation 142 'bitselect' 'p_Result_18_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_9_7_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 57"   --->   Operation 143 'bitselect' 'p_Result_9_7_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_9_7_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 58"   --->   Operation 144 'bitselect' 'p_Result_9_7_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_9_7_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 59"   --->   Operation 145 'bitselect' 'p_Result_9_7_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_9_7_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 60"   --->   Operation 146 'bitselect' 'p_Result_9_7_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_9_7_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 61"   --->   Operation 147 'bitselect' 'p_Result_9_7_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%p_Result_9_7_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 62"   --->   Operation 148 'bitselect' 'p_Result_9_7_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%p_Result_9_7_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i6, i64 %word_V, i6 63"   --->   Operation 149 'bitselect' 'p_Result_9_7_7' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.87>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln320_2 = or i8 %tmp, i8 3" [Accel.cpp:320]   --->   Operation 150 'or' 'or_ln320_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln320_2 = zext i8 %or_ln320_2" [Accel.cpp:320]   --->   Operation 151 'zext' 'zext_ln320_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_4 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_2" [Accel.cpp:320]   --->   Operation 152 'getelementptr' 'word_buffer_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%or_ln320_3 = or i8 %tmp, i8 4" [Accel.cpp:320]   --->   Operation 153 'or' 'or_ln320_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln320_3 = zext i8 %or_ln320_3" [Accel.cpp:320]   --->   Operation 154 'zext' 'zext_ln320_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_5 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_3" [Accel.cpp:320]   --->   Operation 155 'getelementptr' 'word_buffer_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.27ns)   --->   "%select_ln50_2 = select i1 %p_Result_9_0_2, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 156 'select' 'select_ln50_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_2, i8 %word_buffer_V_addr_4" [Accel.cpp:320]   --->   Operation 157 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_3 : Operation 158 [1/1] (0.27ns)   --->   "%select_ln50_3 = select i1 %p_Result_9_0_3, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 158 'select' 'select_ln50_3' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_3, i8 %word_buffer_V_addr_5" [Accel.cpp:320]   --->   Operation 159 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 4 <SV = 3> <Delay = 0.87>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln320_4 = or i8 %tmp, i8 5" [Accel.cpp:320]   --->   Operation 160 'or' 'or_ln320_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln320_4 = zext i8 %or_ln320_4" [Accel.cpp:320]   --->   Operation 161 'zext' 'zext_ln320_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_6 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_4" [Accel.cpp:320]   --->   Operation 162 'getelementptr' 'word_buffer_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%or_ln320_5 = or i8 %tmp, i8 6" [Accel.cpp:320]   --->   Operation 163 'or' 'or_ln320_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln320_5 = zext i8 %or_ln320_5" [Accel.cpp:320]   --->   Operation 164 'zext' 'zext_ln320_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_7 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_5" [Accel.cpp:320]   --->   Operation 165 'getelementptr' 'word_buffer_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.27ns)   --->   "%select_ln50_4 = select i1 %p_Result_9_0_4, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 166 'select' 'select_ln50_4' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_4, i8 %word_buffer_V_addr_6" [Accel.cpp:320]   --->   Operation 167 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_4 : Operation 168 [1/1] (0.27ns)   --->   "%select_ln50_5 = select i1 %p_Result_9_0_5, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 168 'select' 'select_ln50_5' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_5, i8 %word_buffer_V_addr_7" [Accel.cpp:320]   --->   Operation 169 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 5 <SV = 4> <Delay = 0.87>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%or_ln320_6 = or i8 %tmp, i8 7" [Accel.cpp:320]   --->   Operation 170 'or' 'or_ln320_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln320_6 = zext i8 %or_ln320_6" [Accel.cpp:320]   --->   Operation 171 'zext' 'zext_ln320_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_8 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_6" [Accel.cpp:320]   --->   Operation 172 'getelementptr' 'word_buffer_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln320_7 = or i8 %tmp, i8 8" [Accel.cpp:320]   --->   Operation 173 'or' 'or_ln320_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln320_7 = zext i8 %or_ln320_7" [Accel.cpp:320]   --->   Operation 174 'zext' 'zext_ln320_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_9 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_7" [Accel.cpp:320]   --->   Operation 175 'getelementptr' 'word_buffer_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.27ns)   --->   "%select_ln50_6 = select i1 %p_Result_9_0_6, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 176 'select' 'select_ln50_6' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_6, i8 %word_buffer_V_addr_8" [Accel.cpp:320]   --->   Operation 177 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_5 : Operation 178 [1/1] (0.27ns)   --->   "%select_ln50_7 = select i1 %p_Result_9_0_7, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 178 'select' 'select_ln50_7' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_7, i8 %word_buffer_V_addr_9" [Accel.cpp:320]   --->   Operation 179 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 6 <SV = 5> <Delay = 0.87>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln324 = or i8 %tmp, i8 9" [Accel.cpp:324]   --->   Operation 180 'or' 'or_ln324' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i8 %or_ln324" [Accel.cpp:324]   --->   Operation 181 'zext' 'zext_ln324' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_10 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln324" [Accel.cpp:324]   --->   Operation 182 'getelementptr' 'word_buffer_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%or_ln320_8 = or i5 %tmp_118, i5 1" [Accel.cpp:320]   --->   Operation 183 'or' 'or_ln320_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln320 = trunc i5 %or_ln320_8" [Accel.cpp:320]   --->   Operation 184 'trunc' 'trunc_ln320' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1, i1 0, i5 %or_ln320_8, i1 0" [Accel.cpp:320]   --->   Operation 185 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_217 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln320, i3 0" [Accel.cpp:320]   --->   Operation 186 'bitconcatenate' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.22ns)   --->   "%or_ln320_37 = or i7 %tmp_217, i7 %p_shl3" [Accel.cpp:320]   --->   Operation 187 'or' 'or_ln320_37' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %or_ln320_8, i32 4" [Accel.cpp:320]   --->   Operation 188 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%or_ln320_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_218, i7 %or_ln320_37" [Accel.cpp:320]   --->   Operation 189 'bitconcatenate' 'or_ln320_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln320_10 = or i8 %or_ln320_9, i8 1" [Accel.cpp:320]   --->   Operation 190 'or' 'or_ln320_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln320_9 = zext i8 %or_ln320_10" [Accel.cpp:320]   --->   Operation 191 'zext' 'zext_ln320_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_11 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_9" [Accel.cpp:320]   --->   Operation 192 'getelementptr' 'word_buffer_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.27ns)   --->   "%select_ln50_8 = select i1 %p_Result_2, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 193 'select' 'select_ln50_8' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.59ns)   --->   "%store_ln324 = store i2 %select_ln50_8, i8 %word_buffer_V_addr_10" [Accel.cpp:324]   --->   Operation 194 'store' 'store_ln324' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_6 : Operation 195 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_8, i8 %word_buffer_V_addr_11" [Accel.cpp:320]   --->   Operation 195 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 196 [1/1] (0.70ns)   --->   "%add_ln320 = add i8 %or_ln320_9, i8 2" [Accel.cpp:320]   --->   Operation 196 'add' 'add_ln320' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln320_10 = zext i8 %add_ln320" [Accel.cpp:320]   --->   Operation 197 'zext' 'zext_ln320_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_12 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_10" [Accel.cpp:320]   --->   Operation 198 'getelementptr' 'word_buffer_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.70ns)   --->   "%add_ln320_1 = add i8 %or_ln320_9, i8 3" [Accel.cpp:320]   --->   Operation 199 'add' 'add_ln320_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln320_11 = zext i8 %add_ln320_1" [Accel.cpp:320]   --->   Operation 200 'zext' 'zext_ln320_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_13 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_11" [Accel.cpp:320]   --->   Operation 201 'getelementptr' 'word_buffer_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.27ns)   --->   "%select_ln50_9 = select i1 %p_Result_9_1_1, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 202 'select' 'select_ln50_9' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 203 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_9, i8 %word_buffer_V_addr_12" [Accel.cpp:320]   --->   Operation 203 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_7 : Operation 204 [1/1] (0.27ns)   --->   "%select_ln50_10 = select i1 %p_Result_9_1_2, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 204 'select' 'select_ln50_10' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 205 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_10, i8 %word_buffer_V_addr_13" [Accel.cpp:320]   --->   Operation 205 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 8 <SV = 7> <Delay = 0.87>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%or_ln320_11 = or i8 %or_ln320_9, i8 4" [Accel.cpp:320]   --->   Operation 206 'or' 'or_ln320_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln320_12 = zext i8 %or_ln320_11" [Accel.cpp:320]   --->   Operation 207 'zext' 'zext_ln320_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_14 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_12" [Accel.cpp:320]   --->   Operation 208 'getelementptr' 'word_buffer_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln320_12 = or i8 %or_ln320_9, i8 5" [Accel.cpp:320]   --->   Operation 209 'or' 'or_ln320_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln320_13 = zext i8 %or_ln320_12" [Accel.cpp:320]   --->   Operation 210 'zext' 'zext_ln320_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_15 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_13" [Accel.cpp:320]   --->   Operation 211 'getelementptr' 'word_buffer_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.27ns)   --->   "%select_ln50_11 = select i1 %p_Result_9_1_3, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 212 'select' 'select_ln50_11' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_11, i8 %word_buffer_V_addr_14" [Accel.cpp:320]   --->   Operation 213 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_8 : Operation 214 [1/1] (0.27ns)   --->   "%select_ln50_12 = select i1 %p_Result_9_1_4, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 214 'select' 'select_ln50_12' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_12, i8 %word_buffer_V_addr_15" [Accel.cpp:320]   --->   Operation 215 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 9 <SV = 8> <Delay = 1.29>
ST_9 : Operation 216 [1/1] (0.70ns)   --->   "%add_ln320_2 = add i8 %or_ln320_9, i8 6" [Accel.cpp:320]   --->   Operation 216 'add' 'add_ln320_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln320_14 = zext i8 %add_ln320_2" [Accel.cpp:320]   --->   Operation 217 'zext' 'zext_ln320_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_16 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_14" [Accel.cpp:320]   --->   Operation 218 'getelementptr' 'word_buffer_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.70ns)   --->   "%add_ln320_3 = add i8 %or_ln320_9, i8 7" [Accel.cpp:320]   --->   Operation 219 'add' 'add_ln320_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln320_15 = zext i8 %add_ln320_3" [Accel.cpp:320]   --->   Operation 220 'zext' 'zext_ln320_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_17 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_15" [Accel.cpp:320]   --->   Operation 221 'getelementptr' 'word_buffer_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.27ns)   --->   "%select_ln50_13 = select i1 %p_Result_9_1_5, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 222 'select' 'select_ln50_13' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 223 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_13, i8 %word_buffer_V_addr_16" [Accel.cpp:320]   --->   Operation 223 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_9 : Operation 224 [1/1] (0.27ns)   --->   "%select_ln50_14 = select i1 %p_Result_9_1_6, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 224 'select' 'select_ln50_14' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_14, i8 %word_buffer_V_addr_17" [Accel.cpp:320]   --->   Operation 225 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln320_8 = zext i8 %or_ln320_9" [Accel.cpp:320]   --->   Operation 226 'zext' 'zext_ln320_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (0.70ns)   --->   "%add_ln320_4 = add i8 %or_ln320_9, i8 8" [Accel.cpp:320]   --->   Operation 227 'add' 'add_ln320_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln320_16 = zext i8 %add_ln320_4" [Accel.cpp:320]   --->   Operation 228 'zext' 'zext_ln320_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_18 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_16" [Accel.cpp:320]   --->   Operation 229 'getelementptr' 'word_buffer_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_19 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_8" [Accel.cpp:322]   --->   Operation 230 'getelementptr' 'word_buffer_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (0.27ns)   --->   "%select_ln50_15 = select i1 %p_Result_9_1_7, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 231 'select' 'select_ln50_15' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_15, i8 %word_buffer_V_addr_18" [Accel.cpp:320]   --->   Operation 232 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_10 : Operation 233 [1/1] (0.59ns)   --->   "%store_ln322 = store i2 %select_ln50_7, i8 %word_buffer_V_addr_19" [Accel.cpp:322]   --->   Operation 233 'store' 'store_ln322' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 234 [1/1] (0.70ns)   --->   "%add_ln324 = add i8 %or_ln320_9, i8 9" [Accel.cpp:324]   --->   Operation 234 'add' 'add_ln324' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln324_1 = zext i8 %add_ln324" [Accel.cpp:324]   --->   Operation 235 'zext' 'zext_ln324_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_20 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln324_1" [Accel.cpp:324]   --->   Operation 236 'getelementptr' 'word_buffer_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln320_13 = or i5 %tmp_118, i5 2" [Accel.cpp:320]   --->   Operation 237 'or' 'or_ln320_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %or_ln320_13, i3 0" [Accel.cpp:320]   --->   Operation 238 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1, i1 0, i5 %or_ln320_13, i1 0" [Accel.cpp:320]   --->   Operation 239 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln320_17 = zext i7 %p_shl5" [Accel.cpp:320]   --->   Operation 240 'zext' 'zext_ln320_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.70ns)   --->   "%add_ln320_5 = add i8 %p_shl4, i8 %zext_ln320_17" [Accel.cpp:320]   --->   Operation 241 'add' 'add_ln320_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%or_ln320_14 = or i8 %add_ln320_5, i8 1" [Accel.cpp:320]   --->   Operation 242 'or' 'or_ln320_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln320_19 = zext i8 %or_ln320_14" [Accel.cpp:320]   --->   Operation 243 'zext' 'zext_ln320_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_21 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_19" [Accel.cpp:320]   --->   Operation 244 'getelementptr' 'word_buffer_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (0.27ns)   --->   "%select_ln50_16 = select i1 %p_Result_18_1, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 245 'select' 'select_ln50_16' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.59ns)   --->   "%store_ln324 = store i2 %select_ln50_16, i8 %word_buffer_V_addr_20" [Accel.cpp:324]   --->   Operation 246 'store' 'store_ln324' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_11 : Operation 247 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_16, i8 %word_buffer_V_addr_21" [Accel.cpp:320]   --->   Operation 247 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 12 <SV = 11> <Delay = 0.87>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln320_15 = or i8 %add_ln320_5, i8 2" [Accel.cpp:320]   --->   Operation 248 'or' 'or_ln320_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln320_20 = zext i8 %or_ln320_15" [Accel.cpp:320]   --->   Operation 249 'zext' 'zext_ln320_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_22 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_20" [Accel.cpp:320]   --->   Operation 250 'getelementptr' 'word_buffer_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln320_16 = or i8 %add_ln320_5, i8 3" [Accel.cpp:320]   --->   Operation 251 'or' 'or_ln320_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln320_21 = zext i8 %or_ln320_16" [Accel.cpp:320]   --->   Operation 252 'zext' 'zext_ln320_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_23 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_21" [Accel.cpp:320]   --->   Operation 253 'getelementptr' 'word_buffer_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.27ns)   --->   "%select_ln50_17 = select i1 %p_Result_9_2_1, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 254 'select' 'select_ln50_17' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 255 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_17, i8 %word_buffer_V_addr_22" [Accel.cpp:320]   --->   Operation 255 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_12 : Operation 256 [1/1] (0.27ns)   --->   "%select_ln50_18 = select i1 %p_Result_9_2_2, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 256 'select' 'select_ln50_18' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 257 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_18, i8 %word_buffer_V_addr_23" [Accel.cpp:320]   --->   Operation 257 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 13 <SV = 12> <Delay = 1.29>
ST_13 : Operation 258 [1/1] (0.70ns)   --->   "%add_ln320_6 = add i8 %add_ln320_5, i8 4" [Accel.cpp:320]   --->   Operation 258 'add' 'add_ln320_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln320_22 = zext i8 %add_ln320_6" [Accel.cpp:320]   --->   Operation 259 'zext' 'zext_ln320_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_24 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_22" [Accel.cpp:320]   --->   Operation 260 'getelementptr' 'word_buffer_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 261 [1/1] (0.70ns)   --->   "%add_ln320_7 = add i8 %add_ln320_5, i8 5" [Accel.cpp:320]   --->   Operation 261 'add' 'add_ln320_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln320_23 = zext i8 %add_ln320_7" [Accel.cpp:320]   --->   Operation 262 'zext' 'zext_ln320_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 263 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_25 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_23" [Accel.cpp:320]   --->   Operation 263 'getelementptr' 'word_buffer_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 264 [1/1] (0.27ns)   --->   "%select_ln50_19 = select i1 %p_Result_9_2_3, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 264 'select' 'select_ln50_19' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 265 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_19, i8 %word_buffer_V_addr_24" [Accel.cpp:320]   --->   Operation 265 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_13 : Operation 266 [1/1] (0.27ns)   --->   "%select_ln50_20 = select i1 %p_Result_9_2_4, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 266 'select' 'select_ln50_20' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 267 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_20, i8 %word_buffer_V_addr_25" [Accel.cpp:320]   --->   Operation 267 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 14 <SV = 13> <Delay = 1.29>
ST_14 : Operation 268 [1/1] (0.70ns)   --->   "%add_ln320_8 = add i8 %add_ln320_5, i8 6" [Accel.cpp:320]   --->   Operation 268 'add' 'add_ln320_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln320_24 = zext i8 %add_ln320_8" [Accel.cpp:320]   --->   Operation 269 'zext' 'zext_ln320_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_26 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_24" [Accel.cpp:320]   --->   Operation 270 'getelementptr' 'word_buffer_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.70ns)   --->   "%add_ln320_9 = add i8 %add_ln320_5, i8 7" [Accel.cpp:320]   --->   Operation 271 'add' 'add_ln320_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln320_25 = zext i8 %add_ln320_9" [Accel.cpp:320]   --->   Operation 272 'zext' 'zext_ln320_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_27 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_25" [Accel.cpp:320]   --->   Operation 273 'getelementptr' 'word_buffer_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.27ns)   --->   "%select_ln50_21 = select i1 %p_Result_9_2_5, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 274 'select' 'select_ln50_21' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 275 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_21, i8 %word_buffer_V_addr_26" [Accel.cpp:320]   --->   Operation 275 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_14 : Operation 276 [1/1] (0.27ns)   --->   "%select_ln50_22 = select i1 %p_Result_9_2_6, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 276 'select' 'select_ln50_22' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 277 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_22, i8 %word_buffer_V_addr_27" [Accel.cpp:320]   --->   Operation 277 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 15 <SV = 14> <Delay = 0.87>
ST_15 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln320_18 = zext i8 %add_ln320_5" [Accel.cpp:320]   --->   Operation 278 'zext' 'zext_ln320_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "%or_ln320_17 = or i8 %add_ln320_5, i8 8" [Accel.cpp:320]   --->   Operation 279 'or' 'or_ln320_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln320_26 = zext i8 %or_ln320_17" [Accel.cpp:320]   --->   Operation 280 'zext' 'zext_ln320_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_28 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_26" [Accel.cpp:320]   --->   Operation 281 'getelementptr' 'word_buffer_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_29 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_18" [Accel.cpp:322]   --->   Operation 282 'getelementptr' 'word_buffer_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 283 [1/1] (0.27ns)   --->   "%select_ln50_23 = select i1 %p_Result_9_2_7, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 283 'select' 'select_ln50_23' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 284 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_23, i8 %word_buffer_V_addr_28" [Accel.cpp:320]   --->   Operation 284 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_15 : Operation 285 [1/1] (0.59ns)   --->   "%store_ln322 = store i2 %select_ln50_15, i8 %word_buffer_V_addr_29" [Accel.cpp:322]   --->   Operation 285 'store' 'store_ln322' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 16 <SV = 15> <Delay = 1.29>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%or_ln324_1 = or i8 %add_ln320_5, i8 9" [Accel.cpp:324]   --->   Operation 286 'or' 'or_ln324_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln324_2 = zext i8 %or_ln324_1" [Accel.cpp:324]   --->   Operation 287 'zext' 'zext_ln324_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 288 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_30 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln324_2" [Accel.cpp:324]   --->   Operation 288 'getelementptr' 'word_buffer_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 289 [1/1] (0.00ns)   --->   "%or_ln320_18 = or i5 %tmp_118, i5 3" [Accel.cpp:320]   --->   Operation 289 'or' 'or_ln320_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %or_ln320_18, i3 0" [Accel.cpp:320]   --->   Operation 290 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1, i1 0, i5 %or_ln320_18, i1 0" [Accel.cpp:320]   --->   Operation 291 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln320_27 = zext i7 %p_shl7" [Accel.cpp:320]   --->   Operation 292 'zext' 'zext_ln320_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 293 [1/1] (0.70ns)   --->   "%add_ln320_10 = add i8 %p_shl6, i8 %zext_ln320_27" [Accel.cpp:320]   --->   Operation 293 'add' 'add_ln320_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%or_ln320_19 = or i8 %add_ln320_10, i8 1" [Accel.cpp:320]   --->   Operation 294 'or' 'or_ln320_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln320_29 = zext i8 %or_ln320_19" [Accel.cpp:320]   --->   Operation 295 'zext' 'zext_ln320_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_31 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_29" [Accel.cpp:320]   --->   Operation 296 'getelementptr' 'word_buffer_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 297 [1/1] (0.27ns)   --->   "%select_ln50_24 = select i1 %p_Result_18_2, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 297 'select' 'select_ln50_24' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 298 [1/1] (0.59ns)   --->   "%store_ln324 = store i2 %select_ln50_24, i8 %word_buffer_V_addr_30" [Accel.cpp:324]   --->   Operation 298 'store' 'store_ln324' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_16 : Operation 299 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_24, i8 %word_buffer_V_addr_31" [Accel.cpp:320]   --->   Operation 299 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 17 <SV = 16> <Delay = 1.29>
ST_17 : Operation 300 [1/1] (0.70ns)   --->   "%add_ln320_11 = add i8 %add_ln320_10, i8 2" [Accel.cpp:320]   --->   Operation 300 'add' 'add_ln320_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln320_30 = zext i8 %add_ln320_11" [Accel.cpp:320]   --->   Operation 301 'zext' 'zext_ln320_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_32 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_30" [Accel.cpp:320]   --->   Operation 302 'getelementptr' 'word_buffer_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 303 [1/1] (0.70ns)   --->   "%add_ln320_12 = add i8 %add_ln320_10, i8 3" [Accel.cpp:320]   --->   Operation 303 'add' 'add_ln320_12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln320_31 = zext i8 %add_ln320_12" [Accel.cpp:320]   --->   Operation 304 'zext' 'zext_ln320_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 305 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_33 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_31" [Accel.cpp:320]   --->   Operation 305 'getelementptr' 'word_buffer_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 306 [1/1] (0.27ns)   --->   "%select_ln50_25 = select i1 %p_Result_9_3_1, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 306 'select' 'select_ln50_25' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 307 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_25, i8 %word_buffer_V_addr_32" [Accel.cpp:320]   --->   Operation 307 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_17 : Operation 308 [1/1] (0.27ns)   --->   "%select_ln50_26 = select i1 %p_Result_9_3_2, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 308 'select' 'select_ln50_26' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 309 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_26, i8 %word_buffer_V_addr_33" [Accel.cpp:320]   --->   Operation 309 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 310 [1/1] (0.70ns)   --->   "%add_ln320_13 = add i8 %add_ln320_10, i8 4" [Accel.cpp:320]   --->   Operation 310 'add' 'add_ln320_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln320_32 = zext i8 %add_ln320_13" [Accel.cpp:320]   --->   Operation 311 'zext' 'zext_ln320_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 312 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_34 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_32" [Accel.cpp:320]   --->   Operation 312 'getelementptr' 'word_buffer_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 313 [1/1] (0.70ns)   --->   "%add_ln320_14 = add i8 %add_ln320_10, i8 5" [Accel.cpp:320]   --->   Operation 313 'add' 'add_ln320_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln320_33 = zext i8 %add_ln320_14" [Accel.cpp:320]   --->   Operation 314 'zext' 'zext_ln320_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 315 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_35 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_33" [Accel.cpp:320]   --->   Operation 315 'getelementptr' 'word_buffer_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 316 [1/1] (0.27ns)   --->   "%select_ln50_27 = select i1 %p_Result_9_3_3, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 316 'select' 'select_ln50_27' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 317 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_27, i8 %word_buffer_V_addr_34" [Accel.cpp:320]   --->   Operation 317 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_18 : Operation 318 [1/1] (0.27ns)   --->   "%select_ln50_28 = select i1 %p_Result_9_3_4, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 318 'select' 'select_ln50_28' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 319 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_28, i8 %word_buffer_V_addr_35" [Accel.cpp:320]   --->   Operation 319 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 19 <SV = 18> <Delay = 1.29>
ST_19 : Operation 320 [1/1] (0.70ns)   --->   "%add_ln320_15 = add i8 %add_ln320_10, i8 6" [Accel.cpp:320]   --->   Operation 320 'add' 'add_ln320_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln320_34 = zext i8 %add_ln320_15" [Accel.cpp:320]   --->   Operation 321 'zext' 'zext_ln320_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_36 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_34" [Accel.cpp:320]   --->   Operation 322 'getelementptr' 'word_buffer_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 323 [1/1] (0.70ns)   --->   "%add_ln320_16 = add i8 %add_ln320_10, i8 7" [Accel.cpp:320]   --->   Operation 323 'add' 'add_ln320_16' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln320_35 = zext i8 %add_ln320_16" [Accel.cpp:320]   --->   Operation 324 'zext' 'zext_ln320_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 325 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_37 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_35" [Accel.cpp:320]   --->   Operation 325 'getelementptr' 'word_buffer_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 326 [1/1] (0.27ns)   --->   "%select_ln50_29 = select i1 %p_Result_9_3_5, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 326 'select' 'select_ln50_29' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 327 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_29, i8 %word_buffer_V_addr_36" [Accel.cpp:320]   --->   Operation 327 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_19 : Operation 328 [1/1] (0.27ns)   --->   "%select_ln50_30 = select i1 %p_Result_9_3_6, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 328 'select' 'select_ln50_30' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 329 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_30, i8 %word_buffer_V_addr_37" [Accel.cpp:320]   --->   Operation 329 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 20 <SV = 19> <Delay = 1.29>
ST_20 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln320_28 = zext i8 %add_ln320_10" [Accel.cpp:320]   --->   Operation 330 'zext' 'zext_ln320_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 331 [1/1] (0.70ns)   --->   "%add_ln320_17 = add i8 %add_ln320_10, i8 8" [Accel.cpp:320]   --->   Operation 331 'add' 'add_ln320_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln320_36 = zext i8 %add_ln320_17" [Accel.cpp:320]   --->   Operation 332 'zext' 'zext_ln320_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 333 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_38 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_36" [Accel.cpp:320]   --->   Operation 333 'getelementptr' 'word_buffer_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_39 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_28" [Accel.cpp:322]   --->   Operation 334 'getelementptr' 'word_buffer_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 335 [1/1] (0.27ns)   --->   "%select_ln50_31 = select i1 %p_Result_9_3_7, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 335 'select' 'select_ln50_31' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 336 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_31, i8 %word_buffer_V_addr_38" [Accel.cpp:320]   --->   Operation 336 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_20 : Operation 337 [1/1] (0.59ns)   --->   "%store_ln322 = store i2 %select_ln50_23, i8 %word_buffer_V_addr_39" [Accel.cpp:322]   --->   Operation 337 'store' 'store_ln322' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 21 <SV = 20> <Delay = 1.29>
ST_21 : Operation 338 [1/1] (0.70ns)   --->   "%add_ln324_1 = add i8 %add_ln320_10, i8 9" [Accel.cpp:324]   --->   Operation 338 'add' 'add_ln324_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln324_3 = zext i8 %add_ln324_1" [Accel.cpp:324]   --->   Operation 339 'zext' 'zext_ln324_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 340 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_40 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln324_3" [Accel.cpp:324]   --->   Operation 340 'getelementptr' 'word_buffer_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln320_20 = or i5 %tmp_118, i5 4" [Accel.cpp:320]   --->   Operation 341 'or' 'or_ln320_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 342 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %or_ln320_20, i3 0" [Accel.cpp:320]   --->   Operation 342 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 343 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1, i1 0, i5 %or_ln320_20, i1 0" [Accel.cpp:320]   --->   Operation 343 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln320_37 = zext i7 %p_shl9" [Accel.cpp:320]   --->   Operation 344 'zext' 'zext_ln320_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 345 [1/1] (0.70ns)   --->   "%add_ln320_18 = add i8 %p_shl8, i8 %zext_ln320_37" [Accel.cpp:320]   --->   Operation 345 'add' 'add_ln320_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 346 [1/1] (0.00ns)   --->   "%or_ln320_21 = or i8 %add_ln320_18, i8 1" [Accel.cpp:320]   --->   Operation 346 'or' 'or_ln320_21' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln320_39 = zext i8 %or_ln320_21" [Accel.cpp:320]   --->   Operation 347 'zext' 'zext_ln320_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 348 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_41 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_39" [Accel.cpp:320]   --->   Operation 348 'getelementptr' 'word_buffer_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 349 [1/1] (0.27ns)   --->   "%select_ln50_32 = select i1 %p_Result_18_3, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 349 'select' 'select_ln50_32' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 350 [1/1] (0.59ns)   --->   "%store_ln324 = store i2 %select_ln50_32, i8 %word_buffer_V_addr_40" [Accel.cpp:324]   --->   Operation 350 'store' 'store_ln324' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_21 : Operation 351 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_32, i8 %word_buffer_V_addr_41" [Accel.cpp:320]   --->   Operation 351 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 22 <SV = 21> <Delay = 0.87>
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%or_ln320_22 = or i8 %add_ln320_18, i8 2" [Accel.cpp:320]   --->   Operation 352 'or' 'or_ln320_22' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln320_40 = zext i8 %or_ln320_22" [Accel.cpp:320]   --->   Operation 353 'zext' 'zext_ln320_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_42 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_40" [Accel.cpp:320]   --->   Operation 354 'getelementptr' 'word_buffer_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 355 [1/1] (0.00ns)   --->   "%or_ln320_23 = or i8 %add_ln320_18, i8 3" [Accel.cpp:320]   --->   Operation 355 'or' 'or_ln320_23' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln320_41 = zext i8 %or_ln320_23" [Accel.cpp:320]   --->   Operation 356 'zext' 'zext_ln320_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 357 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_43 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_41" [Accel.cpp:320]   --->   Operation 357 'getelementptr' 'word_buffer_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 358 [1/1] (0.27ns)   --->   "%select_ln50_33 = select i1 %p_Result_9_4_1, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 358 'select' 'select_ln50_33' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 359 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_33, i8 %word_buffer_V_addr_42" [Accel.cpp:320]   --->   Operation 359 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_22 : Operation 360 [1/1] (0.27ns)   --->   "%select_ln50_34 = select i1 %p_Result_9_4_2, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 360 'select' 'select_ln50_34' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 361 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_34, i8 %word_buffer_V_addr_43" [Accel.cpp:320]   --->   Operation 361 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 23 <SV = 22> <Delay = 0.87>
ST_23 : Operation 362 [1/1] (0.00ns)   --->   "%or_ln320_24 = or i8 %add_ln320_18, i8 4" [Accel.cpp:320]   --->   Operation 362 'or' 'or_ln320_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln320_42 = zext i8 %or_ln320_24" [Accel.cpp:320]   --->   Operation 363 'zext' 'zext_ln320_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 364 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_44 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_42" [Accel.cpp:320]   --->   Operation 364 'getelementptr' 'word_buffer_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 365 [1/1] (0.00ns)   --->   "%or_ln320_25 = or i8 %add_ln320_18, i8 5" [Accel.cpp:320]   --->   Operation 365 'or' 'or_ln320_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln320_43 = zext i8 %or_ln320_25" [Accel.cpp:320]   --->   Operation 366 'zext' 'zext_ln320_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 367 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_45 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_43" [Accel.cpp:320]   --->   Operation 367 'getelementptr' 'word_buffer_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 368 [1/1] (0.27ns)   --->   "%select_ln50_35 = select i1 %p_Result_9_4_3, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 368 'select' 'select_ln50_35' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 369 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_35, i8 %word_buffer_V_addr_44" [Accel.cpp:320]   --->   Operation 369 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_23 : Operation 370 [1/1] (0.27ns)   --->   "%select_ln50_36 = select i1 %p_Result_9_4_4, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 370 'select' 'select_ln50_36' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 371 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_36, i8 %word_buffer_V_addr_45" [Accel.cpp:320]   --->   Operation 371 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 24 <SV = 23> <Delay = 0.87>
ST_24 : Operation 372 [1/1] (0.00ns)   --->   "%or_ln320_26 = or i8 %add_ln320_18, i8 6" [Accel.cpp:320]   --->   Operation 372 'or' 'or_ln320_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln320_44 = zext i8 %or_ln320_26" [Accel.cpp:320]   --->   Operation 373 'zext' 'zext_ln320_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 374 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_46 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_44" [Accel.cpp:320]   --->   Operation 374 'getelementptr' 'word_buffer_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 375 [1/1] (0.00ns)   --->   "%or_ln320_27 = or i8 %add_ln320_18, i8 7" [Accel.cpp:320]   --->   Operation 375 'or' 'or_ln320_27' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln320_45 = zext i8 %or_ln320_27" [Accel.cpp:320]   --->   Operation 376 'zext' 'zext_ln320_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 377 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_47 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_45" [Accel.cpp:320]   --->   Operation 377 'getelementptr' 'word_buffer_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 378 [1/1] (0.27ns)   --->   "%select_ln50_37 = select i1 %p_Result_9_4_5, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 378 'select' 'select_ln50_37' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 379 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_37, i8 %word_buffer_V_addr_46" [Accel.cpp:320]   --->   Operation 379 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_24 : Operation 380 [1/1] (0.27ns)   --->   "%select_ln50_38 = select i1 %p_Result_9_4_6, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 380 'select' 'select_ln50_38' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 381 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_38, i8 %word_buffer_V_addr_47" [Accel.cpp:320]   --->   Operation 381 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 25 <SV = 24> <Delay = 1.29>
ST_25 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln320_38 = zext i8 %add_ln320_18" [Accel.cpp:320]   --->   Operation 382 'zext' 'zext_ln320_38' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 383 [1/1] (0.70ns)   --->   "%add_ln320_19 = add i8 %add_ln320_18, i8 8" [Accel.cpp:320]   --->   Operation 383 'add' 'add_ln320_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln320_46 = zext i8 %add_ln320_19" [Accel.cpp:320]   --->   Operation 384 'zext' 'zext_ln320_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 385 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_48 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_46" [Accel.cpp:320]   --->   Operation 385 'getelementptr' 'word_buffer_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 386 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_49 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_38" [Accel.cpp:322]   --->   Operation 386 'getelementptr' 'word_buffer_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 387 [1/1] (0.27ns)   --->   "%select_ln50_39 = select i1 %p_Result_9_4_7, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 387 'select' 'select_ln50_39' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 388 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_39, i8 %word_buffer_V_addr_48" [Accel.cpp:320]   --->   Operation 388 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_25 : Operation 389 [1/1] (0.59ns)   --->   "%store_ln322 = store i2 %select_ln50_31, i8 %word_buffer_V_addr_49" [Accel.cpp:322]   --->   Operation 389 'store' 'store_ln322' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 26 <SV = 25> <Delay = 1.29>
ST_26 : Operation 390 [1/1] (0.70ns)   --->   "%add_ln324_2 = add i8 %add_ln320_18, i8 9" [Accel.cpp:324]   --->   Operation 390 'add' 'add_ln324_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln324_4 = zext i8 %add_ln324_2" [Accel.cpp:324]   --->   Operation 391 'zext' 'zext_ln324_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 392 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_50 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln324_4" [Accel.cpp:324]   --->   Operation 392 'getelementptr' 'word_buffer_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 393 [1/1] (0.00ns)   --->   "%or_ln320_28 = or i5 %tmp_118, i5 5" [Accel.cpp:320]   --->   Operation 393 'or' 'or_ln320_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 394 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %or_ln320_28, i3 0" [Accel.cpp:320]   --->   Operation 394 'bitconcatenate' 'p_shl10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 395 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1, i1 0, i5 %or_ln320_28, i1 0" [Accel.cpp:320]   --->   Operation 395 'bitconcatenate' 'p_shl11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln320_47 = zext i7 %p_shl11" [Accel.cpp:320]   --->   Operation 396 'zext' 'zext_ln320_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 397 [1/1] (0.70ns)   --->   "%add_ln320_20 = add i8 %p_shl10, i8 %zext_ln320_47" [Accel.cpp:320]   --->   Operation 397 'add' 'add_ln320_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 398 [1/1] (0.00ns)   --->   "%or_ln320_29 = or i8 %add_ln320_20, i8 1" [Accel.cpp:320]   --->   Operation 398 'or' 'or_ln320_29' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln320_49 = zext i8 %or_ln320_29" [Accel.cpp:320]   --->   Operation 399 'zext' 'zext_ln320_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 400 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_51 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_49" [Accel.cpp:320]   --->   Operation 400 'getelementptr' 'word_buffer_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 401 [1/1] (0.27ns)   --->   "%select_ln50_40 = select i1 %p_Result_18_4, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 401 'select' 'select_ln50_40' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 402 [1/1] (0.59ns)   --->   "%store_ln324 = store i2 %select_ln50_40, i8 %word_buffer_V_addr_50" [Accel.cpp:324]   --->   Operation 402 'store' 'store_ln324' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_26 : Operation 403 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_40, i8 %word_buffer_V_addr_51" [Accel.cpp:320]   --->   Operation 403 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 27 <SV = 26> <Delay = 1.29>
ST_27 : Operation 404 [1/1] (0.70ns)   --->   "%add_ln320_21 = add i8 %add_ln320_20, i8 2" [Accel.cpp:320]   --->   Operation 404 'add' 'add_ln320_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln320_50 = zext i8 %add_ln320_21" [Accel.cpp:320]   --->   Operation 405 'zext' 'zext_ln320_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 406 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_52 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_50" [Accel.cpp:320]   --->   Operation 406 'getelementptr' 'word_buffer_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 407 [1/1] (0.70ns)   --->   "%add_ln320_22 = add i8 %add_ln320_20, i8 3" [Accel.cpp:320]   --->   Operation 407 'add' 'add_ln320_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln320_51 = zext i8 %add_ln320_22" [Accel.cpp:320]   --->   Operation 408 'zext' 'zext_ln320_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 409 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_53 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_51" [Accel.cpp:320]   --->   Operation 409 'getelementptr' 'word_buffer_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 410 [1/1] (0.27ns)   --->   "%select_ln50_41 = select i1 %p_Result_9_5_1, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 410 'select' 'select_ln50_41' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 411 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_41, i8 %word_buffer_V_addr_52" [Accel.cpp:320]   --->   Operation 411 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_27 : Operation 412 [1/1] (0.27ns)   --->   "%select_ln50_42 = select i1 %p_Result_9_5_2, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 412 'select' 'select_ln50_42' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 413 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_42, i8 %word_buffer_V_addr_53" [Accel.cpp:320]   --->   Operation 413 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 28 <SV = 27> <Delay = 0.87>
ST_28 : Operation 414 [1/1] (0.00ns)   --->   "%or_ln320_30 = or i8 %add_ln320_20, i8 4" [Accel.cpp:320]   --->   Operation 414 'or' 'or_ln320_30' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln320_52 = zext i8 %or_ln320_30" [Accel.cpp:320]   --->   Operation 415 'zext' 'zext_ln320_52' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 416 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_54 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_52" [Accel.cpp:320]   --->   Operation 416 'getelementptr' 'word_buffer_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 417 [1/1] (0.00ns)   --->   "%or_ln320_31 = or i8 %add_ln320_20, i8 5" [Accel.cpp:320]   --->   Operation 417 'or' 'or_ln320_31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln320_53 = zext i8 %or_ln320_31" [Accel.cpp:320]   --->   Operation 418 'zext' 'zext_ln320_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 419 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_55 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_53" [Accel.cpp:320]   --->   Operation 419 'getelementptr' 'word_buffer_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 420 [1/1] (0.27ns)   --->   "%select_ln50_43 = select i1 %p_Result_9_5_3, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 420 'select' 'select_ln50_43' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 421 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_43, i8 %word_buffer_V_addr_54" [Accel.cpp:320]   --->   Operation 421 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_28 : Operation 422 [1/1] (0.27ns)   --->   "%select_ln50_44 = select i1 %p_Result_9_5_4, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 422 'select' 'select_ln50_44' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 423 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_44, i8 %word_buffer_V_addr_55" [Accel.cpp:320]   --->   Operation 423 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 29 <SV = 28> <Delay = 1.29>
ST_29 : Operation 424 [1/1] (0.70ns)   --->   "%add_ln320_23 = add i8 %add_ln320_20, i8 6" [Accel.cpp:320]   --->   Operation 424 'add' 'add_ln320_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln320_54 = zext i8 %add_ln320_23" [Accel.cpp:320]   --->   Operation 425 'zext' 'zext_ln320_54' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 426 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_56 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_54" [Accel.cpp:320]   --->   Operation 426 'getelementptr' 'word_buffer_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 427 [1/1] (0.70ns)   --->   "%add_ln320_24 = add i8 %add_ln320_20, i8 7" [Accel.cpp:320]   --->   Operation 427 'add' 'add_ln320_24' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln320_55 = zext i8 %add_ln320_24" [Accel.cpp:320]   --->   Operation 428 'zext' 'zext_ln320_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 429 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_57 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_55" [Accel.cpp:320]   --->   Operation 429 'getelementptr' 'word_buffer_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 430 [1/1] (0.27ns)   --->   "%select_ln50_45 = select i1 %p_Result_9_5_5, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 430 'select' 'select_ln50_45' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 431 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_45, i8 %word_buffer_V_addr_56" [Accel.cpp:320]   --->   Operation 431 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_29 : Operation 432 [1/1] (0.27ns)   --->   "%select_ln50_46 = select i1 %p_Result_9_5_6, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 432 'select' 'select_ln50_46' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 433 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_46, i8 %word_buffer_V_addr_57" [Accel.cpp:320]   --->   Operation 433 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 30 <SV = 29> <Delay = 1.29>
ST_30 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln320_48 = zext i8 %add_ln320_20" [Accel.cpp:320]   --->   Operation 434 'zext' 'zext_ln320_48' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 435 [1/1] (0.70ns)   --->   "%add_ln320_25 = add i8 %add_ln320_20, i8 8" [Accel.cpp:320]   --->   Operation 435 'add' 'add_ln320_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln320_56 = zext i8 %add_ln320_25" [Accel.cpp:320]   --->   Operation 436 'zext' 'zext_ln320_56' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 437 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_58 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_56" [Accel.cpp:320]   --->   Operation 437 'getelementptr' 'word_buffer_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 438 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_59 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_48" [Accel.cpp:322]   --->   Operation 438 'getelementptr' 'word_buffer_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 439 [1/1] (0.27ns)   --->   "%select_ln50_47 = select i1 %p_Result_9_5_7, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 439 'select' 'select_ln50_47' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 440 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_47, i8 %word_buffer_V_addr_58" [Accel.cpp:320]   --->   Operation 440 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_30 : Operation 441 [1/1] (0.59ns)   --->   "%store_ln322 = store i2 %select_ln50_39, i8 %word_buffer_V_addr_59" [Accel.cpp:322]   --->   Operation 441 'store' 'store_ln322' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 31 <SV = 30> <Delay = 1.29>
ST_31 : Operation 442 [1/1] (0.70ns)   --->   "%add_ln324_3 = add i8 %add_ln320_20, i8 9" [Accel.cpp:324]   --->   Operation 442 'add' 'add_ln324_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln324_5 = zext i8 %add_ln324_3" [Accel.cpp:324]   --->   Operation 443 'zext' 'zext_ln324_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 444 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_60 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln324_5" [Accel.cpp:324]   --->   Operation 444 'getelementptr' 'word_buffer_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 445 [1/1] (0.00ns)   --->   "%or_ln320_32 = or i5 %tmp_118, i5 6" [Accel.cpp:320]   --->   Operation 445 'or' 'or_ln320_32' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 446 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %or_ln320_32, i3 0" [Accel.cpp:320]   --->   Operation 446 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 447 [1/1] (0.00ns)   --->   "%p_shl12 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i5.i1, i1 0, i5 %or_ln320_32, i1 0" [Accel.cpp:320]   --->   Operation 447 'bitconcatenate' 'p_shl12' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln320_57 = zext i7 %p_shl12" [Accel.cpp:320]   --->   Operation 448 'zext' 'zext_ln320_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 449 [1/1] (0.70ns)   --->   "%add_ln320_26 = add i8 %p_shl, i8 %zext_ln320_57" [Accel.cpp:320]   --->   Operation 449 'add' 'add_ln320_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 450 [1/1] (0.00ns)   --->   "%or_ln320_33 = or i8 %add_ln320_26, i8 1" [Accel.cpp:320]   --->   Operation 450 'or' 'or_ln320_33' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln320_59 = zext i8 %or_ln320_33" [Accel.cpp:320]   --->   Operation 451 'zext' 'zext_ln320_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 452 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_61 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_59" [Accel.cpp:320]   --->   Operation 452 'getelementptr' 'word_buffer_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 453 [1/1] (0.27ns)   --->   "%select_ln50_48 = select i1 %p_Result_18_5, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 453 'select' 'select_ln50_48' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 454 [1/1] (0.59ns)   --->   "%store_ln324 = store i2 %select_ln50_48, i8 %word_buffer_V_addr_60" [Accel.cpp:324]   --->   Operation 454 'store' 'store_ln324' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_31 : Operation 455 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_48, i8 %word_buffer_V_addr_61" [Accel.cpp:320]   --->   Operation 455 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 32 <SV = 31> <Delay = 0.87>
ST_32 : Operation 456 [1/1] (0.00ns)   --->   "%or_ln320_34 = or i8 %add_ln320_26, i8 2" [Accel.cpp:320]   --->   Operation 456 'or' 'or_ln320_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln320_60 = zext i8 %or_ln320_34" [Accel.cpp:320]   --->   Operation 457 'zext' 'zext_ln320_60' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 458 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_62 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_60" [Accel.cpp:320]   --->   Operation 458 'getelementptr' 'word_buffer_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 459 [1/1] (0.00ns)   --->   "%or_ln320_35 = or i8 %add_ln320_26, i8 3" [Accel.cpp:320]   --->   Operation 459 'or' 'or_ln320_35' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln320_61 = zext i8 %or_ln320_35" [Accel.cpp:320]   --->   Operation 460 'zext' 'zext_ln320_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 461 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_63 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_61" [Accel.cpp:320]   --->   Operation 461 'getelementptr' 'word_buffer_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 462 [1/1] (0.27ns)   --->   "%select_ln50_49 = select i1 %p_Result_9_6_1, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 462 'select' 'select_ln50_49' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 463 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_49, i8 %word_buffer_V_addr_62" [Accel.cpp:320]   --->   Operation 463 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_32 : Operation 464 [1/1] (0.27ns)   --->   "%select_ln50_50 = select i1 %p_Result_9_6_2, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 464 'select' 'select_ln50_50' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 465 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_50, i8 %word_buffer_V_addr_63" [Accel.cpp:320]   --->   Operation 465 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 33 <SV = 32> <Delay = 1.29>
ST_33 : Operation 466 [1/1] (0.70ns)   --->   "%add_ln320_27 = add i8 %add_ln320_26, i8 4" [Accel.cpp:320]   --->   Operation 466 'add' 'add_ln320_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln320_62 = zext i8 %add_ln320_27" [Accel.cpp:320]   --->   Operation 467 'zext' 'zext_ln320_62' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 468 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_64 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_62" [Accel.cpp:320]   --->   Operation 468 'getelementptr' 'word_buffer_V_addr_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 469 [1/1] (0.70ns)   --->   "%add_ln320_28 = add i8 %add_ln320_26, i8 5" [Accel.cpp:320]   --->   Operation 469 'add' 'add_ln320_28' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln320_63 = zext i8 %add_ln320_28" [Accel.cpp:320]   --->   Operation 470 'zext' 'zext_ln320_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 471 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_65 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_63" [Accel.cpp:320]   --->   Operation 471 'getelementptr' 'word_buffer_V_addr_65' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 472 [1/1] (0.27ns)   --->   "%select_ln50_51 = select i1 %p_Result_9_6_3, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 472 'select' 'select_ln50_51' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 473 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_51, i8 %word_buffer_V_addr_64" [Accel.cpp:320]   --->   Operation 473 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_33 : Operation 474 [1/1] (0.27ns)   --->   "%select_ln50_52 = select i1 %p_Result_9_6_4, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 474 'select' 'select_ln50_52' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 475 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_52, i8 %word_buffer_V_addr_65" [Accel.cpp:320]   --->   Operation 475 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 34 <SV = 33> <Delay = 1.29>
ST_34 : Operation 476 [1/1] (0.70ns)   --->   "%add_ln320_29 = add i8 %add_ln320_26, i8 6" [Accel.cpp:320]   --->   Operation 476 'add' 'add_ln320_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln320_64 = zext i8 %add_ln320_29" [Accel.cpp:320]   --->   Operation 477 'zext' 'zext_ln320_64' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 478 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_66 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_64" [Accel.cpp:320]   --->   Operation 478 'getelementptr' 'word_buffer_V_addr_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 479 [1/1] (0.70ns)   --->   "%add_ln320_30 = add i8 %add_ln320_26, i8 7" [Accel.cpp:320]   --->   Operation 479 'add' 'add_ln320_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln320_65 = zext i8 %add_ln320_30" [Accel.cpp:320]   --->   Operation 480 'zext' 'zext_ln320_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 481 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_67 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_65" [Accel.cpp:320]   --->   Operation 481 'getelementptr' 'word_buffer_V_addr_67' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 482 [1/1] (0.27ns)   --->   "%select_ln50_53 = select i1 %p_Result_9_6_5, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 482 'select' 'select_ln50_53' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 483 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_53, i8 %word_buffer_V_addr_66" [Accel.cpp:320]   --->   Operation 483 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_34 : Operation 484 [1/1] (0.27ns)   --->   "%select_ln50_54 = select i1 %p_Result_9_6_6, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 484 'select' 'select_ln50_54' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 485 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_54, i8 %word_buffer_V_addr_67" [Accel.cpp:320]   --->   Operation 485 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 35 <SV = 34> <Delay = 1.29>
ST_35 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln320_58 = zext i8 %add_ln320_26" [Accel.cpp:320]   --->   Operation 486 'zext' 'zext_ln320_58' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 487 [1/1] (0.70ns)   --->   "%add_ln320_31 = add i8 %add_ln320_26, i8 8" [Accel.cpp:320]   --->   Operation 487 'add' 'add_ln320_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln320_66 = zext i8 %add_ln320_31" [Accel.cpp:320]   --->   Operation 488 'zext' 'zext_ln320_66' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 489 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_68 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_66" [Accel.cpp:320]   --->   Operation 489 'getelementptr' 'word_buffer_V_addr_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 490 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_69 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_58" [Accel.cpp:322]   --->   Operation 490 'getelementptr' 'word_buffer_V_addr_69' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 491 [1/1] (0.27ns)   --->   "%select_ln50_55 = select i1 %p_Result_9_6_7, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 491 'select' 'select_ln50_55' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 492 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_55, i8 %word_buffer_V_addr_68" [Accel.cpp:320]   --->   Operation 492 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_35 : Operation 493 [1/1] (0.59ns)   --->   "%store_ln322 = store i2 %select_ln50_47, i8 %word_buffer_V_addr_69" [Accel.cpp:322]   --->   Operation 493 'store' 'store_ln322' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 36 <SV = 35> <Delay = 1.29>
ST_36 : Operation 494 [1/1] (0.70ns)   --->   "%add_ln324_4 = add i8 %add_ln320_26, i8 9" [Accel.cpp:324]   --->   Operation 494 'add' 'add_ln324_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln324_6 = zext i8 %add_ln324_4" [Accel.cpp:324]   --->   Operation 495 'zext' 'zext_ln324_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 496 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_70 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln324_6" [Accel.cpp:324]   --->   Operation 496 'getelementptr' 'word_buffer_V_addr_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 497 [1/1] (0.00ns)   --->   "%or_ln320_36 = or i8 %empty_84, i8 1" [Accel.cpp:320]   --->   Operation 497 'or' 'or_ln320_36' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln320_67 = zext i8 %or_ln320_36" [Accel.cpp:320]   --->   Operation 498 'zext' 'zext_ln320_67' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 499 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_71 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_67" [Accel.cpp:320]   --->   Operation 499 'getelementptr' 'word_buffer_V_addr_71' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 500 [1/1] (0.27ns)   --->   "%select_ln50_56 = select i1 %p_Result_18_6, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 500 'select' 'select_ln50_56' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 501 [1/1] (0.59ns)   --->   "%store_ln324 = store i2 %select_ln50_56, i8 %word_buffer_V_addr_70" [Accel.cpp:324]   --->   Operation 501 'store' 'store_ln324' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_36 : Operation 502 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_56, i8 %word_buffer_V_addr_71" [Accel.cpp:320]   --->   Operation 502 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 37 <SV = 36> <Delay = 1.29>
ST_37 : Operation 503 [1/1] (0.70ns)   --->   "%add_ln320_32 = add i8 %empty_84, i8 2" [Accel.cpp:320]   --->   Operation 503 'add' 'add_ln320_32' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln320_68 = zext i8 %add_ln320_32" [Accel.cpp:320]   --->   Operation 504 'zext' 'zext_ln320_68' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 505 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_72 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_68" [Accel.cpp:320]   --->   Operation 505 'getelementptr' 'word_buffer_V_addr_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 506 [1/1] (0.70ns)   --->   "%add_ln320_33 = add i8 %empty_84, i8 3" [Accel.cpp:320]   --->   Operation 506 'add' 'add_ln320_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln320_69 = zext i8 %add_ln320_33" [Accel.cpp:320]   --->   Operation 507 'zext' 'zext_ln320_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 508 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_73 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_69" [Accel.cpp:320]   --->   Operation 508 'getelementptr' 'word_buffer_V_addr_73' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 509 [1/1] (0.27ns)   --->   "%select_ln50_57 = select i1 %p_Result_9_7_1, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 509 'select' 'select_ln50_57' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 510 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_57, i8 %word_buffer_V_addr_72" [Accel.cpp:320]   --->   Operation 510 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_37 : Operation 511 [1/1] (0.27ns)   --->   "%select_ln50_58 = select i1 %p_Result_9_7_2, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 511 'select' 'select_ln50_58' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 512 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_58, i8 %word_buffer_V_addr_73" [Accel.cpp:320]   --->   Operation 512 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 38 <SV = 37> <Delay = 1.29>
ST_38 : Operation 513 [1/1] (0.70ns)   --->   "%add_ln320_34 = add i8 %empty_84, i8 4" [Accel.cpp:320]   --->   Operation 513 'add' 'add_ln320_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln320_70 = zext i8 %add_ln320_34" [Accel.cpp:320]   --->   Operation 514 'zext' 'zext_ln320_70' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 515 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_74 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_70" [Accel.cpp:320]   --->   Operation 515 'getelementptr' 'word_buffer_V_addr_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 516 [1/1] (0.70ns)   --->   "%add_ln320_35 = add i8 %empty_84, i8 5" [Accel.cpp:320]   --->   Operation 516 'add' 'add_ln320_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln320_71 = zext i8 %add_ln320_35" [Accel.cpp:320]   --->   Operation 517 'zext' 'zext_ln320_71' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 518 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_75 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_71" [Accel.cpp:320]   --->   Operation 518 'getelementptr' 'word_buffer_V_addr_75' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 519 [1/1] (0.27ns)   --->   "%select_ln50_59 = select i1 %p_Result_9_7_3, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 519 'select' 'select_ln50_59' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 520 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_59, i8 %word_buffer_V_addr_74" [Accel.cpp:320]   --->   Operation 520 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_38 : Operation 521 [1/1] (0.27ns)   --->   "%select_ln50_60 = select i1 %p_Result_9_7_4, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 521 'select' 'select_ln50_60' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 522 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_60, i8 %word_buffer_V_addr_75" [Accel.cpp:320]   --->   Operation 522 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 39 <SV = 38> <Delay = 1.29>
ST_39 : Operation 523 [1/1] (0.70ns)   --->   "%add_ln320_36 = add i8 %empty_84, i8 6" [Accel.cpp:320]   --->   Operation 523 'add' 'add_ln320_36' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln320_72 = zext i8 %add_ln320_36" [Accel.cpp:320]   --->   Operation 524 'zext' 'zext_ln320_72' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 525 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_76 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_72" [Accel.cpp:320]   --->   Operation 525 'getelementptr' 'word_buffer_V_addr_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 526 [1/1] (0.70ns)   --->   "%add_ln320_37 = add i8 %empty_84, i8 7" [Accel.cpp:320]   --->   Operation 526 'add' 'add_ln320_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln320_73 = zext i8 %add_ln320_37" [Accel.cpp:320]   --->   Operation 527 'zext' 'zext_ln320_73' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 528 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_77 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_73" [Accel.cpp:320]   --->   Operation 528 'getelementptr' 'word_buffer_V_addr_77' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 529 [1/1] (0.27ns)   --->   "%select_ln50_61 = select i1 %p_Result_9_7_5, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 529 'select' 'select_ln50_61' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 530 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_61, i8 %word_buffer_V_addr_76" [Accel.cpp:320]   --->   Operation 530 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_39 : Operation 531 [1/1] (0.27ns)   --->   "%select_ln50_62 = select i1 %p_Result_9_7_6, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 531 'select' 'select_ln50_62' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 532 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_62, i8 %word_buffer_V_addr_77" [Accel.cpp:320]   --->   Operation 532 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>

State 40 <SV = 39> <Delay = 1.29>
ST_40 : Operation 533 [1/1] (0.00ns)   --->   "%p_cast2 = zext i8 %empty_84" [Accel.cpp:317]   --->   Operation 533 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 534 [1/1] (0.70ns)   --->   "%add_ln320_38 = add i8 %empty_84, i8 8" [Accel.cpp:320]   --->   Operation 534 'add' 'add_ln320_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln320_74 = zext i8 %add_ln320_38" [Accel.cpp:320]   --->   Operation 535 'zext' 'zext_ln320_74' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 536 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_78 = getelementptr i2 %word_buffer_V, i64 0, i64 %zext_ln320_74" [Accel.cpp:320]   --->   Operation 536 'getelementptr' 'word_buffer_V_addr_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 537 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_79 = getelementptr i2 %word_buffer_V, i64 0, i64 %p_cast2" [Accel.cpp:322]   --->   Operation 537 'getelementptr' 'word_buffer_V_addr_79' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 538 [1/1] (0.00ns)   --->   "%specloopname_ln316 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [Accel.cpp:316]   --->   Operation 538 'specloopname' 'specloopname_ln316' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 539 [1/1] (0.27ns)   --->   "%select_ln50_63 = select i1 %p_Result_9_7_7, i2 3, i2 1" [Accel.cpp:50]   --->   Operation 539 'select' 'select_ln50_63' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 540 [1/1] (0.59ns)   --->   "%store_ln320 = store i2 %select_ln50_63, i8 %word_buffer_V_addr_78" [Accel.cpp:320]   --->   Operation 540 'store' 'store_ln320' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_40 : Operation 541 [1/1] (0.59ns)   --->   "%store_ln322 = store i2 %select_ln50_55, i8 %word_buffer_V_addr_79" [Accel.cpp:322]   --->   Operation 541 'store' 'store_ln322' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 160> <RAM>
ST_40 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln316 = br void %VITIS_LOOP_318_6" [Accel.cpp:316]   --->   Operation 542 'br' 'br_ln316' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.83ns
The critical path consists of the following:
	'alloca' operation ('m.V') [5]  (0 ns)
	'load' operation ('m.V', Accel.cpp:317) on local variable 'm.V' [11]  (0 ns)
	'add' operation ('add_ln317', Accel.cpp:317) [18]  (0.436 ns)
	'add' operation ('add_ln317_1', Accel.cpp:317) [20]  (0.745 ns)
	'getelementptr' operation ('dmem_V_addr', Accel.cpp:317) [22]  (0 ns)
	'load' operation ('word.V', Accel.cpp:317) on array 'dmem_V' [295]  (1.65 ns)

 <State 2>: 2.52ns
The critical path consists of the following:
	'load' operation ('word.V', Accel.cpp:317) on array 'dmem_V' [295]  (1.65 ns)
	'select' operation ('select_ln50', Accel.cpp:50) [297]  (0.278 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50', Accel.cpp:50 on array 'word_buffer_V' [298]  (0.594 ns)

 <State 3>: 0.872ns
The critical path consists of the following:
	'select' operation ('select_ln50_2', Accel.cpp:50) [303]  (0.278 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_2', Accel.cpp:50 on array 'word_buffer_V' [304]  (0.594 ns)

 <State 4>: 0.872ns
The critical path consists of the following:
	'select' operation ('select_ln50_4', Accel.cpp:50) [309]  (0.278 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_4', Accel.cpp:50 on array 'word_buffer_V' [310]  (0.594 ns)

 <State 5>: 0.872ns
The critical path consists of the following:
	'select' operation ('select_ln50_6', Accel.cpp:50) [315]  (0.278 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_6', Accel.cpp:50 on array 'word_buffer_V' [316]  (0.594 ns)

 <State 6>: 0.872ns
The critical path consists of the following:
	'select' operation ('select_ln50_8', Accel.cpp:50) [322]  (0.278 ns)
	'store' operation ('store_ln324', Accel.cpp:324) of variable 'select_ln50_8', Accel.cpp:50 on array 'word_buffer_V' [323]  (0.594 ns)

 <State 7>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320', Accel.cpp:320) [74]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_12', Accel.cpp:320) [76]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_9', Accel.cpp:50 on array 'word_buffer_V' [327]  (0.594 ns)

 <State 8>: 0.872ns
The critical path consists of the following:
	'select' operation ('select_ln50_11', Accel.cpp:50) [332]  (0.278 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_11', Accel.cpp:50 on array 'word_buffer_V' [333]  (0.594 ns)

 <State 9>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_2', Accel.cpp:320) [86]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_16', Accel.cpp:320) [88]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_13', Accel.cpp:50 on array 'word_buffer_V' [339]  (0.594 ns)

 <State 10>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_4', Accel.cpp:320) [92]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_18', Accel.cpp:320) [94]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_15', Accel.cpp:50 on array 'word_buffer_V' [345]  (0.594 ns)

 <State 11>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln324', Accel.cpp:324) [96]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_20', Accel.cpp:324) [98]  (0 ns)
	'store' operation ('store_ln324', Accel.cpp:324) of variable 'select_ln50_16', Accel.cpp:50 on array 'word_buffer_V' [349]  (0.594 ns)

 <State 12>: 0.872ns
The critical path consists of the following:
	'select' operation ('select_ln50_17', Accel.cpp:50) [352]  (0.278 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_17', Accel.cpp:50 on array 'word_buffer_V' [353]  (0.594 ns)

 <State 13>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_6', Accel.cpp:320) [114]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_24', Accel.cpp:320) [116]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_19', Accel.cpp:50 on array 'word_buffer_V' [359]  (0.594 ns)

 <State 14>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_8', Accel.cpp:320) [120]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_26', Accel.cpp:320) [122]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_21', Accel.cpp:50 on array 'word_buffer_V' [365]  (0.594 ns)

 <State 15>: 0.872ns
The critical path consists of the following:
	'select' operation ('select_ln50_23', Accel.cpp:50) [370]  (0.278 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_23', Accel.cpp:50 on array 'word_buffer_V' [371]  (0.594 ns)

 <State 16>: 1.3ns
The critical path consists of the following:
	'or' operation ('or_ln320_18', Accel.cpp:320) [133]  (0 ns)
	'add' operation ('add_ln320_10', Accel.cpp:320) [137]  (0.705 ns)
	'or' operation ('or_ln320_19', Accel.cpp:320) [139]  (0 ns)
	'getelementptr' operation ('word_buffer_V_addr_31', Accel.cpp:320) [141]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_24', Accel.cpp:50 on array 'word_buffer_V' [376]  (0.594 ns)

 <State 17>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_11', Accel.cpp:320) [142]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_32', Accel.cpp:320) [144]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_25', Accel.cpp:50 on array 'word_buffer_V' [379]  (0.594 ns)

 <State 18>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_13', Accel.cpp:320) [148]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_34', Accel.cpp:320) [150]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_27', Accel.cpp:50 on array 'word_buffer_V' [385]  (0.594 ns)

 <State 19>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_15', Accel.cpp:320) [154]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_36', Accel.cpp:320) [156]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_29', Accel.cpp:50 on array 'word_buffer_V' [391]  (0.594 ns)

 <State 20>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_17', Accel.cpp:320) [160]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_38', Accel.cpp:320) [162]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_31', Accel.cpp:50 on array 'word_buffer_V' [397]  (0.594 ns)

 <State 21>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln324_1', Accel.cpp:324) [164]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_40', Accel.cpp:324) [166]  (0 ns)
	'store' operation ('store_ln324', Accel.cpp:324) of variable 'select_ln50_32', Accel.cpp:50 on array 'word_buffer_V' [401]  (0.594 ns)

 <State 22>: 0.872ns
The critical path consists of the following:
	'select' operation ('select_ln50_33', Accel.cpp:50) [404]  (0.278 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_33', Accel.cpp:50 on array 'word_buffer_V' [405]  (0.594 ns)

 <State 23>: 0.872ns
The critical path consists of the following:
	'select' operation ('select_ln50_35', Accel.cpp:50) [410]  (0.278 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_35', Accel.cpp:50 on array 'word_buffer_V' [411]  (0.594 ns)

 <State 24>: 0.872ns
The critical path consists of the following:
	'select' operation ('select_ln50_37', Accel.cpp:50) [416]  (0.278 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_37', Accel.cpp:50 on array 'word_buffer_V' [417]  (0.594 ns)

 <State 25>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_19', Accel.cpp:320) [194]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_48', Accel.cpp:320) [196]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_39', Accel.cpp:50 on array 'word_buffer_V' [423]  (0.594 ns)

 <State 26>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln324_2', Accel.cpp:324) [198]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_50', Accel.cpp:324) [200]  (0 ns)
	'store' operation ('store_ln324', Accel.cpp:324) of variable 'select_ln50_40', Accel.cpp:50 on array 'word_buffer_V' [427]  (0.594 ns)

 <State 27>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_21', Accel.cpp:320) [210]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_52', Accel.cpp:320) [212]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_41', Accel.cpp:50 on array 'word_buffer_V' [431]  (0.594 ns)

 <State 28>: 0.872ns
The critical path consists of the following:
	'select' operation ('select_ln50_43', Accel.cpp:50) [436]  (0.278 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_43', Accel.cpp:50 on array 'word_buffer_V' [437]  (0.594 ns)

 <State 29>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_23', Accel.cpp:320) [222]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_56', Accel.cpp:320) [224]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_45', Accel.cpp:50 on array 'word_buffer_V' [443]  (0.594 ns)

 <State 30>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_25', Accel.cpp:320) [228]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_58', Accel.cpp:320) [230]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_47', Accel.cpp:50 on array 'word_buffer_V' [449]  (0.594 ns)

 <State 31>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln324_3', Accel.cpp:324) [232]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_60', Accel.cpp:324) [234]  (0 ns)
	'store' operation ('store_ln324', Accel.cpp:324) of variable 'select_ln50_48', Accel.cpp:50 on array 'word_buffer_V' [453]  (0.594 ns)

 <State 32>: 0.872ns
The critical path consists of the following:
	'select' operation ('select_ln50_49', Accel.cpp:50) [456]  (0.278 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_49', Accel.cpp:50 on array 'word_buffer_V' [457]  (0.594 ns)

 <State 33>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_27', Accel.cpp:320) [250]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_64', Accel.cpp:320) [252]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_51', Accel.cpp:50 on array 'word_buffer_V' [463]  (0.594 ns)

 <State 34>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_29', Accel.cpp:320) [256]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_66', Accel.cpp:320) [258]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_53', Accel.cpp:50 on array 'word_buffer_V' [469]  (0.594 ns)

 <State 35>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_31', Accel.cpp:320) [262]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_68', Accel.cpp:320) [264]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_55', Accel.cpp:50 on array 'word_buffer_V' [475]  (0.594 ns)

 <State 36>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln324_4', Accel.cpp:324) [266]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_70', Accel.cpp:324) [268]  (0 ns)
	'store' operation ('store_ln324', Accel.cpp:324) of variable 'select_ln50_56', Accel.cpp:50 on array 'word_buffer_V' [479]  (0.594 ns)

 <State 37>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_32', Accel.cpp:320) [272]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_72', Accel.cpp:320) [274]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_57', Accel.cpp:50 on array 'word_buffer_V' [483]  (0.594 ns)

 <State 38>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_34', Accel.cpp:320) [278]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_74', Accel.cpp:320) [280]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_59', Accel.cpp:50 on array 'word_buffer_V' [489]  (0.594 ns)

 <State 39>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_36', Accel.cpp:320) [284]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_76', Accel.cpp:320) [286]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_61', Accel.cpp:50 on array 'word_buffer_V' [495]  (0.594 ns)

 <State 40>: 1.3ns
The critical path consists of the following:
	'add' operation ('add_ln320_38', Accel.cpp:320) [290]  (0.705 ns)
	'getelementptr' operation ('word_buffer_V_addr_78', Accel.cpp:320) [292]  (0 ns)
	'store' operation ('store_ln320', Accel.cpp:320) of variable 'select_ln50_63', Accel.cpp:50 on array 'word_buffer_V' [501]  (0.594 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
