# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../decoderw_enable.srcs/sources_1/new/decoder_3x8.vhd" \
"../../../../decoderw_enable.srcs/sim_1/new/decoder_3x8_tb.vhd" \

# Do not sort compile order
nosort
