

================================================================
== Vitis HLS Report for 'sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4'
================================================================
* Date:           Fri Nov  8 22:16:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.641 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2317|     2317|  23.170 us|  23.170 us|  2317|  2317|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_3_VITIS_LOOP_41_4  |     2315|     2315|        13|          1|          1|  2304|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.24>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 16 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 17 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten6"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln40 = store i6 1, i6 %y" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 20 'store' 'store_ln40' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln41 = store i6 1, i6 %x" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 21 'store' 'store_ln41' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_43_5"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i12 %indvar_flatten6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 23 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.80ns)   --->   "%icmp_ln40 = icmp_eq  i12 %indvar_flatten6_load, i12 2304" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 24 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.80ns)   --->   "%add_ln40 = add i12 %indvar_flatten6_load, i12 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 25 'add' 'add_ln40' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc83, void %for.body95.preheader.exitStub" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 26 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%x_load = load i6 %x" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 27 'load' 'x_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 28 'load' 'y_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%icmp_ln41 = icmp_eq  i6 %x_load, i6 49" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 29 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i6 1, i6 %x_load" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 30 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%add_ln40_2 = add i6 %y_load, i6 2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 31 'add' 'add_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln4042 = add i6 %y_load, i6 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 32 'add' 'add_ln4042' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i6 %add_ln40_2, i6 %add_ln4042" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 33 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%select_ln40_2 = select i1 %icmp_ln41, i6 %add_ln4042, i6 %y_load" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 34 'select' 'select_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [10/10] (1.33ns)   --->   "%urem_ln40 = urem i6 %select_ln40_2, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 35 'urem' 'urem_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.78ns)   --->   "%add_ln41 = add i6 %select_ln40, i6 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 36 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [10/10] (1.33ns)   --->   "%urem_ln41 = urem i6 %select_ln40, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 37 'urem' 'urem_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i6 %select_ln40_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42]   --->   Operation 38 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.65ns)   --->   "%mul_ln42 = mul i13 %zext_ln42_1, i13 86" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42]   --->   Operation 39 'mul' 'mul_ln42' <Predicate = (!icmp_ln40)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln42, i32 8, i32 12" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42]   --->   Operation 40 'partselect' 'tmp_42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln40 = store i12 %add_ln40, i12 %indvar_flatten6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 41 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln40 = store i6 %select_ln40_2, i6 %y" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 42 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln41 = store i6 %add_ln41, i6 %x" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 43 'store' 'store_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.33>
ST_2 : Operation 44 [9/10] (1.33ns)   --->   "%urem_ln40 = urem i6 %select_ln40_2, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 44 'urem' 'urem_ln40' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [9/10] (1.33ns)   --->   "%urem_ln41 = urem i6 %select_ln40, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 45 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.33>
ST_3 : Operation 46 [8/10] (1.33ns)   --->   "%urem_ln40 = urem i6 %select_ln40_2, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 46 'urem' 'urem_ln40' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [8/10] (1.33ns)   --->   "%urem_ln41 = urem i6 %select_ln40, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 47 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.33>
ST_4 : Operation 48 [7/10] (1.33ns)   --->   "%urem_ln40 = urem i6 %select_ln40_2, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 48 'urem' 'urem_ln40' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [7/10] (1.33ns)   --->   "%urem_ln41 = urem i6 %select_ln40, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 49 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.33>
ST_5 : Operation 50 [6/10] (1.33ns)   --->   "%urem_ln40 = urem i6 %select_ln40_2, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 50 'urem' 'urem_ln40' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [6/10] (1.33ns)   --->   "%urem_ln41 = urem i6 %select_ln40, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 51 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.33>
ST_6 : Operation 52 [5/10] (1.33ns)   --->   "%urem_ln40 = urem i6 %select_ln40_2, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 52 'urem' 'urem_ln40' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [5/10] (1.33ns)   --->   "%urem_ln41 = urem i6 %select_ln40, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 53 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.33>
ST_7 : Operation 54 [4/10] (1.33ns)   --->   "%urem_ln40 = urem i6 %select_ln40_2, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 54 'urem' 'urem_ln40' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [4/10] (1.33ns)   --->   "%urem_ln41 = urem i6 %select_ln40, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 55 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.33>
ST_8 : Operation 56 [3/10] (1.33ns)   --->   "%urem_ln40 = urem i6 %select_ln40_2, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 56 'urem' 'urem_ln40' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [3/10] (1.33ns)   --->   "%urem_ln41 = urem i6 %select_ln40, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 57 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.33>
ST_9 : Operation 58 [2/10] (1.33ns)   --->   "%urem_ln40 = urem i6 %select_ln40_2, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 58 'urem' 'urem_ln40' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [2/10] (1.33ns)   --->   "%urem_ln41 = urem i6 %select_ln40, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 59 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.33>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i6 %select_ln40_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51]   --->   Operation 60 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [3/3] (0.99ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln51 = mul i12 %zext_ln51, i12 50" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51]   --->   Operation 61 'mul' 'mul_ln51' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 62 [1/10] (1.33ns)   --->   "%urem_ln40 = urem i6 %select_ln40_2, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 62 'urem' 'urem_ln40' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i2 %urem_ln40" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 63 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/10] (1.33ns)   --->   "%urem_ln41 = urem i6 %select_ln40, i6 3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 64 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i2 %urem_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 65 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 5.22>
ST_11 : Operation 66 [2/3] (0.99ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln51 = mul i12 %zext_ln51, i12 50" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51]   --->   Operation 66 'mul' 'mul_ln51' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i6 %select_ln40_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 67 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (1.65ns)   --->   "%mul_ln40 = mul i13 %zext_ln40, i13 86" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 68 'mul' 'mul_ln40' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln40, i32 8, i32 12" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 69 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %tmp_32" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 70 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_32, i4 0" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 71 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.77ns)   --->   "%add_ln45_1 = add i9 %tmp_33, i9 %zext_ln45" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 72 'add' 'add_ln45_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.78ns)   --->   "%add_ln40_1 = add i6 %select_ln40_2, i6 63" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40]   --->   Operation 73 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i6 %select_ln40" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 74 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (1.65ns)   --->   "%mul_ln41 = mul i13 %zext_ln41, i13 86" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 75 'mul' 'mul_ln41' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln41, i32 8, i32 12" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 76 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i5 %tmp_34" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 77 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.78ns)   --->   "%add_ln41_1 = add i6 %select_ln40, i6 63" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 78 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i6 %add_ln40_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 79 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (1.65ns)   --->   "%mul_ln45 = mul i13 %zext_ln45_1, i13 86" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 80 'mul' 'mul_ln45' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln45, i32 8, i32 12" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 81 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln45_4 = zext i5 %tmp_35" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 82 'zext' 'zext_ln45_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_35, i4 0" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 83 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.77ns)   --->   "%add_ln45_2 = add i9 %tmp_36, i9 %zext_ln45_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 84 'add' 'add_ln45_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.77ns)   --->   "%add_ln45_3 = add i9 %add_ln45_2, i9 %zext_ln41_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 85 'add' 'add_ln45_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln45_5 = zext i9 %add_ln45_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 86 'zext' 'zext_ln45_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%frame_addr = getelementptr i8 %frame, i64 0, i64 %zext_ln45_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 87 'getelementptr' 'frame_addr' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%frame_1_addr = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 88 'getelementptr' 'frame_1_addr' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%frame_2_addr = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 89 'getelementptr' 'frame_2_addr' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%frame_3_addr = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 90 'getelementptr' 'frame_3_addr' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%frame_4_addr = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 91 'getelementptr' 'frame_4_addr' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%frame_5_addr = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 92 'getelementptr' 'frame_5_addr' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%frame_6_addr = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 93 'getelementptr' 'frame_6_addr' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%frame_7_addr = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 94 'getelementptr' 'frame_7_addr' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%frame_8_addr = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 95 'getelementptr' 'frame_8_addr' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln45_7 = zext i6 %add_ln41_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 96 'zext' 'zext_ln45_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (1.65ns)   --->   "%mul_ln45_1 = mul i13 %zext_ln45_7, i13 86" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 97 'mul' 'mul_ln45_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln45_1, i32 8, i32 12" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 98 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln45_9 = zext i5 %tmp_37" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 99 'zext' 'zext_ln45_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.77ns)   --->   "%add_ln45_4 = add i9 %add_ln45_2, i9 %zext_ln45_9" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 100 'add' 'add_ln45_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln45_10 = zext i9 %add_ln45_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 101 'zext' 'zext_ln45_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%frame_addr_1 = getelementptr i8 %frame, i64 0, i64 %zext_ln45_10" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 102 'getelementptr' 'frame_addr_1' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.77ns)   --->   "%add_ln45_5 = add i9 %add_ln45_1, i9 %zext_ln45_9" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 103 'add' 'add_ln45_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln45_11 = zext i9 %add_ln45_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 104 'zext' 'zext_ln45_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%frame_addr_2 = getelementptr i8 %frame, i64 0, i64 %zext_ln45_11" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 105 'getelementptr' 'frame_addr_2' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%frame_1_addr_1 = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_10" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 106 'getelementptr' 'frame_1_addr_1' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%frame_1_addr_2 = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_11" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 107 'getelementptr' 'frame_1_addr_2' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%frame_2_addr_1 = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_10" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 108 'getelementptr' 'frame_2_addr_1' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%frame_2_addr_2 = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_11" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 109 'getelementptr' 'frame_2_addr_2' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%frame_3_addr_1 = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_10" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 110 'getelementptr' 'frame_3_addr_1' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%frame_3_addr_2 = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_11" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 111 'getelementptr' 'frame_3_addr_2' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%frame_4_addr_1 = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_10" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 112 'getelementptr' 'frame_4_addr_1' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%frame_4_addr_2 = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_11" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 113 'getelementptr' 'frame_4_addr_2' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%frame_5_addr_1 = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_10" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 114 'getelementptr' 'frame_5_addr_1' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%frame_5_addr_2 = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_11" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 115 'getelementptr' 'frame_5_addr_2' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%frame_6_addr_1 = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_10" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 116 'getelementptr' 'frame_6_addr_1' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%frame_6_addr_2 = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_11" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 117 'getelementptr' 'frame_6_addr_2' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%frame_7_addr_1 = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_10" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 118 'getelementptr' 'frame_7_addr_1' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%frame_7_addr_2 = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_11" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 119 'getelementptr' 'frame_7_addr_2' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%frame_8_addr_1 = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_10" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 120 'getelementptr' 'frame_8_addr_1' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%frame_8_addr_2 = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_11" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 121 'getelementptr' 'frame_8_addr_2' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 122 [2/2] (1.23ns)   --->   "%frame_load = load i9 %frame_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 122 'load' 'frame_load' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 123 [2/2] (1.23ns)   --->   "%frame_1_load = load i9 %frame_1_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 123 'load' 'frame_1_load' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 124 [2/2] (1.23ns)   --->   "%frame_2_load = load i9 %frame_2_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 124 'load' 'frame_2_load' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 125 [2/2] (1.23ns)   --->   "%frame_3_load = load i9 %frame_3_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 125 'load' 'frame_3_load' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 126 [2/2] (1.23ns)   --->   "%frame_4_load = load i9 %frame_4_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 126 'load' 'frame_4_load' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 127 [2/2] (1.23ns)   --->   "%frame_5_load = load i9 %frame_5_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 127 'load' 'frame_5_load' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 128 [2/2] (1.23ns)   --->   "%frame_6_load = load i9 %frame_6_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 128 'load' 'frame_6_load' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 129 [2/2] (1.23ns)   --->   "%frame_7_load = load i9 %frame_7_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 129 'load' 'frame_7_load' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 130 [2/2] (1.23ns)   --->   "%frame_8_load = load i9 %frame_8_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 130 'load' 'frame_8_load' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 131 [2/2] (1.23ns)   --->   "%frame_load_1 = load i9 %frame_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 131 'load' 'frame_load_1' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 132 [2/2] (1.23ns)   --->   "%frame_1_load_1 = load i9 %frame_1_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 132 'load' 'frame_1_load_1' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 133 [2/2] (1.23ns)   --->   "%frame_2_load_1 = load i9 %frame_2_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 133 'load' 'frame_2_load_1' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 134 [2/2] (1.23ns)   --->   "%frame_3_load_1 = load i9 %frame_3_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 134 'load' 'frame_3_load_1' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 135 [2/2] (1.23ns)   --->   "%frame_4_load_1 = load i9 %frame_4_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 135 'load' 'frame_4_load_1' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 136 [2/2] (1.23ns)   --->   "%frame_5_load_1 = load i9 %frame_5_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 136 'load' 'frame_5_load_1' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 137 [2/2] (1.23ns)   --->   "%frame_6_load_1 = load i9 %frame_6_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 137 'load' 'frame_6_load_1' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 138 [2/2] (1.23ns)   --->   "%frame_7_load_1 = load i9 %frame_7_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 138 'load' 'frame_7_load_1' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 139 [2/2] (1.23ns)   --->   "%frame_8_load_1 = load i9 %frame_8_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 139 'load' 'frame_8_load_1' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln45_12 = zext i6 %add_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 140 'zext' 'zext_ln45_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (1.65ns)   --->   "%mul_ln45_2 = mul i13 %zext_ln45_12, i13 86" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 141 'mul' 'mul_ln45_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i5 @_ssdm_op_PartSelect.i5.i13.i32.i32, i13 %mul_ln45_2, i32 8, i32 12" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 142 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln45_13 = zext i5 %tmp_38" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 143 'zext' 'zext_ln45_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.77ns)   --->   "%add_ln45_6 = add i9 %add_ln45_2, i9 %zext_ln45_13" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 144 'add' 'add_ln45_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln45_14 = zext i9 %add_ln45_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 145 'zext' 'zext_ln45_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%frame_addr_3 = getelementptr i8 %frame, i64 0, i64 %zext_ln45_14" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 146 'getelementptr' 'frame_addr_3' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.77ns)   --->   "%add_ln45_7 = add i9 %add_ln45_1, i9 %zext_ln45_13" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 147 'add' 'add_ln45_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln45_15 = zext i9 %add_ln45_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 148 'zext' 'zext_ln45_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%frame_addr_4 = getelementptr i8 %frame, i64 0, i64 %zext_ln45_15" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 149 'getelementptr' 'frame_addr_4' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%frame_1_addr_3 = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_14" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 150 'getelementptr' 'frame_1_addr_3' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%frame_1_addr_4 = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_15" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 151 'getelementptr' 'frame_1_addr_4' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%frame_2_addr_3 = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_14" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 152 'getelementptr' 'frame_2_addr_3' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%frame_2_addr_4 = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_15" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 153 'getelementptr' 'frame_2_addr_4' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%frame_3_addr_3 = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_14" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 154 'getelementptr' 'frame_3_addr_3' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%frame_3_addr_4 = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_15" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 155 'getelementptr' 'frame_3_addr_4' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%frame_4_addr_3 = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_14" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 156 'getelementptr' 'frame_4_addr_3' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%frame_4_addr_4 = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_15" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 157 'getelementptr' 'frame_4_addr_4' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%frame_5_addr_3 = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_14" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 158 'getelementptr' 'frame_5_addr_3' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%frame_5_addr_4 = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_15" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 159 'getelementptr' 'frame_5_addr_4' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%frame_6_addr_3 = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_14" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 160 'getelementptr' 'frame_6_addr_3' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%frame_6_addr_4 = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_15" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 161 'getelementptr' 'frame_6_addr_4' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%frame_7_addr_3 = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_14" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 162 'getelementptr' 'frame_7_addr_3' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%frame_7_addr_4 = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_15" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 163 'getelementptr' 'frame_7_addr_4' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%frame_8_addr_3 = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_14" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 164 'getelementptr' 'frame_8_addr_3' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%frame_8_addr_4 = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_15" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 165 'getelementptr' 'frame_8_addr_4' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 166 [2/2] (1.23ns)   --->   "%frame_load_2 = load i9 %frame_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 166 'load' 'frame_load_2' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 167 [2/2] (1.23ns)   --->   "%frame_1_load_2 = load i9 %frame_1_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 167 'load' 'frame_1_load_2' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 168 [2/2] (1.23ns)   --->   "%frame_2_load_2 = load i9 %frame_2_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 168 'load' 'frame_2_load_2' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 169 [2/2] (1.23ns)   --->   "%frame_3_load_2 = load i9 %frame_3_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 169 'load' 'frame_3_load_2' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 170 [2/2] (1.23ns)   --->   "%frame_4_load_2 = load i9 %frame_4_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 170 'load' 'frame_4_load_2' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 171 [2/2] (1.23ns)   --->   "%frame_5_load_2 = load i9 %frame_5_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 171 'load' 'frame_5_load_2' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 172 [2/2] (1.23ns)   --->   "%frame_6_load_2 = load i9 %frame_6_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 172 'load' 'frame_6_load_2' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 173 [2/2] (1.23ns)   --->   "%frame_7_load_2 = load i9 %frame_7_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 173 'load' 'frame_7_load_2' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 174 [2/2] (1.23ns)   --->   "%frame_8_load_2 = load i9 %frame_8_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 174 'load' 'frame_8_load_2' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 175 [2/2] (1.23ns)   --->   "%frame_load_3 = load i9 %frame_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 175 'load' 'frame_load_3' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 176 [2/2] (1.23ns)   --->   "%frame_1_load_3 = load i9 %frame_1_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 176 'load' 'frame_1_load_3' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 177 [2/2] (1.23ns)   --->   "%frame_2_load_3 = load i9 %frame_2_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 177 'load' 'frame_2_load_3' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 178 [2/2] (1.23ns)   --->   "%frame_3_load_3 = load i9 %frame_3_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 178 'load' 'frame_3_load_3' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 179 [2/2] (1.23ns)   --->   "%frame_4_load_3 = load i9 %frame_4_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 179 'load' 'frame_4_load_3' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 180 [2/2] (1.23ns)   --->   "%frame_5_load_3 = load i9 %frame_5_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 180 'load' 'frame_5_load_3' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 181 [2/2] (1.23ns)   --->   "%frame_6_load_3 = load i9 %frame_6_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 181 'load' 'frame_6_load_3' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 182 [2/2] (1.23ns)   --->   "%frame_7_load_3 = load i9 %frame_7_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 182 'load' 'frame_7_load_3' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 183 [2/2] (1.23ns)   --->   "%frame_8_load_3 = load i9 %frame_8_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 183 'load' 'frame_8_load_3' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 184 [2/2] (1.23ns)   --->   "%frame_load_4 = load i9 %frame_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 184 'load' 'frame_load_4' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 185 [2/2] (1.23ns)   --->   "%frame_1_load_4 = load i9 %frame_1_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 185 'load' 'frame_1_load_4' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 186 [2/2] (1.23ns)   --->   "%frame_2_load_4 = load i9 %frame_2_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 186 'load' 'frame_2_load_4' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 187 [2/2] (1.23ns)   --->   "%frame_3_load_4 = load i9 %frame_3_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 187 'load' 'frame_3_load_4' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 188 [2/2] (1.23ns)   --->   "%frame_4_load_4 = load i9 %frame_4_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 188 'load' 'frame_4_load_4' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 189 [2/2] (1.23ns)   --->   "%frame_5_load_4 = load i9 %frame_5_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 189 'load' 'frame_5_load_4' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 190 [2/2] (1.23ns)   --->   "%frame_6_load_4 = load i9 %frame_6_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 190 'load' 'frame_6_load_4' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 191 [2/2] (1.23ns)   --->   "%frame_7_load_4 = load i9 %frame_7_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 191 'load' 'frame_7_load_4' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 192 [2/2] (1.23ns)   --->   "%frame_8_load_4 = load i9 %frame_8_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 192 'load' 'frame_8_load_4' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln45_16 = zext i5 %tmp_42" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 193 'zext' 'zext_ln45_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_42, i4 0" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 194 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.77ns)   --->   "%add_ln45_8 = add i9 %tmp_39, i9 %zext_ln45_16" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 195 'add' 'add_ln45_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (0.77ns)   --->   "%add_ln45_9 = add i9 %add_ln45_8, i9 %zext_ln45_9" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 196 'add' 'add_ln45_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln45_17 = zext i9 %add_ln45_9" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 197 'zext' 'zext_ln45_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%frame_addr_5 = getelementptr i8 %frame, i64 0, i64 %zext_ln45_17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 198 'getelementptr' 'frame_addr_5' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.77ns)   --->   "%add_ln45_10 = add i9 %add_ln45_8, i9 %zext_ln41_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 199 'add' 'add_ln45_10' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln45_18 = zext i9 %add_ln45_10" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 200 'zext' 'zext_ln45_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%frame_addr_6 = getelementptr i8 %frame, i64 0, i64 %zext_ln45_18" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 201 'getelementptr' 'frame_addr_6' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.77ns)   --->   "%add_ln45_11 = add i9 %add_ln45_8, i9 %zext_ln45_13" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 202 'add' 'add_ln45_11' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln45_19 = zext i9 %add_ln45_11" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 203 'zext' 'zext_ln45_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%frame_addr_7 = getelementptr i8 %frame, i64 0, i64 %zext_ln45_19" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 204 'getelementptr' 'frame_addr_7' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%frame_1_addr_5 = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 205 'getelementptr' 'frame_1_addr_5' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%frame_1_addr_6 = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_18" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 206 'getelementptr' 'frame_1_addr_6' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%frame_1_addr_7 = getelementptr i8 %frame_1, i64 0, i64 %zext_ln45_19" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 207 'getelementptr' 'frame_1_addr_7' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%frame_2_addr_5 = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 208 'getelementptr' 'frame_2_addr_5' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%frame_2_addr_6 = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_18" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 209 'getelementptr' 'frame_2_addr_6' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%frame_2_addr_7 = getelementptr i8 %frame_2, i64 0, i64 %zext_ln45_19" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 210 'getelementptr' 'frame_2_addr_7' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%frame_3_addr_5 = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 211 'getelementptr' 'frame_3_addr_5' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%frame_3_addr_6 = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_18" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 212 'getelementptr' 'frame_3_addr_6' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%frame_3_addr_7 = getelementptr i8 %frame_3, i64 0, i64 %zext_ln45_19" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 213 'getelementptr' 'frame_3_addr_7' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%frame_4_addr_5 = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 214 'getelementptr' 'frame_4_addr_5' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%frame_4_addr_6 = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_18" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 215 'getelementptr' 'frame_4_addr_6' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%frame_4_addr_7 = getelementptr i8 %frame_4, i64 0, i64 %zext_ln45_19" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 216 'getelementptr' 'frame_4_addr_7' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%frame_5_addr_5 = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 217 'getelementptr' 'frame_5_addr_5' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%frame_5_addr_6 = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_18" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 218 'getelementptr' 'frame_5_addr_6' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%frame_5_addr_7 = getelementptr i8 %frame_5, i64 0, i64 %zext_ln45_19" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 219 'getelementptr' 'frame_5_addr_7' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%frame_6_addr_5 = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 220 'getelementptr' 'frame_6_addr_5' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%frame_6_addr_6 = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_18" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 221 'getelementptr' 'frame_6_addr_6' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%frame_6_addr_7 = getelementptr i8 %frame_6, i64 0, i64 %zext_ln45_19" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 222 'getelementptr' 'frame_6_addr_7' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%frame_7_addr_5 = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 223 'getelementptr' 'frame_7_addr_5' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%frame_7_addr_6 = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_18" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 224 'getelementptr' 'frame_7_addr_6' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%frame_7_addr_7 = getelementptr i8 %frame_7, i64 0, i64 %zext_ln45_19" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 225 'getelementptr' 'frame_7_addr_7' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%frame_8_addr_5 = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_17" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 226 'getelementptr' 'frame_8_addr_5' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%frame_8_addr_6 = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_18" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 227 'getelementptr' 'frame_8_addr_6' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%frame_8_addr_7 = getelementptr i8 %frame_8, i64 0, i64 %zext_ln45_19" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 228 'getelementptr' 'frame_8_addr_7' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 0.00>
ST_11 : Operation 229 [2/2] (1.23ns)   --->   "%frame_load_5 = load i9 %frame_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 229 'load' 'frame_load_5' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 230 [2/2] (1.23ns)   --->   "%frame_1_load_5 = load i9 %frame_1_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 230 'load' 'frame_1_load_5' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 231 [2/2] (1.23ns)   --->   "%frame_2_load_5 = load i9 %frame_2_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 231 'load' 'frame_2_load_5' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 232 [2/2] (1.23ns)   --->   "%frame_3_load_5 = load i9 %frame_3_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 232 'load' 'frame_3_load_5' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 233 [2/2] (1.23ns)   --->   "%frame_4_load_5 = load i9 %frame_4_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 233 'load' 'frame_4_load_5' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 234 [2/2] (1.23ns)   --->   "%frame_5_load_5 = load i9 %frame_5_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 234 'load' 'frame_5_load_5' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 235 [2/2] (1.23ns)   --->   "%frame_6_load_5 = load i9 %frame_6_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 235 'load' 'frame_6_load_5' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 236 [2/2] (1.23ns)   --->   "%frame_7_load_5 = load i9 %frame_7_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 236 'load' 'frame_7_load_5' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 237 [2/2] (1.23ns)   --->   "%frame_8_load_5 = load i9 %frame_8_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 237 'load' 'frame_8_load_5' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 238 [2/2] (1.23ns)   --->   "%frame_load_6 = load i9 %frame_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 238 'load' 'frame_load_6' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 239 [2/2] (1.23ns)   --->   "%frame_1_load_6 = load i9 %frame_1_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 239 'load' 'frame_1_load_6' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 240 [2/2] (1.23ns)   --->   "%frame_2_load_6 = load i9 %frame_2_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 240 'load' 'frame_2_load_6' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 241 [2/2] (1.23ns)   --->   "%frame_3_load_6 = load i9 %frame_3_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 241 'load' 'frame_3_load_6' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 242 [2/2] (1.23ns)   --->   "%frame_4_load_6 = load i9 %frame_4_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 242 'load' 'frame_4_load_6' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 243 [2/2] (1.23ns)   --->   "%frame_5_load_6 = load i9 %frame_5_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 243 'load' 'frame_5_load_6' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 244 [2/2] (1.23ns)   --->   "%frame_6_load_6 = load i9 %frame_6_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 244 'load' 'frame_6_load_6' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 245 [2/2] (1.23ns)   --->   "%frame_7_load_6 = load i9 %frame_7_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 245 'load' 'frame_7_load_6' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 246 [2/2] (1.23ns)   --->   "%frame_8_load_6 = load i9 %frame_8_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 246 'load' 'frame_8_load_6' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 247 [2/2] (1.23ns)   --->   "%frame_load_7 = load i9 %frame_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 247 'load' 'frame_load_7' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 248 [2/2] (1.23ns)   --->   "%frame_1_load_7 = load i9 %frame_1_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 248 'load' 'frame_1_load_7' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 249 [2/2] (1.23ns)   --->   "%frame_2_load_7 = load i9 %frame_2_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 249 'load' 'frame_2_load_7' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 250 [2/2] (1.23ns)   --->   "%frame_3_load_7 = load i9 %frame_3_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 250 'load' 'frame_3_load_7' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 251 [2/2] (1.23ns)   --->   "%frame_4_load_7 = load i9 %frame_4_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 251 'load' 'frame_4_load_7' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 252 [2/2] (1.23ns)   --->   "%frame_5_load_7 = load i9 %frame_5_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 252 'load' 'frame_5_load_7' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 253 [2/2] (1.23ns)   --->   "%frame_6_load_7 = load i9 %frame_6_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 253 'load' 'frame_6_load_7' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 254 [2/2] (1.23ns)   --->   "%frame_7_load_7 = load i9 %frame_7_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 254 'load' 'frame_7_load_7' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_11 : Operation 255 [2/2] (1.23ns)   --->   "%frame_8_load_7 = load i9 %frame_8_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 255 'load' 'frame_8_load_7' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>

State 12 <SV = 11> <Delay = 6.64>
ST_12 : Operation 256 [1/3] (0.00ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln51 = mul i12 %zext_ln51, i12 50" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51]   --->   Operation 256 'mul' 'mul_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i6 %select_ln40" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51]   --->   Operation 257 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 258 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln51 = add i12 %mul_ln51, i12 %zext_ln51_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51]   --->   Operation 258 'add' 'add_ln51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 259 [1/2] (1.23ns)   --->   "%frame_load = load i9 %frame_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 259 'load' 'frame_load' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 260 [1/2] (1.23ns)   --->   "%frame_1_load = load i9 %frame_1_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 260 'load' 'frame_1_load' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 261 [1/2] (1.23ns)   --->   "%frame_2_load = load i9 %frame_2_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 261 'load' 'frame_2_load' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 262 [1/1] (0.47ns)   --->   "%tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_load, i2 2, i8 %frame_1_load, i2 0, i8 %frame_2_load, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 262 'sparsemux' 'tmp_1' <Predicate = (trunc_ln40 == 1)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 263 [1/2] (1.23ns)   --->   "%frame_3_load = load i9 %frame_3_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 263 'load' 'frame_3_load' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 264 [1/2] (1.23ns)   --->   "%frame_4_load = load i9 %frame_4_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 264 'load' 'frame_4_load' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 265 [1/2] (1.23ns)   --->   "%frame_5_load = load i9 %frame_5_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 265 'load' 'frame_5_load' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 266 [1/1] (0.47ns)   --->   "%tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_3_load, i2 2, i8 %frame_4_load, i2 0, i8 %frame_5_load, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 266 'sparsemux' 'tmp_2' <Predicate = (trunc_ln40 == 2)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [1/2] (1.23ns)   --->   "%frame_6_load = load i9 %frame_6_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 267 'load' 'frame_6_load' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 268 [1/2] (1.23ns)   --->   "%frame_7_load = load i9 %frame_7_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 268 'load' 'frame_7_load' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 269 [1/2] (1.23ns)   --->   "%frame_8_load = load i9 %frame_8_addr_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 269 'load' 'frame_8_load' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 270 [1/1] (0.47ns)   --->   "%tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_6_load, i2 2, i8 %frame_7_load, i2 0, i8 %frame_8_load, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 270 'sparsemux' 'tmp_3' <Predicate = (trunc_ln40 == 0)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 271 [1/1] (0.47ns)   --->   "%tmp_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %tmp_1, i2 2, i8 %tmp_2, i2 0, i8 %tmp_3, i8 0, i2 %trunc_ln40" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 271 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i8 %tmp_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 272 'zext' 'zext_ln45_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/2] (1.23ns)   --->   "%frame_load_1 = load i9 %frame_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 273 'load' 'frame_load_1' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 274 [1/2] (1.23ns)   --->   "%frame_1_load_1 = load i9 %frame_1_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 274 'load' 'frame_1_load_1' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 275 [1/2] (1.23ns)   --->   "%frame_2_load_1 = load i9 %frame_2_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 275 'load' 'frame_2_load_1' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 276 [1/1] (0.47ns)   --->   "%tmp_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %frame_load_1, i2 1, i8 %frame_1_load_1, i2 2, i8 %frame_2_load_1, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 276 'sparsemux' 'tmp_5' <Predicate = (trunc_ln40 == 1)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 277 [1/2] (1.23ns)   --->   "%frame_3_load_1 = load i9 %frame_3_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 277 'load' 'frame_3_load_1' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 278 [1/2] (1.23ns)   --->   "%frame_4_load_1 = load i9 %frame_4_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 278 'load' 'frame_4_load_1' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 279 [1/2] (1.23ns)   --->   "%frame_5_load_1 = load i9 %frame_5_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 279 'load' 'frame_5_load_1' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 280 [1/1] (0.47ns)   --->   "%tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %frame_3_load_1, i2 1, i8 %frame_4_load_1, i2 2, i8 %frame_5_load_1, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 280 'sparsemux' 'tmp_6' <Predicate = (trunc_ln40 == 2)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 281 [1/2] (1.23ns)   --->   "%frame_6_load_1 = load i9 %frame_6_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 281 'load' 'frame_6_load_1' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 282 [1/2] (1.23ns)   --->   "%frame_7_load_1 = load i9 %frame_7_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 282 'load' 'frame_7_load_1' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 283 [1/2] (1.23ns)   --->   "%frame_8_load_1 = load i9 %frame_8_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 283 'load' 'frame_8_load_1' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 284 [1/1] (0.47ns)   --->   "%tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %frame_6_load_1, i2 1, i8 %frame_7_load_1, i2 2, i8 %frame_8_load_1, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 284 'sparsemux' 'tmp_7' <Predicate = (trunc_ln40 == 0)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 285 [1/1] (0.47ns)   --->   "%tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %tmp_5, i2 2, i8 %tmp_6, i2 0, i8 %tmp_7, i8 0, i2 %trunc_ln40" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 285 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln45_3 = zext i8 %tmp_8" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 286 'zext' 'zext_ln45_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 287 [1/2] (1.23ns)   --->   "%frame_load_2 = load i9 %frame_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 287 'load' 'frame_load_2' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 288 [1/2] (1.23ns)   --->   "%frame_1_load_2 = load i9 %frame_1_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 288 'load' 'frame_1_load_2' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 289 [1/2] (1.23ns)   --->   "%frame_2_load_2 = load i9 %frame_2_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 289 'load' 'frame_2_load_2' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 290 [1/1] (0.47ns)   --->   "%tmp_9 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_load_2, i2 0, i8 %frame_1_load_2, i2 1, i8 %frame_2_load_2, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 290 'sparsemux' 'tmp_9' <Predicate = (trunc_ln40 == 1)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [1/2] (1.23ns)   --->   "%frame_3_load_2 = load i9 %frame_3_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 291 'load' 'frame_3_load_2' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 292 [1/2] (1.23ns)   --->   "%frame_4_load_2 = load i9 %frame_4_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 292 'load' 'frame_4_load_2' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 293 [1/2] (1.23ns)   --->   "%frame_5_load_2 = load i9 %frame_5_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 293 'load' 'frame_5_load_2' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 294 [1/1] (0.47ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_3_load_2, i2 0, i8 %frame_4_load_2, i2 1, i8 %frame_5_load_2, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 294 'sparsemux' 'tmp_s' <Predicate = (trunc_ln40 == 2)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 295 [1/2] (1.23ns)   --->   "%frame_6_load_2 = load i9 %frame_6_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 295 'load' 'frame_6_load_2' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 296 [1/2] (1.23ns)   --->   "%frame_7_load_2 = load i9 %frame_7_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 296 'load' 'frame_7_load_2' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 297 [1/2] (1.23ns)   --->   "%frame_8_load_2 = load i9 %frame_8_addr_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 297 'load' 'frame_8_load_2' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 298 [1/1] (0.47ns)   --->   "%tmp_10 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_6_load_2, i2 0, i8 %frame_7_load_2, i2 1, i8 %frame_8_load_2, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 298 'sparsemux' 'tmp_10' <Predicate = (trunc_ln40 == 0)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.47ns)   --->   "%tmp_11 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %tmp_9, i2 2, i8 %tmp_s, i2 0, i8 %tmp_10, i8 0, i2 %trunc_ln40" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 299 'sparsemux' 'tmp_11' <Predicate = true> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln45_6 = zext i8 %tmp_11" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 300 'zext' 'zext_ln45_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/2] (1.23ns)   --->   "%frame_load_3 = load i9 %frame_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 301 'load' 'frame_load_3' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 302 [1/2] (1.23ns)   --->   "%frame_1_load_3 = load i9 %frame_1_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 302 'load' 'frame_1_load_3' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 303 [1/2] (1.23ns)   --->   "%frame_2_load_3 = load i9 %frame_2_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 303 'load' 'frame_2_load_3' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 304 [1/1] (0.47ns)   --->   "%tmp_12 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_load_3, i2 2, i8 %frame_1_load_3, i2 0, i8 %frame_2_load_3, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 304 'sparsemux' 'tmp_12' <Predicate = (trunc_ln40 == 0)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/2] (1.23ns)   --->   "%frame_3_load_3 = load i9 %frame_3_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 305 'load' 'frame_3_load_3' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 306 [1/2] (1.23ns)   --->   "%frame_4_load_3 = load i9 %frame_4_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 306 'load' 'frame_4_load_3' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 307 [1/2] (1.23ns)   --->   "%frame_5_load_3 = load i9 %frame_5_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 307 'load' 'frame_5_load_3' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 308 [1/1] (0.47ns)   --->   "%tmp_13 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_3_load_3, i2 2, i8 %frame_4_load_3, i2 0, i8 %frame_5_load_3, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 308 'sparsemux' 'tmp_13' <Predicate = (trunc_ln40 == 1)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/2] (1.23ns)   --->   "%frame_6_load_3 = load i9 %frame_6_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 309 'load' 'frame_6_load_3' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 310 [1/2] (1.23ns)   --->   "%frame_7_load_3 = load i9 %frame_7_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 310 'load' 'frame_7_load_3' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 311 [1/2] (1.23ns)   --->   "%frame_8_load_3 = load i9 %frame_8_addr_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 311 'load' 'frame_8_load_3' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 312 [1/1] (0.47ns)   --->   "%tmp_14 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_6_load_3, i2 2, i8 %frame_7_load_3, i2 0, i8 %frame_8_load_3, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 312 'sparsemux' 'tmp_14' <Predicate = (trunc_ln40 == 2)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.47ns)   --->   "%tmp_15 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_12, i2 1, i8 %tmp_13, i2 2, i8 %tmp_14, i8 0, i2 %trunc_ln40" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 313 'sparsemux' 'tmp_15' <Predicate = true> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln45_8 = zext i8 %tmp_15" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 314 'zext' 'zext_ln45_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/2] (1.23ns)   --->   "%frame_load_4 = load i9 %frame_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 315 'load' 'frame_load_4' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 316 [1/2] (1.23ns)   --->   "%frame_1_load_4 = load i9 %frame_1_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 316 'load' 'frame_1_load_4' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 317 [1/2] (1.23ns)   --->   "%frame_2_load_4 = load i9 %frame_2_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 317 'load' 'frame_2_load_4' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 318 [1/1] (0.47ns)   --->   "%tmp_16 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_load_4, i2 0, i8 %frame_1_load_4, i2 1, i8 %frame_2_load_4, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 318 'sparsemux' 'tmp_16' <Predicate = (trunc_ln40 == 0)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 319 [1/2] (1.23ns)   --->   "%frame_3_load_4 = load i9 %frame_3_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 319 'load' 'frame_3_load_4' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 320 [1/2] (1.23ns)   --->   "%frame_4_load_4 = load i9 %frame_4_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 320 'load' 'frame_4_load_4' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 321 [1/2] (1.23ns)   --->   "%frame_5_load_4 = load i9 %frame_5_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 321 'load' 'frame_5_load_4' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 322 [1/1] (0.47ns)   --->   "%tmp_17 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_3_load_4, i2 0, i8 %frame_4_load_4, i2 1, i8 %frame_5_load_4, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 322 'sparsemux' 'tmp_17' <Predicate = (trunc_ln40 == 1)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [1/2] (1.23ns)   --->   "%frame_6_load_4 = load i9 %frame_6_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 323 'load' 'frame_6_load_4' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 324 [1/2] (1.23ns)   --->   "%frame_7_load_4 = load i9 %frame_7_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 324 'load' 'frame_7_load_4' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 325 [1/2] (1.23ns)   --->   "%frame_8_load_4 = load i9 %frame_8_addr_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 325 'load' 'frame_8_load_4' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 326 [1/1] (0.47ns)   --->   "%tmp_18 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_6_load_4, i2 0, i8 %frame_7_load_4, i2 1, i8 %frame_8_load_4, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 326 'sparsemux' 'tmp_18' <Predicate = (trunc_ln40 == 2)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (0.47ns)   --->   "%tmp_19 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_16, i2 1, i8 %tmp_17, i2 2, i8 %tmp_18, i8 0, i2 %trunc_ln40" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 327 'sparsemux' 'tmp_19' <Predicate = true> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %tmp_19" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42]   --->   Operation 328 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 329 [1/2] (1.23ns)   --->   "%frame_load_5 = load i9 %frame_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 329 'load' 'frame_load_5' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 330 [1/2] (1.23ns)   --->   "%frame_1_load_5 = load i9 %frame_1_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 330 'load' 'frame_1_load_5' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 331 [1/2] (1.23ns)   --->   "%frame_2_load_5 = load i9 %frame_2_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 331 'load' 'frame_2_load_5' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 332 [1/1] (0.47ns)   --->   "%tmp_20 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_load_5, i2 2, i8 %frame_1_load_5, i2 0, i8 %frame_2_load_5, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 332 'sparsemux' 'tmp_20' <Predicate = (trunc_ln40 == 2)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 333 [1/2] (1.23ns)   --->   "%frame_3_load_5 = load i9 %frame_3_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 333 'load' 'frame_3_load_5' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 334 [1/2] (1.23ns)   --->   "%frame_4_load_5 = load i9 %frame_4_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 334 'load' 'frame_4_load_5' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 335 [1/2] (1.23ns)   --->   "%frame_5_load_5 = load i9 %frame_5_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 335 'load' 'frame_5_load_5' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 336 [1/1] (0.47ns)   --->   "%tmp_21 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_3_load_5, i2 2, i8 %frame_4_load_5, i2 0, i8 %frame_5_load_5, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 336 'sparsemux' 'tmp_21' <Predicate = (trunc_ln40 == 0)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 337 [1/2] (1.23ns)   --->   "%frame_6_load_5 = load i9 %frame_6_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 337 'load' 'frame_6_load_5' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 338 [1/2] (1.23ns)   --->   "%frame_7_load_5 = load i9 %frame_7_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 338 'load' 'frame_7_load_5' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 339 [1/2] (1.23ns)   --->   "%frame_8_load_5 = load i9 %frame_8_addr_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 339 'load' 'frame_8_load_5' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 340 [1/1] (0.47ns)   --->   "%tmp_22 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %frame_6_load_5, i2 2, i8 %frame_7_load_5, i2 0, i8 %frame_8_load_5, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 340 'sparsemux' 'tmp_22' <Predicate = (trunc_ln40 == 1)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [1/1] (0.47ns)   --->   "%tmp_23 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %tmp_20, i2 0, i8 %tmp_21, i2 1, i8 %tmp_22, i8 0, i2 %trunc_ln40" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 341 'sparsemux' 'tmp_23' <Predicate = true> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_23_cast6 = zext i8 %tmp_23" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 342 'zext' 'tmp_23_cast6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_23_cast = zext i8 %tmp_23" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 343 'zext' 'tmp_23_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.76ns)   --->   "%tmp2 = sub i9 %zext_ln42, i9 %zext_ln45_8" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42]   --->   Operation 344 'sub' 'tmp2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp2, i1 0" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42]   --->   Operation 345 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i10 %tmp_40" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 346 'sext' 'sext_ln45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.76ns)   --->   "%sub_ln45 = sub i9 %zext_ln45_6, i9 %zext_ln45_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 347 'sub' 'sub_ln45' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i9 %sub_ln45" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42]   --->   Operation 348 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/2] (1.23ns)   --->   "%frame_load_6 = load i9 %frame_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 349 'load' 'frame_load_6' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 350 [1/2] (1.23ns)   --->   "%frame_1_load_6 = load i9 %frame_1_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 350 'load' 'frame_1_load_6' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 351 [1/2] (1.23ns)   --->   "%frame_2_load_6 = load i9 %frame_2_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 351 'load' 'frame_2_load_6' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 352 [1/1] (0.47ns)   --->   "%tmp_24 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %frame_load_6, i2 1, i8 %frame_1_load_6, i2 2, i8 %frame_2_load_6, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 352 'sparsemux' 'tmp_24' <Predicate = (trunc_ln40 == 2)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [1/2] (1.23ns)   --->   "%frame_3_load_6 = load i9 %frame_3_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 353 'load' 'frame_3_load_6' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 354 [1/2] (1.23ns)   --->   "%frame_4_load_6 = load i9 %frame_4_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 354 'load' 'frame_4_load_6' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 355 [1/2] (1.23ns)   --->   "%frame_5_load_6 = load i9 %frame_5_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 355 'load' 'frame_5_load_6' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 356 [1/1] (0.47ns)   --->   "%tmp_25 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %frame_3_load_6, i2 1, i8 %frame_4_load_6, i2 2, i8 %frame_5_load_6, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 356 'sparsemux' 'tmp_25' <Predicate = (trunc_ln40 == 0)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 357 [1/2] (1.23ns)   --->   "%frame_6_load_6 = load i9 %frame_6_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 357 'load' 'frame_6_load_6' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 358 [1/2] (1.23ns)   --->   "%frame_7_load_6 = load i9 %frame_7_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 358 'load' 'frame_7_load_6' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 359 [1/2] (1.23ns)   --->   "%frame_8_load_6 = load i9 %frame_8_addr_6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 359 'load' 'frame_8_load_6' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 360 [1/1] (0.47ns)   --->   "%tmp_26 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %frame_6_load_6, i2 1, i8 %frame_7_load_6, i2 2, i8 %frame_8_load_6, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 360 'sparsemux' 'tmp_26' <Predicate = (trunc_ln40 == 1)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 361 [1/1] (0.47ns)   --->   "%tmp_27 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %tmp_24, i2 0, i8 %tmp_25, i2 1, i8 %tmp_26, i8 0, i2 %trunc_ln40" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 361 'sparsemux' 'tmp_27' <Predicate = true> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_27_cast = zext i8 %tmp_27" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 362 'zext' 'tmp_27_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.76ns)   --->   "%tmp = sub i9 %tmp_27_cast, i9 %zext_ln45_3" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 363 'sub' 'tmp' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp, i1 0" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 364 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i10 %tmp_41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:46]   --->   Operation 365 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.76ns)   --->   "%add_ln46 = add i9 %zext_ln45_6, i9 %zext_ln45_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:46]   --->   Operation 366 'add' 'add_ln46' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i9 %add_ln46" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:46]   --->   Operation 367 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (0.77ns)   --->   "%sub_ln46 = sub i10 %tmp_23_cast, i10 %zext_ln46" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:46]   --->   Operation 368 'sub' 'sub_ln46' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i10 %sub_ln46" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 369 'sext' 'sext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 370 [1/2] (1.23ns)   --->   "%frame_load_7 = load i9 %frame_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 370 'load' 'frame_load_7' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 371 [1/2] (1.23ns)   --->   "%frame_1_load_7 = load i9 %frame_1_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 371 'load' 'frame_1_load_7' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 372 [1/2] (1.23ns)   --->   "%frame_2_load_7 = load i9 %frame_2_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 372 'load' 'frame_2_load_7' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 373 [1/1] (0.47ns)   --->   "%tmp_28 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_load_7, i2 0, i8 %frame_1_load_7, i2 1, i8 %frame_2_load_7, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 373 'sparsemux' 'tmp_28' <Predicate = (trunc_ln40 == 2)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 374 [1/2] (1.23ns)   --->   "%frame_3_load_7 = load i9 %frame_3_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 374 'load' 'frame_3_load_7' <Predicate = (trunc_ln41 == 2 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 375 [1/2] (1.23ns)   --->   "%frame_4_load_7 = load i9 %frame_4_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 375 'load' 'frame_4_load_7' <Predicate = (trunc_ln41 == 0 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 376 [1/2] (1.23ns)   --->   "%frame_5_load_7 = load i9 %frame_5_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 376 'load' 'frame_5_load_7' <Predicate = (trunc_ln41 == 1 & trunc_ln40 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 377 [1/1] (0.47ns)   --->   "%tmp_29 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_3_load_7, i2 0, i8 %frame_4_load_7, i2 1, i8 %frame_5_load_7, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 377 'sparsemux' 'tmp_29' <Predicate = (trunc_ln40 == 0)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 378 [1/2] (1.23ns)   --->   "%frame_6_load_7 = load i9 %frame_6_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 378 'load' 'frame_6_load_7' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 379 [1/2] (1.23ns)   --->   "%frame_7_load_7 = load i9 %frame_7_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 379 'load' 'frame_7_load_7' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 380 [1/2] (1.23ns)   --->   "%frame_8_load_7 = load i9 %frame_8_addr_7" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 380 'load' 'frame_8_load_7' <Predicate = (trunc_ln40 == 1 & trunc_ln41 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 289> <RAM>
ST_12 : Operation 381 [1/1] (0.47ns)   --->   "%tmp_30 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %frame_6_load_7, i2 0, i8 %frame_7_load_7, i2 1, i8 %frame_8_load_7, i8 0, i2 %trunc_ln41" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 381 'sparsemux' 'tmp_30' <Predicate = (trunc_ln40 == 1)> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 382 [1/1] (0.47ns)   --->   "%tmp_31 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %tmp_28, i2 0, i8 %tmp_29, i2 1, i8 %tmp_30, i8 0, i2 %trunc_ln40" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 382 'sparsemux' 'tmp_31' <Predicate = true> <Delay = 0.47> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln45_20 = zext i8 %tmp_31" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 383 'zext' 'zext_ln45_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 384 [1/1] (0.78ns)   --->   "%add_ln45 = add i11 %sext_ln42, i11 %sext_ln45" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 384 'add' 'add_ln45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%px_2 = sub i11 %add_ln45, i11 %tmp_23_cast6" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 385 'sub' 'px_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 386 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%px = add i11 %px_2, i11 %zext_ln45_20" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45]   --->   Operation 386 'add' 'px' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i11 %px" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:46]   --->   Operation 387 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln46_1 = add i11 %sext_ln46, i11 %zext_ln45_20" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:46]   --->   Operation 388 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 389 [1/1] (0.91ns) (root node of TernaryAdder)   --->   "%py = add i11 %add_ln46_1, i11 %sext_ln45_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:46]   --->   Operation 389 'add' 'py' <Predicate = true> <Delay = 0.91> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i11 %py" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42]   --->   Operation 390 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln46_1, i32 31" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49]   --->   Operation 391 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 392 [1/1] (0.79ns)   --->   "%sub_ln49 = sub i11 0, i11 %px" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49]   --->   Operation 392 'sub' 'sub_ln49' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 393 [1/1] (0.38ns)   --->   "%select_ln49 = select i1 %tmp_43, i11 %sub_ln49, i11 %px" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49]   --->   Operation 393 'select' 'select_ln49' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i11 %select_ln49" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49]   --->   Operation 394 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln42_1, i32 31" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49]   --->   Operation 395 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 396 [1/1] (0.79ns)   --->   "%sub_ln49_1 = sub i11 0, i11 %py" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49]   --->   Operation 396 'sub' 'sub_ln49_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 397 [1/1] (0.38ns)   --->   "%select_ln49_1 = select i1 %tmp_44, i11 %sub_ln49_1, i11 %py" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49]   --->   Operation 397 'select' 'select_ln49_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i11 %select_ln49_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49]   --->   Operation 398 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 399 [1/1] (0.79ns)   --->   "%add_ln49 = add i11 %select_ln49, i11 %select_ln49_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49]   --->   Operation 399 'add' 'add_ln49' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 400 [1/1] (0.79ns)   --->   "%magnitude = add i12 %sext_ln49, i12 %sext_ln49_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49]   --->   Operation 400 'add' 'magnitude' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %magnitude, i32 8, i32 11" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51]   --->   Operation 401 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i11 %add_ln49" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51]   --->   Operation 402 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 413 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 413 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.42>
ST_13 : Operation 403 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_3_VITIS_LOOP_41_4_str"   --->   Operation 403 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2304, i64 2304, i64 2304"   --->   Operation 404 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 405 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln51 = add i12 %mul_ln51, i12 %zext_ln51_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51]   --->   Operation 405 'add' 'add_ln51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i12 %add_ln51" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51]   --->   Operation 406 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 407 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i8 %output_r, i64 0, i64 %zext_ln51_2" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51]   --->   Operation 407 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 408 [1/1] (0.00ns)   --->   "%specpipeline_ln41 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 408 'specpipeline' 'specpipeline_ln41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 409 [1/1] (0.79ns)   --->   "%icmp_ln51 = icmp_sgt  i4 %tmp_45, i4 0" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51]   --->   Operation 409 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 410 [1/1] (0.39ns)   --->   "%select_ln51 = select i1 %icmp_ln51, i8 255, i8 %trunc_ln51" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51]   --->   Operation 410 'select' 'select_ln51' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 411 [1/1] (1.23ns)   --->   "%store_ln51 = store i8 %select_ln51, i12 %output_addr" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51]   --->   Operation 411 'store' 'store_ln51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2500> <RAM>
ST_13 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln41 = br void %VITIS_LOOP_43_5" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:41]   --->   Operation 412 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.242ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln40', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40) of constant 1 on local variable 'y', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40 [15]  (0.427 ns)
	'load' operation 6 bit ('y_load', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40) on local variable 'y', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40 [25]  (0.000 ns)
	'add' operation 6 bit ('add_ln40_2', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40) [30]  (0.781 ns)
	'select' operation 6 bit ('select_ln40_1', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40) [32]  (0.384 ns)
	'mul' operation 13 bit ('mul_ln42', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:42) [198]  (1.650 ns)

 <State 2>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln40', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40) [42]  (1.340 ns)

 <State 3>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln40', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40) [42]  (1.340 ns)

 <State 4>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln40', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40) [42]  (1.340 ns)

 <State 5>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln40', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40) [42]  (1.340 ns)

 <State 6>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln40', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40) [42]  (1.340 ns)

 <State 7>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln40', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40) [42]  (1.340 ns)

 <State 8>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln40', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40) [42]  (1.340 ns)

 <State 9>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln40', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40) [42]  (1.340 ns)

 <State 10>: 1.340ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln40', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40) [42]  (1.340 ns)

 <State 11>: 5.220ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln40_1', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:40) [44]  (0.781 ns)
	'mul' operation 13 bit ('mul_ln45', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45) [59]  (1.650 ns)
	'add' operation 9 bit ('add_ln45_2', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45) [63]  (0.776 ns)
	'add' operation 9 bit ('add_ln45_4', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45) [79]  (0.776 ns)
	'getelementptr' operation 9 bit ('frame_addr_1', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45) [81]  (0.000 ns)
	'load' operation 8 bit ('frame_load', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45) on array 'frame' [101]  (1.237 ns)

 <State 12>: 6.641ns
The critical path consists of the following:
	'load' operation 8 bit ('frame_load', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45) on array 'frame' [101]  (1.237 ns)
	'sparsemux' operation 8 bit ('tmp_1', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45) [104]  (0.476 ns)
	'sparsemux' operation 8 bit ('tmp_4', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45) [113]  (0.476 ns)
	'sub' operation 9 bit ('sub_ln45', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45) [254]  (0.765 ns)
	'add' operation 11 bit ('add_ln45', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45) [291]  (0.787 ns)
	'sub' operation 11 bit ('px_2', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45) [292]  (0.000 ns)
	'add' operation 11 bit ('px', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:45) [293]  (0.914 ns)
	'sub' operation 11 bit ('sub_ln49', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49) [299]  (0.798 ns)
	'select' operation 11 bit ('select_ln49', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49) [300]  (0.389 ns)
	'add' operation 11 bit ('add_ln49', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:49) [306]  (0.798 ns)

 <State 13>: 2.427ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln51', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51) [309]  (0.797 ns)
	'select' operation 8 bit ('select_ln51', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51) [311]  (0.393 ns)
	'store' operation 0 bit ('store_ln51', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51) of variable 'select_ln51', D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:51 on array 'output_r' [312]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
