<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Document</title>
</head>
<link rel="stylesheet" href="sub.css">
<body>
    <a href="./subjects ucer.html" id="back">back</a>
    <div class="gh">
    <h1>DIGITAL SYSTEMS DESIGN</h1>
<span>SUBJECTS-CODE:EC3352</span>
<hr>
<br>
    <h2 class="head">UNIT I BASIC CONCEPTS 9</h2>
    <p>Review of number systems-representation-conversions, Review of Boolean algebra- theorems, sum of product and product of 
        sum simplification, canonical forms min term and max term, Simplification of Boolean expressions-Karnaugh map, completely and 
        incompletely specified functions, Implementation of Boolean expressions using universal gates ,Tabulation methods. <br><a href="">Read more...</a> </p>

    <h2 class="head">UNIT II COMBINATIONAL LOGIC CIRCUITS 9</h2>
<P>Problem formulation and design of combinational circuits - Code-Converters, Half and Full Adders, Binary Parallel Adder – Carry look ahead 
    Adder, BCD Adder, Magnitude Comparator, Decoder, Encoder, Priority Encoder, Mux/Demux, Case study: Digital trans-receiver / 8 bit Arithmetic and 
    logic unit, Parity Generator/Checker, Seven Segment display decoder
    <br><a href="">Read more...</a>
</P>

<h2 class="head">UNIT III SYNCHRONOUS SEQUENTIAL CIRCUITS 9</h2>
<p>Latches, Flip flops – SR, JK, T, D, Master/Slave FF, Triggering of FF, Analysis and design of clocked sequential circuits – Design - 
    Moore/Mealy models, state minimization, state assignment,lock - out condition circuit implementation - Counters, Ripple Counters, 
    Ring Counters, Shift registers, Universal Shift Register. Model Development: Designing of rolling display/real time clock.
    <br><a href="">Read more...</a>
</p>

<h2 class="head">UNIT IV ASYNCHRONOUS SEQUENTIAL CIRCUITS 9</h2>
<p>Stable and Unstable states, output specifications, cycles and races, state reduction, race free assignments, Hazards, Essential Hazards, 
    Fundamental and Pulse mode sequential circuits, Design of Hazard free circuits.
    <br><a href="">Read more...</a>
</p>

<h2 class="head">UNIT V LOGIC FAMILIES AND PROGRAMMABLE LOGIC DEVICES 9</h2>
<p>Logic families- Propagation Delay, Fan - In and Fan - Out - Noise Margin - RTL ,TTL,ECL, CMOS - Comparison of Logic families - 
    Implementation of combinational logic/sequential logic design using standard ICs, PROM, PLA and PAL, basic memory, static ROM,PROM,EPROM,EEPROM 
    EAPROM.
    <br><a href="">Read more...</a>
</p>
<h3>TEXTBOOKS :</h3>
<h3>1. M. Morris Mano and Michael D. Ciletti, ‘Digital Design’, Pearson, 5th Edition, 2013.(Unit - I -V)</h3>
<h4>REFERENCES :</h4>
<p id="book">
1. Charles H. Roth, Jr, ‘Fundamentals of Logic Design’, Jaico Books, 4th Edition, 2002.
2. William I. Fletcher, "An Engineering Approach to Digital Design", Prentice- Hall of India, 1980.
3. Floyd T.L., "Digital Fundamentals", Charles E. Merril publishing company,1982.
4. John. F. Wakerly, "Digital Design Principles and Practices", Pearson Education, 4 th Edition,2007.
</p>
    </div>
</body>
</html>