<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/intel/e1000/e1000-8.0.30/src/e1000_defines.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_0aa32237f90cad5b43b1dfe5d6b3443b.html">intel</a>      </li>
      <li class="navelem"><a class="el" href="dir_b064440f672cf1ec5d7b2cc914176ee8.html">e1000</a>      </li>
      <li class="navelem"><a class="el" href="dir_4859a2408a6c51d613c0d7311f4668c5.html">e1000-8.0.30</a>      </li>
      <li class="navelem"><a class="el" href="dir_b0d38ad6b7203b1acf95bbe85f205e61.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">e1000_defines.h</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">  Intel PRO/1000 Linux driver</span>
<a name="l00004"></a>00004 <span class="comment">  Copyright(c) 1999 - 2010 Intel Corporation.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">  This program is free software; you can redistribute it and/or modify it</span>
<a name="l00007"></a>00007 <span class="comment">  under the terms and conditions of the GNU General Public License,</span>
<a name="l00008"></a>00008 <span class="comment">  version 2, as published by the Free Software Foundation.</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<a name="l00011"></a>00011 <span class="comment">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<a name="l00012"></a>00012 <span class="comment">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<a name="l00013"></a>00013 <span class="comment">  more details.</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">  You should have received a copy of the GNU General Public License along with</span>
<a name="l00016"></a>00016 <span class="comment">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00017"></a>00017 <span class="comment">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">  The full GNU General Public License is included in this distribution in</span>
<a name="l00020"></a>00020 <span class="comment">  the file called &quot;COPYING&quot;.</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">  Contact Information:</span>
<a name="l00023"></a>00023 <span class="comment">  Linux NICS &lt;linux.nics@intel.com&gt;</span>
<a name="l00024"></a>00024 <span class="comment">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<a name="l00025"></a>00025 <span class="comment">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>
<a name="l00026"></a>00026 <span class="comment"></span>
<a name="l00027"></a>00027 <span class="comment">*******************************************************************************/</span>
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 <span class="preprocessor">#ifndef _E1000_DEFINES_H_</span>
<a name="l00030"></a>00030 <span class="preprocessor"></span><span class="preprocessor">#define _E1000_DEFINES_H_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span>
<a name="l00032"></a>00032 <span class="comment">/* Number of Transmit and Receive Descriptors must be a multiple of 8 */</span>
<a name="l00033"></a>00033 <span class="preprocessor">#define REQ_TX_DESCRIPTOR_MULTIPLE  8</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span><span class="preprocessor">#define REQ_RX_DESCRIPTOR_MULTIPLE  8</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span>
<a name="l00036"></a>00036 <span class="comment">/* Definitions for power management and wakeup registers */</span>
<a name="l00037"></a>00037 <span class="comment">/* Wake Up Control */</span>
<a name="l00038"></a>00038 <span class="preprocessor">#define E1000_WUC_APME       0x00000001 </span><span class="comment">/* APM Enable */</span>
<a name="l00039"></a>00039 <span class="preprocessor">#define E1000_WUC_PME_EN     0x00000002 </span><span class="comment">/* PME Enable */</span>
<a name="l00040"></a>00040 <span class="preprocessor">#define E1000_WUC_PME_STATUS 0x00000004 </span><span class="comment">/* PME Status */</span>
<a name="l00041"></a>00041 <span class="preprocessor">#define E1000_WUC_APMPME     0x00000008 </span><span class="comment">/* Assert PME on APM Wakeup */</span>
<a name="l00042"></a>00042 <span class="preprocessor">#define E1000_WUC_LSCWE      0x00000010 </span><span class="comment">/* Link Status wake up enable */</span>
<a name="l00043"></a>00043 <span class="preprocessor">#define E1000_WUC_LSCWO      0x00000020 </span><span class="comment">/* Link Status wake up override */</span>
<a name="l00044"></a>00044 <span class="preprocessor">#define E1000_WUC_SPM        0x80000000 </span><span class="comment">/* Enable SPM */</span>
<a name="l00045"></a>00045 <span class="preprocessor">#define E1000_WUC_PHY_WAKE   0x00000100 </span><span class="comment">/* if PHY supports wakeup */</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="comment">/* Wake Up Filter Control */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#define E1000_WUFC_LNKC 0x00000001 </span><span class="comment">/* Link Status Change Wakeup Enable */</span>
<a name="l00049"></a>00049 <span class="preprocessor">#define E1000_WUFC_MAG  0x00000002 </span><span class="comment">/* Magic Packet Wakeup Enable */</span>
<a name="l00050"></a>00050 <span class="preprocessor">#define E1000_WUFC_EX   0x00000004 </span><span class="comment">/* Directed Exact Wakeup Enable */</span>
<a name="l00051"></a>00051 <span class="preprocessor">#define E1000_WUFC_MC   0x00000008 </span><span class="comment">/* Directed Multicast Wakeup Enable */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#define E1000_WUFC_BC   0x00000010 </span><span class="comment">/* Broadcast Wakeup Enable */</span>
<a name="l00053"></a>00053 <span class="preprocessor">#define E1000_WUFC_ARP  0x00000020 </span><span class="comment">/* ARP Request Packet Wakeup Enable */</span>
<a name="l00054"></a>00054 <span class="preprocessor">#define E1000_WUFC_IPV4 0x00000040 </span><span class="comment">/* Directed IPv4 Packet Wakeup Enable */</span>
<a name="l00055"></a>00055 <span class="preprocessor">#define E1000_WUFC_IPV6 0x00000080 </span><span class="comment">/* Directed IPv6 Packet Wakeup Enable */</span>
<a name="l00056"></a>00056 <span class="preprocessor">#define E1000_WUFC_IGNORE_TCO   0x00008000 </span><span class="comment">/* Ignore WakeOn TCO packets */</span>
<a name="l00057"></a>00057 <span class="preprocessor">#define E1000_WUFC_FLX0 0x00010000 </span><span class="comment">/* Flexible Filter 0 Enable */</span>
<a name="l00058"></a>00058 <span class="preprocessor">#define E1000_WUFC_FLX1 0x00020000 </span><span class="comment">/* Flexible Filter 1 Enable */</span>
<a name="l00059"></a>00059 <span class="preprocessor">#define E1000_WUFC_FLX2 0x00040000 </span><span class="comment">/* Flexible Filter 2 Enable */</span>
<a name="l00060"></a>00060 <span class="preprocessor">#define E1000_WUFC_FLX3 0x00080000 </span><span class="comment">/* Flexible Filter 3 Enable */</span>
<a name="l00061"></a>00061 <span class="preprocessor">#define E1000_WUFC_ALL_FILTERS  0x000F00FF </span><span class="comment">/* Mask for all wakeup filters */</span>
<a name="l00062"></a>00062 <span class="preprocessor">#define E1000_WUFC_FLX_OFFSET   16 </span><span class="comment">/* Offset to the Flexible Filters bits */</span>
<a name="l00063"></a>00063 <span class="preprocessor">#define E1000_WUFC_FLX_FILTERS  0x000F0000 </span><span class="comment">/*Mask for the 4 flexible filters */</span>
<a name="l00064"></a>00064 
<a name="l00065"></a>00065 <span class="comment">/* Wake Up Status */</span>
<a name="l00066"></a>00066 <span class="preprocessor">#define E1000_WUS_LNKC         E1000_WUFC_LNKC</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define E1000_WUS_MAG          E1000_WUFC_MAG</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#define E1000_WUS_EX           E1000_WUFC_EX</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#define E1000_WUS_MC           E1000_WUFC_MC</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#define E1000_WUS_BC           E1000_WUFC_BC</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#define E1000_WUS_ARP          E1000_WUFC_ARP</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="preprocessor">#define E1000_WUS_IPV4         E1000_WUFC_IPV4</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define E1000_WUS_IPV6         E1000_WUFC_IPV6</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#define E1000_WUS_FLX0         E1000_WUFC_FLX0</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#define E1000_WUS_FLX1         E1000_WUFC_FLX1</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#define E1000_WUS_FLX2         E1000_WUFC_FLX2</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#define E1000_WUS_FLX3         E1000_WUFC_FLX3</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define E1000_WUS_FLX_FILTERS  E1000_WUFC_FLX_FILTERS</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>
<a name="l00080"></a>00080 <span class="comment">/* Wake Up Packet Length */</span>
<a name="l00081"></a>00081 <span class="preprocessor">#define E1000_WUPL_LENGTH_MASK 0x0FFF   </span><span class="comment">/* Only the lower 12 bits are valid */</span>
<a name="l00082"></a>00082 
<a name="l00083"></a>00083 <span class="comment">/* Four Flexible Filters are supported */</span>
<a name="l00084"></a>00084 <span class="preprocessor">#define E1000_FLEXIBLE_FILTER_COUNT_MAX 4</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span>
<a name="l00086"></a>00086 <span class="comment">/* Each Flexible Filter is at most 128 (0x80) bytes in length */</span>
<a name="l00087"></a>00087 <span class="preprocessor">#define E1000_FLEXIBLE_FILTER_SIZE_MAX  128</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">#define E1000_FFLT_SIZE E1000_FLEXIBLE_FILTER_COUNT_MAX</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define E1000_FFMT_SIZE E1000_FLEXIBLE_FILTER_SIZE_MAX</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">#define E1000_FFVT_SIZE E1000_FLEXIBLE_FILTER_SIZE_MAX</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a>00093 <span class="comment">/* Extended Device Control */</span>
<a name="l00094"></a>00094 <span class="preprocessor">#define E1000_CTRL_EXT_GPI0_EN   0x00000001 </span><span class="comment">/* Maps SDP4 to GPI0 */</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define E1000_CTRL_EXT_GPI1_EN   0x00000002 </span><span class="comment">/* Maps SDP5 to GPI1 */</span>
<a name="l00096"></a>00096 <span class="preprocessor">#define E1000_CTRL_EXT_PHYINT_EN E1000_CTRL_EXT_GPI1_EN</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_GPI2_EN   0x00000004 </span><span class="comment">/* Maps SDP6 to GPI2 */</span>
<a name="l00098"></a>00098 <span class="preprocessor">#define E1000_CTRL_EXT_GPI3_EN   0x00000008 </span><span class="comment">/* Maps SDP7 to GPI3 */</span>
<a name="l00099"></a>00099 <span class="comment">/* Reserved (bits 4,5) in &gt;= 82575 */</span>
<a name="l00100"></a>00100 <span class="preprocessor">#define E1000_CTRL_EXT_SDP4_DATA 0x00000010 </span><span class="comment">/* Value of SW Definable Pin 4 */</span>
<a name="l00101"></a>00101 <span class="preprocessor">#define E1000_CTRL_EXT_SDP5_DATA 0x00000020 </span><span class="comment">/* Value of SW Definable Pin 5 */</span>
<a name="l00102"></a>00102 <span class="preprocessor">#define E1000_CTRL_EXT_PHY_INT   E1000_CTRL_EXT_SDP5_DATA</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_SDP6_DATA 0x00000040 </span><span class="comment">/* Value of SW Definable Pin 6 */</span>
<a name="l00104"></a>00104 <span class="preprocessor">#define E1000_CTRL_EXT_SDP3_DATA 0x00000080 </span><span class="comment">/* Value of SW Definable Pin 3 */</span>
<a name="l00105"></a>00105 <span class="comment">/* SDP 4/5 (bits 8,9) are reserved in &gt;= 82575 */</span>
<a name="l00106"></a>00106 <span class="preprocessor">#define E1000_CTRL_EXT_SDP4_DIR  0x00000100 </span><span class="comment">/* Direction of SDP4 0=in 1=out */</span>
<a name="l00107"></a>00107 <span class="preprocessor">#define E1000_CTRL_EXT_SDP5_DIR  0x00000200 </span><span class="comment">/* Direction of SDP5 0=in 1=out */</span>
<a name="l00108"></a>00108 <span class="preprocessor">#define E1000_CTRL_EXT_SDP6_DIR  0x00000400 </span><span class="comment">/* Direction of SDP6 0=in 1=out */</span>
<a name="l00109"></a>00109 <span class="preprocessor">#define E1000_CTRL_EXT_SDP3_DIR  0x00000800 </span><span class="comment">/* Direction of SDP3 0=in 1=out */</span>
<a name="l00110"></a>00110 <span class="preprocessor">#define E1000_CTRL_EXT_ASDCHK    0x00001000 </span><span class="comment">/* Initiate an ASD sequence */</span>
<a name="l00111"></a>00111 <span class="preprocessor">#define E1000_CTRL_EXT_EE_RST    0x00002000 </span><span class="comment">/* Reinitialize from EEPROM */</span>
<a name="l00112"></a>00112 <span class="preprocessor">#define E1000_CTRL_EXT_IPS       0x00004000 </span><span class="comment">/* Invert Power State */</span>
<a name="l00113"></a>00113 <span class="preprocessor">#define E1000_CTRL_EXT_SPD_BYPS  0x00008000 </span><span class="comment">/* Speed Select Bypass */</span>
<a name="l00114"></a>00114 <span class="preprocessor">#define E1000_CTRL_EXT_RO_DIS    0x00020000 </span><span class="comment">/* Relaxed Ordering disable */</span>
<a name="l00115"></a>00115 <span class="preprocessor">#define E1000_CTRL_EXT_DMA_DYN_CLK_EN 0x00080000 </span><span class="comment">/* DMA Dynamic Clock Gating */</span>
<a name="l00116"></a>00116 <span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_MASK 0x00C00000</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_GMII 0x00000000</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_TBI  0x00C00000</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_KMRN    0x00000000</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_PCIE_SERDES  0x00C00000</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_PCIX_SERDES  0x00800000</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_LINK_MODE_SGMII   0x00800000</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_EIAME          0x01000000</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_IRCA           0x00000001</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_WR_WMARK_MASK  0x03000000</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_WR_WMARK_256   0x00000000</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_WR_WMARK_320   0x01000000</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_WR_WMARK_384   0x02000000</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_WR_WMARK_448   0x03000000</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_CANC           0x04000000 </span><span class="comment">/* Int delay cancellation */</span>
<a name="l00131"></a>00131 <span class="preprocessor">#define E1000_CTRL_EXT_DRV_LOAD       0x10000000 </span><span class="comment">/* Driver loaded bit for FW */</span>
<a name="l00132"></a>00132 <span class="comment">/* IAME enable bit (27) was removed in &gt;= 82575 */</span>
<a name="l00133"></a>00133 <span class="preprocessor">#define E1000_CTRL_EXT_IAME          0x08000000 </span><span class="comment">/* Int acknowledge Auto-mask */</span>
<a name="l00134"></a>00134 <span class="preprocessor">#define E1000_CRTL_EXT_PB_PAREN       0x01000000 </span><span class="comment">/* packet buffer parity error</span>
<a name="l00135"></a>00135 <span class="comment">                                                  * detection enabled */</span>
<a name="l00136"></a>00136 <span class="preprocessor">#define E1000_CTRL_EXT_DF_PAREN       0x02000000 </span><span class="comment">/* descriptor FIFO parity</span>
<a name="l00137"></a>00137 <span class="comment">                                                  * error detection enable */</span>
<a name="l00138"></a>00138 <span class="preprocessor">#define E1000_CTRL_EXT_GHOST_PAREN    0x40000000</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_EXT_PBA_CLR        0x80000000 </span><span class="comment">/* PBA Clear */</span>
<a name="l00140"></a>00140 <span class="preprocessor">#define E1000_I2CCMD_REG_ADDR_SHIFT   16</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define E1000_I2CCMD_REG_ADDR         0x00FF0000</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#define E1000_I2CCMD_PHY_ADDR_SHIFT   24</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#define E1000_I2CCMD_PHY_ADDR         0x07000000</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="preprocessor">#define E1000_I2CCMD_OPCODE_READ      0x08000000</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">#define E1000_I2CCMD_OPCODE_WRITE     0x00000000</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="preprocessor">#define E1000_I2CCMD_RESET            0x10000000</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span><span class="preprocessor">#define E1000_I2CCMD_READY            0x20000000</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#define E1000_I2CCMD_INTERRUPT_ENA    0x40000000</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#define E1000_I2CCMD_ERROR            0x80000000</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MAX_SGMII_PHY_REG_ADDR  255</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#define E1000_I2CCMD_PHY_TIMEOUT      200</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>
<a name="l00153"></a>00153 <span class="comment">/* Receive Descriptor bit definitions */</span>
<a name="l00154"></a>00154 <span class="preprocessor">#define E1000_RXD_STAT_DD       0x01    </span><span class="comment">/* Descriptor Done */</span>
<a name="l00155"></a>00155 <span class="preprocessor">#define E1000_RXD_STAT_EOP      0x02    </span><span class="comment">/* End of Packet */</span>
<a name="l00156"></a>00156 <span class="preprocessor">#define E1000_RXD_STAT_IXSM     0x04    </span><span class="comment">/* Ignore checksum */</span>
<a name="l00157"></a>00157 <span class="preprocessor">#define E1000_RXD_STAT_VP       0x08    </span><span class="comment">/* IEEE VLAN Packet */</span>
<a name="l00158"></a>00158 <span class="preprocessor">#define E1000_RXD_STAT_UDPCS    0x10    </span><span class="comment">/* UDP xsum calculated */</span>
<a name="l00159"></a>00159 <span class="preprocessor">#define E1000_RXD_STAT_TCPCS    0x20    </span><span class="comment">/* TCP xsum calculated */</span>
<a name="l00160"></a>00160 <span class="preprocessor">#define E1000_RXD_STAT_IPCS     0x40    </span><span class="comment">/* IP xsum calculated */</span>
<a name="l00161"></a>00161 <span class="preprocessor">#define E1000_RXD_STAT_PIF      0x80    </span><span class="comment">/* passed in-exact filter */</span>
<a name="l00162"></a>00162 <span class="preprocessor">#define E1000_RXD_STAT_CRCV     0x100   </span><span class="comment">/* Speculative CRC Valid */</span>
<a name="l00163"></a>00163 <span class="preprocessor">#define E1000_RXD_STAT_IPIDV    0x200   </span><span class="comment">/* IP identification valid */</span>
<a name="l00164"></a>00164 <span class="preprocessor">#define E1000_RXD_STAT_UDPV     0x400   </span><span class="comment">/* Valid UDP checksum */</span>
<a name="l00165"></a>00165 <span class="preprocessor">#define E1000_RXD_STAT_DYNINT   0x800   </span><span class="comment">/* Pkt caused INT via DYNINT */</span>
<a name="l00166"></a>00166 <span class="preprocessor">#define E1000_RXD_STAT_ACK      0x8000  </span><span class="comment">/* ACK Packet indication */</span>
<a name="l00167"></a>00167 <span class="preprocessor">#define E1000_RXD_ERR_CE        0x01    </span><span class="comment">/* CRC Error */</span>
<a name="l00168"></a>00168 <span class="preprocessor">#define E1000_RXD_ERR_SE        0x02    </span><span class="comment">/* Symbol Error */</span>
<a name="l00169"></a>00169 <span class="preprocessor">#define E1000_RXD_ERR_SEQ       0x04    </span><span class="comment">/* Sequence Error */</span>
<a name="l00170"></a>00170 <span class="preprocessor">#define E1000_RXD_ERR_CXE       0x10    </span><span class="comment">/* Carrier Extension Error */</span>
<a name="l00171"></a>00171 <span class="preprocessor">#define E1000_RXD_ERR_TCPE      0x20    </span><span class="comment">/* TCP/UDP Checksum Error */</span>
<a name="l00172"></a>00172 <span class="preprocessor">#define E1000_RXD_ERR_IPE       0x40    </span><span class="comment">/* IP Checksum Error */</span>
<a name="l00173"></a>00173 <span class="preprocessor">#define E1000_RXD_ERR_RXE       0x80    </span><span class="comment">/* Rx Data Error */</span>
<a name="l00174"></a>00174 <span class="preprocessor">#define E1000_RXD_SPC_VLAN_MASK 0x0FFF  </span><span class="comment">/* VLAN ID is in lower 12 bits */</span>
<a name="l00175"></a>00175 <span class="preprocessor">#define E1000_RXD_SPC_PRI_MASK  0xE000  </span><span class="comment">/* Priority is in upper 3 bits */</span>
<a name="l00176"></a>00176 <span class="preprocessor">#define E1000_RXD_SPC_PRI_SHIFT 13</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXD_SPC_CFI_MASK  0x1000  </span><span class="comment">/* CFI is bit 12 */</span>
<a name="l00178"></a>00178 <span class="preprocessor">#define E1000_RXD_SPC_CFI_SHIFT 12</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>
<a name="l00180"></a>00180 <span class="preprocessor">#define E1000_RXDEXT_STATERR_CE    0x01000000</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDEXT_STATERR_SE    0x02000000</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDEXT_STATERR_SEQ   0x04000000</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDEXT_STATERR_CXE   0x10000000</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDEXT_STATERR_TCPE  0x20000000</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDEXT_STATERR_IPE   0x40000000</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDEXT_STATERR_RXE   0x80000000</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span>
<a name="l00188"></a>00188 <span class="comment">/* mask to determine if packets should be dropped due to frame errors */</span>
<a name="l00189"></a>00189 <span class="preprocessor">#define E1000_RXD_ERR_FRAME_ERR_MASK ( \</span>
<a name="l00190"></a>00190 <span class="preprocessor">    E1000_RXD_ERR_CE  |                \</span>
<a name="l00191"></a>00191 <span class="preprocessor">    E1000_RXD_ERR_SE  |                \</span>
<a name="l00192"></a>00192 <span class="preprocessor">    E1000_RXD_ERR_SEQ |                \</span>
<a name="l00193"></a>00193 <span class="preprocessor">    E1000_RXD_ERR_CXE |                \</span>
<a name="l00194"></a>00194 <span class="preprocessor">    E1000_RXD_ERR_RXE)</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span>
<a name="l00196"></a>00196 <span class="comment">/* Same mask, but for extended and packet split descriptors */</span>
<a name="l00197"></a>00197 <span class="preprocessor">#define E1000_RXDEXT_ERR_FRAME_ERR_MASK ( \</span>
<a name="l00198"></a>00198 <span class="preprocessor">    E1000_RXDEXT_STATERR_CE  |            \</span>
<a name="l00199"></a>00199 <span class="preprocessor">    E1000_RXDEXT_STATERR_SE  |            \</span>
<a name="l00200"></a>00200 <span class="preprocessor">    E1000_RXDEXT_STATERR_SEQ |            \</span>
<a name="l00201"></a>00201 <span class="preprocessor">    E1000_RXDEXT_STATERR_CXE |            \</span>
<a name="l00202"></a>00202 <span class="preprocessor">    E1000_RXDEXT_STATERR_RXE)</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>
<a name="l00204"></a>00204 <span class="preprocessor">#define E1000_MRQC_ENABLE_MASK                 0x00000007</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MRQC_ENABLE_RSS_2Q               0x00000001</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MRQC_ENABLE_RSS_INT              0x00000004</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MRQC_RSS_FIELD_MASK              0xFFFF0000</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV4_TCP          0x00010000</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV4              0x00020000</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6_TCP_EX       0x00040000</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6_EX           0x00080000</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6              0x00100000</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MRQC_RSS_FIELD_IPV6_TCP          0x00200000</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span>
<a name="l00215"></a>00215 <span class="preprocessor">#define E1000_RXDPS_HDRSTAT_HDRSP              0x00008000</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RXDPS_HDRSTAT_HDRLEN_MASK        0x000003FF</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span>
<a name="l00218"></a>00218 <span class="comment">/* Management Control */</span>
<a name="l00219"></a>00219 <span class="preprocessor">#define E1000_MANC_SMBUS_EN      0x00000001 </span><span class="comment">/* SMBus Enabled - RO */</span>
<a name="l00220"></a>00220 <span class="preprocessor">#define E1000_MANC_ASF_EN        0x00000002 </span><span class="comment">/* ASF Enabled - RO */</span>
<a name="l00221"></a>00221 <span class="preprocessor">#define E1000_MANC_R_ON_FORCE    0x00000004 </span><span class="comment">/* Reset on Force TCO - RO */</span>
<a name="l00222"></a>00222 <span class="preprocessor">#define E1000_MANC_RMCP_EN       0x00000100 </span><span class="comment">/* Enable RCMP 026Fh Filtering */</span>
<a name="l00223"></a>00223 <span class="preprocessor">#define E1000_MANC_0298_EN       0x00000200 </span><span class="comment">/* Enable RCMP 0298h Filtering */</span>
<a name="l00224"></a>00224 <span class="preprocessor">#define E1000_MANC_IPV4_EN       0x00000400 </span><span class="comment">/* Enable IPv4 */</span>
<a name="l00225"></a>00225 <span class="preprocessor">#define E1000_MANC_IPV6_EN       0x00000800 </span><span class="comment">/* Enable IPv6 */</span>
<a name="l00226"></a>00226 <span class="preprocessor">#define E1000_MANC_SNAP_EN       0x00001000 </span><span class="comment">/* Accept LLC/SNAP */</span>
<a name="l00227"></a>00227 <span class="preprocessor">#define E1000_MANC_ARP_EN        0x00002000 </span><span class="comment">/* Enable ARP Request Filtering */</span>
<a name="l00228"></a>00228 <span class="comment">/* Enable Neighbor Discovery Filtering */</span>
<a name="l00229"></a>00229 <span class="preprocessor">#define E1000_MANC_NEIGHBOR_EN   0x00004000</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MANC_ARP_RES_EN    0x00008000 </span><span class="comment">/* Enable ARP response Filtering */</span>
<a name="l00231"></a>00231 <span class="preprocessor">#define E1000_MANC_TCO_RESET     0x00010000 </span><span class="comment">/* TCO Reset Occurred */</span>
<a name="l00232"></a>00232 <span class="preprocessor">#define E1000_MANC_RCV_TCO_EN    0x00020000 </span><span class="comment">/* Receive TCO Packets Enabled */</span>
<a name="l00233"></a>00233 <span class="preprocessor">#define E1000_MANC_REPORT_STATUS 0x00040000 </span><span class="comment">/* Status Reporting Enabled */</span>
<a name="l00234"></a>00234 <span class="preprocessor">#define E1000_MANC_RCV_ALL       0x00080000 </span><span class="comment">/* Receive All Enabled */</span>
<a name="l00235"></a>00235 <span class="preprocessor">#define E1000_MANC_BLK_PHY_RST_ON_IDE   0x00040000 </span><span class="comment">/* Block phy resets */</span>
<a name="l00236"></a>00236 <span class="comment">/* Enable MAC address filtering */</span>
<a name="l00237"></a>00237 <span class="preprocessor">#define E1000_MANC_EN_MAC_ADDR_FILTER   0x00100000</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="comment">/* Enable MNG packets to host memory */</span>
<a name="l00239"></a>00239 <span class="preprocessor">#define E1000_MANC_EN_MNG2HOST   0x00200000</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="comment">/* Enable IP address filtering */</span>
<a name="l00241"></a>00241 <span class="preprocessor">#define E1000_MANC_EN_IP_ADDR_FILTER    0x00400000</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MANC_EN_XSUM_FILTER   0x00800000 </span><span class="comment">/* Enable checksum filtering */</span>
<a name="l00243"></a>00243 <span class="preprocessor">#define E1000_MANC_BR_EN            0x01000000 </span><span class="comment">/* Enable broadcast filtering */</span>
<a name="l00244"></a>00244 <span class="preprocessor">#define E1000_MANC_SMB_REQ       0x01000000 </span><span class="comment">/* SMBus Request */</span>
<a name="l00245"></a>00245 <span class="preprocessor">#define E1000_MANC_SMB_GNT       0x02000000 </span><span class="comment">/* SMBus Grant */</span>
<a name="l00246"></a>00246 <span class="preprocessor">#define E1000_MANC_SMB_CLK_IN    0x04000000 </span><span class="comment">/* SMBus Clock In */</span>
<a name="l00247"></a>00247 <span class="preprocessor">#define E1000_MANC_SMB_DATA_IN   0x08000000 </span><span class="comment">/* SMBus Data In */</span>
<a name="l00248"></a>00248 <span class="preprocessor">#define E1000_MANC_SMB_DATA_OUT  0x10000000 </span><span class="comment">/* SMBus Data Out */</span>
<a name="l00249"></a>00249 <span class="preprocessor">#define E1000_MANC_SMB_CLK_OUT   0x20000000 </span><span class="comment">/* SMBus Clock Out */</span>
<a name="l00250"></a>00250 
<a name="l00251"></a>00251 <span class="preprocessor">#define E1000_MANC_SMB_DATA_OUT_SHIFT  28 </span><span class="comment">/* SMBus Data Out Shift */</span>
<a name="l00252"></a>00252 <span class="preprocessor">#define E1000_MANC_SMB_CLK_OUT_SHIFT   29 </span><span class="comment">/* SMBus Clock Out Shift */</span>
<a name="l00253"></a>00253 
<a name="l00254"></a>00254 <span class="preprocessor">#define E1000_MANC2H_PORT_623    0x00000020 </span><span class="comment">/* Port 0x26f */</span>
<a name="l00255"></a>00255 <span class="preprocessor">#define E1000_MANC2H_PORT_664    0x00000040 </span><span class="comment">/* Port 0x298 */</span>
<a name="l00256"></a>00256 <span class="preprocessor">#define E1000_MDEF_PORT_623      0x00000800 </span><span class="comment">/* Port 0x26f */</span>
<a name="l00257"></a>00257 <span class="preprocessor">#define E1000_MDEF_PORT_664      0x00000400 </span><span class="comment">/* Port 0x298 */</span>
<a name="l00258"></a>00258 
<a name="l00259"></a>00259 <span class="comment">/* Receive Control */</span>
<a name="l00260"></a>00260 <span class="preprocessor">#define E1000_RCTL_RST            0x00000001    </span><span class="comment">/* Software reset */</span>
<a name="l00261"></a>00261 <span class="preprocessor">#define E1000_RCTL_EN             0x00000002    </span><span class="comment">/* enable */</span>
<a name="l00262"></a>00262 <span class="preprocessor">#define E1000_RCTL_SBP            0x00000004    </span><span class="comment">/* store bad packet */</span>
<a name="l00263"></a>00263 <span class="preprocessor">#define E1000_RCTL_UPE            0x00000008    </span><span class="comment">/* unicast promisc enable */</span>
<a name="l00264"></a>00264 <span class="preprocessor">#define E1000_RCTL_MPE            0x00000010    </span><span class="comment">/* multicast promisc enable */</span>
<a name="l00265"></a>00265 <span class="preprocessor">#define E1000_RCTL_LPE            0x00000020    </span><span class="comment">/* long packet enable */</span>
<a name="l00266"></a>00266 <span class="preprocessor">#define E1000_RCTL_LBM_NO         0x00000000    </span><span class="comment">/* no loopback mode */</span>
<a name="l00267"></a>00267 <span class="preprocessor">#define E1000_RCTL_LBM_MAC        0x00000040    </span><span class="comment">/* MAC loopback mode */</span>
<a name="l00268"></a>00268 <span class="preprocessor">#define E1000_RCTL_LBM_SLP        0x00000080    </span><span class="comment">/* serial link loopback mode */</span>
<a name="l00269"></a>00269 <span class="preprocessor">#define E1000_RCTL_LBM_TCVR       0x000000C0    </span><span class="comment">/* tcvr loopback mode */</span>
<a name="l00270"></a>00270 <span class="preprocessor">#define E1000_RCTL_DTYP_MASK      0x00000C00    </span><span class="comment">/* Descriptor type mask */</span>
<a name="l00271"></a>00271 <span class="preprocessor">#define E1000_RCTL_DTYP_PS        0x00000400    </span><span class="comment">/* Packet Split descriptor */</span>
<a name="l00272"></a>00272 <span class="preprocessor">#define E1000_RCTL_RDMTS_HALF     0x00000000    </span><span class="comment">/* Rx desc min thresh size */</span>
<a name="l00273"></a>00273 <span class="preprocessor">#define E1000_RCTL_RDMTS_QUAT     0x00000100    </span><span class="comment">/* Rx desc min thresh size */</span>
<a name="l00274"></a>00274 <span class="preprocessor">#define E1000_RCTL_RDMTS_EIGTH    0x00000200    </span><span class="comment">/* Rx desc min thresh size */</span>
<a name="l00275"></a>00275 <span class="preprocessor">#define E1000_RCTL_MO_SHIFT       12            </span><span class="comment">/* multicast offset shift */</span>
<a name="l00276"></a>00276 <span class="preprocessor">#define E1000_RCTL_MO_0           0x00000000    </span><span class="comment">/* multicast offset 11:0 */</span>
<a name="l00277"></a>00277 <span class="preprocessor">#define E1000_RCTL_MO_1           0x00001000    </span><span class="comment">/* multicast offset 12:1 */</span>
<a name="l00278"></a>00278 <span class="preprocessor">#define E1000_RCTL_MO_2           0x00002000    </span><span class="comment">/* multicast offset 13:2 */</span>
<a name="l00279"></a>00279 <span class="preprocessor">#define E1000_RCTL_MO_3           0x00003000    </span><span class="comment">/* multicast offset 15:4 */</span>
<a name="l00280"></a>00280 <span class="preprocessor">#define E1000_RCTL_MDR            0x00004000    </span><span class="comment">/* multicast desc ring 0 */</span>
<a name="l00281"></a>00281 <span class="preprocessor">#define E1000_RCTL_BAM            0x00008000    </span><span class="comment">/* broadcast enable */</span>
<a name="l00282"></a>00282 <span class="comment">/* these buffer sizes are valid if E1000_RCTL_BSEX is 0 */</span>
<a name="l00283"></a>00283 <span class="preprocessor">#define E1000_RCTL_SZ_2048        0x00000000    </span><span class="comment">/* Rx buffer size 2048 */</span>
<a name="l00284"></a>00284 <span class="preprocessor">#define E1000_RCTL_SZ_1024        0x00010000    </span><span class="comment">/* Rx buffer size 1024 */</span>
<a name="l00285"></a>00285 <span class="preprocessor">#define E1000_RCTL_SZ_512         0x00020000    </span><span class="comment">/* Rx buffer size 512 */</span>
<a name="l00286"></a>00286 <span class="preprocessor">#define E1000_RCTL_SZ_256         0x00030000    </span><span class="comment">/* Rx buffer size 256 */</span>
<a name="l00287"></a>00287 <span class="comment">/* these buffer sizes are valid if E1000_RCTL_BSEX is 1 */</span>
<a name="l00288"></a>00288 <span class="preprocessor">#define E1000_RCTL_SZ_16384       0x00010000    </span><span class="comment">/* Rx buffer size 16384 */</span>
<a name="l00289"></a>00289 <span class="preprocessor">#define E1000_RCTL_SZ_8192        0x00020000    </span><span class="comment">/* Rx buffer size 8192 */</span>
<a name="l00290"></a>00290 <span class="preprocessor">#define E1000_RCTL_SZ_4096        0x00030000    </span><span class="comment">/* Rx buffer size 4096 */</span>
<a name="l00291"></a>00291 <span class="preprocessor">#define E1000_RCTL_VFE            0x00040000    </span><span class="comment">/* vlan filter enable */</span>
<a name="l00292"></a>00292 <span class="preprocessor">#define E1000_RCTL_CFIEN          0x00080000    </span><span class="comment">/* canonical form enable */</span>
<a name="l00293"></a>00293 <span class="preprocessor">#define E1000_RCTL_CFI            0x00100000    </span><span class="comment">/* canonical form indicator */</span>
<a name="l00294"></a>00294 <span class="preprocessor">#define E1000_RCTL_DPF            0x00400000    </span><span class="comment">/* discard pause frames */</span>
<a name="l00295"></a>00295 <span class="preprocessor">#define E1000_RCTL_PMCF           0x00800000    </span><span class="comment">/* pass MAC control frames */</span>
<a name="l00296"></a>00296 <span class="preprocessor">#define E1000_RCTL_BSEX           0x02000000    </span><span class="comment">/* Buffer size extension */</span>
<a name="l00297"></a>00297 <span class="preprocessor">#define E1000_RCTL_SECRC          0x04000000    </span><span class="comment">/* Strip Ethernet CRC */</span>
<a name="l00298"></a>00298 <span class="preprocessor">#define E1000_RCTL_FLXBUF_MASK    0x78000000    </span><span class="comment">/* Flexible buffer size */</span>
<a name="l00299"></a>00299 <span class="preprocessor">#define E1000_RCTL_FLXBUF_SHIFT   27            </span><span class="comment">/* Flexible buffer shift */</span>
<a name="l00300"></a>00300 
<a name="l00301"></a>00301 <span class="comment">/*</span>
<a name="l00302"></a>00302 <span class="comment"> * Use byte values for the following shift parameters</span>
<a name="l00303"></a>00303 <span class="comment"> * Usage:</span>
<a name="l00304"></a>00304 <span class="comment"> *     psrctl |= (((ROUNDUP(value0, 128) &gt;&gt; E1000_PSRCTL_BSIZE0_SHIFT) &amp;</span>
<a name="l00305"></a>00305 <span class="comment"> *                  E1000_PSRCTL_BSIZE0_MASK) |</span>
<a name="l00306"></a>00306 <span class="comment"> *                ((ROUNDUP(value1, 1024) &gt;&gt; E1000_PSRCTL_BSIZE1_SHIFT) &amp;</span>
<a name="l00307"></a>00307 <span class="comment"> *                  E1000_PSRCTL_BSIZE1_MASK) |</span>
<a name="l00308"></a>00308 <span class="comment"> *                ((ROUNDUP(value2, 1024) &lt;&lt; E1000_PSRCTL_BSIZE2_SHIFT) &amp;</span>
<a name="l00309"></a>00309 <span class="comment"> *                  E1000_PSRCTL_BSIZE2_MASK) |</span>
<a name="l00310"></a>00310 <span class="comment"> *                ((ROUNDUP(value3, 1024) &lt;&lt; E1000_PSRCTL_BSIZE3_SHIFT) |;</span>
<a name="l00311"></a>00311 <span class="comment"> *                  E1000_PSRCTL_BSIZE3_MASK))</span>
<a name="l00312"></a>00312 <span class="comment"> * where value0 = [128..16256],  default=256</span>
<a name="l00313"></a>00313 <span class="comment"> *       value1 = [1024..64512], default=4096</span>
<a name="l00314"></a>00314 <span class="comment"> *       value2 = [0..64512],    default=4096</span>
<a name="l00315"></a>00315 <span class="comment"> *       value3 = [0..64512],    default=0</span>
<a name="l00316"></a>00316 <span class="comment"> */</span>
<a name="l00317"></a>00317 
<a name="l00318"></a>00318 <span class="preprocessor">#define E1000_PSRCTL_BSIZE0_MASK   0x0000007F</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PSRCTL_BSIZE1_MASK   0x00003F00</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PSRCTL_BSIZE2_MASK   0x003F0000</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PSRCTL_BSIZE3_MASK   0x3F000000</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span>
<a name="l00323"></a>00323 <span class="preprocessor">#define E1000_PSRCTL_BSIZE0_SHIFT  7            </span><span class="comment">/* Shift _right_ 7 */</span>
<a name="l00324"></a>00324 <span class="preprocessor">#define E1000_PSRCTL_BSIZE1_SHIFT  2            </span><span class="comment">/* Shift _right_ 2 */</span>
<a name="l00325"></a>00325 <span class="preprocessor">#define E1000_PSRCTL_BSIZE2_SHIFT  6            </span><span class="comment">/* Shift _left_ 6 */</span>
<a name="l00326"></a>00326 <span class="preprocessor">#define E1000_PSRCTL_BSIZE3_SHIFT 14            </span><span class="comment">/* Shift _left_ 14 */</span>
<a name="l00327"></a>00327 
<a name="l00328"></a>00328 <span class="comment">/* SWFW_SYNC Definitions */</span>
<a name="l00329"></a>00329 <span class="preprocessor">#define E1000_SWFW_EEP_SM   0x01</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SWFW_PHY0_SM  0x02</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SWFW_PHY1_SM  0x04</span>
<a name="l00332"></a>00332 <span class="preprocessor"></span><span class="preprocessor">#define E1000_SWFW_CSR_SM   0x08</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span>
<a name="l00334"></a>00334 <span class="comment">/* FACTPS Definitions */</span>
<a name="l00335"></a>00335 <span class="preprocessor">#define E1000_FACTPS_LFS    0x40000000  </span><span class="comment">/* LAN Function Select */</span>
<a name="l00336"></a>00336 <span class="comment">/* Device Control */</span>
<a name="l00337"></a>00337 <span class="preprocessor">#define E1000_CTRL_FD       0x00000001  </span><span class="comment">/* Full duplex.0=half; 1=full */</span>
<a name="l00338"></a>00338 <span class="preprocessor">#define E1000_CTRL_BEM      0x00000002  </span><span class="comment">/* Endian Mode.0=little,1=big */</span>
<a name="l00339"></a>00339 <span class="preprocessor">#define E1000_CTRL_PRIOR    0x00000004  </span><span class="comment">/* Priority on PCI. 0=rx,1=fair */</span>
<a name="l00340"></a>00340 <span class="preprocessor">#define E1000_CTRL_GIO_MASTER_DISABLE 0x00000004 </span><span class="comment">/*Blocks new Master reqs */</span>
<a name="l00341"></a>00341 <span class="preprocessor">#define E1000_CTRL_LRST     0x00000008  </span><span class="comment">/* Link reset. 0=normal,1=reset */</span>
<a name="l00342"></a>00342 <span class="preprocessor">#define E1000_CTRL_TME      0x00000010  </span><span class="comment">/* Test mode. 0=normal,1=test */</span>
<a name="l00343"></a>00343 <span class="preprocessor">#define E1000_CTRL_SLE      0x00000020  </span><span class="comment">/* Serial Link on 0=dis,1=en */</span>
<a name="l00344"></a>00344 <span class="preprocessor">#define E1000_CTRL_ASDE     0x00000020  </span><span class="comment">/* Auto-speed detect enable */</span>
<a name="l00345"></a>00345 <span class="preprocessor">#define E1000_CTRL_SLU      0x00000040  </span><span class="comment">/* Set link up (Force Link) */</span>
<a name="l00346"></a>00346 <span class="preprocessor">#define E1000_CTRL_ILOS     0x00000080  </span><span class="comment">/* Invert Loss-Of Signal */</span>
<a name="l00347"></a>00347 <span class="preprocessor">#define E1000_CTRL_SPD_SEL  0x00000300  </span><span class="comment">/* Speed Select Mask */</span>
<a name="l00348"></a>00348 <span class="preprocessor">#define E1000_CTRL_SPD_10   0x00000000  </span><span class="comment">/* Force 10Mb */</span>
<a name="l00349"></a>00349 <span class="preprocessor">#define E1000_CTRL_SPD_100  0x00000100  </span><span class="comment">/* Force 100Mb */</span>
<a name="l00350"></a>00350 <span class="preprocessor">#define E1000_CTRL_SPD_1000 0x00000200  </span><span class="comment">/* Force 1Gb */</span>
<a name="l00351"></a>00351 <span class="preprocessor">#define E1000_CTRL_BEM32    0x00000400  </span><span class="comment">/* Big Endian 32 mode */</span>
<a name="l00352"></a>00352 <span class="preprocessor">#define E1000_CTRL_FRCSPD   0x00000800  </span><span class="comment">/* Force Speed */</span>
<a name="l00353"></a>00353 <span class="preprocessor">#define E1000_CTRL_FRCDPX   0x00001000  </span><span class="comment">/* Force Duplex */</span>
<a name="l00354"></a>00354 <span class="preprocessor">#define E1000_CTRL_D_UD_EN  0x00002000  </span><span class="comment">/* Dock/Undock enable */</span>
<a name="l00355"></a>00355 <span class="preprocessor">#define E1000_CTRL_D_UD_POLARITY 0x00004000 </span><span class="comment">/* Defined polarity of Dock/Undock</span>
<a name="l00356"></a>00356 <span class="comment">                                             * indication in SDP[0] */</span>
<a name="l00357"></a>00357 <span class="preprocessor">#define E1000_CTRL_FORCE_PHY_RESET 0x00008000 </span><span class="comment">/* Reset both PHY ports, through</span>
<a name="l00358"></a>00358 <span class="comment">                                               * PHYRST_N pin */</span>
<a name="l00359"></a>00359 <span class="preprocessor">#define E1000_CTRL_EXT_LINK_EN 0x00010000 </span><span class="comment">/* enable link status from external</span>
<a name="l00360"></a>00360 <span class="comment">                                           * LINK_0 and LINK_1 pins */</span>
<a name="l00361"></a>00361 <span class="preprocessor">#define E1000_CTRL_SWDPIN0  0x00040000  </span><span class="comment">/* SWDPIN 0 value */</span>
<a name="l00362"></a>00362 <span class="preprocessor">#define E1000_CTRL_SWDPIN1  0x00080000  </span><span class="comment">/* SWDPIN 1 value */</span>
<a name="l00363"></a>00363 <span class="preprocessor">#define E1000_CTRL_SWDPIN2  0x00100000  </span><span class="comment">/* SWDPIN 2 value */</span>
<a name="l00364"></a>00364 <span class="preprocessor">#define E1000_CTRL_SWDPIN3  0x00200000  </span><span class="comment">/* SWDPIN 3 value */</span>
<a name="l00365"></a>00365 <span class="preprocessor">#define E1000_CTRL_SWDPIO0  0x00400000  </span><span class="comment">/* SWDPIN 0 Input or output */</span>
<a name="l00366"></a>00366 <span class="preprocessor">#define E1000_CTRL_SWDPIO1  0x00800000  </span><span class="comment">/* SWDPIN 1 input or output */</span>
<a name="l00367"></a>00367 <span class="preprocessor">#define E1000_CTRL_SWDPIO2  0x01000000  </span><span class="comment">/* SWDPIN 2 input or output */</span>
<a name="l00368"></a>00368 <span class="preprocessor">#define E1000_CTRL_SWDPIO3  0x02000000  </span><span class="comment">/* SWDPIN 3 input or output */</span>
<a name="l00369"></a>00369 <span class="preprocessor">#define E1000_CTRL_RST      0x04000000  </span><span class="comment">/* Global reset */</span>
<a name="l00370"></a>00370 <span class="preprocessor">#define E1000_CTRL_RFCE     0x08000000  </span><span class="comment">/* Receive Flow Control enable */</span>
<a name="l00371"></a>00371 <span class="preprocessor">#define E1000_CTRL_TFCE     0x10000000  </span><span class="comment">/* Transmit flow control enable */</span>
<a name="l00372"></a>00372 <span class="preprocessor">#define E1000_CTRL_RTE      0x20000000  </span><span class="comment">/* Routing tag enable */</span>
<a name="l00373"></a>00373 <span class="preprocessor">#define E1000_CTRL_VME      0x40000000  </span><span class="comment">/* IEEE VLAN mode enable */</span>
<a name="l00374"></a>00374 <span class="preprocessor">#define E1000_CTRL_PHY_RST  0x80000000  </span><span class="comment">/* PHY Reset */</span>
<a name="l00375"></a>00375 <span class="preprocessor">#define E1000_CTRL_SW2FW_INT 0x02000000 </span><span class="comment">/* Initiate an interrupt to ME */</span>
<a name="l00376"></a>00376 <span class="preprocessor">#define E1000_CTRL_I2C_ENA  0x02000000  </span><span class="comment">/* I2C enable */</span>
<a name="l00377"></a>00377 
<a name="l00378"></a>00378 <span class="comment">/*</span>
<a name="l00379"></a>00379 <span class="comment"> * Bit definitions for the Management Data IO (MDIO) and Management Data</span>
<a name="l00380"></a>00380 <span class="comment"> * Clock (MDC) pins in the Device Control Register.</span>
<a name="l00381"></a>00381 <span class="comment"> */</span>
<a name="l00382"></a>00382 <span class="preprocessor">#define E1000_CTRL_PHY_RESET_DIR  E1000_CTRL_SWDPIO0</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_PHY_RESET      E1000_CTRL_SWDPIN0</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_MDIO_DIR       E1000_CTRL_SWDPIO2</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_MDIO           E1000_CTRL_SWDPIN2</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_MDC_DIR        E1000_CTRL_SWDPIO3</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_MDC            E1000_CTRL_SWDPIN3</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_PHY_RESET_DIR4 E1000_CTRL_EXT_SDP4_DIR</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CTRL_PHY_RESET4     E1000_CTRL_EXT_SDP4_DATA</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span>
<a name="l00391"></a>00391 <span class="preprocessor">#define E1000_CONNSW_ENRGSRC             0x4</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_CFG_PCS_EN             8</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_FLV_LINK_UP       1</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_FSV_10            0</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_FSV_100           2</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_FSV_1000          4</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_FDV_FULL          8</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_FSD               0x10</span>
<a name="l00399"></a>00399 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_FORCE_LINK        0x20</span>
<a name="l00400"></a>00400 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_LOW_LINK_LATCH    0x40</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_FORCE_FCTRL       0x80</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_AN_ENABLE         0x10000</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_AN_RESTART        0x20000</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_AN_TIMEOUT        0x40000</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_AN_SGMII_BYPASS   0x80000</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_AN_SGMII_TRIGGER  0x100000</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_FAST_LINK_TIMER   0x1000000</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_LINK_OK_FIX       0x2000000</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LCTL_CRS_ON_NI         0x4000000</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ENABLE_SERDES_LOOPBACK     0x0410</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span>
<a name="l00412"></a>00412 <span class="preprocessor">#define E1000_PCS_LSTS_LINK_OK           1</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LSTS_SPEED_10          0</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LSTS_SPEED_100         2</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LSTS_SPEED_1000        4</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LSTS_DUPLEX_FULL       8</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LSTS_SYNK_OK           0x10</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LSTS_AN_COMPLETE       0x10000</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LSTS_AN_PAGE_RX        0x20000</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LSTS_AN_TIMED_OUT      0x40000</span>
<a name="l00421"></a>00421 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LSTS_AN_REMOTE_FAULT   0x80000</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PCS_LSTS_AN_ERROR_RWS      0x100000</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span>
<a name="l00424"></a>00424 <span class="comment">/* Device Status */</span>
<a name="l00425"></a>00425 <span class="preprocessor">#define E1000_STATUS_FD         0x00000001      </span><span class="comment">/* Full duplex.0=half,1=full */</span>
<a name="l00426"></a>00426 <span class="preprocessor">#define E1000_STATUS_LU         0x00000002      </span><span class="comment">/* Link up.0=no,1=link */</span>
<a name="l00427"></a>00427 <span class="preprocessor">#define E1000_STATUS_FUNC_MASK  0x0000000C      </span><span class="comment">/* PCI Function Mask */</span>
<a name="l00428"></a>00428 <span class="preprocessor">#define E1000_STATUS_FUNC_SHIFT 2</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#define E1000_STATUS_FUNC_0     0x00000000      </span><span class="comment">/* Function 0 */</span>
<a name="l00430"></a>00430 <span class="preprocessor">#define E1000_STATUS_FUNC_1     0x00000004      </span><span class="comment">/* Function 1 */</span>
<a name="l00431"></a>00431 <span class="preprocessor">#define E1000_STATUS_TXOFF      0x00000010      </span><span class="comment">/* transmission paused */</span>
<a name="l00432"></a>00432 <span class="preprocessor">#define E1000_STATUS_TBIMODE    0x00000020      </span><span class="comment">/* TBI mode */</span>
<a name="l00433"></a>00433 <span class="preprocessor">#define E1000_STATUS_SPEED_MASK 0x000000C0</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span><span class="preprocessor">#define E1000_STATUS_SPEED_10   0x00000000      </span><span class="comment">/* Speed 10Mb/s */</span>
<a name="l00435"></a>00435 <span class="preprocessor">#define E1000_STATUS_SPEED_100  0x00000040      </span><span class="comment">/* Speed 100Mb/s */</span>
<a name="l00436"></a>00436 <span class="preprocessor">#define E1000_STATUS_SPEED_1000 0x00000080      </span><span class="comment">/* Speed 1000Mb/s */</span>
<a name="l00437"></a>00437 <span class="preprocessor">#define E1000_STATUS_LAN_INIT_DONE 0x00000200  </span><span class="comment">/* Lan Init Completion by NVM */</span>
<a name="l00438"></a>00438 <span class="preprocessor">#define E1000_STATUS_ASDV       0x00000300      </span><span class="comment">/* Auto speed detect value */</span>
<a name="l00439"></a>00439 <span class="preprocessor">#define E1000_STATUS_PHYRA      0x00000400      </span><span class="comment">/* PHY Reset Asserted */</span>
<a name="l00440"></a>00440 <span class="preprocessor">#define E1000_STATUS_DOCK_CI    0x00000800      </span><span class="comment">/* Change in Dock/Undock state.</span>
<a name="l00441"></a>00441 <span class="comment">                                                 * Clear on write &#39;0&#39;. */</span>
<a name="l00442"></a>00442 <span class="preprocessor">#define E1000_STATUS_GIO_MASTER_ENABLE 0x00080000 </span><span class="comment">/* Master request status */</span>
<a name="l00443"></a>00443 <span class="preprocessor">#define E1000_STATUS_MTXCKOK    0x00000400      </span><span class="comment">/* MTX clock running OK */</span>
<a name="l00444"></a>00444 <span class="preprocessor">#define E1000_STATUS_PCI66      0x00000800      </span><span class="comment">/* In 66Mhz slot */</span>
<a name="l00445"></a>00445 <span class="preprocessor">#define E1000_STATUS_BUS64      0x00001000      </span><span class="comment">/* In 64 bit slot */</span>
<a name="l00446"></a>00446 <span class="preprocessor">#define E1000_STATUS_PCIX_MODE  0x00002000      </span><span class="comment">/* PCI-X mode */</span>
<a name="l00447"></a>00447 <span class="preprocessor">#define E1000_STATUS_PCIX_SPEED 0x0000C000      </span><span class="comment">/* PCI-X bus speed */</span>
<a name="l00448"></a>00448 <span class="preprocessor">#define E1000_STATUS_BMC_SKU_0  0x00100000 </span><span class="comment">/* BMC USB redirect disabled */</span>
<a name="l00449"></a>00449 <span class="preprocessor">#define E1000_STATUS_BMC_SKU_1  0x00200000 </span><span class="comment">/* BMC SRAM disabled */</span>
<a name="l00450"></a>00450 <span class="preprocessor">#define E1000_STATUS_BMC_SKU_2  0x00400000 </span><span class="comment">/* BMC SDRAM disabled */</span>
<a name="l00451"></a>00451 <span class="preprocessor">#define E1000_STATUS_BMC_CRYPTO 0x00800000 </span><span class="comment">/* BMC crypto disabled */</span>
<a name="l00452"></a>00452 <span class="preprocessor">#define E1000_STATUS_BMC_LITE   0x01000000 </span><span class="comment">/* BMC external code execution</span>
<a name="l00453"></a>00453 <span class="comment">                                            * disabled */</span>
<a name="l00454"></a>00454 <span class="preprocessor">#define E1000_STATUS_RGMII_ENABLE 0x02000000 </span><span class="comment">/* RGMII disabled */</span>
<a name="l00455"></a>00455 <span class="preprocessor">#define E1000_STATUS_FUSE_8       0x04000000</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span><span class="preprocessor">#define E1000_STATUS_FUSE_9       0x08000000</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="preprocessor">#define E1000_STATUS_SERDES0_DIS  0x10000000 </span><span class="comment">/* SERDES disabled on port 0 */</span>
<a name="l00458"></a>00458 <span class="preprocessor">#define E1000_STATUS_SERDES1_DIS  0x20000000 </span><span class="comment">/* SERDES disabled on port 1 */</span>
<a name="l00459"></a>00459 
<a name="l00460"></a>00460 <span class="comment">/* Constants used to interpret the masked PCI-X bus speed. */</span>
<a name="l00461"></a>00461 <span class="preprocessor">#define E1000_STATUS_PCIX_SPEED_66  0x00000000 </span><span class="comment">/* PCI-X bus speed 50-66 MHz */</span>
<a name="l00462"></a>00462 <span class="preprocessor">#define E1000_STATUS_PCIX_SPEED_100 0x00004000 </span><span class="comment">/* PCI-X bus speed 66-100 MHz */</span>
<a name="l00463"></a>00463 <span class="preprocessor">#define E1000_STATUS_PCIX_SPEED_133 0x00008000 </span><span class="comment">/*PCI-X bus speed 100-133 MHz*/</span>
<a name="l00464"></a>00464 
<a name="l00465"></a>00465 <span class="preprocessor">#define SPEED_10    10</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="preprocessor">#define SPEED_100   100</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="preprocessor">#define SPEED_1000  1000</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="preprocessor">#define HALF_DUPLEX 1</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="preprocessor">#define FULL_DUPLEX 2</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span>
<a name="l00471"></a>00471 <span class="preprocessor">#define PHY_FORCE_TIME   20</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span>
<a name="l00473"></a>00473 <span class="preprocessor">#define ADVERTISE_10_HALF                 0x0001</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="preprocessor">#define ADVERTISE_10_FULL                 0x0002</span>
<a name="l00475"></a>00475 <span class="preprocessor"></span><span class="preprocessor">#define ADVERTISE_100_HALF                0x0004</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span><span class="preprocessor">#define ADVERTISE_100_FULL                0x0008</span>
<a name="l00477"></a>00477 <span class="preprocessor"></span><span class="preprocessor">#define ADVERTISE_1000_HALF               0x0010 </span><span class="comment">/* Not used, just FYI */</span>
<a name="l00478"></a>00478 <span class="preprocessor">#define ADVERTISE_1000_FULL               0x0020</span>
<a name="l00479"></a>00479 <span class="preprocessor"></span>
<a name="l00480"></a>00480 <span class="comment">/* 1000/H is not supported, nor spec-compliant. */</span>
<a name="l00481"></a>00481 <span class="preprocessor">#define E1000_ALL_SPEED_DUPLEX  (ADVERTISE_10_HALF |   ADVERTISE_10_FULL | \</span>
<a name="l00482"></a>00482 <span class="preprocessor">                                ADVERTISE_100_HALF |  ADVERTISE_100_FULL | \</span>
<a name="l00483"></a>00483 <span class="preprocessor">                                                     ADVERTISE_1000_FULL)</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ALL_NOT_GIG       (ADVERTISE_10_HALF |   ADVERTISE_10_FULL | \</span>
<a name="l00485"></a>00485 <span class="preprocessor">                                ADVERTISE_100_HALF |  ADVERTISE_100_FULL)</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ALL_100_SPEED    (ADVERTISE_100_HALF |  ADVERTISE_100_FULL)</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ALL_10_SPEED      (ADVERTISE_10_HALF |   ADVERTISE_10_FULL)</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ALL_FULL_DUPLEX   (ADVERTISE_10_FULL |  ADVERTISE_100_FULL | \</span>
<a name="l00489"></a>00489 <span class="preprocessor">                                                     ADVERTISE_1000_FULL)</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ALL_HALF_DUPLEX   (ADVERTISE_10_HALF |  ADVERTISE_100_HALF)</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span>
<a name="l00492"></a>00492 <span class="preprocessor">#define AUTONEG_ADVERTISE_SPEED_DEFAULT   E1000_ALL_SPEED_DUPLEX</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span>
<a name="l00494"></a>00494 <span class="comment">/* LED Control */</span>
<a name="l00495"></a>00495 <span class="preprocessor">#define E1000_LEDCTL_LED0_MODE_MASK       0x0000000F</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED0_MODE_SHIFT      0</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED0_BLINK_RATE      0x00000020</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED0_IVRT            0x00000040</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED0_BLINK           0x00000080</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED1_MODE_MASK       0x00000F00</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED1_MODE_SHIFT      8</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED1_BLINK_RATE      0x00002000</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED1_IVRT            0x00004000</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED1_BLINK           0x00008000</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED2_MODE_MASK       0x000F0000</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED2_MODE_SHIFT      16</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED2_BLINK_RATE      0x00200000</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED2_IVRT            0x00400000</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED2_BLINK           0x00800000</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED3_MODE_MASK       0x0F000000</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED3_MODE_SHIFT      24</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED3_BLINK_RATE      0x20000000</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED3_IVRT            0x40000000</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_LED3_BLINK           0x80000000</span>
<a name="l00515"></a>00515 <span class="preprocessor"></span>
<a name="l00516"></a>00516 <span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_10_1000  0x0</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_100_1000 0x1</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_UP       0x2</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_MODE_ACTIVITY      0x3</span>
<a name="l00520"></a>00520 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_ACTIVITY 0x4</span>
<a name="l00521"></a>00521 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_10       0x5</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_100      0x6</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_MODE_LINK_1000     0x7</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_MODE_PCIX_MODE     0x8</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_MODE_FULL_DUPLEX   0x9</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_MODE_COLLISION     0xA</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_MODE_BUS_SPEED     0xB</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_MODE_BUS_SIZE      0xC</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_MODE_PAUSED        0xD</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_MODE_LED_ON        0xE</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span><span class="preprocessor">#define E1000_LEDCTL_MODE_LED_OFF       0xF</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span>
<a name="l00533"></a>00533 <span class="comment">/* Transmit Descriptor bit definitions */</span>
<a name="l00534"></a>00534 <span class="preprocessor">#define E1000_TXD_DTYP_D     0x00100000 </span><span class="comment">/* Data Descriptor */</span>
<a name="l00535"></a>00535 <span class="preprocessor">#define E1000_TXD_DTYP_C     0x00000000 </span><span class="comment">/* Context Descriptor */</span>
<a name="l00536"></a>00536 <span class="preprocessor">#define E1000_TXD_POPTS_SHIFT 8         </span><span class="comment">/* POPTS shift */</span>
<a name="l00537"></a>00537 <span class="preprocessor">#define E1000_TXD_POPTS_IXSM 0x01       </span><span class="comment">/* Insert IP checksum */</span>
<a name="l00538"></a>00538 <span class="preprocessor">#define E1000_TXD_POPTS_TXSM 0x02       </span><span class="comment">/* Insert TCP/UDP checksum */</span>
<a name="l00539"></a>00539 <span class="preprocessor">#define E1000_TXD_CMD_EOP    0x01000000 </span><span class="comment">/* End of Packet */</span>
<a name="l00540"></a>00540 <span class="preprocessor">#define E1000_TXD_CMD_IFCS   0x02000000 </span><span class="comment">/* Insert FCS (Ethernet CRC) */</span>
<a name="l00541"></a>00541 <span class="preprocessor">#define E1000_TXD_CMD_IC     0x04000000 </span><span class="comment">/* Insert Checksum */</span>
<a name="l00542"></a>00542 <span class="preprocessor">#define E1000_TXD_CMD_RS     0x08000000 </span><span class="comment">/* Report Status */</span>
<a name="l00543"></a>00543 <span class="preprocessor">#define E1000_TXD_CMD_RPS    0x10000000 </span><span class="comment">/* Report Packet Sent */</span>
<a name="l00544"></a>00544 <span class="preprocessor">#define E1000_TXD_CMD_DEXT   0x20000000 </span><span class="comment">/* Descriptor extension (0 = legacy) */</span>
<a name="l00545"></a>00545 <span class="preprocessor">#define E1000_TXD_CMD_VLE    0x40000000 </span><span class="comment">/* Add VLAN tag */</span>
<a name="l00546"></a>00546 <span class="preprocessor">#define E1000_TXD_CMD_IDE    0x80000000 </span><span class="comment">/* Enable Tidv register */</span>
<a name="l00547"></a>00547 <span class="preprocessor">#define E1000_TXD_STAT_DD    0x00000001 </span><span class="comment">/* Descriptor Done */</span>
<a name="l00548"></a>00548 <span class="preprocessor">#define E1000_TXD_STAT_EC    0x00000002 </span><span class="comment">/* Excess Collisions */</span>
<a name="l00549"></a>00549 <span class="preprocessor">#define E1000_TXD_STAT_LC    0x00000004 </span><span class="comment">/* Late Collisions */</span>
<a name="l00550"></a>00550 <span class="preprocessor">#define E1000_TXD_STAT_TU    0x00000008 </span><span class="comment">/* Transmit underrun */</span>
<a name="l00551"></a>00551 <span class="preprocessor">#define E1000_TXD_CMD_TCP    0x01000000 </span><span class="comment">/* TCP packet */</span>
<a name="l00552"></a>00552 <span class="preprocessor">#define E1000_TXD_CMD_IP     0x02000000 </span><span class="comment">/* IP packet */</span>
<a name="l00553"></a>00553 <span class="preprocessor">#define E1000_TXD_CMD_TSE    0x04000000 </span><span class="comment">/* TCP Seg enable */</span>
<a name="l00554"></a>00554 <span class="preprocessor">#define E1000_TXD_STAT_TC    0x00000004 </span><span class="comment">/* Tx Underrun */</span>
<a name="l00555"></a>00555 <span class="comment">/* Extended desc bits for Linksec and timesync */</span>
<a name="l00556"></a>00556 
<a name="l00557"></a>00557 <span class="comment">/* Transmit Control */</span>
<a name="l00558"></a>00558 <span class="preprocessor">#define E1000_TCTL_RST    0x00000001    </span><span class="comment">/* software reset */</span>
<a name="l00559"></a>00559 <span class="preprocessor">#define E1000_TCTL_EN     0x00000002    </span><span class="comment">/* enable Tx */</span>
<a name="l00560"></a>00560 <span class="preprocessor">#define E1000_TCTL_BCE    0x00000004    </span><span class="comment">/* busy check enable */</span>
<a name="l00561"></a>00561 <span class="preprocessor">#define E1000_TCTL_PSP    0x00000008    </span><span class="comment">/* pad short packets */</span>
<a name="l00562"></a>00562 <span class="preprocessor">#define E1000_TCTL_CT     0x00000ff0    </span><span class="comment">/* collision threshold */</span>
<a name="l00563"></a>00563 <span class="preprocessor">#define E1000_TCTL_COLD   0x003ff000    </span><span class="comment">/* collision distance */</span>
<a name="l00564"></a>00564 <span class="preprocessor">#define E1000_TCTL_SWXOFF 0x00400000    </span><span class="comment">/* SW Xoff transmission */</span>
<a name="l00565"></a>00565 <span class="preprocessor">#define E1000_TCTL_PBE    0x00800000    </span><span class="comment">/* Packet Burst Enable */</span>
<a name="l00566"></a>00566 <span class="preprocessor">#define E1000_TCTL_RTLC   0x01000000    </span><span class="comment">/* Re-transmit on late collision */</span>
<a name="l00567"></a>00567 <span class="preprocessor">#define E1000_TCTL_NRTU   0x02000000    </span><span class="comment">/* No Re-transmit on underrun */</span>
<a name="l00568"></a>00568 <span class="preprocessor">#define E1000_TCTL_MULR   0x10000000    </span><span class="comment">/* Multiple request support */</span>
<a name="l00569"></a>00569 
<a name="l00570"></a>00570 <span class="comment">/* Transmit Arbitration Count */</span>
<a name="l00571"></a>00571 <span class="preprocessor">#define E1000_TARC0_ENABLE     0x00000400   </span><span class="comment">/* Enable Tx Queue 0 */</span>
<a name="l00572"></a>00572 
<a name="l00573"></a>00573 <span class="comment">/* SerDes Control */</span>
<a name="l00574"></a>00574 <span class="preprocessor">#define E1000_SCTL_DISABLE_SERDES_LOOPBACK 0x0400</span>
<a name="l00575"></a>00575 <span class="preprocessor"></span>
<a name="l00576"></a>00576 <span class="comment">/* Receive Checksum Control */</span>
<a name="l00577"></a>00577 <span class="preprocessor">#define E1000_RXCSUM_PCSS_MASK 0x000000FF   </span><span class="comment">/* Packet Checksum Start */</span>
<a name="l00578"></a>00578 <span class="preprocessor">#define E1000_RXCSUM_IPOFL     0x00000100   </span><span class="comment">/* IPv4 checksum offload */</span>
<a name="l00579"></a>00579 <span class="preprocessor">#define E1000_RXCSUM_TUOFL     0x00000200   </span><span class="comment">/* TCP / UDP checksum offload */</span>
<a name="l00580"></a>00580 <span class="preprocessor">#define E1000_RXCSUM_IPV6OFL   0x00000400   </span><span class="comment">/* IPv6 checksum offload */</span>
<a name="l00581"></a>00581 <span class="preprocessor">#define E1000_RXCSUM_CRCOFL    0x00000800   </span><span class="comment">/* CRC32 offload enable */</span>
<a name="l00582"></a>00582 <span class="preprocessor">#define E1000_RXCSUM_IPPCSE    0x00001000   </span><span class="comment">/* IP payload checksum enable */</span>
<a name="l00583"></a>00583 <span class="preprocessor">#define E1000_RXCSUM_PCSD      0x00002000   </span><span class="comment">/* packet checksum disabled */</span>
<a name="l00584"></a>00584 
<a name="l00585"></a>00585 <span class="comment">/* Header split receive */</span>
<a name="l00586"></a>00586 <span class="preprocessor">#define E1000_RFCTL_ISCSI_DIS           0x00000001</span>
<a name="l00587"></a>00587 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RFCTL_ISCSI_DWC_MASK      0x0000003E</span>
<a name="l00588"></a>00588 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RFCTL_ISCSI_DWC_SHIFT     1</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RFCTL_NFSW_DIS            0x00000040</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RFCTL_NFSR_DIS            0x00000080</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RFCTL_NFS_VER_MASK        0x00000300</span>
<a name="l00592"></a>00592 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RFCTL_NFS_VER_SHIFT       8</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RFCTL_IPV6_DIS            0x00000400</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RFCTL_IPV6_XSUM_DIS       0x00000800</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RFCTL_ACK_DIS             0x00001000</span>
<a name="l00596"></a>00596 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RFCTL_ACKD_DIS            0x00002000</span>
<a name="l00597"></a>00597 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RFCTL_IPFRSP_DIS          0x00004000</span>
<a name="l00598"></a>00598 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RFCTL_EXTEN               0x00008000</span>
<a name="l00599"></a>00599 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RFCTL_IPV6_EX_DIS         0x00010000</span>
<a name="l00600"></a>00600 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RFCTL_NEW_IPV6_EXT_DIS    0x00020000</span>
<a name="l00601"></a>00601 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RFCTL_LEF                 0x00040000</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span>
<a name="l00603"></a>00603 <span class="comment">/* Collision related configuration parameters */</span>
<a name="l00604"></a>00604 <span class="preprocessor">#define E1000_COLLISION_THRESHOLD       15</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#define E1000_CT_SHIFT                  4</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="preprocessor">#define E1000_COLLISION_DISTANCE        63</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span><span class="preprocessor">#define E1000_COLD_SHIFT                12</span>
<a name="l00608"></a>00608 <span class="preprocessor"></span>
<a name="l00609"></a>00609 <span class="comment">/* Default values for the transmit IPG register */</span>
<a name="l00610"></a>00610 <span class="preprocessor">#define DEFAULT_82542_TIPG_IPGT        10</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span><span class="preprocessor">#define DEFAULT_82543_TIPG_IPGT_FIBER  9</span>
<a name="l00612"></a>00612 <span class="preprocessor"></span><span class="preprocessor">#define DEFAULT_82543_TIPG_IPGT_COPPER 8</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span>
<a name="l00614"></a>00614 <span class="preprocessor">#define E1000_TIPG_IPGT_MASK  0x000003FF</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TIPG_IPGR1_MASK 0x000FFC00</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TIPG_IPGR2_MASK 0x3FF00000</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span>
<a name="l00618"></a>00618 <span class="preprocessor">#define DEFAULT_82542_TIPG_IPGR1 2</span>
<a name="l00619"></a>00619 <span class="preprocessor"></span><span class="preprocessor">#define DEFAULT_82543_TIPG_IPGR1 8</span>
<a name="l00620"></a>00620 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TIPG_IPGR1_SHIFT  10</span>
<a name="l00621"></a>00621 <span class="preprocessor"></span>
<a name="l00622"></a>00622 <span class="preprocessor">#define DEFAULT_82542_TIPG_IPGR2 10</span>
<a name="l00623"></a>00623 <span class="preprocessor"></span><span class="preprocessor">#define DEFAULT_82543_TIPG_IPGR2 6</span>
<a name="l00624"></a>00624 <span class="preprocessor"></span><span class="preprocessor">#define DEFAULT_80003ES2LAN_TIPG_IPGR2 7</span>
<a name="l00625"></a>00625 <span class="preprocessor"></span><span class="preprocessor">#define E1000_TIPG_IPGR2_SHIFT  20</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span>
<a name="l00627"></a>00627 <span class="comment">/* Ethertype field values */</span>
<a name="l00628"></a>00628 <span class="preprocessor">#define ETHERNET_IEEE_VLAN_TYPE 0x8100  </span><span class="comment">/* 802.3ac packet */</span>
<a name="l00629"></a>00629 
<a name="l00630"></a>00630 <span class="preprocessor">#define ETHERNET_FCS_SIZE       4</span>
<a name="l00631"></a>00631 <span class="preprocessor"></span><span class="preprocessor">#define MAX_JUMBO_FRAME_SIZE    0x3F00</span>
<a name="l00632"></a>00632 <span class="preprocessor"></span>
<a name="l00633"></a>00633 <span class="comment">/* Extended Configuration Control and Size */</span>
<a name="l00634"></a>00634 <span class="preprocessor">#define E1000_EXTCNF_CTRL_MDIO_SW_OWNERSHIP      0x00000020</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span><span class="preprocessor">#define E1000_EXTCNF_CTRL_LCD_WRITE_ENABLE       0x00000001</span>
<a name="l00636"></a>00636 <span class="preprocessor"></span><span class="preprocessor">#define E1000_EXTCNF_CTRL_OEM_WRITE_ENABLE       0x00000008</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="preprocessor">#define E1000_EXTCNF_CTRL_SWFLAG                 0x00000020</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#define E1000_EXTCNF_CTRL_GATE_PHY_CFG           0x00000080</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="preprocessor">#define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_MASK   0x00FF0000</span>
<a name="l00640"></a>00640 <span class="preprocessor"></span><span class="preprocessor">#define E1000_EXTCNF_SIZE_EXT_PCIE_LENGTH_SHIFT          16</span>
<a name="l00641"></a>00641 <span class="preprocessor"></span><span class="preprocessor">#define E1000_EXTCNF_CTRL_EXT_CNF_POINTER_MASK   0x0FFF0000</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span><span class="preprocessor">#define E1000_EXTCNF_CTRL_EXT_CNF_POINTER_SHIFT          16</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span>
<a name="l00644"></a>00644 <span class="preprocessor">#define E1000_PHY_CTRL_SPD_EN             0x00000001</span>
<a name="l00645"></a>00645 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PHY_CTRL_D0A_LPLU           0x00000002</span>
<a name="l00646"></a>00646 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PHY_CTRL_NOND0A_LPLU        0x00000004</span>
<a name="l00647"></a>00647 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PHY_CTRL_NOND0A_GBE_DISABLE 0x00000008</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PHY_CTRL_GBE_DISABLE        0x00000040</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span>
<a name="l00650"></a>00650 <span class="preprocessor">#define E1000_KABGTXD_BGSQLBIAS           0x00050000</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span>
<a name="l00652"></a>00652 <span class="comment">/* PBA constants */</span>
<a name="l00653"></a>00653 <span class="preprocessor">#define E1000_PBA_6K  0x0006    </span><span class="comment">/* 6KB */</span>
<a name="l00654"></a>00654 <span class="preprocessor">#define E1000_PBA_8K  0x0008    </span><span class="comment">/* 8KB */</span>
<a name="l00655"></a>00655 <span class="preprocessor">#define E1000_PBA_10K 0x000A    </span><span class="comment">/* 10KB */</span>
<a name="l00656"></a>00656 <span class="preprocessor">#define E1000_PBA_12K 0x000C    </span><span class="comment">/* 12KB */</span>
<a name="l00657"></a>00657 <span class="preprocessor">#define E1000_PBA_14K 0x000E    </span><span class="comment">/* 14KB */</span>
<a name="l00658"></a>00658 <span class="preprocessor">#define E1000_PBA_16K 0x0010    </span><span class="comment">/* 16KB */</span>
<a name="l00659"></a>00659 <span class="preprocessor">#define E1000_PBA_18K 0x0012</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PBA_20K 0x0014</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PBA_22K 0x0016</span>
<a name="l00662"></a>00662 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PBA_24K 0x0018</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PBA_26K 0x001A</span>
<a name="l00664"></a>00664 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PBA_30K 0x001E</span>
<a name="l00665"></a>00665 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PBA_32K 0x0020</span>
<a name="l00666"></a>00666 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PBA_34K 0x0022</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PBA_35K 0x0023</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PBA_38K 0x0026</span>
<a name="l00669"></a>00669 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PBA_40K 0x0028</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PBA_48K 0x0030    </span><span class="comment">/* 48KB */</span>
<a name="l00671"></a>00671 <span class="preprocessor">#define E1000_PBA_64K 0x0040    </span><span class="comment">/* 64KB */</span>
<a name="l00672"></a>00672 
<a name="l00673"></a>00673 <span class="preprocessor">#define E1000_PBS_16K E1000_PBA_16K</span>
<a name="l00674"></a>00674 <span class="preprocessor"></span><span class="preprocessor">#define E1000_PBS_24K E1000_PBA_24K</span>
<a name="l00675"></a>00675 <span class="preprocessor"></span>
<a name="l00676"></a>00676 <span class="preprocessor">#define IFS_MAX       80</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span><span class="preprocessor">#define IFS_MIN       40</span>
<a name="l00678"></a>00678 <span class="preprocessor"></span><span class="preprocessor">#define IFS_RATIO     4</span>
<a name="l00679"></a>00679 <span class="preprocessor"></span><span class="preprocessor">#define IFS_STEP      10</span>
<a name="l00680"></a>00680 <span class="preprocessor"></span><span class="preprocessor">#define MIN_NUM_XMITS 1000</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span>
<a name="l00682"></a>00682 <span class="comment">/* SW Semaphore Register */</span>
<a name="l00683"></a>00683 <span class="preprocessor">#define E1000_SWSM_SMBI         0x00000001 </span><span class="comment">/* Driver Semaphore bit */</span>
<a name="l00684"></a>00684 <span class="preprocessor">#define E1000_SWSM_SWESMBI      0x00000002 </span><span class="comment">/* FW Semaphore bit */</span>
<a name="l00685"></a>00685 <span class="preprocessor">#define E1000_SWSM_WMNG         0x00000004 </span><span class="comment">/* Wake MNG Clock */</span>
<a name="l00686"></a>00686 <span class="preprocessor">#define E1000_SWSM_DRV_LOAD     0x00000008 </span><span class="comment">/* Driver Loaded Bit */</span>
<a name="l00687"></a>00687 
<a name="l00688"></a>00688 <span class="preprocessor">#define E1000_SWSM2_LOCK        0x00000002 </span><span class="comment">/* Secondary driver semaphore bit */</span>
<a name="l00689"></a>00689 
<a name="l00690"></a>00690 <span class="comment">/* Interrupt Cause Read */</span>
<a name="l00691"></a>00691 <span class="preprocessor">#define E1000_ICR_TXDW          0x00000001 </span><span class="comment">/* Transmit desc written back */</span>
<a name="l00692"></a>00692 <span class="preprocessor">#define E1000_ICR_TXQE          0x00000002 </span><span class="comment">/* Transmit Queue empty */</span>
<a name="l00693"></a>00693 <span class="preprocessor">#define E1000_ICR_LSC           0x00000004 </span><span class="comment">/* Link Status Change */</span>
<a name="l00694"></a>00694 <span class="preprocessor">#define E1000_ICR_RXSEQ         0x00000008 </span><span class="comment">/* Rx sequence error */</span>
<a name="l00695"></a>00695 <span class="preprocessor">#define E1000_ICR_RXDMT0        0x00000010 </span><span class="comment">/* Rx desc min. threshold (0) */</span>
<a name="l00696"></a>00696 <span class="preprocessor">#define E1000_ICR_RXO           0x00000040 </span><span class="comment">/* Rx overrun */</span>
<a name="l00697"></a>00697 <span class="preprocessor">#define E1000_ICR_RXT0          0x00000080 </span><span class="comment">/* Rx timer intr (ring 0) */</span>
<a name="l00698"></a>00698 <span class="preprocessor">#define E1000_ICR_VMMB          0x00000100 </span><span class="comment">/* VM MB event */</span>
<a name="l00699"></a>00699 <span class="preprocessor">#define E1000_ICR_MDAC          0x00000200 </span><span class="comment">/* MDIO access complete */</span>
<a name="l00700"></a>00700 <span class="preprocessor">#define E1000_ICR_RXCFG         0x00000400 </span><span class="comment">/* Rx /c/ ordered set */</span>
<a name="l00701"></a>00701 <span class="preprocessor">#define E1000_ICR_GPI_EN0       0x00000800 </span><span class="comment">/* GP Int 0 */</span>
<a name="l00702"></a>00702 <span class="preprocessor">#define E1000_ICR_GPI_EN1       0x00001000 </span><span class="comment">/* GP Int 1 */</span>
<a name="l00703"></a>00703 <span class="preprocessor">#define E1000_ICR_GPI_EN2       0x00002000 </span><span class="comment">/* GP Int 2 */</span>
<a name="l00704"></a>00704 <span class="preprocessor">#define E1000_ICR_GPI_EN3       0x00004000 </span><span class="comment">/* GP Int 3 */</span>
<a name="l00705"></a>00705 <span class="preprocessor">#define E1000_ICR_TXD_LOW       0x00008000</span>
<a name="l00706"></a>00706 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ICR_SRPD          0x00010000</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ICR_ACK           0x00020000 </span><span class="comment">/* Receive Ack frame */</span>
<a name="l00708"></a>00708 <span class="preprocessor">#define E1000_ICR_MNG           0x00040000 </span><span class="comment">/* Manageability event */</span>
<a name="l00709"></a>00709 <span class="preprocessor">#define E1000_ICR_DOCK          0x00080000 </span><span class="comment">/* Dock/Undock */</span>
<a name="l00710"></a>00710 <span class="preprocessor">#define E1000_ICR_INT_ASSERTED  0x80000000 </span><span class="comment">/* If this bit asserted, the driver</span>
<a name="l00711"></a>00711 <span class="comment">                                            * should claim the interrupt */</span>
<a name="l00712"></a>00712 <span class="preprocessor">#define E1000_ICR_RXD_FIFO_PAR0 0x00100000 </span><span class="comment">/* Q0 Rx desc FIFO parity error */</span>
<a name="l00713"></a>00713 <span class="preprocessor">#define E1000_ICR_TXD_FIFO_PAR0 0x00200000 </span><span class="comment">/* Q0 Tx desc FIFO parity error */</span>
<a name="l00714"></a>00714 <span class="preprocessor">#define E1000_ICR_HOST_ARB_PAR 0x00400000 </span><span class="comment">/* host arb read buffer parity err */</span>
<a name="l00715"></a>00715 <span class="preprocessor">#define E1000_ICR_PB_PAR        0x00800000 </span><span class="comment">/* packet buffer parity error */</span>
<a name="l00716"></a>00716 <span class="preprocessor">#define E1000_ICR_RXD_FIFO_PAR1 0x01000000 </span><span class="comment">/* Q1 Rx desc FIFO parity error */</span>
<a name="l00717"></a>00717 <span class="preprocessor">#define E1000_ICR_TXD_FIFO_PAR1 0x02000000 </span><span class="comment">/* Q1 Tx desc FIFO parity error */</span>
<a name="l00718"></a>00718 <span class="preprocessor">#define E1000_ICR_ALL_PARITY    0x03F00000 </span><span class="comment">/* all parity error bits */</span>
<a name="l00719"></a>00719 <span class="preprocessor">#define E1000_ICR_DSW           0x00000020 </span><span class="comment">/* FW changed the status of DISSW</span>
<a name="l00720"></a>00720 <span class="comment">                                            * bit in the FWSM */</span>
<a name="l00721"></a>00721 <span class="preprocessor">#define E1000_ICR_PHYINT        0x00001000 </span><span class="comment">/* LAN connected device generates</span>
<a name="l00722"></a>00722 <span class="comment">                                            * an interrupt */</span>
<a name="l00723"></a>00723 <span class="preprocessor">#define E1000_ICR_DOUTSYNC      0x10000000 </span><span class="comment">/* NIC DMA out of sync */</span>
<a name="l00724"></a>00724 <span class="preprocessor">#define E1000_ICR_EPRST         0x00100000 </span><span class="comment">/* ME hardware reset occurs */</span>
<a name="l00725"></a>00725 
<a name="l00726"></a>00726 
<a name="l00727"></a>00727 <span class="comment">/*</span>
<a name="l00728"></a>00728 <span class="comment"> * This defines the bits that are set in the Interrupt Mask</span>
<a name="l00729"></a>00729 <span class="comment"> * Set/Read Register.  Each bit is documented below:</span>
<a name="l00730"></a>00730 <span class="comment"> *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)</span>
<a name="l00731"></a>00731 <span class="comment"> *   o RXSEQ  = Receive Sequence Error</span>
<a name="l00732"></a>00732 <span class="comment"> */</span>
<a name="l00733"></a>00733 <span class="preprocessor">#define POLL_IMS_ENABLE_MASK ( \</span>
<a name="l00734"></a>00734 <span class="preprocessor">    E1000_IMS_RXDMT0 |    \</span>
<a name="l00735"></a>00735 <span class="preprocessor">    E1000_IMS_RXSEQ)</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span>
<a name="l00737"></a>00737 <span class="comment">/*</span>
<a name="l00738"></a>00738 <span class="comment"> * This defines the bits that are set in the Interrupt Mask</span>
<a name="l00739"></a>00739 <span class="comment"> * Set/Read Register.  Each bit is documented below:</span>
<a name="l00740"></a>00740 <span class="comment"> *   o RXT0   = Receiver Timer Interrupt (ring 0)</span>
<a name="l00741"></a>00741 <span class="comment"> *   o TXDW   = Transmit Descriptor Written Back</span>
<a name="l00742"></a>00742 <span class="comment"> *   o RXDMT0 = Receive Descriptor Minimum Threshold hit (ring 0)</span>
<a name="l00743"></a>00743 <span class="comment"> *   o RXSEQ  = Receive Sequence Error</span>
<a name="l00744"></a>00744 <span class="comment"> *   o LSC    = Link Status Change</span>
<a name="l00745"></a>00745 <span class="comment"> */</span>
<a name="l00746"></a>00746 <span class="preprocessor">#define IMS_ENABLE_MASK ( \</span>
<a name="l00747"></a>00747 <span class="preprocessor">    E1000_IMS_RXT0   |    \</span>
<a name="l00748"></a>00748 <span class="preprocessor">    E1000_IMS_TXDW   |    \</span>
<a name="l00749"></a>00749 <span class="preprocessor">    E1000_IMS_RXDMT0 |    \</span>
<a name="l00750"></a>00750 <span class="preprocessor">    E1000_IMS_RXSEQ  |    \</span>
<a name="l00751"></a>00751 <span class="preprocessor">    E1000_IMS_LSC)</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span>
<a name="l00753"></a>00753 <span class="comment">/* Interrupt Mask Set */</span>
<a name="l00754"></a>00754 <span class="preprocessor">#define E1000_IMS_TXDW      E1000_ICR_TXDW      </span><span class="comment">/* Tx desc written back */</span>
<a name="l00755"></a>00755 <span class="preprocessor">#define E1000_IMS_TXQE      E1000_ICR_TXQE      </span><span class="comment">/* Transmit Queue empty */</span>
<a name="l00756"></a>00756 <span class="preprocessor">#define E1000_IMS_LSC       E1000_ICR_LSC       </span><span class="comment">/* Link Status Change */</span>
<a name="l00757"></a>00757 <span class="preprocessor">#define E1000_IMS_VMMB      E1000_ICR_VMMB      </span><span class="comment">/* Mail box activity */</span>
<a name="l00758"></a>00758 <span class="preprocessor">#define E1000_IMS_RXSEQ     E1000_ICR_RXSEQ     </span><span class="comment">/* Rx sequence error */</span>
<a name="l00759"></a>00759 <span class="preprocessor">#define E1000_IMS_RXDMT0    E1000_ICR_RXDMT0    </span><span class="comment">/* Rx desc min. threshold */</span>
<a name="l00760"></a>00760 <span class="preprocessor">#define E1000_IMS_RXO       E1000_ICR_RXO       </span><span class="comment">/* Rx overrun */</span>
<a name="l00761"></a>00761 <span class="preprocessor">#define E1000_IMS_RXT0      E1000_ICR_RXT0      </span><span class="comment">/* Rx timer intr */</span>
<a name="l00762"></a>00762 <span class="preprocessor">#define E1000_IMS_MDAC      E1000_ICR_MDAC      </span><span class="comment">/* MDIO access complete */</span>
<a name="l00763"></a>00763 <span class="preprocessor">#define E1000_IMS_RXCFG     E1000_ICR_RXCFG     </span><span class="comment">/* Rx /c/ ordered set */</span>
<a name="l00764"></a>00764 <span class="preprocessor">#define E1000_IMS_GPI_EN0   E1000_ICR_GPI_EN0   </span><span class="comment">/* GP Int 0 */</span>
<a name="l00765"></a>00765 <span class="preprocessor">#define E1000_IMS_GPI_EN1   E1000_ICR_GPI_EN1   </span><span class="comment">/* GP Int 1 */</span>
<a name="l00766"></a>00766 <span class="preprocessor">#define E1000_IMS_GPI_EN2   E1000_ICR_GPI_EN2   </span><span class="comment">/* GP Int 2 */</span>
<a name="l00767"></a>00767 <span class="preprocessor">#define E1000_IMS_GPI_EN3   E1000_ICR_GPI_EN3   </span><span class="comment">/* GP Int 3 */</span>
<a name="l00768"></a>00768 <span class="preprocessor">#define E1000_IMS_TXD_LOW   E1000_ICR_TXD_LOW</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#define E1000_IMS_SRPD      E1000_ICR_SRPD</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">#define E1000_IMS_ACK       E1000_ICR_ACK       </span><span class="comment">/* Receive Ack frame */</span>
<a name="l00771"></a>00771 <span class="preprocessor">#define E1000_IMS_MNG       E1000_ICR_MNG       </span><span class="comment">/* Manageability event */</span>
<a name="l00772"></a>00772 <span class="preprocessor">#define E1000_IMS_DOCK      E1000_ICR_DOCK      </span><span class="comment">/* Dock/Undock */</span>
<a name="l00773"></a>00773 <span class="preprocessor">#define E1000_IMS_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0 </span><span class="comment">/* Q0 Rx desc FIFO</span>
<a name="l00774"></a>00774 <span class="comment">                                                         * parity error */</span>
<a name="l00775"></a>00775 <span class="preprocessor">#define E1000_IMS_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0 </span><span class="comment">/* Q0 Tx desc FIFO</span>
<a name="l00776"></a>00776 <span class="comment">                                                         * parity error */</span>
<a name="l00777"></a>00777 <span class="preprocessor">#define E1000_IMS_HOST_ARB_PAR  E1000_ICR_HOST_ARB_PAR  </span><span class="comment">/* host arb read buffer</span>
<a name="l00778"></a>00778 <span class="comment">                                                         * parity error */</span>
<a name="l00779"></a>00779 <span class="preprocessor">#define E1000_IMS_PB_PAR        E1000_ICR_PB_PAR        </span><span class="comment">/* packet buffer parity</span>
<a name="l00780"></a>00780 <span class="comment">                                                         * error */</span>
<a name="l00781"></a>00781 <span class="preprocessor">#define E1000_IMS_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1 </span><span class="comment">/* Q1 Rx desc FIFO</span>
<a name="l00782"></a>00782 <span class="comment">                                                         * parity error */</span>
<a name="l00783"></a>00783 <span class="preprocessor">#define E1000_IMS_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1 </span><span class="comment">/* Q1 Tx desc FIFO</span>
<a name="l00784"></a>00784 <span class="comment">                                                         * parity error */</span>
<a name="l00785"></a>00785 <span class="preprocessor">#define E1000_IMS_DSW       E1000_ICR_DSW</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span><span class="preprocessor">#define E1000_IMS_PHYINT    E1000_ICR_PHYINT</span>
<a name="l00787"></a>00787 <span class="preprocessor"></span><span class="preprocessor">#define E1000_IMS_DOUTSYNC  E1000_ICR_DOUTSYNC </span><span class="comment">/* NIC DMA out of sync */</span>
<a name="l00788"></a>00788 <span class="preprocessor">#define E1000_IMS_EPRST     E1000_ICR_EPRST</span>
<a name="l00789"></a>00789 <span class="preprocessor"></span>
<a name="l00790"></a>00790 <span class="comment">/* Interrupt Cause Set */</span>
<a name="l00791"></a>00791 <span class="preprocessor">#define E1000_ICS_TXDW      E1000_ICR_TXDW      </span><span class="comment">/* Tx desc written back */</span>
<a name="l00792"></a>00792 <span class="preprocessor">#define E1000_ICS_TXQE      E1000_ICR_TXQE      </span><span class="comment">/* Transmit Queue empty */</span>
<a name="l00793"></a>00793 <span class="preprocessor">#define E1000_ICS_LSC       E1000_ICR_LSC       </span><span class="comment">/* Link Status Change */</span>
<a name="l00794"></a>00794 <span class="preprocessor">#define E1000_ICS_RXSEQ     E1000_ICR_RXSEQ     </span><span class="comment">/* Rx sequence error */</span>
<a name="l00795"></a>00795 <span class="preprocessor">#define E1000_ICS_RXDMT0    E1000_ICR_RXDMT0    </span><span class="comment">/* Rx desc min. threshold */</span>
<a name="l00796"></a>00796 <span class="preprocessor">#define E1000_ICS_RXO       E1000_ICR_RXO       </span><span class="comment">/* Rx overrun */</span>
<a name="l00797"></a>00797 <span class="preprocessor">#define E1000_ICS_RXT0      E1000_ICR_RXT0      </span><span class="comment">/* Rx timer intr */</span>
<a name="l00798"></a>00798 <span class="preprocessor">#define E1000_ICS_MDAC      E1000_ICR_MDAC      </span><span class="comment">/* MDIO access complete */</span>
<a name="l00799"></a>00799 <span class="preprocessor">#define E1000_ICS_RXCFG     E1000_ICR_RXCFG     </span><span class="comment">/* Rx /c/ ordered set */</span>
<a name="l00800"></a>00800 <span class="preprocessor">#define E1000_ICS_GPI_EN0   E1000_ICR_GPI_EN0   </span><span class="comment">/* GP Int 0 */</span>
<a name="l00801"></a>00801 <span class="preprocessor">#define E1000_ICS_GPI_EN1   E1000_ICR_GPI_EN1   </span><span class="comment">/* GP Int 1 */</span>
<a name="l00802"></a>00802 <span class="preprocessor">#define E1000_ICS_GPI_EN2   E1000_ICR_GPI_EN2   </span><span class="comment">/* GP Int 2 */</span>
<a name="l00803"></a>00803 <span class="preprocessor">#define E1000_ICS_GPI_EN3   E1000_ICR_GPI_EN3   </span><span class="comment">/* GP Int 3 */</span>
<a name="l00804"></a>00804 <span class="preprocessor">#define E1000_ICS_TXD_LOW   E1000_ICR_TXD_LOW</span>
<a name="l00805"></a>00805 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ICS_SRPD      E1000_ICR_SRPD</span>
<a name="l00806"></a>00806 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ICS_ACK       E1000_ICR_ACK       </span><span class="comment">/* Receive Ack frame */</span>
<a name="l00807"></a>00807 <span class="preprocessor">#define E1000_ICS_MNG       E1000_ICR_MNG       </span><span class="comment">/* Manageability event */</span>
<a name="l00808"></a>00808 <span class="preprocessor">#define E1000_ICS_DOCK      E1000_ICR_DOCK      </span><span class="comment">/* Dock/Undock */</span>
<a name="l00809"></a>00809 <span class="preprocessor">#define E1000_ICS_RXD_FIFO_PAR0 E1000_ICR_RXD_FIFO_PAR0 </span><span class="comment">/* Q0 Rx desc FIFO</span>
<a name="l00810"></a>00810 <span class="comment">                                                         * parity error */</span>
<a name="l00811"></a>00811 <span class="preprocessor">#define E1000_ICS_TXD_FIFO_PAR0 E1000_ICR_TXD_FIFO_PAR0 </span><span class="comment">/* Q0 Tx desc FIFO</span>
<a name="l00812"></a>00812 <span class="comment">                                                         * parity error */</span>
<a name="l00813"></a>00813 <span class="preprocessor">#define E1000_ICS_HOST_ARB_PAR  E1000_ICR_HOST_ARB_PAR  </span><span class="comment">/* host arb read buffer</span>
<a name="l00814"></a>00814 <span class="comment">                                                         * parity error */</span>
<a name="l00815"></a>00815 <span class="preprocessor">#define E1000_ICS_PB_PAR        E1000_ICR_PB_PAR        </span><span class="comment">/* packet buffer parity</span>
<a name="l00816"></a>00816 <span class="comment">                                                         * error */</span>
<a name="l00817"></a>00817 <span class="preprocessor">#define E1000_ICS_RXD_FIFO_PAR1 E1000_ICR_RXD_FIFO_PAR1 </span><span class="comment">/* Q1 Rx desc FIFO</span>
<a name="l00818"></a>00818 <span class="comment">                                                         * parity error */</span>
<a name="l00819"></a>00819 <span class="preprocessor">#define E1000_ICS_TXD_FIFO_PAR1 E1000_ICR_TXD_FIFO_PAR1 </span><span class="comment">/* Q1 Tx desc FIFO</span>
<a name="l00820"></a>00820 <span class="comment">                                                         * parity error */</span>
<a name="l00821"></a>00821 <span class="preprocessor">#define E1000_ICS_DSW       E1000_ICR_DSW</span>
<a name="l00822"></a>00822 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ICS_DOUTSYNC  E1000_ICR_DOUTSYNC </span><span class="comment">/* NIC DMA out of sync */</span>
<a name="l00823"></a>00823 <span class="preprocessor">#define E1000_ICS_PHYINT    E1000_ICR_PHYINT</span>
<a name="l00824"></a>00824 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ICS_EPRST     E1000_ICR_EPRST</span>
<a name="l00825"></a>00825 <span class="preprocessor"></span>
<a name="l00826"></a>00826 <span class="comment">/* Transmit Descriptor Control */</span>
<a name="l00827"></a>00827 <span class="preprocessor">#define E1000_TXDCTL_PTHRESH    0x0000003F </span><span class="comment">/* TXDCTL Prefetch Threshold */</span>
<a name="l00828"></a>00828 <span class="preprocessor">#define E1000_TXDCTL_HTHRESH    0x00003F00 </span><span class="comment">/* TXDCTL Host Threshold */</span>
<a name="l00829"></a>00829 <span class="preprocessor">#define E1000_TXDCTL_WTHRESH    0x003F0000 </span><span class="comment">/* TXDCTL Writeback Threshold */</span>
<a name="l00830"></a>00830 <span class="preprocessor">#define E1000_TXDCTL_GRAN       0x01000000 </span><span class="comment">/* TXDCTL Granularity */</span>
<a name="l00831"></a>00831 <span class="preprocessor">#define E1000_TXDCTL_LWTHRESH   0xFE000000 </span><span class="comment">/* TXDCTL Low Threshold */</span>
<a name="l00832"></a>00832 <span class="preprocessor">#define E1000_TXDCTL_FULL_TX_DESC_WB 0x01010000 </span><span class="comment">/* GRAN=1, WTHRESH=1 */</span>
<a name="l00833"></a>00833 <span class="preprocessor">#define E1000_TXDCTL_MAX_TX_DESC_PREFETCH 0x0100001F </span><span class="comment">/* GRAN=1, PTHRESH=31 */</span>
<a name="l00834"></a>00834 <span class="comment">/* Enable the counting of descriptors still to be processed. */</span>
<a name="l00835"></a>00835 <span class="preprocessor">#define E1000_TXDCTL_COUNT_DESC 0x00400000</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span>
<a name="l00837"></a>00837 <span class="comment">/* Flow Control Constants */</span>
<a name="l00838"></a>00838 <span class="preprocessor">#define FLOW_CONTROL_ADDRESS_LOW  0x00C28001</span>
<a name="l00839"></a>00839 <span class="preprocessor"></span><span class="preprocessor">#define FLOW_CONTROL_ADDRESS_HIGH 0x00000100</span>
<a name="l00840"></a>00840 <span class="preprocessor"></span><span class="preprocessor">#define FLOW_CONTROL_TYPE         0x8808</span>
<a name="l00841"></a>00841 <span class="preprocessor"></span>
<a name="l00842"></a>00842 <span class="comment">/* 802.1q VLAN Packet Size */</span>
<a name="l00843"></a>00843 <span class="preprocessor">#define VLAN_TAG_SIZE              4    </span><span class="comment">/* 802.3ac tag (not DMA&#39;d) */</span>
<a name="l00844"></a>00844 <span class="preprocessor">#define E1000_VLAN_FILTER_TBL_SIZE 128  </span><span class="comment">/* VLAN Filter Table (4096 bits) */</span>
<a name="l00845"></a>00845 
<a name="l00846"></a>00846 <span class="comment">/* Receive Address */</span>
<a name="l00847"></a>00847 <span class="comment">/*</span>
<a name="l00848"></a>00848 <span class="comment"> * Number of high/low register pairs in the RAR. The RAR (Receive Address</span>
<a name="l00849"></a>00849 <span class="comment"> * Registers) holds the directed and multicast addresses that we monitor.</span>
<a name="l00850"></a>00850 <span class="comment"> * Technically, we have 16 spots.  However, we reserve one of these spots</span>
<a name="l00851"></a>00851 <span class="comment"> * (RAR[15]) for our directed address used by controllers with</span>
<a name="l00852"></a>00852 <span class="comment"> * manageability enabled, allowing us room for 15 multicast addresses.</span>
<a name="l00853"></a>00853 <span class="comment"> */</span>
<a name="l00854"></a>00854 <span class="preprocessor">#define E1000_RAR_ENTRIES     15</span>
<a name="l00855"></a>00855 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RAH_AV  0x80000000        </span><span class="comment">/* Receive descriptor valid */</span>
<a name="l00856"></a>00856 <span class="preprocessor">#define E1000_RAL_MAC_ADDR_LEN 4</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RAH_MAC_ADDR_LEN 2</span>
<a name="l00858"></a>00858 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RAH_POOL_MASK     0x03FC0000</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RAH_POOL_SHIFT    18</span>
<a name="l00860"></a>00860 <span class="preprocessor"></span><span class="preprocessor">#define E1000_RAH_POOL_1        0x00040000</span>
<a name="l00861"></a>00861 <span class="preprocessor"></span>
<a name="l00862"></a>00862 <span class="comment">/* Error Codes */</span>
<a name="l00863"></a>00863 <span class="preprocessor">#define E1000_SUCCESS      0</span>
<a name="l00864"></a>00864 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ERR_NVM      1</span>
<a name="l00865"></a>00865 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ERR_PHY      2</span>
<a name="l00866"></a>00866 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ERR_CONFIG   3</span>
<a name="l00867"></a>00867 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ERR_PARAM    4</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ERR_MAC_INIT 5</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ERR_PHY_TYPE 6</span>
<a name="l00870"></a>00870 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ERR_RESET   9</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ERR_MASTER_REQUESTS_PENDING 10</span>
<a name="l00872"></a>00872 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ERR_HOST_INTERFACE_COMMAND 11</span>
<a name="l00873"></a>00873 <span class="preprocessor"></span><span class="preprocessor">#define E1000_BLK_PHY_RESET   12</span>
<a name="l00874"></a>00874 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ERR_SWFW_SYNC 13</span>
<a name="l00875"></a>00875 <span class="preprocessor"></span><span class="preprocessor">#define E1000_NOT_IMPLEMENTED 14</span>
<a name="l00876"></a>00876 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ERR_MBX      15</span>
<a name="l00877"></a>00877 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ERR_INVALID_ARGUMENT  16</span>
<a name="l00878"></a>00878 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ERR_NO_SPACE          17</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span><span class="preprocessor">#define E1000_ERR_NVM_PBA_SECTION   18</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span>
<a name="l00881"></a>00881 <span class="comment">/* Loop limit on how long we wait for auto-negotiation to complete */</span>
<a name="l00882"></a>00882 <span class="preprocessor">#define FIBER_LINK_UP_LIMIT               50</span>
<a name="l00883"></a>00883 <span class="preprocessor"></span><span class="preprocessor">#define COPPER_LINK_UP_LIMIT              10</span>
<a name="l00884"></a>00884 <span class="preprocessor"></span><span class="preprocessor">#define PHY_AUTO_NEG_LIMIT                45</span>
<a name="l00885"></a>00885 <span class="preprocessor"></span><span class="preprocessor">#define PHY_FORCE_LIMIT                   20</span>
<a name="l00886"></a>00886 <span class="preprocessor"></span><span class="comment">/* Number of 100 microseconds we wait for PCI Express master disable */</span>
<a name="l00887"></a>00887 <span class="preprocessor">#define MASTER_DISABLE_TIMEOUT      800</span>
<a name="l00888"></a>00888 <span class="preprocessor"></span><span class="comment">/* Number of milliseconds we wait for PHY configuration done after MAC reset */</span>
<a name="l00889"></a>00889 <span class="preprocessor">#define PHY_CFG_TIMEOUT             100</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span><span class="comment">/* Number of 2 milliseconds we wait for acquiring MDIO ownership. */</span>
<a name="l00891"></a>00891 <span class="preprocessor">#define MDIO_OWNERSHIP_TIMEOUT      10</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span><span class="comment">/* Number of milliseconds for NVM auto read done after MAC reset. */</span>
<a name="l00893"></a>00893 <span class="preprocessor">#define AUTO_READ_DONE_TIMEOUT      10</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span>
<a name="l00895"></a>00895 <span class="comment">/* Flow Control */</span>
<a name="l00896"></a>00896 <span class="preprocessor">#define E1000_FCRTH_RTH  0x0000FFF8     </span><span class="comment">/* Mask Bits[15:3] for RTH */</span>
<a name="l00897"></a>00897 <span class="preprocessor">#define E1000_FCRTH_XFCE 0x80000000     </span><span class="comment">/* External Flow Control Enable */</span>
<a name="l00898"></a>00898 <span class="preprocessor">#define E1000_FCRTL_RTL  0x0000FFF8     </span><span class="comment">/* Mask Bits[15:3] for RTL */</span>
<a name="l00899"></a>00899 <span class="preprocessor">#define E1000_FCRTL_XONE 0x80000000     </span><span class="comment">/* Enable XON frame transmission */</span>
<a name="l00900"></a>00900 
<a name="l00901"></a>00901 <span class="comment">/* Transmit Configuration Word */</span>
<a name="l00902"></a>00902 <span class="preprocessor">#define E1000_TXCW_FD         0x00000020        </span><span class="comment">/* TXCW full duplex */</span>
<a name="l00903"></a>00903 <span class="preprocessor">#define E1000_TXCW_HD         0x00000040        </span><span class="comment">/* TXCW half duplex */</span>
<a name="l00904"></a>00904 <span class="preprocessor">#define E1000_TXCW_PAUSE      0x00000080        </span><span class="comment">/* TXCW sym pause request */</span>
<a name="l00905"></a>00905 <span class="preprocessor">#define E1000_TXCW_ASM_DIR    0x00000100        </span><span class="comment">/* TXCW astm pause direction */</span>
<a name="l00906"></a>00906 <span class="preprocessor">#define E1000_TXCW_PAUSE_MASK 0x00000180        </span><span class="comment">/* TXCW pause request mask */</span>
<a name="l00907"></a>00907 <span class="preprocessor">#define E1000_TXCW_RF         0x00003000        </span><span class="comment">/* TXCW remote fault */</span>
<a name="l00908"></a>00908 <span class="preprocessor">#define E1000_TXCW_NP         0x00008000        </span><span class="comment">/* TXCW next page */</span>
<a name="l00909"></a>00909 <span class="preprocessor">#define E1000_TXCW_CW         0x0000ffff        </span><span class="comment">/* TxConfigWord mask */</span>
<a name="l00910"></a>00910 <span class="preprocessor">#define E1000_TXCW_TXC        0x40000000        </span><span class="comment">/* Transmit Config control */</span>
<a name="l00911"></a>00911 <span class="preprocessor">#define E1000_TXCW_ANE        0x80000000        </span><span class="comment">/* Auto-neg enable */</span>
<a name="l00912"></a>00912 
<a name="l00913"></a>00913 <span class="comment">/* Receive Configuration Word */</span>
<a name="l00914"></a>00914 <span class="preprocessor">#define E1000_RXCW_CW         0x0000ffff        </span><span class="comment">/* RxConfigWord mask */</span>
<a name="l00915"></a>00915 <span class="preprocessor">#define E1000_RXCW_NC         0x04000000        </span><span class="comment">/* Receive config no carrier */</span>
<a name="l00916"></a>00916 <span class="preprocessor">#define E1000_RXCW_IV         0x08000000        </span><span class="comment">/* Receive config invalid */</span>
<a name="l00917"></a>00917 <span class="preprocessor">#define E1000_RXCW_CC         0x10000000        </span><span class="comment">/* Receive config change */</span>
<a name="l00918"></a>00918 <span class="preprocessor">#define E1000_RXCW_C          0x20000000        </span><span class="comment">/* Receive config */</span>
<a name="l00919"></a>00919 <span class="preprocessor">#define E1000_RXCW_SYNCH      0x40000000        </span><span class="comment">/* Receive config synch */</span>
<a name="l00920"></a>00920 <span class="preprocessor">#define E1000_RXCW_ANC        0x80000000        </span><span class="comment">/* Auto-neg complete */</span>
<a name="l00921"></a>00921 
<a name="l00922"></a>00922 
<a name="l00923"></a>00923 <span class="comment">/* PCI Express Control */</span>
<a name="l00924"></a>00924 <span class="preprocessor">#define E1000_GCR_RXD_NO_SNOOP          0x00000001</span>
<a name="l00925"></a>00925 <span class="preprocessor"></span><span class="preprocessor">#define E1000_GCR_RXDSCW_NO_SNOOP       0x00000002</span>
<a name="l00926"></a>00926 <span class="preprocessor"></span><span class="preprocessor">#define E1000_GCR_RXDSCR_NO_SNOOP       0x00000004</span>
<a name="l00927"></a>00927 <span class="preprocessor"></span><span class="preprocessor">#define E1000_GCR_TXD_NO_SNOOP          0x00000008</span>
<a name="l00928"></a>00928 <span class="preprocessor"></span><span class="preprocessor">#define E1000_GCR_TXDSCW_NO_SNOOP       0x00000010</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span><span class="preprocessor">#define E1000_GCR_TXDSCR_NO_SNOOP       0x00000020</span>
<a name="l00930"></a>00930 <span class="preprocessor"></span><span class="preprocessor">#define E1000_GCR_CMPL_TMOUT_MASK       0x0000F000</span>
<a name="l00931"></a>00931 <span class="preprocessor"></span><span class="preprocessor">#define E1000_GCR_CMPL_TMOUT_10ms       0x00001000</span>
<a name="l00932"></a>00932 <span class="preprocessor"></span><span class="preprocessor">#define E1000_GCR_CMPL_TMOUT_RESEND     0x00010000</span>
<a name="l00933"></a>00933 <span class="preprocessor"></span><span class="preprocessor">#define E1000_GCR_CAP_VER2              0x00040000</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span>
<a name="l00935"></a>00935 <span class="preprocessor">#define PCIE_NO_SNOOP_ALL (E1000_GCR_RXD_NO_SNOOP         | \</span>
<a name="l00936"></a>00936 <span class="preprocessor">                           E1000_GCR_RXDSCW_NO_SNOOP      | \</span>
<a name="l00937"></a>00937 <span class="preprocessor">                           E1000_GCR_RXDSCR_NO_SNOOP      | \</span>
<a name="l00938"></a>00938 <span class="preprocessor">                           E1000_GCR_TXD_NO_SNOOP         | \</span>
<a name="l00939"></a>00939 <span class="preprocessor">                           E1000_GCR_TXDSCW_NO_SNOOP      | \</span>
<a name="l00940"></a>00940 <span class="preprocessor">                           E1000_GCR_TXDSCR_NO_SNOOP)</span>
<a name="l00941"></a>00941 <span class="preprocessor"></span>
<a name="l00942"></a>00942 <span class="comment">/* PHY Control Register */</span>
<a name="l00943"></a>00943 <span class="preprocessor">#define MII_CR_SPEED_SELECT_MSB 0x0040  </span><span class="comment">/* bits 6,13: 10=1000, 01=100, 00=10 */</span>
<a name="l00944"></a>00944 <span class="preprocessor">#define MII_CR_COLL_TEST_ENABLE 0x0080  </span><span class="comment">/* Collision test enable */</span>
<a name="l00945"></a>00945 <span class="preprocessor">#define MII_CR_FULL_DUPLEX      0x0100  </span><span class="comment">/* FDX =1, half duplex =0 */</span>
<a name="l00946"></a>00946 <span class="preprocessor">#define MII_CR_RESTART_AUTO_NEG 0x0200  </span><span class="comment">/* Restart auto negotiation */</span>
<a name="l00947"></a>00947 <span class="preprocessor">#define MII_CR_ISOLATE          0x0400  </span><span class="comment">/* Isolate PHY from MII */</span>
<a name="l00948"></a>00948 <span class="preprocessor">#define MII_CR_POWER_DOWN       0x0800  </span><span class="comment">/* Power down */</span>
<a name="l00949"></a>00949 <span class="preprocessor">#define MII_CR_AUTO_NEG_EN      0x1000  </span><span class="comment">/* Auto Neg Enable */</span>
<a name="l00950"></a>00950 <span class="preprocessor">#define MII_CR_SPEED_SELECT_LSB 0x2000  </span><span class="comment">/* bits 6,13: 10=1000, 01=100, 00=10 */</span>
<a name="l00951"></a>00951 <span class="preprocessor">#define MII_CR_LOOPBACK         0x4000  </span><span class="comment">/* 0 = normal, 1 = loopback */</span>
<a name="l00952"></a>00952 <span class="preprocessor">#define MII_CR_RESET            0x8000  </span><span class="comment">/* 0 = normal, 1 = PHY reset */</span>
<a name="l00953"></a>00953 <span class="preprocessor">#define MII_CR_SPEED_1000       0x0040</span>
<a name="l00954"></a>00954 <span class="preprocessor"></span><span class="preprocessor">#define MII_CR_SPEED_100        0x2000</span>
<a name="l00955"></a>00955 <span class="preprocessor"></span><span class="preprocessor">#define MII_CR_SPEED_10         0x0000</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span>
<a name="l00957"></a>00957 <span class="comment">/* PHY Status Register */</span>
<a name="l00958"></a>00958 <span class="preprocessor">#define MII_SR_EXTENDED_CAPS     0x0001 </span><span class="comment">/* Extended register capabilities */</span>
<a name="l00959"></a>00959 <span class="preprocessor">#define MII_SR_JABBER_DETECT     0x0002 </span><span class="comment">/* Jabber Detected */</span>
<a name="l00960"></a>00960 <span class="preprocessor">#define MII_SR_LINK_STATUS       0x0004 </span><span class="comment">/* Link Status 1 = link */</span>
<a name="l00961"></a>00961 <span class="preprocessor">#define MII_SR_AUTONEG_CAPS      0x0008 </span><span class="comment">/* Auto Neg Capable */</span>
<a name="l00962"></a>00962 <span class="preprocessor">#define MII_SR_REMOTE_FAULT      0x0010 </span><span class="comment">/* Remote Fault Detect */</span>
<a name="l00963"></a>00963 <span class="preprocessor">#define MII_SR_AUTONEG_COMPLETE  0x0020 </span><span class="comment">/* Auto Neg Complete */</span>
<a name="l00964"></a>00964 <span class="preprocessor">#define MII_SR_PREAMBLE_SUPPRESS 0x0040 </span><span class="comment">/* Preamble may be suppressed */</span>
<a name="l00965"></a>00965 <span class="preprocessor">#define MII_SR_EXTENDED_STATUS   0x0100 </span><span class="comment">/* Ext. status info in Reg 0x0F */</span>
<a name="l00966"></a>00966 <span class="preprocessor">#define MII_SR_100T2_HD_CAPS     0x0200 </span><span class="comment">/* 100T2 Half Duplex Capable */</span>
<a name="l00967"></a>00967 <span class="preprocessor">#define MII_SR_100T2_FD_CAPS     0x0400 </span><span class="comment">/* 100T2 Full Duplex Capable */</span>
<a name="l00968"></a>00968 <span class="preprocessor">#define MII_SR_10T_HD_CAPS       0x0800 </span><span class="comment">/* 10T   Half Duplex Capable */</span>
<a name="l00969"></a>00969 <span class="preprocessor">#define MII_SR_10T_FD_CAPS       0x1000 </span><span class="comment">/* 10T   Full Duplex Capable */</span>
<a name="l00970"></a>00970 <span class="preprocessor">#define MII_SR_100X_HD_CAPS      0x2000 </span><span class="comment">/* 100X  Half Duplex Capable */</span>
<a name="l00971"></a>00971 <span class="preprocessor">#define MII_SR_100X_FD_CAPS      0x4000 </span><span class="comment">/* 100X  Full Duplex Capable */</span>
<a name="l00972"></a>00972 <span class="preprocessor">#define MII_SR_100T4_CAPS        0x8000 </span><span class="comment">/* 100T4 Capable */</span>
<a name="l00973"></a>00973 
<a name="l00974"></a>00974 <span class="comment">/* Autoneg Advertisement Register */</span>
<a name="l00975"></a>00975 <span class="preprocessor">#define NWAY_AR_SELECTOR_FIELD   0x0001   </span><span class="comment">/* indicates IEEE 802.3 CSMA/CD */</span>
<a name="l00976"></a>00976 <span class="preprocessor">#define NWAY_AR_10T_HD_CAPS      0x0020   </span><span class="comment">/* 10T   Half Duplex Capable */</span>
<a name="l00977"></a>00977 <span class="preprocessor">#define NWAY_AR_10T_FD_CAPS      0x0040   </span><span class="comment">/* 10T   Full Duplex Capable */</span>
<a name="l00978"></a>00978 <span class="preprocessor">#define NWAY_AR_100TX_HD_CAPS    0x0080   </span><span class="comment">/* 100TX Half Duplex Capable */</span>
<a name="l00979"></a>00979 <span class="preprocessor">#define NWAY_AR_100TX_FD_CAPS    0x0100   </span><span class="comment">/* 100TX Full Duplex Capable */</span>
<a name="l00980"></a>00980 <span class="preprocessor">#define NWAY_AR_100T4_CAPS       0x0200   </span><span class="comment">/* 100T4 Capable */</span>
<a name="l00981"></a>00981 <span class="preprocessor">#define NWAY_AR_PAUSE            0x0400   </span><span class="comment">/* Pause operation desired */</span>
<a name="l00982"></a>00982 <span class="preprocessor">#define NWAY_AR_ASM_DIR          0x0800   </span><span class="comment">/* Asymmetric Pause Direction bit */</span>
<a name="l00983"></a>00983 <span class="preprocessor">#define NWAY_AR_REMOTE_FAULT     0x2000   </span><span class="comment">/* Remote Fault detected */</span>
<a name="l00984"></a>00984 <span class="preprocessor">#define NWAY_AR_NEXT_PAGE        0x8000   </span><span class="comment">/* Next Page ability supported */</span>
<a name="l00985"></a>00985 
<a name="l00986"></a>00986 <span class="comment">/* Link Partner Ability Register (Base Page) */</span>
<a name="l00987"></a>00987 <span class="preprocessor">#define NWAY_LPAR_SELECTOR_FIELD 0x0000 </span><span class="comment">/* LP protocol selector field */</span>
<a name="l00988"></a>00988 <span class="preprocessor">#define NWAY_LPAR_10T_HD_CAPS    0x0020 </span><span class="comment">/* LP is 10T   Half Duplex Capable */</span>
<a name="l00989"></a>00989 <span class="preprocessor">#define NWAY_LPAR_10T_FD_CAPS    0x0040 </span><span class="comment">/* LP is 10T   Full Duplex Capable */</span>
<a name="l00990"></a>00990 <span class="preprocessor">#define NWAY_LPAR_100TX_HD_CAPS  0x0080 </span><span class="comment">/* LP is 100TX Half Duplex Capable */</span>
<a name="l00991"></a>00991 <span class="preprocessor">#define NWAY_LPAR_100TX_FD_CAPS  0x0100 </span><span class="comment">/* LP is 100TX Full Duplex Capable */</span>
<a name="l00992"></a>00992 <span class="preprocessor">#define NWAY_LPAR_100T4_CAPS     0x0200 </span><span class="comment">/* LP is 100T4 Capable */</span>
<a name="l00993"></a>00993 <span class="preprocessor">#define NWAY_LPAR_PAUSE          0x0400 </span><span class="comment">/* LP Pause operation desired */</span>
<a name="l00994"></a>00994 <span class="preprocessor">#define NWAY_LPAR_ASM_DIR        0x0800 </span><span class="comment">/* LP Asymmetric Pause Direction bit */</span>
<a name="l00995"></a>00995 <span class="preprocessor">#define NWAY_LPAR_REMOTE_FAULT   0x2000 </span><span class="comment">/* LP has detected Remote Fault */</span>
<a name="l00996"></a>00996 <span class="preprocessor">#define NWAY_LPAR_ACKNOWLEDGE    0x4000 </span><span class="comment">/* LP has rx&#39;d link code word */</span>
<a name="l00997"></a>00997 <span class="preprocessor">#define NWAY_LPAR_NEXT_PAGE      0x8000 </span><span class="comment">/* Next Page ability supported */</span>
<a name="l00998"></a>00998 
<a name="l00999"></a>00999 <span class="comment">/* Autoneg Expansion Register */</span>
<a name="l01000"></a>01000 <span class="preprocessor">#define NWAY_ER_LP_NWAY_CAPS      0x0001 </span><span class="comment">/* LP has Auto Neg Capability */</span>
<a name="l01001"></a>01001 <span class="preprocessor">#define NWAY_ER_PAGE_RXD          0x0002 </span><span class="comment">/* LP is 10T   Half Duplex Capable */</span>
<a name="l01002"></a>01002 <span class="preprocessor">#define NWAY_ER_NEXT_PAGE_CAPS    0x0004 </span><span class="comment">/* LP is 10T   Full Duplex Capable */</span>
<a name="l01003"></a>01003 <span class="preprocessor">#define NWAY_ER_LP_NEXT_PAGE_CAPS 0x0008 </span><span class="comment">/* LP is 100TX Half Duplex Capable */</span>
<a name="l01004"></a>01004 <span class="preprocessor">#define NWAY_ER_PAR_DETECT_FAULT  0x0010 </span><span class="comment">/* LP is 100TX Full Duplex Capable */</span>
<a name="l01005"></a>01005 
<a name="l01006"></a>01006 <span class="comment">/* 1000BASE-T Control Register */</span>
<a name="l01007"></a>01007 <span class="preprocessor">#define CR_1000T_ASYM_PAUSE      0x0080 </span><span class="comment">/* Advertise asymmetric pause bit */</span>
<a name="l01008"></a>01008 <span class="preprocessor">#define CR_1000T_HD_CAPS         0x0100 </span><span class="comment">/* Advertise 1000T HD capability */</span>
<a name="l01009"></a>01009 <span class="preprocessor">#define CR_1000T_FD_CAPS         0x0200 </span><span class="comment">/* Advertise 1000T FD capability  */</span>
<a name="l01010"></a>01010 <span class="preprocessor">#define CR_1000T_REPEATER_DTE    0x0400 </span><span class="comment">/* 1=Repeater/switch device port */</span>
<a name="l01011"></a>01011                                         <span class="comment">/* 0=DTE device */</span>
<a name="l01012"></a>01012 <span class="preprocessor">#define CR_1000T_MS_VALUE        0x0800 </span><span class="comment">/* 1=Configure PHY as Master */</span>
<a name="l01013"></a>01013                                         <span class="comment">/* 0=Configure PHY as Slave */</span>
<a name="l01014"></a>01014 <span class="preprocessor">#define CR_1000T_MS_ENABLE      0x1000 </span><span class="comment">/* 1=Master/Slave manual config value */</span>
<a name="l01015"></a>01015                                         <span class="comment">/* 0=Automatic Master/Slave config */</span>
<a name="l01016"></a>01016 <span class="preprocessor">#define CR_1000T_TEST_MODE_NORMAL 0x0000 </span><span class="comment">/* Normal Operation */</span>
<a name="l01017"></a>01017 <span class="preprocessor">#define CR_1000T_TEST_MODE_1     0x2000 </span><span class="comment">/* Transmit Waveform test */</span>
<a name="l01018"></a>01018 <span class="preprocessor">#define CR_1000T_TEST_MODE_2     0x4000 </span><span class="comment">/* Master Transmit Jitter test */</span>
<a name="l01019"></a>01019 <span class="preprocessor">#define CR_1000T_TEST_MODE_3     0x6000 </span><span class="comment">/* Slave Transmit Jitter test */</span>
<a name="l01020"></a>01020 <span class="preprocessor">#define CR_1000T_TEST_MODE_4     0x8000 </span><span class="comment">/* Transmitter Distortion test */</span>
<a name="l01021"></a>01021 
<a name="l01022"></a>01022 <span class="comment">/* 1000BASE-T Status Register */</span>
<a name="l01023"></a>01023 <span class="preprocessor">#define SR_1000T_IDLE_ERROR_CNT   0x00FF </span><span class="comment">/* Num idle errors since last read */</span>
<a name="l01024"></a>01024 <span class="preprocessor">#define SR_1000T_ASYM_PAUSE_DIR  0x0100 </span><span class="comment">/* LP asymmetric pause direction bit */</span>
<a name="l01025"></a>01025 <span class="preprocessor">#define SR_1000T_LP_HD_CAPS       0x0400 </span><span class="comment">/* LP is 1000T HD capable */</span>
<a name="l01026"></a>01026 <span class="preprocessor">#define SR_1000T_LP_FD_CAPS       0x0800 </span><span class="comment">/* LP is 1000T FD capable */</span>
<a name="l01027"></a>01027 <span class="preprocessor">#define SR_1000T_REMOTE_RX_STATUS 0x1000 </span><span class="comment">/* Remote receiver OK */</span>
<a name="l01028"></a>01028 <span class="preprocessor">#define SR_1000T_LOCAL_RX_STATUS  0x2000 </span><span class="comment">/* Local receiver OK */</span>
<a name="l01029"></a>01029 <span class="preprocessor">#define SR_1000T_MS_CONFIG_RES    0x4000 </span><span class="comment">/* 1=Local Tx is Master, 0=Slave */</span>
<a name="l01030"></a>01030 <span class="preprocessor">#define SR_1000T_MS_CONFIG_FAULT  0x8000 </span><span class="comment">/* Master/Slave config fault */</span>
<a name="l01031"></a>01031 
<a name="l01032"></a>01032 <span class="preprocessor">#define SR_1000T_PHY_EXCESSIVE_IDLE_ERR_COUNT 5</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span>
<a name="l01034"></a>01034 <span class="comment">/* PHY 1000 MII Register/Bit Definitions */</span>
<a name="l01035"></a>01035 <span class="comment">/* PHY Registers defined by IEEE */</span>
<a name="l01036"></a>01036 <span class="preprocessor">#define PHY_CONTROL      0x00 </span><span class="comment">/* Control Register */</span>
<a name="l01037"></a>01037 <span class="preprocessor">#define PHY_STATUS       0x01 </span><span class="comment">/* Status Register */</span>
<a name="l01038"></a>01038 <span class="preprocessor">#define PHY_ID1          0x02 </span><span class="comment">/* Phy Id Reg (word 1) */</span>
<a name="l01039"></a>01039 <span class="preprocessor">#define PHY_ID2          0x03 </span><span class="comment">/* Phy Id Reg (word 2) */</span>
<a name="l01040"></a>01040 <span class="preprocessor">#define PHY_AUTONEG_ADV  0x04 </span><span class="comment">/* Autoneg Advertisement */</span>
<a name="l01041"></a>01041 <span class="preprocessor">#define PHY_LP_ABILITY   0x05 </span><span class="comment">/* Link Partner Ability (Base Page) */</span>
<a name="l01042"></a>01042 <span class="preprocessor">#define PHY_AUTONEG_EXP  0x06 </span><span class="comment">/* Autoneg Expansion Reg */</span>
<a name="l01043"></a>01043 <span class="preprocessor">#define PHY_NEXT_PAGE_TX 0x07 </span><span class="comment">/* Next Page Tx */</span>
<a name="l01044"></a>01044 <span class="preprocessor">#define PHY_LP_NEXT_PAGE 0x08 </span><span class="comment">/* Link Partner Next Page */</span>
<a name="l01045"></a>01045 <span class="preprocessor">#define PHY_1000T_CTRL   0x09 </span><span class="comment">/* 1000Base-T Control Reg */</span>
<a name="l01046"></a>01046 <span class="preprocessor">#define PHY_1000T_STATUS 0x0A </span><span class="comment">/* 1000Base-T Status Reg */</span>
<a name="l01047"></a>01047 <span class="preprocessor">#define PHY_EXT_STATUS   0x0F </span><span class="comment">/* Extended Status Reg */</span>
<a name="l01048"></a>01048 
<a name="l01049"></a>01049 <span class="preprocessor">#define PHY_CONTROL_LB   0x4000 </span><span class="comment">/* PHY Loopback bit */</span>
<a name="l01050"></a>01050 
<a name="l01051"></a>01051 <span class="comment">/* NVM Control */</span>
<a name="l01052"></a>01052 <span class="preprocessor">#define E1000_EECD_SK        0x00000001 </span><span class="comment">/* NVM Clock */</span>
<a name="l01053"></a>01053 <span class="preprocessor">#define E1000_EECD_CS        0x00000002 </span><span class="comment">/* NVM Chip Select */</span>
<a name="l01054"></a>01054 <span class="preprocessor">#define E1000_EECD_DI        0x00000004 </span><span class="comment">/* NVM Data In */</span>
<a name="l01055"></a>01055 <span class="preprocessor">#define E1000_EECD_DO        0x00000008 </span><span class="comment">/* NVM Data Out */</span>
<a name="l01056"></a>01056 <span class="preprocessor">#define E1000_EECD_FWE_MASK  0x00000030</span>
<a name="l01057"></a>01057 <span class="preprocessor"></span><span class="preprocessor">#define E1000_EECD_FWE_DIS   0x00000010 </span><span class="comment">/* Disable FLASH writes */</span>
<a name="l01058"></a>01058 <span class="preprocessor">#define E1000_EECD_FWE_EN    0x00000020 </span><span class="comment">/* Enable FLASH writes */</span>
<a name="l01059"></a>01059 <span class="preprocessor">#define E1000_EECD_FWE_SHIFT 4</span>
<a name="l01060"></a>01060 <span class="preprocessor"></span><span class="preprocessor">#define E1000_EECD_REQ       0x00000040 </span><span class="comment">/* NVM Access Request */</span>
<a name="l01061"></a>01061 <span class="preprocessor">#define E1000_EECD_GNT       0x00000080 </span><span class="comment">/* NVM Access Grant */</span>
<a name="l01062"></a>01062 <span class="preprocessor">#define E1000_EECD_PRES      0x00000100 </span><span class="comment">/* NVM Present */</span>
<a name="l01063"></a>01063 <span class="preprocessor">#define E1000_EECD_SIZE      0x00000200 </span><span class="comment">/* NVM Size (0=64 word 1=256 word) */</span>
<a name="l01064"></a>01064 <span class="comment">/* NVM Addressing bits based on type 0=small, 1=large */</span>
<a name="l01065"></a>01065 <span class="preprocessor">#define E1000_EECD_ADDR_BITS 0x00000400</span>
<a name="l01066"></a>01066 <span class="preprocessor"></span><span class="preprocessor">#define E1000_EECD_TYPE      0x00002000 </span><span class="comment">/* NVM Type (1-SPI, 0-Microwire) */</span>
<a name="l01067"></a>01067 <span class="preprocessor">#define E1000_NVM_GRANT_ATTEMPTS   1000 </span><span class="comment">/* NVM # attempts to gain grant */</span>
<a name="l01068"></a>01068 <span class="preprocessor">#define E1000_EECD_AUTO_RD          0x00000200  </span><span class="comment">/* NVM Auto Read done */</span>
<a name="l01069"></a>01069 <span class="preprocessor">#define E1000_EECD_SIZE_EX_MASK     0x00007800  </span><span class="comment">/* NVM Size */</span>
<a name="l01070"></a>01070 <span class="preprocessor">#define E1000_EECD_SIZE_EX_SHIFT     11</span>
<a name="l01071"></a>01071 <span class="preprocessor"></span><span class="preprocessor">#define E1000_EECD_NVADDS    0x00018000 </span><span class="comment">/* NVM Address Size */</span>
<a name="l01072"></a>01072 <span class="preprocessor">#define E1000_EECD_SELSHAD   0x00020000 </span><span class="comment">/* Select Shadow RAM */</span>
<a name="l01073"></a>01073 <span class="preprocessor">#define E1000_EECD_INITSRAM  0x00040000 </span><span class="comment">/* Initialize Shadow RAM */</span>
<a name="l01074"></a>01074 <span class="preprocessor">#define E1000_EECD_FLUPD     0x00080000 </span><span class="comment">/* Update FLASH */</span>
<a name="l01075"></a>01075 <span class="preprocessor">#define E1000_EECD_AUPDEN    0x00100000 </span><span class="comment">/* Enable Autonomous FLASH update */</span>
<a name="l01076"></a>01076 <span class="preprocessor">#define E1000_EECD_SHADV     0x00200000 </span><span class="comment">/* Shadow RAM Data Valid */</span>
<a name="l01077"></a>01077 <span class="preprocessor">#define E1000_EECD_SEC1VAL   0x00400000 </span><span class="comment">/* Sector One Valid */</span>
<a name="l01078"></a>01078 <span class="preprocessor">#define E1000_EECD_SECVAL_SHIFT      22</span>
<a name="l01079"></a>01079 <span class="preprocessor"></span><span class="preprocessor">#define E1000_EECD_SEC1VAL_VALID_MASK (E1000_EECD_AUTO_RD | E1000_EECD_PRES)</span>
<a name="l01080"></a>01080 <span class="preprocessor"></span>
<a name="l01081"></a>01081 <span class="preprocessor">#define E1000_NVM_SWDPIN0   0x0001   </span><span class="comment">/* SWDPIN 0 NVM Value */</span>
<a name="l01082"></a>01082 <span class="preprocessor">#define E1000_NVM_LED_LOGIC 0x0020   </span><span class="comment">/* Led Logic Word */</span>
<a name="l01083"></a>01083 <span class="preprocessor">#define E1000_NVM_RW_REG_DATA   16  </span><span class="comment">/* Offset to data in NVM read/write regs */</span>
<a name="l01084"></a>01084 <span class="preprocessor">#define E1000_NVM_RW_REG_DONE   2    </span><span class="comment">/* Offset to READ/WRITE done bit */</span>
<a name="l01085"></a>01085 <span class="preprocessor">#define E1000_NVM_RW_REG_START  1    </span><span class="comment">/* Start operation */</span>
<a name="l01086"></a>01086 <span class="preprocessor">#define E1000_NVM_RW_ADDR_SHIFT 2    </span><span class="comment">/* Shift to the address bits */</span>
<a name="l01087"></a>01087 <span class="preprocessor">#define E1000_NVM_POLL_WRITE    1    </span><span class="comment">/* Flag for polling for write complete */</span>
<a name="l01088"></a>01088 <span class="preprocessor">#define E1000_NVM_POLL_READ     0    </span><span class="comment">/* Flag for polling for read complete */</span>
<a name="l01089"></a>01089 <span class="preprocessor">#define E1000_FLASH_UPDATES  2000</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span>
<a name="l01091"></a>01091 <span class="comment">/* NVM Word Offsets */</span>
<a name="l01092"></a>01092 <span class="preprocessor">#define NVM_COMPAT                 0x0003</span>
<a name="l01093"></a>01093 <span class="preprocessor"></span><span class="preprocessor">#define NVM_ID_LED_SETTINGS        0x0004</span>
<a name="l01094"></a>01094 <span class="preprocessor"></span><span class="preprocessor">#define NVM_VERSION                0x0005</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span><span class="preprocessor">#define NVM_SERDES_AMPLITUDE       0x0006 </span><span class="comment">/* SERDES output amplitude */</span>
<a name="l01096"></a>01096 <span class="preprocessor">#define NVM_PHY_CLASS_WORD         0x0007</span>
<a name="l01097"></a>01097 <span class="preprocessor"></span><span class="preprocessor">#define NVM_INIT_CONTROL1_REG      0x000A</span>
<a name="l01098"></a>01098 <span class="preprocessor"></span><span class="preprocessor">#define NVM_INIT_CONTROL2_REG      0x000F</span>
<a name="l01099"></a>01099 <span class="preprocessor"></span><span class="preprocessor">#define NVM_SWDEF_PINS_CTRL_PORT_1 0x0010</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span><span class="preprocessor">#define NVM_INIT_CONTROL3_PORT_B   0x0014</span>
<a name="l01101"></a>01101 <span class="preprocessor"></span><span class="preprocessor">#define NVM_INIT_3GIO_3            0x001A</span>
<a name="l01102"></a>01102 <span class="preprocessor"></span><span class="preprocessor">#define NVM_SWDEF_PINS_CTRL_PORT_0 0x0020</span>
<a name="l01103"></a>01103 <span class="preprocessor"></span><span class="preprocessor">#define NVM_INIT_CONTROL3_PORT_A   0x0024</span>
<a name="l01104"></a>01104 <span class="preprocessor"></span><span class="preprocessor">#define NVM_CFG                    0x0012</span>
<a name="l01105"></a>01105 <span class="preprocessor"></span><span class="preprocessor">#define NVM_FLASH_VERSION          0x0032</span>
<a name="l01106"></a>01106 <span class="preprocessor"></span><span class="preprocessor">#define NVM_ALT_MAC_ADDR_PTR       0x0037</span>
<a name="l01107"></a>01107 <span class="preprocessor"></span><span class="preprocessor">#define NVM_CHECKSUM_REG           0x003F</span>
<a name="l01108"></a>01108 <span class="preprocessor"></span>
<a name="l01109"></a>01109 <span class="preprocessor">#define E1000_NVM_CFG_DONE_PORT_0  0x040000 </span><span class="comment">/* MNG config cycle done */</span>
<a name="l01110"></a>01110 <span class="preprocessor">#define E1000_NVM_CFG_DONE_PORT_1  0x080000 </span><span class="comment">/* ...for second port */</span>
<a name="l01111"></a>01111 
<a name="l01112"></a>01112 <span class="comment">/* Mask bits for fields in Word 0x0f of the NVM */</span>
<a name="l01113"></a>01113 <span class="preprocessor">#define NVM_WORD0F_PAUSE_MASK       0x3000</span>
<a name="l01114"></a>01114 <span class="preprocessor"></span><span class="preprocessor">#define NVM_WORD0F_PAUSE            0x1000</span>
<a name="l01115"></a>01115 <span class="preprocessor"></span><span class="preprocessor">#define NVM_WORD0F_ASM_DIR          0x2000</span>
<a name="l01116"></a>01116 <span class="preprocessor"></span><span class="preprocessor">#define NVM_WORD0F_ANE              0x0800</span>
<a name="l01117"></a>01117 <span class="preprocessor"></span><span class="preprocessor">#define NVM_WORD0F_SWPDIO_EXT_MASK  0x00F0</span>
<a name="l01118"></a>01118 <span class="preprocessor"></span><span class="preprocessor">#define NVM_WORD0F_LPLU             0x0001</span>
<a name="l01119"></a>01119 <span class="preprocessor"></span>
<a name="l01120"></a>01120 <span class="comment">/* Mask bits for fields in Word 0x1a of the NVM */</span>
<a name="l01121"></a>01121 <span class="preprocessor">#define NVM_WORD1A_ASPM_MASK  0x000C</span>
<a name="l01122"></a>01122 <span class="preprocessor"></span>
<a name="l01123"></a>01123 <span class="comment">/* Mask bits for fields in Word 0x03 of the EEPROM */</span>
<a name="l01124"></a>01124 <span class="preprocessor">#define NVM_COMPAT_LOM    0x0800</span>
<a name="l01125"></a>01125 <span class="preprocessor"></span>
<a name="l01126"></a>01126 <span class="comment">/* length of string needed to store PBA number */</span>
<a name="l01127"></a>01127 <span class="preprocessor">#define E1000_PBANUM_LENGTH             11</span>
<a name="l01128"></a>01128 <span class="preprocessor"></span>
<a name="l01129"></a>01129 <span class="comment">/* For checksumming, the sum of all words in the NVM should equal 0xBABA. */</span>
<a name="l01130"></a>01130 <span class="preprocessor">#define NVM_SUM                    0xBABA</span>
<a name="l01131"></a>01131 <span class="preprocessor"></span>
<a name="l01132"></a>01132 <span class="preprocessor">#define NVM_MAC_ADDR_OFFSET        0</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span><span class="preprocessor">#define NVM_PBA_OFFSET_0           8</span>
<a name="l01134"></a>01134 <span class="preprocessor"></span><span class="preprocessor">#define NVM_PBA_OFFSET_1           9</span>
<a name="l01135"></a>01135 <span class="preprocessor"></span><span class="preprocessor">#define NVM_PBA_PTR_GUARD          0xFAFA</span>
<a name="l01136"></a>01136 <span class="preprocessor"></span><span class="preprocessor">#define NVM_RESERVED_WORD          0xFFFF</span>
<a name="l01137"></a>01137 <span class="preprocessor"></span><span class="preprocessor">#define NVM_PHY_CLASS_A            0x8000</span>
<a name="l01138"></a>01138 <span class="preprocessor"></span><span class="preprocessor">#define NVM_SERDES_AMPLITUDE_MASK  0x000F</span>
<a name="l01139"></a>01139 <span class="preprocessor"></span><span class="preprocessor">#define NVM_SIZE_MASK              0x1C00</span>
<a name="l01140"></a>01140 <span class="preprocessor"></span><span class="preprocessor">#define NVM_SIZE_SHIFT             10</span>
<a name="l01141"></a>01141 <span class="preprocessor"></span><span class="preprocessor">#define NVM_WORD_SIZE_BASE_SHIFT   6</span>
<a name="l01142"></a>01142 <span class="preprocessor"></span><span class="preprocessor">#define NVM_SWDPIO_EXT_SHIFT       4</span>
<a name="l01143"></a>01143 <span class="preprocessor"></span>
<a name="l01144"></a>01144 <span class="comment">/* NVM Commands - Microwire */</span>
<a name="l01145"></a>01145 <span class="preprocessor">#define NVM_READ_OPCODE_MICROWIRE  0x6  </span><span class="comment">/* NVM read opcode */</span>
<a name="l01146"></a>01146 <span class="preprocessor">#define NVM_WRITE_OPCODE_MICROWIRE 0x5  </span><span class="comment">/* NVM write opcode */</span>
<a name="l01147"></a>01147 <span class="preprocessor">#define NVM_ERASE_OPCODE_MICROWIRE 0x7  </span><span class="comment">/* NVM erase opcode */</span>
<a name="l01148"></a>01148 <span class="preprocessor">#define NVM_EWEN_OPCODE_MICROWIRE  0x13 </span><span class="comment">/* NVM erase/write enable */</span>
<a name="l01149"></a>01149 <span class="preprocessor">#define NVM_EWDS_OPCODE_MICROWIRE  0x10 </span><span class="comment">/* NVM erase/write disable */</span>
<a name="l01150"></a>01150 
<a name="l01151"></a>01151 <span class="comment">/* NVM Commands - SPI */</span>
<a name="l01152"></a>01152 <span class="preprocessor">#define NVM_MAX_RETRY_SPI          5000 </span><span class="comment">/* Max wait of 5ms, for RDY signal */</span>
<a name="l01153"></a>01153 <span class="preprocessor">#define NVM_READ_OPCODE_SPI        0x03 </span><span class="comment">/* NVM read opcode */</span>
<a name="l01154"></a>01154 <span class="preprocessor">#define NVM_WRITE_OPCODE_SPI       0x02 </span><span class="comment">/* NVM write opcode */</span>
<a name="l01155"></a>01155 <span class="preprocessor">#define NVM_A8_OPCODE_SPI          0x08 </span><span class="comment">/* opcode bit-3 = address bit-8 */</span>
<a name="l01156"></a>01156 <span class="preprocessor">#define NVM_WREN_OPCODE_SPI        0x06 </span><span class="comment">/* NVM set Write Enable latch */</span>
<a name="l01157"></a>01157 <span class="preprocessor">#define NVM_WRDI_OPCODE_SPI        0x04 </span><span class="comment">/* NVM reset Write Enable latch */</span>
<a name="l01158"></a>01158 <span class="preprocessor">#define NVM_RDSR_OPCODE_SPI        0x05 </span><span class="comment">/* NVM read Status register */</span>
<a name="l01159"></a>01159 <span class="preprocessor">#define NVM_WRSR_OPCODE_SPI        0x01 </span><span class="comment">/* NVM write Status register */</span>
<a name="l01160"></a>01160 
<a name="l01161"></a>01161 <span class="comment">/* SPI NVM Status Register */</span>
<a name="l01162"></a>01162 <span class="preprocessor">#define NVM_STATUS_RDY_SPI         0x01</span>
<a name="l01163"></a>01163 <span class="preprocessor"></span><span class="preprocessor">#define NVM_STATUS_WEN_SPI         0x02</span>
<a name="l01164"></a>01164 <span class="preprocessor"></span><span class="preprocessor">#define NVM_STATUS_BP0_SPI         0x04</span>
<a name="l01165"></a>01165 <span class="preprocessor"></span><span class="preprocessor">#define NVM_STATUS_BP1_SPI         0x08</span>
<a name="l01166"></a>01166 <span class="preprocessor"></span><span class="preprocessor">#define NVM_STATUS_WPEN_SPI        0x80</span>
<a name="l01167"></a>01167 <span class="preprocessor"></span>
<a name="l01168"></a>01168 <span class="comment">/* Word definitions for ID LED Settings */</span>
<a name="l01169"></a>01169 <span class="preprocessor">#define ID_LED_RESERVED_0000 0x0000</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span><span class="preprocessor">#define ID_LED_RESERVED_FFFF 0xFFFF</span>
<a name="l01171"></a>01171 <span class="preprocessor"></span><span class="preprocessor">#define ID_LED_DEFAULT       ((ID_LED_OFF1_ON2  &lt;&lt; 12) | \</span>
<a name="l01172"></a>01172 <span class="preprocessor">                              (ID_LED_OFF1_OFF2 &lt;&lt;  8) | \</span>
<a name="l01173"></a>01173 <span class="preprocessor">                              (ID_LED_DEF1_DEF2 &lt;&lt;  4) | \</span>
<a name="l01174"></a>01174 <span class="preprocessor">                              (ID_LED_DEF1_DEF2))</span>
<a name="l01175"></a>01175 <span class="preprocessor"></span><span class="preprocessor">#define ID_LED_DEF1_DEF2     0x1</span>
<a name="l01176"></a>01176 <span class="preprocessor"></span><span class="preprocessor">#define ID_LED_DEF1_ON2      0x2</span>
<a name="l01177"></a>01177 <span class="preprocessor"></span><span class="preprocessor">#define ID_LED_DEF1_OFF2     0x3</span>
<a name="l01178"></a>01178 <span class="preprocessor"></span><span class="preprocessor">#define ID_LED_ON1_DEF2      0x4</span>
<a name="l01179"></a>01179 <span class="preprocessor"></span><span class="preprocessor">#define ID_LED_ON1_ON2       0x5</span>
<a name="l01180"></a>01180 <span class="preprocessor"></span><span class="preprocessor">#define ID_LED_ON1_OFF2      0x6</span>
<a name="l01181"></a>01181 <span class="preprocessor"></span><span class="preprocessor">#define ID_LED_OFF1_DEF2     0x7</span>
<a name="l01182"></a>01182 <span class="preprocessor"></span><span class="preprocessor">#define ID_LED_OFF1_ON2      0x8</span>
<a name="l01183"></a>01183 <span class="preprocessor"></span><span class="preprocessor">#define ID_LED_OFF1_OFF2     0x9</span>
<a name="l01184"></a>01184 <span class="preprocessor"></span>
<a name="l01185"></a>01185 <span class="preprocessor">#define IGP_ACTIVITY_LED_MASK   0xFFFFF0FF</span>
<a name="l01186"></a>01186 <span class="preprocessor"></span><span class="preprocessor">#define IGP_ACTIVITY_LED_ENABLE 0x0300</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span><span class="preprocessor">#define IGP_LED3_MODE           0x07000000</span>
<a name="l01188"></a>01188 <span class="preprocessor"></span>
<a name="l01189"></a>01189 <span class="comment">/* PCI/PCI-X/PCI-EX Config space */</span>
<a name="l01190"></a>01190 <span class="preprocessor">#define PCIX_COMMAND_REGISTER        0xE6</span>
<a name="l01191"></a>01191 <span class="preprocessor"></span><span class="preprocessor">#define PCIX_STATUS_REGISTER_LO      0xE8</span>
<a name="l01192"></a>01192 <span class="preprocessor"></span><span class="preprocessor">#define PCIX_STATUS_REGISTER_HI      0xEA</span>
<a name="l01193"></a>01193 <span class="preprocessor"></span><span class="preprocessor">#define PCI_HEADER_TYPE_REGISTER     0x0E</span>
<a name="l01194"></a>01194 <span class="preprocessor"></span><span class="preprocessor">#define PCIE_LINK_STATUS             0x12</span>
<a name="l01195"></a>01195 <span class="preprocessor"></span><span class="preprocessor">#define PCIE_DEVICE_CONTROL2         0x28</span>
<a name="l01196"></a>01196 <span class="preprocessor"></span>
<a name="l01197"></a>01197 <span class="preprocessor">#define PCIX_COMMAND_MMRBC_MASK      0x000C</span>
<a name="l01198"></a>01198 <span class="preprocessor"></span><span class="preprocessor">#define PCIX_COMMAND_MMRBC_SHIFT     0x2</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span><span class="preprocessor">#define PCIX_STATUS_HI_MMRBC_MASK    0x0060</span>
<a name="l01200"></a>01200 <span class="preprocessor"></span><span class="preprocessor">#define PCIX_STATUS_HI_MMRBC_SHIFT   0x5</span>
<a name="l01201"></a>01201 <span class="preprocessor"></span><span class="preprocessor">#define PCIX_STATUS_HI_MMRBC_4K      0x3</span>
<a name="l01202"></a>01202 <span class="preprocessor"></span><span class="preprocessor">#define PCIX_STATUS_HI_MMRBC_2K      0x2</span>
<a name="l01203"></a>01203 <span class="preprocessor"></span><span class="preprocessor">#define PCIX_STATUS_LO_FUNC_MASK     0x7</span>
<a name="l01204"></a>01204 <span class="preprocessor"></span><span class="preprocessor">#define PCI_HEADER_TYPE_MULTIFUNC    0x80</span>
<a name="l01205"></a>01205 <span class="preprocessor"></span><span class="preprocessor">#define PCIE_LINK_WIDTH_MASK         0x3F0</span>
<a name="l01206"></a>01206 <span class="preprocessor"></span><span class="preprocessor">#define PCIE_LINK_WIDTH_SHIFT        4</span>
<a name="l01207"></a>01207 <span class="preprocessor"></span><span class="preprocessor">#define PCIE_LINK_SPEED_MASK         0x0F</span>
<a name="l01208"></a>01208 <span class="preprocessor"></span><span class="preprocessor">#define PCIE_LINK_SPEED_2500         0x01</span>
<a name="l01209"></a>01209 <span class="preprocessor"></span><span class="preprocessor">#define PCIE_LINK_SPEED_5000         0x02</span>
<a name="l01210"></a>01210 <span class="preprocessor"></span><span class="preprocessor">#define PCIE_DEVICE_CONTROL2_16ms    0x0005</span>
<a name="l01211"></a>01211 <span class="preprocessor"></span>
<a name="l01212"></a>01212 <span class="preprocessor">#ifndef ETH_ADDR_LEN</span>
<a name="l01213"></a>01213 <span class="preprocessor"></span><span class="preprocessor">#define ETH_ADDR_LEN                 6</span>
<a name="l01214"></a>01214 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01215"></a>01215 <span class="preprocessor"></span>
<a name="l01216"></a>01216 <span class="preprocessor">#define PHY_REVISION_MASK      0xFFFFFFF0</span>
<a name="l01217"></a>01217 <span class="preprocessor"></span><span class="preprocessor">#define MAX_PHY_REG_ADDRESS    0x1F  </span><span class="comment">/* 5 bit address bus (0-0x1F) */</span>
<a name="l01218"></a>01218 <span class="preprocessor">#define MAX_PHY_MULTI_PAGE_REG 0xF</span>
<a name="l01219"></a>01219 <span class="preprocessor"></span>
<a name="l01220"></a>01220 <span class="comment">/* Bit definitions for valid PHY IDs. */</span>
<a name="l01221"></a>01221 <span class="comment">/*</span>
<a name="l01222"></a>01222 <span class="comment"> * I = Integrated</span>
<a name="l01223"></a>01223 <span class="comment"> * E = External</span>
<a name="l01224"></a>01224 <span class="comment"> */</span>
<a name="l01225"></a>01225 <span class="preprocessor">#define M88E1000_E_PHY_ID    0x01410C50</span>
<a name="l01226"></a>01226 <span class="preprocessor"></span><span class="preprocessor">#define M88E1000_I_PHY_ID    0x01410C30</span>
<a name="l01227"></a>01227 <span class="preprocessor"></span><span class="preprocessor">#define M88E1011_I_PHY_ID    0x01410C20</span>
<a name="l01228"></a>01228 <span class="preprocessor"></span><span class="preprocessor">#define IGP01E1000_I_PHY_ID  0x02A80380</span>
<a name="l01229"></a>01229 <span class="preprocessor"></span><span class="preprocessor">#define M88E1011_I_REV_4     0x04</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span><span class="preprocessor">#define M88E1111_I_PHY_ID    0x01410CC0</span>
<a name="l01231"></a>01231 <span class="preprocessor"></span><span class="preprocessor">#define GG82563_E_PHY_ID     0x01410CA0</span>
<a name="l01232"></a>01232 <span class="preprocessor"></span><span class="preprocessor">#define IGP03E1000_E_PHY_ID  0x02A80390</span>
<a name="l01233"></a>01233 <span class="preprocessor"></span><span class="preprocessor">#define IFE_E_PHY_ID         0x02A80330</span>
<a name="l01234"></a>01234 <span class="preprocessor"></span><span class="preprocessor">#define IFE_PLUS_E_PHY_ID    0x02A80320</span>
<a name="l01235"></a>01235 <span class="preprocessor"></span><span class="preprocessor">#define IFE_C_E_PHY_ID       0x02A80310</span>
<a name="l01236"></a>01236 <span class="preprocessor"></span><span class="preprocessor">#define M88_VENDOR           0x0141</span>
<a name="l01237"></a>01237 <span class="preprocessor"></span>
<a name="l01238"></a>01238 <span class="comment">/* M88E1000 Specific Registers */</span>
<a name="l01239"></a>01239 <span class="preprocessor">#define M88E1000_PHY_SPEC_CTRL     0x10  </span><span class="comment">/* PHY Specific Control Register */</span>
<a name="l01240"></a>01240 <span class="preprocessor">#define M88E1000_PHY_SPEC_STATUS   0x11  </span><span class="comment">/* PHY Specific Status Register */</span>
<a name="l01241"></a>01241 <span class="preprocessor">#define M88E1000_INT_ENABLE        0x12  </span><span class="comment">/* Interrupt Enable Register */</span>
<a name="l01242"></a>01242 <span class="preprocessor">#define M88E1000_INT_STATUS        0x13  </span><span class="comment">/* Interrupt Status Register */</span>
<a name="l01243"></a>01243 <span class="preprocessor">#define M88E1000_EXT_PHY_SPEC_CTRL 0x14  </span><span class="comment">/* Extended PHY Specific Control */</span>
<a name="l01244"></a>01244 <span class="preprocessor">#define M88E1000_RX_ERR_CNTR       0x15  </span><span class="comment">/* Receive Error Counter */</span>
<a name="l01245"></a>01245 
<a name="l01246"></a>01246 <span class="preprocessor">#define M88E1000_PHY_EXT_CTRL      0x1A  </span><span class="comment">/* PHY extend control register */</span>
<a name="l01247"></a>01247 <span class="preprocessor">#define M88E1000_PHY_PAGE_SELECT   0x1D  </span><span class="comment">/* Reg 29 for page number setting */</span>
<a name="l01248"></a>01248 <span class="preprocessor">#define M88E1000_PHY_GEN_CONTROL   0x1E  </span><span class="comment">/* Its meaning depends on reg 29 */</span>
<a name="l01249"></a>01249 <span class="preprocessor">#define M88E1000_PHY_VCO_REG_BIT8  0x100 </span><span class="comment">/* Bits 8 &amp; 11 are adjusted for */</span>
<a name="l01250"></a>01250 <span class="preprocessor">#define M88E1000_PHY_VCO_REG_BIT11 0x800    </span><span class="comment">/* improved BER performance */</span>
<a name="l01251"></a>01251 
<a name="l01252"></a>01252 <span class="comment">/* M88E1000 PHY Specific Control Register */</span>
<a name="l01253"></a>01253 <span class="preprocessor">#define M88E1000_PSCR_JABBER_DISABLE    0x0001 </span><span class="comment">/* 1=Jabber Function disabled */</span>
<a name="l01254"></a>01254 <span class="preprocessor">#define M88E1000_PSCR_POLARITY_REVERSAL 0x0002 </span><span class="comment">/* 1=Polarity Reverse enabled */</span>
<a name="l01255"></a>01255 <span class="preprocessor">#define M88E1000_PSCR_SQE_TEST          0x0004 </span><span class="comment">/* 1=SQE Test enabled */</span>
<a name="l01256"></a>01256 <span class="comment">/* 1=CLK125 low, 0=CLK125 toggling */</span>
<a name="l01257"></a>01257 <span class="preprocessor">#define M88E1000_PSCR_CLK125_DISABLE    0x0010</span>
<a name="l01258"></a>01258 <span class="preprocessor"></span><span class="preprocessor">#define M88E1000_PSCR_MDI_MANUAL_MODE  0x0000 </span><span class="comment">/* MDI Crossover Mode bits 6:5 */</span>
<a name="l01259"></a>01259                                                <span class="comment">/* Manual MDI configuration */</span>
<a name="l01260"></a>01260 <span class="preprocessor">#define M88E1000_PSCR_MDIX_MANUAL_MODE 0x0020  </span><span class="comment">/* Manual MDIX configuration */</span>
<a name="l01261"></a>01261 <span class="comment">/* 1000BASE-T: Auto crossover, 100BASE-TX/10BASE-T: MDI Mode */</span>
<a name="l01262"></a>01262 <span class="preprocessor">#define M88E1000_PSCR_AUTO_X_1000T     0x0040</span>
<a name="l01263"></a>01263 <span class="preprocessor"></span><span class="comment">/* Auto crossover enabled all speeds */</span>
<a name="l01264"></a>01264 <span class="preprocessor">#define M88E1000_PSCR_AUTO_X_MODE      0x0060</span>
<a name="l01265"></a>01265 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l01266"></a>01266 <span class="comment"> * 1=Enable Extended 10BASE-T distance (Lower 10BASE-T Rx Threshold</span>
<a name="l01267"></a>01267 <span class="comment"> * 0=Normal 10BASE-T Rx Threshold</span>
<a name="l01268"></a>01268 <span class="comment"> */</span>
<a name="l01269"></a>01269 <span class="preprocessor">#define M88E1000_PSCR_EN_10BT_EXT_DIST 0x0080</span>
<a name="l01270"></a>01270 <span class="preprocessor"></span><span class="comment">/* 1=5-bit interface in 100BASE-TX, 0=MII interface in 100BASE-TX */</span>
<a name="l01271"></a>01271 <span class="preprocessor">#define M88E1000_PSCR_MII_5BIT_ENABLE      0x0100</span>
<a name="l01272"></a>01272 <span class="preprocessor"></span><span class="preprocessor">#define M88E1000_PSCR_SCRAMBLER_DISABLE    0x0200 </span><span class="comment">/* 1=Scrambler disable */</span>
<a name="l01273"></a>01273 <span class="preprocessor">#define M88E1000_PSCR_FORCE_LINK_GOOD      0x0400 </span><span class="comment">/* 1=Force link good */</span>
<a name="l01274"></a>01274 <span class="preprocessor">#define M88E1000_PSCR_ASSERT_CRS_ON_TX     0x0800 </span><span class="comment">/* 1=Assert CRS on Tx */</span>
<a name="l01275"></a>01275 
<a name="l01276"></a>01276 <span class="comment">/* M88E1000 PHY Specific Status Register */</span>
<a name="l01277"></a>01277 <span class="preprocessor">#define M88E1000_PSSR_JABBER             0x0001 </span><span class="comment">/* 1=Jabber */</span>
<a name="l01278"></a>01278 <span class="preprocessor">#define M88E1000_PSSR_REV_POLARITY       0x0002 </span><span class="comment">/* 1=Polarity reversed */</span>
<a name="l01279"></a>01279 <span class="preprocessor">#define M88E1000_PSSR_DOWNSHIFT          0x0020 </span><span class="comment">/* 1=Downshifted */</span>
<a name="l01280"></a>01280 <span class="preprocessor">#define M88E1000_PSSR_MDIX               0x0040 </span><span class="comment">/* 1=MDIX; 0=MDI */</span>
<a name="l01281"></a>01281 <span class="comment">/*</span>
<a name="l01282"></a>01282 <span class="comment"> * 0 = &lt;50M</span>
<a name="l01283"></a>01283 <span class="comment"> * 1 = 50-80M</span>
<a name="l01284"></a>01284 <span class="comment"> * 2 = 80-110M</span>
<a name="l01285"></a>01285 <span class="comment"> * 3 = 110-140M</span>
<a name="l01286"></a>01286 <span class="comment"> * 4 = &gt;140M</span>
<a name="l01287"></a>01287 <span class="comment"> */</span>
<a name="l01288"></a>01288 <span class="preprocessor">#define M88E1000_PSSR_CABLE_LENGTH       0x0380</span>
<a name="l01289"></a>01289 <span class="preprocessor"></span><span class="preprocessor">#define M88E1000_PSSR_LINK               0x0400 </span><span class="comment">/* 1=Link up, 0=Link down */</span>
<a name="l01290"></a>01290 <span class="preprocessor">#define M88E1000_PSSR_SPD_DPLX_RESOLVED  0x0800 </span><span class="comment">/* 1=Speed &amp; Duplex resolved */</span>
<a name="l01291"></a>01291 <span class="preprocessor">#define M88E1000_PSSR_PAGE_RCVD          0x1000 </span><span class="comment">/* 1=Page received */</span>
<a name="l01292"></a>01292 <span class="preprocessor">#define M88E1000_PSSR_DPLX               0x2000 </span><span class="comment">/* 1=Duplex 0=Half Duplex */</span>
<a name="l01293"></a>01293 <span class="preprocessor">#define M88E1000_PSSR_SPEED              0xC000 </span><span class="comment">/* Speed, bits 14:15 */</span>
<a name="l01294"></a>01294 <span class="preprocessor">#define M88E1000_PSSR_10MBS              0x0000 </span><span class="comment">/* 00=10Mbs */</span>
<a name="l01295"></a>01295 <span class="preprocessor">#define M88E1000_PSSR_100MBS             0x4000 </span><span class="comment">/* 01=100Mbs */</span>
<a name="l01296"></a>01296 <span class="preprocessor">#define M88E1000_PSSR_1000MBS            0x8000 </span><span class="comment">/* 10=1000Mbs */</span>
<a name="l01297"></a>01297 
<a name="l01298"></a>01298 <span class="preprocessor">#define M88E1000_PSSR_CABLE_LENGTH_SHIFT 7</span>
<a name="l01299"></a>01299 <span class="preprocessor"></span>
<a name="l01300"></a>01300 <span class="comment">/* M88E1000 Extended PHY Specific Control Register */</span>
<a name="l01301"></a>01301 <span class="preprocessor">#define M88E1000_EPSCR_FIBER_LOOPBACK 0x4000 </span><span class="comment">/* 1=Fiber loopback */</span>
<a name="l01302"></a>01302 <span class="comment">/*</span>
<a name="l01303"></a>01303 <span class="comment"> * 1 = Lost lock detect enabled.</span>
<a name="l01304"></a>01304 <span class="comment"> * Will assert lost lock and bring</span>
<a name="l01305"></a>01305 <span class="comment"> * link down if idle not seen</span>
<a name="l01306"></a>01306 <span class="comment"> * within 1ms in 1000BASE-T</span>
<a name="l01307"></a>01307 <span class="comment"> */</span>
<a name="l01308"></a>01308 <span class="preprocessor">#define M88E1000_EPSCR_DOWN_NO_IDLE   0x8000</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l01310"></a>01310 <span class="comment"> * Number of times we will attempt to autonegotiate before downshifting if we</span>
<a name="l01311"></a>01311 <span class="comment"> * are the master</span>
<a name="l01312"></a>01312 <span class="comment"> */</span>
<a name="l01313"></a>01313 <span class="preprocessor">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_MASK 0x0C00</span>
<a name="l01314"></a>01314 <span class="preprocessor"></span><span class="preprocessor">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_1X   0x0000</span>
<a name="l01315"></a>01315 <span class="preprocessor"></span><span class="preprocessor">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_2X   0x0400</span>
<a name="l01316"></a>01316 <span class="preprocessor"></span><span class="preprocessor">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_3X   0x0800</span>
<a name="l01317"></a>01317 <span class="preprocessor"></span><span class="preprocessor">#define M88E1000_EPSCR_MASTER_DOWNSHIFT_4X   0x0C00</span>
<a name="l01318"></a>01318 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l01319"></a>01319 <span class="comment"> * Number of times we will attempt to autonegotiate before downshifting if we</span>
<a name="l01320"></a>01320 <span class="comment"> * are the slave</span>
<a name="l01321"></a>01321 <span class="comment"> */</span>
<a name="l01322"></a>01322 <span class="preprocessor">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_MASK  0x0300</span>
<a name="l01323"></a>01323 <span class="preprocessor"></span><span class="preprocessor">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_DIS   0x0000</span>
<a name="l01324"></a>01324 <span class="preprocessor"></span><span class="preprocessor">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_1X    0x0100</span>
<a name="l01325"></a>01325 <span class="preprocessor"></span><span class="preprocessor">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_2X    0x0200</span>
<a name="l01326"></a>01326 <span class="preprocessor"></span><span class="preprocessor">#define M88E1000_EPSCR_SLAVE_DOWNSHIFT_3X    0x0300</span>
<a name="l01327"></a>01327 <span class="preprocessor"></span><span class="preprocessor">#define M88E1000_EPSCR_TX_CLK_2_5     0x0060 </span><span class="comment">/* 2.5 MHz TX_CLK */</span>
<a name="l01328"></a>01328 <span class="preprocessor">#define M88E1000_EPSCR_TX_CLK_25      0x0070 </span><span class="comment">/* 25  MHz TX_CLK */</span>
<a name="l01329"></a>01329 <span class="preprocessor">#define M88E1000_EPSCR_TX_CLK_0       0x0000 </span><span class="comment">/* NO  TX_CLK */</span>
<a name="l01330"></a>01330 
<a name="l01331"></a>01331 
<a name="l01332"></a>01332 <span class="comment">/* M88EC018 Rev 2 specific DownShift settings */</span>
<a name="l01333"></a>01333 <span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_MASK  0x0E00</span>
<a name="l01334"></a>01334 <span class="preprocessor"></span><span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_1X    0x0000</span>
<a name="l01335"></a>01335 <span class="preprocessor"></span><span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_2X    0x0200</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span><span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_3X    0x0400</span>
<a name="l01337"></a>01337 <span class="preprocessor"></span><span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_4X    0x0600</span>
<a name="l01338"></a>01338 <span class="preprocessor"></span><span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_5X    0x0800</span>
<a name="l01339"></a>01339 <span class="preprocessor"></span><span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_6X    0x0A00</span>
<a name="l01340"></a>01340 <span class="preprocessor"></span><span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_7X    0x0C00</span>
<a name="l01341"></a>01341 <span class="preprocessor"></span><span class="preprocessor">#define M88EC018_EPSCR_DOWNSHIFT_COUNTER_8X    0x0E00</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span>
<a name="l01343"></a>01343 <span class="comment">/*</span>
<a name="l01344"></a>01344 <span class="comment"> * Bits...</span>
<a name="l01345"></a>01345 <span class="comment"> * 15-5: page</span>
<a name="l01346"></a>01346 <span class="comment"> * 4-0: register offset</span>
<a name="l01347"></a>01347 <span class="comment"> */</span>
<a name="l01348"></a>01348 <span class="preprocessor">#define GG82563_PAGE_SHIFT        5</span>
<a name="l01349"></a>01349 <span class="preprocessor"></span><span class="preprocessor">#define GG82563_REG(page, reg)    \</span>
<a name="l01350"></a>01350 <span class="preprocessor">        (((page) &lt;&lt; GG82563_PAGE_SHIFT) | ((reg) &amp; MAX_PHY_REG_ADDRESS))</span>
<a name="l01351"></a>01351 <span class="preprocessor"></span><span class="preprocessor">#define GG82563_MIN_ALT_REG       30</span>
<a name="l01352"></a>01352 <span class="preprocessor"></span>
<a name="l01353"></a>01353 <span class="comment">/* GG82563 Specific Registers */</span>
<a name="l01354"></a>01354 <span class="preprocessor">#define GG82563_PHY_SPEC_CTRL           \</span>
<a name="l01355"></a>01355 <span class="preprocessor">        GG82563_REG(0, 16) </span><span class="comment">/* PHY Specific Control */</span>
<a name="l01356"></a>01356 <span class="preprocessor">#define GG82563_PHY_SPEC_STATUS         \</span>
<a name="l01357"></a>01357 <span class="preprocessor">        GG82563_REG(0, 17) </span><span class="comment">/* PHY Specific Status */</span>
<a name="l01358"></a>01358 <span class="preprocessor">#define GG82563_PHY_INT_ENABLE          \</span>
<a name="l01359"></a>01359 <span class="preprocessor">        GG82563_REG(0, 18) </span><span class="comment">/* Interrupt Enable */</span>
<a name="l01360"></a>01360 <span class="preprocessor">#define GG82563_PHY_SPEC_STATUS_2       \</span>
<a name="l01361"></a>01361 <span class="preprocessor">        GG82563_REG(0, 19) </span><span class="comment">/* PHY Specific Status 2 */</span>
<a name="l01362"></a>01362 <span class="preprocessor">#define GG82563_PHY_RX_ERR_CNTR         \</span>
<a name="l01363"></a>01363 <span class="preprocessor">        GG82563_REG(0, 21) </span><span class="comment">/* Receive Error Counter */</span>
<a name="l01364"></a>01364 <span class="preprocessor">#define GG82563_PHY_PAGE_SELECT         \</span>
<a name="l01365"></a>01365 <span class="preprocessor">        GG82563_REG(0, 22) </span><span class="comment">/* Page Select */</span>
<a name="l01366"></a>01366 <span class="preprocessor">#define GG82563_PHY_SPEC_CTRL_2         \</span>
<a name="l01367"></a>01367 <span class="preprocessor">        GG82563_REG(0, 26) </span><span class="comment">/* PHY Specific Control 2 */</span>
<a name="l01368"></a>01368 <span class="preprocessor">#define GG82563_PHY_PAGE_SELECT_ALT     \</span>
<a name="l01369"></a>01369 <span class="preprocessor">        GG82563_REG(0, 29) </span><span class="comment">/* Alternate Page Select */</span>
<a name="l01370"></a>01370 <span class="preprocessor">#define GG82563_PHY_TEST_CLK_CTRL       \</span>
<a name="l01371"></a>01371 <span class="preprocessor">        GG82563_REG(0, 30) </span><span class="comment">/* Test Clock Control (use reg. 29 to select) */</span>
<a name="l01372"></a>01372 
<a name="l01373"></a>01373 <span class="preprocessor">#define GG82563_PHY_MAC_SPEC_CTRL       \</span>
<a name="l01374"></a>01374 <span class="preprocessor">        GG82563_REG(2, 21) </span><span class="comment">/* MAC Specific Control Register */</span>
<a name="l01375"></a>01375 <span class="preprocessor">#define GG82563_PHY_MAC_SPEC_CTRL_2     \</span>
<a name="l01376"></a>01376 <span class="preprocessor">        GG82563_REG(2, 26) </span><span class="comment">/* MAC Specific Control 2 */</span>
<a name="l01377"></a>01377 
<a name="l01378"></a>01378 <span class="preprocessor">#define GG82563_PHY_DSP_DISTANCE    \</span>
<a name="l01379"></a>01379 <span class="preprocessor">        GG82563_REG(5, 26) </span><span class="comment">/* DSP Distance */</span>
<a name="l01380"></a>01380 
<a name="l01381"></a>01381 <span class="comment">/* Page 193 - Port Control Registers */</span>
<a name="l01382"></a>01382 <span class="preprocessor">#define GG82563_PHY_KMRN_MODE_CTRL   \</span>
<a name="l01383"></a>01383 <span class="preprocessor">        GG82563_REG(193, 16) </span><span class="comment">/* Kumeran Mode Control */</span>
<a name="l01384"></a>01384 <span class="preprocessor">#define GG82563_PHY_PORT_RESET          \</span>
<a name="l01385"></a>01385 <span class="preprocessor">        GG82563_REG(193, 17) </span><span class="comment">/* Port Reset */</span>
<a name="l01386"></a>01386 <span class="preprocessor">#define GG82563_PHY_REVISION_ID         \</span>
<a name="l01387"></a>01387 <span class="preprocessor">        GG82563_REG(193, 18) </span><span class="comment">/* Revision ID */</span>
<a name="l01388"></a>01388 <span class="preprocessor">#define GG82563_PHY_DEVICE_ID           \</span>
<a name="l01389"></a>01389 <span class="preprocessor">        GG82563_REG(193, 19) </span><span class="comment">/* Device ID */</span>
<a name="l01390"></a>01390 <span class="preprocessor">#define GG82563_PHY_PWR_MGMT_CTRL       \</span>
<a name="l01391"></a>01391 <span class="preprocessor">        GG82563_REG(193, 20) </span><span class="comment">/* Power Management Control */</span>
<a name="l01392"></a>01392 <span class="preprocessor">#define GG82563_PHY_RATE_ADAPT_CTRL     \</span>
<a name="l01393"></a>01393 <span class="preprocessor">        GG82563_REG(193, 25) </span><span class="comment">/* Rate Adaptation Control */</span>
<a name="l01394"></a>01394 
<a name="l01395"></a>01395 <span class="comment">/* Page 194 - KMRN Registers */</span>
<a name="l01396"></a>01396 <span class="preprocessor">#define GG82563_PHY_KMRN_FIFO_CTRL_STAT \</span>
<a name="l01397"></a>01397 <span class="preprocessor">        GG82563_REG(194, 16) </span><span class="comment">/* FIFO&#39;s Control/Status */</span>
<a name="l01398"></a>01398 <span class="preprocessor">#define GG82563_PHY_KMRN_CTRL           \</span>
<a name="l01399"></a>01399 <span class="preprocessor">        GG82563_REG(194, 17) </span><span class="comment">/* Control */</span>
<a name="l01400"></a>01400 <span class="preprocessor">#define GG82563_PHY_INBAND_CTRL         \</span>
<a name="l01401"></a>01401 <span class="preprocessor">        GG82563_REG(194, 18) </span><span class="comment">/* Inband Control */</span>
<a name="l01402"></a>01402 <span class="preprocessor">#define GG82563_PHY_KMRN_DIAGNOSTIC     \</span>
<a name="l01403"></a>01403 <span class="preprocessor">        GG82563_REG(194, 19) </span><span class="comment">/* Diagnostic */</span>
<a name="l01404"></a>01404 <span class="preprocessor">#define GG82563_PHY_ACK_TIMEOUTS        \</span>
<a name="l01405"></a>01405 <span class="preprocessor">        GG82563_REG(194, 20) </span><span class="comment">/* Acknowledge Timeouts */</span>
<a name="l01406"></a>01406 <span class="preprocessor">#define GG82563_PHY_ADV_ABILITY         \</span>
<a name="l01407"></a>01407 <span class="preprocessor">        GG82563_REG(194, 21) </span><span class="comment">/* Advertised Ability */</span>
<a name="l01408"></a>01408 <span class="preprocessor">#define GG82563_PHY_LINK_PARTNER_ADV_ABILITY \</span>
<a name="l01409"></a>01409 <span class="preprocessor">        GG82563_REG(194, 23) </span><span class="comment">/* Link Partner Advertised Ability */</span>
<a name="l01410"></a>01410 <span class="preprocessor">#define GG82563_PHY_ADV_NEXT_PAGE       \</span>
<a name="l01411"></a>01411 <span class="preprocessor">        GG82563_REG(194, 24) </span><span class="comment">/* Advertised Next Page */</span>
<a name="l01412"></a>01412 <span class="preprocessor">#define GG82563_PHY_LINK_PARTNER_ADV_NEXT_PAGE \</span>
<a name="l01413"></a>01413 <span class="preprocessor">        GG82563_REG(194, 25) </span><span class="comment">/* Link Partner Advertised Next page */</span>
<a name="l01414"></a>01414 <span class="preprocessor">#define GG82563_PHY_KMRN_MISC           \</span>
<a name="l01415"></a>01415 <span class="preprocessor">        GG82563_REG(194, 26) </span><span class="comment">/* Misc. */</span>
<a name="l01416"></a>01416 
<a name="l01417"></a>01417 <span class="comment">/* MDI Control */</span>
<a name="l01418"></a>01418 <span class="preprocessor">#define E1000_MDIC_DATA_MASK 0x0000FFFF</span>
<a name="l01419"></a>01419 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MDIC_REG_MASK  0x001F0000</span>
<a name="l01420"></a>01420 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MDIC_REG_SHIFT 16</span>
<a name="l01421"></a>01421 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MDIC_PHY_MASK  0x03E00000</span>
<a name="l01422"></a>01422 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MDIC_PHY_SHIFT 21</span>
<a name="l01423"></a>01423 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MDIC_OP_WRITE  0x04000000</span>
<a name="l01424"></a>01424 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MDIC_OP_READ   0x08000000</span>
<a name="l01425"></a>01425 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MDIC_READY     0x10000000</span>
<a name="l01426"></a>01426 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MDIC_INT_EN    0x20000000</span>
<a name="l01427"></a>01427 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MDIC_ERROR     0x40000000</span>
<a name="l01428"></a>01428 <span class="preprocessor"></span><span class="preprocessor">#define E1000_MDIC_DEST      0x80000000</span>
<a name="l01429"></a>01429 <span class="preprocessor"></span>
<a name="l01430"></a>01430 <span class="comment">/* SerDes Control */</span>
<a name="l01431"></a>01431 <span class="preprocessor">#define E1000_GEN_CTL_READY             0x80000000</span>
<a name="l01432"></a>01432 <span class="preprocessor"></span><span class="preprocessor">#define E1000_GEN_CTL_ADDRESS_SHIFT     8</span>
<a name="l01433"></a>01433 <span class="preprocessor"></span><span class="preprocessor">#define E1000_GEN_POLL_TIMEOUT          640</span>
<a name="l01434"></a>01434 <span class="preprocessor"></span>
<a name="l01435"></a>01435 
<a name="l01436"></a>01436 
<a name="l01437"></a>01437 
<a name="l01438"></a>01438 <span class="preprocessor">#endif </span><span class="comment">/* _E1000_DEFINES_H_ */</span>
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:25 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
