// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiibs_H__
#define __myip_v1_0_HLS_weiibs_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiibs_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiibs_ram) {
        ram[0] = "0b00111110000011111111001111101110";
        ram[1] = "0b00111110000010101100101100111110";
        ram[2] = "0b00111101111111100110101100101100";
        ram[3] = "0b00111101101010100100001101101010";
        ram[4] = "0b10111101100111111001101111000111";
        ram[5] = "0b10111100101111110110101110110111";
        ram[6] = "0b10111101111111111111110111100011";
        ram[7] = "0b10111101001111011111011100001011";
        ram[8] = "0b10111110001111000011000110111000";
        ram[9] = "0b10111101000111110101110110101111";
        ram[10] = "0b10111101101010001100110111010010";
        ram[11] = "0b10111101111010000101111100011100";
        ram[12] = "0b00111100100111111110001100101110";
        ram[13] = "0b10111110001101101010100010010101";
        ram[14] = "0b00111101000000111010100101111110";
        ram[15] = "0b10111100101010111001101001100001";
        ram[16] = "0b00111100111000010101100111000011";
        ram[17] = "0b00111101010011000001010000110101";
        ram[18] = "0b10111010110011011001011011110000";
        ram[19] = "0b10111110001000001011101101111100";
        ram[20] = "0b00111101011010001101010001101001";
        ram[21] = "0b00111110000010100001110010001111";
        ram[22] = "0b00111101100101111111001010110010";
        ram[23] = "0b00111101110101001001110000110011";
        ram[24] = "0b00111101100010101000111001110001";
        ram[25] = "0b10111101111000110101000100100100";
        ram[26] = "0b10111100010110001010010010101100";
        ram[27] = "0b10111101000111110110110011001110";
        ram[28] = "0b00111100001011110101101111101101";
        ram[29] = "0b00111101110100011100110001010011";
        ram[30] = "0b00111110001111011000000011001101";
        ram[31] = "0b10111011101100111100111001111111";
        ram[32] = "0b00111100101010010111100011010101";
        ram[33] = "0b00111101101000000000101010000010";
        ram[34] = "0b00111101111111101001100100010110";
        ram[35] = "0b00111101010101110111010010101100";
        ram[36] = "0b00111101010101011111101100000001";
        ram[37] = "0b10111110001010110101101101001000";
        ram[38] = "0b00111101110100110101011101110101";
        ram[39] = "0b00111110000010101001011110100100";
        ram[40] = "0b10111101111110001100111001010000";
        ram[41] = "0b10111100000110110010000010000100";
        ram[42] = "0b10111101111000111101111101101111";
        ram[43] = "0b10111101000011010001010100001101";
        ram[44] = "0b10111101110000000001111101111011";
        ram[45] = "0b10111101010001001011100111100111";
        ram[46] = "0b10111110000111011110010001101111";
        ram[47] = "0b00111010101101000011100011111101";
        ram[48] = "0b00111100000011110111011010000010";
        ram[49] = "0b10111110100001000010010001001000";
        ram[50] = "0b00111110011011110100001011111101";
        ram[51] = "0b10111110000111100010010111011001";
        ram[52] = "0b00111110011100110100001101101011";
        ram[53] = "0b00111100101100101011010001000110";
        ram[54] = "0b10111101100001100000111011001011";
        ram[55] = "0b10111110001101010010010000100010";
        ram[56] = "0b10111110001000000101111111010000";
        ram[57] = "0b10111101110010001010001000000110";
        ram[58] = "0b00111011111000011110100010111111";
        ram[59] = "0b00111101110100000001110000001011";
        ram[60] = "0b10111110000001111010010000101001";
        ram[61] = "0b00111100100000001110001010010011";
        ram[62] = "0b10111110000001100111000001000000";
        ram[63] = "0b00111100110110010111110001001000";
        ram[64] = "0b00111101010010110000101000111010";
        ram[65] = "0b10111110011000110011110000110001";
        ram[66] = "0b10111100101100111100010110001000";
        ram[67] = "0b00111101111011110100011111100101";
        ram[68] = "0b10111101001011101001110100001000";
        ram[69] = "0b00111101111000100010101010000111";
        ram[70] = "0b10111101100110100010010001011111";
        ram[71] = "0b10111101101000010111110100110111";
        ram[72] = "0b00111101000011010011011000000100";
        ram[73] = "0b10111110001011100100010010110110";
        ram[74] = "0b10111101110110001001011011110010";
        ram[75] = "0b10111110000101011010101010001101";
        ram[76] = "0b00111101100100110010100101011101";
        ram[77] = "0b10111110000000100000010001001010";
        ram[78] = "0b10111101110101000001100000110100";
        ram[79] = "0b10111100101001100110010101010000";
        ram[80] = "0b00111101111100110011110011000110";
        ram[81] = "0b00111101111111110010000110010101";
        ram[82] = "0b10111110010110111011101110101100";
        ram[83] = "0b00111110000011101110001110111111";
        ram[84] = "0b00111101100001111001101001101110";
        ram[85] = "0b00111101110000101010111011000001";
        ram[86] = "0b10111110100111001001010010101011";
        ram[87] = "0b10111110010101101001100110000111";
        ram[88] = "0b00111110001000101001010110010111";
        ram[89] = "0b00111101010011000111101110100000";
        ram[90] = "0b00111101101001011111010001001001";
        ram[91] = "0b00111101110101010100101010011011";
        ram[92] = "0b10111101011001110001000101101111";
        ram[93] = "0b10111110011101111111010010000001";
        ram[94] = "0b10111100001010110100101100100010";
        ram[95] = "0b10111101000001011001011100100110";
        ram[96] = "0b00111101101010100000111111011000";
        ram[97] = "0b00111101010011011100000101111011";
        ram[98] = "0b10111110011100001001110110101110";
        ram[99] = "0b00111101010100001100111100100100";
        ram[100] = "0b00111101110001110110101100101101";
        ram[101] = "0b00111101100100010110110111001110";
        ram[102] = "0b00111110011011101101110010110001";
        ram[103] = "0b10111100110100011001001110111110";
        ram[104] = "0b00111100100011010110110100111111";
        ram[105] = "0b00111110000001110000110000101010";
        ram[106] = "0b10111110010000010000000101001001";
        ram[107] = "0b00111100000101100101101101001010";
        ram[108] = "0b10111101101110110101011011101100";
        ram[109] = "0b00111110000010011110100101010000";
        ram[110] = "0b10111100111010011111101001010011";
        ram[111] = "0b10111101101110100110001000010111";
        ram[112] = "0b00111101110001101011000000100000";
        ram[113] = "0b10111110010110110101110110111111";
        ram[114] = "0b00111101100010010011110100001000";
        ram[115] = "0b10111101000010001110000011100110";
        ram[116] = "0b10111101010010000100011111000100";
        ram[117] = "0b10111100110001011111010001010000";
        ram[118] = "0b00111101011011010000010011000010";
        ram[119] = "0b10111110001000010101011010110101";
        ram[120] = "0b00111101011110010000110110110111";
        ram[121] = "0b00111101100110001110100011001001";
        ram[122] = "0b00111101011010011001010110010010";
        ram[123] = "0b10111011110111010110101010000010";
        ram[124] = "0b00111110001000101110011111101001";
        ram[125] = "0b10111101101110110011110000010101";
        ram[126] = "0b00111101110110111000110101111000";
        ram[127] = "0b00111110010110010111010001000011";
        ram[128] = "0b00111100100110010000101100110001";
        ram[129] = "0b00111110010010111010010111001001";
        ram[130] = "0b00111101100010101011010100000001";
        ram[131] = "0b10111101111101001101000000111111";
        ram[132] = "0b10111110011000010100000110101110";
        ram[133] = "0b10111100100011100110111001001000";
        ram[134] = "0b00111101111000110011111110101011";
        ram[135] = "0b00111101011111011110111001101011";
        ram[136] = "0b10111101101101101101010000010010";
        ram[137] = "0b00111100101010110001100011000101";
        ram[138] = "0b00111101000100000000010000011000";
        ram[139] = "0b10111100011001101100011000000110";
        ram[140] = "0b00111101000010011100001001000110";
        ram[141] = "0b10111110011100001101011111111101";
        ram[142] = "0b00111110000010101100010000111001";
        ram[143] = "0b00111110001011001110001110010101";
        ram[144] = "0b10111110001011010100100110110000";
        ram[145] = "0b10111101101000100110101101100100";
        ram[146] = "0b00111110000110001000011011011011";
        ram[147] = "0b00111110010000101011001100111101";
        ram[148] = "0b00111110010110001100111011111010";
        ram[149] = "0b10111101011011001001011010011000";
        ram[150] = "0b00111110000010011010011000000010";
        ram[151] = "0b00111101001001101111111010001100";
        ram[152] = "0b10111110001000110000000100011101";
        ram[153] = "0b10111100001101100000111100101110";
        ram[154] = "0b00111110011110001001010011001100";
        ram[155] = "0b00111100101100110101010000100101";
        ram[156] = "0b00111110000111000111101000111110";
        ram[157] = "0b00111011110101010011100001111100";
        ram[158] = "0b10111101111100011111001111001000";
        ram[159] = "0b10111100100110100100000010111011";
        ram[160] = "0b10111100010001101011110011011110";
        ram[161] = "0b00111110011011100000011111110100";
        ram[162] = "0b10111100110111111001011000100000";
        ram[163] = "0b10111110000100000010001111000001";
        ram[164] = "0b00111011001010011101111000001110";
        ram[165] = "0b10111011111010001001010100000010";
        ram[166] = "0b00111110010010011010011010101000";
        ram[167] = "0b10111100000000010100000010000111";
        ram[168] = "0b00111101101111001011100110001001";
        ram[169] = "0b00111110000101010110000110110000";
        ram[170] = "0b10111101101011000101100000011011";
        ram[171] = "0b10111101111010110011001110010100";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiibs) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiibs_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiibs) {
meminst = new myip_v1_0_HLS_weiibs_ram("myip_v1_0_HLS_weiibs_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiibs() {
    delete meminst;
}


};//endmodule
#endif
