# compile verilog/system verilog design source files
verilog xil_defaultlib  "enc_testbench_time_synth.v"
verilog xil_defaultlib  "../../../../aes_enc_only.srcs/sources_1/new/aes_enc_core.v"
verilog xil_defaultlib  "../../../../aes_enc_only.srcs/sim_1/new/enc_testbench.v"

# Do not sort compile order
nosort
