# Compile of vector_8bits_tb.vhd was successful.
vsim -gui work.vector_8bits_tb
# vsim -gui work.vector_8bits_tb 
# Start time: 20:32:03 on Jul 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vector_8bits_tb(behavioral)
add wave -position insertpoint  \
sim:/vector_8bits_tb/output
quit -sim
# End time: 20:33:01 on Jul 27,2021, Elapsed time: 0:00:58
# Errors: 0, Warnings: 5
# Compile of vector_8bits_tb.vhd was successful.
vsim -gui work.vector_8bits_tb
# vsim -gui work.vector_8bits_tb 
# Start time: 20:33:44 on Jul 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vector_8bits_tb(behavioral)
add wave -position insertpoint  \
sim:/vector_8bits_tb/output
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 20:36:01 on Jul 27,2021, Elapsed time: 0:02:17
# Errors: 0, Warnings: 2
vsim -gui work.vector_8bits_tb
# vsim -gui work.vector_8bits_tb 
# Start time: 20:36:10 on Jul 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.vector_8bits_tb(behavioral)
add wave -position insertpoint  \
sim:/vector_8bits_tb/output
run
quit -sim
# End time: 20:45:50 on Jul 27,2021, Elapsed time: 0:09:40
# Errors: 0, Warnings: 1
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project or_exemplo
# Compile of exemplo2_tb.vhd was successful with warnings.
# Compile of or_exemplo.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.exemplo2_tb
# vsim -gui work.exemplo2_tb 
# Start time: 20:47:12 on Jul 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.exemplo2_tb(sim)
# Loading work.or_exemplo(behavioral)
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 4 (3 downto 0). Right is 3 (2 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /exemplo2_tb/line__61 File: D:/Users/renan/Desktop/Sistemas embarcados e IoT/UNISAL/4 - Eletronica embarcada com FPGAs/Eletronica Embarcada com FPGA - Tafas/aula 2/Exercicios/Ex2/exemplo2_tb.vhd
# Fatal error in Process line__61 at D:/Users/renan/Desktop/Sistemas embarcados e IoT/UNISAL/4 - Eletronica embarcada com FPGAs/Eletronica Embarcada com FPGA - Tafas/aula 2/Exercicios/Ex2/exemplo2_tb.vhd line 66
# 
# HDL call sequence:
# Stopped at D:/Users/renan/Desktop/Sistemas embarcados e IoT/UNISAL/4 - Eletronica embarcada com FPGAs/Eletronica Embarcada com FPGA - Tafas/aula 2/Exercicios/Ex2/exemplo2_tb.vhd 66 Process line__61
# 
add wave -position insertpoint  \
sim:/exemplo2_tb/clock1 \
sim:/exemplo2_tb/contador \
sim:/exemplo2_tb/nCS \
sim:/exemplo2_tb/signal_input_port \
sim:/exemplo2_tb/signal_output_port
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Users/renan/Desktop/Sistemas embarcados e IoT/UNISAL/4 - Eletronica embarcada com FPGAs/Eletronica Embarcada com FPGA - Tafas/aula 2/Exercicios/Ex2/exemplo2_tb.vhd 66 Process line__61
# 
quit -sim
# End time: 20:48:17 on Jul 27,2021, Elapsed time: 0:01:05
# Errors: 1, Warnings: 5
vsim -gui work.exemplo2_tb
# vsim -gui work.exemplo2_tb 
# Start time: 20:48:30 on Jul 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.exemplo2_tb(sim)
# Loading work.or_exemplo(behavioral)
add wave -position insertpoint  \
sim:/exemplo2_tb/clock1 \
sim:/exemplo2_tb/contador \
sim:/exemplo2_tb/nCS \
sim:/exemplo2_tb/signal_input_port \
sim:/exemplo2_tb/signal_output_port
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 4 (3 downto 0). Right is 3 (2 downto 0).
#    Time: 0 ps  Iteration: 0  Process: /exemplo2_tb/line__61 File: D:/Users/renan/Desktop/Sistemas embarcados e IoT/UNISAL/4 - Eletronica embarcada com FPGAs/Eletronica Embarcada com FPGA - Tafas/aula 2/Exercicios/Ex2/exemplo2_tb.vhd
# Fatal error in Process line__61 at D:/Users/renan/Desktop/Sistemas embarcados e IoT/UNISAL/4 - Eletronica embarcada com FPGAs/Eletronica Embarcada com FPGA - Tafas/aula 2/Exercicios/Ex2/exemplo2_tb.vhd line 66
# 
# HDL call sequence:
# Stopped at D:/Users/renan/Desktop/Sistemas embarcados e IoT/UNISAL/4 - Eletronica embarcada com FPGAs/Eletronica Embarcada com FPGA - Tafas/aula 2/Exercicios/Ex2/exemplo2_tb.vhd 66 Process line__61
# 
quit -sim
# End time: 20:55:04 on Jul 27,2021, Elapsed time: 0:06:34
# Errors: 1, Warnings: 1
# Compile of exemplo2_tb.vhd was successful with warnings.
# Compile of or_exemplo.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of exemplo2_tb.vhd was successful.
vsim -gui work.exemplo2_tb
# vsim -gui work.exemplo2_tb 
# Start time: 20:56:33 on Jul 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.exemplo2_tb(sim)
# Loading work.or_exemplo(behavioral)
add wave -position insertpoint  \
sim:/exemplo2_tb/clock1 \
sim:/exemplo2_tb/contador \
sim:/exemplo2_tb/nCS \
sim:/exemplo2_tb/signal_input_port \
sim:/exemplo2_tb/signal_output_port
run
quit -sim
# End time: 22:36:59 on Jul 27,2021, Elapsed time: 1:40:26
# Errors: 0, Warnings: 3
# reading C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini
# Loading project shift_register_tb
# Compile of shift_register.vhd failed with 6 errors.
# Compile of shift_register_tb.vhd failed with 6 errors.
# 2 compiles, 2 failed with 12 errors.
# Compile of shift_register.vhd failed with 6 errors.
# Compile of shift_register.vhd failed with 4 errors.
# Compile of shift_register.vhd failed with 3 errors.
# Compile of shift_register.vhd failed with 1 errors.
# Compile of shift_register.vhd failed with 1 errors.
# Compile of shift_register.vhd failed with 1 errors.
# Compile of shift_register.vhd failed with 4 errors.
# Compile of shift_register.vhd failed with 2 errors.
# Compile of shift_register.vhd was successful.
# Compile of shift_register_tb.vhd failed with 6 errors.
# Compile of shift_register_tb.vhd failed with 19 errors.
# Compile of shift_register_tb.vhd failed with 16 errors.
# Compile of shift_register_tb.vhd failed with 16 errors.
# Compile of shift_register_tb.vhd failed with 14 errors.
# Compile of shift_register_tb.vhd failed with 14 errors.
# Compile of shift_register_tb.vhd failed with 13 errors.
# Compile of shift_register_tb.vhd failed with 12 errors.
# Compile of shift_register_tb.vhd failed with 1 errors.
# Compile of shift_register_tb.vhd failed with 16 errors.
# Compile of shift_register_tb.vhd failed with 4 errors.
# Compile of shift_register_tb.vhd failed with 1 errors.
# Compile of shift_register_tb.vhd failed with 10 errors.
# Compile of shift_register_tb.vhd failed with 9 errors.
# Compile of shift_register_tb.vhd failed with 9 errors.
# Compile of shift_register_tb.vhd failed with 10 errors.
# Compile of shift_register_tb.vhd failed with 10 errors.
# Compile of shift_register_tb.vhd failed with 10 errors.
# Compile of shift_register_tb.vhd failed with 10 errors.
# Compile of shift_register_tb.vhd failed with 10 errors.
# Compile of shift_register_tb.vhd failed with 10 errors.
# Compile of shift_register_tb.vhd failed with 1 errors.
# Compile of shift_register_tb.vhd was successful.
vsim -gui work.shift_register_tb
# vsim -gui work.shift_register_tb 
# Start time: 23:53:39 on Jul 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.shift_register_tb(stimulus)
# ** Error: (vsim-13) Recompile work.shift_register(behavioral) because work.shift_register has changed.
# Load interrupted
# Error loading design
# End time: 23:53:39 on Jul 27,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 37
# Compile of shift_register.vhd was successful.
# Compile of shift_register_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.shift_register_tb
# vsim -gui work.shift_register_tb 
# Start time: 23:54:25 on Jul 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.shift_register_tb(stimulus)
# Loading work.shift_register(behavioral)
add wave -position insertpoint  \
sim:/shift_register_tb/clk_tb \
sim:/shift_register_tb/d_tb \
sim:/shift_register_tb/en_tb \
sim:/shift_register_tb/q_tb \
sim:/shift_register_tb/q_temp \
sim:/shift_register_tb/rst_tb \
sim:/shift_register_tb/set_tb
run
# Compile of shift_register.vhd was successful.
# Compile of shift_register_tb.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of shift_register.vhd was successful.
# Compile of shift_register_tb.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of shift_register.vhd was successful.
# Compile of shift_register_tb.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of shift_register.vhd was successful.
# Compile of shift_register_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of shift_register.vhd was successful.
# Compile of shift_register_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
quit -sim
vsim -gui work.shift_register_tb
# End time: 23:59:18 on Jul 27,2021, Elapsed time: 0:04:53
# Errors: 0, Warnings: 7
# vsim -gui work.shift_register_tb 
# Start time: 23:59:19 on Jul 27,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.shift_register_tb(stimulus)
# Loading work.shift_register(behavioral)
add wave -position insertpoint  \
sim:/shift_register_tb/clk_tb \
sim:/shift_register_tb/d_tb \
sim:/shift_register_tb/en_tb \
sim:/shift_register_tb/q_tb \
sim:/shift_register_tb/q_temp \
sim:/shift_register_tb/rst_tb \
sim:/shift_register_tb/set_tb
run
# Compile of shift_register.vhd was successful.
# Compile of shift_register_tb.vhd failed with 5 errors.
# 2 compiles, 1 failed with 5 errors.
# Compile of shift_register.vhd was successful.
# Compile of shift_register_tb.vhd failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
quit -sim
# End time: 21:09:01 on Jul 28,2021, Elapsed time: 21:09:42
# Errors: 0, Warnings: 3
# Compile of shift_register_tb.vhd failed with 1 errors.
# Compile of shift_register_tb.vhd was successful.
vsim -gui work.shift_register_tb
# vsim -gui work.shift_register_tb 
# Start time: 21:09:40 on Jul 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.shift_register_tb(stimulus)
# Loading work.shift_register(behavioral)
add wave -position insertpoint  \
sim:/shift_register_tb/clk_tb \
sim:/shift_register_tb/d_tb \
sim:/shift_register_tb/en_tb \
sim:/shift_register_tb/q_tb \
sim:/shift_register_tb/q_temp \
sim:/shift_register_tb/rst_tb \
sim:/shift_register_tb/set_tb
run
# Compile of shift_register.vhd was successful.
# Compile of shift_register_tb.vhd failed with 8 errors.
# 2 compiles, 1 failed with 8 errors.
# Compile of shift_register.vhd was successful.
# Compile of shift_register_tb.vhd failed with 8 errors.
# 2 compiles, 1 failed with 8 errors.
quit -sim
# End time: 21:15:08 on Jul 28,2021, Elapsed time: 0:05:28
# Errors: 0, Warnings: 5
# Compile of shift_register_tb.vhd failed with 8 errors.
# Compile of shift_register_tb.vhd failed with 4 errors.
# Compile of shift_register_tb.vhd failed with 4 errors.
# Compile of shift_register_tb.vhd was successful.
# Compile of shift_register_tb.vhd failed with 4 errors.
# Load canceled
# Compile of shift_register_tb.vhd failed with 4 errors.
# Compile of shift_register_tb.vhd was successful.
vsim -gui work.shift_register_tb
# vsim -gui work.shift_register_tb 
# Start time: 21:18:28 on Jul 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.shift_register_tb(stimulus)
# Loading work.shift_register(behavioral)
add wave -position insertpoint  \
sim:/shift_register_tb/clk_period_tb \
sim:/shift_register_tb/clk_tb \
sim:/shift_register_tb/d_tb \
sim:/shift_register_tb/en_tb \
sim:/shift_register_tb/q_tb \
sim:/shift_register_tb/rst_tb \
sim:/shift_register_tb/set_tb
run
# Compile of shift_register_tb.vhd failed with 8 errors.
quit -sim
# End time: 21:21:06 on Jul 28,2021, Elapsed time: 0:02:38
# Errors: 0, Warnings: 9
# Compile of shift_register_tb.vhd failed with 8 errors.
# Compile of shift_register_tb.vhd was successful.
vsim -gui work.shift_register_tb
# vsim -gui work.shift_register_tb 
# Start time: 21:21:31 on Jul 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.shift_register_tb(stimulus)
# Loading work.shift_register(behavioral)
add wave -position insertpoint  \
sim:/shift_register_tb/clk_tb \
sim:/shift_register_tb/d_tb \
sim:/shift_register_tb/en_tb \
sim:/shift_register_tb/q_tb \
sim:/shift_register_tb/rst_tb \
sim:/shift_register_tb/set_tb
run
quit -sim
# End time: 21:23:06 on Jul 28,2021, Elapsed time: 0:01:35
# Errors: 0, Warnings: 3
# Compile of shift_register_tb.vhd was successful.
vsim -gui work.shift_register_tb
# vsim -gui work.shift_register_tb 
# Start time: 21:23:16 on Jul 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.shift_register_tb(stimulus)
# Loading work.shift_register(behavioral)
add wave -position insertpoint  \
sim:/shift_register_tb/clk_tb \
sim:/shift_register_tb/d_tb \
sim:/shift_register_tb/en_tb \
sim:/shift_register_tb/q_tb \
sim:/shift_register_tb/rst_tb \
sim:/shift_register_tb/set_tb
run
# Compile of shift_register_tb.vhd was successful.
# Break key hit
quit -sim
# End time: 21:26:15 on Jul 28,2021, Elapsed time: 0:02:59
# Errors: 0, Warnings: 3
# Compile of shift_register_tb.vhd was successful.
vsim -gui work.shift_register_tb
# vsim -gui work.shift_register_tb 
# Start time: 21:26:25 on Jul 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.shift_register_tb(stimulus)
# Loading work.shift_register(behavioral)
add wave -position insertpoint  \
sim:/shift_register_tb/clk_tb \
sim:/shift_register_tb/d_tb \
sim:/shift_register_tb/en_tb \
sim:/shift_register_tb/q_tb \
sim:/shift_register_tb/rst_tb \
sim:/shift_register_tb/set_tb
run
quit -sim
# End time: 21:29:27 on Jul 28,2021, Elapsed time: 0:03:02
# Errors: 0, Warnings: 2
# Compile of shift_register_tb.vhd failed with 11 errors.
# Compile of shift_register_tb.vhd failed with 22 errors.
# Compile of shift_register_tb.vhd failed with 3 errors.
# Compile of shift_register_tb.vhd failed with 2 errors.
# Compile of shift_register_tb.vhd was successful.
vsim -gui work.shift_register_tb
# vsim -gui work.shift_register_tb 
# Start time: 21:43:40 on Jul 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.shift_register_tb(stimulus)
# Loading work.shift_register(behavioral)
add wave -position insertpoint  \
sim:/shift_register_tb/clk_tb \
sim:/shift_register_tb/d_tb \
sim:/shift_register_tb/en_tb \
sim:/shift_register_tb/q_tb \
sim:/shift_register_tb/rst_tb \
sim:/shift_register_tb/set_tb
run
# ** Fatal: (vsim-3483) Delay in signal assignment is not ascending.
#    Time: 0 ps  Iteration: 0  Process: /shift_register_tb/line__47 File: D:/Users/renan/Desktop/Sistemas embarcados e IoT/UNISAL/4 - Eletronica embarcada com FPGAs/Eletronica Embarcada com FPGA - Tafas/aula 3/Exercicios/Ex1_shift_register/for_loop/shift_register_tb.vhd Line: 47
# Fatal error in Architecture stimulus at D:/Users/renan/Desktop/Sistemas embarcados e IoT/UNISAL/4 - Eletronica embarcada com FPGAs/Eletronica Embarcada com FPGA - Tafas/aula 3/Exercicios/Ex1_shift_register/for_loop/shift_register_tb.vhd line 47
# 
# HDL call sequence:
# Stopped at D:/Users/renan/Desktop/Sistemas embarcados e IoT/UNISAL/4 - Eletronica embarcada com FPGAs/Eletronica Embarcada com FPGA - Tafas/aula 3/Exercicios/Ex1_shift_register/for_loop/shift_register_tb.vhd 47 Architecture stimulus
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at D:/Users/renan/Desktop/Sistemas embarcados e IoT/UNISAL/4 - Eletronica embarcada com FPGAs/Eletronica Embarcada com FPGA - Tafas/aula 3/Exercicios/Ex1_shift_register/for_loop/shift_register_tb.vhd 47 Architecture stimulus
# 
quit -sim
# End time: 21:44:50 on Jul 28,2021, Elapsed time: 0:01:10
# Errors: 1, Warnings: 6
# Compile of shift_register.vhd was successful.
# Compile of shift_register_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.shift_register_tb
# vsim -gui work.shift_register_tb 
# Start time: 21:45:16 on Jul 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.shift_register_tb(stimulus)
# Loading work.shift_register(behavioral)
add wave -position insertpoint  \
sim:/shift_register_tb/clk_tb \
sim:/shift_register_tb/d_tb \
sim:/shift_register_tb/en_tb \
sim:/shift_register_tb/q_tb \
sim:/shift_register_tb/rst_tb \
sim:/shift_register_tb/set_tb
run
# ** Fatal: (vsim-3483) Delay in signal assignment is not ascending.
#    Time: 0 ps  Iteration: 0  Process: /shift_register_tb/line__47 File: D:/Users/renan/Desktop/Sistemas embarcados e IoT/UNISAL/4 - Eletronica embarcada com FPGAs/Eletronica Embarcada com FPGA - Tafas/aula 3/Exercicios/Ex1_shift_register/for_loop/shift_register_tb.vhd Line: 47
# Fatal error in Architecture stimulus at D:/Users/renan/Desktop/Sistemas embarcados e IoT/UNISAL/4 - Eletronica embarcada com FPGAs/Eletronica Embarcada com FPGA - Tafas/aula 3/Exercicios/Ex1_shift_register/for_loop/shift_register_tb.vhd line 47
# 
# HDL call sequence:
# Stopped at D:/Users/renan/Desktop/Sistemas embarcados e IoT/UNISAL/4 - Eletronica embarcada com FPGAs/Eletronica Embarcada com FPGA - Tafas/aula 3/Exercicios/Ex1_shift_register/for_loop/shift_register_tb.vhd 47 Architecture stimulus
# 
quit -sim
# End time: 21:45:58 on Jul 28,2021, Elapsed time: 0:00:42
# Errors: 1, Warnings: 2
