// Seed: 313506178
module module_0;
  wire id_1, id_2, id_3, id_4;
  wire id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output tri0 id_6;
  output wire id_5;
  module_0 modCall_1 ();
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = -1 ^ -1 | id_8;
endmodule
