m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/quartus/simulation/modelsim
vadc
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1604010671
!i10b 1
!s100 FJJF1dSDBR1CnJ>iz9aUN2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I>jL;EeHzWIc[Je1LLlR^61
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
w1604009403
8C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/adc.sv
FC:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/adc.sv
!i122 4
L0 7 91
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1604010671.000000
!s107 C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/adc.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source|C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/adc.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work {+incdir+C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source}
Z9 tCvgOpt 0
vadc_control
R1
R2
!i10b 1
!s100 LenZHGZ65>PTUGZ;7XQ[T3
R3
I1LMV;PBRbQQi8T]ZEJkYf1
R4
S1
R0
w1604009452
8C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/adc_control.sv
FC:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/adc_control.sv
!i122 3
L0 19 35
R5
r1
!s85 0
31
R6
!s107 C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/adc_control.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source|C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/adc_control.sv|
!i113 1
R7
R8
R9
vbin2bcd
R1
R2
!i10b 1
!s100 :WCk5EiP^I]9F1_5Tb1Mg2
R3
IGU?^nzKgDU?EZfD56C<Zc3
R4
S1
R0
w1604009306
8C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/bin2bcd.sv
FC:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/bin2bcd.sv
!i122 2
L0 9 30
R5
r1
!s85 0
31
R6
!s107 C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/bin2bcd.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source|C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/bin2bcd.sv|
!i113 1
R7
R8
R9
vpll
R1
!s110 1604010669
!i10b 1
!s100 iaMbDNcZkJX`oWJzd0:mB0
R3
I?2REOM7E8JTZzb>L1?A[:1
R4
S1
R0
w1604010587
8C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/quartus/pll.vo
FC:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/quartus/pll.vo
!i122 0
L0 32 264
R5
r1
!s85 0
31
!s108 1604010669.000000
!s107 C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/quartus/pll.vo|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/quartus|C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/quartus/pll.vo|
!i113 1
R7
!s92 -sv -work work {+incdir+C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/quartus}
R9
vseg7
R1
!s110 1604010670
!i10b 1
!s100 oALHg6=fPMDS?c[oV71WH3
R3
IACYKcH7>6]M;UDC>DEY@S0
R4
S1
R0
w1604009336
8C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/seg7.sv
FC:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/seg7.sv
!i122 1
L0 4 24
R5
r1
!s85 0
31
!s108 1604010670.000000
!s107 C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/seg7.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source|C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/source/seg7.sv|
!i113 1
R7
R8
R9
vtb_adc
R1
!s110 1604010672
!i10b 1
!s100 7U^SORah:mYI?Q^]hd2oD1
R3
IbZk6::j48IZ?1DedUH1UB1
R4
S1
R0
w1604010665
8C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/quartus/../source/tb_adc.sv
FC:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/quartus/../source/tb_adc.sv
!i122 5
L0 2 29
R5
r1
!s85 0
31
R6
!s107 C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/quartus/../source/tb_adc.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/quartus/../source|C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/quartus/../source/tb_adc.sv|
!i113 1
R7
!s92 -sv -work work {+incdir+C:/Users/sjfre/Documents/FPGADesign/Lab Wk 10/adc_restored/quartus/../source}
R9
