# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 25
attribute \dynports 1
attribute \top 1
attribute \src "dut.sv:3.1-25.10"
module \sync_ram_sdp_dc
  parameter \DATA_WIDTH 8
  parameter \ADDRESS_WIDTH 10
  attribute \src "dut.sv:15.3-18.6"
  wire width 10 $0$memwr$\memory$dut.sv:17$1_ADDR[9:0]$3
  attribute \src "dut.sv:15.3-18.6"
  wire width 8 $0$memwr$\memory$dut.sv:17$1_DATA[7:0]$4
  attribute \src "dut.sv:15.3-18.6"
  wire width 8 $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5
  attribute \src "dut.sv:19.3-21.6"
  wire width 8 $0\data_out_r[7:0]
  attribute \src "dut.sv:6.38-6.50"
  wire width 10 input 5 \address_in_r
  attribute \src "dut.sv:6.52-6.64"
  wire width 10 input 6 \address_in_w
  attribute \src "dut.sv:4.44-4.48"
  wire input 2 \clkr
  attribute \src "dut.sv:4.38-4.42"
  wire input 1 \clkw
  attribute \src "dut.sv:5.38-5.45"
  wire width 8 input 4 \data_in
  attribute \src "dut.sv:7.38-7.46"
  wire width 8 output 7 \data_out
  attribute \src "dut.sv:12.16-12.26"
  wire width 8 \data_out_r
  attribute \src "dut.sv:4.50-4.62"
  wire input 3 \write_enable
  attribute \src "dut.sv:13.16-13.22"
  memory width 8 size 1024 \memory
  attribute \src "dut.sv:17.7-17.38"
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$24
    parameter \ABITS 10
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    parameter \MEMID "\\memory"
    parameter \PORTID 0
    parameter \PRIORITY_MASK 0'x
    parameter \WIDTH 8
    connect \ADDR $0$memwr$\memory$dut.sv:17$1_ADDR[9:0]$3
    connect \CLK \clkw
    connect \DATA $0$memwr$\memory$dut.sv:17$1_DATA[7:0]$4
    connect \EN { $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7] $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7] $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7] $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7] $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7] $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7] $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7] $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7] }
  end
  attribute \src "dut.sv:20.19-20.25"
  cell $memrd $memrd$\memory$dut.sv:20$10
    parameter \ABITS 10
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \address_in_r
    connect \CLK 1'x
    connect \DATA $0\data_out_r[7:0]
    connect \EN 1'x
  end
  attribute \src "dut.sv:19.3-21.6"
  cell $dff $procdff$20
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clkr
    connect \D $0\data_out_r[7:0]
    connect \Q \data_out_r
  end
  attribute \full_case 1
  attribute \src "dut.sv:16.9-16.21|dut.sv:16.5-17.39"
  cell $mux $procmux$12
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \write_enable
    connect \Y $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7]
  end
  attribute \full_case 1
  attribute \src "dut.sv:16.9-16.21|dut.sv:16.5-17.39"
  cell $mux $procmux$15
    parameter \WIDTH 8
    connect \A 8'x
    connect \B \data_in
    connect \S \write_enable
    connect \Y $0$memwr$\memory$dut.sv:17$1_DATA[7:0]$4
  end
  attribute \full_case 1
  attribute \src "dut.sv:16.9-16.21|dut.sv:16.5-17.39"
  cell $mux $procmux$18
    parameter \WIDTH 10
    connect \A 10'x
    connect \B \address_in_w
    connect \S \write_enable
    connect \Y $0$memwr$\memory$dut.sv:17$1_ADDR[9:0]$3
  end
  connect $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [6:0] { $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7] $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7] $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7] $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7] $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7] $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7] $0$memwr$\memory$dut.sv:17$1_EN[7:0]$5 [7] }
  connect \data_out \data_out_r
end
