$date
	Sun Aug 22 15:03:46 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_HALFADER $end
$scope module hadd $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # C $end
$var wire 1 $ S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
1"
#20
1!
0"
#30
1#
0$
1"
#40
