// Seed: 496555057
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout tri1 id_2;
  output wire id_1;
  assign id_2 = 1;
  supply0 id_9 = -1'h0;
  assign id_9 = 1;
endmodule
module module_1 #(
    parameter id_11 = 32'd41,
    parameter id_13 = 32'd2,
    parameter id_17 = 32'd10,
    parameter id_5  = 32'd80
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    _id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire _id_13;
  module_0 modCall_1 (
      id_14,
      id_4,
      id_8,
      id_4,
      id_14,
      id_15,
      id_7,
      id_15
  );
  inout wire id_12;
  input wire _id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire _id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [id_11  !==  id_13 : id_5] _id_17;
  ;
  wire [id_5 : id_17] id_18;
  wire id_19;
endmodule
