
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c1c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002d28  08002d28  00012d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d48  08002d48  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08002d48  08002d48  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d48  08002d48  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d48  08002d48  00012d48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d4c  08002d4c  00012d4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08002d50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e4  20000030  08002d80  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000114  08002d80  00020114  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000923e  00000000  00000000  00020059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cdb  00000000  00000000  00029297  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a80  00000000  00000000  0002af78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000968  00000000  00000000  0002b9f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017014  00000000  00000000  0002c360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c6d3  00000000  00000000  00043374  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008218a  00000000  00000000  0004fa47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d1bd1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028f8  00000000  00000000  000d1c24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000030 	.word	0x20000030
 8000128:	00000000 	.word	0x00000000
 800012c:	08002d10 	.word	0x08002d10

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000034 	.word	0x20000034
 8000148:	08002d10 	.word	0x08002d10

0800014c <LedRedAll>:
 *      Author: PC
 */

#include "4led_trafficlight.h"

void LedRedAll(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, RESET);
 8000150:	2200      	movs	r2, #0
 8000152:	2120      	movs	r1, #32
 8000154:	4804      	ldr	r0, [pc, #16]	; (8000168 <LedRedAll+0x1c>)
 8000156:	f001 fdca 	bl	8001cee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, RESET);
 800015a:	2200      	movs	r2, #0
 800015c:	2104      	movs	r1, #4
 800015e:	4802      	ldr	r0, [pc, #8]	; (8000168 <LedRedAll+0x1c>)
 8000160:	f001 fdc5 	bl	8001cee <HAL_GPIO_WritePin>
}
 8000164:	bf00      	nop
 8000166:	bd80      	pop	{r7, pc}
 8000168:	40010800 	.word	0x40010800

0800016c <LedGreenAll>:

void LedGreenAll(){
 800016c:	b580      	push	{r7, lr}
 800016e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, RESET);
 8000170:	2200      	movs	r2, #0
 8000172:	2180      	movs	r1, #128	; 0x80
 8000174:	4804      	ldr	r0, [pc, #16]	; (8000188 <LedGreenAll+0x1c>)
 8000176:	f001 fdba 	bl	8001cee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, RESET);
 800017a:	2200      	movs	r2, #0
 800017c:	2110      	movs	r1, #16
 800017e:	4802      	ldr	r0, [pc, #8]	; (8000188 <LedGreenAll+0x1c>)
 8000180:	f001 fdb5 	bl	8001cee <HAL_GPIO_WritePin>
}
 8000184:	bf00      	nop
 8000186:	bd80      	pop	{r7, pc}
 8000188:	40010800 	.word	0x40010800

0800018c <LedYellowAll>:
void LedYellowAll(){
 800018c:	b580      	push	{r7, lr}
 800018e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, RESET);
 8000190:	2200      	movs	r2, #0
 8000192:	2140      	movs	r1, #64	; 0x40
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <LedYellowAll+0x1c>)
 8000196:	f001 fdaa 	bl	8001cee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, RESET);
 800019a:	2200      	movs	r2, #0
 800019c:	2108      	movs	r1, #8
 800019e:	4802      	ldr	r0, [pc, #8]	; (80001a8 <LedYellowAll+0x1c>)
 80001a0:	f001 fda5 	bl	8001cee <HAL_GPIO_WritePin>
}
 80001a4:	bf00      	nop
 80001a6:	bd80      	pop	{r7, pc}
 80001a8:	40010800 	.word	0x40010800

080001ac <clearAll>:
void clearAll(){
 80001ac:	b580      	push	{r7, lr}
 80001ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, SET);
 80001b0:	2201      	movs	r2, #1
 80001b2:	2120      	movs	r1, #32
 80001b4:	480e      	ldr	r0, [pc, #56]	; (80001f0 <clearAll+0x44>)
 80001b6:	f001 fd9a 	bl	8001cee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 80001ba:	2201      	movs	r2, #1
 80001bc:	2104      	movs	r1, #4
 80001be:	480c      	ldr	r0, [pc, #48]	; (80001f0 <clearAll+0x44>)
 80001c0:	f001 fd95 	bl	8001cee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, SET);
 80001c4:	2201      	movs	r2, #1
 80001c6:	2180      	movs	r1, #128	; 0x80
 80001c8:	4809      	ldr	r0, [pc, #36]	; (80001f0 <clearAll+0x44>)
 80001ca:	f001 fd90 	bl	8001cee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 80001ce:	2201      	movs	r2, #1
 80001d0:	2110      	movs	r1, #16
 80001d2:	4807      	ldr	r0, [pc, #28]	; (80001f0 <clearAll+0x44>)
 80001d4:	f001 fd8b 	bl	8001cee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, SET);
 80001d8:	2201      	movs	r2, #1
 80001da:	2140      	movs	r1, #64	; 0x40
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <clearAll+0x44>)
 80001de:	f001 fd86 	bl	8001cee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 80001e2:	2201      	movs	r2, #1
 80001e4:	2108      	movs	r1, #8
 80001e6:	4802      	ldr	r0, [pc, #8]	; (80001f0 <clearAll+0x44>)
 80001e8:	f001 fd81 	bl	8001cee <HAL_GPIO_WritePin>
}
 80001ec:	bf00      	nop
 80001ee:	bd80      	pop	{r7, pc}
 80001f0:	40010800 	.word	0x40010800

080001f4 <fsm_mode1_run>:
//NORMAL MODE
void fsm_mode1_run(){
 80001f4:	b580      	push	{r7, lr}
 80001f6:	af00      	add	r7, sp, #0
	switch(status){
 80001f8:	4ba0      	ldr	r3, [pc, #640]	; (800047c <fsm_mode1_run+0x288>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	3b16      	subs	r3, #22
 80001fe:	2b03      	cmp	r3, #3
 8000200:	f200 80b3 	bhi.w	800036a <fsm_mode1_run+0x176>
 8000204:	a201      	add	r2, pc, #4	; (adr r2, 800020c <fsm_mode1_run+0x18>)
 8000206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800020a:	bf00      	nop
 800020c:	0800021d 	.word	0x0800021d
 8000210:	08000281 	.word	0x08000281
 8000214:	080002cd 	.word	0x080002cd
 8000218:	08000319 	.word	0x08000319
	case INIT:
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, RESET);
 800021c:	2200      	movs	r2, #0
 800021e:	2120      	movs	r1, #32
 8000220:	4897      	ldr	r0, [pc, #604]	; (8000480 <fsm_mode1_run+0x28c>)
 8000222:	f001 fd64 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, SET);
 8000226:	2201      	movs	r2, #1
 8000228:	2180      	movs	r1, #128	; 0x80
 800022a:	4895      	ldr	r0, [pc, #596]	; (8000480 <fsm_mode1_run+0x28c>)
 800022c:	f001 fd5f 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, SET);
 8000230:	2201      	movs	r2, #1
 8000232:	2140      	movs	r1, #64	; 0x40
 8000234:	4892      	ldr	r0, [pc, #584]	; (8000480 <fsm_mode1_run+0x28c>)
 8000236:	f001 fd5a 	bl	8001cee <HAL_GPIO_WritePin>

		if(duration_update[0] != duration_update[1] + duration_update[2]){
 800023a:	4b92      	ldr	r3, [pc, #584]	; (8000484 <fsm_mode1_run+0x290>)
 800023c:	681a      	ldr	r2, [r3, #0]
 800023e:	4b91      	ldr	r3, [pc, #580]	; (8000484 <fsm_mode1_run+0x290>)
 8000240:	6859      	ldr	r1, [r3, #4]
 8000242:	4b90      	ldr	r3, [pc, #576]	; (8000484 <fsm_mode1_run+0x290>)
 8000244:	689b      	ldr	r3, [r3, #8]
 8000246:	440b      	add	r3, r1
 8000248:	429a      	cmp	r2, r3
 800024a:	d00a      	beq.n	8000262 <fsm_mode1_run+0x6e>
			duration[0] = 500;
 800024c:	4b8e      	ldr	r3, [pc, #568]	; (8000488 <fsm_mode1_run+0x294>)
 800024e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000252:	601a      	str	r2, [r3, #0]
			duration[2] = 200;
 8000254:	4b8c      	ldr	r3, [pc, #560]	; (8000488 <fsm_mode1_run+0x294>)
 8000256:	22c8      	movs	r2, #200	; 0xc8
 8000258:	609a      	str	r2, [r3, #8]
			duration[1] = 300;
 800025a:	4b8b      	ldr	r3, [pc, #556]	; (8000488 <fsm_mode1_run+0x294>)
 800025c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000260:	605a      	str	r2, [r3, #4]
		}
		led_1 = INIT_1;
 8000262:	4b8a      	ldr	r3, [pc, #552]	; (800048c <fsm_mode1_run+0x298>)
 8000264:	2221      	movs	r2, #33	; 0x21
 8000266:	601a      	str	r2, [r3, #0]
		status = AUTO_RED;
 8000268:	4b84      	ldr	r3, [pc, #528]	; (800047c <fsm_mode1_run+0x288>)
 800026a:	2217      	movs	r2, #23
 800026c:	601a      	str	r2, [r3, #0]
		Display_7SEG_Timer();
 800026e:	f000 fb7d 	bl	800096c <Display_7SEG_Timer>
		setTimer(duration[0], 0);
 8000272:	4b85      	ldr	r3, [pc, #532]	; (8000488 <fsm_mode1_run+0x294>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	2100      	movs	r1, #0
 8000278:	4618      	mov	r0, r3
 800027a:	f001 f927 	bl	80014cc <setTimer>
		break;
 800027e:	e07b      	b.n	8000378 <fsm_mode1_run+0x184>
	case AUTO_RED:
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, RESET);
 8000280:	2200      	movs	r2, #0
 8000282:	2120      	movs	r1, #32
 8000284:	487e      	ldr	r0, [pc, #504]	; (8000480 <fsm_mode1_run+0x28c>)
 8000286:	f001 fd32 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, SET);
 800028a:	2201      	movs	r2, #1
 800028c:	2180      	movs	r1, #128	; 0x80
 800028e:	487c      	ldr	r0, [pc, #496]	; (8000480 <fsm_mode1_run+0x28c>)
 8000290:	f001 fd2d 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, SET);
 8000294:	2201      	movs	r2, #1
 8000296:	2140      	movs	r1, #64	; 0x40
 8000298:	4879      	ldr	r0, [pc, #484]	; (8000480 <fsm_mode1_run+0x28c>)
 800029a:	f001 fd28 	bl	8001cee <HAL_GPIO_WritePin>

		choose_duration = 0;
 800029e:	4b7c      	ldr	r3, [pc, #496]	; (8000490 <fsm_mode1_run+0x29c>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	601a      	str	r2, [r3, #0]

		if(timer_flag[2]==1){
 80002a4:	4b7b      	ldr	r3, [pc, #492]	; (8000494 <fsm_mode1_run+0x2a0>)
 80002a6:	689b      	ldr	r3, [r3, #8]
 80002a8:	2b01      	cmp	r3, #1
 80002aa:	d101      	bne.n	80002b0 <fsm_mode1_run+0xbc>
			Display_7SEG_Timer();
 80002ac:	f000 fb5e 	bl	800096c <Display_7SEG_Timer>
		}
		if(timer_flag[0] == 1){
 80002b0:	4b78      	ldr	r3, [pc, #480]	; (8000494 <fsm_mode1_run+0x2a0>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	2b01      	cmp	r3, #1
 80002b6:	d15a      	bne.n	800036e <fsm_mode1_run+0x17a>
			status = AUTO_GREEN;
 80002b8:	4b70      	ldr	r3, [pc, #448]	; (800047c <fsm_mode1_run+0x288>)
 80002ba:	2218      	movs	r2, #24
 80002bc:	601a      	str	r2, [r3, #0]
			setTimer(duration[1], 0);
 80002be:	4b72      	ldr	r3, [pc, #456]	; (8000488 <fsm_mode1_run+0x294>)
 80002c0:	685b      	ldr	r3, [r3, #4]
 80002c2:	2100      	movs	r1, #0
 80002c4:	4618      	mov	r0, r3
 80002c6:	f001 f901 	bl	80014cc <setTimer>
		}
		break;
 80002ca:	e050      	b.n	800036e <fsm_mode1_run+0x17a>
	case AUTO_GREEN:
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, SET);
 80002cc:	2201      	movs	r2, #1
 80002ce:	2120      	movs	r1, #32
 80002d0:	486b      	ldr	r0, [pc, #428]	; (8000480 <fsm_mode1_run+0x28c>)
 80002d2:	f001 fd0c 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, RESET);
 80002d6:	2200      	movs	r2, #0
 80002d8:	2180      	movs	r1, #128	; 0x80
 80002da:	4869      	ldr	r0, [pc, #420]	; (8000480 <fsm_mode1_run+0x28c>)
 80002dc:	f001 fd07 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, SET);
 80002e0:	2201      	movs	r2, #1
 80002e2:	2140      	movs	r1, #64	; 0x40
 80002e4:	4866      	ldr	r0, [pc, #408]	; (8000480 <fsm_mode1_run+0x28c>)
 80002e6:	f001 fd02 	bl	8001cee <HAL_GPIO_WritePin>

		choose_duration = 1;
 80002ea:	4b69      	ldr	r3, [pc, #420]	; (8000490 <fsm_mode1_run+0x29c>)
 80002ec:	2201      	movs	r2, #1
 80002ee:	601a      	str	r2, [r3, #0]

		if(timer_flag[0] == 1){
 80002f0:	4b68      	ldr	r3, [pc, #416]	; (8000494 <fsm_mode1_run+0x2a0>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	2b01      	cmp	r3, #1
 80002f6:	d108      	bne.n	800030a <fsm_mode1_run+0x116>
			status = AUTO_YELLOW;
 80002f8:	4b60      	ldr	r3, [pc, #384]	; (800047c <fsm_mode1_run+0x288>)
 80002fa:	2219      	movs	r2, #25
 80002fc:	601a      	str	r2, [r3, #0]
			setTimer(duration[2], 0);
 80002fe:	4b62      	ldr	r3, [pc, #392]	; (8000488 <fsm_mode1_run+0x294>)
 8000300:	689b      	ldr	r3, [r3, #8]
 8000302:	2100      	movs	r1, #0
 8000304:	4618      	mov	r0, r3
 8000306:	f001 f8e1 	bl	80014cc <setTimer>
		}
		if(timer_flag[2]==1){
 800030a:	4b62      	ldr	r3, [pc, #392]	; (8000494 <fsm_mode1_run+0x2a0>)
 800030c:	689b      	ldr	r3, [r3, #8]
 800030e:	2b01      	cmp	r3, #1
 8000310:	d12f      	bne.n	8000372 <fsm_mode1_run+0x17e>
			Display_7SEG_Timer();
 8000312:	f000 fb2b 	bl	800096c <Display_7SEG_Timer>
		}
		break;
 8000316:	e02c      	b.n	8000372 <fsm_mode1_run+0x17e>
	case AUTO_YELLOW:
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, SET);
 8000318:	2201      	movs	r2, #1
 800031a:	2120      	movs	r1, #32
 800031c:	4858      	ldr	r0, [pc, #352]	; (8000480 <fsm_mode1_run+0x28c>)
 800031e:	f001 fce6 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, SET);
 8000322:	2201      	movs	r2, #1
 8000324:	2180      	movs	r1, #128	; 0x80
 8000326:	4856      	ldr	r0, [pc, #344]	; (8000480 <fsm_mode1_run+0x28c>)
 8000328:	f001 fce1 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, RESET);
 800032c:	2200      	movs	r2, #0
 800032e:	2140      	movs	r1, #64	; 0x40
 8000330:	4853      	ldr	r0, [pc, #332]	; (8000480 <fsm_mode1_run+0x28c>)
 8000332:	f001 fcdc 	bl	8001cee <HAL_GPIO_WritePin>

		choose_duration = 2;
 8000336:	4b56      	ldr	r3, [pc, #344]	; (8000490 <fsm_mode1_run+0x29c>)
 8000338:	2202      	movs	r2, #2
 800033a:	601a      	str	r2, [r3, #0]

		if(timer_flag[0] == 1){
 800033c:	4b55      	ldr	r3, [pc, #340]	; (8000494 <fsm_mode1_run+0x2a0>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	2b01      	cmp	r3, #1
 8000342:	d108      	bne.n	8000356 <fsm_mode1_run+0x162>
			setTimer(duration[0], 0);
 8000344:	4b50      	ldr	r3, [pc, #320]	; (8000488 <fsm_mode1_run+0x294>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	2100      	movs	r1, #0
 800034a:	4618      	mov	r0, r3
 800034c:	f001 f8be 	bl	80014cc <setTimer>
			status = AUTO_RED;
 8000350:	4b4a      	ldr	r3, [pc, #296]	; (800047c <fsm_mode1_run+0x288>)
 8000352:	2217      	movs	r2, #23
 8000354:	601a      	str	r2, [r3, #0]
		}
		if(timer_flag[2]==1){
 8000356:	4b4f      	ldr	r3, [pc, #316]	; (8000494 <fsm_mode1_run+0x2a0>)
 8000358:	689b      	ldr	r3, [r3, #8]
 800035a:	2b01      	cmp	r3, #1
 800035c:	d10b      	bne.n	8000376 <fsm_mode1_run+0x182>
			led_2 = 0;
 800035e:	4b4e      	ldr	r3, [pc, #312]	; (8000498 <fsm_mode1_run+0x2a4>)
 8000360:	2200      	movs	r2, #0
 8000362:	601a      	str	r2, [r3, #0]
			Display_7SEG_Timer();
 8000364:	f000 fb02 	bl	800096c <Display_7SEG_Timer>
		}
		break;
 8000368:	e005      	b.n	8000376 <fsm_mode1_run+0x182>
	default:
		break;
 800036a:	bf00      	nop
 800036c:	e004      	b.n	8000378 <fsm_mode1_run+0x184>
		break;
 800036e:	bf00      	nop
 8000370:	e002      	b.n	8000378 <fsm_mode1_run+0x184>
		break;
 8000372:	bf00      	nop
 8000374:	e000      	b.n	8000378 <fsm_mode1_run+0x184>
		break;
 8000376:	bf00      	nop
	}


	switch(status_1){
 8000378:	4b48      	ldr	r3, [pc, #288]	; (800049c <fsm_mode1_run+0x2a8>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	3b16      	subs	r3, #22
 800037e:	2b03      	cmp	r3, #3
 8000380:	f200 80b0 	bhi.w	80004e4 <fsm_mode1_run+0x2f0>
 8000384:	a201      	add	r2, pc, #4	; (adr r2, 800038c <fsm_mode1_run+0x198>)
 8000386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800038a:	bf00      	nop
 800038c:	0800039d 	.word	0x0800039d
 8000390:	080004a5 	.word	0x080004a5
 8000394:	080003fd 	.word	0x080003fd
 8000398:	0800043d 	.word	0x0800043d
	case INIT:
		HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 800039c:	2201      	movs	r2, #1
 800039e:	2104      	movs	r1, #4
 80003a0:	4837      	ldr	r0, [pc, #220]	; (8000480 <fsm_mode1_run+0x28c>)
 80003a2:	f001 fca4 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, RESET);
 80003a6:	2200      	movs	r2, #0
 80003a8:	2110      	movs	r1, #16
 80003aa:	4835      	ldr	r0, [pc, #212]	; (8000480 <fsm_mode1_run+0x28c>)
 80003ac:	f001 fc9f 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 80003b0:	2201      	movs	r2, #1
 80003b2:	2108      	movs	r1, #8
 80003b4:	4832      	ldr	r0, [pc, #200]	; (8000480 <fsm_mode1_run+0x28c>)
 80003b6:	f001 fc9a 	bl	8001cee <HAL_GPIO_WritePin>

		if(duration_update[0] != duration_update[1] + duration_update[2]){
 80003ba:	4b32      	ldr	r3, [pc, #200]	; (8000484 <fsm_mode1_run+0x290>)
 80003bc:	681a      	ldr	r2, [r3, #0]
 80003be:	4b31      	ldr	r3, [pc, #196]	; (8000484 <fsm_mode1_run+0x290>)
 80003c0:	6859      	ldr	r1, [r3, #4]
 80003c2:	4b30      	ldr	r3, [pc, #192]	; (8000484 <fsm_mode1_run+0x290>)
 80003c4:	689b      	ldr	r3, [r3, #8]
 80003c6:	440b      	add	r3, r1
 80003c8:	429a      	cmp	r2, r3
 80003ca:	d00a      	beq.n	80003e2 <fsm_mode1_run+0x1ee>
			duration[0] = 500;
 80003cc:	4b2e      	ldr	r3, [pc, #184]	; (8000488 <fsm_mode1_run+0x294>)
 80003ce:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80003d2:	601a      	str	r2, [r3, #0]
			duration[2] = 200;
 80003d4:	4b2c      	ldr	r3, [pc, #176]	; (8000488 <fsm_mode1_run+0x294>)
 80003d6:	22c8      	movs	r2, #200	; 0xc8
 80003d8:	609a      	str	r2, [r3, #8]
			duration[1] = 300;
 80003da:	4b2b      	ldr	r3, [pc, #172]	; (8000488 <fsm_mode1_run+0x294>)
 80003dc:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80003e0:	605a      	str	r2, [r3, #4]
		}
		choose_duration_1 = 1;
 80003e2:	4b2f      	ldr	r3, [pc, #188]	; (80004a0 <fsm_mode1_run+0x2ac>)
 80003e4:	2201      	movs	r2, #1
 80003e6:	601a      	str	r2, [r3, #0]
		status_1 = AUTO_GREEN;
 80003e8:	4b2c      	ldr	r3, [pc, #176]	; (800049c <fsm_mode1_run+0x2a8>)
 80003ea:	2218      	movs	r2, #24
 80003ec:	601a      	str	r2, [r3, #0]
		setTimer(duration[1], 1);
 80003ee:	4b26      	ldr	r3, [pc, #152]	; (8000488 <fsm_mode1_run+0x294>)
 80003f0:	685b      	ldr	r3, [r3, #4]
 80003f2:	2101      	movs	r1, #1
 80003f4:	4618      	mov	r0, r3
 80003f6:	f001 f869 	bl	80014cc <setTimer>
		break;
 80003fa:	e07a      	b.n	80004f2 <fsm_mode1_run+0x2fe>
	case AUTO_GREEN:
		HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 80003fc:	2201      	movs	r2, #1
 80003fe:	2104      	movs	r1, #4
 8000400:	481f      	ldr	r0, [pc, #124]	; (8000480 <fsm_mode1_run+0x28c>)
 8000402:	f001 fc74 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	2110      	movs	r1, #16
 800040a:	481d      	ldr	r0, [pc, #116]	; (8000480 <fsm_mode1_run+0x28c>)
 800040c:	f001 fc6f 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 8000410:	2201      	movs	r2, #1
 8000412:	2108      	movs	r1, #8
 8000414:	481a      	ldr	r0, [pc, #104]	; (8000480 <fsm_mode1_run+0x28c>)
 8000416:	f001 fc6a 	bl	8001cee <HAL_GPIO_WritePin>

		choose_duration_1 = 1;
 800041a:	4b21      	ldr	r3, [pc, #132]	; (80004a0 <fsm_mode1_run+0x2ac>)
 800041c:	2201      	movs	r2, #1
 800041e:	601a      	str	r2, [r3, #0]

		if(timer_flag[1] == 1){
 8000420:	4b1c      	ldr	r3, [pc, #112]	; (8000494 <fsm_mode1_run+0x2a0>)
 8000422:	685b      	ldr	r3, [r3, #4]
 8000424:	2b01      	cmp	r3, #1
 8000426:	d15f      	bne.n	80004e8 <fsm_mode1_run+0x2f4>
			status_1 = AUTO_YELLOW;
 8000428:	4b1c      	ldr	r3, [pc, #112]	; (800049c <fsm_mode1_run+0x2a8>)
 800042a:	2219      	movs	r2, #25
 800042c:	601a      	str	r2, [r3, #0]
			setTimer(duration[2], 1);
 800042e:	4b16      	ldr	r3, [pc, #88]	; (8000488 <fsm_mode1_run+0x294>)
 8000430:	689b      	ldr	r3, [r3, #8]
 8000432:	2101      	movs	r1, #1
 8000434:	4618      	mov	r0, r3
 8000436:	f001 f849 	bl	80014cc <setTimer>
		}

		break;
 800043a:	e055      	b.n	80004e8 <fsm_mode1_run+0x2f4>
	case AUTO_YELLOW:
		HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 800043c:	2201      	movs	r2, #1
 800043e:	2104      	movs	r1, #4
 8000440:	480f      	ldr	r0, [pc, #60]	; (8000480 <fsm_mode1_run+0x28c>)
 8000442:	f001 fc54 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 8000446:	2201      	movs	r2, #1
 8000448:	2110      	movs	r1, #16
 800044a:	480d      	ldr	r0, [pc, #52]	; (8000480 <fsm_mode1_run+0x28c>)
 800044c:	f001 fc4f 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, RESET);
 8000450:	2200      	movs	r2, #0
 8000452:	2108      	movs	r1, #8
 8000454:	480a      	ldr	r0, [pc, #40]	; (8000480 <fsm_mode1_run+0x28c>)
 8000456:	f001 fc4a 	bl	8001cee <HAL_GPIO_WritePin>

		choose_duration_1 = 2;
 800045a:	4b11      	ldr	r3, [pc, #68]	; (80004a0 <fsm_mode1_run+0x2ac>)
 800045c:	2202      	movs	r2, #2
 800045e:	601a      	str	r2, [r3, #0]

		if(timer_flag[1] == 1){
 8000460:	4b0c      	ldr	r3, [pc, #48]	; (8000494 <fsm_mode1_run+0x2a0>)
 8000462:	685b      	ldr	r3, [r3, #4]
 8000464:	2b01      	cmp	r3, #1
 8000466:	d141      	bne.n	80004ec <fsm_mode1_run+0x2f8>
			status_1 = AUTO_RED;
 8000468:	4b0c      	ldr	r3, [pc, #48]	; (800049c <fsm_mode1_run+0x2a8>)
 800046a:	2217      	movs	r2, #23
 800046c:	601a      	str	r2, [r3, #0]
			setTimer(duration[0], 1);
 800046e:	4b06      	ldr	r3, [pc, #24]	; (8000488 <fsm_mode1_run+0x294>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	2101      	movs	r1, #1
 8000474:	4618      	mov	r0, r3
 8000476:	f001 f829 	bl	80014cc <setTimer>
		}

		break;
 800047a:	e037      	b.n	80004ec <fsm_mode1_run+0x2f8>
 800047c:	2000007c 	.word	0x2000007c
 8000480:	40010800 	.word	0x40010800
 8000484:	20000018 	.word	0x20000018
 8000488:	20000000 	.word	0x20000000
 800048c:	2000008c 	.word	0x2000008c
 8000490:	20000098 	.word	0x20000098
 8000494:	20000100 	.word	0x20000100
 8000498:	20000090 	.word	0x20000090
 800049c:	20000080 	.word	0x20000080
 80004a0:	2000009c 	.word	0x2000009c
	case AUTO_RED:
		HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, RESET);
 80004a4:	2200      	movs	r2, #0
 80004a6:	2104      	movs	r1, #4
 80004a8:	4813      	ldr	r0, [pc, #76]	; (80004f8 <fsm_mode1_run+0x304>)
 80004aa:	f001 fc20 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 80004ae:	2201      	movs	r2, #1
 80004b0:	2110      	movs	r1, #16
 80004b2:	4811      	ldr	r0, [pc, #68]	; (80004f8 <fsm_mode1_run+0x304>)
 80004b4:	f001 fc1b 	bl	8001cee <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 80004b8:	2201      	movs	r2, #1
 80004ba:	2108      	movs	r1, #8
 80004bc:	480e      	ldr	r0, [pc, #56]	; (80004f8 <fsm_mode1_run+0x304>)
 80004be:	f001 fc16 	bl	8001cee <HAL_GPIO_WritePin>

		choose_duration_1 = 0;
 80004c2:	4b0e      	ldr	r3, [pc, #56]	; (80004fc <fsm_mode1_run+0x308>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	601a      	str	r2, [r3, #0]

		if(timer_flag[1] == 1){
 80004c8:	4b0d      	ldr	r3, [pc, #52]	; (8000500 <fsm_mode1_run+0x30c>)
 80004ca:	685b      	ldr	r3, [r3, #4]
 80004cc:	2b01      	cmp	r3, #1
 80004ce:	d10f      	bne.n	80004f0 <fsm_mode1_run+0x2fc>
			setTimer(duration[1], 1);
 80004d0:	4b0c      	ldr	r3, [pc, #48]	; (8000504 <fsm_mode1_run+0x310>)
 80004d2:	685b      	ldr	r3, [r3, #4]
 80004d4:	2101      	movs	r1, #1
 80004d6:	4618      	mov	r0, r3
 80004d8:	f000 fff8 	bl	80014cc <setTimer>
			status_1 = AUTO_GREEN;
 80004dc:	4b0a      	ldr	r3, [pc, #40]	; (8000508 <fsm_mode1_run+0x314>)
 80004de:	2218      	movs	r2, #24
 80004e0:	601a      	str	r2, [r3, #0]
		}

		break;
 80004e2:	e005      	b.n	80004f0 <fsm_mode1_run+0x2fc>
	default:
		break;
 80004e4:	bf00      	nop
 80004e6:	e004      	b.n	80004f2 <fsm_mode1_run+0x2fe>
		break;
 80004e8:	bf00      	nop
 80004ea:	e002      	b.n	80004f2 <fsm_mode1_run+0x2fe>
		break;
 80004ec:	bf00      	nop
 80004ee:	e000      	b.n	80004f2 <fsm_mode1_run+0x2fe>
		break;
 80004f0:	bf00      	nop
	}

}
 80004f2:	bf00      	nop
 80004f4:	bd80      	pop	{r7, pc}
 80004f6:	bf00      	nop
 80004f8:	40010800 	.word	0x40010800
 80004fc:	2000009c 	.word	0x2000009c
 8000500:	20000100 	.word	0x20000100
 8000504:	20000000 	.word	0x20000000
 8000508:	20000080 	.word	0x20000080

0800050c <LED_7SEG>:
 */


#include "7SEG_display.h"
int LED_Index = 0;
void LED_7SEG(int status){
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
	switch(status){
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	2b09      	cmp	r3, #9
 8000518:	f200 8180 	bhi.w	800081c <LED_7SEG+0x310>
 800051c:	a201      	add	r2, pc, #4	; (adr r2, 8000524 <LED_7SEG+0x18>)
 800051e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000522:	bf00      	nop
 8000524:	0800054d 	.word	0x0800054d
 8000528:	08000595 	.word	0x08000595
 800052c:	080005dd 	.word	0x080005dd
 8000530:	08000625 	.word	0x08000625
 8000534:	0800066d 	.word	0x0800066d
 8000538:	080006b5 	.word	0x080006b5
 800053c:	080006fd 	.word	0x080006fd
 8000540:	08000745 	.word	0x08000745
 8000544:	0800078d 	.word	0x0800078d
 8000548:	080007d5 	.word	0x080007d5
	case 0:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 800054c:	2200      	movs	r2, #0
 800054e:	2101      	movs	r1, #1
 8000550:	48b5      	ldr	r0, [pc, #724]	; (8000828 <LED_7SEG+0x31c>)
 8000552:	f001 fbcc 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000556:	2200      	movs	r2, #0
 8000558:	2102      	movs	r1, #2
 800055a:	48b3      	ldr	r0, [pc, #716]	; (8000828 <LED_7SEG+0x31c>)
 800055c:	f001 fbc7 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000560:	2200      	movs	r2, #0
 8000562:	2104      	movs	r1, #4
 8000564:	48b0      	ldr	r0, [pc, #704]	; (8000828 <LED_7SEG+0x31c>)
 8000566:	f001 fbc2 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 800056a:	2200      	movs	r2, #0
 800056c:	2108      	movs	r1, #8
 800056e:	48ae      	ldr	r0, [pc, #696]	; (8000828 <LED_7SEG+0x31c>)
 8000570:	f001 fbbd 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 8000574:	2200      	movs	r2, #0
 8000576:	2110      	movs	r1, #16
 8000578:	48ab      	ldr	r0, [pc, #684]	; (8000828 <LED_7SEG+0x31c>)
 800057a:	f001 fbb8 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 800057e:	2200      	movs	r2, #0
 8000580:	2120      	movs	r1, #32
 8000582:	48a9      	ldr	r0, [pc, #676]	; (8000828 <LED_7SEG+0x31c>)
 8000584:	f001 fbb3 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, SET);
 8000588:	2201      	movs	r2, #1
 800058a:	2140      	movs	r1, #64	; 0x40
 800058c:	48a6      	ldr	r0, [pc, #664]	; (8000828 <LED_7SEG+0x31c>)
 800058e:	f001 fbae 	bl	8001cee <HAL_GPIO_WritePin>
			break;
 8000592:	e144      	b.n	800081e <LED_7SEG+0x312>

		case 1:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, SET);
 8000594:	2201      	movs	r2, #1
 8000596:	2101      	movs	r1, #1
 8000598:	48a3      	ldr	r0, [pc, #652]	; (8000828 <LED_7SEG+0x31c>)
 800059a:	f001 fba8 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 800059e:	2200      	movs	r2, #0
 80005a0:	2102      	movs	r1, #2
 80005a2:	48a1      	ldr	r0, [pc, #644]	; (8000828 <LED_7SEG+0x31c>)
 80005a4:	f001 fba3 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 80005a8:	2200      	movs	r2, #0
 80005aa:	2104      	movs	r1, #4
 80005ac:	489e      	ldr	r0, [pc, #632]	; (8000828 <LED_7SEG+0x31c>)
 80005ae:	f001 fb9e 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, SET);
 80005b2:	2201      	movs	r2, #1
 80005b4:	2108      	movs	r1, #8
 80005b6:	489c      	ldr	r0, [pc, #624]	; (8000828 <LED_7SEG+0x31c>)
 80005b8:	f001 fb99 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 80005bc:	2201      	movs	r2, #1
 80005be:	2110      	movs	r1, #16
 80005c0:	4899      	ldr	r0, [pc, #612]	; (8000828 <LED_7SEG+0x31c>)
 80005c2:	f001 fb94 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 80005c6:	2201      	movs	r2, #1
 80005c8:	2120      	movs	r1, #32
 80005ca:	4897      	ldr	r0, [pc, #604]	; (8000828 <LED_7SEG+0x31c>)
 80005cc:	f001 fb8f 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, SET);
 80005d0:	2201      	movs	r2, #1
 80005d2:	2140      	movs	r1, #64	; 0x40
 80005d4:	4894      	ldr	r0, [pc, #592]	; (8000828 <LED_7SEG+0x31c>)
 80005d6:	f001 fb8a 	bl	8001cee <HAL_GPIO_WritePin>
			break;
 80005da:	e120      	b.n	800081e <LED_7SEG+0x312>

		case 2:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 80005dc:	2200      	movs	r2, #0
 80005de:	2101      	movs	r1, #1
 80005e0:	4891      	ldr	r0, [pc, #580]	; (8000828 <LED_7SEG+0x31c>)
 80005e2:	f001 fb84 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 80005e6:	2200      	movs	r2, #0
 80005e8:	2102      	movs	r1, #2
 80005ea:	488f      	ldr	r0, [pc, #572]	; (8000828 <LED_7SEG+0x31c>)
 80005ec:	f001 fb7f 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, SET);
 80005f0:	2201      	movs	r2, #1
 80005f2:	2104      	movs	r1, #4
 80005f4:	488c      	ldr	r0, [pc, #560]	; (8000828 <LED_7SEG+0x31c>)
 80005f6:	f001 fb7a 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 80005fa:	2200      	movs	r2, #0
 80005fc:	2108      	movs	r1, #8
 80005fe:	488a      	ldr	r0, [pc, #552]	; (8000828 <LED_7SEG+0x31c>)
 8000600:	f001 fb75 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 8000604:	2200      	movs	r2, #0
 8000606:	2110      	movs	r1, #16
 8000608:	4887      	ldr	r0, [pc, #540]	; (8000828 <LED_7SEG+0x31c>)
 800060a:	f001 fb70 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 800060e:	2201      	movs	r2, #1
 8000610:	2120      	movs	r1, #32
 8000612:	4885      	ldr	r0, [pc, #532]	; (8000828 <LED_7SEG+0x31c>)
 8000614:	f001 fb6b 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	2140      	movs	r1, #64	; 0x40
 800061c:	4882      	ldr	r0, [pc, #520]	; (8000828 <LED_7SEG+0x31c>)
 800061e:	f001 fb66 	bl	8001cee <HAL_GPIO_WritePin>
			break;
 8000622:	e0fc      	b.n	800081e <LED_7SEG+0x312>

		case 3:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000624:	2200      	movs	r2, #0
 8000626:	2101      	movs	r1, #1
 8000628:	487f      	ldr	r0, [pc, #508]	; (8000828 <LED_7SEG+0x31c>)
 800062a:	f001 fb60 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 800062e:	2200      	movs	r2, #0
 8000630:	2102      	movs	r1, #2
 8000632:	487d      	ldr	r0, [pc, #500]	; (8000828 <LED_7SEG+0x31c>)
 8000634:	f001 fb5b 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000638:	2200      	movs	r2, #0
 800063a:	2104      	movs	r1, #4
 800063c:	487a      	ldr	r0, [pc, #488]	; (8000828 <LED_7SEG+0x31c>)
 800063e:	f001 fb56 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8000642:	2200      	movs	r2, #0
 8000644:	2108      	movs	r1, #8
 8000646:	4878      	ldr	r0, [pc, #480]	; (8000828 <LED_7SEG+0x31c>)
 8000648:	f001 fb51 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 800064c:	2201      	movs	r2, #1
 800064e:	2110      	movs	r1, #16
 8000650:	4875      	ldr	r0, [pc, #468]	; (8000828 <LED_7SEG+0x31c>)
 8000652:	f001 fb4c 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 8000656:	2201      	movs	r2, #1
 8000658:	2120      	movs	r1, #32
 800065a:	4873      	ldr	r0, [pc, #460]	; (8000828 <LED_7SEG+0x31c>)
 800065c:	f001 fb47 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000660:	2200      	movs	r2, #0
 8000662:	2140      	movs	r1, #64	; 0x40
 8000664:	4870      	ldr	r0, [pc, #448]	; (8000828 <LED_7SEG+0x31c>)
 8000666:	f001 fb42 	bl	8001cee <HAL_GPIO_WritePin>
			break;
 800066a:	e0d8      	b.n	800081e <LED_7SEG+0x312>

		case 4:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, SET);
 800066c:	2201      	movs	r2, #1
 800066e:	2101      	movs	r1, #1
 8000670:	486d      	ldr	r0, [pc, #436]	; (8000828 <LED_7SEG+0x31c>)
 8000672:	f001 fb3c 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000676:	2200      	movs	r2, #0
 8000678:	2102      	movs	r1, #2
 800067a:	486b      	ldr	r0, [pc, #428]	; (8000828 <LED_7SEG+0x31c>)
 800067c:	f001 fb37 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000680:	2200      	movs	r2, #0
 8000682:	2104      	movs	r1, #4
 8000684:	4868      	ldr	r0, [pc, #416]	; (8000828 <LED_7SEG+0x31c>)
 8000686:	f001 fb32 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, SET);
 800068a:	2201      	movs	r2, #1
 800068c:	2108      	movs	r1, #8
 800068e:	4866      	ldr	r0, [pc, #408]	; (8000828 <LED_7SEG+0x31c>)
 8000690:	f001 fb2d 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 8000694:	2201      	movs	r2, #1
 8000696:	2110      	movs	r1, #16
 8000698:	4863      	ldr	r0, [pc, #396]	; (8000828 <LED_7SEG+0x31c>)
 800069a:	f001 fb28 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 800069e:	2200      	movs	r2, #0
 80006a0:	2120      	movs	r1, #32
 80006a2:	4861      	ldr	r0, [pc, #388]	; (8000828 <LED_7SEG+0x31c>)
 80006a4:	f001 fb23 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 80006a8:	2200      	movs	r2, #0
 80006aa:	2140      	movs	r1, #64	; 0x40
 80006ac:	485e      	ldr	r0, [pc, #376]	; (8000828 <LED_7SEG+0x31c>)
 80006ae:	f001 fb1e 	bl	8001cee <HAL_GPIO_WritePin>
			break;
 80006b2:	e0b4      	b.n	800081e <LED_7SEG+0x312>
		case 5:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 80006b4:	2200      	movs	r2, #0
 80006b6:	2101      	movs	r1, #1
 80006b8:	485b      	ldr	r0, [pc, #364]	; (8000828 <LED_7SEG+0x31c>)
 80006ba:	f001 fb18 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, SET);
 80006be:	2201      	movs	r2, #1
 80006c0:	2102      	movs	r1, #2
 80006c2:	4859      	ldr	r0, [pc, #356]	; (8000828 <LED_7SEG+0x31c>)
 80006c4:	f001 fb13 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 80006c8:	2200      	movs	r2, #0
 80006ca:	2104      	movs	r1, #4
 80006cc:	4856      	ldr	r0, [pc, #344]	; (8000828 <LED_7SEG+0x31c>)
 80006ce:	f001 fb0e 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 80006d2:	2200      	movs	r2, #0
 80006d4:	2108      	movs	r1, #8
 80006d6:	4854      	ldr	r0, [pc, #336]	; (8000828 <LED_7SEG+0x31c>)
 80006d8:	f001 fb09 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 80006dc:	2201      	movs	r2, #1
 80006de:	2110      	movs	r1, #16
 80006e0:	4851      	ldr	r0, [pc, #324]	; (8000828 <LED_7SEG+0x31c>)
 80006e2:	f001 fb04 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 80006e6:	2200      	movs	r2, #0
 80006e8:	2120      	movs	r1, #32
 80006ea:	484f      	ldr	r0, [pc, #316]	; (8000828 <LED_7SEG+0x31c>)
 80006ec:	f001 faff 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 80006f0:	2200      	movs	r2, #0
 80006f2:	2140      	movs	r1, #64	; 0x40
 80006f4:	484c      	ldr	r0, [pc, #304]	; (8000828 <LED_7SEG+0x31c>)
 80006f6:	f001 fafa 	bl	8001cee <HAL_GPIO_WritePin>
			break;
 80006fa:	e090      	b.n	800081e <LED_7SEG+0x312>

		case 6:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 80006fc:	2200      	movs	r2, #0
 80006fe:	2101      	movs	r1, #1
 8000700:	4849      	ldr	r0, [pc, #292]	; (8000828 <LED_7SEG+0x31c>)
 8000702:	f001 faf4 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, SET);
 8000706:	2201      	movs	r2, #1
 8000708:	2102      	movs	r1, #2
 800070a:	4847      	ldr	r0, [pc, #284]	; (8000828 <LED_7SEG+0x31c>)
 800070c:	f001 faef 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000710:	2200      	movs	r2, #0
 8000712:	2104      	movs	r1, #4
 8000714:	4844      	ldr	r0, [pc, #272]	; (8000828 <LED_7SEG+0x31c>)
 8000716:	f001 faea 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 800071a:	2200      	movs	r2, #0
 800071c:	2108      	movs	r1, #8
 800071e:	4842      	ldr	r0, [pc, #264]	; (8000828 <LED_7SEG+0x31c>)
 8000720:	f001 fae5 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 8000724:	2200      	movs	r2, #0
 8000726:	2110      	movs	r1, #16
 8000728:	483f      	ldr	r0, [pc, #252]	; (8000828 <LED_7SEG+0x31c>)
 800072a:	f001 fae0 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 800072e:	2200      	movs	r2, #0
 8000730:	2120      	movs	r1, #32
 8000732:	483d      	ldr	r0, [pc, #244]	; (8000828 <LED_7SEG+0x31c>)
 8000734:	f001 fadb 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000738:	2200      	movs	r2, #0
 800073a:	2140      	movs	r1, #64	; 0x40
 800073c:	483a      	ldr	r0, [pc, #232]	; (8000828 <LED_7SEG+0x31c>)
 800073e:	f001 fad6 	bl	8001cee <HAL_GPIO_WritePin>
			break;
 8000742:	e06c      	b.n	800081e <LED_7SEG+0x312>

		case 7:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000744:	2200      	movs	r2, #0
 8000746:	2101      	movs	r1, #1
 8000748:	4837      	ldr	r0, [pc, #220]	; (8000828 <LED_7SEG+0x31c>)
 800074a:	f001 fad0 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 800074e:	2200      	movs	r2, #0
 8000750:	2102      	movs	r1, #2
 8000752:	4835      	ldr	r0, [pc, #212]	; (8000828 <LED_7SEG+0x31c>)
 8000754:	f001 facb 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000758:	2200      	movs	r2, #0
 800075a:	2104      	movs	r1, #4
 800075c:	4832      	ldr	r0, [pc, #200]	; (8000828 <LED_7SEG+0x31c>)
 800075e:	f001 fac6 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, SET);
 8000762:	2201      	movs	r2, #1
 8000764:	2108      	movs	r1, #8
 8000766:	4830      	ldr	r0, [pc, #192]	; (8000828 <LED_7SEG+0x31c>)
 8000768:	f001 fac1 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 800076c:	2201      	movs	r2, #1
 800076e:	2110      	movs	r1, #16
 8000770:	482d      	ldr	r0, [pc, #180]	; (8000828 <LED_7SEG+0x31c>)
 8000772:	f001 fabc 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 8000776:	2201      	movs	r2, #1
 8000778:	2120      	movs	r1, #32
 800077a:	482b      	ldr	r0, [pc, #172]	; (8000828 <LED_7SEG+0x31c>)
 800077c:	f001 fab7 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, SET);
 8000780:	2201      	movs	r2, #1
 8000782:	2140      	movs	r1, #64	; 0x40
 8000784:	4828      	ldr	r0, [pc, #160]	; (8000828 <LED_7SEG+0x31c>)
 8000786:	f001 fab2 	bl	8001cee <HAL_GPIO_WritePin>
			break;
 800078a:	e048      	b.n	800081e <LED_7SEG+0x312>

		case 8:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 800078c:	2200      	movs	r2, #0
 800078e:	2101      	movs	r1, #1
 8000790:	4825      	ldr	r0, [pc, #148]	; (8000828 <LED_7SEG+0x31c>)
 8000792:	f001 faac 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000796:	2200      	movs	r2, #0
 8000798:	2102      	movs	r1, #2
 800079a:	4823      	ldr	r0, [pc, #140]	; (8000828 <LED_7SEG+0x31c>)
 800079c:	f001 faa7 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 80007a0:	2200      	movs	r2, #0
 80007a2:	2104      	movs	r1, #4
 80007a4:	4820      	ldr	r0, [pc, #128]	; (8000828 <LED_7SEG+0x31c>)
 80007a6:	f001 faa2 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 80007aa:	2200      	movs	r2, #0
 80007ac:	2108      	movs	r1, #8
 80007ae:	481e      	ldr	r0, [pc, #120]	; (8000828 <LED_7SEG+0x31c>)
 80007b0:	f001 fa9d 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 80007b4:	2200      	movs	r2, #0
 80007b6:	2110      	movs	r1, #16
 80007b8:	481b      	ldr	r0, [pc, #108]	; (8000828 <LED_7SEG+0x31c>)
 80007ba:	f001 fa98 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 80007be:	2200      	movs	r2, #0
 80007c0:	2120      	movs	r1, #32
 80007c2:	4819      	ldr	r0, [pc, #100]	; (8000828 <LED_7SEG+0x31c>)
 80007c4:	f001 fa93 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 80007c8:	2200      	movs	r2, #0
 80007ca:	2140      	movs	r1, #64	; 0x40
 80007cc:	4816      	ldr	r0, [pc, #88]	; (8000828 <LED_7SEG+0x31c>)
 80007ce:	f001 fa8e 	bl	8001cee <HAL_GPIO_WritePin>
			break;
 80007d2:	e024      	b.n	800081e <LED_7SEG+0x312>

		case 9:
			HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 80007d4:	2200      	movs	r2, #0
 80007d6:	2101      	movs	r1, #1
 80007d8:	4813      	ldr	r0, [pc, #76]	; (8000828 <LED_7SEG+0x31c>)
 80007da:	f001 fa88 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 80007de:	2200      	movs	r2, #0
 80007e0:	2102      	movs	r1, #2
 80007e2:	4811      	ldr	r0, [pc, #68]	; (8000828 <LED_7SEG+0x31c>)
 80007e4:	f001 fa83 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 80007e8:	2200      	movs	r2, #0
 80007ea:	2104      	movs	r1, #4
 80007ec:	480e      	ldr	r0, [pc, #56]	; (8000828 <LED_7SEG+0x31c>)
 80007ee:	f001 fa7e 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 80007f2:	2200      	movs	r2, #0
 80007f4:	2108      	movs	r1, #8
 80007f6:	480c      	ldr	r0, [pc, #48]	; (8000828 <LED_7SEG+0x31c>)
 80007f8:	f001 fa79 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 80007fc:	2201      	movs	r2, #1
 80007fe:	2110      	movs	r1, #16
 8000800:	4809      	ldr	r0, [pc, #36]	; (8000828 <LED_7SEG+0x31c>)
 8000802:	f001 fa74 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	2120      	movs	r1, #32
 800080a:	4807      	ldr	r0, [pc, #28]	; (8000828 <LED_7SEG+0x31c>)
 800080c:	f001 fa6f 	bl	8001cee <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000810:	2200      	movs	r2, #0
 8000812:	2140      	movs	r1, #64	; 0x40
 8000814:	4804      	ldr	r0, [pc, #16]	; (8000828 <LED_7SEG+0x31c>)
 8000816:	f001 fa6a 	bl	8001cee <HAL_GPIO_WritePin>
			break;
 800081a:	e000      	b.n	800081e <LED_7SEG+0x312>
		default:
			break;
 800081c:	bf00      	nop
	}
}
 800081e:	bf00      	nop
 8000820:	3708      	adds	r7, #8
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	40010c00 	.word	0x40010c00

0800082c <clearEnBuffer>:
void clearEnBuffer(){
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000830:	2201      	movs	r2, #1
 8000832:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000836:	480b      	ldr	r0, [pc, #44]	; (8000864 <clearEnBuffer+0x38>)
 8000838:	f001 fa59 	bl	8001cee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 800083c:	2201      	movs	r2, #1
 800083e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000842:	4808      	ldr	r0, [pc, #32]	; (8000864 <clearEnBuffer+0x38>)
 8000844:	f001 fa53 	bl	8001cee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000848:	2201      	movs	r2, #1
 800084a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800084e:	4805      	ldr	r0, [pc, #20]	; (8000864 <clearEnBuffer+0x38>)
 8000850:	f001 fa4d 	bl	8001cee <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000854:	2201      	movs	r2, #1
 8000856:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800085a:	4802      	ldr	r0, [pc, #8]	; (8000864 <clearEnBuffer+0x38>)
 800085c:	f001 fa47 	bl	8001cee <HAL_GPIO_WritePin>
}
 8000860:	bf00      	nop
 8000862:	bd80      	pop	{r7, pc}
 8000864:	40010800 	.word	0x40010800

08000868 <EnBuffer>:
void EnBuffer(int n){
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
	switch(n){
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	2b03      	cmp	r3, #3
 8000874:	d82e      	bhi.n	80008d4 <EnBuffer+0x6c>
 8000876:	a201      	add	r2, pc, #4	; (adr r2, 800087c <EnBuffer+0x14>)
 8000878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800087c:	0800088d 	.word	0x0800088d
 8000880:	0800089f 	.word	0x0800089f
 8000884:	080008b1 	.word	0x080008b1
 8000888:	080008c3 	.word	0x080008c3
	case 0:
		clearEnBuffer();
 800088c:	f7ff ffce 	bl	800082c <clearEnBuffer>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000890:	2200      	movs	r2, #0
 8000892:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000896:	4811      	ldr	r0, [pc, #68]	; (80008dc <EnBuffer+0x74>)
 8000898:	f001 fa29 	bl	8001cee <HAL_GPIO_WritePin>
		break;
 800089c:	e01a      	b.n	80008d4 <EnBuffer+0x6c>
	case 1:
		clearEnBuffer();
 800089e:	f7ff ffc5 	bl	800082c <clearEnBuffer>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 80008a2:	2200      	movs	r2, #0
 80008a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008a8:	480c      	ldr	r0, [pc, #48]	; (80008dc <EnBuffer+0x74>)
 80008aa:	f001 fa20 	bl	8001cee <HAL_GPIO_WritePin>
		break;
 80008ae:	e011      	b.n	80008d4 <EnBuffer+0x6c>
	case 2:
		clearEnBuffer();
 80008b0:	f7ff ffbc 	bl	800082c <clearEnBuffer>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 80008b4:	2200      	movs	r2, #0
 80008b6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008ba:	4808      	ldr	r0, [pc, #32]	; (80008dc <EnBuffer+0x74>)
 80008bc:	f001 fa17 	bl	8001cee <HAL_GPIO_WritePin>
		break;
 80008c0:	e008      	b.n	80008d4 <EnBuffer+0x6c>
	case 3:
		clearEnBuffer();
 80008c2:	f7ff ffb3 	bl	800082c <clearEnBuffer>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80008c6:	2200      	movs	r2, #0
 80008c8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008cc:	4803      	ldr	r0, [pc, #12]	; (80008dc <EnBuffer+0x74>)
 80008ce:	f001 fa0e 	bl	8001cee <HAL_GPIO_WritePin>
		break;
 80008d2:	bf00      	nop
	}
}
 80008d4:	bf00      	nop
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	40010800 	.word	0x40010800

080008e0 <Display7SEGwithNum>:
// Display mode and time of led
void Display7SEGwithNum(int input[4]){ //INPUT 4 NUMBERS TO RUN, USING TIMER 3
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
	if(timer_flag[3] == 1){
 80008e8:	4b11      	ldr	r3, [pc, #68]	; (8000930 <Display7SEGwithNum+0x50>)
 80008ea:	68db      	ldr	r3, [r3, #12]
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d11b      	bne.n	8000928 <Display7SEGwithNum+0x48>
		setTimer(25,3);
 80008f0:	2103      	movs	r1, #3
 80008f2:	2019      	movs	r0, #25
 80008f4:	f000 fdea 	bl	80014cc <setTimer>
		//TODO
		LED_7SEG(input[LED_Index]);
 80008f8:	4b0e      	ldr	r3, [pc, #56]	; (8000934 <Display7SEGwithNum+0x54>)
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	009b      	lsls	r3, r3, #2
 80008fe:	687a      	ldr	r2, [r7, #4]
 8000900:	4413      	add	r3, r2
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff fe01 	bl	800050c <LED_7SEG>
		EnBuffer(LED_Index++);
 800090a:	4b0a      	ldr	r3, [pc, #40]	; (8000934 <Display7SEGwithNum+0x54>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	1c5a      	adds	r2, r3, #1
 8000910:	4908      	ldr	r1, [pc, #32]	; (8000934 <Display7SEGwithNum+0x54>)
 8000912:	600a      	str	r2, [r1, #0]
 8000914:	4618      	mov	r0, r3
 8000916:	f7ff ffa7 	bl	8000868 <EnBuffer>
		if(LED_Index >= 4) LED_Index = 0;
 800091a:	4b06      	ldr	r3, [pc, #24]	; (8000934 <Display7SEGwithNum+0x54>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	2b03      	cmp	r3, #3
 8000920:	dd02      	ble.n	8000928 <Display7SEGwithNum+0x48>
 8000922:	4b04      	ldr	r3, [pc, #16]	; (8000934 <Display7SEGwithNum+0x54>)
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
	}
}
 8000928:	bf00      	nop
 800092a:	3708      	adds	r7, #8
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	20000100 	.word	0x20000100
 8000934:	2000004c 	.word	0x2000004c

08000938 <Display_7SEG_mode>:
void Display_7SEG_mode(){
 8000938:	b580      	push	{r7, lr}
 800093a:	b084      	sub	sp, #16
 800093c:	af00      	add	r7, sp, #0
	int input[4] = {0, choose_mode_run(), choose_duration_divider, choose_duration_run_update()};
 800093e:	2300      	movs	r3, #0
 8000940:	603b      	str	r3, [r7, #0]
 8000942:	f000 fbab 	bl	800109c <choose_mode_run>
 8000946:	4603      	mov	r3, r0
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	4b07      	ldr	r3, [pc, #28]	; (8000968 <Display_7SEG_mode+0x30>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	60bb      	str	r3, [r7, #8]
 8000950:	f000 fc28 	bl	80011a4 <choose_duration_run_update>
 8000954:	4603      	mov	r3, r0
 8000956:	60fb      	str	r3, [r7, #12]
	Display7SEGwithNum(input);
 8000958:	463b      	mov	r3, r7
 800095a:	4618      	mov	r0, r3
 800095c:	f7ff ffc0 	bl	80008e0 <Display7SEGwithNum>
//		}
//		break;
//	default:
//		break;
//	}
}
 8000960:	bf00      	nop
 8000962:	3710      	adds	r7, #16
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	200000a4 	.word	0x200000a4

0800096c <Display_7SEG_Timer>:

//Display time in auto mode
void Display_7SEG_Timer(){
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
//	int input[4] = {0, choose_duration_run(), 0 , choose_duration_run_1()};
//	Display7SEGwithNum(input);
	switch(led_1){
 8000970:	4b59      	ldr	r3, [pc, #356]	; (8000ad8 <Display_7SEG_Timer+0x16c>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	2b21      	cmp	r3, #33	; 0x21
 8000976:	f200 80a3 	bhi.w	8000ac0 <Display_7SEG_Timer+0x154>
 800097a:	a201      	add	r2, pc, #4	; (adr r2, 8000980 <Display_7SEG_Timer+0x14>)
 800097c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000980:	08000a25 	.word	0x08000a25
 8000984:	08000a49 	.word	0x08000a49
 8000988:	08000a73 	.word	0x08000a73
 800098c:	08000a97 	.word	0x08000a97
 8000990:	08000ac1 	.word	0x08000ac1
 8000994:	08000ac1 	.word	0x08000ac1
 8000998:	08000ac1 	.word	0x08000ac1
 800099c:	08000ac1 	.word	0x08000ac1
 80009a0:	08000ac1 	.word	0x08000ac1
 80009a4:	08000ac1 	.word	0x08000ac1
 80009a8:	08000ac1 	.word	0x08000ac1
 80009ac:	08000ac1 	.word	0x08000ac1
 80009b0:	08000ac1 	.word	0x08000ac1
 80009b4:	08000ac1 	.word	0x08000ac1
 80009b8:	08000ac1 	.word	0x08000ac1
 80009bc:	08000ac1 	.word	0x08000ac1
 80009c0:	08000ac1 	.word	0x08000ac1
 80009c4:	08000ac1 	.word	0x08000ac1
 80009c8:	08000ac1 	.word	0x08000ac1
 80009cc:	08000ac1 	.word	0x08000ac1
 80009d0:	08000ac1 	.word	0x08000ac1
 80009d4:	08000ac1 	.word	0x08000ac1
 80009d8:	08000ac1 	.word	0x08000ac1
 80009dc:	08000ac1 	.word	0x08000ac1
 80009e0:	08000ac1 	.word	0x08000ac1
 80009e4:	08000ac1 	.word	0x08000ac1
 80009e8:	08000ac1 	.word	0x08000ac1
 80009ec:	08000ac1 	.word	0x08000ac1
 80009f0:	08000ac1 	.word	0x08000ac1
 80009f4:	08000ac1 	.word	0x08000ac1
 80009f8:	08000ac1 	.word	0x08000ac1
 80009fc:	08000ac1 	.word	0x08000ac1
 8000a00:	08000ac1 	.word	0x08000ac1
 8000a04:	08000a09 	.word	0x08000a09
	case INIT_1:
		EnBuffer(0);
 8000a08:	2000      	movs	r0, #0
 8000a0a:	f7ff ff2d 	bl	8000868 <EnBuffer>
		LED_7SEG(0);
 8000a0e:	2000      	movs	r0, #0
 8000a10:	f7ff fd7c 	bl	800050c <LED_7SEG>
		setTimer(30, 2);
 8000a14:	2102      	movs	r1, #2
 8000a16:	201e      	movs	r0, #30
 8000a18:	f000 fd58 	bl	80014cc <setTimer>
		led_1 = 0;
 8000a1c:	4b2e      	ldr	r3, [pc, #184]	; (8000ad8 <Display_7SEG_Timer+0x16c>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
		break;
 8000a22:	e056      	b.n	8000ad2 <Display_7SEG_Timer+0x166>
	case 0: //EN0 - 0
		EnBuffer(0);
 8000a24:	2000      	movs	r0, #0
 8000a26:	f7ff ff1f 	bl	8000868 <EnBuffer>
		LED_7SEG(0);
 8000a2a:	2000      	movs	r0, #0
 8000a2c:	f7ff fd6e 	bl	800050c <LED_7SEG>
		if(timer_flag[2]==1){
 8000a30:	4b2a      	ldr	r3, [pc, #168]	; (8000adc <Display_7SEG_Timer+0x170>)
 8000a32:	689b      	ldr	r3, [r3, #8]
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	d145      	bne.n	8000ac4 <Display_7SEG_Timer+0x158>
			led_1 = 1;
 8000a38:	4b27      	ldr	r3, [pc, #156]	; (8000ad8 <Display_7SEG_Timer+0x16c>)
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	601a      	str	r2, [r3, #0]
			setTimer(30, 2);
 8000a3e:	2102      	movs	r1, #2
 8000a40:	201e      	movs	r0, #30
 8000a42:	f000 fd43 	bl	80014cc <setTimer>
		}
		break;
 8000a46:	e03d      	b.n	8000ac4 <Display_7SEG_Timer+0x158>
	case 1: //EN1 - Display time of led => choose duration
		EnBuffer(1);
 8000a48:	2001      	movs	r0, #1
 8000a4a:	f7ff ff0d 	bl	8000868 <EnBuffer>
		LED_7SEG(choose_duration_run());
 8000a4e:	f000 fb41 	bl	80010d4 <choose_duration_run>
 8000a52:	4603      	mov	r3, r0
 8000a54:	4618      	mov	r0, r3
 8000a56:	f7ff fd59 	bl	800050c <LED_7SEG>
		if(timer_flag[2]==1){
 8000a5a:	4b20      	ldr	r3, [pc, #128]	; (8000adc <Display_7SEG_Timer+0x170>)
 8000a5c:	689b      	ldr	r3, [r3, #8]
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d132      	bne.n	8000ac8 <Display_7SEG_Timer+0x15c>
			led_1 = 2;
 8000a62:	4b1d      	ldr	r3, [pc, #116]	; (8000ad8 <Display_7SEG_Timer+0x16c>)
 8000a64:	2202      	movs	r2, #2
 8000a66:	601a      	str	r2, [r3, #0]
			setTimer(30, 2);
 8000a68:	2102      	movs	r1, #2
 8000a6a:	201e      	movs	r0, #30
 8000a6c:	f000 fd2e 	bl	80014cc <setTimer>
		}
		break;
 8000a70:	e02a      	b.n	8000ac8 <Display_7SEG_Timer+0x15c>
	case 2: //EN2 - 0
		EnBuffer(2);
 8000a72:	2002      	movs	r0, #2
 8000a74:	f7ff fef8 	bl	8000868 <EnBuffer>
		LED_7SEG(0);
 8000a78:	2000      	movs	r0, #0
 8000a7a:	f7ff fd47 	bl	800050c <LED_7SEG>
		if(timer_flag[2]==1){
 8000a7e:	4b17      	ldr	r3, [pc, #92]	; (8000adc <Display_7SEG_Timer+0x170>)
 8000a80:	689b      	ldr	r3, [r3, #8]
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d122      	bne.n	8000acc <Display_7SEG_Timer+0x160>
			led_1 = 3;
 8000a86:	4b14      	ldr	r3, [pc, #80]	; (8000ad8 <Display_7SEG_Timer+0x16c>)
 8000a88:	2203      	movs	r2, #3
 8000a8a:	601a      	str	r2, [r3, #0]
			setTimer(30, 2);
 8000a8c:	2102      	movs	r1, #2
 8000a8e:	201e      	movs	r0, #30
 8000a90:	f000 fd1c 	bl	80014cc <setTimer>
		}
		break;
 8000a94:	e01a      	b.n	8000acc <Display_7SEG_Timer+0x160>
	case 3: //EN3 -Display time of led_1 => choose duration_1
		EnBuffer(3);
 8000a96:	2003      	movs	r0, #3
 8000a98:	f7ff fee6 	bl	8000868 <EnBuffer>
		LED_7SEG(choose_duration_run_1());
 8000a9c:	f000 fb4e 	bl	800113c <choose_duration_run_1>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f7ff fd32 	bl	800050c <LED_7SEG>
		if(timer_flag[2]==1){
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	; (8000adc <Display_7SEG_Timer+0x170>)
 8000aaa:	689b      	ldr	r3, [r3, #8]
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d10f      	bne.n	8000ad0 <Display_7SEG_Timer+0x164>
			led_1 = 0;
 8000ab0:	4b09      	ldr	r3, [pc, #36]	; (8000ad8 <Display_7SEG_Timer+0x16c>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]
			setTimer(30, 2);
 8000ab6:	2102      	movs	r1, #2
 8000ab8:	201e      	movs	r0, #30
 8000aba:	f000 fd07 	bl	80014cc <setTimer>
		}
		break;
 8000abe:	e007      	b.n	8000ad0 <Display_7SEG_Timer+0x164>
	default:
		break;
 8000ac0:	bf00      	nop
 8000ac2:	e006      	b.n	8000ad2 <Display_7SEG_Timer+0x166>
		break;
 8000ac4:	bf00      	nop
 8000ac6:	e004      	b.n	8000ad2 <Display_7SEG_Timer+0x166>
		break;
 8000ac8:	bf00      	nop
 8000aca:	e002      	b.n	8000ad2 <Display_7SEG_Timer+0x166>
		break;
 8000acc:	bf00      	nop
 8000ace:	e000      	b.n	8000ad2 <Display_7SEG_Timer+0x166>
		break;
 8000ad0:	bf00      	nop
	}

}
 8000ad2:	bf00      	nop
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	2000008c 	.word	0x2000008c
 8000adc:	20000100 	.word	0x20000100

08000ae0 <button_reading>:
static uint8_t buttonBuffer [N0_OF_BUTTONS];
static uint8_t flagForButtonPress1s [N0_OF_BUTTONS];
static uint16_t counterForButtonPress1s [N0_OF_BUTTONS];
// mode  time  select button
// RESET INC DEC
void button_reading ( void ) {
 8000ae0:	b590      	push	{r4, r7, lr}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
	for ( unsigned char i = 0; i < N0_OF_BUTTONS ; i ++) {
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	71fb      	strb	r3, [r7, #7]
 8000aea:	e088      	b.n	8000bfe <button_reading+0x11e>
			Key_2[i]=Key_1[i];
 8000aec:	79fa      	ldrb	r2, [r7, #7]
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	4947      	ldr	r1, [pc, #284]	; (8000c10 <button_reading+0x130>)
 8000af2:	5c89      	ldrb	r1, [r1, r2]
 8000af4:	4a47      	ldr	r2, [pc, #284]	; (8000c14 <button_reading+0x134>)
 8000af6:	54d1      	strb	r1, [r2, r3]
			Key_1[i]=Key_0[i];
 8000af8:	79fa      	ldrb	r2, [r7, #7]
 8000afa:	79fb      	ldrb	r3, [r7, #7]
 8000afc:	4946      	ldr	r1, [pc, #280]	; (8000c18 <button_reading+0x138>)
 8000afe:	5c89      	ldrb	r1, [r1, r2]
 8000b00:	4a43      	ldr	r2, [pc, #268]	; (8000c10 <button_reading+0x130>)
 8000b02:	54d1      	strb	r1, [r2, r3]
			if (i==0)  Key_0[i] = HAL_GPIO_ReadPin (Button1_GPIO_Port, Button1_Pin);
 8000b04:	79fb      	ldrb	r3, [r7, #7]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d109      	bne.n	8000b1e <button_reading+0x3e>
 8000b0a:	79fc      	ldrb	r4, [r7, #7]
 8000b0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b10:	4842      	ldr	r0, [pc, #264]	; (8000c1c <button_reading+0x13c>)
 8000b12:	f001 f8d5 	bl	8001cc0 <HAL_GPIO_ReadPin>
 8000b16:	4603      	mov	r3, r0
 8000b18:	461a      	mov	r2, r3
 8000b1a:	4b3f      	ldr	r3, [pc, #252]	; (8000c18 <button_reading+0x138>)
 8000b1c:	551a      	strb	r2, [r3, r4]
			if (i==1)  Key_0[i] = HAL_GPIO_ReadPin (Button2_GPIO_Port, Button2_Pin);
 8000b1e:	79fb      	ldrb	r3, [r7, #7]
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	d109      	bne.n	8000b38 <button_reading+0x58>
 8000b24:	79fc      	ldrb	r4, [r7, #7]
 8000b26:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b2a:	483c      	ldr	r0, [pc, #240]	; (8000c1c <button_reading+0x13c>)
 8000b2c:	f001 f8c8 	bl	8001cc0 <HAL_GPIO_ReadPin>
 8000b30:	4603      	mov	r3, r0
 8000b32:	461a      	mov	r2, r3
 8000b34:	4b38      	ldr	r3, [pc, #224]	; (8000c18 <button_reading+0x138>)
 8000b36:	551a      	strb	r2, [r3, r4]
			if (i==2)  Key_0[i] = HAL_GPIO_ReadPin (Button3_GPIO_Port, Button3_Pin);
 8000b38:	79fb      	ldrb	r3, [r7, #7]
 8000b3a:	2b02      	cmp	r3, #2
 8000b3c:	d109      	bne.n	8000b52 <button_reading+0x72>
 8000b3e:	79fc      	ldrb	r4, [r7, #7]
 8000b40:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b44:	4835      	ldr	r0, [pc, #212]	; (8000c1c <button_reading+0x13c>)
 8000b46:	f001 f8bb 	bl	8001cc0 <HAL_GPIO_ReadPin>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	4b32      	ldr	r3, [pc, #200]	; (8000c18 <button_reading+0x138>)
 8000b50:	551a      	strb	r2, [r3, r4]

			if(Key_2[i]==Key_1[i] && Key_1[i]==Key_0[i]){
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	4a2f      	ldr	r2, [pc, #188]	; (8000c14 <button_reading+0x134>)
 8000b56:	5cd2      	ldrb	r2, [r2, r3]
 8000b58:	79fb      	ldrb	r3, [r7, #7]
 8000b5a:	492d      	ldr	r1, [pc, #180]	; (8000c10 <button_reading+0x130>)
 8000b5c:	5ccb      	ldrb	r3, [r1, r3]
 8000b5e:	429a      	cmp	r2, r3
 8000b60:	d14a      	bne.n	8000bf8 <button_reading+0x118>
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	4a2a      	ldr	r2, [pc, #168]	; (8000c10 <button_reading+0x130>)
 8000b66:	5cd2      	ldrb	r2, [r2, r3]
 8000b68:	79fb      	ldrb	r3, [r7, #7]
 8000b6a:	492b      	ldr	r1, [pc, #172]	; (8000c18 <button_reading+0x138>)
 8000b6c:	5ccb      	ldrb	r3, [r1, r3]
 8000b6e:	429a      	cmp	r2, r3
 8000b70:	d142      	bne.n	8000bf8 <button_reading+0x118>
				if(Key_3[i]!=Key_2[i]){
 8000b72:	79fb      	ldrb	r3, [r7, #7]
 8000b74:	4a2a      	ldr	r2, [pc, #168]	; (8000c20 <button_reading+0x140>)
 8000b76:	5cd2      	ldrb	r2, [r2, r3]
 8000b78:	79fb      	ldrb	r3, [r7, #7]
 8000b7a:	4926      	ldr	r1, [pc, #152]	; (8000c14 <button_reading+0x134>)
 8000b7c:	5ccb      	ldrb	r3, [r1, r3]
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d022      	beq.n	8000bc8 <button_reading+0xe8>
					Key_3[i]=Key_2[i];
 8000b82:	79fa      	ldrb	r2, [r7, #7]
 8000b84:	79fb      	ldrb	r3, [r7, #7]
 8000b86:	4923      	ldr	r1, [pc, #140]	; (8000c14 <button_reading+0x134>)
 8000b88:	5c89      	ldrb	r1, [r1, r2]
 8000b8a:	4a25      	ldr	r2, [pc, #148]	; (8000c20 <button_reading+0x140>)
 8000b8c:	54d1      	strb	r1, [r2, r3]
					if(Key_3[i]==BUTTON_IS_PRESSED){
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	4a23      	ldr	r2, [pc, #140]	; (8000c20 <button_reading+0x140>)
 8000b92:	5cd3      	ldrb	r3, [r2, r3]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d109      	bne.n	8000bac <button_reading+0xcc>
						buttonBuffer[i]=BUTTON_IS_PRESSED;
 8000b98:	79fb      	ldrb	r3, [r7, #7]
 8000b9a:	4a22      	ldr	r2, [pc, #136]	; (8000c24 <button_reading+0x144>)
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	54d1      	strb	r1, [r2, r3]
						counterForButtonPress1s[i] = DURATION_FOR_AUTO_INCREASING;
 8000ba0:	79fb      	ldrb	r3, [r7, #7]
 8000ba2:	4a21      	ldr	r2, [pc, #132]	; (8000c28 <button_reading+0x148>)
 8000ba4:	2164      	movs	r1, #100	; 0x64
 8000ba6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000baa:	e025      	b.n	8000bf8 <button_reading+0x118>
					}else{
						buttonBuffer[i]=BUTTON_IS_RELEASED;
 8000bac:	79fb      	ldrb	r3, [r7, #7]
 8000bae:	4a1d      	ldr	r2, [pc, #116]	; (8000c24 <button_reading+0x144>)
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	54d1      	strb	r1, [r2, r3]
						flagForButtonPress1s[i]=0;
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	4a1d      	ldr	r2, [pc, #116]	; (8000c2c <button_reading+0x14c>)
 8000bb8:	2100      	movs	r1, #0
 8000bba:	54d1      	strb	r1, [r2, r3]
						FLAG_CHECK_PRESSED[i]=1;
 8000bbc:	79fb      	ldrb	r3, [r7, #7]
 8000bbe:	4a1c      	ldr	r2, [pc, #112]	; (8000c30 <button_reading+0x150>)
 8000bc0:	2101      	movs	r1, #1
 8000bc2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000bc6:	e017      	b.n	8000bf8 <button_reading+0x118>
					}
				}else{
					if(Key_3[i]==BUTTON_IS_PRESSED){
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	4a15      	ldr	r2, [pc, #84]	; (8000c20 <button_reading+0x140>)
 8000bcc:	5cd3      	ldrb	r3, [r2, r3]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d112      	bne.n	8000bf8 <button_reading+0x118>
						counterForButtonPress1s[i]--;
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	4a14      	ldr	r2, [pc, #80]	; (8000c28 <button_reading+0x148>)
 8000bd6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000bda:	3a01      	subs	r2, #1
 8000bdc:	b291      	uxth	r1, r2
 8000bde:	4a12      	ldr	r2, [pc, #72]	; (8000c28 <button_reading+0x148>)
 8000be0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						if(counterForButtonPress1s[i]==0){
 8000be4:	79fb      	ldrb	r3, [r7, #7]
 8000be6:	4a10      	ldr	r2, [pc, #64]	; (8000c28 <button_reading+0x148>)
 8000be8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d103      	bne.n	8000bf8 <button_reading+0x118>
							flagForButtonPress1s[i]=1;
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	4a0e      	ldr	r2, [pc, #56]	; (8000c2c <button_reading+0x14c>)
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	54d1      	strb	r1, [r2, r3]
	for ( unsigned char i = 0; i < N0_OF_BUTTONS ; i ++) {
 8000bf8:	79fb      	ldrb	r3, [r7, #7]
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	71fb      	strb	r3, [r7, #7]
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	f67f af73 	bls.w	8000aec <button_reading+0xc>
						}
					}
			}
		}
	}
}
 8000c06:	bf00      	nop
 8000c08:	bf00      	nop
 8000c0a:	370c      	adds	r7, #12
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd90      	pop	{r4, r7, pc}
 8000c10:	20000068 	.word	0x20000068
 8000c14:	2000006c 	.word	0x2000006c
 8000c18:	20000064 	.word	0x20000064
 8000c1c:	40011000 	.word	0x40011000
 8000c20:	20000070 	.word	0x20000070
 8000c24:	20000074 	.word	0x20000074
 8000c28:	2000005c 	.word	0x2000005c
 8000c2c:	20000078 	.word	0x20000078
 8000c30:	20000050 	.word	0x20000050

08000c34 <is_button_pressed>:
unsigned char is_button_pressed ( uint8_t index ) {
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	71fb      	strb	r3, [r7, #7]
	if( index >= N0_OF_BUTTONS ) return 0;
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d901      	bls.n	8000c48 <is_button_pressed+0x14>
 8000c44:	2300      	movs	r3, #0
 8000c46:	e012      	b.n	8000c6e <is_button_pressed+0x3a>
	if(buttonBuffer[index]==BUTTON_IS_PRESSED && FLAG_CHECK_PRESSED[index]==1 ){
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	4a0b      	ldr	r2, [pc, #44]	; (8000c78 <is_button_pressed+0x44>)
 8000c4c:	5cd3      	ldrb	r3, [r2, r3]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d10c      	bne.n	8000c6c <is_button_pressed+0x38>
 8000c52:	79fb      	ldrb	r3, [r7, #7]
 8000c54:	4a09      	ldr	r2, [pc, #36]	; (8000c7c <is_button_pressed+0x48>)
 8000c56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c5a:	2b01      	cmp	r3, #1
 8000c5c:	d106      	bne.n	8000c6c <is_button_pressed+0x38>
		FLAG_CHECK_PRESSED[index]=0;
 8000c5e:	79fb      	ldrb	r3, [r7, #7]
 8000c60:	4a06      	ldr	r2, [pc, #24]	; (8000c7c <is_button_pressed+0x48>)
 8000c62:	2100      	movs	r1, #0
 8000c64:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	e000      	b.n	8000c6e <is_button_pressed+0x3a>
	}
	return 0;
 8000c6c:	2300      	movs	r3, #0
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr
 8000c78:	20000074 	.word	0x20000074
 8000c7c:	20000050 	.word	0x20000050

08000c80 <fsm_4mode_run>:
 *  Created on: Nov 4, 2022
 *      Author: PC
 */
#include "fsm_4mode.h"

void fsm_4mode_run(){
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
	switch(status_2){
 8000c84:	4ba6      	ldr	r3, [pc, #664]	; (8000f20 <fsm_4mode_run+0x2a0>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	2b04      	cmp	r3, #4
 8000c8a:	f200 81e6 	bhi.w	800105a <fsm_4mode_run+0x3da>
 8000c8e:	a201      	add	r2, pc, #4	; (adr r2, 8000c94 <fsm_4mode_run+0x14>)
 8000c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c94:	08000ca9 	.word	0x08000ca9
 8000c98:	08000cc1 	.word	0x08000cc1
 8000c9c:	08000cf1 	.word	0x08000cf1
 8000ca0:	08000e09 	.word	0x08000e09
 8000ca4:	08000f59 	.word	0x08000f59
	case 0:
		led_1 = INIT_1;
 8000ca8:	4b9e      	ldr	r3, [pc, #632]	; (8000f24 <fsm_4mode_run+0x2a4>)
 8000caa:	2221      	movs	r2, #33	; 0x21
 8000cac:	601a      	str	r2, [r3, #0]
		status = INIT;
 8000cae:	4b9e      	ldr	r3, [pc, #632]	; (8000f28 <fsm_4mode_run+0x2a8>)
 8000cb0:	2216      	movs	r2, #22
 8000cb2:	601a      	str	r2, [r3, #0]
		status_1 = INIT;
 8000cb4:	4b9d      	ldr	r3, [pc, #628]	; (8000f2c <fsm_4mode_run+0x2ac>)
 8000cb6:	2216      	movs	r2, #22
 8000cb8:	601a      	str	r2, [r3, #0]

		status_2 = 1;
 8000cba:	4b99      	ldr	r3, [pc, #612]	; (8000f20 <fsm_4mode_run+0x2a0>)
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	601a      	str	r2, [r3, #0]
	case 1: //	AUTO MODE
		fsm_mode1_run();
 8000cc0:	f7ff fa98 	bl	80001f4 <fsm_mode1_run>

		if(is_button_pressed(0)==1){
 8000cc4:	2000      	movs	r0, #0
 8000cc6:	f7ff ffb5 	bl	8000c34 <is_button_pressed>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	f040 81c6 	bne.w	800105e <fsm_4mode_run+0x3de>
			clearAll();
 8000cd2:	f7ff fa6b 	bl	80001ac <clearAll>
			setTimer(50, 3);
 8000cd6:	2103      	movs	r1, #3
 8000cd8:	2032      	movs	r0, #50	; 0x32
 8000cda:	f000 fbf7 	bl	80014cc <setTimer>
			led = INIT_1;
 8000cde:	4b94      	ldr	r3, [pc, #592]	; (8000f30 <fsm_4mode_run+0x2b0>)
 8000ce0:	2221      	movs	r2, #33	; 0x21
 8000ce2:	601a      	str	r2, [r3, #0]
			Display_7SEG_mode();
 8000ce4:	f7ff fe28 	bl	8000938 <Display_7SEG_mode>
			status_2 = 2;
 8000ce8:	4b8d      	ldr	r3, [pc, #564]	; (8000f20 <fsm_4mode_run+0x2a0>)
 8000cea:	2202      	movs	r2, #2
 8000cec:	601a      	str	r2, [r3, #0]
		}
		break;
 8000cee:	e1b6      	b.n	800105e <fsm_4mode_run+0x3de>
	case 2: // ALL LED_RED blink, 7SEG display mode and time for led_red
		choose_mode = 2;
 8000cf0:	4b90      	ldr	r3, [pc, #576]	; (8000f34 <fsm_4mode_run+0x2b4>)
 8000cf2:	2202      	movs	r2, #2
 8000cf4:	601a      	str	r2, [r3, #0]
		choose_duration_update = 0;
 8000cf6:	4b90      	ldr	r3, [pc, #576]	; (8000f38 <fsm_4mode_run+0x2b8>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
		LedRedAll();
 8000cfc:	f7ff fa26 	bl	800014c <LedRedAll>

		if(timer_flag[3]==1){
 8000d00:	4b8e      	ldr	r3, [pc, #568]	; (8000f3c <fsm_4mode_run+0x2bc>)
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	2b01      	cmp	r3, #1
 8000d06:	f040 81ac 	bne.w	8001062 <fsm_4mode_run+0x3e2>
			clearAll();
 8000d0a:	f7ff fa4f 	bl	80001ac <clearAll>
			Display_7SEG_mode();
 8000d0e:	f7ff fe13 	bl	8000938 <Display_7SEG_mode>

			if(is_button_pressed(0)==1){
 8000d12:	2000      	movs	r0, #0
 8000d14:	f7ff ff8e 	bl	8000c34 <is_button_pressed>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b01      	cmp	r3, #1
 8000d1c:	d10d      	bne.n	8000d3a <fsm_4mode_run+0xba>
				clearAll();
 8000d1e:	f7ff fa45 	bl	80001ac <clearAll>
				setTimer(50, 3);
 8000d22:	2103      	movs	r1, #3
 8000d24:	2032      	movs	r0, #50	; 0x32
 8000d26:	f000 fbd1 	bl	80014cc <setTimer>
				led = INIT_1;
 8000d2a:	4b81      	ldr	r3, [pc, #516]	; (8000f30 <fsm_4mode_run+0x2b0>)
 8000d2c:	2221      	movs	r2, #33	; 0x21
 8000d2e:	601a      	str	r2, [r3, #0]
				Display_7SEG_mode();
 8000d30:	f7ff fe02 	bl	8000938 <Display_7SEG_mode>
				status_2 = 3;
 8000d34:	4b7a      	ldr	r3, [pc, #488]	; (8000f20 <fsm_4mode_run+0x2a0>)
 8000d36:	2203      	movs	r2, #3
 8000d38:	601a      	str	r2, [r3, #0]
			}
			if(is_button_pressed(1)==1){
 8000d3a:	2001      	movs	r0, #1
 8000d3c:	f7ff ff7a 	bl	8000c34 <is_button_pressed>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d13e      	bne.n	8000dc4 <fsm_4mode_run+0x144>
				led = INIT_1;
 8000d46:	4b7a      	ldr	r3, [pc, #488]	; (8000f30 <fsm_4mode_run+0x2b0>)
 8000d48:	2221      	movs	r2, #33	; 0x21
 8000d4a:	601a      	str	r2, [r3, #0]
				duration_update[0] = duration_update[0] + 100;
 8000d4c:	4b7c      	ldr	r3, [pc, #496]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	3364      	adds	r3, #100	; 0x64
 8000d52:	4a7b      	ldr	r2, [pc, #492]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000d54:	6013      	str	r3, [r2, #0]
				choose_mode = 2;
 8000d56:	4b77      	ldr	r3, [pc, #476]	; (8000f34 <fsm_4mode_run+0x2b4>)
 8000d58:	2202      	movs	r2, #2
 8000d5a:	601a      	str	r2, [r3, #0]
				if(duration_update[0]<=900){
 8000d5c:	4b78      	ldr	r3, [pc, #480]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8000d64:	dc0a      	bgt.n	8000d7c <fsm_4mode_run+0xfc>
					choose_duration_update = duration_update[0]/100;
 8000d66:	4b76      	ldr	r3, [pc, #472]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a76      	ldr	r2, [pc, #472]	; (8000f44 <fsm_4mode_run+0x2c4>)
 8000d6c:	fb82 1203 	smull	r1, r2, r2, r3
 8000d70:	1152      	asrs	r2, r2, #5
 8000d72:	17db      	asrs	r3, r3, #31
 8000d74:	1ad3      	subs	r3, r2, r3
 8000d76:	4a70      	ldr	r2, [pc, #448]	; (8000f38 <fsm_4mode_run+0x2b8>)
 8000d78:	6013      	str	r3, [r2, #0]
 8000d7a:	e021      	b.n	8000dc0 <fsm_4mode_run+0x140>
				}
				else{
					choose_duration_divider = duration_update[0]/1000;
 8000d7c:	4b70      	ldr	r3, [pc, #448]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a71      	ldr	r2, [pc, #452]	; (8000f48 <fsm_4mode_run+0x2c8>)
 8000d82:	fb82 1203 	smull	r1, r2, r2, r3
 8000d86:	1192      	asrs	r2, r2, #6
 8000d88:	17db      	asrs	r3, r3, #31
 8000d8a:	1ad3      	subs	r3, r2, r3
 8000d8c:	4a6f      	ldr	r2, [pc, #444]	; (8000f4c <fsm_4mode_run+0x2cc>)
 8000d8e:	6013      	str	r3, [r2, #0]
					choose_duration_update = (duration_update[0] - (duration_update[0]%1000))/100;
 8000d90:	4b6b      	ldr	r3, [pc, #428]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000d92:	6819      	ldr	r1, [r3, #0]
 8000d94:	4b6a      	ldr	r3, [pc, #424]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	4b6b      	ldr	r3, [pc, #428]	; (8000f48 <fsm_4mode_run+0x2c8>)
 8000d9a:	fb83 0302 	smull	r0, r3, r3, r2
 8000d9e:	1198      	asrs	r0, r3, #6
 8000da0:	17d3      	asrs	r3, r2, #31
 8000da2:	1ac3      	subs	r3, r0, r3
 8000da4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000da8:	fb00 f303 	mul.w	r3, r0, r3
 8000dac:	1ad3      	subs	r3, r2, r3
 8000dae:	1acb      	subs	r3, r1, r3
 8000db0:	4a64      	ldr	r2, [pc, #400]	; (8000f44 <fsm_4mode_run+0x2c4>)
 8000db2:	fb82 1203 	smull	r1, r2, r2, r3
 8000db6:	1152      	asrs	r2, r2, #5
 8000db8:	17db      	asrs	r3, r3, #31
 8000dba:	1ad3      	subs	r3, r2, r3
 8000dbc:	4a5e      	ldr	r2, [pc, #376]	; (8000f38 <fsm_4mode_run+0x2b8>)
 8000dbe:	6013      	str	r3, [r2, #0]
				}

				Display_7SEG_mode();
 8000dc0:	f7ff fdba 	bl	8000938 <Display_7SEG_mode>
			}
			if(is_button_pressed(2)==1){
 8000dc4:	2002      	movs	r0, #2
 8000dc6:	f7ff ff35 	bl	8000c34 <is_button_pressed>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	f040 8148 	bne.w	8001062 <fsm_4mode_run+0x3e2>
				led = INIT_1;
 8000dd2:	4b57      	ldr	r3, [pc, #348]	; (8000f30 <fsm_4mode_run+0x2b0>)
 8000dd4:	2221      	movs	r2, #33	; 0x21
 8000dd6:	601a      	str	r2, [r3, #0]
				choose_mode = 2;
 8000dd8:	4b56      	ldr	r3, [pc, #344]	; (8000f34 <fsm_4mode_run+0x2b4>)
 8000dda:	2202      	movs	r2, #2
 8000ddc:	601a      	str	r2, [r3, #0]
				duration[0] = duration_update[0];
 8000dde:	4b58      	ldr	r3, [pc, #352]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	4a5b      	ldr	r2, [pc, #364]	; (8000f50 <fsm_4mode_run+0x2d0>)
 8000de4:	6013      	str	r3, [r2, #0]
				duration_1[0] = duration_update [0];
 8000de6:	4b56      	ldr	r3, [pc, #344]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a5a      	ldr	r2, [pc, #360]	; (8000f54 <fsm_4mode_run+0x2d4>)
 8000dec:	6013      	str	r3, [r2, #0]
				choose_duration_update = duration_update[0]/100;
 8000dee:	4b54      	ldr	r3, [pc, #336]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	4a54      	ldr	r2, [pc, #336]	; (8000f44 <fsm_4mode_run+0x2c4>)
 8000df4:	fb82 1203 	smull	r1, r2, r2, r3
 8000df8:	1152      	asrs	r2, r2, #5
 8000dfa:	17db      	asrs	r3, r3, #31
 8000dfc:	1ad3      	subs	r3, r2, r3
 8000dfe:	4a4e      	ldr	r2, [pc, #312]	; (8000f38 <fsm_4mode_run+0x2b8>)
 8000e00:	6013      	str	r3, [r2, #0]
				Display_7SEG_mode();
 8000e02:	f7ff fd99 	bl	8000938 <Display_7SEG_mode>
			}
		}
		break;
 8000e06:	e12c      	b.n	8001062 <fsm_4mode_run+0x3e2>
	case 3:  // ALL LED_YELLOW blink, 7SEG display mode and time for led_yellow
		choose_mode = 3;
 8000e08:	4b4a      	ldr	r3, [pc, #296]	; (8000f34 <fsm_4mode_run+0x2b4>)
 8000e0a:	2203      	movs	r2, #3
 8000e0c:	601a      	str	r2, [r3, #0]
		choose_duration_update = 2;
 8000e0e:	4b4a      	ldr	r3, [pc, #296]	; (8000f38 <fsm_4mode_run+0x2b8>)
 8000e10:	2202      	movs	r2, #2
 8000e12:	601a      	str	r2, [r3, #0]
		LedYellowAll();
 8000e14:	f7ff f9ba 	bl	800018c <LedYellowAll>
		if(timer_flag[3]==1){
 8000e18:	4b48      	ldr	r3, [pc, #288]	; (8000f3c <fsm_4mode_run+0x2bc>)
 8000e1a:	68db      	ldr	r3, [r3, #12]
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	f040 8122 	bne.w	8001066 <fsm_4mode_run+0x3e6>
			clearAll();
 8000e22:	f7ff f9c3 	bl	80001ac <clearAll>
			Display_7SEG_mode();
 8000e26:	f7ff fd87 	bl	8000938 <Display_7SEG_mode>

			if(is_button_pressed(0)==1){
 8000e2a:	2000      	movs	r0, #0
 8000e2c:	f7ff ff02 	bl	8000c34 <is_button_pressed>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	d10d      	bne.n	8000e52 <fsm_4mode_run+0x1d2>
				clearAll();
 8000e36:	f7ff f9b9 	bl	80001ac <clearAll>
				setTimer(50, 3);
 8000e3a:	2103      	movs	r1, #3
 8000e3c:	2032      	movs	r0, #50	; 0x32
 8000e3e:	f000 fb45 	bl	80014cc <setTimer>
				led = INIT_1;
 8000e42:	4b3b      	ldr	r3, [pc, #236]	; (8000f30 <fsm_4mode_run+0x2b0>)
 8000e44:	2221      	movs	r2, #33	; 0x21
 8000e46:	601a      	str	r2, [r3, #0]
				Display_7SEG_mode();
 8000e48:	f7ff fd76 	bl	8000938 <Display_7SEG_mode>
				status_2 = 4;
 8000e4c:	4b34      	ldr	r3, [pc, #208]	; (8000f20 <fsm_4mode_run+0x2a0>)
 8000e4e:	2204      	movs	r2, #4
 8000e50:	601a      	str	r2, [r3, #0]
			}

			if(is_button_pressed(1)==1){
 8000e52:	2001      	movs	r0, #1
 8000e54:	f7ff feee 	bl	8000c34 <is_button_pressed>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d13e      	bne.n	8000edc <fsm_4mode_run+0x25c>
				led = INIT_1;
 8000e5e:	4b34      	ldr	r3, [pc, #208]	; (8000f30 <fsm_4mode_run+0x2b0>)
 8000e60:	2221      	movs	r2, #33	; 0x21
 8000e62:	601a      	str	r2, [r3, #0]
				duration_update[2] = duration_update[2] + 100;
 8000e64:	4b36      	ldr	r3, [pc, #216]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	3364      	adds	r3, #100	; 0x64
 8000e6a:	4a35      	ldr	r2, [pc, #212]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000e6c:	6093      	str	r3, [r2, #8]
				choose_mode = 3;
 8000e6e:	4b31      	ldr	r3, [pc, #196]	; (8000f34 <fsm_4mode_run+0x2b4>)
 8000e70:	2203      	movs	r2, #3
 8000e72:	601a      	str	r2, [r3, #0]
				if(duration_update[2]<=900){
 8000e74:	4b32      	ldr	r3, [pc, #200]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000e76:	689b      	ldr	r3, [r3, #8]
 8000e78:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8000e7c:	dc0a      	bgt.n	8000e94 <fsm_4mode_run+0x214>
					choose_duration_update = duration_update[2]/100;
 8000e7e:	4b30      	ldr	r3, [pc, #192]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000e80:	689b      	ldr	r3, [r3, #8]
 8000e82:	4a30      	ldr	r2, [pc, #192]	; (8000f44 <fsm_4mode_run+0x2c4>)
 8000e84:	fb82 1203 	smull	r1, r2, r2, r3
 8000e88:	1152      	asrs	r2, r2, #5
 8000e8a:	17db      	asrs	r3, r3, #31
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	4a2a      	ldr	r2, [pc, #168]	; (8000f38 <fsm_4mode_run+0x2b8>)
 8000e90:	6013      	str	r3, [r2, #0]
 8000e92:	e021      	b.n	8000ed8 <fsm_4mode_run+0x258>
				}
				else{
					choose_duration_divider = duration_update[2]/1000;
 8000e94:	4b2a      	ldr	r3, [pc, #168]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000e96:	689b      	ldr	r3, [r3, #8]
 8000e98:	4a2b      	ldr	r2, [pc, #172]	; (8000f48 <fsm_4mode_run+0x2c8>)
 8000e9a:	fb82 1203 	smull	r1, r2, r2, r3
 8000e9e:	1192      	asrs	r2, r2, #6
 8000ea0:	17db      	asrs	r3, r3, #31
 8000ea2:	1ad3      	subs	r3, r2, r3
 8000ea4:	4a29      	ldr	r2, [pc, #164]	; (8000f4c <fsm_4mode_run+0x2cc>)
 8000ea6:	6013      	str	r3, [r2, #0]
					choose_duration_update = (duration_update[2] - (duration_update[2]%1000))/100;
 8000ea8:	4b25      	ldr	r3, [pc, #148]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000eaa:	6899      	ldr	r1, [r3, #8]
 8000eac:	4b24      	ldr	r3, [pc, #144]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000eae:	689a      	ldr	r2, [r3, #8]
 8000eb0:	4b25      	ldr	r3, [pc, #148]	; (8000f48 <fsm_4mode_run+0x2c8>)
 8000eb2:	fb83 0302 	smull	r0, r3, r3, r2
 8000eb6:	1198      	asrs	r0, r3, #6
 8000eb8:	17d3      	asrs	r3, r2, #31
 8000eba:	1ac3      	subs	r3, r0, r3
 8000ebc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ec0:	fb00 f303 	mul.w	r3, r0, r3
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	1acb      	subs	r3, r1, r3
 8000ec8:	4a1e      	ldr	r2, [pc, #120]	; (8000f44 <fsm_4mode_run+0x2c4>)
 8000eca:	fb82 1203 	smull	r1, r2, r2, r3
 8000ece:	1152      	asrs	r2, r2, #5
 8000ed0:	17db      	asrs	r3, r3, #31
 8000ed2:	1ad3      	subs	r3, r2, r3
 8000ed4:	4a18      	ldr	r2, [pc, #96]	; (8000f38 <fsm_4mode_run+0x2b8>)
 8000ed6:	6013      	str	r3, [r2, #0]
				}

				Display_7SEG_mode();
 8000ed8:	f7ff fd2e 	bl	8000938 <Display_7SEG_mode>
			}
			if(is_button_pressed(2)==1){
 8000edc:	2002      	movs	r0, #2
 8000ede:	f7ff fea9 	bl	8000c34 <is_button_pressed>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	f040 80be 	bne.w	8001066 <fsm_4mode_run+0x3e6>
				led = INIT_1;
 8000eea:	4b11      	ldr	r3, [pc, #68]	; (8000f30 <fsm_4mode_run+0x2b0>)
 8000eec:	2221      	movs	r2, #33	; 0x21
 8000eee:	601a      	str	r2, [r3, #0]
				duration[2] = duration_update[2];
 8000ef0:	4b13      	ldr	r3, [pc, #76]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000ef2:	689b      	ldr	r3, [r3, #8]
 8000ef4:	4a16      	ldr	r2, [pc, #88]	; (8000f50 <fsm_4mode_run+0x2d0>)
 8000ef6:	6093      	str	r3, [r2, #8]
				duration_1[2] = duration_update [2];
 8000ef8:	4b11      	ldr	r3, [pc, #68]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000efa:	689b      	ldr	r3, [r3, #8]
 8000efc:	4a15      	ldr	r2, [pc, #84]	; (8000f54 <fsm_4mode_run+0x2d4>)
 8000efe:	6093      	str	r3, [r2, #8]
				choose_mode = 3;
 8000f00:	4b0c      	ldr	r3, [pc, #48]	; (8000f34 <fsm_4mode_run+0x2b4>)
 8000f02:	2203      	movs	r2, #3
 8000f04:	601a      	str	r2, [r3, #0]
				choose_duration_update = duration_update[2]/100;
 8000f06:	4b0e      	ldr	r3, [pc, #56]	; (8000f40 <fsm_4mode_run+0x2c0>)
 8000f08:	689b      	ldr	r3, [r3, #8]
 8000f0a:	4a0e      	ldr	r2, [pc, #56]	; (8000f44 <fsm_4mode_run+0x2c4>)
 8000f0c:	fb82 1203 	smull	r1, r2, r2, r3
 8000f10:	1152      	asrs	r2, r2, #5
 8000f12:	17db      	asrs	r3, r3, #31
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	4a08      	ldr	r2, [pc, #32]	; (8000f38 <fsm_4mode_run+0x2b8>)
 8000f18:	6013      	str	r3, [r2, #0]
				Display_7SEG_mode();
 8000f1a:	f7ff fd0d 	bl	8000938 <Display_7SEG_mode>
			}
		}
		break;
 8000f1e:	e0a2      	b.n	8001066 <fsm_4mode_run+0x3e6>
 8000f20:	20000084 	.word	0x20000084
 8000f24:	2000008c 	.word	0x2000008c
 8000f28:	2000007c 	.word	0x2000007c
 8000f2c:	20000080 	.word	0x20000080
 8000f30:	20000088 	.word	0x20000088
 8000f34:	20000094 	.word	0x20000094
 8000f38:	200000a0 	.word	0x200000a0
 8000f3c:	20000100 	.word	0x20000100
 8000f40:	20000018 	.word	0x20000018
 8000f44:	51eb851f 	.word	0x51eb851f
 8000f48:	10624dd3 	.word	0x10624dd3
 8000f4c:	200000a4 	.word	0x200000a4
 8000f50:	20000000 	.word	0x20000000
 8000f54:	2000000c 	.word	0x2000000c
	case 4:  // ALL LED_GREEN blink, 7SEG display mode and time for led_green
		choose_mode = 4;
 8000f58:	4b45      	ldr	r3, [pc, #276]	; (8001070 <fsm_4mode_run+0x3f0>)
 8000f5a:	2204      	movs	r2, #4
 8000f5c:	601a      	str	r2, [r3, #0]
		choose_duration_update = 1;
 8000f5e:	4b45      	ldr	r3, [pc, #276]	; (8001074 <fsm_4mode_run+0x3f4>)
 8000f60:	2201      	movs	r2, #1
 8000f62:	601a      	str	r2, [r3, #0]
		LedGreenAll();
 8000f64:	f7ff f902 	bl	800016c <LedGreenAll>

		if(timer_flag[3]==1){
 8000f68:	4b43      	ldr	r3, [pc, #268]	; (8001078 <fsm_4mode_run+0x3f8>)
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d17c      	bne.n	800106a <fsm_4mode_run+0x3ea>
			clearAll();
 8000f70:	f7ff f91c 	bl	80001ac <clearAll>
			Display_7SEG_mode();
 8000f74:	f7ff fce0 	bl	8000938 <Display_7SEG_mode>

			if(is_button_pressed(0)==1){
 8000f78:	2000      	movs	r0, #0
 8000f7a:	f7ff fe5b 	bl	8000c34 <is_button_pressed>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d104      	bne.n	8000f8e <fsm_4mode_run+0x30e>
				clearAll();
 8000f84:	f7ff f912 	bl	80001ac <clearAll>
				status_2 = 0;
 8000f88:	4b3c      	ldr	r3, [pc, #240]	; (800107c <fsm_4mode_run+0x3fc>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]

			}

			if(is_button_pressed(1)==1){
 8000f8e:	2001      	movs	r0, #1
 8000f90:	f7ff fe50 	bl	8000c34 <is_button_pressed>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d13e      	bne.n	8001018 <fsm_4mode_run+0x398>
				led = INIT_1;
 8000f9a:	4b39      	ldr	r3, [pc, #228]	; (8001080 <fsm_4mode_run+0x400>)
 8000f9c:	2221      	movs	r2, #33	; 0x21
 8000f9e:	601a      	str	r2, [r3, #0]
				duration_update[1] = duration_update[1] + 100;
 8000fa0:	4b38      	ldr	r3, [pc, #224]	; (8001084 <fsm_4mode_run+0x404>)
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	3364      	adds	r3, #100	; 0x64
 8000fa6:	4a37      	ldr	r2, [pc, #220]	; (8001084 <fsm_4mode_run+0x404>)
 8000fa8:	6053      	str	r3, [r2, #4]
				choose_mode = 2;
 8000faa:	4b31      	ldr	r3, [pc, #196]	; (8001070 <fsm_4mode_run+0x3f0>)
 8000fac:	2202      	movs	r2, #2
 8000fae:	601a      	str	r2, [r3, #0]
				if(duration_update[1]<=900){
 8000fb0:	4b34      	ldr	r3, [pc, #208]	; (8001084 <fsm_4mode_run+0x404>)
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8000fb8:	dc0a      	bgt.n	8000fd0 <fsm_4mode_run+0x350>
					choose_duration_update = duration_update[1]/100;
 8000fba:	4b32      	ldr	r3, [pc, #200]	; (8001084 <fsm_4mode_run+0x404>)
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	4a32      	ldr	r2, [pc, #200]	; (8001088 <fsm_4mode_run+0x408>)
 8000fc0:	fb82 1203 	smull	r1, r2, r2, r3
 8000fc4:	1152      	asrs	r2, r2, #5
 8000fc6:	17db      	asrs	r3, r3, #31
 8000fc8:	1ad3      	subs	r3, r2, r3
 8000fca:	4a2a      	ldr	r2, [pc, #168]	; (8001074 <fsm_4mode_run+0x3f4>)
 8000fcc:	6013      	str	r3, [r2, #0]
 8000fce:	e021      	b.n	8001014 <fsm_4mode_run+0x394>
				}
				else{
					choose_duration_divider = duration_update[1]/1000;
 8000fd0:	4b2c      	ldr	r3, [pc, #176]	; (8001084 <fsm_4mode_run+0x404>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	4a2d      	ldr	r2, [pc, #180]	; (800108c <fsm_4mode_run+0x40c>)
 8000fd6:	fb82 1203 	smull	r1, r2, r2, r3
 8000fda:	1192      	asrs	r2, r2, #6
 8000fdc:	17db      	asrs	r3, r3, #31
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	4a2b      	ldr	r2, [pc, #172]	; (8001090 <fsm_4mode_run+0x410>)
 8000fe2:	6013      	str	r3, [r2, #0]
					choose_duration_update = (duration_update[1] - (duration_update[1]%1000))/100;
 8000fe4:	4b27      	ldr	r3, [pc, #156]	; (8001084 <fsm_4mode_run+0x404>)
 8000fe6:	6859      	ldr	r1, [r3, #4]
 8000fe8:	4b26      	ldr	r3, [pc, #152]	; (8001084 <fsm_4mode_run+0x404>)
 8000fea:	685a      	ldr	r2, [r3, #4]
 8000fec:	4b27      	ldr	r3, [pc, #156]	; (800108c <fsm_4mode_run+0x40c>)
 8000fee:	fb83 0302 	smull	r0, r3, r3, r2
 8000ff2:	1198      	asrs	r0, r3, #6
 8000ff4:	17d3      	asrs	r3, r2, #31
 8000ff6:	1ac3      	subs	r3, r0, r3
 8000ff8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ffc:	fb00 f303 	mul.w	r3, r0, r3
 8001000:	1ad3      	subs	r3, r2, r3
 8001002:	1acb      	subs	r3, r1, r3
 8001004:	4a20      	ldr	r2, [pc, #128]	; (8001088 <fsm_4mode_run+0x408>)
 8001006:	fb82 1203 	smull	r1, r2, r2, r3
 800100a:	1152      	asrs	r2, r2, #5
 800100c:	17db      	asrs	r3, r3, #31
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	4a18      	ldr	r2, [pc, #96]	; (8001074 <fsm_4mode_run+0x3f4>)
 8001012:	6013      	str	r3, [r2, #0]
				}

				Display_7SEG_mode();
 8001014:	f7ff fc90 	bl	8000938 <Display_7SEG_mode>
			}
			if(is_button_pressed(2)==1){
 8001018:	2002      	movs	r0, #2
 800101a:	f7ff fe0b 	bl	8000c34 <is_button_pressed>
 800101e:	4603      	mov	r3, r0
 8001020:	2b01      	cmp	r3, #1
 8001022:	d122      	bne.n	800106a <fsm_4mode_run+0x3ea>
				led = INIT_1;
 8001024:	4b16      	ldr	r3, [pc, #88]	; (8001080 <fsm_4mode_run+0x400>)
 8001026:	2221      	movs	r2, #33	; 0x21
 8001028:	601a      	str	r2, [r3, #0]
				duration[1] = duration_update[1];
 800102a:	4b16      	ldr	r3, [pc, #88]	; (8001084 <fsm_4mode_run+0x404>)
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	4a19      	ldr	r2, [pc, #100]	; (8001094 <fsm_4mode_run+0x414>)
 8001030:	6053      	str	r3, [r2, #4]
				duration_1[1] = duration_update [1];
 8001032:	4b14      	ldr	r3, [pc, #80]	; (8001084 <fsm_4mode_run+0x404>)
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	4a18      	ldr	r2, [pc, #96]	; (8001098 <fsm_4mode_run+0x418>)
 8001038:	6053      	str	r3, [r2, #4]
				choose_mode = 4;
 800103a:	4b0d      	ldr	r3, [pc, #52]	; (8001070 <fsm_4mode_run+0x3f0>)
 800103c:	2204      	movs	r2, #4
 800103e:	601a      	str	r2, [r3, #0]
				choose_duration_update = duration_update[1]/100;
 8001040:	4b10      	ldr	r3, [pc, #64]	; (8001084 <fsm_4mode_run+0x404>)
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	4a10      	ldr	r2, [pc, #64]	; (8001088 <fsm_4mode_run+0x408>)
 8001046:	fb82 1203 	smull	r1, r2, r2, r3
 800104a:	1152      	asrs	r2, r2, #5
 800104c:	17db      	asrs	r3, r3, #31
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	4a08      	ldr	r2, [pc, #32]	; (8001074 <fsm_4mode_run+0x3f4>)
 8001052:	6013      	str	r3, [r2, #0]
				Display_7SEG_mode();
 8001054:	f7ff fc70 	bl	8000938 <Display_7SEG_mode>
			}
	}

		break;
 8001058:	e007      	b.n	800106a <fsm_4mode_run+0x3ea>
	default:
		break;
 800105a:	bf00      	nop
 800105c:	e006      	b.n	800106c <fsm_4mode_run+0x3ec>
		break;
 800105e:	bf00      	nop
 8001060:	e004      	b.n	800106c <fsm_4mode_run+0x3ec>
		break;
 8001062:	bf00      	nop
 8001064:	e002      	b.n	800106c <fsm_4mode_run+0x3ec>
		break;
 8001066:	bf00      	nop
 8001068:	e000      	b.n	800106c <fsm_4mode_run+0x3ec>
		break;
 800106a:	bf00      	nop
	}
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	20000094 	.word	0x20000094
 8001074:	200000a0 	.word	0x200000a0
 8001078:	20000100 	.word	0x20000100
 800107c:	20000084 	.word	0x20000084
 8001080:	20000088 	.word	0x20000088
 8001084:	20000018 	.word	0x20000018
 8001088:	51eb851f 	.word	0x51eb851f
 800108c:	10624dd3 	.word	0x10624dd3
 8001090:	200000a4 	.word	0x200000a4
 8001094:	20000000 	.word	0x20000000
 8001098:	2000000c 	.word	0x2000000c

0800109c <choose_mode_run>:
int choose_duration_1 = 0;
int choose_duration_update = 0;

int choose_duration_divider = 0;

int choose_mode_run(){
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
	switch(choose_mode){
 80010a0:	4b0b      	ldr	r3, [pc, #44]	; (80010d0 <choose_mode_run+0x34>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2b04      	cmp	r3, #4
 80010a6:	d00a      	beq.n	80010be <choose_mode_run+0x22>
 80010a8:	2b04      	cmp	r3, #4
 80010aa:	dc0a      	bgt.n	80010c2 <choose_mode_run+0x26>
 80010ac:	2b02      	cmp	r3, #2
 80010ae:	d002      	beq.n	80010b6 <choose_mode_run+0x1a>
 80010b0:	2b03      	cmp	r3, #3
 80010b2:	d002      	beq.n	80010ba <choose_mode_run+0x1e>
	case 3:
		return 3;
	case 4:
		return 4;
	default:
		break;
 80010b4:	e005      	b.n	80010c2 <choose_mode_run+0x26>
		return 2;
 80010b6:	2302      	movs	r3, #2
 80010b8:	e005      	b.n	80010c6 <choose_mode_run+0x2a>
		return 3;
 80010ba:	2303      	movs	r3, #3
 80010bc:	e003      	b.n	80010c6 <choose_mode_run+0x2a>
		return 4;
 80010be:	2304      	movs	r3, #4
 80010c0:	e001      	b.n	80010c6 <choose_mode_run+0x2a>
		break;
 80010c2:	bf00      	nop
	}
	return 0;
 80010c4:	2300      	movs	r3, #0

}
 80010c6:	4618      	mov	r0, r3
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bc80      	pop	{r7}
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	20000094 	.word	0x20000094

080010d4 <choose_duration_run>:
int choose_duration_run(){
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
	switch(choose_duration){
 80010d8:	4b15      	ldr	r3, [pc, #84]	; (8001130 <choose_duration_run+0x5c>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2b02      	cmp	r3, #2
 80010de:	d018      	beq.n	8001112 <choose_duration_run+0x3e>
 80010e0:	2b02      	cmp	r3, #2
 80010e2:	dc1f      	bgt.n	8001124 <choose_duration_run+0x50>
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d002      	beq.n	80010ee <choose_duration_run+0x1a>
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d009      	beq.n	8001100 <choose_duration_run+0x2c>
 80010ec:	e01a      	b.n	8001124 <choose_duration_run+0x50>
	case 0:
		return duration[0]/100;
 80010ee:	4b11      	ldr	r3, [pc, #68]	; (8001134 <choose_duration_run+0x60>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4a11      	ldr	r2, [pc, #68]	; (8001138 <choose_duration_run+0x64>)
 80010f4:	fb82 1203 	smull	r1, r2, r2, r3
 80010f8:	1152      	asrs	r2, r2, #5
 80010fa:	17db      	asrs	r3, r3, #31
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	e012      	b.n	8001126 <choose_duration_run+0x52>
	case 1:
		return duration[1]/100;
 8001100:	4b0c      	ldr	r3, [pc, #48]	; (8001134 <choose_duration_run+0x60>)
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	4a0c      	ldr	r2, [pc, #48]	; (8001138 <choose_duration_run+0x64>)
 8001106:	fb82 1203 	smull	r1, r2, r2, r3
 800110a:	1152      	asrs	r2, r2, #5
 800110c:	17db      	asrs	r3, r3, #31
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	e009      	b.n	8001126 <choose_duration_run+0x52>
	case 2:
		return duration[2]/100;
 8001112:	4b08      	ldr	r3, [pc, #32]	; (8001134 <choose_duration_run+0x60>)
 8001114:	689b      	ldr	r3, [r3, #8]
 8001116:	4a08      	ldr	r2, [pc, #32]	; (8001138 <choose_duration_run+0x64>)
 8001118:	fb82 1203 	smull	r1, r2, r2, r3
 800111c:	1152      	asrs	r2, r2, #5
 800111e:	17db      	asrs	r3, r3, #31
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	e000      	b.n	8001126 <choose_duration_run+0x52>
	default:
		return 0;
 8001124:	2300      	movs	r3, #0
	}
	return 0;
}
 8001126:	4618      	mov	r0, r3
 8001128:	46bd      	mov	sp, r7
 800112a:	bc80      	pop	{r7}
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	20000098 	.word	0x20000098
 8001134:	20000000 	.word	0x20000000
 8001138:	51eb851f 	.word	0x51eb851f

0800113c <choose_duration_run_1>:
int choose_duration_run_1(){
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
	switch(choose_duration_1){
 8001140:	4b15      	ldr	r3, [pc, #84]	; (8001198 <choose_duration_run_1+0x5c>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	2b02      	cmp	r3, #2
 8001146:	d018      	beq.n	800117a <choose_duration_run_1+0x3e>
 8001148:	2b02      	cmp	r3, #2
 800114a:	dc1f      	bgt.n	800118c <choose_duration_run_1+0x50>
 800114c:	2b00      	cmp	r3, #0
 800114e:	d002      	beq.n	8001156 <choose_duration_run_1+0x1a>
 8001150:	2b01      	cmp	r3, #1
 8001152:	d009      	beq.n	8001168 <choose_duration_run_1+0x2c>
 8001154:	e01a      	b.n	800118c <choose_duration_run_1+0x50>
	case 0:
		return duration_1[0]/100;
 8001156:	4b11      	ldr	r3, [pc, #68]	; (800119c <choose_duration_run_1+0x60>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4a11      	ldr	r2, [pc, #68]	; (80011a0 <choose_duration_run_1+0x64>)
 800115c:	fb82 1203 	smull	r1, r2, r2, r3
 8001160:	1152      	asrs	r2, r2, #5
 8001162:	17db      	asrs	r3, r3, #31
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	e012      	b.n	800118e <choose_duration_run_1+0x52>
	case 1:
		return duration_1[1]/100;
 8001168:	4b0c      	ldr	r3, [pc, #48]	; (800119c <choose_duration_run_1+0x60>)
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	4a0c      	ldr	r2, [pc, #48]	; (80011a0 <choose_duration_run_1+0x64>)
 800116e:	fb82 1203 	smull	r1, r2, r2, r3
 8001172:	1152      	asrs	r2, r2, #5
 8001174:	17db      	asrs	r3, r3, #31
 8001176:	1ad3      	subs	r3, r2, r3
 8001178:	e009      	b.n	800118e <choose_duration_run_1+0x52>
	case 2:
		return duration_1[2]/100;
 800117a:	4b08      	ldr	r3, [pc, #32]	; (800119c <choose_duration_run_1+0x60>)
 800117c:	689b      	ldr	r3, [r3, #8]
 800117e:	4a08      	ldr	r2, [pc, #32]	; (80011a0 <choose_duration_run_1+0x64>)
 8001180:	fb82 1203 	smull	r1, r2, r2, r3
 8001184:	1152      	asrs	r2, r2, #5
 8001186:	17db      	asrs	r3, r3, #31
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	e000      	b.n	800118e <choose_duration_run_1+0x52>
	default:
		return 0;
 800118c:	2300      	movs	r3, #0
	}
	return 0;
}
 800118e:	4618      	mov	r0, r3
 8001190:	46bd      	mov	sp, r7
 8001192:	bc80      	pop	{r7}
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	2000009c 	.word	0x2000009c
 800119c:	2000000c 	.word	0x2000000c
 80011a0:	51eb851f 	.word	0x51eb851f

080011a4 <choose_duration_run_update>:

int choose_duration_run_update(){
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
	switch(choose_duration_update){
 80011a8:	4b15      	ldr	r3, [pc, #84]	; (8001200 <choose_duration_run_update+0x5c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d018      	beq.n	80011e2 <choose_duration_run_update+0x3e>
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	dc1f      	bgt.n	80011f4 <choose_duration_run_update+0x50>
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d002      	beq.n	80011be <choose_duration_run_update+0x1a>
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d009      	beq.n	80011d0 <choose_duration_run_update+0x2c>
 80011bc:	e01a      	b.n	80011f4 <choose_duration_run_update+0x50>
	case 0:
		return duration_update[0]/100;
 80011be:	4b11      	ldr	r3, [pc, #68]	; (8001204 <choose_duration_run_update+0x60>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a11      	ldr	r2, [pc, #68]	; (8001208 <choose_duration_run_update+0x64>)
 80011c4:	fb82 1203 	smull	r1, r2, r2, r3
 80011c8:	1152      	asrs	r2, r2, #5
 80011ca:	17db      	asrs	r3, r3, #31
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	e012      	b.n	80011f6 <choose_duration_run_update+0x52>
	case 1:
		return duration_update[1]/100;
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <choose_duration_run_update+0x60>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	4a0c      	ldr	r2, [pc, #48]	; (8001208 <choose_duration_run_update+0x64>)
 80011d6:	fb82 1203 	smull	r1, r2, r2, r3
 80011da:	1152      	asrs	r2, r2, #5
 80011dc:	17db      	asrs	r3, r3, #31
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	e009      	b.n	80011f6 <choose_duration_run_update+0x52>
	case 2:
		return duration_update[2]/100;
 80011e2:	4b08      	ldr	r3, [pc, #32]	; (8001204 <choose_duration_run_update+0x60>)
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	4a08      	ldr	r2, [pc, #32]	; (8001208 <choose_duration_run_update+0x64>)
 80011e8:	fb82 1203 	smull	r1, r2, r2, r3
 80011ec:	1152      	asrs	r2, r2, #5
 80011ee:	17db      	asrs	r3, r3, #31
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	e000      	b.n	80011f6 <choose_duration_run_update+0x52>
	default:
		return 0;
 80011f4:	2300      	movs	r3, #0
	}
	return 0;
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	200000a0 	.word	0x200000a0
 8001204:	20000018 	.word	0x20000018
 8001208:	51eb851f 	.word	0x51eb851f

0800120c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001210:	f000 fa6a 	bl	80016e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001214:	f000 f85c 	bl	80012d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001218:	f000 f8e2 	bl	80013e0 <MX_GPIO_Init>

  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, SET);
 800121c:	2201      	movs	r2, #1
 800121e:	2120      	movs	r1, #32
 8001220:	4825      	ldr	r0, [pc, #148]	; (80012b8 <main+0xac>)
 8001222:	f000 fd64 	bl	8001cee <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, SET);
 8001226:	2201      	movs	r2, #1
 8001228:	2104      	movs	r1, #4
 800122a:	4823      	ldr	r0, [pc, #140]	; (80012b8 <main+0xac>)
 800122c:	f000 fd5f 	bl	8001cee <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, SET);
 8001230:	2201      	movs	r2, #1
 8001232:	2140      	movs	r1, #64	; 0x40
 8001234:	4820      	ldr	r0, [pc, #128]	; (80012b8 <main+0xac>)
 8001236:	f000 fd5a 	bl	8001cee <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_YELLOW_1_GPIO_Port, LED_YELLOW_1_Pin, SET);
 800123a:	2201      	movs	r2, #1
 800123c:	2108      	movs	r1, #8
 800123e:	481e      	ldr	r0, [pc, #120]	; (80012b8 <main+0xac>)
 8001240:	f000 fd55 	bl	8001cee <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, SET);
 8001244:	2201      	movs	r2, #1
 8001246:	2180      	movs	r1, #128	; 0x80
 8001248:	481b      	ldr	r0, [pc, #108]	; (80012b8 <main+0xac>)
 800124a:	f000 fd50 	bl	8001cee <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, SET);
 800124e:	2201      	movs	r2, #1
 8001250:	2110      	movs	r1, #16
 8001252:	4819      	ldr	r0, [pc, #100]	; (80012b8 <main+0xac>)
 8001254:	f000 fd4b 	bl	8001cee <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8001258:	2201      	movs	r2, #1
 800125a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800125e:	4816      	ldr	r0, [pc, #88]	; (80012b8 <main+0xac>)
 8001260:	f000 fd45 	bl	8001cee <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8001264:	2201      	movs	r2, #1
 8001266:	f44f 7100 	mov.w	r1, #512	; 0x200
 800126a:	4813      	ldr	r0, [pc, #76]	; (80012b8 <main+0xac>)
 800126c:	f000 fd3f 	bl	8001cee <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8001270:	2201      	movs	r2, #1
 8001272:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001276:	4810      	ldr	r0, [pc, #64]	; (80012b8 <main+0xac>)
 8001278:	f000 fd39 	bl	8001cee <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 800127c:	2201      	movs	r2, #1
 800127e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001282:	480d      	ldr	r0, [pc, #52]	; (80012b8 <main+0xac>)
 8001284:	f000 fd33 	bl	8001cee <HAL_GPIO_WritePin>
  MX_TIM2_Init();
 8001288:	f000 f85e 	bl	8001348 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
HAL_TIM_Base_Start_IT(&htim2);
 800128c:	480b      	ldr	r0, [pc, #44]	; (80012bc <main+0xb0>)
 800128e:	f001 f97f 	bl	8002590 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
status = INIT;
 8001292:	4b0b      	ldr	r3, [pc, #44]	; (80012c0 <main+0xb4>)
 8001294:	2216      	movs	r2, #22
 8001296:	601a      	str	r2, [r3, #0]
status_1= INIT;
 8001298:	4b0a      	ldr	r3, [pc, #40]	; (80012c4 <main+0xb8>)
 800129a:	2216      	movs	r2, #22
 800129c:	601a      	str	r2, [r3, #0]
status_2 = 0;
 800129e:	4b0a      	ldr	r3, [pc, #40]	; (80012c8 <main+0xbc>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
led_1 = INIT_1;
 80012a4:	4b09      	ldr	r3, [pc, #36]	; (80012cc <main+0xc0>)
 80012a6:	2221      	movs	r2, #33	; 0x21
 80012a8:	601a      	str	r2, [r3, #0]
setTimer(25, 3);
 80012aa:	2103      	movs	r1, #3
 80012ac:	2019      	movs	r0, #25
 80012ae:	f000 f90d 	bl	80014cc <setTimer>
  {

    /* USER CODE END WHILE */
//	fsm_for_input_processing();

	  fsm_4mode_run();
 80012b2:	f7ff fce5 	bl	8000c80 <fsm_4mode_run>
 80012b6:	e7fc      	b.n	80012b2 <main+0xa6>
 80012b8:	40010800 	.word	0x40010800
 80012bc:	200000a8 	.word	0x200000a8
 80012c0:	2000007c 	.word	0x2000007c
 80012c4:	20000080 	.word	0x20000080
 80012c8:	20000084 	.word	0x20000084
 80012cc:	2000008c 	.word	0x2000008c

080012d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b090      	sub	sp, #64	; 0x40
 80012d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012d6:	f107 0318 	add.w	r3, r7, #24
 80012da:	2228      	movs	r2, #40	; 0x28
 80012dc:	2100      	movs	r1, #0
 80012de:	4618      	mov	r0, r3
 80012e0:	f001 fd0e 	bl	8002d00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]
 80012ee:	60da      	str	r2, [r3, #12]
 80012f0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012f2:	2302      	movs	r3, #2
 80012f4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012f6:	2301      	movs	r3, #1
 80012f8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012fa:	2310      	movs	r3, #16
 80012fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80012fe:	2300      	movs	r3, #0
 8001300:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001302:	f107 0318 	add.w	r3, r7, #24
 8001306:	4618      	mov	r0, r3
 8001308:	f000 fd0a 	bl	8001d20 <HAL_RCC_OscConfig>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001312:	f000 f8d5 	bl	80014c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001316:	230f      	movs	r3, #15
 8001318:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800131a:	2300      	movs	r3, #0
 800131c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800131e:	2300      	movs	r3, #0
 8001320:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001322:	2300      	movs	r3, #0
 8001324:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001326:	2300      	movs	r3, #0
 8001328:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	2100      	movs	r1, #0
 800132e:	4618      	mov	r0, r3
 8001330:	f000 ff78 	bl	8002224 <HAL_RCC_ClockConfig>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800133a:	f000 f8c1 	bl	80014c0 <Error_Handler>
  }
}
 800133e:	bf00      	nop
 8001340:	3740      	adds	r7, #64	; 0x40
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
	...

08001348 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800134e:	f107 0308 	add.w	r3, r7, #8
 8001352:	2200      	movs	r2, #0
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	605a      	str	r2, [r3, #4]
 8001358:	609a      	str	r2, [r3, #8]
 800135a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800135c:	463b      	mov	r3, r7
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001364:	4b1d      	ldr	r3, [pc, #116]	; (80013dc <MX_TIM2_Init+0x94>)
 8001366:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800136a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800136c:	4b1b      	ldr	r3, [pc, #108]	; (80013dc <MX_TIM2_Init+0x94>)
 800136e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001372:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001374:	4b19      	ldr	r3, [pc, #100]	; (80013dc <MX_TIM2_Init+0x94>)
 8001376:	2200      	movs	r2, #0
 8001378:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800137a:	4b18      	ldr	r3, [pc, #96]	; (80013dc <MX_TIM2_Init+0x94>)
 800137c:	2209      	movs	r2, #9
 800137e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001380:	4b16      	ldr	r3, [pc, #88]	; (80013dc <MX_TIM2_Init+0x94>)
 8001382:	2200      	movs	r2, #0
 8001384:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <MX_TIM2_Init+0x94>)
 8001388:	2200      	movs	r2, #0
 800138a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800138c:	4813      	ldr	r0, [pc, #76]	; (80013dc <MX_TIM2_Init+0x94>)
 800138e:	f001 f8af 	bl	80024f0 <HAL_TIM_Base_Init>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001398:	f000 f892 	bl	80014c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800139c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013a2:	f107 0308 	add.w	r3, r7, #8
 80013a6:	4619      	mov	r1, r3
 80013a8:	480c      	ldr	r0, [pc, #48]	; (80013dc <MX_TIM2_Init+0x94>)
 80013aa:	f001 fa45 	bl	8002838 <HAL_TIM_ConfigClockSource>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013b4:	f000 f884 	bl	80014c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013b8:	2300      	movs	r3, #0
 80013ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013bc:	2300      	movs	r3, #0
 80013be:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013c0:	463b      	mov	r3, r7
 80013c2:	4619      	mov	r1, r3
 80013c4:	4805      	ldr	r0, [pc, #20]	; (80013dc <MX_TIM2_Init+0x94>)
 80013c6:	f001 fc0d 	bl	8002be4 <HAL_TIMEx_MasterConfigSynchronization>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80013d0:	f000 f876 	bl	80014c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013d4:	bf00      	nop
 80013d6:	3718      	adds	r7, #24
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	200000a8 	.word	0x200000a8

080013e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b088      	sub	sp, #32
 80013e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e6:	f107 0310 	add.w	r3, r7, #16
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	609a      	str	r2, [r3, #8]
 80013f2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f4:	4b2e      	ldr	r3, [pc, #184]	; (80014b0 <MX_GPIO_Init+0xd0>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	4a2d      	ldr	r2, [pc, #180]	; (80014b0 <MX_GPIO_Init+0xd0>)
 80013fa:	f043 0310 	orr.w	r3, r3, #16
 80013fe:	6193      	str	r3, [r2, #24]
 8001400:	4b2b      	ldr	r3, [pc, #172]	; (80014b0 <MX_GPIO_Init+0xd0>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	f003 0310 	and.w	r3, r3, #16
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800140c:	4b28      	ldr	r3, [pc, #160]	; (80014b0 <MX_GPIO_Init+0xd0>)
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	4a27      	ldr	r2, [pc, #156]	; (80014b0 <MX_GPIO_Init+0xd0>)
 8001412:	f043 0304 	orr.w	r3, r3, #4
 8001416:	6193      	str	r3, [r2, #24]
 8001418:	4b25      	ldr	r3, [pc, #148]	; (80014b0 <MX_GPIO_Init+0xd0>)
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	f003 0304 	and.w	r3, r3, #4
 8001420:	60bb      	str	r3, [r7, #8]
 8001422:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001424:	4b22      	ldr	r3, [pc, #136]	; (80014b0 <MX_GPIO_Init+0xd0>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	4a21      	ldr	r2, [pc, #132]	; (80014b0 <MX_GPIO_Init+0xd0>)
 800142a:	f043 0308 	orr.w	r3, r3, #8
 800142e:	6193      	str	r3, [r2, #24]
 8001430:	4b1f      	ldr	r3, [pc, #124]	; (80014b0 <MX_GPIO_Init+0xd0>)
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	f003 0308 	and.w	r3, r3, #8
 8001438:	607b      	str	r3, [r7, #4]
 800143a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_1_Pin|LED_YELLOW_1_Pin|LED_GREEN_1_Pin|LED_RED_Pin
 800143c:	2200      	movs	r2, #0
 800143e:	f640 71fc 	movw	r1, #4092	; 0xffc
 8001442:	481c      	ldr	r0, [pc, #112]	; (80014b4 <MX_GPIO_Init+0xd4>)
 8001444:	f000 fc53 	bl	8001cee <HAL_GPIO_WritePin>
                          |LED_YELLOW_Pin|LED_GREEN_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|d_Pin
 8001448:	2200      	movs	r2, #0
 800144a:	217f      	movs	r1, #127	; 0x7f
 800144c:	481a      	ldr	r0, [pc, #104]	; (80014b8 <MX_GPIO_Init+0xd8>)
 800144e:	f000 fc4e 	bl	8001cee <HAL_GPIO_WritePin>
                          |e_Pin|f_Pin|g_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Button1_Pin Button2_Pin Button3_Pin */
  GPIO_InitStruct.Pin = Button1_Pin|Button2_Pin|Button3_Pin;
 8001452:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001456:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800145c:	2301      	movs	r3, #1
 800145e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001460:	f107 0310 	add.w	r3, r7, #16
 8001464:	4619      	mov	r1, r3
 8001466:	4815      	ldr	r0, [pc, #84]	; (80014bc <MX_GPIO_Init+0xdc>)
 8001468:	f000 faae 	bl	80019c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_1_Pin LED_YELLOW_1_Pin LED_GREEN_1_Pin LED_RED_Pin
                           LED_YELLOW_Pin LED_GREEN_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_RED_1_Pin|LED_YELLOW_1_Pin|LED_GREEN_1_Pin|LED_RED_Pin
 800146c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001470:	613b      	str	r3, [r7, #16]
                          |LED_YELLOW_Pin|LED_GREEN_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001472:	2301      	movs	r3, #1
 8001474:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001476:	2300      	movs	r3, #0
 8001478:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800147a:	2302      	movs	r3, #2
 800147c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800147e:	f107 0310 	add.w	r3, r7, #16
 8001482:	4619      	mov	r1, r3
 8001484:	480b      	ldr	r0, [pc, #44]	; (80014b4 <MX_GPIO_Init+0xd4>)
 8001486:	f000 fa9f 	bl	80019c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_Pin b_Pin c_Pin d_Pin
                           e_Pin f_Pin g_Pin */
  GPIO_InitStruct.Pin = a_Pin|b_Pin|c_Pin|d_Pin
 800148a:	237f      	movs	r3, #127	; 0x7f
 800148c:	613b      	str	r3, [r7, #16]
                          |e_Pin|f_Pin|g_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800148e:	2301      	movs	r3, #1
 8001490:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001492:	2300      	movs	r3, #0
 8001494:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001496:	2302      	movs	r3, #2
 8001498:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149a:	f107 0310 	add.w	r3, r7, #16
 800149e:	4619      	mov	r1, r3
 80014a0:	4805      	ldr	r0, [pc, #20]	; (80014b8 <MX_GPIO_Init+0xd8>)
 80014a2:	f000 fa91 	bl	80019c8 <HAL_GPIO_Init>

}
 80014a6:	bf00      	nop
 80014a8:	3720      	adds	r7, #32
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40021000 	.word	0x40021000
 80014b4:	40010800 	.word	0x40010800
 80014b8:	40010c00 	.word	0x40010c00
 80014bc:	40011000 	.word	0x40011000

080014c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014c4:	b672      	cpsid	i
}
 80014c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014c8:	e7fe      	b.n	80014c8 <Error_Handler+0x8>
	...

080014cc <setTimer>:


int timer_counter[NO_OF_TIMER] = {0, 0, 0, 0};
int timer_flag[NO_OF_TIMER] = {0, 0, 0, 0};

void setTimer(int duration, int T_index){
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	6039      	str	r1, [r7, #0]
	timer_counter[T_index] = duration;
 80014d6:	4907      	ldr	r1, [pc, #28]	; (80014f4 <setTimer+0x28>)
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	687a      	ldr	r2, [r7, #4]
 80014dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[T_index] = 0;
 80014e0:	4a05      	ldr	r2, [pc, #20]	; (80014f8 <setTimer+0x2c>)
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	2100      	movs	r1, #0
 80014e6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80014ea:	bf00      	nop
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr
 80014f4:	200000f0 	.word	0x200000f0
 80014f8:	20000100 	.word	0x20000100

080014fc <timerRun>:

void timerRun(){
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
	for(int i = 0; i<NO_OF_TIMER; i++){
 8001502:	2300      	movs	r3, #0
 8001504:	607b      	str	r3, [r7, #4]
 8001506:	e01c      	b.n	8001542 <timerRun+0x46>
		if(timer_counter[i] > 0){
 8001508:	4a12      	ldr	r2, [pc, #72]	; (8001554 <timerRun+0x58>)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001510:	2b00      	cmp	r3, #0
 8001512:	dd13      	ble.n	800153c <timerRun+0x40>
			timer_counter[i]--;
 8001514:	4a0f      	ldr	r2, [pc, #60]	; (8001554 <timerRun+0x58>)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800151c:	1e5a      	subs	r2, r3, #1
 800151e:	490d      	ldr	r1, [pc, #52]	; (8001554 <timerRun+0x58>)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] <= 0) timer_flag[i] = 1;
 8001526:	4a0b      	ldr	r2, [pc, #44]	; (8001554 <timerRun+0x58>)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800152e:	2b00      	cmp	r3, #0
 8001530:	dc04      	bgt.n	800153c <timerRun+0x40>
 8001532:	4a09      	ldr	r2, [pc, #36]	; (8001558 <timerRun+0x5c>)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2101      	movs	r1, #1
 8001538:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i<NO_OF_TIMER; i++){
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	3301      	adds	r3, #1
 8001540:	607b      	str	r3, [r7, #4]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2b03      	cmp	r3, #3
 8001546:	dddf      	ble.n	8001508 <timerRun+0xc>
		}
	}
}
 8001548:	bf00      	nop
 800154a:	bf00      	nop
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr
 8001554:	200000f0 	.word	0x200000f0
 8001558:	20000100 	.word	0x20000100

0800155c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800155c:	b480      	push	{r7}
 800155e:	b085      	sub	sp, #20
 8001560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001562:	4b15      	ldr	r3, [pc, #84]	; (80015b8 <HAL_MspInit+0x5c>)
 8001564:	699b      	ldr	r3, [r3, #24]
 8001566:	4a14      	ldr	r2, [pc, #80]	; (80015b8 <HAL_MspInit+0x5c>)
 8001568:	f043 0301 	orr.w	r3, r3, #1
 800156c:	6193      	str	r3, [r2, #24]
 800156e:	4b12      	ldr	r3, [pc, #72]	; (80015b8 <HAL_MspInit+0x5c>)
 8001570:	699b      	ldr	r3, [r3, #24]
 8001572:	f003 0301 	and.w	r3, r3, #1
 8001576:	60bb      	str	r3, [r7, #8]
 8001578:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800157a:	4b0f      	ldr	r3, [pc, #60]	; (80015b8 <HAL_MspInit+0x5c>)
 800157c:	69db      	ldr	r3, [r3, #28]
 800157e:	4a0e      	ldr	r2, [pc, #56]	; (80015b8 <HAL_MspInit+0x5c>)
 8001580:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001584:	61d3      	str	r3, [r2, #28]
 8001586:	4b0c      	ldr	r3, [pc, #48]	; (80015b8 <HAL_MspInit+0x5c>)
 8001588:	69db      	ldr	r3, [r3, #28]
 800158a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001592:	4b0a      	ldr	r3, [pc, #40]	; (80015bc <HAL_MspInit+0x60>)
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	60fb      	str	r3, [r7, #12]
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800159e:	60fb      	str	r3, [r7, #12]
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	4a04      	ldr	r2, [pc, #16]	; (80015bc <HAL_MspInit+0x60>)
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015ae:	bf00      	nop
 80015b0:	3714      	adds	r7, #20
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bc80      	pop	{r7}
 80015b6:	4770      	bx	lr
 80015b8:	40021000 	.word	0x40021000
 80015bc:	40010000 	.word	0x40010000

080015c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015d0:	d113      	bne.n	80015fa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015d2:	4b0c      	ldr	r3, [pc, #48]	; (8001604 <HAL_TIM_Base_MspInit+0x44>)
 80015d4:	69db      	ldr	r3, [r3, #28]
 80015d6:	4a0b      	ldr	r2, [pc, #44]	; (8001604 <HAL_TIM_Base_MspInit+0x44>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	61d3      	str	r3, [r2, #28]
 80015de:	4b09      	ldr	r3, [pc, #36]	; (8001604 <HAL_TIM_Base_MspInit+0x44>)
 80015e0:	69db      	ldr	r3, [r3, #28]
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	60fb      	str	r3, [r7, #12]
 80015e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2100      	movs	r1, #0
 80015ee:	201c      	movs	r0, #28
 80015f0:	f000 f9b3 	bl	800195a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015f4:	201c      	movs	r0, #28
 80015f6:	f000 f9cc 	bl	8001992 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80015fa:	bf00      	nop
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40021000 	.word	0x40021000

08001608 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001608:	b480      	push	{r7}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800160c:	e7fe      	b.n	800160c <NMI_Handler+0x4>

0800160e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800160e:	b480      	push	{r7}
 8001610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001612:	e7fe      	b.n	8001612 <HardFault_Handler+0x4>

08001614 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001618:	e7fe      	b.n	8001618 <MemManage_Handler+0x4>

0800161a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800161a:	b480      	push	{r7}
 800161c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800161e:	e7fe      	b.n	800161e <BusFault_Handler+0x4>

08001620 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001624:	e7fe      	b.n	8001624 <UsageFault_Handler+0x4>

08001626 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001626:	b480      	push	{r7}
 8001628:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800162a:	bf00      	nop
 800162c:	46bd      	mov	sp, r7
 800162e:	bc80      	pop	{r7}
 8001630:	4770      	bx	lr

08001632 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001632:	b480      	push	{r7}
 8001634:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001636:	bf00      	nop
 8001638:	46bd      	mov	sp, r7
 800163a:	bc80      	pop	{r7}
 800163c:	4770      	bx	lr

0800163e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800163e:	b480      	push	{r7}
 8001640:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001642:	bf00      	nop
 8001644:	46bd      	mov	sp, r7
 8001646:	bc80      	pop	{r7}
 8001648:	4770      	bx	lr

0800164a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800164a:	b580      	push	{r7, lr}
 800164c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800164e:	f000 f891 	bl	8001774 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001652:	bf00      	nop
 8001654:	bd80      	pop	{r7, pc}
	...

08001658 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800165c:	4802      	ldr	r0, [pc, #8]	; (8001668 <TIM2_IRQHandler+0x10>)
 800165e:	f000 ffe3 	bl	8002628 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001662:	bf00      	nop
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	200000a8 	.word	0x200000a8

0800166c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	bc80      	pop	{r7}
 8001676:	4770      	bx	lr

08001678 <HAL_TIM_PeriodElapsedCallback>:
#include "main.h"
#include "input_reading.h"
#include "software_timer.h"
#include "timer.h"

void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim){
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001688:	d103      	bne.n	8001692 <HAL_TIM_PeriodElapsedCallback+0x1a>
		button_reading();
 800168a:	f7ff fa29 	bl	8000ae0 <button_reading>
		timerRun();
 800168e:	f7ff ff35 	bl	80014fc <timerRun>
	}

}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
	...

0800169c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800169c:	480c      	ldr	r0, [pc, #48]	; (80016d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800169e:	490d      	ldr	r1, [pc, #52]	; (80016d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016a0:	4a0d      	ldr	r2, [pc, #52]	; (80016d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016a4:	e002      	b.n	80016ac <LoopCopyDataInit>

080016a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016aa:	3304      	adds	r3, #4

080016ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016b0:	d3f9      	bcc.n	80016a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016b2:	4a0a      	ldr	r2, [pc, #40]	; (80016dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016b4:	4c0a      	ldr	r4, [pc, #40]	; (80016e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016b8:	e001      	b.n	80016be <LoopFillZerobss>

080016ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016bc:	3204      	adds	r2, #4

080016be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016c0:	d3fb      	bcc.n	80016ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80016c2:	f7ff ffd3 	bl	800166c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80016c6:	f001 faf7 	bl	8002cb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016ca:	f7ff fd9f 	bl	800120c <main>
  bx lr
 80016ce:	4770      	bx	lr
  ldr r0, =_sdata
 80016d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016d4:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 80016d8:	08002d50 	.word	0x08002d50
  ldr r2, =_sbss
 80016dc:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 80016e0:	20000114 	.word	0x20000114

080016e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016e4:	e7fe      	b.n	80016e4 <ADC1_2_IRQHandler>
	...

080016e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016ec:	4b08      	ldr	r3, [pc, #32]	; (8001710 <HAL_Init+0x28>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a07      	ldr	r2, [pc, #28]	; (8001710 <HAL_Init+0x28>)
 80016f2:	f043 0310 	orr.w	r3, r3, #16
 80016f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016f8:	2003      	movs	r0, #3
 80016fa:	f000 f923 	bl	8001944 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016fe:	200f      	movs	r0, #15
 8001700:	f000 f808 	bl	8001714 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001704:	f7ff ff2a 	bl	800155c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001708:	2300      	movs	r3, #0
}
 800170a:	4618      	mov	r0, r3
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	40022000 	.word	0x40022000

08001714 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800171c:	4b12      	ldr	r3, [pc, #72]	; (8001768 <HAL_InitTick+0x54>)
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	4b12      	ldr	r3, [pc, #72]	; (800176c <HAL_InitTick+0x58>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	4619      	mov	r1, r3
 8001726:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800172a:	fbb3 f3f1 	udiv	r3, r3, r1
 800172e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001732:	4618      	mov	r0, r3
 8001734:	f000 f93b 	bl	80019ae <HAL_SYSTICK_Config>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d001      	beq.n	8001742 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	e00e      	b.n	8001760 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2b0f      	cmp	r3, #15
 8001746:	d80a      	bhi.n	800175e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001748:	2200      	movs	r2, #0
 800174a:	6879      	ldr	r1, [r7, #4]
 800174c:	f04f 30ff 	mov.w	r0, #4294967295
 8001750:	f000 f903 	bl	800195a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001754:	4a06      	ldr	r2, [pc, #24]	; (8001770 <HAL_InitTick+0x5c>)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800175a:	2300      	movs	r3, #0
 800175c:	e000      	b.n	8001760 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
}
 8001760:	4618      	mov	r0, r3
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}
 8001768:	20000024 	.word	0x20000024
 800176c:	2000002c 	.word	0x2000002c
 8001770:	20000028 	.word	0x20000028

08001774 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001778:	4b05      	ldr	r3, [pc, #20]	; (8001790 <HAL_IncTick+0x1c>)
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	461a      	mov	r2, r3
 800177e:	4b05      	ldr	r3, [pc, #20]	; (8001794 <HAL_IncTick+0x20>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4413      	add	r3, r2
 8001784:	4a03      	ldr	r2, [pc, #12]	; (8001794 <HAL_IncTick+0x20>)
 8001786:	6013      	str	r3, [r2, #0]
}
 8001788:	bf00      	nop
 800178a:	46bd      	mov	sp, r7
 800178c:	bc80      	pop	{r7}
 800178e:	4770      	bx	lr
 8001790:	2000002c 	.word	0x2000002c
 8001794:	20000110 	.word	0x20000110

08001798 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  return uwTick;
 800179c:	4b02      	ldr	r3, [pc, #8]	; (80017a8 <HAL_GetTick+0x10>)
 800179e:	681b      	ldr	r3, [r3, #0]
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr
 80017a8:	20000110 	.word	0x20000110

080017ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f003 0307 	and.w	r3, r3, #7
 80017ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017bc:	4b0c      	ldr	r3, [pc, #48]	; (80017f0 <__NVIC_SetPriorityGrouping+0x44>)
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017c2:	68ba      	ldr	r2, [r7, #8]
 80017c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017c8:	4013      	ands	r3, r2
 80017ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017de:	4a04      	ldr	r2, [pc, #16]	; (80017f0 <__NVIC_SetPriorityGrouping+0x44>)
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	60d3      	str	r3, [r2, #12]
}
 80017e4:	bf00      	nop
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc80      	pop	{r7}
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	e000ed00 	.word	0xe000ed00

080017f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017f8:	4b04      	ldr	r3, [pc, #16]	; (800180c <__NVIC_GetPriorityGrouping+0x18>)
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	0a1b      	lsrs	r3, r3, #8
 80017fe:	f003 0307 	and.w	r3, r3, #7
}
 8001802:	4618      	mov	r0, r3
 8001804:	46bd      	mov	sp, r7
 8001806:	bc80      	pop	{r7}
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	e000ed00 	.word	0xe000ed00

08001810 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	4603      	mov	r3, r0
 8001818:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800181a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800181e:	2b00      	cmp	r3, #0
 8001820:	db0b      	blt.n	800183a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	f003 021f 	and.w	r2, r3, #31
 8001828:	4906      	ldr	r1, [pc, #24]	; (8001844 <__NVIC_EnableIRQ+0x34>)
 800182a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800182e:	095b      	lsrs	r3, r3, #5
 8001830:	2001      	movs	r0, #1
 8001832:	fa00 f202 	lsl.w	r2, r0, r2
 8001836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800183a:	bf00      	nop
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	bc80      	pop	{r7}
 8001842:	4770      	bx	lr
 8001844:	e000e100 	.word	0xe000e100

08001848 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001848:	b480      	push	{r7}
 800184a:	b083      	sub	sp, #12
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	6039      	str	r1, [r7, #0]
 8001852:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001858:	2b00      	cmp	r3, #0
 800185a:	db0a      	blt.n	8001872 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	b2da      	uxtb	r2, r3
 8001860:	490c      	ldr	r1, [pc, #48]	; (8001894 <__NVIC_SetPriority+0x4c>)
 8001862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001866:	0112      	lsls	r2, r2, #4
 8001868:	b2d2      	uxtb	r2, r2
 800186a:	440b      	add	r3, r1
 800186c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001870:	e00a      	b.n	8001888 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	b2da      	uxtb	r2, r3
 8001876:	4908      	ldr	r1, [pc, #32]	; (8001898 <__NVIC_SetPriority+0x50>)
 8001878:	79fb      	ldrb	r3, [r7, #7]
 800187a:	f003 030f 	and.w	r3, r3, #15
 800187e:	3b04      	subs	r3, #4
 8001880:	0112      	lsls	r2, r2, #4
 8001882:	b2d2      	uxtb	r2, r2
 8001884:	440b      	add	r3, r1
 8001886:	761a      	strb	r2, [r3, #24]
}
 8001888:	bf00      	nop
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	bc80      	pop	{r7}
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	e000e100 	.word	0xe000e100
 8001898:	e000ed00 	.word	0xe000ed00

0800189c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800189c:	b480      	push	{r7}
 800189e:	b089      	sub	sp, #36	; 0x24
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	60b9      	str	r1, [r7, #8]
 80018a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f003 0307 	and.w	r3, r3, #7
 80018ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	f1c3 0307 	rsb	r3, r3, #7
 80018b6:	2b04      	cmp	r3, #4
 80018b8:	bf28      	it	cs
 80018ba:	2304      	movcs	r3, #4
 80018bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	3304      	adds	r3, #4
 80018c2:	2b06      	cmp	r3, #6
 80018c4:	d902      	bls.n	80018cc <NVIC_EncodePriority+0x30>
 80018c6:	69fb      	ldr	r3, [r7, #28]
 80018c8:	3b03      	subs	r3, #3
 80018ca:	e000      	b.n	80018ce <NVIC_EncodePriority+0x32>
 80018cc:	2300      	movs	r3, #0
 80018ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d0:	f04f 32ff 	mov.w	r2, #4294967295
 80018d4:	69bb      	ldr	r3, [r7, #24]
 80018d6:	fa02 f303 	lsl.w	r3, r2, r3
 80018da:	43da      	mvns	r2, r3
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	401a      	ands	r2, r3
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018e4:	f04f 31ff 	mov.w	r1, #4294967295
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	fa01 f303 	lsl.w	r3, r1, r3
 80018ee:	43d9      	mvns	r1, r3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018f4:	4313      	orrs	r3, r2
         );
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3724      	adds	r7, #36	; 0x24
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr

08001900 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	3b01      	subs	r3, #1
 800190c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001910:	d301      	bcc.n	8001916 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001912:	2301      	movs	r3, #1
 8001914:	e00f      	b.n	8001936 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001916:	4a0a      	ldr	r2, [pc, #40]	; (8001940 <SysTick_Config+0x40>)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	3b01      	subs	r3, #1
 800191c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800191e:	210f      	movs	r1, #15
 8001920:	f04f 30ff 	mov.w	r0, #4294967295
 8001924:	f7ff ff90 	bl	8001848 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001928:	4b05      	ldr	r3, [pc, #20]	; (8001940 <SysTick_Config+0x40>)
 800192a:	2200      	movs	r2, #0
 800192c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800192e:	4b04      	ldr	r3, [pc, #16]	; (8001940 <SysTick_Config+0x40>)
 8001930:	2207      	movs	r2, #7
 8001932:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	e000e010 	.word	0xe000e010

08001944 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f7ff ff2d 	bl	80017ac <__NVIC_SetPriorityGrouping>
}
 8001952:	bf00      	nop
 8001954:	3708      	adds	r7, #8
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}

0800195a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800195a:	b580      	push	{r7, lr}
 800195c:	b086      	sub	sp, #24
 800195e:	af00      	add	r7, sp, #0
 8001960:	4603      	mov	r3, r0
 8001962:	60b9      	str	r1, [r7, #8]
 8001964:	607a      	str	r2, [r7, #4]
 8001966:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800196c:	f7ff ff42 	bl	80017f4 <__NVIC_GetPriorityGrouping>
 8001970:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	68b9      	ldr	r1, [r7, #8]
 8001976:	6978      	ldr	r0, [r7, #20]
 8001978:	f7ff ff90 	bl	800189c <NVIC_EncodePriority>
 800197c:	4602      	mov	r2, r0
 800197e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001982:	4611      	mov	r1, r2
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff ff5f 	bl	8001848 <__NVIC_SetPriority>
}
 800198a:	bf00      	nop
 800198c:	3718      	adds	r7, #24
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001992:	b580      	push	{r7, lr}
 8001994:	b082      	sub	sp, #8
 8001996:	af00      	add	r7, sp, #0
 8001998:	4603      	mov	r3, r0
 800199a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800199c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff ff35 	bl	8001810 <__NVIC_EnableIRQ>
}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}

080019ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b082      	sub	sp, #8
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f7ff ffa2 	bl	8001900 <SysTick_Config>
 80019bc:	4603      	mov	r3, r0
}
 80019be:	4618      	mov	r0, r3
 80019c0:	3708      	adds	r7, #8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
	...

080019c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b08b      	sub	sp, #44	; 0x2c
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019d2:	2300      	movs	r3, #0
 80019d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019d6:	2300      	movs	r3, #0
 80019d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019da:	e161      	b.n	8001ca0 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019dc:	2201      	movs	r2, #1
 80019de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e0:	fa02 f303 	lsl.w	r3, r2, r3
 80019e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	69fa      	ldr	r2, [r7, #28]
 80019ec:	4013      	ands	r3, r2
 80019ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019f0:	69ba      	ldr	r2, [r7, #24]
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	f040 8150 	bne.w	8001c9a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	4a97      	ldr	r2, [pc, #604]	; (8001c5c <HAL_GPIO_Init+0x294>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d05e      	beq.n	8001ac2 <HAL_GPIO_Init+0xfa>
 8001a04:	4a95      	ldr	r2, [pc, #596]	; (8001c5c <HAL_GPIO_Init+0x294>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d875      	bhi.n	8001af6 <HAL_GPIO_Init+0x12e>
 8001a0a:	4a95      	ldr	r2, [pc, #596]	; (8001c60 <HAL_GPIO_Init+0x298>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d058      	beq.n	8001ac2 <HAL_GPIO_Init+0xfa>
 8001a10:	4a93      	ldr	r2, [pc, #588]	; (8001c60 <HAL_GPIO_Init+0x298>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d86f      	bhi.n	8001af6 <HAL_GPIO_Init+0x12e>
 8001a16:	4a93      	ldr	r2, [pc, #588]	; (8001c64 <HAL_GPIO_Init+0x29c>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d052      	beq.n	8001ac2 <HAL_GPIO_Init+0xfa>
 8001a1c:	4a91      	ldr	r2, [pc, #580]	; (8001c64 <HAL_GPIO_Init+0x29c>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d869      	bhi.n	8001af6 <HAL_GPIO_Init+0x12e>
 8001a22:	4a91      	ldr	r2, [pc, #580]	; (8001c68 <HAL_GPIO_Init+0x2a0>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d04c      	beq.n	8001ac2 <HAL_GPIO_Init+0xfa>
 8001a28:	4a8f      	ldr	r2, [pc, #572]	; (8001c68 <HAL_GPIO_Init+0x2a0>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d863      	bhi.n	8001af6 <HAL_GPIO_Init+0x12e>
 8001a2e:	4a8f      	ldr	r2, [pc, #572]	; (8001c6c <HAL_GPIO_Init+0x2a4>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d046      	beq.n	8001ac2 <HAL_GPIO_Init+0xfa>
 8001a34:	4a8d      	ldr	r2, [pc, #564]	; (8001c6c <HAL_GPIO_Init+0x2a4>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d85d      	bhi.n	8001af6 <HAL_GPIO_Init+0x12e>
 8001a3a:	2b12      	cmp	r3, #18
 8001a3c:	d82a      	bhi.n	8001a94 <HAL_GPIO_Init+0xcc>
 8001a3e:	2b12      	cmp	r3, #18
 8001a40:	d859      	bhi.n	8001af6 <HAL_GPIO_Init+0x12e>
 8001a42:	a201      	add	r2, pc, #4	; (adr r2, 8001a48 <HAL_GPIO_Init+0x80>)
 8001a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a48:	08001ac3 	.word	0x08001ac3
 8001a4c:	08001a9d 	.word	0x08001a9d
 8001a50:	08001aaf 	.word	0x08001aaf
 8001a54:	08001af1 	.word	0x08001af1
 8001a58:	08001af7 	.word	0x08001af7
 8001a5c:	08001af7 	.word	0x08001af7
 8001a60:	08001af7 	.word	0x08001af7
 8001a64:	08001af7 	.word	0x08001af7
 8001a68:	08001af7 	.word	0x08001af7
 8001a6c:	08001af7 	.word	0x08001af7
 8001a70:	08001af7 	.word	0x08001af7
 8001a74:	08001af7 	.word	0x08001af7
 8001a78:	08001af7 	.word	0x08001af7
 8001a7c:	08001af7 	.word	0x08001af7
 8001a80:	08001af7 	.word	0x08001af7
 8001a84:	08001af7 	.word	0x08001af7
 8001a88:	08001af7 	.word	0x08001af7
 8001a8c:	08001aa5 	.word	0x08001aa5
 8001a90:	08001ab9 	.word	0x08001ab9
 8001a94:	4a76      	ldr	r2, [pc, #472]	; (8001c70 <HAL_GPIO_Init+0x2a8>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d013      	beq.n	8001ac2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a9a:	e02c      	b.n	8001af6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	623b      	str	r3, [r7, #32]
          break;
 8001aa2:	e029      	b.n	8001af8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	68db      	ldr	r3, [r3, #12]
 8001aa8:	3304      	adds	r3, #4
 8001aaa:	623b      	str	r3, [r7, #32]
          break;
 8001aac:	e024      	b.n	8001af8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	68db      	ldr	r3, [r3, #12]
 8001ab2:	3308      	adds	r3, #8
 8001ab4:	623b      	str	r3, [r7, #32]
          break;
 8001ab6:	e01f      	b.n	8001af8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	330c      	adds	r3, #12
 8001abe:	623b      	str	r3, [r7, #32]
          break;
 8001ac0:	e01a      	b.n	8001af8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d102      	bne.n	8001ad0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001aca:	2304      	movs	r3, #4
 8001acc:	623b      	str	r3, [r7, #32]
          break;
 8001ace:	e013      	b.n	8001af8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	d105      	bne.n	8001ae4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ad8:	2308      	movs	r3, #8
 8001ada:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	69fa      	ldr	r2, [r7, #28]
 8001ae0:	611a      	str	r2, [r3, #16]
          break;
 8001ae2:	e009      	b.n	8001af8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ae4:	2308      	movs	r3, #8
 8001ae6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	69fa      	ldr	r2, [r7, #28]
 8001aec:	615a      	str	r2, [r3, #20]
          break;
 8001aee:	e003      	b.n	8001af8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001af0:	2300      	movs	r3, #0
 8001af2:	623b      	str	r3, [r7, #32]
          break;
 8001af4:	e000      	b.n	8001af8 <HAL_GPIO_Init+0x130>
          break;
 8001af6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	2bff      	cmp	r3, #255	; 0xff
 8001afc:	d801      	bhi.n	8001b02 <HAL_GPIO_Init+0x13a>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	e001      	b.n	8001b06 <HAL_GPIO_Init+0x13e>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	3304      	adds	r3, #4
 8001b06:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	2bff      	cmp	r3, #255	; 0xff
 8001b0c:	d802      	bhi.n	8001b14 <HAL_GPIO_Init+0x14c>
 8001b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	e002      	b.n	8001b1a <HAL_GPIO_Init+0x152>
 8001b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b16:	3b08      	subs	r3, #8
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	210f      	movs	r1, #15
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	fa01 f303 	lsl.w	r3, r1, r3
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	401a      	ands	r2, r3
 8001b2c:	6a39      	ldr	r1, [r7, #32]
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	fa01 f303 	lsl.w	r3, r1, r3
 8001b34:	431a      	orrs	r2, r3
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	f000 80a9 	beq.w	8001c9a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b48:	4b4a      	ldr	r3, [pc, #296]	; (8001c74 <HAL_GPIO_Init+0x2ac>)
 8001b4a:	699b      	ldr	r3, [r3, #24]
 8001b4c:	4a49      	ldr	r2, [pc, #292]	; (8001c74 <HAL_GPIO_Init+0x2ac>)
 8001b4e:	f043 0301 	orr.w	r3, r3, #1
 8001b52:	6193      	str	r3, [r2, #24]
 8001b54:	4b47      	ldr	r3, [pc, #284]	; (8001c74 <HAL_GPIO_Init+0x2ac>)
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	f003 0301 	and.w	r3, r3, #1
 8001b5c:	60bb      	str	r3, [r7, #8]
 8001b5e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b60:	4a45      	ldr	r2, [pc, #276]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b64:	089b      	lsrs	r3, r3, #2
 8001b66:	3302      	adds	r3, #2
 8001b68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b6c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b70:	f003 0303 	and.w	r3, r3, #3
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	220f      	movs	r2, #15
 8001b78:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7c:	43db      	mvns	r3, r3
 8001b7e:	68fa      	ldr	r2, [r7, #12]
 8001b80:	4013      	ands	r3, r2
 8001b82:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	4a3d      	ldr	r2, [pc, #244]	; (8001c7c <HAL_GPIO_Init+0x2b4>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d00d      	beq.n	8001ba8 <HAL_GPIO_Init+0x1e0>
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	4a3c      	ldr	r2, [pc, #240]	; (8001c80 <HAL_GPIO_Init+0x2b8>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d007      	beq.n	8001ba4 <HAL_GPIO_Init+0x1dc>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	4a3b      	ldr	r2, [pc, #236]	; (8001c84 <HAL_GPIO_Init+0x2bc>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d101      	bne.n	8001ba0 <HAL_GPIO_Init+0x1d8>
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	e004      	b.n	8001baa <HAL_GPIO_Init+0x1e2>
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e002      	b.n	8001baa <HAL_GPIO_Init+0x1e2>
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e000      	b.n	8001baa <HAL_GPIO_Init+0x1e2>
 8001ba8:	2300      	movs	r3, #0
 8001baa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bac:	f002 0203 	and.w	r2, r2, #3
 8001bb0:	0092      	lsls	r2, r2, #2
 8001bb2:	4093      	lsls	r3, r2
 8001bb4:	68fa      	ldr	r2, [r7, #12]
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001bba:	492f      	ldr	r1, [pc, #188]	; (8001c78 <HAL_GPIO_Init+0x2b0>)
 8001bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bbe:	089b      	lsrs	r3, r3, #2
 8001bc0:	3302      	adds	r3, #2
 8001bc2:	68fa      	ldr	r2, [r7, #12]
 8001bc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d006      	beq.n	8001be2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001bd4:	4b2c      	ldr	r3, [pc, #176]	; (8001c88 <HAL_GPIO_Init+0x2c0>)
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	492b      	ldr	r1, [pc, #172]	; (8001c88 <HAL_GPIO_Init+0x2c0>)
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	600b      	str	r3, [r1, #0]
 8001be0:	e006      	b.n	8001bf0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001be2:	4b29      	ldr	r3, [pc, #164]	; (8001c88 <HAL_GPIO_Init+0x2c0>)
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	43db      	mvns	r3, r3
 8001bea:	4927      	ldr	r1, [pc, #156]	; (8001c88 <HAL_GPIO_Init+0x2c0>)
 8001bec:	4013      	ands	r3, r2
 8001bee:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	685b      	ldr	r3, [r3, #4]
 8001bf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d006      	beq.n	8001c0a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bfc:	4b22      	ldr	r3, [pc, #136]	; (8001c88 <HAL_GPIO_Init+0x2c0>)
 8001bfe:	685a      	ldr	r2, [r3, #4]
 8001c00:	4921      	ldr	r1, [pc, #132]	; (8001c88 <HAL_GPIO_Init+0x2c0>)
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	4313      	orrs	r3, r2
 8001c06:	604b      	str	r3, [r1, #4]
 8001c08:	e006      	b.n	8001c18 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c0a:	4b1f      	ldr	r3, [pc, #124]	; (8001c88 <HAL_GPIO_Init+0x2c0>)
 8001c0c:	685a      	ldr	r2, [r3, #4]
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	43db      	mvns	r3, r3
 8001c12:	491d      	ldr	r1, [pc, #116]	; (8001c88 <HAL_GPIO_Init+0x2c0>)
 8001c14:	4013      	ands	r3, r2
 8001c16:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d006      	beq.n	8001c32 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001c24:	4b18      	ldr	r3, [pc, #96]	; (8001c88 <HAL_GPIO_Init+0x2c0>)
 8001c26:	689a      	ldr	r2, [r3, #8]
 8001c28:	4917      	ldr	r1, [pc, #92]	; (8001c88 <HAL_GPIO_Init+0x2c0>)
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	608b      	str	r3, [r1, #8]
 8001c30:	e006      	b.n	8001c40 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c32:	4b15      	ldr	r3, [pc, #84]	; (8001c88 <HAL_GPIO_Init+0x2c0>)
 8001c34:	689a      	ldr	r2, [r3, #8]
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	4913      	ldr	r1, [pc, #76]	; (8001c88 <HAL_GPIO_Init+0x2c0>)
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d01f      	beq.n	8001c8c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c4c:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <HAL_GPIO_Init+0x2c0>)
 8001c4e:	68da      	ldr	r2, [r3, #12]
 8001c50:	490d      	ldr	r1, [pc, #52]	; (8001c88 <HAL_GPIO_Init+0x2c0>)
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	60cb      	str	r3, [r1, #12]
 8001c58:	e01f      	b.n	8001c9a <HAL_GPIO_Init+0x2d2>
 8001c5a:	bf00      	nop
 8001c5c:	10320000 	.word	0x10320000
 8001c60:	10310000 	.word	0x10310000
 8001c64:	10220000 	.word	0x10220000
 8001c68:	10210000 	.word	0x10210000
 8001c6c:	10120000 	.word	0x10120000
 8001c70:	10110000 	.word	0x10110000
 8001c74:	40021000 	.word	0x40021000
 8001c78:	40010000 	.word	0x40010000
 8001c7c:	40010800 	.word	0x40010800
 8001c80:	40010c00 	.word	0x40010c00
 8001c84:	40011000 	.word	0x40011000
 8001c88:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c8c:	4b0b      	ldr	r3, [pc, #44]	; (8001cbc <HAL_GPIO_Init+0x2f4>)
 8001c8e:	68da      	ldr	r2, [r3, #12]
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	43db      	mvns	r3, r3
 8001c94:	4909      	ldr	r1, [pc, #36]	; (8001cbc <HAL_GPIO_Init+0x2f4>)
 8001c96:	4013      	ands	r3, r2
 8001c98:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	681a      	ldr	r2, [r3, #0]
 8001ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca6:	fa22 f303 	lsr.w	r3, r2, r3
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	f47f ae96 	bne.w	80019dc <HAL_GPIO_Init+0x14>
  }
}
 8001cb0:	bf00      	nop
 8001cb2:	bf00      	nop
 8001cb4:	372c      	adds	r7, #44	; 0x2c
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bc80      	pop	{r7}
 8001cba:	4770      	bx	lr
 8001cbc:	40010400 	.word	0x40010400

08001cc0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b085      	sub	sp, #20
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
 8001cc8:	460b      	mov	r3, r1
 8001cca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	689a      	ldr	r2, [r3, #8]
 8001cd0:	887b      	ldrh	r3, [r7, #2]
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d002      	beq.n	8001cde <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	73fb      	strb	r3, [r7, #15]
 8001cdc:	e001      	b.n	8001ce2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3714      	adds	r7, #20
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bc80      	pop	{r7}
 8001cec:	4770      	bx	lr

08001cee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	b083      	sub	sp, #12
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	807b      	strh	r3, [r7, #2]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cfe:	787b      	ldrb	r3, [r7, #1]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d003      	beq.n	8001d0c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d04:	887a      	ldrh	r2, [r7, #2]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d0a:	e003      	b.n	8001d14 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d0c:	887b      	ldrh	r3, [r7, #2]
 8001d0e:	041a      	lsls	r2, r3, #16
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	611a      	str	r2, [r3, #16]
}
 8001d14:	bf00      	nop
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bc80      	pop	{r7}
 8001d1c:	4770      	bx	lr
	...

08001d20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d101      	bne.n	8001d32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e272      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	f000 8087 	beq.w	8001e4e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d40:	4b92      	ldr	r3, [pc, #584]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f003 030c 	and.w	r3, r3, #12
 8001d48:	2b04      	cmp	r3, #4
 8001d4a:	d00c      	beq.n	8001d66 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d4c:	4b8f      	ldr	r3, [pc, #572]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001d4e:	685b      	ldr	r3, [r3, #4]
 8001d50:	f003 030c 	and.w	r3, r3, #12
 8001d54:	2b08      	cmp	r3, #8
 8001d56:	d112      	bne.n	8001d7e <HAL_RCC_OscConfig+0x5e>
 8001d58:	4b8c      	ldr	r3, [pc, #560]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d64:	d10b      	bne.n	8001d7e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d66:	4b89      	ldr	r3, [pc, #548]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d06c      	beq.n	8001e4c <HAL_RCC_OscConfig+0x12c>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d168      	bne.n	8001e4c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e24c      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d86:	d106      	bne.n	8001d96 <HAL_RCC_OscConfig+0x76>
 8001d88:	4b80      	ldr	r3, [pc, #512]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a7f      	ldr	r2, [pc, #508]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001d8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d92:	6013      	str	r3, [r2, #0]
 8001d94:	e02e      	b.n	8001df4 <HAL_RCC_OscConfig+0xd4>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d10c      	bne.n	8001db8 <HAL_RCC_OscConfig+0x98>
 8001d9e:	4b7b      	ldr	r3, [pc, #492]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4a7a      	ldr	r2, [pc, #488]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001da4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001da8:	6013      	str	r3, [r2, #0]
 8001daa:	4b78      	ldr	r3, [pc, #480]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a77      	ldr	r2, [pc, #476]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001db0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001db4:	6013      	str	r3, [r2, #0]
 8001db6:	e01d      	b.n	8001df4 <HAL_RCC_OscConfig+0xd4>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001dc0:	d10c      	bne.n	8001ddc <HAL_RCC_OscConfig+0xbc>
 8001dc2:	4b72      	ldr	r3, [pc, #456]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a71      	ldr	r2, [pc, #452]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001dc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dcc:	6013      	str	r3, [r2, #0]
 8001dce:	4b6f      	ldr	r3, [pc, #444]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a6e      	ldr	r2, [pc, #440]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001dd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dd8:	6013      	str	r3, [r2, #0]
 8001dda:	e00b      	b.n	8001df4 <HAL_RCC_OscConfig+0xd4>
 8001ddc:	4b6b      	ldr	r3, [pc, #428]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a6a      	ldr	r2, [pc, #424]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001de2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001de6:	6013      	str	r3, [r2, #0]
 8001de8:	4b68      	ldr	r3, [pc, #416]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a67      	ldr	r2, [pc, #412]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001dee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001df2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d013      	beq.n	8001e24 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dfc:	f7ff fccc 	bl	8001798 <HAL_GetTick>
 8001e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e04:	f7ff fcc8 	bl	8001798 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	2b64      	cmp	r3, #100	; 0x64
 8001e10:	d901      	bls.n	8001e16 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e12:	2303      	movs	r3, #3
 8001e14:	e200      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e16:	4b5d      	ldr	r3, [pc, #372]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d0f0      	beq.n	8001e04 <HAL_RCC_OscConfig+0xe4>
 8001e22:	e014      	b.n	8001e4e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e24:	f7ff fcb8 	bl	8001798 <HAL_GetTick>
 8001e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e2a:	e008      	b.n	8001e3e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e2c:	f7ff fcb4 	bl	8001798 <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	2b64      	cmp	r3, #100	; 0x64
 8001e38:	d901      	bls.n	8001e3e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	e1ec      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e3e:	4b53      	ldr	r3, [pc, #332]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d1f0      	bne.n	8001e2c <HAL_RCC_OscConfig+0x10c>
 8001e4a:	e000      	b.n	8001e4e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f003 0302 	and.w	r3, r3, #2
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d063      	beq.n	8001f22 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e5a:	4b4c      	ldr	r3, [pc, #304]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f003 030c 	and.w	r3, r3, #12
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d00b      	beq.n	8001e7e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e66:	4b49      	ldr	r3, [pc, #292]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f003 030c 	and.w	r3, r3, #12
 8001e6e:	2b08      	cmp	r3, #8
 8001e70:	d11c      	bne.n	8001eac <HAL_RCC_OscConfig+0x18c>
 8001e72:	4b46      	ldr	r3, [pc, #280]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d116      	bne.n	8001eac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e7e:	4b43      	ldr	r3, [pc, #268]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f003 0302 	and.w	r3, r3, #2
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d005      	beq.n	8001e96 <HAL_RCC_OscConfig+0x176>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d001      	beq.n	8001e96 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e1c0      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e96:	4b3d      	ldr	r3, [pc, #244]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	00db      	lsls	r3, r3, #3
 8001ea4:	4939      	ldr	r1, [pc, #228]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eaa:	e03a      	b.n	8001f22 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	691b      	ldr	r3, [r3, #16]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d020      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001eb4:	4b36      	ldr	r3, [pc, #216]	; (8001f90 <HAL_RCC_OscConfig+0x270>)
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eba:	f7ff fc6d 	bl	8001798 <HAL_GetTick>
 8001ebe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ec0:	e008      	b.n	8001ed4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ec2:	f7ff fc69 	bl	8001798 <HAL_GetTick>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d901      	bls.n	8001ed4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	e1a1      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ed4:	4b2d      	ldr	r3, [pc, #180]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0302 	and.w	r3, r3, #2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d0f0      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ee0:	4b2a      	ldr	r3, [pc, #168]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	695b      	ldr	r3, [r3, #20]
 8001eec:	00db      	lsls	r3, r3, #3
 8001eee:	4927      	ldr	r1, [pc, #156]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	600b      	str	r3, [r1, #0]
 8001ef4:	e015      	b.n	8001f22 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ef6:	4b26      	ldr	r3, [pc, #152]	; (8001f90 <HAL_RCC_OscConfig+0x270>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efc:	f7ff fc4c 	bl	8001798 <HAL_GetTick>
 8001f00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f02:	e008      	b.n	8001f16 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f04:	f7ff fc48 	bl	8001798 <HAL_GetTick>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	1ad3      	subs	r3, r2, r3
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d901      	bls.n	8001f16 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f12:	2303      	movs	r3, #3
 8001f14:	e180      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f16:	4b1d      	ldr	r3, [pc, #116]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0302 	and.w	r3, r3, #2
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d1f0      	bne.n	8001f04 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0308 	and.w	r3, r3, #8
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d03a      	beq.n	8001fa4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	699b      	ldr	r3, [r3, #24]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d019      	beq.n	8001f6a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f36:	4b17      	ldr	r3, [pc, #92]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001f38:	2201      	movs	r2, #1
 8001f3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f3c:	f7ff fc2c 	bl	8001798 <HAL_GetTick>
 8001f40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f42:	e008      	b.n	8001f56 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f44:	f7ff fc28 	bl	8001798 <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	2b02      	cmp	r3, #2
 8001f50:	d901      	bls.n	8001f56 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e160      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f56:	4b0d      	ldr	r3, [pc, #52]	; (8001f8c <HAL_RCC_OscConfig+0x26c>)
 8001f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d0f0      	beq.n	8001f44 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f62:	2001      	movs	r0, #1
 8001f64:	f000 faa6 	bl	80024b4 <RCC_Delay>
 8001f68:	e01c      	b.n	8001fa4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f6a:	4b0a      	ldr	r3, [pc, #40]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f70:	f7ff fc12 	bl	8001798 <HAL_GetTick>
 8001f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f76:	e00f      	b.n	8001f98 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f78:	f7ff fc0e 	bl	8001798 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d908      	bls.n	8001f98 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e146      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
 8001f8a:	bf00      	nop
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	42420000 	.word	0x42420000
 8001f94:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f98:	4b92      	ldr	r3, [pc, #584]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8001f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9c:	f003 0302 	and.w	r3, r3, #2
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d1e9      	bne.n	8001f78 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f003 0304 	and.w	r3, r3, #4
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	f000 80a6 	beq.w	80020fe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fb6:	4b8b      	ldr	r3, [pc, #556]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d10d      	bne.n	8001fde <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fc2:	4b88      	ldr	r3, [pc, #544]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8001fc4:	69db      	ldr	r3, [r3, #28]
 8001fc6:	4a87      	ldr	r2, [pc, #540]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8001fc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fcc:	61d3      	str	r3, [r2, #28]
 8001fce:	4b85      	ldr	r3, [pc, #532]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8001fd0:	69db      	ldr	r3, [r3, #28]
 8001fd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fd6:	60bb      	str	r3, [r7, #8]
 8001fd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fde:	4b82      	ldr	r3, [pc, #520]	; (80021e8 <HAL_RCC_OscConfig+0x4c8>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d118      	bne.n	800201c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fea:	4b7f      	ldr	r3, [pc, #508]	; (80021e8 <HAL_RCC_OscConfig+0x4c8>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a7e      	ldr	r2, [pc, #504]	; (80021e8 <HAL_RCC_OscConfig+0x4c8>)
 8001ff0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ff4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ff6:	f7ff fbcf 	bl	8001798 <HAL_GetTick>
 8001ffa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ffc:	e008      	b.n	8002010 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ffe:	f7ff fbcb 	bl	8001798 <HAL_GetTick>
 8002002:	4602      	mov	r2, r0
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	1ad3      	subs	r3, r2, r3
 8002008:	2b64      	cmp	r3, #100	; 0x64
 800200a:	d901      	bls.n	8002010 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800200c:	2303      	movs	r3, #3
 800200e:	e103      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002010:	4b75      	ldr	r3, [pc, #468]	; (80021e8 <HAL_RCC_OscConfig+0x4c8>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002018:	2b00      	cmp	r3, #0
 800201a:	d0f0      	beq.n	8001ffe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	68db      	ldr	r3, [r3, #12]
 8002020:	2b01      	cmp	r3, #1
 8002022:	d106      	bne.n	8002032 <HAL_RCC_OscConfig+0x312>
 8002024:	4b6f      	ldr	r3, [pc, #444]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	4a6e      	ldr	r2, [pc, #440]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 800202a:	f043 0301 	orr.w	r3, r3, #1
 800202e:	6213      	str	r3, [r2, #32]
 8002030:	e02d      	b.n	800208e <HAL_RCC_OscConfig+0x36e>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d10c      	bne.n	8002054 <HAL_RCC_OscConfig+0x334>
 800203a:	4b6a      	ldr	r3, [pc, #424]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 800203c:	6a1b      	ldr	r3, [r3, #32]
 800203e:	4a69      	ldr	r2, [pc, #420]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8002040:	f023 0301 	bic.w	r3, r3, #1
 8002044:	6213      	str	r3, [r2, #32]
 8002046:	4b67      	ldr	r3, [pc, #412]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8002048:	6a1b      	ldr	r3, [r3, #32]
 800204a:	4a66      	ldr	r2, [pc, #408]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 800204c:	f023 0304 	bic.w	r3, r3, #4
 8002050:	6213      	str	r3, [r2, #32]
 8002052:	e01c      	b.n	800208e <HAL_RCC_OscConfig+0x36e>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	68db      	ldr	r3, [r3, #12]
 8002058:	2b05      	cmp	r3, #5
 800205a:	d10c      	bne.n	8002076 <HAL_RCC_OscConfig+0x356>
 800205c:	4b61      	ldr	r3, [pc, #388]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 800205e:	6a1b      	ldr	r3, [r3, #32]
 8002060:	4a60      	ldr	r2, [pc, #384]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8002062:	f043 0304 	orr.w	r3, r3, #4
 8002066:	6213      	str	r3, [r2, #32]
 8002068:	4b5e      	ldr	r3, [pc, #376]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 800206a:	6a1b      	ldr	r3, [r3, #32]
 800206c:	4a5d      	ldr	r2, [pc, #372]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 800206e:	f043 0301 	orr.w	r3, r3, #1
 8002072:	6213      	str	r3, [r2, #32]
 8002074:	e00b      	b.n	800208e <HAL_RCC_OscConfig+0x36e>
 8002076:	4b5b      	ldr	r3, [pc, #364]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8002078:	6a1b      	ldr	r3, [r3, #32]
 800207a:	4a5a      	ldr	r2, [pc, #360]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 800207c:	f023 0301 	bic.w	r3, r3, #1
 8002080:	6213      	str	r3, [r2, #32]
 8002082:	4b58      	ldr	r3, [pc, #352]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8002084:	6a1b      	ldr	r3, [r3, #32]
 8002086:	4a57      	ldr	r2, [pc, #348]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8002088:	f023 0304 	bic.w	r3, r3, #4
 800208c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	68db      	ldr	r3, [r3, #12]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d015      	beq.n	80020c2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002096:	f7ff fb7f 	bl	8001798 <HAL_GetTick>
 800209a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800209c:	e00a      	b.n	80020b4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800209e:	f7ff fb7b 	bl	8001798 <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d901      	bls.n	80020b4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80020b0:	2303      	movs	r3, #3
 80020b2:	e0b1      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020b4:	4b4b      	ldr	r3, [pc, #300]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 80020b6:	6a1b      	ldr	r3, [r3, #32]
 80020b8:	f003 0302 	and.w	r3, r3, #2
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d0ee      	beq.n	800209e <HAL_RCC_OscConfig+0x37e>
 80020c0:	e014      	b.n	80020ec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020c2:	f7ff fb69 	bl	8001798 <HAL_GetTick>
 80020c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020c8:	e00a      	b.n	80020e0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020ca:	f7ff fb65 	bl	8001798 <HAL_GetTick>
 80020ce:	4602      	mov	r2, r0
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	1ad3      	subs	r3, r2, r3
 80020d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80020d8:	4293      	cmp	r3, r2
 80020da:	d901      	bls.n	80020e0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e09b      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020e0:	4b40      	ldr	r3, [pc, #256]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 80020e2:	6a1b      	ldr	r3, [r3, #32]
 80020e4:	f003 0302 	and.w	r3, r3, #2
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d1ee      	bne.n	80020ca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020ec:	7dfb      	ldrb	r3, [r7, #23]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d105      	bne.n	80020fe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020f2:	4b3c      	ldr	r3, [pc, #240]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 80020f4:	69db      	ldr	r3, [r3, #28]
 80020f6:	4a3b      	ldr	r2, [pc, #236]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 80020f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020fc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	69db      	ldr	r3, [r3, #28]
 8002102:	2b00      	cmp	r3, #0
 8002104:	f000 8087 	beq.w	8002216 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002108:	4b36      	ldr	r3, [pc, #216]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f003 030c 	and.w	r3, r3, #12
 8002110:	2b08      	cmp	r3, #8
 8002112:	d061      	beq.n	80021d8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	69db      	ldr	r3, [r3, #28]
 8002118:	2b02      	cmp	r3, #2
 800211a:	d146      	bne.n	80021aa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800211c:	4b33      	ldr	r3, [pc, #204]	; (80021ec <HAL_RCC_OscConfig+0x4cc>)
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002122:	f7ff fb39 	bl	8001798 <HAL_GetTick>
 8002126:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002128:	e008      	b.n	800213c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800212a:	f7ff fb35 	bl	8001798 <HAL_GetTick>
 800212e:	4602      	mov	r2, r0
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	2b02      	cmp	r3, #2
 8002136:	d901      	bls.n	800213c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e06d      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800213c:	4b29      	ldr	r3, [pc, #164]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002144:	2b00      	cmp	r3, #0
 8002146:	d1f0      	bne.n	800212a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a1b      	ldr	r3, [r3, #32]
 800214c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002150:	d108      	bne.n	8002164 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002152:	4b24      	ldr	r3, [pc, #144]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	4921      	ldr	r1, [pc, #132]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8002160:	4313      	orrs	r3, r2
 8002162:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002164:	4b1f      	ldr	r3, [pc, #124]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6a19      	ldr	r1, [r3, #32]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002174:	430b      	orrs	r3, r1
 8002176:	491b      	ldr	r1, [pc, #108]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 8002178:	4313      	orrs	r3, r2
 800217a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800217c:	4b1b      	ldr	r3, [pc, #108]	; (80021ec <HAL_RCC_OscConfig+0x4cc>)
 800217e:	2201      	movs	r2, #1
 8002180:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002182:	f7ff fb09 	bl	8001798 <HAL_GetTick>
 8002186:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002188:	e008      	b.n	800219c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800218a:	f7ff fb05 	bl	8001798 <HAL_GetTick>
 800218e:	4602      	mov	r2, r0
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	2b02      	cmp	r3, #2
 8002196:	d901      	bls.n	800219c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002198:	2303      	movs	r3, #3
 800219a:	e03d      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800219c:	4b11      	ldr	r3, [pc, #68]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d0f0      	beq.n	800218a <HAL_RCC_OscConfig+0x46a>
 80021a8:	e035      	b.n	8002216 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021aa:	4b10      	ldr	r3, [pc, #64]	; (80021ec <HAL_RCC_OscConfig+0x4cc>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021b0:	f7ff faf2 	bl	8001798 <HAL_GetTick>
 80021b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021b6:	e008      	b.n	80021ca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021b8:	f7ff faee 	bl	8001798 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d901      	bls.n	80021ca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e026      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ca:	4b06      	ldr	r3, [pc, #24]	; (80021e4 <HAL_RCC_OscConfig+0x4c4>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1f0      	bne.n	80021b8 <HAL_RCC_OscConfig+0x498>
 80021d6:	e01e      	b.n	8002216 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	69db      	ldr	r3, [r3, #28]
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d107      	bne.n	80021f0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	e019      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
 80021e4:	40021000 	.word	0x40021000
 80021e8:	40007000 	.word	0x40007000
 80021ec:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021f0:	4b0b      	ldr	r3, [pc, #44]	; (8002220 <HAL_RCC_OscConfig+0x500>)
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6a1b      	ldr	r3, [r3, #32]
 8002200:	429a      	cmp	r2, r3
 8002202:	d106      	bne.n	8002212 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800220e:	429a      	cmp	r2, r3
 8002210:	d001      	beq.n	8002216 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e000      	b.n	8002218 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002216:	2300      	movs	r3, #0
}
 8002218:	4618      	mov	r0, r3
 800221a:	3718      	adds	r7, #24
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	40021000 	.word	0x40021000

08002224 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d101      	bne.n	8002238 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e0d0      	b.n	80023da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002238:	4b6a      	ldr	r3, [pc, #424]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0307 	and.w	r3, r3, #7
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	429a      	cmp	r2, r3
 8002244:	d910      	bls.n	8002268 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002246:	4b67      	ldr	r3, [pc, #412]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f023 0207 	bic.w	r2, r3, #7
 800224e:	4965      	ldr	r1, [pc, #404]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	4313      	orrs	r3, r2
 8002254:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002256:	4b63      	ldr	r3, [pc, #396]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0307 	and.w	r3, r3, #7
 800225e:	683a      	ldr	r2, [r7, #0]
 8002260:	429a      	cmp	r2, r3
 8002262:	d001      	beq.n	8002268 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e0b8      	b.n	80023da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d020      	beq.n	80022b6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0304 	and.w	r3, r3, #4
 800227c:	2b00      	cmp	r3, #0
 800227e:	d005      	beq.n	800228c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002280:	4b59      	ldr	r3, [pc, #356]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	4a58      	ldr	r2, [pc, #352]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002286:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800228a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f003 0308 	and.w	r3, r3, #8
 8002294:	2b00      	cmp	r3, #0
 8002296:	d005      	beq.n	80022a4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002298:	4b53      	ldr	r3, [pc, #332]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	4a52      	ldr	r2, [pc, #328]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 800229e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80022a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022a4:	4b50      	ldr	r3, [pc, #320]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	494d      	ldr	r1, [pc, #308]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80022b2:	4313      	orrs	r3, r2
 80022b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0301 	and.w	r3, r3, #1
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d040      	beq.n	8002344 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d107      	bne.n	80022da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ca:	4b47      	ldr	r3, [pc, #284]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d115      	bne.n	8002302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e07f      	b.n	80023da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d107      	bne.n	80022f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022e2:	4b41      	ldr	r3, [pc, #260]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d109      	bne.n	8002302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e073      	b.n	80023da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022f2:	4b3d      	ldr	r3, [pc, #244]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0302 	and.w	r3, r3, #2
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e06b      	b.n	80023da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002302:	4b39      	ldr	r3, [pc, #228]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f023 0203 	bic.w	r2, r3, #3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685b      	ldr	r3, [r3, #4]
 800230e:	4936      	ldr	r1, [pc, #216]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002310:	4313      	orrs	r3, r2
 8002312:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002314:	f7ff fa40 	bl	8001798 <HAL_GetTick>
 8002318:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800231a:	e00a      	b.n	8002332 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800231c:	f7ff fa3c 	bl	8001798 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	f241 3288 	movw	r2, #5000	; 0x1388
 800232a:	4293      	cmp	r3, r2
 800232c:	d901      	bls.n	8002332 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e053      	b.n	80023da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002332:	4b2d      	ldr	r3, [pc, #180]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f003 020c 	and.w	r2, r3, #12
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	429a      	cmp	r2, r3
 8002342:	d1eb      	bne.n	800231c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002344:	4b27      	ldr	r3, [pc, #156]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0307 	and.w	r3, r3, #7
 800234c:	683a      	ldr	r2, [r7, #0]
 800234e:	429a      	cmp	r2, r3
 8002350:	d210      	bcs.n	8002374 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002352:	4b24      	ldr	r3, [pc, #144]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f023 0207 	bic.w	r2, r3, #7
 800235a:	4922      	ldr	r1, [pc, #136]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	4313      	orrs	r3, r2
 8002360:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002362:	4b20      	ldr	r3, [pc, #128]	; (80023e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0307 	and.w	r3, r3, #7
 800236a:	683a      	ldr	r2, [r7, #0]
 800236c:	429a      	cmp	r2, r3
 800236e:	d001      	beq.n	8002374 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e032      	b.n	80023da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0304 	and.w	r3, r3, #4
 800237c:	2b00      	cmp	r3, #0
 800237e:	d008      	beq.n	8002392 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002380:	4b19      	ldr	r3, [pc, #100]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	4916      	ldr	r1, [pc, #88]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 800238e:	4313      	orrs	r3, r2
 8002390:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0308 	and.w	r3, r3, #8
 800239a:	2b00      	cmp	r3, #0
 800239c:	d009      	beq.n	80023b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800239e:	4b12      	ldr	r3, [pc, #72]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	00db      	lsls	r3, r3, #3
 80023ac:	490e      	ldr	r1, [pc, #56]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80023b2:	f000 f821 	bl	80023f8 <HAL_RCC_GetSysClockFreq>
 80023b6:	4602      	mov	r2, r0
 80023b8:	4b0b      	ldr	r3, [pc, #44]	; (80023e8 <HAL_RCC_ClockConfig+0x1c4>)
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	091b      	lsrs	r3, r3, #4
 80023be:	f003 030f 	and.w	r3, r3, #15
 80023c2:	490a      	ldr	r1, [pc, #40]	; (80023ec <HAL_RCC_ClockConfig+0x1c8>)
 80023c4:	5ccb      	ldrb	r3, [r1, r3]
 80023c6:	fa22 f303 	lsr.w	r3, r2, r3
 80023ca:	4a09      	ldr	r2, [pc, #36]	; (80023f0 <HAL_RCC_ClockConfig+0x1cc>)
 80023cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023ce:	4b09      	ldr	r3, [pc, #36]	; (80023f4 <HAL_RCC_ClockConfig+0x1d0>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4618      	mov	r0, r3
 80023d4:	f7ff f99e 	bl	8001714 <HAL_InitTick>

  return HAL_OK;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3710      	adds	r7, #16
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40022000 	.word	0x40022000
 80023e8:	40021000 	.word	0x40021000
 80023ec:	08002d38 	.word	0x08002d38
 80023f0:	20000024 	.word	0x20000024
 80023f4:	20000028 	.word	0x20000028

080023f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023f8:	b490      	push	{r4, r7}
 80023fa:	b08a      	sub	sp, #40	; 0x28
 80023fc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80023fe:	4b29      	ldr	r3, [pc, #164]	; (80024a4 <HAL_RCC_GetSysClockFreq+0xac>)
 8002400:	1d3c      	adds	r4, r7, #4
 8002402:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002404:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002408:	f240 2301 	movw	r3, #513	; 0x201
 800240c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800240e:	2300      	movs	r3, #0
 8002410:	61fb      	str	r3, [r7, #28]
 8002412:	2300      	movs	r3, #0
 8002414:	61bb      	str	r3, [r7, #24]
 8002416:	2300      	movs	r3, #0
 8002418:	627b      	str	r3, [r7, #36]	; 0x24
 800241a:	2300      	movs	r3, #0
 800241c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800241e:	2300      	movs	r3, #0
 8002420:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002422:	4b21      	ldr	r3, [pc, #132]	; (80024a8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	f003 030c 	and.w	r3, r3, #12
 800242e:	2b04      	cmp	r3, #4
 8002430:	d002      	beq.n	8002438 <HAL_RCC_GetSysClockFreq+0x40>
 8002432:	2b08      	cmp	r3, #8
 8002434:	d003      	beq.n	800243e <HAL_RCC_GetSysClockFreq+0x46>
 8002436:	e02b      	b.n	8002490 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002438:	4b1c      	ldr	r3, [pc, #112]	; (80024ac <HAL_RCC_GetSysClockFreq+0xb4>)
 800243a:	623b      	str	r3, [r7, #32]
      break;
 800243c:	e02b      	b.n	8002496 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	0c9b      	lsrs	r3, r3, #18
 8002442:	f003 030f 	and.w	r3, r3, #15
 8002446:	3328      	adds	r3, #40	; 0x28
 8002448:	443b      	add	r3, r7
 800244a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800244e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d012      	beq.n	8002480 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800245a:	4b13      	ldr	r3, [pc, #76]	; (80024a8 <HAL_RCC_GetSysClockFreq+0xb0>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	0c5b      	lsrs	r3, r3, #17
 8002460:	f003 0301 	and.w	r3, r3, #1
 8002464:	3328      	adds	r3, #40	; 0x28
 8002466:	443b      	add	r3, r7
 8002468:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800246c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	4a0e      	ldr	r2, [pc, #56]	; (80024ac <HAL_RCC_GetSysClockFreq+0xb4>)
 8002472:	fb03 f202 	mul.w	r2, r3, r2
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	fbb2 f3f3 	udiv	r3, r2, r3
 800247c:	627b      	str	r3, [r7, #36]	; 0x24
 800247e:	e004      	b.n	800248a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	4a0b      	ldr	r2, [pc, #44]	; (80024b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002484:	fb02 f303 	mul.w	r3, r2, r3
 8002488:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800248a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248c:	623b      	str	r3, [r7, #32]
      break;
 800248e:	e002      	b.n	8002496 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002490:	4b06      	ldr	r3, [pc, #24]	; (80024ac <HAL_RCC_GetSysClockFreq+0xb4>)
 8002492:	623b      	str	r3, [r7, #32]
      break;
 8002494:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002496:	6a3b      	ldr	r3, [r7, #32]
}
 8002498:	4618      	mov	r0, r3
 800249a:	3728      	adds	r7, #40	; 0x28
 800249c:	46bd      	mov	sp, r7
 800249e:	bc90      	pop	{r4, r7}
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	08002d28 	.word	0x08002d28
 80024a8:	40021000 	.word	0x40021000
 80024ac:	007a1200 	.word	0x007a1200
 80024b0:	003d0900 	.word	0x003d0900

080024b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80024bc:	4b0a      	ldr	r3, [pc, #40]	; (80024e8 <RCC_Delay+0x34>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a0a      	ldr	r2, [pc, #40]	; (80024ec <RCC_Delay+0x38>)
 80024c2:	fba2 2303 	umull	r2, r3, r2, r3
 80024c6:	0a5b      	lsrs	r3, r3, #9
 80024c8:	687a      	ldr	r2, [r7, #4]
 80024ca:	fb02 f303 	mul.w	r3, r2, r3
 80024ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024d0:	bf00      	nop
  }
  while (Delay --);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	1e5a      	subs	r2, r3, #1
 80024d6:	60fa      	str	r2, [r7, #12]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d1f9      	bne.n	80024d0 <RCC_Delay+0x1c>
}
 80024dc:	bf00      	nop
 80024de:	bf00      	nop
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr
 80024e8:	20000024 	.word	0x20000024
 80024ec:	10624dd3 	.word	0x10624dd3

080024f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e041      	b.n	8002586 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b00      	cmp	r3, #0
 800250c:	d106      	bne.n	800251c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2200      	movs	r2, #0
 8002512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f7ff f852 	bl	80015c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2202      	movs	r2, #2
 8002520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3304      	adds	r3, #4
 800252c:	4619      	mov	r1, r3
 800252e:	4610      	mov	r0, r2
 8002530:	f000 fa6a 	bl	8002a08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002584:	2300      	movs	r3, #0
}
 8002586:	4618      	mov	r0, r3
 8002588:	3708      	adds	r7, #8
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
	...

08002590 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d001      	beq.n	80025a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e035      	b.n	8002614 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2202      	movs	r2, #2
 80025ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	68da      	ldr	r2, [r3, #12]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f042 0201 	orr.w	r2, r2, #1
 80025be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a16      	ldr	r2, [pc, #88]	; (8002620 <HAL_TIM_Base_Start_IT+0x90>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d009      	beq.n	80025de <HAL_TIM_Base_Start_IT+0x4e>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025d2:	d004      	beq.n	80025de <HAL_TIM_Base_Start_IT+0x4e>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a12      	ldr	r2, [pc, #72]	; (8002624 <HAL_TIM_Base_Start_IT+0x94>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d111      	bne.n	8002602 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f003 0307 	and.w	r3, r3, #7
 80025e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2b06      	cmp	r3, #6
 80025ee:	d010      	beq.n	8002612 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f042 0201 	orr.w	r2, r2, #1
 80025fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002600:	e007      	b.n	8002612 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f042 0201 	orr.w	r2, r2, #1
 8002610:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002612:	2300      	movs	r3, #0
}
 8002614:	4618      	mov	r0, r3
 8002616:	3714      	adds	r7, #20
 8002618:	46bd      	mov	sp, r7
 800261a:	bc80      	pop	{r7}
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	40012c00 	.word	0x40012c00
 8002624:	40000400 	.word	0x40000400

08002628 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	691b      	ldr	r3, [r3, #16]
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	2b02      	cmp	r3, #2
 800263c:	d122      	bne.n	8002684 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68db      	ldr	r3, [r3, #12]
 8002644:	f003 0302 	and.w	r3, r3, #2
 8002648:	2b02      	cmp	r3, #2
 800264a:	d11b      	bne.n	8002684 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f06f 0202 	mvn.w	r2, #2
 8002654:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	f003 0303 	and.w	r3, r3, #3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d003      	beq.n	8002672 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f000 f9b1 	bl	80029d2 <HAL_TIM_IC_CaptureCallback>
 8002670:	e005      	b.n	800267e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f000 f9a4 	bl	80029c0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f000 f9b3 	bl	80029e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	691b      	ldr	r3, [r3, #16]
 800268a:	f003 0304 	and.w	r3, r3, #4
 800268e:	2b04      	cmp	r3, #4
 8002690:	d122      	bne.n	80026d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b04      	cmp	r3, #4
 800269e:	d11b      	bne.n	80026d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f06f 0204 	mvn.w	r2, #4
 80026a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2202      	movs	r2, #2
 80026ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	699b      	ldr	r3, [r3, #24]
 80026b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d003      	beq.n	80026c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026be:	6878      	ldr	r0, [r7, #4]
 80026c0:	f000 f987 	bl	80029d2 <HAL_TIM_IC_CaptureCallback>
 80026c4:	e005      	b.n	80026d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f000 f97a 	bl	80029c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f000 f989 	bl	80029e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2200      	movs	r2, #0
 80026d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	691b      	ldr	r3, [r3, #16]
 80026de:	f003 0308 	and.w	r3, r3, #8
 80026e2:	2b08      	cmp	r3, #8
 80026e4:	d122      	bne.n	800272c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	f003 0308 	and.w	r3, r3, #8
 80026f0:	2b08      	cmp	r3, #8
 80026f2:	d11b      	bne.n	800272c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f06f 0208 	mvn.w	r2, #8
 80026fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2204      	movs	r2, #4
 8002702:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	69db      	ldr	r3, [r3, #28]
 800270a:	f003 0303 	and.w	r3, r3, #3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d003      	beq.n	800271a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f000 f95d 	bl	80029d2 <HAL_TIM_IC_CaptureCallback>
 8002718:	e005      	b.n	8002726 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800271a:	6878      	ldr	r0, [r7, #4]
 800271c:	f000 f950 	bl	80029c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f000 f95f 	bl	80029e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	691b      	ldr	r3, [r3, #16]
 8002732:	f003 0310 	and.w	r3, r3, #16
 8002736:	2b10      	cmp	r3, #16
 8002738:	d122      	bne.n	8002780 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	f003 0310 	and.w	r3, r3, #16
 8002744:	2b10      	cmp	r3, #16
 8002746:	d11b      	bne.n	8002780 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f06f 0210 	mvn.w	r2, #16
 8002750:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2208      	movs	r2, #8
 8002756:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	69db      	ldr	r3, [r3, #28]
 800275e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002762:	2b00      	cmp	r3, #0
 8002764:	d003      	beq.n	800276e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f000 f933 	bl	80029d2 <HAL_TIM_IC_CaptureCallback>
 800276c:	e005      	b.n	800277a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f000 f926 	bl	80029c0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 f935 	bl	80029e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	691b      	ldr	r3, [r3, #16]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b01      	cmp	r3, #1
 800278c:	d10e      	bne.n	80027ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	f003 0301 	and.w	r3, r3, #1
 8002798:	2b01      	cmp	r3, #1
 800279a:	d107      	bne.n	80027ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f06f 0201 	mvn.w	r2, #1
 80027a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7fe ff66 	bl	8001678 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027b6:	2b80      	cmp	r3, #128	; 0x80
 80027b8:	d10e      	bne.n	80027d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68db      	ldr	r3, [r3, #12]
 80027c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027c4:	2b80      	cmp	r3, #128	; 0x80
 80027c6:	d107      	bne.n	80027d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80027d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80027d2:	6878      	ldr	r0, [r7, #4]
 80027d4:	f000 fa67 	bl	8002ca6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027e2:	2b40      	cmp	r3, #64	; 0x40
 80027e4:	d10e      	bne.n	8002804 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027f0:	2b40      	cmp	r3, #64	; 0x40
 80027f2:	d107      	bne.n	8002804 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80027fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027fe:	6878      	ldr	r0, [r7, #4]
 8002800:	f000 f8f9 	bl	80029f6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	691b      	ldr	r3, [r3, #16]
 800280a:	f003 0320 	and.w	r3, r3, #32
 800280e:	2b20      	cmp	r3, #32
 8002810:	d10e      	bne.n	8002830 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	f003 0320 	and.w	r3, r3, #32
 800281c:	2b20      	cmp	r3, #32
 800281e:	d107      	bne.n	8002830 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f06f 0220 	mvn.w	r2, #32
 8002828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 fa32 	bl	8002c94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002830:	bf00      	nop
 8002832:	3708      	adds	r7, #8
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}

08002838 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b084      	sub	sp, #16
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002848:	2b01      	cmp	r3, #1
 800284a:	d101      	bne.n	8002850 <HAL_TIM_ConfigClockSource+0x18>
 800284c:	2302      	movs	r3, #2
 800284e:	e0b3      	b.n	80029b8 <HAL_TIM_ConfigClockSource+0x180>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2202      	movs	r2, #2
 800285c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800286e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002876:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	68fa      	ldr	r2, [r7, #12]
 800287e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002888:	d03e      	beq.n	8002908 <HAL_TIM_ConfigClockSource+0xd0>
 800288a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800288e:	f200 8087 	bhi.w	80029a0 <HAL_TIM_ConfigClockSource+0x168>
 8002892:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002896:	f000 8085 	beq.w	80029a4 <HAL_TIM_ConfigClockSource+0x16c>
 800289a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800289e:	d87f      	bhi.n	80029a0 <HAL_TIM_ConfigClockSource+0x168>
 80028a0:	2b70      	cmp	r3, #112	; 0x70
 80028a2:	d01a      	beq.n	80028da <HAL_TIM_ConfigClockSource+0xa2>
 80028a4:	2b70      	cmp	r3, #112	; 0x70
 80028a6:	d87b      	bhi.n	80029a0 <HAL_TIM_ConfigClockSource+0x168>
 80028a8:	2b60      	cmp	r3, #96	; 0x60
 80028aa:	d050      	beq.n	800294e <HAL_TIM_ConfigClockSource+0x116>
 80028ac:	2b60      	cmp	r3, #96	; 0x60
 80028ae:	d877      	bhi.n	80029a0 <HAL_TIM_ConfigClockSource+0x168>
 80028b0:	2b50      	cmp	r3, #80	; 0x50
 80028b2:	d03c      	beq.n	800292e <HAL_TIM_ConfigClockSource+0xf6>
 80028b4:	2b50      	cmp	r3, #80	; 0x50
 80028b6:	d873      	bhi.n	80029a0 <HAL_TIM_ConfigClockSource+0x168>
 80028b8:	2b40      	cmp	r3, #64	; 0x40
 80028ba:	d058      	beq.n	800296e <HAL_TIM_ConfigClockSource+0x136>
 80028bc:	2b40      	cmp	r3, #64	; 0x40
 80028be:	d86f      	bhi.n	80029a0 <HAL_TIM_ConfigClockSource+0x168>
 80028c0:	2b30      	cmp	r3, #48	; 0x30
 80028c2:	d064      	beq.n	800298e <HAL_TIM_ConfigClockSource+0x156>
 80028c4:	2b30      	cmp	r3, #48	; 0x30
 80028c6:	d86b      	bhi.n	80029a0 <HAL_TIM_ConfigClockSource+0x168>
 80028c8:	2b20      	cmp	r3, #32
 80028ca:	d060      	beq.n	800298e <HAL_TIM_ConfigClockSource+0x156>
 80028cc:	2b20      	cmp	r3, #32
 80028ce:	d867      	bhi.n	80029a0 <HAL_TIM_ConfigClockSource+0x168>
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d05c      	beq.n	800298e <HAL_TIM_ConfigClockSource+0x156>
 80028d4:	2b10      	cmp	r3, #16
 80028d6:	d05a      	beq.n	800298e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80028d8:	e062      	b.n	80029a0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6818      	ldr	r0, [r3, #0]
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	6899      	ldr	r1, [r3, #8]
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685a      	ldr	r2, [r3, #4]
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	f000 f95c 	bl	8002ba6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80028fc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68fa      	ldr	r2, [r7, #12]
 8002904:	609a      	str	r2, [r3, #8]
      break;
 8002906:	e04e      	b.n	80029a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6818      	ldr	r0, [r3, #0]
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	6899      	ldr	r1, [r3, #8]
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	685a      	ldr	r2, [r3, #4]
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	f000 f945 	bl	8002ba6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689a      	ldr	r2, [r3, #8]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800292a:	609a      	str	r2, [r3, #8]
      break;
 800292c:	e03b      	b.n	80029a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6818      	ldr	r0, [r3, #0]
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	6859      	ldr	r1, [r3, #4]
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	68db      	ldr	r3, [r3, #12]
 800293a:	461a      	mov	r2, r3
 800293c:	f000 f8bc 	bl	8002ab8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2150      	movs	r1, #80	; 0x50
 8002946:	4618      	mov	r0, r3
 8002948:	f000 f913 	bl	8002b72 <TIM_ITRx_SetConfig>
      break;
 800294c:	e02b      	b.n	80029a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6818      	ldr	r0, [r3, #0]
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	6859      	ldr	r1, [r3, #4]
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	461a      	mov	r2, r3
 800295c:	f000 f8da 	bl	8002b14 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2160      	movs	r1, #96	; 0x60
 8002966:	4618      	mov	r0, r3
 8002968:	f000 f903 	bl	8002b72 <TIM_ITRx_SetConfig>
      break;
 800296c:	e01b      	b.n	80029a6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6818      	ldr	r0, [r3, #0]
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	6859      	ldr	r1, [r3, #4]
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	68db      	ldr	r3, [r3, #12]
 800297a:	461a      	mov	r2, r3
 800297c:	f000 f89c 	bl	8002ab8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2140      	movs	r1, #64	; 0x40
 8002986:	4618      	mov	r0, r3
 8002988:	f000 f8f3 	bl	8002b72 <TIM_ITRx_SetConfig>
      break;
 800298c:	e00b      	b.n	80029a6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4619      	mov	r1, r3
 8002998:	4610      	mov	r0, r2
 800299a:	f000 f8ea 	bl	8002b72 <TIM_ITRx_SetConfig>
        break;
 800299e:	e002      	b.n	80029a6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80029a0:	bf00      	nop
 80029a2:	e000      	b.n	80029a6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80029a4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2201      	movs	r2, #1
 80029aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80029b6:	2300      	movs	r3, #0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3710      	adds	r7, #16
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}

080029c0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80029c8:	bf00      	nop
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bc80      	pop	{r7}
 80029d0:	4770      	bx	lr

080029d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80029d2:	b480      	push	{r7}
 80029d4:	b083      	sub	sp, #12
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	bc80      	pop	{r7}
 80029e2:	4770      	bx	lr

080029e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029ec:	bf00      	nop
 80029ee:	370c      	adds	r7, #12
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bc80      	pop	{r7}
 80029f4:	4770      	bx	lr

080029f6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b083      	sub	sp, #12
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029fe:	bf00      	nop
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr

08002a08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a25      	ldr	r2, [pc, #148]	; (8002ab0 <TIM_Base_SetConfig+0xa8>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d007      	beq.n	8002a30 <TIM_Base_SetConfig+0x28>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a26:	d003      	beq.n	8002a30 <TIM_Base_SetConfig+0x28>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a22      	ldr	r2, [pc, #136]	; (8002ab4 <TIM_Base_SetConfig+0xac>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d108      	bne.n	8002a42 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	68fa      	ldr	r2, [r7, #12]
 8002a3e:	4313      	orrs	r3, r2
 8002a40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	4a1a      	ldr	r2, [pc, #104]	; (8002ab0 <TIM_Base_SetConfig+0xa8>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d007      	beq.n	8002a5a <TIM_Base_SetConfig+0x52>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a50:	d003      	beq.n	8002a5a <TIM_Base_SetConfig+0x52>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a17      	ldr	r2, [pc, #92]	; (8002ab4 <TIM_Base_SetConfig+0xac>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d108      	bne.n	8002a6c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	68fa      	ldr	r2, [r7, #12]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	695b      	ldr	r3, [r3, #20]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	68fa      	ldr	r2, [r7, #12]
 8002a7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	689a      	ldr	r2, [r3, #8]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	4a07      	ldr	r2, [pc, #28]	; (8002ab0 <TIM_Base_SetConfig+0xa8>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d103      	bne.n	8002aa0 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	691a      	ldr	r2, [r3, #16]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	615a      	str	r2, [r3, #20]
}
 8002aa6:	bf00      	nop
 8002aa8:	3714      	adds	r7, #20
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bc80      	pop	{r7}
 8002aae:	4770      	bx	lr
 8002ab0:	40012c00 	.word	0x40012c00
 8002ab4:	40000400 	.word	0x40000400

08002ab8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b087      	sub	sp, #28
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	6a1b      	ldr	r3, [r3, #32]
 8002ac8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	6a1b      	ldr	r3, [r3, #32]
 8002ace:	f023 0201 	bic.w	r2, r3, #1
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	699b      	ldr	r3, [r3, #24]
 8002ada:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ae2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	011b      	lsls	r3, r3, #4
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	f023 030a 	bic.w	r3, r3, #10
 8002af4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002af6:	697a      	ldr	r2, [r7, #20]
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	693a      	ldr	r2, [r7, #16]
 8002b02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	621a      	str	r2, [r3, #32]
}
 8002b0a:	bf00      	nop
 8002b0c:	371c      	adds	r7, #28
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bc80      	pop	{r7}
 8002b12:	4770      	bx	lr

08002b14 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b087      	sub	sp, #28
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6a1b      	ldr	r3, [r3, #32]
 8002b24:	f023 0210 	bic.w	r2, r3, #16
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	699b      	ldr	r3, [r3, #24]
 8002b30:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6a1b      	ldr	r3, [r3, #32]
 8002b36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002b3e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	031b      	lsls	r3, r3, #12
 8002b44:	697a      	ldr	r2, [r7, #20]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002b50:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	011b      	lsls	r3, r3, #4
 8002b56:	693a      	ldr	r2, [r7, #16]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	697a      	ldr	r2, [r7, #20]
 8002b60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	693a      	ldr	r2, [r7, #16]
 8002b66:	621a      	str	r2, [r3, #32]
}
 8002b68:	bf00      	nop
 8002b6a:	371c      	adds	r7, #28
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bc80      	pop	{r7}
 8002b70:	4770      	bx	lr

08002b72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b72:	b480      	push	{r7}
 8002b74:	b085      	sub	sp, #20
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
 8002b7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b8a:	683a      	ldr	r2, [r7, #0]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	f043 0307 	orr.w	r3, r3, #7
 8002b94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	68fa      	ldr	r2, [r7, #12]
 8002b9a:	609a      	str	r2, [r3, #8]
}
 8002b9c:	bf00      	nop
 8002b9e:	3714      	adds	r7, #20
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bc80      	pop	{r7}
 8002ba4:	4770      	bx	lr

08002ba6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002ba6:	b480      	push	{r7}
 8002ba8:	b087      	sub	sp, #28
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	60f8      	str	r0, [r7, #12]
 8002bae:	60b9      	str	r1, [r7, #8]
 8002bb0:	607a      	str	r2, [r7, #4]
 8002bb2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002bc0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	021a      	lsls	r2, r3, #8
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	431a      	orrs	r2, r3
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	697a      	ldr	r2, [r7, #20]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	697a      	ldr	r2, [r7, #20]
 8002bd8:	609a      	str	r2, [r3, #8]
}
 8002bda:	bf00      	nop
 8002bdc:	371c      	adds	r7, #28
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bc80      	pop	{r7}
 8002be2:	4770      	bx	lr

08002be4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b085      	sub	sp, #20
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d101      	bne.n	8002bfc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	e041      	b.n	8002c80 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2202      	movs	r2, #2
 8002c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	68fa      	ldr	r2, [r7, #12]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68fa      	ldr	r2, [r7, #12]
 8002c34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a14      	ldr	r2, [pc, #80]	; (8002c8c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d009      	beq.n	8002c54 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c48:	d004      	beq.n	8002c54 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a10      	ldr	r2, [pc, #64]	; (8002c90 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d10c      	bne.n	8002c6e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c5a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	68ba      	ldr	r2, [r7, #8]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68ba      	ldr	r2, [r7, #8]
 8002c6c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3714      	adds	r7, #20
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bc80      	pop	{r7}
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	40012c00 	.word	0x40012c00
 8002c90:	40000400 	.word	0x40000400

08002c94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c9c:	bf00      	nop
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bc80      	pop	{r7}
 8002ca4:	4770      	bx	lr

08002ca6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b083      	sub	sp, #12
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002cae:	bf00      	nop
 8002cb0:	370c      	adds	r7, #12
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bc80      	pop	{r7}
 8002cb6:	4770      	bx	lr

08002cb8 <__libc_init_array>:
 8002cb8:	b570      	push	{r4, r5, r6, lr}
 8002cba:	2600      	movs	r6, #0
 8002cbc:	4d0c      	ldr	r5, [pc, #48]	; (8002cf0 <__libc_init_array+0x38>)
 8002cbe:	4c0d      	ldr	r4, [pc, #52]	; (8002cf4 <__libc_init_array+0x3c>)
 8002cc0:	1b64      	subs	r4, r4, r5
 8002cc2:	10a4      	asrs	r4, r4, #2
 8002cc4:	42a6      	cmp	r6, r4
 8002cc6:	d109      	bne.n	8002cdc <__libc_init_array+0x24>
 8002cc8:	f000 f822 	bl	8002d10 <_init>
 8002ccc:	2600      	movs	r6, #0
 8002cce:	4d0a      	ldr	r5, [pc, #40]	; (8002cf8 <__libc_init_array+0x40>)
 8002cd0:	4c0a      	ldr	r4, [pc, #40]	; (8002cfc <__libc_init_array+0x44>)
 8002cd2:	1b64      	subs	r4, r4, r5
 8002cd4:	10a4      	asrs	r4, r4, #2
 8002cd6:	42a6      	cmp	r6, r4
 8002cd8:	d105      	bne.n	8002ce6 <__libc_init_array+0x2e>
 8002cda:	bd70      	pop	{r4, r5, r6, pc}
 8002cdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ce0:	4798      	blx	r3
 8002ce2:	3601      	adds	r6, #1
 8002ce4:	e7ee      	b.n	8002cc4 <__libc_init_array+0xc>
 8002ce6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cea:	4798      	blx	r3
 8002cec:	3601      	adds	r6, #1
 8002cee:	e7f2      	b.n	8002cd6 <__libc_init_array+0x1e>
 8002cf0:	08002d48 	.word	0x08002d48
 8002cf4:	08002d48 	.word	0x08002d48
 8002cf8:	08002d48 	.word	0x08002d48
 8002cfc:	08002d4c 	.word	0x08002d4c

08002d00 <memset>:
 8002d00:	4603      	mov	r3, r0
 8002d02:	4402      	add	r2, r0
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d100      	bne.n	8002d0a <memset+0xa>
 8002d08:	4770      	bx	lr
 8002d0a:	f803 1b01 	strb.w	r1, [r3], #1
 8002d0e:	e7f9      	b.n	8002d04 <memset+0x4>

08002d10 <_init>:
 8002d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d12:	bf00      	nop
 8002d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d16:	bc08      	pop	{r3}
 8002d18:	469e      	mov	lr, r3
 8002d1a:	4770      	bx	lr

08002d1c <_fini>:
 8002d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d1e:	bf00      	nop
 8002d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d22:	bc08      	pop	{r3}
 8002d24:	469e      	mov	lr, r3
 8002d26:	4770      	bx	lr
