[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  14894       tick       3576458       1187965       1151370       3576458 
      2  14894       tick       7678479       2653293       2633192       7678479 
      3  14894       tick       7391776       2557721       2535592       7391776 
      4  14894       tick       7424192       2564986       2546233       7424192 
      5  14894       tick       7404480       2559053       2541973       7404480 
      6  14894       tick       7413524       2561685       2545837       7413524 
      7  14894       tick       7399798       2559988       2540985       7399798 
      8  14894       tick       7400552       2559605       2541502       7400552 
      9  14894       tick       7406723       2558181       2541093       7406723 
     10  14894       tick       7396587       2557721       2537952       7396587 
     11  14894       tick       7373890       2552526       2523356       7373890 
     12  14894       tick       7406049       2561235       2542286       7406049 
     13  14894       tick       7386230       2558253       2541668       7386230 
     14  14894       tick       7373079       2549249       2528154       7373079 
     15  14894       tick       7406943       2558929       2541738       7406943 
     16  14894       tick       7418386       2560859       2544382       7418386 
     17  14894       tick       7219875       2496654       2478195       7219875 
     18  14894       tick       7568577       2617951       2596631       7568577 
     19  14894       tick       7409335       2562203       2546038       7409335 
     20  14894       tick       7413513       2560542       2540607       7413513 
     21  14894       exit       4802174       1659340       1644097       4802174 
