
4YP_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006068  00400000  00400000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000218  20400000  00406068  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000004b8  20400218  00406280  00020218  2**2
                  ALLOC
  3 .heap         00000200  204006d0  00406738  00020218  2**0
                  ALLOC
  4 .stack        00000400  204008d0  00406938  00020218  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020246  2**0
                  CONTENTS, READONLY
  7 .debug_info   00027101  00000000  00000000  0002029f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004f18  00000000  00000000  000473a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000bea5  00000000  00000000  0004c2b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000d90  00000000  00000000  0005815d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000bb8  00000000  00000000  00058eed  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00046d45  00000000  00000000  00059aa5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001dcd8  00000000  00000000  000a07ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00155d3a  00000000  00000000  000be4c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002f04  00000000  00000000  002141fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d0 0c 40 20 15 07 40 00 11 07 40 00 11 07 40 00     ..@ ..@...@...@.
  400010:	11 07 40 00 11 07 40 00 11 07 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	11 07 40 00 11 07 40 00 00 00 00 00 11 07 40 00     ..@...@.......@.
  40003c:	11 07 40 00 11 07 40 00 11 07 40 00 11 07 40 00     ..@...@...@...@.
  40004c:	11 07 40 00 11 07 40 00 11 07 40 00 11 07 40 00     ..@...@...@...@.
  40005c:	11 07 40 00 11 07 40 00 00 00 00 00 95 1b 40 00     ..@...@.......@.
  40006c:	11 07 40 00 11 07 40 00 11 07 40 00 11 07 40 00     ..@...@...@...@.
  40007c:	11 07 40 00 89 1b 40 00 11 07 40 00 11 07 40 00     ..@...@...@...@.
  40008c:	11 07 40 00 11 07 40 00 11 07 40 00 11 07 40 00     ..@...@...@...@.
  40009c:	b1 21 40 00 11 07 40 00 11 07 40 00 11 07 40 00     .!@...@...@...@.
  4000ac:	11 07 40 00 11 07 40 00 69 17 40 00 11 07 40 00     ..@...@.i.@...@.
  4000bc:	41 1d 40 00 11 07 40 00 11 07 40 00 11 07 40 00     A.@...@...@...@.
  4000cc:	11 07 40 00 11 07 40 00 59 19 40 00 11 07 40 00     ..@...@.Y.@...@.
  4000dc:	11 07 40 00 7d 17 40 00 11 07 40 00 11 07 40 00     ..@.}.@...@...@.
  4000ec:	11 07 40 00 11 07 40 00 11 07 40 00 11 07 40 00     ..@...@...@...@.
  4000fc:	11 07 40 00 11 07 40 00 11 07 40 00 c5 21 40 00     ..@...@...@..!@.
  40010c:	11 07 40 00 11 07 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 11 07 40 00 11 07 40 00 21 25 40 00     ......@...@.!%@.
  40012c:	11 07 40 00 55 1d 40 00 11 07 40 00 11 07 40 00     ..@.U.@...@...@.
  40013c:	11 07 40 00 11 07 40 00 11 07 40 00 11 07 40 00     ..@...@...@...@.
  40014c:	11 07 40 00 11 07 40 00 11 07 40 00 11 07 40 00     ..@...@...@...@.
  40015c:	11 07 40 00 11 07 40 00 11 07 40 00                 ..@...@...@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	20400218 	.word	0x20400218
  400184:	00000000 	.word	0x00000000
  400188:	00406068 	.word	0x00406068

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00406068 	.word	0x00406068
  4001c8:	2040021c 	.word	0x2040021c
  4001cc:	00406068 	.word	0x00406068
  4001d0:	00000000 	.word	0x00000000

004001d4 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
  4001d4:	b508      	push	{r3, lr}
	system_init();
  4001d6:	4b02      	ldr	r3, [pc, #8]	; (4001e0 <atmel_start_init+0xc>)
  4001d8:	4798      	blx	r3
	stdio_redirect_init();
  4001da:	4b02      	ldr	r3, [pc, #8]	; (4001e4 <atmel_start_init+0x10>)
  4001dc:	4798      	blx	r3
  4001de:	bd08      	pop	{r3, pc}
  4001e0:	00400be5 	.word	0x00400be5
  4001e4:	004026e9 	.word	0x004026e9

004001e8 <encoder_init>:
	
	//increment rotation counter
	encoder_rotations ++;
}

void encoder_init(void){
  4001e8:	b508      	push	{r3, lr}
	//enable external interrupt on the Z line 
	ext_irq_register(PIO_PA26_IDX,Encoder_Z_Interrupt);
  4001ea:	4942      	ldr	r1, [pc, #264]	; (4002f4 <encoder_init+0x10c>)
  4001ec:	201a      	movs	r0, #26
  4001ee:	4b42      	ldr	r3, [pc, #264]	; (4002f8 <encoder_init+0x110>)
  4001f0:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4001f2:	4b42      	ldr	r3, [pc, #264]	; (4002fc <encoder_init+0x114>)
  4001f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4001f8:	601a      	str	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4001fa:	2220      	movs	r2, #32
  4001fc:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400200:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400204:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  400208:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40020c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400210:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400214:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400218:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  40021c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400220:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400224:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400228:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40022c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400230:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400234:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400238:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40023c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400240:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400244:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400248:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40024c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400250:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400254:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400258:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40025c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400260:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400264:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400268:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  40026c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400270:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400274:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400278:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40027c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400280:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400284:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400288:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40028c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400290:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  400294:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400298:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40029c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002a0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4002a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4002a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002ac:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002b0:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002b4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  4002b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4002bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002c0:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002c4:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002c8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4002cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4002d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002d4:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002d8:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002dc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  4002e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4002e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002e8:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4002ec:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  4002f0:	bd08      	pop	{r3, pc}
  4002f2:	bf00      	nop
  4002f4:	00400325 	.word	0x00400325
  4002f8:	00400fed 	.word	0x00400fed
  4002fc:	e000e100 	.word	0xe000e100

00400300 <encoder_get_counter>:
	return (((Tc *)hw)->TcChannel[submodule_index].TC_CV & TC_CV_CV(mask)) >> TC_CV_CV_Pos;
}

static inline hri_tc_cv_reg_t hri_tc_read_CV_CV_bf(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_CV & TC_CV_CV_Msk) >> TC_CV_CV_Pos;
  400300:	4a06      	ldr	r2, [pc, #24]	; (40031c <encoder_get_counter+0x1c>)
  400302:	6913      	ldr	r3, [r2, #16]
  400304:	6d10      	ldr	r0, [r2, #80]	; 0x50
	//if starting offset is 0 (which is the case before it was recorded) then it returns the actual counter
	
	
	//get A (first line) and B (second line) counters
	//note that rising and falling edges could be the other way round. It doesn't matter for the current implementation
	int encoder_counter_no_offset =	  ( int) hri_tc_read_CV_CV_bf(TC0,0) + ( int) hri_tc_read_CV_CV_bf(TC0,1) \
  400306:	4403      	add	r3, r0
  400308:	f502 2290 	add.w	r2, r2, #294912	; 0x48000
  40030c:	6910      	ldr	r0, [r2, #16]
									+ ( int) hri_tc_read_CV_CV_bf(TC3,0) + ( int) hri_tc_read_CV_CV_bf(TC3,1) \
  40030e:	4403      	add	r3, r0
  400310:	6d10      	ldr	r0, [r2, #80]	; 0x50
  400312:	4403      	add	r3, r0
									- encoder_inital_offset;														//get the number of steps normalised to the starting offset
  400314:	4a02      	ldr	r2, [pc, #8]	; (400320 <encoder_get_counter+0x20>)
  400316:	6810      	ldr	r0, [r2, #0]
								
	return encoder_counter_no_offset;
}
  400318:	1a18      	subs	r0, r3, r0
  40031a:	4770      	bx	lr
  40031c:	4000c000 	.word	0x4000c000
  400320:	204004c8 	.word	0x204004c8

00400324 <Encoder_Z_Interrupt>:
static void Encoder_Z_Interrupt (void){
  400324:	b508      	push	{r3, lr}
	int encoder_counter_no_offset = encoder_get_counter();
  400326:	4b05      	ldr	r3, [pc, #20]	; (40033c <Encoder_Z_Interrupt+0x18>)
  400328:	4798      	blx	r3
	if(encoder_rotations == 0){
  40032a:	4b05      	ldr	r3, [pc, #20]	; (400340 <Encoder_Z_Interrupt+0x1c>)
  40032c:	681b      	ldr	r3, [r3, #0]
  40032e:	b90b      	cbnz	r3, 400334 <Encoder_Z_Interrupt+0x10>
		encoder_inital_offset = encoder_counter_no_offset;
  400330:	4a04      	ldr	r2, [pc, #16]	; (400344 <Encoder_Z_Interrupt+0x20>)
  400332:	6010      	str	r0, [r2, #0]
	encoder_rotations ++;
  400334:	3301      	adds	r3, #1
  400336:	4a02      	ldr	r2, [pc, #8]	; (400340 <Encoder_Z_Interrupt+0x1c>)
  400338:	6013      	str	r3, [r2, #0]
  40033a:	bd08      	pop	{r3, pc}
  40033c:	00400301 	.word	0x00400301
  400340:	204004cc 	.word	0x204004cc
  400344:	204004c8 	.word	0x204004c8

00400348 <dma_adc_1_callback>:
		printf("%i %i %i %i  \n", voltage, currents[0], currents[1], currents[2],currents[3]);
	}
	
}

static void dma_adc_1_callback(struct _dma_resource *resource){
  400348:	b530      	push	{r4, r5, lr}
  40034a:	b083      	sub	sp, #12
	//just for testing
	printf("interrupt - ADC 1 - %i %i %i %i  \n", (int)dma_adc_1_buff[0],(int)dma_adc_1_buff[1],(int)dma_adc_1_buff[2],(int)dma_adc_1_buff[3]);
  40034c:	4820      	ldr	r0, [pc, #128]	; (4003d0 <dma_adc_1_callback+0x88>)
  40034e:	6801      	ldr	r1, [r0, #0]
  400350:	6842      	ldr	r2, [r0, #4]
  400352:	6883      	ldr	r3, [r0, #8]
  400354:	68c0      	ldr	r0, [r0, #12]
  400356:	9000      	str	r0, [sp, #0]
  400358:	481e      	ldr	r0, [pc, #120]	; (4003d4 <dma_adc_1_callback+0x8c>)
  40035a:	4c1f      	ldr	r4, [pc, #124]	; (4003d8 <dma_adc_1_callback+0x90>)
  40035c:	47a0      	blx	r4
	
	//go through the values that the DMA got and get the ones that we need (currents and bus voltage)
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  40035e:	2300      	movs	r3, #0
  400360:	e008      	b.n	400374 <dma_adc_1_callback+0x2c>
		
		switch((dma_adc_1_buff[i] & AFEC_LCDR_CHNB_Msk)){
			
			case AFEC_LCDR_CHNB(ADC_CURRENT_C_CHANNEL):
				currents[2] = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  400362:	b292      	uxth	r2, r2
  400364:	491d      	ldr	r1, [pc, #116]	; (4003dc <dma_adc_1_callback+0x94>)
  400366:	608a      	str	r2, [r1, #8]
				ready_values |= (1<<2);
  400368:	4919      	ldr	r1, [pc, #100]	; (4003d0 <dma_adc_1_callback+0x88>)
  40036a:	7c0a      	ldrb	r2, [r1, #16]
  40036c:	f042 0204 	orr.w	r2, r2, #4
  400370:	740a      	strb	r2, [r1, #16]
	for (int i =0; i < ADC_1_NUM_ACTIVE_CHANNELS; i++){
  400372:	3301      	adds	r3, #1
  400374:	2b03      	cmp	r3, #3
  400376:	dc13      	bgt.n	4003a0 <dma_adc_1_callback+0x58>
		switch((dma_adc_1_buff[i] & AFEC_LCDR_CHNB_Msk)){
  400378:	4a15      	ldr	r2, [pc, #84]	; (4003d0 <dma_adc_1_callback+0x88>)
  40037a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40037e:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  400382:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
  400386:	d0ec      	beq.n	400362 <dma_adc_1_callback+0x1a>
  400388:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
  40038c:	d1f1      	bne.n	400372 <dma_adc_1_callback+0x2a>
				break;
			
			case AFEC_LCDR_CHNB(ADC_SUPPL_VOLTAGE_CHANNEL):
				voltage = (int) (dma_adc_1_buff[i] & AFEC_LCDR_LDATA_Msk);
  40038e:	b292      	uxth	r2, r2
  400390:	4913      	ldr	r1, [pc, #76]	; (4003e0 <dma_adc_1_callback+0x98>)
  400392:	600a      	str	r2, [r1, #0]
				ready_values |= (1<<3);
  400394:	490e      	ldr	r1, [pc, #56]	; (4003d0 <dma_adc_1_callback+0x88>)
  400396:	7c0a      	ldrb	r2, [r1, #16]
  400398:	f042 0208 	orr.w	r2, r2, #8
  40039c:	740a      	strb	r2, [r1, #16]
				break;
  40039e:	e7e8      	b.n	400372 <dma_adc_1_callback+0x2a>
			default:
				;
		}
	}
	
	if(ready_values == ALL_VALUES_READY){
  4003a0:	4b0b      	ldr	r3, [pc, #44]	; (4003d0 <dma_adc_1_callback+0x88>)
  4003a2:	7c1b      	ldrb	r3, [r3, #16]
  4003a4:	2b0f      	cmp	r3, #15
  4003a6:	d001      	beq.n	4003ac <dma_adc_1_callback+0x64>
		
		//launch control loop
		printf("Data collected, launching control loop from adc 1 \n");
		printf("%i %i %i %i  \n", voltage, currents[0], currents[1], currents[2],currents[3]);
	}
}
  4003a8:	b003      	add	sp, #12
  4003aa:	bd30      	pop	{r4, r5, pc}
		ready_values = 0;
  4003ac:	2200      	movs	r2, #0
  4003ae:	4b08      	ldr	r3, [pc, #32]	; (4003d0 <dma_adc_1_callback+0x88>)
  4003b0:	741a      	strb	r2, [r3, #16]
		printf("Data collected, launching control loop from adc 1 \n");
  4003b2:	480c      	ldr	r0, [pc, #48]	; (4003e4 <dma_adc_1_callback+0x9c>)
  4003b4:	4c08      	ldr	r4, [pc, #32]	; (4003d8 <dma_adc_1_callback+0x90>)
  4003b6:	47a0      	blx	r4
		printf("%i %i %i %i  \n", voltage, currents[0], currents[1], currents[2],currents[3]);
  4003b8:	4808      	ldr	r0, [pc, #32]	; (4003dc <dma_adc_1_callback+0x94>)
  4003ba:	6843      	ldr	r3, [r0, #4]
  4003bc:	6802      	ldr	r2, [r0, #0]
  4003be:	4908      	ldr	r1, [pc, #32]	; (4003e0 <dma_adc_1_callback+0x98>)
  4003c0:	6809      	ldr	r1, [r1, #0]
  4003c2:	68c5      	ldr	r5, [r0, #12]
  4003c4:	9501      	str	r5, [sp, #4]
  4003c6:	6880      	ldr	r0, [r0, #8]
  4003c8:	9000      	str	r0, [sp, #0]
  4003ca:	4807      	ldr	r0, [pc, #28]	; (4003e8 <dma_adc_1_callback+0xa0>)
  4003cc:	47a0      	blx	r4
}
  4003ce:	e7eb      	b.n	4003a8 <dma_adc_1_callback+0x60>
  4003d0:	20400234 	.word	0x20400234
  4003d4:	00405918 	.word	0x00405918
  4003d8:	00403929 	.word	0x00403929
  4003dc:	204004d4 	.word	0x204004d4
  4003e0:	204004d0 	.word	0x204004d0
  4003e4:	0040593c 	.word	0x0040593c
  4003e8:	0040592c 	.word	0x0040592c

004003ec <dma_adc_0_callback>:
static void dma_adc_0_callback(struct _dma_resource *resource){
  4003ec:	b530      	push	{r4, r5, lr}
  4003ee:	b085      	sub	sp, #20
	printf("interrupt - ADC 0 - %i %i %i %i %i %i  \n", (int)dma_adc_0_buff[0],(int)dma_adc_0_buff[1],(int)dma_adc_0_buff[2],(int)dma_adc_0_buff[3],\
  4003f0:	4823      	ldr	r0, [pc, #140]	; (400480 <dma_adc_0_callback+0x94>)
  4003f2:	6941      	ldr	r1, [r0, #20]
  4003f4:	6982      	ldr	r2, [r0, #24]
  4003f6:	69c3      	ldr	r3, [r0, #28]
  4003f8:	6a04      	ldr	r4, [r0, #32]
		(int)dma_adc_0_buff[4],(int)dma_adc_0_buff[5]);
  4003fa:	6a45      	ldr	r5, [r0, #36]	; 0x24
  4003fc:	6a80      	ldr	r0, [r0, #40]	; 0x28
	printf("interrupt - ADC 0 - %i %i %i %i %i %i  \n", (int)dma_adc_0_buff[0],(int)dma_adc_0_buff[1],(int)dma_adc_0_buff[2],(int)dma_adc_0_buff[3],\
  4003fe:	9002      	str	r0, [sp, #8]
  400400:	9501      	str	r5, [sp, #4]
  400402:	9400      	str	r4, [sp, #0]
  400404:	481f      	ldr	r0, [pc, #124]	; (400484 <dma_adc_0_callback+0x98>)
  400406:	4c20      	ldr	r4, [pc, #128]	; (400488 <dma_adc_0_callback+0x9c>)
  400408:	47a0      	blx	r4
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  40040a:	2300      	movs	r3, #0
  40040c:	e008      	b.n	400420 <dma_adc_0_callback+0x34>
				currents[1] = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  40040e:	b292      	uxth	r2, r2
  400410:	491e      	ldr	r1, [pc, #120]	; (40048c <dma_adc_0_callback+0xa0>)
  400412:	604a      	str	r2, [r1, #4]
				ready_values |= (1<<1);
  400414:	491a      	ldr	r1, [pc, #104]	; (400480 <dma_adc_0_callback+0x94>)
  400416:	7c0a      	ldrb	r2, [r1, #16]
  400418:	f042 0202 	orr.w	r2, r2, #2
  40041c:	740a      	strb	r2, [r1, #16]
	for (int i =0; i<ADC_0_NUM_ACTIVE_CHANNELS; i++){
  40041e:	3301      	adds	r3, #1
  400420:	2b05      	cmp	r3, #5
  400422:	dc14      	bgt.n	40044e <dma_adc_0_callback+0x62>
		switch((dma_adc_0_buff[i] & AFEC_LCDR_CHNB_Msk)){
  400424:	4a16      	ldr	r2, [pc, #88]	; (400480 <dma_adc_0_callback+0x94>)
  400426:	eb02 0283 	add.w	r2, r2, r3, lsl #2
  40042a:	6952      	ldr	r2, [r2, #20]
  40042c:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
  400430:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
  400434:	d0eb      	beq.n	40040e <dma_adc_0_callback+0x22>
  400436:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40043a:	d1f0      	bne.n	40041e <dma_adc_0_callback+0x32>
				currents[0] = (int) (dma_adc_0_buff[i] & AFEC_LCDR_LDATA_Msk);
  40043c:	b292      	uxth	r2, r2
  40043e:	4913      	ldr	r1, [pc, #76]	; (40048c <dma_adc_0_callback+0xa0>)
  400440:	600a      	str	r2, [r1, #0]
				ready_values |= (1<<0);
  400442:	490f      	ldr	r1, [pc, #60]	; (400480 <dma_adc_0_callback+0x94>)
  400444:	7c0a      	ldrb	r2, [r1, #16]
  400446:	f042 0201 	orr.w	r2, r2, #1
  40044a:	740a      	strb	r2, [r1, #16]
				break;
  40044c:	e7e7      	b.n	40041e <dma_adc_0_callback+0x32>
	if(ready_values == ALL_VALUES_READY){
  40044e:	4b0c      	ldr	r3, [pc, #48]	; (400480 <dma_adc_0_callback+0x94>)
  400450:	7c1b      	ldrb	r3, [r3, #16]
  400452:	2b0f      	cmp	r3, #15
  400454:	d001      	beq.n	40045a <dma_adc_0_callback+0x6e>
}
  400456:	b005      	add	sp, #20
  400458:	bd30      	pop	{r4, r5, pc}
		ready_values = 0;
  40045a:	2200      	movs	r2, #0
  40045c:	4b08      	ldr	r3, [pc, #32]	; (400480 <dma_adc_0_callback+0x94>)
  40045e:	741a      	strb	r2, [r3, #16]
		printf("Data collected, launching control loop from adc 0\n");
  400460:	480b      	ldr	r0, [pc, #44]	; (400490 <dma_adc_0_callback+0xa4>)
  400462:	4c09      	ldr	r4, [pc, #36]	; (400488 <dma_adc_0_callback+0x9c>)
  400464:	47a0      	blx	r4
		printf("%i %i %i %i  \n", voltage, currents[0], currents[1], currents[2],currents[3]);
  400466:	4809      	ldr	r0, [pc, #36]	; (40048c <dma_adc_0_callback+0xa0>)
  400468:	6843      	ldr	r3, [r0, #4]
  40046a:	6802      	ldr	r2, [r0, #0]
  40046c:	4909      	ldr	r1, [pc, #36]	; (400494 <dma_adc_0_callback+0xa8>)
  40046e:	6809      	ldr	r1, [r1, #0]
  400470:	68c5      	ldr	r5, [r0, #12]
  400472:	9501      	str	r5, [sp, #4]
  400474:	6880      	ldr	r0, [r0, #8]
  400476:	9000      	str	r0, [sp, #0]
  400478:	4807      	ldr	r0, [pc, #28]	; (400498 <dma_adc_0_callback+0xac>)
  40047a:	47a0      	blx	r4
}
  40047c:	e7eb      	b.n	400456 <dma_adc_0_callback+0x6a>
  40047e:	bf00      	nop
  400480:	20400234 	.word	0x20400234
  400484:	00405970 	.word	0x00405970
  400488:	00403929 	.word	0x00403929
  40048c:	204004d4 	.word	0x204004d4
  400490:	0040599c 	.word	0x0040599c
  400494:	204004d0 	.word	0x204004d0
  400498:	0040592c 	.word	0x0040592c

0040049c <dma_adc_init>:


void dma_adc_init(void){
  40049c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	//channel 0 for ADC 0
	
	//source address = AFEC 0->LCDR
	//_dma_set_source_address(0,(void *) ((Afec *)((&ADC_0)->device.hw) + AFEC_LCDR_OFFSET));
	_dma_set_source_address			(DMA_ADC_0_CHANNEL,(void *)0x4003C020);	//there is a more adequate way of defining this, but I coundt get it to work
  4004a0:	4926      	ldr	r1, [pc, #152]	; (40053c <dma_adc_init+0xa0>)
  4004a2:	2000      	movs	r0, #0
  4004a4:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 400560 <dma_adc_init+0xc4>
  4004a8:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  4004aa:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 400564 <dma_adc_init+0xc8>
  4004ae:	f108 0114 	add.w	r1, r8, #20
  4004b2:	2000      	movs	r0, #0
  4004b4:	4f22      	ldr	r7, [pc, #136]	; (400540 <dma_adc_init+0xa4>)
  4004b6:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL , ADC_0_SIZE_OF_GENERATED_DATA);
  4004b8:	2118      	movs	r1, #24
  4004ba:	2000      	movs	r0, #0
  4004bc:	4d21      	ldr	r5, [pc, #132]	; (400544 <dma_adc_init+0xa8>)
  4004be:	47a8      	blx	r5
	
	//set callback function
	struct _dma_resource **res0;
	_dma_get_channel_resource(res0, DMA_ADC_0_CHANNEL);
  4004c0:	2100      	movs	r1, #0
  4004c2:	460c      	mov	r4, r1
  4004c4:	4608      	mov	r0, r1
  4004c6:	4e20      	ldr	r6, [pc, #128]	; (400548 <dma_adc_init+0xac>)
  4004c8:	47b0      	blx	r6
	(*res0)->dma_cb.transfer_done = dma_adc_0_callback;
  4004ca:	6823      	ldr	r3, [r4, #0]
  4004cc:	4a1f      	ldr	r2, [pc, #124]	; (40054c <dma_adc_init+0xb0>)
  4004ce:	601a      	str	r2, [r3, #0]
	
	//enable interrupt on successful transfer
	_dma_set_irq_state(DMA_ADC_0_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  4004d0:	2201      	movs	r2, #1
  4004d2:	4621      	mov	r1, r4
  4004d4:	4620      	mov	r0, r4
  4004d6:	4c1e      	ldr	r4, [pc, #120]	; (400550 <dma_adc_init+0xb4>)
  4004d8:	47a0      	blx	r4
	
	//channel 0 for ADC 0
	
	//source address = AFEC 1->LCDR
	//_dma_set_source_address(0,(void *) ((Afec *)((&ADC_0)->device.hw) + AFEC_LCDR_OFFSET));
	_dma_set_source_address			(DMA_ADC_1_CHANNEL,(void *)0x40064020);	//there is a more adequate way of defining this, but I coundt get it to work
  4004da:	491e      	ldr	r1, [pc, #120]	; (400554 <dma_adc_init+0xb8>)
  4004dc:	2001      	movs	r0, #1
  4004de:	47c8      	blx	r9
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  4004e0:	4641      	mov	r1, r8
  4004e2:	2001      	movs	r0, #1
  4004e4:	47b8      	blx	r7
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL , ADC_1_SIZE_OF_GENERATED_DATA);
  4004e6:	2110      	movs	r1, #16
  4004e8:	2001      	movs	r0, #1
  4004ea:	47a8      	blx	r5
	
	//set callback function
	struct _dma_resource **res1;
	_dma_get_channel_resource(res1, DMA_ADC_1_CHANNEL);
  4004ec:	2101      	movs	r1, #1
  4004ee:	2500      	movs	r5, #0
  4004f0:	4628      	mov	r0, r5
  4004f2:	47b0      	blx	r6
	(*res1)->dma_cb.transfer_done = dma_adc_1_callback;
  4004f4:	682b      	ldr	r3, [r5, #0]
  4004f6:	4a18      	ldr	r2, [pc, #96]	; (400558 <dma_adc_init+0xbc>)
  4004f8:	601a      	str	r2, [r3, #0]
	
	//enable interrupt on successful transfer
	_dma_set_irq_state(DMA_ADC_1_CHANNEL, DMA_TRANSFER_COMPLETE_CB, true);
  4004fa:	2201      	movs	r2, #1
  4004fc:	4629      	mov	r1, r5
  4004fe:	4610      	mov	r0, r2
  400500:	47a0      	blx	r4
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400502:	4b16      	ldr	r3, [pc, #88]	; (40055c <dma_adc_init+0xc0>)
  400504:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400508:	605a      	str	r2, [r3, #4]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40050a:	2260      	movs	r2, #96	; 0x60
  40050c:	f883 233a 	strb.w	r2, [r3, #826]	; 0x33a
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400510:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400514:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  400518:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40051c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400520:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400524:	f44f 7280 	mov.w	r2, #256	; 0x100
  400528:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  40052c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  400530:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400534:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  400538:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40053c:	4003c020 	.word	0x4003c020
  400540:	00402465 	.word	0x00402465
  400544:	00402485 	.word	0x00402485
  400548:	004024b5 	.word	0x004024b5
  40054c:	004003ed 	.word	0x004003ed
  400550:	004024c9 	.word	0x004024c9
  400554:	40064020 	.word	0x40064020
  400558:	00400349 	.word	0x00400349
  40055c:	e000e100 	.word	0xe000e100
  400560:	00402475 	.word	0x00402475
  400564:	20400234 	.word	0x20400234

00400568 <dma_adc_0_enable_for_one_transaction>:
	NVIC_ClearPendingIRQ(AFEC0_IRQn);
	NVIC_DisableIRQ		(AFEC1_IRQn);
	NVIC_ClearPendingIRQ(AFEC1_IRQn);
}

void dma_adc_0_enable_for_one_transaction(void){
  400568:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_0_CHANNEL, dma_adc_0_buff);
  40056a:	4906      	ldr	r1, [pc, #24]	; (400584 <dma_adc_0_enable_for_one_transaction+0x1c>)
  40056c:	2000      	movs	r0, #0
  40056e:	4b06      	ldr	r3, [pc, #24]	; (400588 <dma_adc_0_enable_for_one_transaction+0x20>)
  400570:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_0_CHANNEL, ADC_0_SIZE_OF_GENERATED_DATA);
  400572:	2118      	movs	r1, #24
  400574:	2000      	movs	r0, #0
  400576:	4b05      	ldr	r3, [pc, #20]	; (40058c <dma_adc_0_enable_for_one_transaction+0x24>)
  400578:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_0_CHANNEL, true);
  40057a:	2101      	movs	r1, #1
  40057c:	2000      	movs	r0, #0
  40057e:	4b04      	ldr	r3, [pc, #16]	; (400590 <dma_adc_0_enable_for_one_transaction+0x28>)
  400580:	4798      	blx	r3
  400582:	bd08      	pop	{r3, pc}
  400584:	20400248 	.word	0x20400248
  400588:	00402465 	.word	0x00402465
  40058c:	00402485 	.word	0x00402485
  400590:	0040249d 	.word	0x0040249d

00400594 <dma_adc_1_enable_for_one_transaction>:
}

void dma_adc_1_enable_for_one_transaction(void){
  400594:	b508      	push	{r3, lr}
	//reset to base address
	_dma_set_destination_address	(DMA_ADC_1_CHANNEL, dma_adc_1_buff);
  400596:	4906      	ldr	r1, [pc, #24]	; (4005b0 <dma_adc_1_enable_for_one_transaction+0x1c>)
  400598:	2001      	movs	r0, #1
  40059a:	4b06      	ldr	r3, [pc, #24]	; (4005b4 <dma_adc_1_enable_for_one_transaction+0x20>)
  40059c:	4798      	blx	r3
	//set how much data to move (in bytes)
	_dma_set_data_amount			(DMA_ADC_1_CHANNEL, ADC_1_SIZE_OF_GENERATED_DATA);
  40059e:	2110      	movs	r1, #16
  4005a0:	2001      	movs	r0, #1
  4005a2:	4b05      	ldr	r3, [pc, #20]	; (4005b8 <dma_adc_1_enable_for_one_transaction+0x24>)
  4005a4:	4798      	blx	r3
	//enable for one transaction
	_dma_enable_transaction			(DMA_ADC_1_CHANNEL, true);
  4005a6:	2101      	movs	r1, #1
  4005a8:	4608      	mov	r0, r1
  4005aa:	4b04      	ldr	r3, [pc, #16]	; (4005bc <dma_adc_1_enable_for_one_transaction+0x28>)
  4005ac:	4798      	blx	r3
  4005ae:	bd08      	pop	{r3, pc}
  4005b0:	20400234 	.word	0x20400234
  4005b4:	00402465 	.word	0x00402465
  4005b8:	00402485 	.word	0x00402485
  4005bc:	0040249d 	.word	0x0040249d

004005c0 <adc_enable_all>:
const uint16_t length);
*/


//enables/disables all AFECs
void adc_enable_all(void){
  4005c0:	b570      	push	{r4, r5, r6, lr}
	//note that it is possible to enable individual channels
	//functions from hal_adc_sync.h
	adc_async_enable_channel(ADC_CURRENT_A);
  4005c2:	4d11      	ldr	r5, [pc, #68]	; (400608 <adc_enable_all+0x48>)
  4005c4:	2108      	movs	r1, #8
  4005c6:	4628      	mov	r0, r5
  4005c8:	4c10      	ldr	r4, [pc, #64]	; (40060c <adc_enable_all+0x4c>)
  4005ca:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_B);
  4005cc:	2102      	movs	r1, #2
  4005ce:	4628      	mov	r0, r5
  4005d0:	47a0      	blx	r4
	adc_async_enable_channel(ADC_CURRENT_C);
  4005d2:	4e0f      	ldr	r6, [pc, #60]	; (400610 <adc_enable_all+0x50>)
  4005d4:	2101      	movs	r1, #1
  4005d6:	4630      	mov	r0, r6
  4005d8:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_SUPPL_VOLTAGE);
  4005da:	2106      	movs	r1, #6
  4005dc:	4630      	mov	r0, r6
  4005de:	47a0      	blx	r4
	
	adc_async_enable_channel(ADC_TEMP_1);
  4005e0:	2105      	movs	r1, #5
  4005e2:	4630      	mov	r0, r6
  4005e4:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_2);
  4005e6:	2106      	movs	r1, #6
  4005e8:	4628      	mov	r0, r5
  4005ea:	47a0      	blx	r4
	//adc_sync_enable_channel(ADC_TEMP_3);
	adc_async_enable_channel(ADC_TEMP_4);
  4005ec:	210a      	movs	r1, #10
  4005ee:	4628      	mov	r0, r5
  4005f0:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_5);
  4005f2:	2100      	movs	r1, #0
  4005f4:	4630      	mov	r0, r6
  4005f6:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_6);
  4005f8:	2105      	movs	r1, #5
  4005fa:	4628      	mov	r0, r5
  4005fc:	47a0      	blx	r4
	adc_async_enable_channel(ADC_TEMP_MOTOR);
  4005fe:	2100      	movs	r1, #0
  400600:	4628      	mov	r0, r5
  400602:	47a0      	blx	r4
  400604:	bd70      	pop	{r4, r5, r6, pc}
  400606:	bf00      	nop
  400608:	204005c8 	.word	0x204005c8
  40060c:	00400ebd 	.word	0x00400ebd
  400610:	204006a0 	.word	0x204006a0

00400614 <pwm_0_callback>:
#include <hpl_pwm.h>
#include <hpl_pwm_config.h>



void pwm_0_callback(void){
  400614:	4770      	bx	lr
	...

00400618 <pwm_init_user>:
	
}


void pwm_init_user(void){
  400618:	b508      	push	{r3, lr}
}

static inline void hri_pwm_set_CMR_reg(const void *const hw, uint8_t submodule_index, hri_pwm_cmr_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  40061a:	4b28      	ldr	r3, [pc, #160]	; (4006bc <pwm_init_user+0xa4>)
  40061c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
  400620:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400624:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}

static inline void hri_pwm_set_DT_DTH_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  400628:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  40062c:	f042 020a 	orr.w	r2, r2, #10
  400630:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}

static inline void hri_pwm_set_DT_DTL_bf(const void *const hw, uint8_t submodule_index, hri_pwm_dt_reg_t mask)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  400634:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
  400638:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  40063c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  400640:	f8d3 2240 	ldr.w	r2, [r3, #576]	; 0x240
  400644:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400648:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  40064c:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  400650:	f042 020a 	orr.w	r2, r2, #10
  400654:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  400658:	f8d3 2258 	ldr.w	r2, [r3, #600]	; 0x258
  40065c:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
  400660:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR |= mask;
  400664:	4a16      	ldr	r2, [pc, #88]	; (4006c0 <pwm_init_user+0xa8>)
  400666:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
  40066a:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  40066e:	f8c2 1200 	str.w	r1, [r2, #512]	; 0x200
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTH(mask);
  400672:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  400676:	f041 010a 	orr.w	r1, r1, #10
  40067a:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_DT |= PWM_DT_DTL(mask);
  40067e:	f8d2 1218 	ldr.w	r1, [r2, #536]	; 0x218
  400682:	f441 2120 	orr.w	r1, r1, #655360	; 0xa0000
  400686:	f8c2 1218 	str.w	r1, [r2, #536]	; 0x218
	return ((Pwm *)hw)->PWM_ISR2;
}

static inline void hri_pwm_set_IMR1_CHID0_bit(const void *const hw)
{
	((Pwm *)hw)->PWM_IER1 = PWM_IMR1_CHID0;
  40068a:	2201      	movs	r2, #1
  40068c:	611a      	str	r2, [r3, #16]
	
	
	//we want interrupt from one of the PWMs so that we can start the control loop
	//interrupt on PWM 0, channel 0 is enabled ; on PWM 1 is disabled
	hri_pwm_set_IMR1_CHID0_bit(PWM0);									//enable the interrupt from ADC 0, channel 0
	pwm_register_callback(&PWM_0, PWM_PERIOD_CB, pwm_0_callback);
  40068e:	4a0d      	ldr	r2, [pc, #52]	; (4006c4 <pwm_init_user+0xac>)
  400690:	2100      	movs	r1, #0
  400692:	480d      	ldr	r0, [pc, #52]	; (4006c8 <pwm_init_user+0xb0>)
  400694:	4b0d      	ldr	r3, [pc, #52]	; (4006cc <pwm_init_user+0xb4>)
  400696:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400698:	4b0d      	ldr	r3, [pc, #52]	; (4006d0 <pwm_init_user+0xb8>)
  40069a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  40069e:	601a      	str	r2, [r3, #0]
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4006a0:	2240      	movs	r2, #64	; 0x40
  4006a2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4006a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4006aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  4006ae:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4006b2:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4006b6:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  4006ba:	bd08      	pop	{r3, pc}
  4006bc:	40020000 	.word	0x40020000
  4006c0:	4005c000 	.word	0x4005c000
  4006c4:	00400615 	.word	0x00400615
  4006c8:	204004e0 	.word	0x204004e0
  4006cc:	004011b1 	.word	0x004011b1
  4006d0:	e000e100 	.word	0xe000e100

004006d4 <pwm_enable_all>:
}


//enable/disable pwm pins
//also sets periods and other variables which might not have been set at initialization
void pwm_enable_all(void){
  4006d4:	b570      	push	{r4, r5, r6, lr}
	//note it's possible to eable individual channels, but not through these functions
	//functions from hal_pwm.h
	
	
	//enable PWM0 and PWM1
	pwm_enable(&PWM_0);
  4006d6:	4c0a      	ldr	r4, [pc, #40]	; (400700 <pwm_enable_all+0x2c>)
  4006d8:	4620      	mov	r0, r4
  4006da:	4e0a      	ldr	r6, [pc, #40]	; (400704 <pwm_enable_all+0x30>)
  4006dc:	47b0      	blx	r6
	pwm_enable(&PWM_1);
  4006de:	4d0a      	ldr	r5, [pc, #40]	; (400708 <pwm_enable_all+0x34>)
  4006e0:	4628      	mov	r0, r5
  4006e2:	47b0      	blx	r6
		
	//set period and initial duty cycle
	//initial duty cycle = 0.5 * period <=> no current output for an H-bridge type driver
	pwm_set_parameters(&PWM_0, PWM_PERIOD, PWM_PERIOD>>1);
  4006e4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  4006e8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  4006ec:	4620      	mov	r0, r4
  4006ee:	4c07      	ldr	r4, [pc, #28]	; (40070c <pwm_enable_all+0x38>)
  4006f0:	47a0      	blx	r4
	pwm_set_parameters(&PWM_1, PWM_PERIOD, PWM_PERIOD>>1);
  4006f2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  4006f6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  4006fa:	4628      	mov	r0, r5
  4006fc:	47a0      	blx	r4
  4006fe:	bd70      	pop	{r4, r5, r6, pc}
  400700:	204004e0 	.word	0x204004e0
  400704:	00401175 	.word	0x00401175
  400708:	20400684 	.word	0x20400684
  40070c:	004011f9 	.word	0x004011f9

00400710 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400710:	e7fe      	b.n	400710 <Dummy_Handler>
	...

00400714 <Reset_Handler>:
{
  400714:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  400716:	4b10      	ldr	r3, [pc, #64]	; (400758 <Reset_Handler+0x44>)
  400718:	4a10      	ldr	r2, [pc, #64]	; (40075c <Reset_Handler+0x48>)
  40071a:	429a      	cmp	r2, r3
  40071c:	d009      	beq.n	400732 <Reset_Handler+0x1e>
  40071e:	4b0e      	ldr	r3, [pc, #56]	; (400758 <Reset_Handler+0x44>)
  400720:	4a0e      	ldr	r2, [pc, #56]	; (40075c <Reset_Handler+0x48>)
  400722:	e003      	b.n	40072c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
  400724:	6811      	ldr	r1, [r2, #0]
  400726:	6019      	str	r1, [r3, #0]
  400728:	3304      	adds	r3, #4
  40072a:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
  40072c:	490c      	ldr	r1, [pc, #48]	; (400760 <Reset_Handler+0x4c>)
  40072e:	428b      	cmp	r3, r1
  400730:	d3f8      	bcc.n	400724 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
  400732:	4b0c      	ldr	r3, [pc, #48]	; (400764 <Reset_Handler+0x50>)
  400734:	e002      	b.n	40073c <Reset_Handler+0x28>
                *pDest++ = 0;
  400736:	2200      	movs	r2, #0
  400738:	601a      	str	r2, [r3, #0]
  40073a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40073c:	4a0a      	ldr	r2, [pc, #40]	; (400768 <Reset_Handler+0x54>)
  40073e:	4293      	cmp	r3, r2
  400740:	d3f9      	bcc.n	400736 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400742:	4a0a      	ldr	r2, [pc, #40]	; (40076c <Reset_Handler+0x58>)
  400744:	4b0a      	ldr	r3, [pc, #40]	; (400770 <Reset_Handler+0x5c>)
  400746:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40074a:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  40074c:	4b09      	ldr	r3, [pc, #36]	; (400774 <Reset_Handler+0x60>)
  40074e:	4798      	blx	r3
        main();
  400750:	4b09      	ldr	r3, [pc, #36]	; (400778 <Reset_Handler+0x64>)
  400752:	4798      	blx	r3
  400754:	e7fe      	b.n	400754 <Reset_Handler+0x40>
  400756:	bf00      	nop
  400758:	20400000 	.word	0x20400000
  40075c:	00406068 	.word	0x00406068
  400760:	20400218 	.word	0x20400218
  400764:	20400218 	.word	0x20400218
  400768:	204006d0 	.word	0x204006d0
  40076c:	e000ed00 	.word	0xe000ed00
  400770:	00400000 	.word	0x00400000
  400774:	00402ffd 	.word	0x00402ffd
  400778:	0040258d 	.word	0x0040258d

0040077c <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
static void ADC_1_init(void)
{
  40077c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40077e:	b085      	sub	sp, #20
}

static inline hri_pmc_pcsr1_reg_t hri_pmc_get_PCSR1_reg(const void *const hw, hri_pmc_pcsr1_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400780:	4b20      	ldr	r3, [pc, #128]	; (400804 <ADC_1_init+0x88>)
  400782:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
			hri_pmc_set_PCSR0_reg(PMC, (1 << periph_id));
		}
	} else if (periph_id < 64) {
		periph_id -= 32;
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  400786:	f413 7f80 	tst.w	r3, #256	; 0x100
  40078a:	d104      	bne.n	400796 <ADC_1_init+0x1a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  40078c:	f44f 7280 	mov.w	r2, #256	; 0x100
  400790:	4b1c      	ldr	r3, [pc, #112]	; (400804 <ADC_1_init+0x88>)
  400792:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_AFEC1);
#ifdef ADC_1_CH_MAX
	adc_async_init(&ADC_1, AFEC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
  400796:	4d1c      	ldr	r5, [pc, #112]	; (400808 <ADC_1_init+0x8c>)
  400798:	4c1c      	ldr	r4, [pc, #112]	; (40080c <ADC_1_init+0x90>)
  40079a:	2600      	movs	r6, #0
  40079c:	9602      	str	r6, [sp, #8]
  40079e:	4b1c      	ldr	r3, [pc, #112]	; (400810 <ADC_1_init+0x94>)
  4007a0:	9301      	str	r3, [sp, #4]
  4007a2:	2304      	movs	r3, #4
  4007a4:	9300      	str	r3, [sp, #0]
  4007a6:	2306      	movs	r3, #6
  4007a8:	462a      	mov	r2, r5
  4007aa:	491a      	ldr	r1, [pc, #104]	; (400814 <ADC_1_init+0x98>)
  4007ac:	4620      	mov	r0, r4
  4007ae:	4f1a      	ldr	r7, [pc, #104]	; (400818 <ADC_1_init+0x9c>)
  4007b0:	47b8      	blx	r7
#endif
	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_0, ADC_1_ch0_buf, ADC_1_CH0_BUF_SIZE);
  4007b2:	2310      	movs	r3, #16
  4007b4:	f105 0208 	add.w	r2, r5, #8
  4007b8:	4631      	mov	r1, r6
  4007ba:	4620      	mov	r0, r4
  4007bc:	4e17      	ldr	r6, [pc, #92]	; (40081c <ADC_1_init+0xa0>)
  4007be:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_1, ADC_1_ch1_buf, ADC_1_CH1_BUF_SIZE);
  4007c0:	2310      	movs	r3, #16
  4007c2:	f105 0218 	add.w	r2, r5, #24
  4007c6:	2101      	movs	r1, #1
  4007c8:	4620      	mov	r0, r4
  4007ca:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_5, ADC_1_ch5_buf, ADC_1_CH5_BUF_SIZE);
  4007cc:	2310      	movs	r3, #16
  4007ce:	f105 0228 	add.w	r2, r5, #40	; 0x28
  4007d2:	2105      	movs	r1, #5
  4007d4:	4620      	mov	r0, r4
  4007d6:	47b0      	blx	r6

	adc_async_register_channel_buffer(&ADC_1, CONF_ADC_1_CHANNEL_6, ADC_1_ch6_buf, ADC_1_CH6_BUF_SIZE);
  4007d8:	2310      	movs	r3, #16
  4007da:	f105 0238 	add.w	r2, r5, #56	; 0x38
  4007de:	2106      	movs	r1, #6
  4007e0:	4620      	mov	r0, r4
  4007e2:	47b0      	blx	r6
	((Pio *)hw)->PIO_PDR = PIO_PSR_P31;
}

static inline void hri_pio_set_PSR_reg(const void *const hw, hri_pio_psr_reg_t mask)
{
	((Pio *)hw)->PIO_PER = mask;
  4007e4:	2202      	movs	r2, #2
  4007e6:	4b0e      	ldr	r3, [pc, #56]	; (400820 <ADC_1_init+0xa4>)
  4007e8:	601a      	str	r2, [r3, #0]
  4007ea:	f503 7300 	add.w	r3, r3, #512	; 0x200
  4007ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4007f2:	601a      	str	r2, [r3, #0]
  4007f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4007f8:	601a      	str	r2, [r3, #0]
  4007fa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4007fe:	601a      	str	r2, [r3, #0]
	gpio_set_pin_function(PIN_ADC_CURR_C, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_TEMP_1, GPIO_PIN_FUNCTION_OFF);

	gpio_set_pin_function(PIN_ADC_SUPPL_VOLTAGE, GPIO_PIN_FUNCTION_OFF);
}
  400800:	b005      	add	sp, #20
  400802:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400804:	400e0600 	.word	0x400e0600
  400808:	20400260 	.word	0x20400260
  40080c:	204006a0 	.word	0x204006a0
  400810:	20400540 	.word	0x20400540
  400814:	40064000 	.word	0x40064000
  400818:	00400d5d 	.word	0x00400d5d
  40081c:	00400e05 	.word	0x00400e05
  400820:	400e1000 	.word	0x400e1000

00400824 <ADC_0_init>:
{
  400824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400828:	b084      	sub	sp, #16
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  40082a:	4b2a      	ldr	r3, [pc, #168]	; (4008d4 <ADC_0_init+0xb0>)
  40082c:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  40082e:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
  400832:	d103      	bne.n	40083c <ADC_0_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400834:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400838:	4b26      	ldr	r3, [pc, #152]	; (4008d4 <ADC_0_init+0xb0>)
  40083a:	611a      	str	r2, [r3, #16]
	adc_async_init(&ADC_0, AFEC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
  40083c:	4d26      	ldr	r5, [pc, #152]	; (4008d8 <ADC_0_init+0xb4>)
  40083e:	4c27      	ldr	r4, [pc, #156]	; (4008dc <ADC_0_init+0xb8>)
  400840:	2600      	movs	r6, #0
  400842:	9602      	str	r6, [sp, #8]
  400844:	4b26      	ldr	r3, [pc, #152]	; (4008e0 <ADC_0_init+0xbc>)
  400846:	9301      	str	r3, [sp, #4]
  400848:	2706      	movs	r7, #6
  40084a:	9700      	str	r7, [sp, #0]
  40084c:	230a      	movs	r3, #10
  40084e:	f105 0248 	add.w	r2, r5, #72	; 0x48
  400852:	4924      	ldr	r1, [pc, #144]	; (4008e4 <ADC_0_init+0xc0>)
  400854:	4620      	mov	r0, r4
  400856:	f8df 809c 	ldr.w	r8, [pc, #156]	; 4008f4 <ADC_0_init+0xd0>
  40085a:	47c0      	blx	r8
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_0, ADC_0_ch0_buf, ADC_0_CH0_BUF_SIZE);
  40085c:	2310      	movs	r3, #16
  40085e:	f105 0254 	add.w	r2, r5, #84	; 0x54
  400862:	4631      	mov	r1, r6
  400864:	4620      	mov	r0, r4
  400866:	4e20      	ldr	r6, [pc, #128]	; (4008e8 <ADC_0_init+0xc4>)
  400868:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_2, ADC_0_ch2_buf, ADC_0_CH2_BUF_SIZE);
  40086a:	2310      	movs	r3, #16
  40086c:	f105 0264 	add.w	r2, r5, #100	; 0x64
  400870:	2102      	movs	r1, #2
  400872:	4620      	mov	r0, r4
  400874:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_5, ADC_0_ch5_buf, ADC_0_CH5_BUF_SIZE);
  400876:	2310      	movs	r3, #16
  400878:	f105 0274 	add.w	r2, r5, #116	; 0x74
  40087c:	2105      	movs	r1, #5
  40087e:	4620      	mov	r0, r4
  400880:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_6, ADC_0_ch6_buf, ADC_0_CH6_BUF_SIZE);
  400882:	2310      	movs	r3, #16
  400884:	f105 0284 	add.w	r2, r5, #132	; 0x84
  400888:	4639      	mov	r1, r7
  40088a:	4620      	mov	r0, r4
  40088c:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_8, ADC_0_ch8_buf, ADC_0_CH8_BUF_SIZE);
  40088e:	2310      	movs	r3, #16
  400890:	f105 0294 	add.w	r2, r5, #148	; 0x94
  400894:	2108      	movs	r1, #8
  400896:	4620      	mov	r0, r4
  400898:	47b0      	blx	r6
	adc_async_register_channel_buffer(&ADC_0, CONF_ADC_0_CHANNEL_10, ADC_0_ch10_buf, ADC_0_CH10_BUF_SIZE);
  40089a:	2310      	movs	r3, #16
  40089c:	f105 02a4 	add.w	r2, r5, #164	; 0xa4
  4008a0:	210a      	movs	r1, #10
  4008a2:	4620      	mov	r0, r4
  4008a4:	47b0      	blx	r6
  4008a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4008aa:	4b10      	ldr	r3, [pc, #64]	; (4008ec <ADC_0_init+0xc8>)
  4008ac:	601a      	str	r2, [r3, #0]
  4008ae:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4008b2:	2208      	movs	r2, #8
  4008b4:	601a      	str	r2, [r3, #0]
  4008b6:	2204      	movs	r2, #4
  4008b8:	601a      	str	r2, [r3, #0]
  4008ba:	4a0d      	ldr	r2, [pc, #52]	; (4008f0 <ADC_0_init+0xcc>)
  4008bc:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  4008c0:	6011      	str	r1, [r2, #0]
  4008c2:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4008c6:	6011      	str	r1, [r2, #0]
  4008c8:	2201      	movs	r2, #1
  4008ca:	601a      	str	r2, [r3, #0]
}
  4008cc:	b004      	add	sp, #16
  4008ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4008d2:	bf00      	nop
  4008d4:	400e0600 	.word	0x400e0600
  4008d8:	20400260 	.word	0x20400260
  4008dc:	204005c8 	.word	0x204005c8
  4008e0:	204005f4 	.word	0x204005f4
  4008e4:	4003c000 	.word	0x4003c000
  4008e8:	00400e05 	.word	0x00400e05
  4008ec:	400e1400 	.word	0x400e1400
  4008f0:	400e0e00 	.word	0x400e0e00
  4008f4:	00400d5d 	.word	0x00400d5d

004008f8 <EXTERNAL_IRQ_D_init>:
	((Pio *)hw)->PIO_ODR = ~data;
}

static inline void hri_pio_clear_OSR_reg(const void *const hw, hri_pio_osr_reg_t mask)
{
	((Pio *)hw)->PIO_ODR = mask;
  4008f8:	4b04      	ldr	r3, [pc, #16]	; (40090c <EXTERNAL_IRQ_D_init+0x14>)
  4008fa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4008fe:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = ~data;
}

static inline void hri_pio_clear_PUSR_reg(const void *const hw, hri_pio_pusr_reg_t mask)
{
	((Pio *)hw)->PIO_PUDR = mask;
  400900:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = ~data;
}

static inline void hri_pio_clear_PPDSR_reg(const void *const hw, hri_pio_ppdsr_reg_t mask)
{
	((Pio *)hw)->PIO_PPDDR = mask;
  400902:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400906:	601a      	str	r2, [r3, #0]
  400908:	4770      	bx	lr
  40090a:	bf00      	nop
  40090c:	400e1400 	.word	0x400e1400

00400910 <EXTERNAL_IRQ_A_init>:
	((Pio *)hw)->PIO_ODR = mask;
  400910:	4b0a      	ldr	r3, [pc, #40]	; (40093c <EXTERNAL_IRQ_A_init+0x2c>)
  400912:	2204      	movs	r2, #4
  400914:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400916:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400918:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  40091c:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  40091e:	2220      	movs	r2, #32
  400920:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400922:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400924:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400928:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_ODR = mask;
  40092a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40092e:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PUDR = mask;
  400930:	661a      	str	r2, [r3, #96]	; 0x60
	((Pio *)hw)->PIO_PPDDR = mask;
  400932:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PER = mask;
  400936:	601a      	str	r2, [r3, #0]
  400938:	4770      	bx	lr
  40093a:	bf00      	nop
  40093c:	400e0e00 	.word	0x400e0e00

00400940 <PWM_0_PORT_init>:
}

static inline void hri_pio_set_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400940:	4b16      	ldr	r3, [pc, #88]	; (40099c <PWM_0_PORT_init+0x5c>)
  400942:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400944:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  400948:	671a      	str	r2, [r3, #112]	; 0x70
}

static inline void hri_pio_clear_ABCDSR_reg(const void *const hw, uint8_t index, hri_pio_abcdsr_reg_t mask)
{
	PIO_CRITICAL_SECTION_ENTER();
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  40094a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40094c:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
  400950:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400952:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400956:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400958:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40095a:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
  40095e:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400960:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400962:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
  400966:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400968:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40096c:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  40096e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400970:	f022 0202 	bic.w	r2, r2, #2
  400974:	671a      	str	r2, [r3, #112]	; 0x70
  400976:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400978:	f022 0202 	bic.w	r2, r2, #2
  40097c:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  40097e:	2202      	movs	r2, #2
  400980:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400982:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400984:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  400988:	671a      	str	r2, [r3, #112]	; 0x70
  40098a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40098c:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
  400990:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400992:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  400996:	605a      	str	r2, [r3, #4]
  400998:	4770      	bx	lr
  40099a:	bf00      	nop
  40099c:	400e0e00 	.word	0x400e0e00

004009a0 <PWM_0_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  4009a0:	4b04      	ldr	r3, [pc, #16]	; (4009b4 <PWM_0_CLOCK_init+0x14>)
  4009a2:	699b      	ldr	r3, [r3, #24]
  4009a4:	2b00      	cmp	r3, #0
  4009a6:	db03      	blt.n	4009b0 <PWM_0_CLOCK_init+0x10>
	((Pmc *)hw)->PMC_PCER0 = mask;
  4009a8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4009ac:	4b01      	ldr	r3, [pc, #4]	; (4009b4 <PWM_0_CLOCK_init+0x14>)
  4009ae:	611a      	str	r2, [r3, #16]
  4009b0:	4770      	bx	lr
  4009b2:	bf00      	nop
  4009b4:	400e0600 	.word	0x400e0600

004009b8 <PWM_0_init>:
{
	_pmc_enable_periph_clock(ID_PWM0);
}

void PWM_0_init(void)
{
  4009b8:	b508      	push	{r3, lr}
	PWM_0_CLOCK_init();
  4009ba:	4b06      	ldr	r3, [pc, #24]	; (4009d4 <PWM_0_init+0x1c>)
  4009bc:	4798      	blx	r3
	PWM_0_PORT_init();
  4009be:	4b06      	ldr	r3, [pc, #24]	; (4009d8 <PWM_0_init+0x20>)
  4009c0:	4798      	blx	r3
	pwm_init(&PWM_0, PWM0, _pwm_get_pwm());
  4009c2:	4b06      	ldr	r3, [pc, #24]	; (4009dc <PWM_0_init+0x24>)
  4009c4:	4798      	blx	r3
  4009c6:	4602      	mov	r2, r0
  4009c8:	4905      	ldr	r1, [pc, #20]	; (4009e0 <PWM_0_init+0x28>)
  4009ca:	4806      	ldr	r0, [pc, #24]	; (4009e4 <PWM_0_init+0x2c>)
  4009cc:	4b06      	ldr	r3, [pc, #24]	; (4009e8 <PWM_0_init+0x30>)
  4009ce:	4798      	blx	r3
  4009d0:	bd08      	pop	{r3, pc}
  4009d2:	bf00      	nop
  4009d4:	004009a1 	.word	0x004009a1
  4009d8:	00400941 	.word	0x00400941
  4009dc:	00401fd5 	.word	0x00401fd5
  4009e0:	40020000 	.word	0x40020000
  4009e4:	204004e0 	.word	0x204004e0
  4009e8:	00401131 	.word	0x00401131

004009ec <PWM_1_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  4009ec:	4b0c      	ldr	r3, [pc, #48]	; (400a20 <PWM_1_PORT_init+0x34>)
  4009ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4009f0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4009f4:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  4009f6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4009f8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  4009fc:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  4009fe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400a02:	605a      	str	r2, [r3, #4]
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400a04:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
  400a08:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400a0a:	f042 0201 	orr.w	r2, r2, #1
  400a0e:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400a10:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400a12:	f022 0201 	bic.w	r2, r2, #1
  400a16:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400a18:	2201      	movs	r2, #1
  400a1a:	605a      	str	r2, [r3, #4]
  400a1c:	4770      	bx	lr
  400a1e:	bf00      	nop
  400a20:	400e0e00 	.word	0x400e0e00

00400a24 <PWM_1_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400a24:	4b05      	ldr	r3, [pc, #20]	; (400a3c <PWM_1_CLOCK_init+0x18>)
  400a26:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  400a2a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
  400a2e:	d104      	bne.n	400a3a <PWM_1_CLOCK_init+0x16>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400a30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400a34:	4b01      	ldr	r3, [pc, #4]	; (400a3c <PWM_1_CLOCK_init+0x18>)
  400a36:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  400a3a:	4770      	bx	lr
  400a3c:	400e0600 	.word	0x400e0600

00400a40 <PWM_1_init>:
{
	_pmc_enable_periph_clock(ID_PWM1);
}

void PWM_1_init(void)
{
  400a40:	b508      	push	{r3, lr}
	PWM_1_CLOCK_init();
  400a42:	4b06      	ldr	r3, [pc, #24]	; (400a5c <PWM_1_init+0x1c>)
  400a44:	4798      	blx	r3
	PWM_1_PORT_init();
  400a46:	4b06      	ldr	r3, [pc, #24]	; (400a60 <PWM_1_init+0x20>)
  400a48:	4798      	blx	r3
	pwm_init(&PWM_1, PWM1, _pwm_get_pwm());
  400a4a:	4b06      	ldr	r3, [pc, #24]	; (400a64 <PWM_1_init+0x24>)
  400a4c:	4798      	blx	r3
  400a4e:	4602      	mov	r2, r0
  400a50:	4905      	ldr	r1, [pc, #20]	; (400a68 <PWM_1_init+0x28>)
  400a52:	4806      	ldr	r0, [pc, #24]	; (400a6c <PWM_1_init+0x2c>)
  400a54:	4b06      	ldr	r3, [pc, #24]	; (400a70 <PWM_1_init+0x30>)
  400a56:	4798      	blx	r3
  400a58:	bd08      	pop	{r3, pc}
  400a5a:	bf00      	nop
  400a5c:	00400a25 	.word	0x00400a25
  400a60:	004009ed 	.word	0x004009ed
  400a64:	00401fd5 	.word	0x00401fd5
  400a68:	4005c000 	.word	0x4005c000
  400a6c:	20400684 	.word	0x20400684
  400a70:	00401131 	.word	0x00401131

00400a74 <ENCODER_A_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400a74:	4b06      	ldr	r3, [pc, #24]	; (400a90 <ENCODER_A_PORT_init+0x1c>)
  400a76:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400a78:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  400a7c:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400a7e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400a80:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  400a84:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400a86:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400a8a:	605a      	str	r2, [r3, #4]
  400a8c:	4770      	bx	lr
  400a8e:	bf00      	nop
  400a90:	400e0e00 	.word	0x400e0e00

00400a94 <ENCODER_A_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_A_init(void)
{
  400a94:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400a96:	4b09      	ldr	r3, [pc, #36]	; (400abc <ENCODER_A_init+0x28>)
  400a98:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400a9a:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  400a9e:	d103      	bne.n	400aa8 <ENCODER_A_init+0x14>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400aa0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400aa4:	4b05      	ldr	r3, [pc, #20]	; (400abc <ENCODER_A_init+0x28>)
  400aa6:	611a      	str	r2, [r3, #16]
	_pmc_enable_periph_clock(ID_TC0_CHANNEL0);
	ENCODER_A_PORT_init();
  400aa8:	4b05      	ldr	r3, [pc, #20]	; (400ac0 <ENCODER_A_init+0x2c>)
  400aaa:	4798      	blx	r3
	timer_init(&ENCODER_A, TC0, _tc_get_timer());
  400aac:	4b05      	ldr	r3, [pc, #20]	; (400ac4 <ENCODER_A_init+0x30>)
  400aae:	4798      	blx	r3
  400ab0:	4602      	mov	r2, r0
  400ab2:	4905      	ldr	r1, [pc, #20]	; (400ac8 <ENCODER_A_init+0x34>)
  400ab4:	4805      	ldr	r0, [pc, #20]	; (400acc <ENCODER_A_init+0x38>)
  400ab6:	4b06      	ldr	r3, [pc, #24]	; (400ad0 <ENCODER_A_init+0x3c>)
  400ab8:	4798      	blx	r3
  400aba:	bd08      	pop	{r3, pc}
  400abc:	400e0600 	.word	0x400e0600
  400ac0:	00400a75 	.word	0x00400a75
  400ac4:	004021ab 	.word	0x004021ab
  400ac8:	4000c000 	.word	0x4000c000
  400acc:	204005ac 	.word	0x204005ac
  400ad0:	004012e1 	.word	0x004012e1

00400ad4 <ENCODER_B_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400ad4:	4b06      	ldr	r3, [pc, #24]	; (400af0 <ENCODER_B_PORT_init+0x1c>)
  400ad6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400ad8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  400adc:	671a      	str	r2, [r3, #112]	; 0x70
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400ade:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400ae0:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
  400ae4:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400ae6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  400aea:	605a      	str	r2, [r3, #4]
  400aec:	4770      	bx	lr
  400aee:	bf00      	nop
  400af0:	400e1400 	.word	0x400e1400

00400af4 <ENCODER_B_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void ENCODER_B_init(void)
{
  400af4:	b508      	push	{r3, lr}
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  400af6:	4b0a      	ldr	r3, [pc, #40]	; (400b20 <ENCODER_B_init+0x2c>)
  400af8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  400afc:	f413 2f80 	tst.w	r3, #262144	; 0x40000
  400b00:	d104      	bne.n	400b0c <ENCODER_B_init+0x18>
	((Pmc *)hw)->PMC_PCER1 = mask;
  400b02:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400b06:	4b06      	ldr	r3, [pc, #24]	; (400b20 <ENCODER_B_init+0x2c>)
  400b08:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_pmc_enable_periph_clock(ID_TC3_CHANNEL0);
	ENCODER_B_PORT_init();
  400b0c:	4b05      	ldr	r3, [pc, #20]	; (400b24 <ENCODER_B_init+0x30>)
  400b0e:	4798      	blx	r3
	timer_init(&ENCODER_B, TC3, _tc_get_timer());
  400b10:	4b05      	ldr	r3, [pc, #20]	; (400b28 <ENCODER_B_init+0x34>)
  400b12:	4798      	blx	r3
  400b14:	4602      	mov	r2, r0
  400b16:	4905      	ldr	r1, [pc, #20]	; (400b2c <ENCODER_B_init+0x38>)
  400b18:	4805      	ldr	r0, [pc, #20]	; (400b30 <ENCODER_B_init+0x3c>)
  400b1a:	4b06      	ldr	r3, [pc, #24]	; (400b34 <ENCODER_B_init+0x40>)
  400b1c:	4798      	blx	r3
  400b1e:	bd08      	pop	{r3, pc}
  400b20:	400e0600 	.word	0x400e0600
  400b24:	00400ad5 	.word	0x00400ad5
  400b28:	004021ab 	.word	0x004021ab
  400b2c:	40054000 	.word	0x40054000
  400b30:	204004fc 	.word	0x204004fc
  400b34:	004012e1 	.word	0x004012e1

00400b38 <delay_driver_init>:
}

void delay_driver_init(void)
{
  400b38:	b508      	push	{r3, lr}
	delay_init(SysTick);
  400b3a:	4802      	ldr	r0, [pc, #8]	; (400b44 <delay_driver_init+0xc>)
  400b3c:	4b02      	ldr	r3, [pc, #8]	; (400b48 <delay_driver_init+0x10>)
  400b3e:	4798      	blx	r3
  400b40:	bd08      	pop	{r3, pc}
  400b42:	bf00      	nop
  400b44:	e000e010 	.word	0xe000e010
  400b48:	00400f41 	.word	0x00400f41

00400b4c <EDBG_COM_PORT_init>:
	((Pio *)hw)->PIO_ABCDSR[index] &= ~mask;
  400b4c:	4b0f      	ldr	r3, [pc, #60]	; (400b8c <EDBG_COM_PORT_init+0x40>)
  400b4e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400b50:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400b54:	671a      	str	r2, [r3, #112]	; 0x70
  400b56:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b58:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  400b5c:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400b5e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400b62:	605a      	str	r2, [r3, #4]
}

static inline void hri_matrix_set_CCFG_SYSIO_reg(const void *const hw, hri_matrix_ccfg_sysio_reg_t mask)
{
	MATRIX_CRITICAL_SECTION_ENTER();
	((Matrix *)hw)->CCFG_SYSIO |= mask;
  400b64:	4a0a      	ldr	r2, [pc, #40]	; (400b90 <EDBG_COM_PORT_init+0x44>)
  400b66:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  400b6a:	f043 0310 	orr.w	r3, r3, #16
  400b6e:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	((Pio *)hw)->PIO_ABCDSR[index] |= mask;
  400b72:	4b08      	ldr	r3, [pc, #32]	; (400b94 <EDBG_COM_PORT_init+0x48>)
  400b74:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400b76:	f042 0210 	orr.w	r2, r2, #16
  400b7a:	671a      	str	r2, [r3, #112]	; 0x70
  400b7c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400b7e:	f042 0210 	orr.w	r2, r2, #16
  400b82:	675a      	str	r2, [r3, #116]	; 0x74
	((Pio *)hw)->PIO_PDR = mask;
  400b84:	2210      	movs	r2, #16
  400b86:	605a      	str	r2, [r3, #4]
  400b88:	4770      	bx	lr
  400b8a:	bf00      	nop
  400b8c:	400e0e00 	.word	0x400e0e00
  400b90:	40088000 	.word	0x40088000
  400b94:	400e1000 	.word	0x400e1000

00400b98 <EDBG_COM_CLOCK_init>:
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400b98:	4b04      	ldr	r3, [pc, #16]	; (400bac <EDBG_COM_CLOCK_init+0x14>)
  400b9a:	699b      	ldr	r3, [r3, #24]
		if (!hri_pmc_get_PCSR0_reg(PMC, (1 << periph_id))) {
  400b9c:	f413 4f80 	tst.w	r3, #16384	; 0x4000
  400ba0:	d103      	bne.n	400baa <EDBG_COM_CLOCK_init+0x12>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400ba2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400ba6:	4b01      	ldr	r3, [pc, #4]	; (400bac <EDBG_COM_CLOCK_init+0x14>)
  400ba8:	611a      	str	r2, [r3, #16]
  400baa:	4770      	bx	lr
  400bac:	400e0600 	.word	0x400e0600

00400bb0 <EDBG_COM_init>:
{
	_pmc_enable_periph_clock(ID_USART1);
}

void EDBG_COM_init(void)
{
  400bb0:	b508      	push	{r3, lr}
	EDBG_COM_CLOCK_init();
  400bb2:	4b06      	ldr	r3, [pc, #24]	; (400bcc <EDBG_COM_init+0x1c>)
  400bb4:	4798      	blx	r3
	EDBG_COM_PORT_init();
  400bb6:	4b06      	ldr	r3, [pc, #24]	; (400bd0 <EDBG_COM_init+0x20>)
  400bb8:	4798      	blx	r3
	usart_sync_init(&EDBG_COM, USART1, _usart_get_usart_sync());
  400bba:	4b06      	ldr	r3, [pc, #24]	; (400bd4 <EDBG_COM_init+0x24>)
  400bbc:	4798      	blx	r3
  400bbe:	4602      	mov	r2, r0
  400bc0:	4905      	ldr	r1, [pc, #20]	; (400bd8 <EDBG_COM_init+0x28>)
  400bc2:	4806      	ldr	r0, [pc, #24]	; (400bdc <EDBG_COM_init+0x2c>)
  400bc4:	4b06      	ldr	r3, [pc, #24]	; (400be0 <EDBG_COM_init+0x30>)
  400bc6:	4798      	blx	r3
  400bc8:	bd08      	pop	{r3, pc}
  400bca:	bf00      	nop
  400bcc:	00400b99 	.word	0x00400b99
  400bd0:	00400b4d 	.word	0x00400b4d
  400bd4:	004023ed 	.word	0x004023ed
  400bd8:	40028000 	.word	0x40028000
  400bdc:	204005a0 	.word	0x204005a0
  400be0:	00401429 	.word	0x00401429

00400be4 <system_init>:
	CAN_1_PORT_init();
	can_async_init(&CAN_1, MCAN1);
}

void system_init(void)
{
  400be4:	b508      	push	{r3, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
  400be6:	4b32      	ldr	r3, [pc, #200]	; (400cb0 <system_init+0xcc>)
  400be8:	4798      	blx	r3
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400bea:	4b32      	ldr	r3, [pc, #200]	; (400cb4 <system_init+0xd0>)
  400bec:	699b      	ldr	r3, [r3, #24]
  400bee:	f413 6f80 	tst.w	r3, #1024	; 0x400
  400bf2:	d103      	bne.n	400bfc <system_init+0x18>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400bf4:	f44f 6280 	mov.w	r2, #1024	; 0x400
  400bf8:	4b2e      	ldr	r3, [pc, #184]	; (400cb4 <system_init+0xd0>)
  400bfa:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400bfc:	4b2d      	ldr	r3, [pc, #180]	; (400cb4 <system_init+0xd0>)
  400bfe:	699b      	ldr	r3, [r3, #24]
  400c00:	f413 5f80 	tst.w	r3, #4096	; 0x1000
  400c04:	d103      	bne.n	400c0e <system_init+0x2a>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400c06:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  400c0a:	4b2a      	ldr	r3, [pc, #168]	; (400cb4 <system_init+0xd0>)
  400c0c:	611a      	str	r2, [r3, #16]
	tmp = ((Pmc *)hw)->PMC_PCSR0;
  400c0e:	4b29      	ldr	r3, [pc, #164]	; (400cb4 <system_init+0xd0>)
  400c10:	699b      	ldr	r3, [r3, #24]
  400c12:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  400c16:	d103      	bne.n	400c20 <system_init+0x3c>
	((Pmc *)hw)->PMC_PCER0 = mask;
  400c18:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400c1c:	4b25      	ldr	r3, [pc, #148]	; (400cb4 <system_init+0xd0>)
  400c1e:	611a      	str	r2, [r3, #16]
}

static inline void hri_wdt_set_MR_WDDIS_bit(const void *const hw)
{
	WDT_CRITICAL_SECTION_ENTER();
	((Wdt *)hw)->WDT_MR |= WDT_MR_WDDIS;
  400c20:	4a25      	ldr	r2, [pc, #148]	; (400cb8 <system_init+0xd4>)
  400c22:	6853      	ldr	r3, [r2, #4]
  400c24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  400c28:	6053      	str	r3, [r2, #4]
	((Pio *)hw)->PIO_ODR = mask;
  400c2a:	4b24      	ldr	r3, [pc, #144]	; (400cbc <system_init+0xd8>)
  400c2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400c30:	615a      	str	r2, [r3, #20]
	((Pio *)hw)->PIO_PPDDR = mask;
  400c32:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Pio *)hw)->PIO_PUER = mask;
  400c36:	665a      	str	r2, [r3, #100]	; 0x64
	((Pio *)hw)->PIO_PER = mask;
  400c38:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400c3a:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400c3e:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400c40:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400c42:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400c44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  400c48:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400c4a:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400c4c:	601a      	str	r2, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400c4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  400c52:	f44f 7080 	mov.w	r0, #256	; 0x100
  400c56:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400c58:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400c5a:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400c5c:	f44f 7000 	mov.w	r0, #512	; 0x200
  400c60:	6358      	str	r0, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400c62:	6118      	str	r0, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400c64:	6018      	str	r0, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400c66:	f503 7300 	add.w	r3, r3, #512	; 0x200
  400c6a:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400c6c:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400c6e:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400c70:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c74:	6359      	str	r1, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400c76:	6119      	str	r1, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400c78:	6019      	str	r1, [r3, #0]
	((Pio *)hw)->PIO_CODR = mask;
  400c7a:	635a      	str	r2, [r3, #52]	; 0x34
	((Pio *)hw)->PIO_OER = mask;
  400c7c:	611a      	str	r2, [r3, #16]
	((Pio *)hw)->PIO_PER = mask;
  400c7e:	601a      	str	r2, [r3, #0]
	// Set pin direction to output
	gpio_set_pin_direction(PIN_GPIO_6, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(PIN_GPIO_6, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
  400c80:	4b0f      	ldr	r3, [pc, #60]	; (400cc0 <system_init+0xdc>)
  400c82:	4798      	blx	r3
	ADC_1_init();
  400c84:	4b0f      	ldr	r3, [pc, #60]	; (400cc4 <system_init+0xe0>)
  400c86:	4798      	blx	r3
	EXTERNAL_IRQ_D_init();
  400c88:	4b0f      	ldr	r3, [pc, #60]	; (400cc8 <system_init+0xe4>)
  400c8a:	4798      	blx	r3
	EXTERNAL_IRQ_A_init();
  400c8c:	4b0f      	ldr	r3, [pc, #60]	; (400ccc <system_init+0xe8>)
  400c8e:	4798      	blx	r3

	PWM_0_init();
  400c90:	4b0f      	ldr	r3, [pc, #60]	; (400cd0 <system_init+0xec>)
  400c92:	4798      	blx	r3

	PWM_1_init();
  400c94:	4b0f      	ldr	r3, [pc, #60]	; (400cd4 <system_init+0xf0>)
  400c96:	4798      	blx	r3
	ENCODER_A_init();
  400c98:	4b0f      	ldr	r3, [pc, #60]	; (400cd8 <system_init+0xf4>)
  400c9a:	4798      	blx	r3
	ENCODER_B_init();
  400c9c:	4b0f      	ldr	r3, [pc, #60]	; (400cdc <system_init+0xf8>)
  400c9e:	4798      	blx	r3

	delay_driver_init();
  400ca0:	4b0f      	ldr	r3, [pc, #60]	; (400ce0 <system_init+0xfc>)
  400ca2:	4798      	blx	r3

	EDBG_COM_init();
  400ca4:	4b0f      	ldr	r3, [pc, #60]	; (400ce4 <system_init+0x100>)
  400ca6:	4798      	blx	r3

	//CAN_1_init();

	ext_irq_init();
  400ca8:	4b0f      	ldr	r3, [pc, #60]	; (400ce8 <system_init+0x104>)
  400caa:	4798      	blx	r3
  400cac:	bd08      	pop	{r3, pc}
  400cae:	bf00      	nop
  400cb0:	00401871 	.word	0x00401871
  400cb4:	400e0600 	.word	0x400e0600
  400cb8:	400e1850 	.word	0x400e1850
  400cbc:	400e0e00 	.word	0x400e0e00
  400cc0:	00400825 	.word	0x00400825
  400cc4:	0040077d 	.word	0x0040077d
  400cc8:	004008f9 	.word	0x004008f9
  400ccc:	00400911 	.word	0x00400911
  400cd0:	004009b9 	.word	0x004009b9
  400cd4:	00400a41 	.word	0x00400a41
  400cd8:	00400a95 	.word	0x00400a95
  400cdc:	00400af5 	.word	0x00400af5
  400ce0:	00400b39 	.word	0x00400b39
  400ce4:	00400bb1 	.word	0x00400bb1
  400ce8:	00400fb9 	.word	0x00400fb9

00400cec <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
  400cec:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
  400cee:	6983      	ldr	r3, [r0, #24]
  400cf0:	b103      	cbz	r3, 400cf4 <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
  400cf2:	4798      	blx	r3
  400cf4:	bd08      	pop	{r3, pc}

00400cf6 <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
  400cf6:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
  400cf8:	69c3      	ldr	r3, [r0, #28]
  400cfa:	b103      	cbz	r3, 400cfe <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
  400cfc:	4798      	blx	r3
  400cfe:	bd08      	pop	{r3, pc}

00400d00 <adc_async_channel_conversion_done>:
{
  400d00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400d04:	4605      	mov	r5, r0
  400d06:	4688      	mov	r8, r1
  400d08:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
  400d0a:	6a03      	ldr	r3, [r0, #32]
  400d0c:	5c5b      	ldrb	r3, [r3, r1]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
  400d0e:	6a87      	ldr	r7, [r0, #40]	; 0x28
  400d10:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  400d14:	00de      	lsls	r6, r3, #3
  400d16:	19bc      	adds	r4, r7, r6
	ringbuffer_put(&descr_ch->convert, data);
  400d18:	f104 0a04 	add.w	sl, r4, #4
  400d1c:	b2d1      	uxtb	r1, r2
  400d1e:	4650      	mov	r0, sl
  400d20:	4b0c      	ldr	r3, [pc, #48]	; (400d54 <adc_async_channel_conversion_done+0x54>)
  400d22:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
  400d24:	4628      	mov	r0, r5
  400d26:	4b0c      	ldr	r3, [pc, #48]	; (400d58 <adc_async_channel_conversion_done+0x58>)
  400d28:	4798      	blx	r3
  400d2a:	2801      	cmp	r0, #1
  400d2c:	d907      	bls.n	400d3e <adc_async_channel_conversion_done+0x3e>
		ringbuffer_put(&descr_ch->convert, data >> 8);
  400d2e:	ea4f 2119 	mov.w	r1, r9, lsr #8
  400d32:	4650      	mov	r0, sl
  400d34:	4b07      	ldr	r3, [pc, #28]	; (400d54 <adc_async_channel_conversion_done+0x54>)
  400d36:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
  400d38:	8aa3      	ldrh	r3, [r4, #20]
  400d3a:	3301      	adds	r3, #1
  400d3c:	82a3      	strh	r3, [r4, #20]
	++descr_ch->bytes_in_buffer;
  400d3e:	8aa3      	ldrh	r3, [r4, #20]
  400d40:	3301      	adds	r3, #1
  400d42:	82a3      	strh	r3, [r4, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
  400d44:	59bb      	ldr	r3, [r7, r6]
  400d46:	b113      	cbz	r3, 400d4e <adc_async_channel_conversion_done+0x4e>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
  400d48:	4641      	mov	r1, r8
  400d4a:	4628      	mov	r0, r5
  400d4c:	4798      	blx	r3
  400d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400d52:	bf00      	nop
  400d54:	00401541 	.word	0x00401541
  400d58:	00401851 	.word	0x00401851

00400d5c <adc_async_init>:
{
  400d5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400d60:	4616      	mov	r6, r2
  400d62:	461c      	mov	r4, r3
  400d64:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
  400d68:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  400d6a:	4607      	mov	r7, r0
  400d6c:	4689      	mov	r9, r1
  400d6e:	2800      	cmp	r0, #0
  400d70:	bf18      	it	ne
  400d72:	2900      	cmpne	r1, #0
  400d74:	d00b      	beq.n	400d8e <adc_async_init+0x32>
  400d76:	1c13      	adds	r3, r2, #0
  400d78:	bf18      	it	ne
  400d7a:	2301      	movne	r3, #1
  400d7c:	f1b8 0f00 	cmp.w	r8, #0
  400d80:	d017      	beq.n	400db2 <adc_async_init+0x56>
  400d82:	b1b3      	cbz	r3, 400db2 <adc_async_init+0x56>
  400d84:	b10d      	cbz	r5, 400d8a <adc_async_init+0x2e>
  400d86:	2001      	movs	r0, #1
  400d88:	e002      	b.n	400d90 <adc_async_init+0x34>
  400d8a:	2000      	movs	r0, #0
  400d8c:	e000      	b.n	400d90 <adc_async_init+0x34>
  400d8e:	2000      	movs	r0, #0
  400d90:	f8df b068 	ldr.w	fp, [pc, #104]	; 400dfc <adc_async_init+0xa0>
  400d94:	223f      	movs	r2, #63	; 0x3f
  400d96:	4659      	mov	r1, fp
  400d98:	f8df a064 	ldr.w	sl, [pc, #100]	; 400e00 <adc_async_init+0xa4>
  400d9c:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
  400d9e:	1c60      	adds	r0, r4, #1
  400da0:	2240      	movs	r2, #64	; 0x40
  400da2:	4659      	mov	r1, fp
  400da4:	4580      	cmp	r8, r0
  400da6:	bfcc      	ite	gt
  400da8:	2000      	movgt	r0, #0
  400daa:	2001      	movle	r0, #1
  400dac:	47d0      	blx	sl
	for (uint8_t i = 0; i <= channel_max; i++) {
  400dae:	2300      	movs	r3, #0
  400db0:	e005      	b.n	400dbe <adc_async_init+0x62>
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
  400db2:	2000      	movs	r0, #0
  400db4:	e7ec      	b.n	400d90 <adc_async_init+0x34>
		channel_map[i] = 0xFF;
  400db6:	22ff      	movs	r2, #255	; 0xff
  400db8:	54f2      	strb	r2, [r6, r3]
	for (uint8_t i = 0; i <= channel_max; i++) {
  400dba:	3301      	adds	r3, #1
  400dbc:	b2db      	uxtb	r3, r3
  400dbe:	42a3      	cmp	r3, r4
  400dc0:	d9f9      	bls.n	400db6 <adc_async_init+0x5a>
	descr->channel_map    = channel_map;
  400dc2:	623e      	str	r6, [r7, #32]
	descr->channel_max    = channel_max;
  400dc4:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
	descr->channel_amount = channel_amount;
  400dc8:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
	descr->descr_ch       = descr_ch;
  400dcc:	62bd      	str	r5, [r7, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
  400dce:	4649      	mov	r1, r9
  400dd0:	4638      	mov	r0, r7
  400dd2:	4b06      	ldr	r3, [pc, #24]	; (400dec <adc_async_init+0x90>)
  400dd4:	4798      	blx	r3
	if (init_status) {
  400dd6:	4603      	mov	r3, r0
  400dd8:	b928      	cbnz	r0, 400de6 <adc_async_init+0x8a>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
  400dda:	4a05      	ldr	r2, [pc, #20]	; (400df0 <adc_async_init+0x94>)
  400ddc:	60ba      	str	r2, [r7, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
  400dde:	4a05      	ldr	r2, [pc, #20]	; (400df4 <adc_async_init+0x98>)
  400de0:	603a      	str	r2, [r7, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
  400de2:	4a05      	ldr	r2, [pc, #20]	; (400df8 <adc_async_init+0x9c>)
  400de4:	607a      	str	r2, [r7, #4]
}
  400de6:	4618      	mov	r0, r3
  400de8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400dec:	00401791 	.word	0x00401791
  400df0:	00400d01 	.word	0x00400d01
  400df4:	00400ced 	.word	0x00400ced
  400df8:	00400cf7 	.word	0x00400cf7
  400dfc:	004059d0 	.word	0x004059d0
  400e00:	0040149d 	.word	0x0040149d

00400e04 <adc_async_register_channel_buffer>:
{
  400e04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400e08:	460e      	mov	r6, r1
  400e0a:	461f      	mov	r7, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
  400e0c:	4605      	mov	r5, r0
  400e0e:	4690      	mov	r8, r2
  400e10:	2800      	cmp	r0, #0
  400e12:	bf18      	it	ne
  400e14:	2a00      	cmpne	r2, #0
  400e16:	d002      	beq.n	400e1e <adc_async_register_channel_buffer+0x1a>
  400e18:	b9c3      	cbnz	r3, 400e4c <adc_async_register_channel_buffer+0x48>
  400e1a:	2000      	movs	r0, #0
  400e1c:	e000      	b.n	400e20 <adc_async_register_channel_buffer+0x1c>
  400e1e:	2000      	movs	r0, #0
  400e20:	f8df 9094 	ldr.w	r9, [pc, #148]	; 400eb8 <adc_async_register_channel_buffer+0xb4>
  400e24:	2266      	movs	r2, #102	; 0x66
  400e26:	4649      	mov	r1, r9
  400e28:	4c21      	ldr	r4, [pc, #132]	; (400eb0 <adc_async_register_channel_buffer+0xac>)
  400e2a:	47a0      	blx	r4
	ASSERT(descr->channel_max >= channel);
  400e2c:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
  400e30:	2267      	movs	r2, #103	; 0x67
  400e32:	4649      	mov	r1, r9
  400e34:	42b0      	cmp	r0, r6
  400e36:	bf34      	ite	cc
  400e38:	2000      	movcc	r0, #0
  400e3a:	2001      	movcs	r0, #1
  400e3c:	47a0      	blx	r4
	if (descr->channel_map[channel] != 0xFF) {
  400e3e:	6a29      	ldr	r1, [r5, #32]
  400e40:	5d8b      	ldrb	r3, [r1, r6]
  400e42:	2bff      	cmp	r3, #255	; 0xff
  400e44:	d12b      	bne.n	400e9e <adc_async_register_channel_buffer+0x9a>
  400e46:	2400      	movs	r4, #0
  400e48:	4623      	mov	r3, r4
  400e4a:	e003      	b.n	400e54 <adc_async_register_channel_buffer+0x50>
	ASSERT(descr && convert_buffer && convert_buffer_length);
  400e4c:	2001      	movs	r0, #1
  400e4e:	e7e7      	b.n	400e20 <adc_async_register_channel_buffer+0x1c>
	for (i = 0; i <= descr->channel_max; i++) {
  400e50:	3301      	adds	r3, #1
  400e52:	b2db      	uxtb	r3, r3
  400e54:	f895 2024 	ldrb.w	r2, [r5, #36]	; 0x24
  400e58:	4293      	cmp	r3, r2
  400e5a:	d805      	bhi.n	400e68 <adc_async_register_channel_buffer+0x64>
		if (descr->channel_map[i] != 0xFF) {
  400e5c:	5cca      	ldrb	r2, [r1, r3]
  400e5e:	2aff      	cmp	r2, #255	; 0xff
  400e60:	d0f6      	beq.n	400e50 <adc_async_register_channel_buffer+0x4c>
			index++;
  400e62:	3401      	adds	r4, #1
  400e64:	b2e4      	uxtb	r4, r4
  400e66:	e7f3      	b.n	400e50 <adc_async_register_channel_buffer+0x4c>
	if (index > descr->channel_amount) {
  400e68:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
  400e6c:	429c      	cmp	r4, r3
  400e6e:	d819      	bhi.n	400ea4 <adc_async_register_channel_buffer+0xa0>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
  400e70:	6aa8      	ldr	r0, [r5, #40]	; 0x28
  400e72:	eb04 0344 	add.w	r3, r4, r4, lsl #1
  400e76:	ea4f 09c3 	mov.w	r9, r3, lsl #3
  400e7a:	4448      	add	r0, r9
  400e7c:	463a      	mov	r2, r7
  400e7e:	4641      	mov	r1, r8
  400e80:	3004      	adds	r0, #4
  400e82:	4b0c      	ldr	r3, [pc, #48]	; (400eb4 <adc_async_register_channel_buffer+0xb0>)
  400e84:	4798      	blx	r3
  400e86:	4602      	mov	r2, r0
  400e88:	b978      	cbnz	r0, 400eaa <adc_async_register_channel_buffer+0xa6>
	descr->channel_map[channel]            = index;
  400e8a:	6a2b      	ldr	r3, [r5, #32]
  400e8c:	559c      	strb	r4, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
  400e8e:	6aab      	ldr	r3, [r5, #40]	; 0x28
  400e90:	4499      	add	r9, r3
  400e92:	2300      	movs	r3, #0
  400e94:	f8a9 3014 	strh.w	r3, [r9, #20]
}
  400e98:	4610      	mov	r0, r2
  400e9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_INVALID_ARG;
  400e9e:	f06f 020c 	mvn.w	r2, #12
  400ea2:	e7f9      	b.n	400e98 <adc_async_register_channel_buffer+0x94>
		return ERR_NO_RESOURCE;
  400ea4:	f06f 021b 	mvn.w	r2, #27
  400ea8:	e7f6      	b.n	400e98 <adc_async_register_channel_buffer+0x94>
		return ERR_INVALID_ARG;
  400eaa:	f06f 020c 	mvn.w	r2, #12
  400eae:	e7f3      	b.n	400e98 <adc_async_register_channel_buffer+0x94>
  400eb0:	0040149d 	.word	0x0040149d
  400eb4:	004014fd 	.word	0x004014fd
  400eb8:	004059d0 	.word	0x004059d0

00400ebc <adc_async_enable_channel>:
{
  400ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400ebe:	460d      	mov	r5, r1
	ASSERT(descr);
  400ec0:	4f0b      	ldr	r7, [pc, #44]	; (400ef0 <adc_async_enable_channel+0x34>)
  400ec2:	4604      	mov	r4, r0
  400ec4:	2283      	movs	r2, #131	; 0x83
  400ec6:	4639      	mov	r1, r7
  400ec8:	3000      	adds	r0, #0
  400eca:	bf18      	it	ne
  400ecc:	2001      	movne	r0, #1
  400ece:	4e09      	ldr	r6, [pc, #36]	; (400ef4 <adc_async_enable_channel+0x38>)
  400ed0:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
  400ed2:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
  400ed6:	2284      	movs	r2, #132	; 0x84
  400ed8:	4639      	mov	r1, r7
  400eda:	42a8      	cmp	r0, r5
  400edc:	bf34      	ite	cc
  400ede:	2000      	movcc	r0, #0
  400ee0:	2001      	movcs	r0, #1
  400ee2:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
  400ee4:	4629      	mov	r1, r5
  400ee6:	4620      	mov	r0, r4
  400ee8:	4b03      	ldr	r3, [pc, #12]	; (400ef8 <adc_async_enable_channel+0x3c>)
  400eea:	4798      	blx	r3
}
  400eec:	2000      	movs	r0, #0
  400eee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400ef0:	004059d0 	.word	0x004059d0
  400ef4:	0040149d 	.word	0x0040149d
  400ef8:	00401845 	.word	0x00401845

00400efc <adc_async_start_conversion>:
{
  400efc:	b510      	push	{r4, lr}
	ASSERT(descr);
  400efe:	4604      	mov	r4, r0
  400f00:	22d6      	movs	r2, #214	; 0xd6
  400f02:	4905      	ldr	r1, [pc, #20]	; (400f18 <adc_async_start_conversion+0x1c>)
  400f04:	3000      	adds	r0, #0
  400f06:	bf18      	it	ne
  400f08:	2001      	movne	r0, #1
  400f0a:	4b04      	ldr	r3, [pc, #16]	; (400f1c <adc_async_start_conversion+0x20>)
  400f0c:	4798      	blx	r3
	_adc_async_convert(&descr->device);
  400f0e:	4620      	mov	r0, r4
  400f10:	4b03      	ldr	r3, [pc, #12]	; (400f20 <adc_async_start_conversion+0x24>)
  400f12:	4798      	blx	r3
}
  400f14:	2000      	movs	r0, #0
  400f16:	bd10      	pop	{r4, pc}
  400f18:	004059d0 	.word	0x004059d0
  400f1c:	0040149d 	.word	0x0040149d
  400f20:	00401855 	.word	0x00401855

00400f24 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  400f24:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
  400f28:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  400f2a:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  400f2c:	f3bf 8f5f 	dmb	sy
  400f30:	4770      	bx	lr

00400f32 <atomic_leave_critical>:
  400f32:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
  400f36:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
  400f38:	f383 8810 	msr	PRIMASK, r3
  400f3c:	4770      	bx	lr
	...

00400f40 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
  400f40:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
  400f42:	4b02      	ldr	r3, [pc, #8]	; (400f4c <delay_init+0xc>)
  400f44:	6018      	str	r0, [r3, #0]
  400f46:	4b02      	ldr	r3, [pc, #8]	; (400f50 <delay_init+0x10>)
  400f48:	4798      	blx	r3
  400f4a:	bd08      	pop	{r3, pc}
  400f4c:	20400314 	.word	0x20400314
  400f50:	00401fed 	.word	0x00401fed

00400f54 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
  400f54:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
  400f56:	4b04      	ldr	r3, [pc, #16]	; (400f68 <delay_ms+0x14>)
  400f58:	681c      	ldr	r4, [r3, #0]
  400f5a:	4b04      	ldr	r3, [pc, #16]	; (400f6c <delay_ms+0x18>)
  400f5c:	4798      	blx	r3
  400f5e:	4601      	mov	r1, r0
  400f60:	4620      	mov	r0, r4
  400f62:	4b03      	ldr	r3, [pc, #12]	; (400f70 <delay_ms+0x1c>)
  400f64:	4798      	blx	r3
  400f66:	bd10      	pop	{r4, pc}
  400f68:	20400314 	.word	0x20400314
  400f6c:	0040185d 	.word	0x0040185d
  400f70:	00401ff9 	.word	0x00401ff9

00400f74 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
  400f74:	b538      	push	{r3, r4, r5, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
  400f76:	2504      	movs	r5, #4
  400f78:	2400      	movs	r4, #0

	while (upper >= lower) {
  400f7a:	e007      	b.n	400f8c <process_ext_irq+0x18>
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
			if (ext_irqs[middle].cb) {
  400f7c:	4a0d      	ldr	r2, [pc, #52]	; (400fb4 <process_ext_irq+0x40>)
  400f7e:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
  400f82:	b1b3      	cbz	r3, 400fb2 <process_ext_irq+0x3e>
				ext_irqs[middle].cb();
  400f84:	4798      	blx	r3
  400f86:	bd38      	pop	{r3, r4, r5, pc}
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
		} else {
			upper = middle - 1;
  400f88:	3a01      	subs	r2, #1
  400f8a:	b2d5      	uxtb	r5, r2
	while (upper >= lower) {
  400f8c:	42ac      	cmp	r4, r5
  400f8e:	d810      	bhi.n	400fb2 <process_ext_irq+0x3e>
		middle = (upper + lower) >> 1;
  400f90:	192b      	adds	r3, r5, r4
  400f92:	105b      	asrs	r3, r3, #1
  400f94:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
  400f96:	2a03      	cmp	r2, #3
  400f98:	d80b      	bhi.n	400fb2 <process_ext_irq+0x3e>
  400f9a:	4613      	mov	r3, r2
		if (ext_irqs[middle].pin == pin) {
  400f9c:	4905      	ldr	r1, [pc, #20]	; (400fb4 <process_ext_irq+0x40>)
  400f9e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
  400fa2:	6849      	ldr	r1, [r1, #4]
  400fa4:	4281      	cmp	r1, r0
  400fa6:	d0e9      	beq.n	400f7c <process_ext_irq+0x8>
		if (ext_irqs[middle].pin < pin) {
  400fa8:	4281      	cmp	r1, r0
  400faa:	d2ed      	bcs.n	400f88 <process_ext_irq+0x14>
			lower = middle + 1;
  400fac:	3201      	adds	r2, #1
  400fae:	b2d4      	uxtb	r4, r2
  400fb0:	e7ec      	b.n	400f8c <process_ext_irq+0x18>
  400fb2:	bd38      	pop	{r3, r4, r5, pc}
  400fb4:	20400318 	.word	0x20400318

00400fb8 <ext_irq_init>:
{
  400fb8:	b508      	push	{r3, lr}
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  400fba:	2300      	movs	r3, #0
  400fbc:	e00a      	b.n	400fd4 <ext_irq_init+0x1c>
		ext_irqs[i].pin = 0xFFFFFFFF;
  400fbe:	4a08      	ldr	r2, [pc, #32]	; (400fe0 <ext_irq_init+0x28>)
  400fc0:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
  400fc4:	f04f 30ff 	mov.w	r0, #4294967295
  400fc8:	6048      	str	r0, [r1, #4]
		ext_irqs[i].cb  = NULL;
  400fca:	2100      	movs	r1, #0
  400fcc:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  400fd0:	3301      	adds	r3, #1
  400fd2:	b29b      	uxth	r3, r3
  400fd4:	2b03      	cmp	r3, #3
  400fd6:	d9f2      	bls.n	400fbe <ext_irq_init+0x6>
	return _ext_irq_init(process_ext_irq);
  400fd8:	4802      	ldr	r0, [pc, #8]	; (400fe4 <ext_irq_init+0x2c>)
  400fda:	4b03      	ldr	r3, [pc, #12]	; (400fe8 <ext_irq_init+0x30>)
  400fdc:	4798      	blx	r3
}
  400fde:	bd08      	pop	{r3, pc}
  400fe0:	20400318 	.word	0x20400318
  400fe4:	00400f75 	.word	0x00400f75
  400fe8:	00401ba1 	.word	0x00401ba1

00400fec <ext_irq_register>:
{
  400fec:	b5f0      	push	{r4, r5, r6, r7, lr}
  400fee:	b083      	sub	sp, #12
  400ff0:	4605      	mov	r5, r0
	uint8_t i = 0, j = 0;
  400ff2:	2300      	movs	r3, #0
	for (; i < EXT_IRQ_AMOUNT; i++) {
  400ff4:	2b03      	cmp	r3, #3
  400ff6:	d80e      	bhi.n	401016 <ext_irq_register+0x2a>
		if (ext_irqs[i].pin == pin) {
  400ff8:	4618      	mov	r0, r3
  400ffa:	4a2e      	ldr	r2, [pc, #184]	; (4010b4 <ext_irq_register+0xc8>)
  400ffc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  401000:	6852      	ldr	r2, [r2, #4]
  401002:	42aa      	cmp	r2, r5
  401004:	d002      	beq.n	40100c <ext_irq_register+0x20>
	for (; i < EXT_IRQ_AMOUNT; i++) {
  401006:	3301      	adds	r3, #1
  401008:	b2db      	uxtb	r3, r3
  40100a:	e7f3      	b.n	400ff4 <ext_irq_register+0x8>
			ext_irqs[i].cb = cb;
  40100c:	4b29      	ldr	r3, [pc, #164]	; (4010b4 <ext_irq_register+0xc8>)
  40100e:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
			found          = true;
  401012:	2701      	movs	r7, #1
			break;
  401014:	e000      	b.n	401018 <ext_irq_register+0x2c>
	bool    found = false;
  401016:	2700      	movs	r7, #0
	if (NULL == cb) {
  401018:	b159      	cbz	r1, 401032 <ext_irq_register+0x46>
	if (!found) {
  40101a:	2f00      	cmp	r7, #0
  40101c:	d13d      	bne.n	40109a <ext_irq_register+0xae>
  40101e:	2600      	movs	r6, #0
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  401020:	2e03      	cmp	r6, #3
  401022:	d813      	bhi.n	40104c <ext_irq_register+0x60>
			if (NULL == ext_irqs[i].cb) {
  401024:	4b23      	ldr	r3, [pc, #140]	; (4010b4 <ext_irq_register+0xc8>)
  401026:	f853 3036 	ldr.w	r3, [r3, r6, lsl #3]
  40102a:	b143      	cbz	r3, 40103e <ext_irq_register+0x52>
		for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
  40102c:	3601      	adds	r6, #1
  40102e:	b2f6      	uxtb	r6, r6
  401030:	e7f6      	b.n	401020 <ext_irq_register+0x34>
		if (!found) {
  401032:	2f00      	cmp	r7, #0
  401034:	d038      	beq.n	4010a8 <ext_irq_register+0xbc>
		return _ext_irq_enable(pin, false);
  401036:	4628      	mov	r0, r5
  401038:	4b1f      	ldr	r3, [pc, #124]	; (4010b8 <ext_irq_register+0xcc>)
  40103a:	4798      	blx	r3
  40103c:	e032      	b.n	4010a4 <ext_irq_register+0xb8>
				ext_irqs[i].cb  = cb;
  40103e:	4b1d      	ldr	r3, [pc, #116]	; (4010b4 <ext_irq_register+0xc8>)
  401040:	f843 1036 	str.w	r1, [r3, r6, lsl #3]
				ext_irqs[i].pin = pin;
  401044:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  401048:	605d      	str	r5, [r3, #4]
				found           = true;
  40104a:	2701      	movs	r7, #1
  40104c:	2300      	movs	r3, #0
  40104e:	e001      	b.n	401054 <ext_irq_register+0x68>
		for (; (j < EXT_IRQ_AMOUNT) && (i < EXT_IRQ_AMOUNT); j++) {
  401050:	3301      	adds	r3, #1
  401052:	b2db      	uxtb	r3, r3
  401054:	2b03      	cmp	r3, #3
  401056:	bf98      	it	ls
  401058:	2e03      	cmpls	r6, #3
  40105a:	d81e      	bhi.n	40109a <ext_irq_register+0xae>
			if ((ext_irqs[i].pin < ext_irqs[j].pin) && (ext_irqs[j].pin != 0xFFFFFFFF)) {
  40105c:	46b6      	mov	lr, r6
  40105e:	4a15      	ldr	r2, [pc, #84]	; (4010b4 <ext_irq_register+0xc8>)
  401060:	eb02 01c6 	add.w	r1, r2, r6, lsl #3
  401064:	6848      	ldr	r0, [r1, #4]
  401066:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
  40106a:	6852      	ldr	r2, [r2, #4]
  40106c:	4290      	cmp	r0, r2
  40106e:	d2ef      	bcs.n	401050 <ext_irq_register+0x64>
  401070:	f1b2 3fff 	cmp.w	r2, #4294967295
  401074:	d0ec      	beq.n	401050 <ext_irq_register+0x64>
				struct ext_irq tmp = ext_irqs[j];
  401076:	4c0f      	ldr	r4, [pc, #60]	; (4010b4 <ext_irq_register+0xc8>)
  401078:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
  40107c:	e892 0003 	ldmia.w	r2, {r0, r1}
  401080:	e88d 0003 	stmia.w	sp, {r0, r1}
				ext_irqs[j] = ext_irqs[i];
  401084:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
  401088:	e894 0003 	ldmia.w	r4, {r0, r1}
  40108c:	e882 0003 	stmia.w	r2, {r0, r1}
				ext_irqs[i] = tmp;
  401090:	e89d 0003 	ldmia.w	sp, {r0, r1}
  401094:	e884 0003 	stmia.w	r4, {r0, r1}
  401098:	e7da      	b.n	401050 <ext_irq_register+0x64>
	if (!found) {
  40109a:	b147      	cbz	r7, 4010ae <ext_irq_register+0xc2>
	return _ext_irq_enable(pin, true);
  40109c:	2101      	movs	r1, #1
  40109e:	4628      	mov	r0, r5
  4010a0:	4b05      	ldr	r3, [pc, #20]	; (4010b8 <ext_irq_register+0xcc>)
  4010a2:	4798      	blx	r3
}
  4010a4:	b003      	add	sp, #12
  4010a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return ERR_INVALID_ARG;
  4010a8:	f06f 000c 	mvn.w	r0, #12
  4010ac:	e7fa      	b.n	4010a4 <ext_irq_register+0xb8>
		return ERR_INVALID_ARG;
  4010ae:	f06f 000c 	mvn.w	r0, #12
  4010b2:	e7f7      	b.n	4010a4 <ext_irq_register+0xb8>
  4010b4:	20400318 	.word	0x20400318
  4010b8:	00401bc9 	.word	0x00401bc9

004010bc <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  4010bc:	b570      	push	{r4, r5, r6, lr}
  4010be:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  4010c0:	4604      	mov	r4, r0
  4010c2:	460d      	mov	r5, r1
  4010c4:	2800      	cmp	r0, #0
  4010c6:	bf18      	it	ne
  4010c8:	2900      	cmpne	r1, #0
  4010ca:	bf14      	ite	ne
  4010cc:	2001      	movne	r0, #1
  4010ce:	2000      	moveq	r0, #0
  4010d0:	2234      	movs	r2, #52	; 0x34
  4010d2:	4904      	ldr	r1, [pc, #16]	; (4010e4 <io_write+0x28>)
  4010d4:	4b04      	ldr	r3, [pc, #16]	; (4010e8 <io_write+0x2c>)
  4010d6:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
  4010d8:	6823      	ldr	r3, [r4, #0]
  4010da:	4632      	mov	r2, r6
  4010dc:	4629      	mov	r1, r5
  4010de:	4620      	mov	r0, r4
  4010e0:	4798      	blx	r3
}
  4010e2:	bd70      	pop	{r4, r5, r6, pc}
  4010e4:	004059ec 	.word	0x004059ec
  4010e8:	0040149d 	.word	0x0040149d

004010ec <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  4010ec:	b570      	push	{r4, r5, r6, lr}
  4010ee:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
  4010f0:	4604      	mov	r4, r0
  4010f2:	460d      	mov	r5, r1
  4010f4:	2800      	cmp	r0, #0
  4010f6:	bf18      	it	ne
  4010f8:	2900      	cmpne	r1, #0
  4010fa:	bf14      	ite	ne
  4010fc:	2001      	movne	r0, #1
  4010fe:	2000      	moveq	r0, #0
  401100:	223d      	movs	r2, #61	; 0x3d
  401102:	4904      	ldr	r1, [pc, #16]	; (401114 <io_read+0x28>)
  401104:	4b04      	ldr	r3, [pc, #16]	; (401118 <io_read+0x2c>)
  401106:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
  401108:	6863      	ldr	r3, [r4, #4]
  40110a:	4632      	mov	r2, r6
  40110c:	4629      	mov	r1, r5
  40110e:	4620      	mov	r0, r4
  401110:	4798      	blx	r3
}
  401112:	bd70      	pop	{r4, r5, r6, pc}
  401114:	004059ec 	.word	0x004059ec
  401118:	0040149d 	.word	0x0040149d

0040111c <pwm_period_expired>:

/**
 * \internal Process interrupts caused by period experied
 */
static void pwm_period_expired(struct _pwm_device *device)
{
  40111c:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.period) {
  40111e:	6943      	ldr	r3, [r0, #20]
  401120:	b103      	cbz	r3, 401124 <pwm_period_expired+0x8>
		descr->pwm_cb.period(descr);
  401122:	4798      	blx	r3
  401124:	bd08      	pop	{r3, pc}

00401126 <pwm_detect_fault>:

/**
 * \internal Process interrupts caused by pwm fault
 */
static void pwm_detect_fault(struct _pwm_device *device)
{
  401126:	b508      	push	{r3, lr}
	struct pwm_descriptor *const descr = CONTAINER_OF(device, struct pwm_descriptor, device);

	if (descr->pwm_cb.error) {
  401128:	6983      	ldr	r3, [r0, #24]
  40112a:	b103      	cbz	r3, 40112e <pwm_detect_fault+0x8>
		descr->pwm_cb.error(descr);
  40112c:	4798      	blx	r3
  40112e:	bd08      	pop	{r3, pc}

00401130 <pwm_init>:
{
  401130:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  401132:	4604      	mov	r4, r0
  401134:	460d      	mov	r5, r1
  401136:	2800      	cmp	r0, #0
  401138:	bf18      	it	ne
  40113a:	2900      	cmpne	r1, #0
  40113c:	bf14      	ite	ne
  40113e:	2001      	movne	r0, #1
  401140:	2000      	moveq	r0, #0
  401142:	2233      	movs	r2, #51	; 0x33
  401144:	4906      	ldr	r1, [pc, #24]	; (401160 <pwm_init+0x30>)
  401146:	4b07      	ldr	r3, [pc, #28]	; (401164 <pwm_init+0x34>)
  401148:	4798      	blx	r3
	_pwm_init(&descr->device, hw);
  40114a:	4629      	mov	r1, r5
  40114c:	4620      	mov	r0, r4
  40114e:	4b06      	ldr	r3, [pc, #24]	; (401168 <pwm_init+0x38>)
  401150:	4798      	blx	r3
	descr->device.callback.pwm_period_cb = pwm_period_expired;
  401152:	4b06      	ldr	r3, [pc, #24]	; (40116c <pwm_init+0x3c>)
  401154:	6023      	str	r3, [r4, #0]
	descr->device.callback.pwm_error_cb  = pwm_detect_fault;
  401156:	4b06      	ldr	r3, [pc, #24]	; (401170 <pwm_init+0x40>)
  401158:	6063      	str	r3, [r4, #4]
}
  40115a:	2000      	movs	r0, #0
  40115c:	bd38      	pop	{r3, r4, r5, pc}
  40115e:	bf00      	nop
  401160:	00405a00 	.word	0x00405a00
  401164:	0040149d 	.word	0x0040149d
  401168:	00401d69 	.word	0x00401d69
  40116c:	0040111d 	.word	0x0040111d
  401170:	00401127 	.word	0x00401127

00401174 <pwm_enable>:
{
  401174:	b510      	push	{r4, lr}
	ASSERT(descr);
  401176:	4604      	mov	r4, r0
  401178:	224a      	movs	r2, #74	; 0x4a
  40117a:	4909      	ldr	r1, [pc, #36]	; (4011a0 <pwm_enable+0x2c>)
  40117c:	3000      	adds	r0, #0
  40117e:	bf18      	it	ne
  401180:	2001      	movne	r0, #1
  401182:	4b08      	ldr	r3, [pc, #32]	; (4011a4 <pwm_enable+0x30>)
  401184:	4798      	blx	r3
	if (_pwm_is_enabled(&descr->device)) {
  401186:	4620      	mov	r0, r4
  401188:	4b07      	ldr	r3, [pc, #28]	; (4011a8 <pwm_enable+0x34>)
  40118a:	4798      	blx	r3
  40118c:	b920      	cbnz	r0, 401198 <pwm_enable+0x24>
	_pwm_enable(&descr->device);
  40118e:	4620      	mov	r0, r4
  401190:	4b06      	ldr	r3, [pc, #24]	; (4011ac <pwm_enable+0x38>)
  401192:	4798      	blx	r3
	return ERR_NONE;
  401194:	2000      	movs	r0, #0
  401196:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  401198:	f06f 0010 	mvn.w	r0, #16
}
  40119c:	bd10      	pop	{r4, pc}
  40119e:	bf00      	nop
  4011a0:	00405a00 	.word	0x00405a00
  4011a4:	0040149d 	.word	0x0040149d
  4011a8:	00401f45 	.word	0x00401f45
  4011ac:	00401ea1 	.word	0x00401ea1

004011b0 <pwm_register_callback>:
{
  4011b0:	b570      	push	{r4, r5, r6, lr}
	switch (type) {
  4011b2:	460d      	mov	r5, r1
  4011b4:	b121      	cbz	r1, 4011c0 <pwm_register_callback+0x10>
  4011b6:	2901      	cmp	r1, #1
  4011b8:	d015      	beq.n	4011e6 <pwm_register_callback+0x36>
		return ERR_INVALID_ARG;
  4011ba:	f06f 000c 	mvn.w	r0, #12
}
  4011be:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.period = cb;
  4011c0:	6142      	str	r2, [r0, #20]
  4011c2:	4616      	mov	r6, r2
  4011c4:	4604      	mov	r4, r0
	ASSERT(descr);
  4011c6:	2272      	movs	r2, #114	; 0x72
  4011c8:	4908      	ldr	r1, [pc, #32]	; (4011ec <pwm_register_callback+0x3c>)
  4011ca:	3000      	adds	r0, #0
  4011cc:	bf18      	it	ne
  4011ce:	2001      	movne	r0, #1
  4011d0:	4b07      	ldr	r3, [pc, #28]	; (4011f0 <pwm_register_callback+0x40>)
  4011d2:	4798      	blx	r3
	_pwm_set_irq_state(&descr->device, (enum _pwm_callback_type)type, NULL != cb);
  4011d4:	1c32      	adds	r2, r6, #0
  4011d6:	bf18      	it	ne
  4011d8:	2201      	movne	r2, #1
  4011da:	4629      	mov	r1, r5
  4011dc:	4620      	mov	r0, r4
  4011de:	4b05      	ldr	r3, [pc, #20]	; (4011f4 <pwm_register_callback+0x44>)
  4011e0:	4798      	blx	r3
	return ERR_NONE;
  4011e2:	2000      	movs	r0, #0
  4011e4:	bd70      	pop	{r4, r5, r6, pc}
		descr->pwm_cb.error = cb;
  4011e6:	6182      	str	r2, [r0, #24]
		break;
  4011e8:	e7eb      	b.n	4011c2 <pwm_register_callback+0x12>
  4011ea:	bf00      	nop
  4011ec:	00405a00 	.word	0x00405a00
  4011f0:	0040149d 	.word	0x0040149d
  4011f4:	00401f75 	.word	0x00401f75

004011f8 <pwm_set_parameters>:
{
  4011f8:	b570      	push	{r4, r5, r6, lr}
  4011fa:	460d      	mov	r5, r1
  4011fc:	4616      	mov	r6, r2
	ASSERT(descr);
  4011fe:	4604      	mov	r4, r0
  401200:	227c      	movs	r2, #124	; 0x7c
  401202:	4906      	ldr	r1, [pc, #24]	; (40121c <pwm_set_parameters+0x24>)
  401204:	3000      	adds	r0, #0
  401206:	bf18      	it	ne
  401208:	2001      	movne	r0, #1
  40120a:	4b05      	ldr	r3, [pc, #20]	; (401220 <pwm_set_parameters+0x28>)
  40120c:	4798      	blx	r3
	_pwm_set_param(&descr->device, period, duty_cycle);
  40120e:	4632      	mov	r2, r6
  401210:	4629      	mov	r1, r5
  401212:	4620      	mov	r0, r4
  401214:	4b03      	ldr	r3, [pc, #12]	; (401224 <pwm_set_parameters+0x2c>)
  401216:	4798      	blx	r3
}
  401218:	2000      	movs	r0, #0
  40121a:	bd70      	pop	{r4, r5, r6, pc}
  40121c:	00405a00 	.word	0x00405a00
  401220:	0040149d 	.word	0x0040149d
  401224:	00401ee5 	.word	0x00401ee5

00401228 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
  401228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
  40122a:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
  40122c:	b117      	cbz	r7, 401234 <timer_add_timer_task+0xc>
  40122e:	463c      	mov	r4, r7
  401230:	2600      	movs	r6, #0
  401232:	e00b      	b.n	40124c <timer_add_timer_task+0x24>
		list_insert_as_head(list, new_task);
  401234:	4b0e      	ldr	r3, [pc, #56]	; (401270 <timer_add_timer_task+0x48>)
  401236:	4798      	blx	r3
		return;
  401238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
  40123a:	68a5      	ldr	r5, [r4, #8]
  40123c:	442b      	add	r3, r5
  40123e:	1a9b      	subs	r3, r3, r2
  401240:	3301      	adds	r3, #1
		}
		if (time_left >= new_task->interval)
  401242:	688d      	ldr	r5, [r1, #8]
  401244:	42ab      	cmp	r3, r5
  401246:	d209      	bcs.n	40125c <timer_add_timer_task+0x34>
			break;
		prev = it;
  401248:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
  40124a:	6824      	ldr	r4, [r4, #0]
  40124c:	b134      	cbz	r4, 40125c <timer_add_timer_task+0x34>
		if (it->time_label <= time) {
  40124e:	6863      	ldr	r3, [r4, #4]
  401250:	4293      	cmp	r3, r2
  401252:	d8f2      	bhi.n	40123a <timer_add_timer_task+0x12>
			time_left = it->interval - (time - it->time_label);
  401254:	68a5      	ldr	r5, [r4, #8]
  401256:	1a9b      	subs	r3, r3, r2
  401258:	442b      	add	r3, r5
  40125a:	e7f2      	b.n	401242 <timer_add_timer_task+0x1a>
	}

	if (it == head) {
  40125c:	42bc      	cmp	r4, r7
  40125e:	d003      	beq.n	401268 <timer_add_timer_task+0x40>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
  401260:	4630      	mov	r0, r6
  401262:	4b04      	ldr	r3, [pc, #16]	; (401274 <timer_add_timer_task+0x4c>)
  401264:	4798      	blx	r3
  401266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
  401268:	4b01      	ldr	r3, [pc, #4]	; (401270 <timer_add_timer_task+0x48>)
  40126a:	4798      	blx	r3
  40126c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40126e:	bf00      	nop
  401270:	004014b9 	.word	0x004014b9
  401274:	004014e5 	.word	0x004014e5

00401278 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
  401278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40127a:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
  40127c:	6906      	ldr	r6, [r0, #16]
  40127e:	3601      	adds	r6, #1
  401280:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
  401282:	7e03      	ldrb	r3, [r0, #24]
  401284:	f013 0f01 	tst.w	r3, #1
  401288:	d105      	bne.n	401296 <timer_process_counted+0x1e>
  40128a:	7e03      	ldrb	r3, [r0, #24]
  40128c:	f013 0f02 	tst.w	r3, #2
  401290:	d101      	bne.n	401296 <timer_process_counted+0x1e>
  401292:	4605      	mov	r5, r0
  401294:	e009      	b.n	4012aa <timer_process_counted+0x32>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
  401296:	7e03      	ldrb	r3, [r0, #24]
  401298:	f043 0302 	orr.w	r3, r3, #2
  40129c:	7603      	strb	r3, [r0, #24]
		return;
  40129e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4012a0:	696f      	ldr	r7, [r5, #20]
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
  4012a2:	68e3      	ldr	r3, [r4, #12]
  4012a4:	4620      	mov	r0, r4
  4012a6:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
  4012a8:	463c      	mov	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
  4012aa:	b19c      	cbz	r4, 4012d4 <timer_process_counted+0x5c>
  4012ac:	6863      	ldr	r3, [r4, #4]
  4012ae:	1af3      	subs	r3, r6, r3
  4012b0:	68a2      	ldr	r2, [r4, #8]
  4012b2:	4293      	cmp	r3, r2
  4012b4:	d30e      	bcc.n	4012d4 <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
  4012b6:	f105 0714 	add.w	r7, r5, #20
  4012ba:	4638      	mov	r0, r7
  4012bc:	4b06      	ldr	r3, [pc, #24]	; (4012d8 <timer_process_counted+0x60>)
  4012be:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
  4012c0:	7c23      	ldrb	r3, [r4, #16]
  4012c2:	2b01      	cmp	r3, #1
  4012c4:	d1ec      	bne.n	4012a0 <timer_process_counted+0x28>
			tmp->time_label = time;
  4012c6:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
  4012c8:	4632      	mov	r2, r6
  4012ca:	4621      	mov	r1, r4
  4012cc:	4638      	mov	r0, r7
  4012ce:	4b03      	ldr	r3, [pc, #12]	; (4012dc <timer_process_counted+0x64>)
  4012d0:	4798      	blx	r3
  4012d2:	e7e5      	b.n	4012a0 <timer_process_counted+0x28>
  4012d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4012d6:	bf00      	nop
  4012d8:	004014ed 	.word	0x004014ed
  4012dc:	00401229 	.word	0x00401229

004012e0 <timer_init>:
{
  4012e0:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  4012e2:	4604      	mov	r4, r0
  4012e4:	460d      	mov	r5, r1
  4012e6:	2800      	cmp	r0, #0
  4012e8:	bf18      	it	ne
  4012ea:	2900      	cmpne	r1, #0
  4012ec:	bf14      	ite	ne
  4012ee:	2001      	movne	r0, #1
  4012f0:	2000      	moveq	r0, #0
  4012f2:	223b      	movs	r2, #59	; 0x3b
  4012f4:	4905      	ldr	r1, [pc, #20]	; (40130c <timer_init+0x2c>)
  4012f6:	4b06      	ldr	r3, [pc, #24]	; (401310 <timer_init+0x30>)
  4012f8:	4798      	blx	r3
	_timer_init(&descr->device, hw);
  4012fa:	4629      	mov	r1, r5
  4012fc:	4620      	mov	r0, r4
  4012fe:	4b05      	ldr	r3, [pc, #20]	; (401314 <timer_init+0x34>)
  401300:	4798      	blx	r3
	descr->time                           = 0;
  401302:	2000      	movs	r0, #0
  401304:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
  401306:	4b04      	ldr	r3, [pc, #16]	; (401318 <timer_init+0x38>)
  401308:	6023      	str	r3, [r4, #0]
}
  40130a:	bd38      	pop	{r3, r4, r5, pc}
  40130c:	00405a18 	.word	0x00405a18
  401310:	0040149d 	.word	0x0040149d
  401314:	004020b1 	.word	0x004020b1
  401318:	00401279 	.word	0x00401279

0040131c <timer_start>:
{
  40131c:	b510      	push	{r4, lr}
	ASSERT(descr);
  40131e:	4604      	mov	r4, r0
  401320:	2253      	movs	r2, #83	; 0x53
  401322:	4909      	ldr	r1, [pc, #36]	; (401348 <timer_start+0x2c>)
  401324:	3000      	adds	r0, #0
  401326:	bf18      	it	ne
  401328:	2001      	movne	r0, #1
  40132a:	4b08      	ldr	r3, [pc, #32]	; (40134c <timer_start+0x30>)
  40132c:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
  40132e:	4620      	mov	r0, r4
  401330:	4b07      	ldr	r3, [pc, #28]	; (401350 <timer_start+0x34>)
  401332:	4798      	blx	r3
  401334:	b920      	cbnz	r0, 401340 <timer_start+0x24>
	_timer_start(&descr->device);
  401336:	4620      	mov	r0, r4
  401338:	4b06      	ldr	r3, [pc, #24]	; (401354 <timer_start+0x38>)
  40133a:	4798      	blx	r3
	return ERR_NONE;
  40133c:	2000      	movs	r0, #0
  40133e:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
  401340:	f06f 0010 	mvn.w	r0, #16
}
  401344:	bd10      	pop	{r4, pc}
  401346:	bf00      	nop
  401348:	00405a18 	.word	0x00405a18
  40134c:	0040149d 	.word	0x0040149d
  401350:	00402199 	.word	0x00402199
  401354:	0040218d 	.word	0x0040218d

00401358 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
  401358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40135a:	4616      	mov	r6, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  40135c:	4605      	mov	r5, r0
  40135e:	460f      	mov	r7, r1
  401360:	2800      	cmp	r0, #0
  401362:	bf18      	it	ne
  401364:	2900      	cmpne	r1, #0
  401366:	d002      	beq.n	40136e <usart_sync_write+0x16>
  401368:	bb0a      	cbnz	r2, 4013ae <usart_sync_write+0x56>
  40136a:	2000      	movs	r0, #0
  40136c:	e000      	b.n	401370 <usart_sync_write+0x18>
  40136e:	2000      	movs	r0, #0
  401370:	22f1      	movs	r2, #241	; 0xf1
  401372:	4910      	ldr	r1, [pc, #64]	; (4013b4 <usart_sync_write+0x5c>)
  401374:	4b10      	ldr	r3, [pc, #64]	; (4013b8 <usart_sync_write+0x60>)
  401376:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
  401378:	f105 0408 	add.w	r4, r5, #8
  40137c:	4620      	mov	r0, r4
  40137e:	4b0f      	ldr	r3, [pc, #60]	; (4013bc <usart_sync_write+0x64>)
  401380:	4798      	blx	r3
  401382:	2800      	cmp	r0, #0
  401384:	d0f8      	beq.n	401378 <usart_sync_write+0x20>
  401386:	2500      	movs	r5, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
  401388:	5d79      	ldrb	r1, [r7, r5]
  40138a:	4620      	mov	r0, r4
  40138c:	4b0c      	ldr	r3, [pc, #48]	; (4013c0 <usart_sync_write+0x68>)
  40138e:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
  401390:	4620      	mov	r0, r4
  401392:	4b0a      	ldr	r3, [pc, #40]	; (4013bc <usart_sync_write+0x64>)
  401394:	4798      	blx	r3
  401396:	2800      	cmp	r0, #0
  401398:	d0fa      	beq.n	401390 <usart_sync_write+0x38>
			;
	} while (++offset < length);
  40139a:	3501      	adds	r5, #1
  40139c:	42b5      	cmp	r5, r6
  40139e:	d3f3      	bcc.n	401388 <usart_sync_write+0x30>
	while (!_usart_sync_is_transmit_done(&descr->device))
  4013a0:	4620      	mov	r0, r4
  4013a2:	4b08      	ldr	r3, [pc, #32]	; (4013c4 <usart_sync_write+0x6c>)
  4013a4:	4798      	blx	r3
  4013a6:	2800      	cmp	r0, #0
  4013a8:	d0fa      	beq.n	4013a0 <usart_sync_write+0x48>
		;
	return (int32_t)offset;
}
  4013aa:	4628      	mov	r0, r5
  4013ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
  4013ae:	2001      	movs	r0, #1
  4013b0:	e7de      	b.n	401370 <usart_sync_write+0x18>
  4013b2:	bf00      	nop
  4013b4:	00405a30 	.word	0x00405a30
  4013b8:	0040149d 	.word	0x0040149d
  4013bc:	00402375 	.word	0x00402375
  4013c0:	0040232d 	.word	0x0040232d
  4013c4:	0040239d 	.word	0x0040239d

004013c8 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
  4013c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4013cc:	4617      	mov	r7, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
  4013ce:	4605      	mov	r5, r0
  4013d0:	4688      	mov	r8, r1
  4013d2:	2800      	cmp	r0, #0
  4013d4:	bf18      	it	ne
  4013d6:	2900      	cmpne	r1, #0
  4013d8:	d002      	beq.n	4013e0 <usart_sync_read+0x18>
  4013da:	b9d2      	cbnz	r2, 401412 <usart_sync_read+0x4a>
  4013dc:	2000      	movs	r0, #0
  4013de:	e000      	b.n	4013e2 <usart_sync_read+0x1a>
  4013e0:	2000      	movs	r0, #0
  4013e2:	f44f 7286 	mov.w	r2, #268	; 0x10c
  4013e6:	490c      	ldr	r1, [pc, #48]	; (401418 <usart_sync_read+0x50>)
  4013e8:	4b0c      	ldr	r3, [pc, #48]	; (40141c <usart_sync_read+0x54>)
  4013ea:	4798      	blx	r3
	uint32_t                      offset = 0;
  4013ec:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
  4013ee:	f105 0408 	add.w	r4, r5, #8
  4013f2:	4620      	mov	r0, r4
  4013f4:	4b0a      	ldr	r3, [pc, #40]	; (401420 <usart_sync_read+0x58>)
  4013f6:	4798      	blx	r3
  4013f8:	2800      	cmp	r0, #0
  4013fa:	d0f8      	beq.n	4013ee <usart_sync_read+0x26>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
  4013fc:	4620      	mov	r0, r4
  4013fe:	4b09      	ldr	r3, [pc, #36]	; (401424 <usart_sync_read+0x5c>)
  401400:	4798      	blx	r3
  401402:	f808 0006 	strb.w	r0, [r8, r6]
	} while (++offset < length);
  401406:	3601      	adds	r6, #1
  401408:	42be      	cmp	r6, r7
  40140a:	d3f0      	bcc.n	4013ee <usart_sync_read+0x26>

	return (int32_t)offset;
}
  40140c:	4630      	mov	r0, r6
  40140e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(io_descr && buf && length);
  401412:	2001      	movs	r0, #1
  401414:	e7e5      	b.n	4013e2 <usart_sync_read+0x1a>
  401416:	bf00      	nop
  401418:	00405a30 	.word	0x00405a30
  40141c:	0040149d 	.word	0x0040149d
  401420:	004023c5 	.word	0x004023c5
  401424:	00402351 	.word	0x00402351

00401428 <usart_sync_init>:
{
  401428:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && hw);
  40142a:	4604      	mov	r4, r0
  40142c:	460d      	mov	r5, r1
  40142e:	2800      	cmp	r0, #0
  401430:	bf18      	it	ne
  401432:	2900      	cmpne	r1, #0
  401434:	bf14      	ite	ne
  401436:	2001      	movne	r0, #1
  401438:	2000      	moveq	r0, #0
  40143a:	2234      	movs	r2, #52	; 0x34
  40143c:	4907      	ldr	r1, [pc, #28]	; (40145c <usart_sync_init+0x34>)
  40143e:	4b08      	ldr	r3, [pc, #32]	; (401460 <usart_sync_init+0x38>)
  401440:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
  401442:	4629      	mov	r1, r5
  401444:	f104 0008 	add.w	r0, r4, #8
  401448:	4b06      	ldr	r3, [pc, #24]	; (401464 <usart_sync_init+0x3c>)
  40144a:	4798      	blx	r3
	if (init_status) {
  40144c:	4603      	mov	r3, r0
  40144e:	b918      	cbnz	r0, 401458 <usart_sync_init+0x30>
	descr->io.read  = usart_sync_read;
  401450:	4a05      	ldr	r2, [pc, #20]	; (401468 <usart_sync_init+0x40>)
  401452:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
  401454:	4a05      	ldr	r2, [pc, #20]	; (40146c <usart_sync_init+0x44>)
  401456:	6022      	str	r2, [r4, #0]
}
  401458:	4618      	mov	r0, r3
  40145a:	bd38      	pop	{r3, r4, r5, pc}
  40145c:	00405a30 	.word	0x00405a30
  401460:	0040149d 	.word	0x0040149d
  401464:	004022c1 	.word	0x004022c1
  401468:	004013c9 	.word	0x004013c9
  40146c:	00401359 	.word	0x00401359

00401470 <usart_sync_enable>:
{
  401470:	b510      	push	{r4, lr}
	ASSERT(descr);
  401472:	4604      	mov	r4, r0
  401474:	2253      	movs	r2, #83	; 0x53
  401476:	4906      	ldr	r1, [pc, #24]	; (401490 <usart_sync_enable+0x20>)
  401478:	3000      	adds	r0, #0
  40147a:	bf18      	it	ne
  40147c:	2001      	movne	r0, #1
  40147e:	4b05      	ldr	r3, [pc, #20]	; (401494 <usart_sync_enable+0x24>)
  401480:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
  401482:	f104 0008 	add.w	r0, r4, #8
  401486:	4b04      	ldr	r3, [pc, #16]	; (401498 <usart_sync_enable+0x28>)
  401488:	4798      	blx	r3
}
  40148a:	2000      	movs	r0, #0
  40148c:	bd10      	pop	{r4, pc}
  40148e:	bf00      	nop
  401490:	00405a30 	.word	0x00405a30
  401494:	0040149d 	.word	0x0040149d
  401498:	004022f9 	.word	0x004022f9

0040149c <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
  40149c:	b900      	cbnz	r0, 4014a0 <assert+0x4>
		__asm("BKPT #0");
  40149e:	be00      	bkpt	0x0000
  4014a0:	4770      	bx	lr

004014a2 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
  4014a2:	6803      	ldr	r3, [r0, #0]
  4014a4:	b11b      	cbz	r3, 4014ae <is_list_element+0xc>
		if (it == element) {
  4014a6:	428b      	cmp	r3, r1
  4014a8:	d003      	beq.n	4014b2 <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
  4014aa:	681b      	ldr	r3, [r3, #0]
  4014ac:	e7fa      	b.n	4014a4 <is_list_element+0x2>
			return true;
		}
	}

	return false;
  4014ae:	2000      	movs	r0, #0
  4014b0:	4770      	bx	lr
			return true;
  4014b2:	2001      	movs	r0, #1
}
  4014b4:	4770      	bx	lr
	...

004014b8 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
  4014b8:	b538      	push	{r3, r4, r5, lr}
  4014ba:	4604      	mov	r4, r0
  4014bc:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
  4014be:	4b06      	ldr	r3, [pc, #24]	; (4014d8 <list_insert_as_head+0x20>)
  4014c0:	4798      	blx	r3
  4014c2:	f080 0001 	eor.w	r0, r0, #1
  4014c6:	2239      	movs	r2, #57	; 0x39
  4014c8:	4904      	ldr	r1, [pc, #16]	; (4014dc <list_insert_as_head+0x24>)
  4014ca:	b2c0      	uxtb	r0, r0
  4014cc:	4b04      	ldr	r3, [pc, #16]	; (4014e0 <list_insert_as_head+0x28>)
  4014ce:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
  4014d0:	6823      	ldr	r3, [r4, #0]
  4014d2:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
  4014d4:	6025      	str	r5, [r4, #0]
  4014d6:	bd38      	pop	{r3, r4, r5, pc}
  4014d8:	004014a3 	.word	0x004014a3
  4014dc:	00405a4c 	.word	0x00405a4c
  4014e0:	0040149d 	.word	0x0040149d

004014e4 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
  4014e4:	6803      	ldr	r3, [r0, #0]
  4014e6:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
  4014e8:	6001      	str	r1, [r0, #0]
  4014ea:	4770      	bx	lr

004014ec <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
  4014ec:	6803      	ldr	r3, [r0, #0]
  4014ee:	b11b      	cbz	r3, 4014f8 <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
  4014f0:	681a      	ldr	r2, [r3, #0]
  4014f2:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
  4014f4:	4618      	mov	r0, r3
  4014f6:	4770      	bx	lr
	}

	return NULL;
  4014f8:	2000      	movs	r0, #0
}
  4014fa:	4770      	bx	lr

004014fc <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
  4014fc:	b570      	push	{r4, r5, r6, lr}
  4014fe:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
  401500:	4604      	mov	r4, r0
  401502:	460e      	mov	r6, r1
  401504:	2800      	cmp	r0, #0
  401506:	bf18      	it	ne
  401508:	2900      	cmpne	r1, #0
  40150a:	d002      	beq.n	401512 <ringbuffer_init+0x16>
  40150c:	b97a      	cbnz	r2, 40152e <ringbuffer_init+0x32>
  40150e:	2000      	movs	r0, #0
  401510:	e000      	b.n	401514 <ringbuffer_init+0x18>
  401512:	2000      	movs	r0, #0
  401514:	2228      	movs	r2, #40	; 0x28
  401516:	4908      	ldr	r1, [pc, #32]	; (401538 <ringbuffer_init+0x3c>)
  401518:	4b08      	ldr	r3, [pc, #32]	; (40153c <ringbuffer_init+0x40>)
  40151a:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
  40151c:	1e6b      	subs	r3, r5, #1
  40151e:	421d      	tst	r5, r3
  401520:	d107      	bne.n	401532 <ringbuffer_init+0x36>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
  401522:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
  401524:	2000      	movs	r0, #0
  401526:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
  401528:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
  40152a:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
  40152c:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
  40152e:	2001      	movs	r0, #1
  401530:	e7f0      	b.n	401514 <ringbuffer_init+0x18>
		return ERR_INVALID_ARG;
  401532:	f06f 000c 	mvn.w	r0, #12
}
  401536:	bd70      	pop	{r4, r5, r6, pc}
  401538:	00405a6c 	.word	0x00405a6c
  40153c:	0040149d 	.word	0x0040149d

00401540 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
  401540:	b538      	push	{r3, r4, r5, lr}
  401542:	460d      	mov	r5, r1
	ASSERT(rb);
  401544:	4604      	mov	r4, r0
  401546:	2251      	movs	r2, #81	; 0x51
  401548:	490b      	ldr	r1, [pc, #44]	; (401578 <ringbuffer_put+0x38>)
  40154a:	3000      	adds	r0, #0
  40154c:	bf18      	it	ne
  40154e:	2001      	movne	r0, #1
  401550:	4b0a      	ldr	r3, [pc, #40]	; (40157c <ringbuffer_put+0x3c>)
  401552:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
  401554:	6822      	ldr	r2, [r4, #0]
  401556:	68e3      	ldr	r3, [r4, #12]
  401558:	6861      	ldr	r1, [r4, #4]
  40155a:	400b      	ands	r3, r1
  40155c:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
  40155e:	68e3      	ldr	r3, [r4, #12]
  401560:	68a2      	ldr	r2, [r4, #8]
  401562:	1a9a      	subs	r2, r3, r2
  401564:	6861      	ldr	r1, [r4, #4]
  401566:	428a      	cmp	r2, r1
  401568:	d901      	bls.n	40156e <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
  40156a:	1a59      	subs	r1, r3, r1
  40156c:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
  40156e:	3301      	adds	r3, #1
  401570:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
  401572:	2000      	movs	r0, #0
  401574:	bd38      	pop	{r3, r4, r5, pc}
  401576:	bf00      	nop
  401578:	00405a6c 	.word	0x00405a6c
  40157c:	0040149d 	.word	0x0040149d

00401580 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
  401580:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
  401582:	4a06      	ldr	r2, [pc, #24]	; (40159c <_sbrk+0x1c>)
  401584:	6812      	ldr	r2, [r2, #0]
  401586:	b122      	cbz	r2, 401592 <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401588:	4a04      	ldr	r2, [pc, #16]	; (40159c <_sbrk+0x1c>)
  40158a:	6810      	ldr	r0, [r2, #0]

	heap += incr;
  40158c:	4403      	add	r3, r0
  40158e:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
  401590:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401592:	4903      	ldr	r1, [pc, #12]	; (4015a0 <_sbrk+0x20>)
  401594:	4a01      	ldr	r2, [pc, #4]	; (40159c <_sbrk+0x1c>)
  401596:	6011      	str	r1, [r2, #0]
  401598:	e7f6      	b.n	401588 <_sbrk+0x8>
  40159a:	bf00      	nop
  40159c:	20400338 	.word	0x20400338
  4015a0:	20400cd0 	.word	0x20400cd0

004015a4 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
  4015a4:	f04f 30ff 	mov.w	r0, #4294967295
  4015a8:	4770      	bx	lr

004015aa <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
  4015aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4015ae:	604b      	str	r3, [r1, #4]

	return 0;
}
  4015b0:	2000      	movs	r0, #0
  4015b2:	4770      	bx	lr

004015b4 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
  4015b4:	2001      	movs	r0, #1
  4015b6:	4770      	bx	lr

004015b8 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
  4015b8:	2000      	movs	r0, #0
  4015ba:	4770      	bx	lr

004015bc <_afec_get_irq_num>:
/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static IRQn_Type _afec_get_irq_num(const struct _adc_async_device *const device)
{
	if (device->hw == AFEC0) {
  4015bc:	6943      	ldr	r3, [r0, #20]
  4015be:	4a07      	ldr	r2, [pc, #28]	; (4015dc <_afec_get_irq_num+0x20>)
  4015c0:	4293      	cmp	r3, r2
  4015c2:	d005      	beq.n	4015d0 <_afec_get_irq_num+0x14>
		return AFEC0_IRQn;
	} else if (device->hw == AFEC1) {
  4015c4:	f502 3220 	add.w	r2, r2, #163840	; 0x28000
  4015c8:	4293      	cmp	r3, r2
  4015ca:	d103      	bne.n	4015d4 <_afec_get_irq_num+0x18>
		return AFEC1_IRQn;
  4015cc:	2028      	movs	r0, #40	; 0x28
  4015ce:	4770      	bx	lr
		return AFEC0_IRQn;
  4015d0:	201d      	movs	r0, #29
  4015d2:	4770      	bx	lr
	}

	return (IRQn_Type)-1;
  4015d4:	f04f 30ff 	mov.w	r0, #4294967295
}
  4015d8:	4770      	bx	lr
  4015da:	bf00      	nop
  4015dc:	4003c000 	.word	0x4003c000

004015e0 <_afec_init_irq_param>:
/**
 * \brief Init irq param with the given afec hardware instance
 */
static void _afec_init_irq_param(const void *const hw, struct _adc_async_device *dev)
{
	if (hw == AFEC0) {
  4015e0:	4b06      	ldr	r3, [pc, #24]	; (4015fc <_afec_init_irq_param+0x1c>)
  4015e2:	4298      	cmp	r0, r3
  4015e4:	d003      	beq.n	4015ee <_afec_init_irq_param+0xe>
		_afec0_dev = dev;
	}
	if (hw == AFEC1) {
  4015e6:	4b06      	ldr	r3, [pc, #24]	; (401600 <_afec_init_irq_param+0x20>)
  4015e8:	4298      	cmp	r0, r3
  4015ea:	d003      	beq.n	4015f4 <_afec_init_irq_param+0x14>
  4015ec:	4770      	bx	lr
		_afec0_dev = dev;
  4015ee:	4b05      	ldr	r3, [pc, #20]	; (401604 <_afec_init_irq_param+0x24>)
  4015f0:	6019      	str	r1, [r3, #0]
  4015f2:	e7f8      	b.n	4015e6 <_afec_init_irq_param+0x6>
		_afec1_dev = dev;
  4015f4:	4b03      	ldr	r3, [pc, #12]	; (401604 <_afec_init_irq_param+0x24>)
  4015f6:	6059      	str	r1, [r3, #4]
	}
}
  4015f8:	e7f8      	b.n	4015ec <_afec_init_irq_param+0xc>
  4015fa:	bf00      	nop
  4015fc:	4003c000 	.word	0x4003c000
  401600:	40064000 	.word	0x40064000
  401604:	2040033c 	.word	0x2040033c

00401608 <_afec_init>:
 */
static int32_t _afec_init(void *const hw, const uint8_t i)
{
	uint8_t cnt;

	hri_afec_write_MR_reg(hw, _afecs[i].mr);
  401608:	2364      	movs	r3, #100	; 0x64
  40160a:	4a1d      	ldr	r2, [pc, #116]	; (401680 <_afec_init+0x78>)
  40160c:	fb03 2301 	mla	r3, r3, r1, r2
  401610:	685a      	ldr	r2, [r3, #4]
}

static inline void hri_afec_write_MR_reg(const void *const hw, hri_afec_mr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_MR = data;
  401612:	6042      	str	r2, [r0, #4]
	hri_afec_write_EMR_reg(hw, _afecs[i].emr);
  401614:	689a      	ldr	r2, [r3, #8]
}

static inline void hri_afec_write_EMR_reg(const void *const hw, hri_afec_emr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_EMR = data;
  401616:	6082      	str	r2, [r0, #8]
	hri_afec_write_SEQ1R_reg(hw, _afecs[i].seq1r);
  401618:	68da      	ldr	r2, [r3, #12]
}

static inline void hri_afec_write_SEQ1R_reg(const void *const hw, hri_afec_seq1r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ1R = data;
  40161a:	60c2      	str	r2, [r0, #12]
	hri_afec_write_SEQ2R_reg(hw, _afecs[i].seq2r);
  40161c:	691a      	ldr	r2, [r3, #16]
}

static inline void hri_afec_write_SEQ2R_reg(const void *const hw, hri_afec_seq2r_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SEQ2R = data;
  40161e:	6102      	str	r2, [r0, #16]
	hri_afec_write_CWR_reg(hw, _afecs[i].cwr);
  401620:	695a      	ldr	r2, [r3, #20]
}

static inline void hri_afec_write_CWR_reg(const void *const hw, hri_afec_cwr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CWR = data;
  401622:	6502      	str	r2, [r0, #80]	; 0x50
	hri_afec_write_CGR_reg(hw, _afecs[i].cgr);
  401624:	699a      	ldr	r2, [r3, #24]
}

static inline void hri_afec_write_CGR_reg(const void *const hw, hri_afec_cgr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CGR = data;
  401626:	6542      	str	r2, [r0, #84]	; 0x54
	hri_afec_write_DIFFR_reg(hw, _afecs[i].diffr);
  401628:	69da      	ldr	r2, [r3, #28]
}

static inline void hri_afec_write_DIFFR_reg(const void *const hw, hri_afec_diffr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_DIFFR = data;
  40162a:	6602      	str	r2, [r0, #96]	; 0x60
	hri_afec_write_ACR_reg(hw, _afecs[i].acr);
  40162c:	6a1a      	ldr	r2, [r3, #32]
}

static inline void hri_afec_write_ACR_reg(const void *const hw, hri_afec_acr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_ACR = data;
  40162e:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
	hri_afec_write_SHMR_reg(hw, _afecs[i].shmr);
  401632:	6a5a      	ldr	r2, [r3, #36]	; 0x24
}

static inline void hri_afec_write_SHMR_reg(const void *const hw, hri_afec_shmr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_SHMR = data;
  401634:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
	hri_afec_write_COSR_reg(hw, _afecs[i].cosr);
  401638:	6a9a      	ldr	r2, [r3, #40]	; 0x28
}

static inline void hri_afec_write_COSR_reg(const void *const hw, hri_afec_cosr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_COSR = data;
  40163a:	f8c0 20d0 	str.w	r2, [r0, #208]	; 0xd0
	hri_afec_write_CVR_reg(hw, _afecs[i].cvr);
  40163e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
}

static inline void hri_afec_write_CVR_reg(const void *const hw, hri_afec_cvr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CVR = data;
  401640:	f8c0 20d4 	str.w	r2, [r0, #212]	; 0xd4
	hri_afec_write_CECR_reg(hw, _afecs[i].cecr);
  401644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}

static inline void hri_afec_write_CECR_reg(const void *const hw, hri_afec_cecr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CECR = data;
  401646:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8

	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  40164a:	2200      	movs	r2, #0
  40164c:	2a0b      	cmp	r2, #11
  40164e:	d814      	bhi.n	40167a <_afec_init+0x72>
{
  401650:	b410      	push	{r4}
	((Afec *)hw)->AFEC_CSELR = data;
  401652:	6642      	str	r2, [r0, #100]	; 0x64
		hri_afec_write_CSELR_reg(hw, cnt);
		hri_afec_write_COCR_reg(hw, _afecs[i].cocr[cnt]);
  401654:	eb01 0381 	add.w	r3, r1, r1, lsl #2
  401658:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40165c:	4413      	add	r3, r2
  40165e:	330c      	adds	r3, #12
  401660:	4c07      	ldr	r4, [pc, #28]	; (401680 <_afec_init+0x78>)
  401662:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  401666:	685b      	ldr	r3, [r3, #4]
	((Afec *)hw)->AFEC_COCR = data;
  401668:	66c3      	str	r3, [r0, #108]	; 0x6c
	for (cnt = 0; cnt < AFEC_CHANNEL_AMOUNT; cnt++) {
  40166a:	3201      	adds	r2, #1
  40166c:	b2d2      	uxtb	r2, r2
  40166e:	2a0b      	cmp	r2, #11
  401670:	d9ef      	bls.n	401652 <_afec_init+0x4a>
	}

	return ERR_NONE;
}
  401672:	2000      	movs	r0, #0
  401674:	f85d 4b04 	ldr.w	r4, [sp], #4
  401678:	4770      	bx	lr
  40167a:	2000      	movs	r0, #0
  40167c:	4770      	bx	lr
  40167e:	bf00      	nop
  401680:	00405a90 	.word	0x00405a90

00401684 <_afec_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _afec_interrupt_handler(struct _adc_async_device *device)
{
  401684:	b530      	push	{r4, r5, lr}
  401686:	b083      	sub	sp, #12
  401688:	4605      	mov	r5, r0
	void *const       hw = device->hw;
  40168a:	6942      	ldr	r2, [r0, #20]
	return ((Afec *)hw)->AFEC_ISR;
  40168c:	6b11      	ldr	r1, [r2, #48]	; 0x30
	return ((Afec *)hw)->AFEC_IMR;
  40168e:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	volatile uint32_t status;
	uint8_t           cnt = 0;

	status = hri_afec_read_ISR_reg(hw) & hri_afec_read_IMR_reg(hw);
  401690:	400b      	ands	r3, r1
  401692:	9301      	str	r3, [sp, #4]
	if (status & AFEC_IMR_COMPE) {
  401694:	9b01      	ldr	r3, [sp, #4]
  401696:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  40169a:	d10e      	bne.n	4016ba <_afec_interrupt_handler+0x36>
		device->adc_async_cb.window_cb(device, cnt);
	}
	if (status & AFEC_IMR_GOVRE) {
  40169c:	9b01      	ldr	r3, [sp, #4]
  40169e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
  4016a2:	d10e      	bne.n	4016c2 <_afec_interrupt_handler+0x3e>
		device->adc_async_cb.error_cb(device, cnt);
	}
	status &= 0xFFFu;
  4016a4:	9b01      	ldr	r3, [sp, #4]
  4016a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4016aa:	9301      	str	r3, [sp, #4]
	cnt = 32 - clz(status);
  4016ac:	9c01      	ldr	r4, [sp, #4]
  4016ae:	fab4 f484 	clz	r4, r4
  4016b2:	f1c4 0420 	rsb	r4, r4, #32
  4016b6:	b2e4      	uxtb	r4, r4
	while (cnt) {
  4016b8:	e01f      	b.n	4016fa <_afec_interrupt_handler+0x76>
		device->adc_async_cb.window_cb(device, cnt);
  4016ba:	6803      	ldr	r3, [r0, #0]
  4016bc:	2100      	movs	r1, #0
  4016be:	4798      	blx	r3
  4016c0:	e7ec      	b.n	40169c <_afec_interrupt_handler+0x18>
		device->adc_async_cb.error_cb(device, cnt);
  4016c2:	686b      	ldr	r3, [r5, #4]
  4016c4:	2100      	movs	r1, #0
  4016c6:	4628      	mov	r0, r5
  4016c8:	4798      	blx	r3
  4016ca:	e7eb      	b.n	4016a4 <_afec_interrupt_handler+0x20>
		cnt--;
  4016cc:	3c01      	subs	r4, #1
  4016ce:	b2e4      	uxtb	r4, r4
		hri_afec_write_CSELR_reg(device->hw, cnt);
  4016d0:	696b      	ldr	r3, [r5, #20]
	((Afec *)hw)->AFEC_CSELR = data;
  4016d2:	665c      	str	r4, [r3, #100]	; 0x64
		device->adc_async_ch_cb.convert_done(device, cnt, hri_afec_read_CDR_reg(device->hw));
  4016d4:	68ab      	ldr	r3, [r5, #8]
  4016d6:	696a      	ldr	r2, [r5, #20]
	return ((Afec *)hw)->AFEC_CDR;
  4016d8:	6e92      	ldr	r2, [r2, #104]	; 0x68
  4016da:	b292      	uxth	r2, r2
  4016dc:	4621      	mov	r1, r4
  4016de:	4628      	mov	r0, r5
  4016e0:	4798      	blx	r3
		status &= ~(1 << cnt);
  4016e2:	2301      	movs	r3, #1
  4016e4:	40a3      	lsls	r3, r4
  4016e6:	9c01      	ldr	r4, [sp, #4]
  4016e8:	ea24 0403 	bic.w	r4, r4, r3
  4016ec:	9401      	str	r4, [sp, #4]
		cnt = 32 - clz(status);
  4016ee:	9c01      	ldr	r4, [sp, #4]
  4016f0:	fab4 f484 	clz	r4, r4
  4016f4:	f1c4 0420 	rsb	r4, r4, #32
  4016f8:	b2e4      	uxtb	r4, r4
	while (cnt) {
  4016fa:	2c00      	cmp	r4, #0
  4016fc:	d1e6      	bne.n	4016cc <_afec_interrupt_handler+0x48>
	}
}
  4016fe:	b003      	add	sp, #12
  401700:	bd30      	pop	{r4, r5, pc}
	...

00401704 <_afec_get_hardware_index>:
{
  401704:	b508      	push	{r3, lr}
	if (hw == AFEC0) {
  401706:	4b09      	ldr	r3, [pc, #36]	; (40172c <_afec_get_hardware_index+0x28>)
  401708:	4298      	cmp	r0, r3
  40170a:	d00a      	beq.n	401722 <_afec_get_hardware_index+0x1e>
	} else if (hw == AFEC1) {
  40170c:	f503 3320 	add.w	r3, r3, #163840	; 0x28000
  401710:	4298      	cmp	r0, r3
  401712:	d008      	beq.n	401726 <_afec_get_hardware_index+0x22>
	ASSERT(false);
  401714:	22a7      	movs	r2, #167	; 0xa7
  401716:	4906      	ldr	r1, [pc, #24]	; (401730 <_afec_get_hardware_index+0x2c>)
  401718:	2000      	movs	r0, #0
  40171a:	4b06      	ldr	r3, [pc, #24]	; (401734 <_afec_get_hardware_index+0x30>)
  40171c:	4798      	blx	r3
	return 0;
  40171e:	2000      	movs	r0, #0
  401720:	bd08      	pop	{r3, pc}
		return 0;
  401722:	2000      	movs	r0, #0
  401724:	bd08      	pop	{r3, pc}
		return 1;
  401726:	2001      	movs	r0, #1
}
  401728:	bd08      	pop	{r3, pc}
  40172a:	bf00      	nop
  40172c:	4003c000 	.word	0x4003c000
  401730:	00405b58 	.word	0x00405b58
  401734:	0040149d 	.word	0x0040149d

00401738 <_afec_get_regs>:
{
  401738:	b508      	push	{r3, lr}
	uint8_t n = _afec_get_hardware_index((const void *)hw_addr);
  40173a:	4b09      	ldr	r3, [pc, #36]	; (401760 <_afec_get_regs+0x28>)
  40173c:	4798      	blx	r3
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  40173e:	2300      	movs	r3, #0
  401740:	2b01      	cmp	r3, #1
  401742:	d809      	bhi.n	401758 <_afec_get_regs+0x20>
		if (_afecs[i].number == n) {
  401744:	2264      	movs	r2, #100	; 0x64
  401746:	fb02 f203 	mul.w	r2, r2, r3
  40174a:	4906      	ldr	r1, [pc, #24]	; (401764 <_afec_get_regs+0x2c>)
  40174c:	5c8a      	ldrb	r2, [r1, r2]
  40174e:	4290      	cmp	r0, r2
  401750:	d003      	beq.n	40175a <_afec_get_regs+0x22>
	for (i = 0; i < sizeof(_afecs) / sizeof(struct afec_configuration); i++) {
  401752:	3301      	adds	r3, #1
  401754:	b2db      	uxtb	r3, r3
  401756:	e7f3      	b.n	401740 <_afec_get_regs+0x8>
	return 0;
  401758:	2300      	movs	r3, #0
}
  40175a:	4618      	mov	r0, r3
  40175c:	bd08      	pop	{r3, pc}
  40175e:	bf00      	nop
  401760:	00401705 	.word	0x00401705
  401764:	00405a90 	.word	0x00405a90

00401768 <AFEC0_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC0_Handler(void)
{
  401768:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec0_dev);
  40176a:	4b02      	ldr	r3, [pc, #8]	; (401774 <AFEC0_Handler+0xc>)
  40176c:	6818      	ldr	r0, [r3, #0]
  40176e:	4b02      	ldr	r3, [pc, #8]	; (401778 <AFEC0_Handler+0x10>)
  401770:	4798      	blx	r3
  401772:	bd08      	pop	{r3, pc}
  401774:	2040033c 	.word	0x2040033c
  401778:	00401685 	.word	0x00401685

0040177c <AFEC1_Handler>:

/**
 * \internal ADC interrupt handler
 */
void AFEC1_Handler(void)
{
  40177c:	b508      	push	{r3, lr}
	_afec_interrupt_handler(_afec1_dev);
  40177e:	4b02      	ldr	r3, [pc, #8]	; (401788 <AFEC1_Handler+0xc>)
  401780:	6858      	ldr	r0, [r3, #4]
  401782:	4b02      	ldr	r3, [pc, #8]	; (40178c <AFEC1_Handler+0x10>)
  401784:	4798      	blx	r3
  401786:	bd08      	pop	{r3, pc}
  401788:	2040033c 	.word	0x2040033c
  40178c:	00401685 	.word	0x00401685

00401790 <_adc_async_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_async_init(struct _adc_async_device *const device, void *const hw)
{
  401790:	b570      	push	{r4, r5, r6, lr}
  401792:	460c      	mov	r4, r1
	int32_t init_status;

	ASSERT(device);
  401794:	4605      	mov	r5, r0
  401796:	f44f 72a1 	mov.w	r2, #322	; 0x142
  40179a:	4923      	ldr	r1, [pc, #140]	; (401828 <_adc_async_init+0x98>)
  40179c:	3000      	adds	r0, #0
  40179e:	bf18      	it	ne
  4017a0:	2001      	movne	r0, #1
  4017a2:	4b22      	ldr	r3, [pc, #136]	; (40182c <_adc_async_init+0x9c>)
  4017a4:	4798      	blx	r3

	init_status = _afec_init(hw, _afec_get_regs((uint32_t)hw));
  4017a6:	4620      	mov	r0, r4
  4017a8:	4b21      	ldr	r3, [pc, #132]	; (401830 <_adc_async_init+0xa0>)
  4017aa:	4798      	blx	r3
  4017ac:	4601      	mov	r1, r0
  4017ae:	4620      	mov	r0, r4
  4017b0:	4b20      	ldr	r3, [pc, #128]	; (401834 <_adc_async_init+0xa4>)
  4017b2:	4798      	blx	r3
	if (init_status) {
  4017b4:	4606      	mov	r6, r0
  4017b6:	b108      	cbz	r0, 4017bc <_adc_async_init+0x2c>
	NVIC_DisableIRQ(_afec_get_irq_num(device));
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
	NVIC_EnableIRQ(_afec_get_irq_num(device));

	return ERR_NONE;
}
  4017b8:	4630      	mov	r0, r6
  4017ba:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
  4017bc:	616c      	str	r4, [r5, #20]
	_afec_init_irq_param(hw, device);
  4017be:	4629      	mov	r1, r5
  4017c0:	4620      	mov	r0, r4
  4017c2:	4b1d      	ldr	r3, [pc, #116]	; (401838 <_adc_async_init+0xa8>)
  4017c4:	4798      	blx	r3
	NVIC_DisableIRQ(_afec_get_irq_num(device));
  4017c6:	4628      	mov	r0, r5
  4017c8:	4b1c      	ldr	r3, [pc, #112]	; (40183c <_adc_async_init+0xac>)
  4017ca:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  4017cc:	2800      	cmp	r0, #0
  4017ce:	db0d      	blt.n	4017ec <_adc_async_init+0x5c>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4017d0:	0943      	lsrs	r3, r0, #5
  4017d2:	f000 001f 	and.w	r0, r0, #31
  4017d6:	2201      	movs	r2, #1
  4017d8:	fa02 f000 	lsl.w	r0, r2, r0
  4017dc:	3320      	adds	r3, #32
  4017de:	4a18      	ldr	r2, [pc, #96]	; (401840 <_adc_async_init+0xb0>)
  4017e0:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  4017e4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4017e8:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_afec_get_irq_num(device));
  4017ec:	4628      	mov	r0, r5
  4017ee:	4b13      	ldr	r3, [pc, #76]	; (40183c <_adc_async_init+0xac>)
  4017f0:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  4017f2:	2800      	cmp	r0, #0
  4017f4:	db09      	blt.n	40180a <_adc_async_init+0x7a>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4017f6:	0943      	lsrs	r3, r0, #5
  4017f8:	f000 001f 	and.w	r0, r0, #31
  4017fc:	2201      	movs	r2, #1
  4017fe:	fa02 f000 	lsl.w	r0, r2, r0
  401802:	3360      	adds	r3, #96	; 0x60
  401804:	4a0e      	ldr	r2, [pc, #56]	; (401840 <_adc_async_init+0xb0>)
  401806:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	NVIC_EnableIRQ(_afec_get_irq_num(device));
  40180a:	4628      	mov	r0, r5
  40180c:	4b0b      	ldr	r3, [pc, #44]	; (40183c <_adc_async_init+0xac>)
  40180e:	4798      	blx	r3
  if ((int32_t)(IRQn) >= 0)
  401810:	2800      	cmp	r0, #0
  401812:	dbd1      	blt.n	4017b8 <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401814:	0942      	lsrs	r2, r0, #5
  401816:	f000 001f 	and.w	r0, r0, #31
  40181a:	2301      	movs	r3, #1
  40181c:	fa03 f000 	lsl.w	r0, r3, r0
  401820:	4b07      	ldr	r3, [pc, #28]	; (401840 <_adc_async_init+0xb0>)
  401822:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  401826:	e7c7      	b.n	4017b8 <_adc_async_init+0x28>
  401828:	00405b58 	.word	0x00405b58
  40182c:	0040149d 	.word	0x0040149d
  401830:	00401739 	.word	0x00401739
  401834:	00401609 	.word	0x00401609
  401838:	004015e1 	.word	0x004015e1
  40183c:	004015bd 	.word	0x004015bd
  401840:	e000e100 	.word	0xe000e100

00401844 <_adc_async_enable_channel>:
/**
 * \brief Enable ADC
 */
void _adc_async_enable_channel(struct _adc_async_device *const device, const uint8_t channel)
{
	hri_afec_set_CHSR_reg(device->hw, (1 << channel));
  401844:	6942      	ldr	r2, [r0, #20]
  401846:	2301      	movs	r3, #1
  401848:	fa03 f101 	lsl.w	r1, r3, r1
	((Afec *)hw)->AFEC_CHER = mask;
  40184c:	6151      	str	r1, [r2, #20]
  40184e:	4770      	bx	lr

00401850 <_adc_async_get_data_size>:
uint8_t _adc_async_get_data_size(const struct _adc_async_device *const device)
{
	(void)device;

	return 2;
}
  401850:	2002      	movs	r0, #2
  401852:	4770      	bx	lr

00401854 <_adc_async_convert>:
/**
 * \brief Make conversion
 */
void _adc_async_convert(struct _adc_async_device *const device)
{
	hri_afec_write_CR_reg(device->hw, AFEC_CR_START);
  401854:	6943      	ldr	r3, [r0, #20]
}

static inline void hri_afec_write_CR_reg(const void *const hw, hri_afec_cr_reg_t data)
{
	AFEC_CRITICAL_SECTION_ENTER();
	((Afec *)hw)->AFEC_CR = data;
  401856:	2202      	movs	r2, #2
  401858:	601a      	str	r2, [r3, #0]
  40185a:	4770      	bx	lr

0040185c <_get_cycles_for_ms>:
 */
static inline uint32_t _get_cycles_for_ms_internal(const uint16_t ms, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (ms * (freq / 1000000)) * 1000;
  40185c:	f44f 7396 	mov.w	r3, #300	; 0x12c
  401860:	fb03 f000 	mul.w	r0, r3, r0
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_HCLK_FREQUENCY, HCLK_FREQ_POWER);
}
  401864:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  401868:	fb03 f000 	mul.w	r0, r3, r0
  40186c:	4770      	bx	lr
	...

00401870 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
  401870:	b500      	push	{lr}
  401872:	b083      	sub	sp, #12
/**
 * \brief Enable FPU
 */
static inline void _fpu_enable(void)
{
	CRITICAL_SECTION_ENTER()
  401874:	a801      	add	r0, sp, #4
  401876:	4b14      	ldr	r3, [pc, #80]	; (4018c8 <_init_chip+0x58>)
  401878:	4798      	blx	r3
	/** Set bits 20-23 to enable CP10 and CP11 coprocessors */
	SCB->CPACR |= (0xFu << 20);
  40187a:	4a14      	ldr	r2, [pc, #80]	; (4018cc <_init_chip+0x5c>)
  40187c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
  401880:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401884:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
  401888:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40188c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	CRITICAL_SECTION_LEAVE()
  401890:	a801      	add	r0, sp, #4
  401892:	4b0f      	ldr	r3, [pc, #60]	; (4018d0 <_init_chip+0x60>)
  401894:	4798      	blx	r3

static inline void hri_efc_write_EEFC_FMR_FWS_bf(const void *const hw, hri_efc_eefc_fmr_reg_t data)
{
	uint32_t tmp;
	EFC_CRITICAL_SECTION_ENTER();
	tmp = ((Efc *)hw)->EEFC_FMR;
  401896:	4a0f      	ldr	r2, [pc, #60]	; (4018d4 <_init_chip+0x64>)
  401898:	6813      	ldr	r3, [r2, #0]
	tmp &= ~EEFC_FMR_FWS_Msk;
  40189a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
	tmp |= EEFC_FMR_FWS(data);
  40189e:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
	((Efc *)hw)->EEFC_FMR = tmp;
  4018a2:	6013      	str	r3, [r2, #0]
	tmp = ((Pmc *)hw)->PMC_PCSR1;
  4018a4:	4b0c      	ldr	r3, [pc, #48]	; (4018d8 <_init_chip+0x68>)
  4018a6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
		if (!hri_pmc_get_PCSR1_reg(PMC, (1 << periph_id))) {
  4018aa:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
  4018ae:	d104      	bne.n	4018ba <_init_chip+0x4a>
	((Pmc *)hw)->PMC_PCER1 = mask;
  4018b0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4018b4:	4b08      	ldr	r3, [pc, #32]	; (4018d8 <_init_chip+0x68>)
  4018b6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	_fpu_enable();
	hri_efc_write_EEFC_FMR_FWS_bf(EFC, CONF_EFC_WAIT_STATE);

#if CONF_DMA_ENABLE
	_pmc_enable_periph_clock(ID_XDMAC);
	_dma_init();
  4018ba:	4b08      	ldr	r3, [pc, #32]	; (4018dc <_init_chip+0x6c>)
  4018bc:	4798      	blx	r3

#endif
	_pmc_init();
  4018be:	4b08      	ldr	r3, [pc, #32]	; (4018e0 <_init_chip+0x70>)
  4018c0:	4798      	blx	r3
}
  4018c2:	b003      	add	sp, #12
  4018c4:	f85d fb04 	ldr.w	pc, [sp], #4
  4018c8:	00400f25 	.word	0x00400f25
  4018cc:	e000ed00 	.word	0xe000ed00
  4018d0:	00400f33 	.word	0x00400f33
  4018d4:	400e0c00 	.word	0x400e0c00
  4018d8:	400e0600 	.word	0x400e0600
  4018dc:	004023f1 	.word	0x004023f1
  4018e0:	00401cc5 	.word	0x00401cc5

004018e4 <_can_irq_handler>:
 * \brief CAN interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _can_irq_handler(struct _can_async_device *dev)
{
  4018e4:	b538      	push	{r3, r4, r5, lr}
  4018e6:	4605      	mov	r5, r0
	uint32_t ir;
	ir = hri_mcan_read_IR_reg(dev->hw);
  4018e8:	6803      	ldr	r3, [r0, #0]
	MCAN_CRITICAL_SECTION_LEAVE();
}

static inline hri_mcan_ir_reg_t hri_mcan_read_IR_reg(const void *const hw)
{
	return ((Mcan *)hw)->MCAN_IR;
  4018ea:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & MCAN_IR_RF0N) {
  4018ec:	f014 0f01 	tst.w	r4, #1
  4018f0:	d11a      	bne.n	401928 <_can_irq_handler+0x44>
		dev->cb.rx_done(dev);
	}

	if (ir & MCAN_IR_TC) {
  4018f2:	f414 7f00 	tst.w	r4, #512	; 0x200
  4018f6:	d11a      	bne.n	40192e <_can_irq_handler+0x4a>
		dev->cb.tx_done(dev);
	}

	if (ir & MCAN_IR_BO) {
  4018f8:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
  4018fc:	d11b      	bne.n	401936 <_can_irq_handler+0x52>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & MCAN_IR_EW) {
  4018fe:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
  401902:	d11d      	bne.n	401940 <_can_irq_handler+0x5c>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & MCAN_IR_EP) {
  401904:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
  401908:	d008      	beq.n	40191c <_can_irq_handler+0x38>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  40190a:	68eb      	ldr	r3, [r5, #12]
  40190c:	682a      	ldr	r2, [r5, #0]
	return (((Mcan *)hw)->MCAN_PSR & MCAN_PSR_EP) > 0;
  40190e:	6c52      	ldr	r2, [r2, #68]	; 0x44
  401910:	f012 0f20 	tst.w	r2, #32
  401914:	d019      	beq.n	40194a <_can_irq_handler+0x66>
  401916:	2102      	movs	r1, #2
  401918:	4628      	mov	r0, r5
  40191a:	4798      	blx	r3
	}

	if (ir & MCAN_IR_RF0L) {
  40191c:	f014 0f08 	tst.w	r4, #8
  401920:	d115      	bne.n	40194e <_can_irq_handler+0x6a>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_mcan_write_IR_reg(dev->hw, ir);
  401922:	682b      	ldr	r3, [r5, #0]
	((Mcan *)hw)->MCAN_IR = data;
  401924:	651c      	str	r4, [r3, #80]	; 0x50
  401926:	bd38      	pop	{r3, r4, r5, pc}
		dev->cb.rx_done(dev);
  401928:	6883      	ldr	r3, [r0, #8]
  40192a:	4798      	blx	r3
  40192c:	e7e1      	b.n	4018f2 <_can_irq_handler+0xe>
		dev->cb.tx_done(dev);
  40192e:	686b      	ldr	r3, [r5, #4]
  401930:	4628      	mov	r0, r5
  401932:	4798      	blx	r3
  401934:	e7e0      	b.n	4018f8 <_can_irq_handler+0x14>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
  401936:	68eb      	ldr	r3, [r5, #12]
  401938:	2103      	movs	r1, #3
  40193a:	4628      	mov	r0, r5
  40193c:	4798      	blx	r3
  40193e:	e7de      	b.n	4018fe <_can_irq_handler+0x1a>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
  401940:	68eb      	ldr	r3, [r5, #12]
  401942:	2100      	movs	r1, #0
  401944:	4628      	mov	r0, r5
  401946:	4798      	blx	r3
  401948:	e7dc      	b.n	401904 <_can_irq_handler+0x20>
		dev->cb.irq_handler(dev, hri_mcan_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
  40194a:	2101      	movs	r1, #1
  40194c:	e7e4      	b.n	401918 <_can_irq_handler+0x34>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
  40194e:	68eb      	ldr	r3, [r5, #12]
  401950:	2104      	movs	r1, #4
  401952:	4628      	mov	r0, r5
  401954:	4798      	blx	r3
  401956:	e7e4      	b.n	401922 <_can_irq_handler+0x3e>

00401958 <MCAN1_INT0_Handler>:

/**
 * \internal CAN interrupt handler
 */
void MCAN1_INT0_Handler(void)
{
  401958:	b508      	push	{r3, lr}
	_can_irq_handler(_can1_dev);
  40195a:	4b02      	ldr	r3, [pc, #8]	; (401964 <MCAN1_INT0_Handler+0xc>)
  40195c:	6a98      	ldr	r0, [r3, #40]	; 0x28
  40195e:	4b02      	ldr	r3, [pc, #8]	; (401968 <MCAN1_INT0_Handler+0x10>)
  401960:	4798      	blx	r3
  401962:	bd08      	pop	{r3, pc}
  401964:	20400344 	.word	0x20400344
  401968:	004018e5 	.word	0x004018e5

0040196c <_ffs>:
};
#endif

/* Find the first bit set */
static int _ffs(uint32_t *v, uint8_t len)
{
  40196c:	b430      	push	{r4, r5}
	uint32_t i, j, bit;

	for (i = 0; i < len; i++) {
  40196e:	2500      	movs	r5, #0
  401970:	428d      	cmp	r5, r1
  401972:	d210      	bcs.n	401996 <_ffs+0x2a>
  401974:	2201      	movs	r2, #1
  401976:	2300      	movs	r3, #0
		bit = 1;
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  401978:	2b1f      	cmp	r3, #31
  40197a:	d80a      	bhi.n	401992 <_ffs+0x26>
			if (v[i] & bit) {
  40197c:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
  401980:	4222      	tst	r2, r4
  401982:	d102      	bne.n	40198a <_ffs+0x1e>
				return i * 32 + j;
			}
			bit <<= 1;
  401984:	0052      	lsls	r2, r2, #1
		for (j = 0; j < sizeof(uint32_t) * 8; j++) {
  401986:	3301      	adds	r3, #1
  401988:	e7f6      	b.n	401978 <_ffs+0xc>
				return i * 32 + j;
  40198a:	eb03 1045 	add.w	r0, r3, r5, lsl #5
		}
	}

	return -1;
}
  40198e:	bc30      	pop	{r4, r5}
  401990:	4770      	bx	lr
	for (i = 0; i < len; i++) {
  401992:	3501      	adds	r5, #1
  401994:	e7ec      	b.n	401970 <_ffs+0x4>
	return -1;
  401996:	f04f 30ff 	mov.w	r0, #4294967295
  40199a:	e7f8      	b.n	40198e <_ffs+0x22>

0040199c <_ext_irq_handler>:

/**
 * \brief External interrupt handler
 */
static void _ext_irq_handler(void)
{
  40199c:	b510      	push	{r4, lr}
  40199e:	b086      	sub	sp, #24
	uint32_t flag_total = 0, flags[5] = {
  4019a0:	2300      	movs	r3, #0
  4019a2:	9301      	str	r3, [sp, #4]
  4019a4:	9302      	str	r3, [sp, #8]
  4019a6:	9303      	str	r3, [sp, #12]
  4019a8:	9304      	str	r3, [sp, #16]
  4019aa:	9305      	str	r3, [sp, #20]
	                             0,
	                         };
	int pos;

	ASSERT(callback);
  4019ac:	4b21      	ldr	r3, [pc, #132]	; (401a34 <_ext_irq_handler+0x98>)
  4019ae:	6818      	ldr	r0, [r3, #0]
  4019b0:	22f8      	movs	r2, #248	; 0xf8
  4019b2:	4921      	ldr	r1, [pc, #132]	; (401a38 <_ext_irq_handler+0x9c>)
  4019b4:	3000      	adds	r0, #0
  4019b6:	bf18      	it	ne
  4019b8:	2001      	movne	r0, #1
  4019ba:	4b20      	ldr	r3, [pc, #128]	; (401a3c <_ext_irq_handler+0xa0>)
  4019bc:	4798      	blx	r3
	return ((Pio *)hw)->PIO_ISR;
  4019be:	4b20      	ldr	r3, [pc, #128]	; (401a40 <_ext_irq_handler+0xa4>)
  4019c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  4019c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	flags[0] = hri_pio_read_ISR_reg(PIOA);
	flags[0] &= hri_pio_read_IMR_reg(PIOA);
  4019c4:	4013      	ands	r3, r2
  4019c6:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  4019c8:	491e      	ldr	r1, [pc, #120]	; (401a44 <_ext_irq_handler+0xa8>)
  4019ca:	6cca      	ldr	r2, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  4019cc:	6c89      	ldr	r1, [r1, #72]	; 0x48
	flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	flags[3] = hri_pio_read_ISR_reg(PIOD);
	flags[3] &= hri_pio_read_IMR_reg(PIOD);
  4019ce:	400a      	ands	r2, r1
  4019d0:	9204      	str	r2, [sp, #16]
	flag_total |= flags[3];
  4019d2:	4313      	orrs	r3, r2
	flags[4] = hri_pio_read_ISR_reg(PIOE);
	flags[4] &= hri_pio_read_IMR_reg(PIOE);
	flag_total |= flags[4];
#endif

	while (flag_total) {
  4019d4:	e025      	b.n	401a22 <_ext_irq_handler+0x86>
		pos = _ffs(flags, 5);
		while (-1 != pos) {
			callback(pos);
  4019d6:	4b17      	ldr	r3, [pc, #92]	; (401a34 <_ext_irq_handler+0x98>)
  4019d8:	681b      	ldr	r3, [r3, #0]
  4019da:	4620      	mov	r0, r4
  4019dc:	4798      	blx	r3

			flags[pos >> 5] &= ~(1 << (pos & 31));
  4019de:	1163      	asrs	r3, r4, #5
  4019e0:	f004 041f 	and.w	r4, r4, #31
  4019e4:	2201      	movs	r2, #1
  4019e6:	fa02 f404 	lsl.w	r4, r2, r4
  4019ea:	aa06      	add	r2, sp, #24
  4019ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4019f0:	f853 2c14 	ldr.w	r2, [r3, #-20]
  4019f4:	ea22 0204 	bic.w	r2, r2, r4
  4019f8:	f843 2c14 	str.w	r2, [r3, #-20]
			pos = _ffs(flags, 5);
  4019fc:	2105      	movs	r1, #5
  4019fe:	a801      	add	r0, sp, #4
  401a00:	4b11      	ldr	r3, [pc, #68]	; (401a48 <_ext_irq_handler+0xac>)
  401a02:	4798      	blx	r3
  401a04:	4604      	mov	r4, r0
		while (-1 != pos) {
  401a06:	f1b4 3fff 	cmp.w	r4, #4294967295
  401a0a:	d1e4      	bne.n	4019d6 <_ext_irq_handler+0x3a>
	return ((Pio *)hw)->PIO_ISR;
  401a0c:	4a0c      	ldr	r2, [pc, #48]	; (401a40 <_ext_irq_handler+0xa4>)
  401a0e:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401a10:	6c93      	ldr	r3, [r2, #72]	; 0x48
		}
		flag_total = 0;

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
		flags[0] = hri_pio_read_ISR_reg(PIOA);
		flags[0] &= hri_pio_read_IMR_reg(PIOA);
  401a12:	400b      	ands	r3, r1
  401a14:	9301      	str	r3, [sp, #4]
	return ((Pio *)hw)->PIO_ISR;
  401a16:	490b      	ldr	r1, [pc, #44]	; (401a44 <_ext_irq_handler+0xa8>)
  401a18:	6cc8      	ldr	r0, [r1, #76]	; 0x4c
	return ((Pio *)hw)->PIO_IMR;
  401a1a:	6c8a      	ldr	r2, [r1, #72]	; 0x48
		flag_total |= flags[2];
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
		flags[3] = hri_pio_read_ISR_reg(PIOD);
		flags[3] &= hri_pio_read_IMR_reg(PIOD);
  401a1c:	4002      	ands	r2, r0
  401a1e:	9204      	str	r2, [sp, #16]
		flag_total |= flags[3];
  401a20:	4313      	orrs	r3, r2
	while (flag_total) {
  401a22:	b12b      	cbz	r3, 401a30 <_ext_irq_handler+0x94>
		pos = _ffs(flags, 5);
  401a24:	2105      	movs	r1, #5
  401a26:	a801      	add	r0, sp, #4
  401a28:	4b07      	ldr	r3, [pc, #28]	; (401a48 <_ext_irq_handler+0xac>)
  401a2a:	4798      	blx	r3
  401a2c:	4604      	mov	r4, r0
		while (-1 != pos) {
  401a2e:	e7ea      	b.n	401a06 <_ext_irq_handler+0x6a>
		flags[4] = hri_pio_read_ISR_reg(PIOE);
		flags[4] &= hri_pio_read_IMR_reg(PIOE);
		flag_total |= flags[4];
#endif
	}
}
  401a30:	b006      	add	sp, #24
  401a32:	bd10      	pop	{r4, pc}
  401a34:	20400370 	.word	0x20400370
  401a38:	00405bb0 	.word	0x00405bb0
  401a3c:	0040149d 	.word	0x0040149d
  401a40:	400e0e00 	.word	0x400e0e00
  401a44:	400e1400 	.word	0x400e1400
  401a48:	0040196d 	.word	0x0040196d

00401a4c <_pio_get_hardware_index>:
{
  401a4c:	b510      	push	{r4, lr}
	ASSERT(hw);
  401a4e:	4604      	mov	r4, r0
  401a50:	22d2      	movs	r2, #210	; 0xd2
  401a52:	4905      	ldr	r1, [pc, #20]	; (401a68 <_pio_get_hardware_index+0x1c>)
  401a54:	3000      	adds	r0, #0
  401a56:	bf18      	it	ne
  401a58:	2001      	movne	r0, #1
  401a5a:	4b04      	ldr	r3, [pc, #16]	; (401a6c <_pio_get_hardware_index+0x20>)
  401a5c:	4798      	blx	r3
	return ((uint32_t)hw - (uint32_t)PIOA) >> 9;
  401a5e:	4804      	ldr	r0, [pc, #16]	; (401a70 <_pio_get_hardware_index+0x24>)
  401a60:	4420      	add	r0, r4
}
  401a62:	f3c0 2047 	ubfx	r0, r0, #9, #8
  401a66:	bd10      	pop	{r4, pc}
  401a68:	00405bb0 	.word	0x00405bb0
  401a6c:	0040149d 	.word	0x0040149d
  401a70:	bff1f200 	.word	0xbff1f200

00401a74 <_pio_get_index>:
{
  401a74:	b510      	push	{r4, lr}
	ASSERT(hw);
  401a76:	4604      	mov	r4, r0
  401a78:	22e0      	movs	r2, #224	; 0xe0
  401a7a:	490d      	ldr	r1, [pc, #52]	; (401ab0 <_pio_get_index+0x3c>)
  401a7c:	3000      	adds	r0, #0
  401a7e:	bf18      	it	ne
  401a80:	2001      	movne	r0, #1
  401a82:	4b0c      	ldr	r3, [pc, #48]	; (401ab4 <_pio_get_index+0x40>)
  401a84:	4798      	blx	r3
	uint8_t offset = _pio_get_hardware_index(hw);
  401a86:	4620      	mov	r0, r4
  401a88:	4b0b      	ldr	r3, [pc, #44]	; (401ab8 <_pio_get_index+0x44>)
  401a8a:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  401a8c:	2300      	movs	r3, #0
  401a8e:	2b01      	cmp	r3, #1
  401a90:	d80b      	bhi.n	401aaa <_pio_get_index+0x36>
		if (_ext_irq[i].number == offset) {
  401a92:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
  401a96:	008a      	lsls	r2, r1, #2
  401a98:	4908      	ldr	r1, [pc, #32]	; (401abc <_pio_get_index+0x48>)
  401a9a:	5c8a      	ldrb	r2, [r1, r2]
  401a9c:	4290      	cmp	r0, r2
  401a9e:	d002      	beq.n	401aa6 <_pio_get_index+0x32>
	for (i = 0; i < ARRAY_SIZE(_ext_irq); i++) {
  401aa0:	3301      	adds	r3, #1
  401aa2:	b2db      	uxtb	r3, r3
  401aa4:	e7f3      	b.n	401a8e <_pio_get_index+0x1a>
			return i;
  401aa6:	b258      	sxtb	r0, r3
  401aa8:	bd10      	pop	{r4, pc}
	return ERR_INVALID_DATA;
  401aaa:	f04f 30ff 	mov.w	r0, #4294967295
}
  401aae:	bd10      	pop	{r4, pc}
  401ab0:	00405bb0 	.word	0x00405bb0
  401ab4:	0040149d 	.word	0x0040149d
  401ab8:	00401a4d 	.word	0x00401a4d
  401abc:	00405b70 	.word	0x00405b70

00401ac0 <_pio_init>:
 * \return The status of instance initial
 * \retval ERR_NONE Initial status OK
 * \retval ERR_DENIED No need to initial
 */
static int32_t _pio_init(void *const hw)
{
  401ac0:	b538      	push	{r3, r4, r5, lr}
	int8_t i;

	ASSERT(hw);
  401ac2:	4604      	mov	r4, r0
  401ac4:	f240 1259 	movw	r2, #345	; 0x159
  401ac8:	4929      	ldr	r1, [pc, #164]	; (401b70 <_pio_init+0xb0>)
  401aca:	3000      	adds	r0, #0
  401acc:	bf18      	it	ne
  401ace:	2001      	movne	r0, #1
  401ad0:	4b28      	ldr	r3, [pc, #160]	; (401b74 <_pio_init+0xb4>)
  401ad2:	4798      	blx	r3

	i = _pio_get_index(hw);
  401ad4:	4620      	mov	r0, r4
  401ad6:	4b28      	ldr	r3, [pc, #160]	; (401b78 <_pio_init+0xb8>)
  401ad8:	4798      	blx	r3
	if (i < 0) {
  401ada:	2800      	cmp	r0, #0
  401adc:	db43      	blt.n	401b66 <_pio_init+0xa6>
		return ERR_DENIED;
	}

	hri_pio_set_AIMMR_reg(hw, _ext_irq[i].add_irq_enable);
  401ade:	4d27      	ldr	r5, [pc, #156]	; (401b7c <_pio_init+0xbc>)
  401ae0:	00c2      	lsls	r2, r0, #3
  401ae2:	1a11      	subs	r1, r2, r0
  401ae4:	008b      	lsls	r3, r1, #2
  401ae6:	442b      	add	r3, r5
  401ae8:	6899      	ldr	r1, [r3, #8]
	((Pio *)hw)->PIO_AIMER = mask;
  401aea:	f8c4 10b0 	str.w	r1, [r4, #176]	; 0xb0
	hri_pio_clear_ELSR_reg(hw, _ext_irq[i].esr);
  401aee:	68d9      	ldr	r1, [r3, #12]
	((Pio *)hw)->PIO_ESR = mask;
  401af0:	f8c4 10c0 	str.w	r1, [r4, #192]	; 0xc0
	hri_pio_set_ELSR_reg(hw, _ext_irq[i].lsr);
  401af4:	6919      	ldr	r1, [r3, #16]
	((Pio *)hw)->PIO_LSR = mask;
  401af6:	f8c4 10c4 	str.w	r1, [r4, #196]	; 0xc4
	hri_pio_clear_FRLHSR_reg(hw, _ext_irq[i].fellsr);
  401afa:	699b      	ldr	r3, [r3, #24]
	((Pio *)hw)->PIO_FELLSR = mask;
  401afc:	f8c4 30d0 	str.w	r3, [r4, #208]	; 0xd0
	hri_pio_set_FRLHSR_reg(hw, _ext_irq[i].rehlsr);
  401b00:	1a10      	subs	r0, r2, r0
  401b02:	0083      	lsls	r3, r0, #2
  401b04:	442b      	add	r3, r5
  401b06:	695b      	ldr	r3, [r3, #20]
	((Pio *)hw)->PIO_REHLSR = mask;
  401b08:	f8c4 30d4 	str.w	r3, [r4, #212]	; 0xd4

	i = _pio_irq_n[_pio_get_hardware_index(hw)];
  401b0c:	4620      	mov	r0, r4
  401b0e:	4b1c      	ldr	r3, [pc, #112]	; (401b80 <_pio_init+0xc0>)
  401b10:	4798      	blx	r3
  401b12:	4428      	add	r0, r5
  401b14:	f990 3038 	ldrsb.w	r3, [r0, #56]	; 0x38
  if ((int32_t)(IRQn) >= 0)
  401b18:	2b00      	cmp	r3, #0
  401b1a:	db0c      	blt.n	401b36 <_pio_init+0x76>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401b1c:	095a      	lsrs	r2, r3, #5
  401b1e:	f003 001f 	and.w	r0, r3, #31
  401b22:	2101      	movs	r1, #1
  401b24:	4081      	lsls	r1, r0
  401b26:	3220      	adds	r2, #32
  401b28:	4816      	ldr	r0, [pc, #88]	; (401b84 <_pio_init+0xc4>)
  401b2a:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  401b2e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401b32:	f3bf 8f6f 	isb	sy
  if ((int32_t)(IRQn) >= 0)
  401b36:	2b00      	cmp	r3, #0
  401b38:	db08      	blt.n	401b4c <_pio_init+0x8c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401b3a:	095a      	lsrs	r2, r3, #5
  401b3c:	f003 001f 	and.w	r0, r3, #31
  401b40:	2101      	movs	r1, #1
  401b42:	4081      	lsls	r1, r0
  401b44:	3260      	adds	r2, #96	; 0x60
  401b46:	480f      	ldr	r0, [pc, #60]	; (401b84 <_pio_init+0xc4>)
  401b48:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  if ((int32_t)(IRQn) >= 0)
  401b4c:	2b00      	cmp	r3, #0
  401b4e:	db0d      	blt.n	401b6c <_pio_init+0xac>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401b50:	0959      	lsrs	r1, r3, #5
  401b52:	f003 031f 	and.w	r3, r3, #31
  401b56:	2201      	movs	r2, #1
  401b58:	fa02 f303 	lsl.w	r3, r2, r3
  401b5c:	4a09      	ldr	r2, [pc, #36]	; (401b84 <_pio_init+0xc4>)
  401b5e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	NVIC_DisableIRQ((IRQn_Type)i);
	NVIC_ClearPendingIRQ((IRQn_Type)i);
	NVIC_EnableIRQ((IRQn_Type)i);

	return ERR_NONE;
  401b62:	2000      	movs	r0, #0
  401b64:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
  401b66:	f06f 0010 	mvn.w	r0, #16
  401b6a:	bd38      	pop	{r3, r4, r5, pc}
	return ERR_NONE;
  401b6c:	2000      	movs	r0, #0
}
  401b6e:	bd38      	pop	{r3, r4, r5, pc}
  401b70:	00405bb0 	.word	0x00405bb0
  401b74:	0040149d 	.word	0x0040149d
  401b78:	00401a75 	.word	0x00401a75
  401b7c:	00405b70 	.word	0x00405b70
  401b80:	00401a4d 	.word	0x00401a4d
  401b84:	e000e100 	.word	0xe000e100

00401b88 <PIOD_Handler>:
{
  401b88:	b508      	push	{r3, lr}
	_ext_irq_handler();
  401b8a:	4b01      	ldr	r3, [pc, #4]	; (401b90 <PIOD_Handler+0x8>)
  401b8c:	4798      	blx	r3
  401b8e:	bd08      	pop	{r3, pc}
  401b90:	0040199d 	.word	0x0040199d

00401b94 <PIOA_Handler>:
{
  401b94:	b508      	push	{r3, lr}
	_ext_irq_handler();
  401b96:	4b01      	ldr	r3, [pc, #4]	; (401b9c <PIOA_Handler+0x8>)
  401b98:	4798      	blx	r3
  401b9a:	bd08      	pop	{r3, pc}
  401b9c:	0040199d 	.word	0x0040199d

00401ba0 <_ext_irq_init>:

int32_t _ext_irq_init(void (*cb)(const uint32_t pin))
{
  401ba0:	b538      	push	{r3, r4, r5, lr}
  401ba2:	4605      	mov	r5, r0

#if CONF_EXTIRQ_0_ENABLE == 1 && defined(PIOA)
	_pio_init(PIOA);
  401ba4:	4804      	ldr	r0, [pc, #16]	; (401bb8 <_ext_irq_init+0x18>)
  401ba6:	4c05      	ldr	r4, [pc, #20]	; (401bbc <_ext_irq_init+0x1c>)
  401ba8:	47a0      	blx	r4
#if CONF_EXTIRQ_2_ENABLE == 1 && defined(PIOC)
	_pio_init(PIOC);
#endif

#if CONF_EXTIRQ_3_ENABLE == 1 && defined(PIOD)
	_pio_init(PIOD);
  401baa:	4805      	ldr	r0, [pc, #20]	; (401bc0 <_ext_irq_init+0x20>)
  401bac:	47a0      	blx	r4

#if CONF_EXTIRQ_4_ENABLE == 1 && defined(PIOE)
	_pio_init(PIOE);
#endif

	callback = cb;
  401bae:	4b05      	ldr	r3, [pc, #20]	; (401bc4 <_ext_irq_init+0x24>)
  401bb0:	601d      	str	r5, [r3, #0]

	return ERR_NONE;
}
  401bb2:	2000      	movs	r0, #0
  401bb4:	bd38      	pop	{r3, r4, r5, pc}
  401bb6:	bf00      	nop
  401bb8:	400e0e00 	.word	0x400e0e00
  401bbc:	00401ac1 	.word	0x00401ac1
  401bc0:	400e1400 	.word	0x400e1400
  401bc4:	20400370 	.word	0x20400370

00401bc8 <_ext_irq_enable>:

	return ERR_NONE;
}

int32_t _ext_irq_enable(const uint32_t pin, const bool enable)
{
  401bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401bcc:	4604      	mov	r4, r0
  401bce:	460f      	mov	r7, r1
	void *   hw   = PIOA;
	uint32_t temp = 0;

	ASSERT(pin < 160);
  401bd0:	f8df 8050 	ldr.w	r8, [pc, #80]	; 401c24 <_ext_irq_enable+0x5c>
  401bd4:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
  401bd8:	4641      	mov	r1, r8
  401bda:	289f      	cmp	r0, #159	; 0x9f
  401bdc:	bf8c      	ite	hi
  401bde:	2000      	movhi	r0, #0
  401be0:	2001      	movls	r0, #1
  401be2:	4e0e      	ldr	r6, [pc, #56]	; (401c1c <_ext_irq_enable+0x54>)
  401be4:	47b0      	blx	r6

	hw   = _get_hardware_instance(pin);
  401be6:	b2e5      	uxtb	r5, r4
	ASSERT(pin < 160);
  401be8:	22c3      	movs	r2, #195	; 0xc3
  401bea:	4641      	mov	r1, r8
  401bec:	2d9f      	cmp	r5, #159	; 0x9f
  401bee:	bf8c      	ite	hi
  401bf0:	2000      	movhi	r0, #0
  401bf2:	2001      	movls	r0, #1
  401bf4:	47b0      	blx	r6
	return (void *)((uint32_t)PIOA + (pin >> 5) * 0x200);
  401bf6:	096d      	lsrs	r5, r5, #5
  401bf8:	4b09      	ldr	r3, [pc, #36]	; (401c20 <_ext_irq_enable+0x58>)
  401bfa:	eb03 2545 	add.w	r5, r3, r5, lsl #9
	temp = pin & 31;
  401bfe:	f004 041f 	and.w	r4, r4, #31

	if (enable) {
  401c02:	b937      	cbnz	r7, 401c12 <_ext_irq_enable+0x4a>
		hri_pio_set_IMR_reg(hw, 1ul << temp);
	} else {
		hri_pio_clear_IMR_reg(hw, 1ul << temp);
  401c04:	2301      	movs	r3, #1
  401c06:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IDR = mask;
  401c0a:	646c      	str	r4, [r5, #68]	; 0x44
	}

	return ERR_NONE;
}
  401c0c:	2000      	movs	r0, #0
  401c0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		hri_pio_set_IMR_reg(hw, 1ul << temp);
  401c12:	2301      	movs	r3, #1
  401c14:	fa03 f404 	lsl.w	r4, r3, r4
	((Pio *)hw)->PIO_IER = mask;
  401c18:	642c      	str	r4, [r5, #64]	; 0x40
  401c1a:	e7f7      	b.n	401c0c <_ext_irq_enable+0x44>
  401c1c:	0040149d 	.word	0x0040149d
  401c20:	400e0e00 	.word	0x400e0e00
  401c24:	00405bb0 	.word	0x00405bb0

00401c28 <_pmc_init_sources>:
	PMC_CRITICAL_SECTION_LEAVE();
}

static inline hri_pmc_ckgr_mor_reg_t hri_pmc_read_CKGR_MOR_reg(const void *const hw)
{
	return ((Pmc *)hw)->CKGR_MOR;
  401c28:	490e      	ldr	r1, [pc, #56]	; (401c64 <_pmc_init_sources+0x3c>)
  401c2a:	6a0a      	ldr	r2, [r1, #32]
	/* Enable Main XTAL oscillator */
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTEN;
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY | CKGR_MOR_MOSCSEL;
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
#else
	data = hri_pmc_read_CKGR_MOR_reg(PMC) & ~CKGR_MOR_MOSCXTBY;
  401c2c:	f022 0202 	bic.w	r2, r2, #2
	data |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(CONF_XOSC20M_STARTUP_TIME);
  401c30:	4b0d      	ldr	r3, [pc, #52]	; (401c68 <_pmc_init_sources+0x40>)
  401c32:	4313      	orrs	r3, r2
	((Pmc *)hw)->CKGR_MOR = data;
  401c34:	620b      	str	r3, [r1, #32]
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MOSCXTS) > 0;
  401c36:	4b0b      	ldr	r3, [pc, #44]	; (401c64 <_pmc_init_sources+0x3c>)
  401c38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	hri_pmc_write_CKGR_MOR_reg(PMC, data);
	while (!hri_pmc_get_SR_MOSCXTS_bit(PMC)) {
  401c3a:	f013 0f01 	tst.w	r3, #1
  401c3e:	d0fa      	beq.n	401c36 <_pmc_init_sources+0xe>
	((Pmc *)hw)->CKGR_MOR |= mask;
  401c40:	4b08      	ldr	r3, [pc, #32]	; (401c64 <_pmc_init_sources+0x3c>)
  401c42:	6a19      	ldr	r1, [r3, #32]
  401c44:	4a09      	ldr	r2, [pc, #36]	; (401c6c <_pmc_init_sources+0x44>)
  401c46:	430a      	orrs	r2, r1
  401c48:	621a      	str	r2, [r3, #32]

static inline void hri_pmc_write_CKGR_PLLAR_MULA_bf(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->CKGR_PLLAR;
  401c4a:	6a99      	ldr	r1, [r3, #40]	; 0x28
	tmp &= ~CKGR_PLLAR_MULA_Msk;
  401c4c:	4a08      	ldr	r2, [pc, #32]	; (401c70 <_pmc_init_sources+0x48>)
  401c4e:	400a      	ands	r2, r1
	tmp |= CKGR_PLLAR_MULA(data);
	((Pmc *)hw)->CKGR_PLLAR = tmp;
  401c50:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline void hri_pmc_write_CKGR_PLLAR_reg(const void *const hw, hri_pmc_ckgr_pllar_reg_t data)
{
	PMC_CRITICAL_SECTION_ENTER();
	((Pmc *)hw)->CKGR_PLLAR = data;
  401c52:	4a08      	ldr	r2, [pc, #32]	; (401c74 <_pmc_init_sources+0x4c>)
  401c54:	629a      	str	r2, [r3, #40]	; 0x28
	return (((Pmc *)hw)->PMC_SR & PMC_SR_LOCKA) > 0;
  401c56:	4b03      	ldr	r3, [pc, #12]	; (401c64 <_pmc_init_sources+0x3c>)
  401c58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
#if (CONF_PLLACK_ENABLE == 1)
	data = CKGR_PLLAR_MULA(CONF_PLLACK_MUL - 1) | CKGR_PLLAR_DIVA(CONF_PLLACK_DIV) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	/* Stop PLL first */
	hri_pmc_write_CKGR_PLLAR_MULA_bf(PMC, 0);
	hri_pmc_write_CKGR_PLLAR_reg(PMC, (CKGR_PLLAR_ONE | data));
	while (!hri_pmc_get_SR_LOCKA_bit(PMC)) {
  401c5a:	f013 0f02 	tst.w	r3, #2
  401c5e:	d0fa      	beq.n	401c56 <_pmc_init_sources+0x2e>
#if (CONF_CLK_CFDEN_ENABLE == 1)
	/* Enable main clock failure detection */
	hri_pmc_set_CKGR_MOR_CFDEN_bit(PMC);
#endif
#endif
}
  401c60:	4770      	bx	lr
  401c62:	bf00      	nop
  401c64:	400e0600 	.word	0x400e0600
  401c68:	00373e01 	.word	0x00373e01
  401c6c:	01370000 	.word	0x01370000
  401c70:	f800ffff 	.word	0xf800ffff
  401c74:	20183f01 	.word	0x20183f01

00401c78 <_pmc_init_master_clock>:

static inline void hri_pmc_write_MCKR_PRES_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  401c78:	4a11      	ldr	r2, [pc, #68]	; (401cc0 <_pmc_init_master_clock+0x48>)
  401c7a:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_PRES_Msk;
  401c7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
	tmp |= PMC_MCKR_PRES(data);
	((Pmc *)hw)->PMC_MCKR = tmp;
  401c80:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  401c82:	4b0f      	ldr	r3, [pc, #60]	; (401cc0 <_pmc_init_master_clock+0x48>)
  401c84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
		/* Wait until master clock is ready */
	}
#elif ((CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_PLLACK) || (CONF_CLK_GEN_MCKR_SRC == CLK_SRC_OPTION_UPLLCKDIV))
	hri_pmc_write_MCKR_PRES_bf(PMC, CONF_MCKR_PRESC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  401c86:	f013 0f08 	tst.w	r3, #8
  401c8a:	d0fa      	beq.n	401c82 <_pmc_init_master_clock+0xa>

static inline void hri_pmc_write_MCKR_MDIV_bf(const void *const hw, hri_pmc_mckr_reg_t data)
{
	uint32_t tmp;
	PMC_CRITICAL_SECTION_ENTER();
	tmp = ((Pmc *)hw)->PMC_MCKR;
  401c8c:	4a0c      	ldr	r2, [pc, #48]	; (401cc0 <_pmc_init_master_clock+0x48>)
  401c8e:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_MDIV_Msk;
  401c90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
	tmp |= PMC_MCKR_MDIV(data);
  401c94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
	((Pmc *)hw)->PMC_MCKR = tmp;
  401c98:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  401c9a:	4b09      	ldr	r3, [pc, #36]	; (401cc0 <_pmc_init_master_clock+0x48>)
  401c9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_MDIV_bf(PMC, CONF_MCK_DIV);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  401c9e:	f013 0f08 	tst.w	r3, #8
  401ca2:	d0fa      	beq.n	401c9a <_pmc_init_master_clock+0x22>
	tmp = ((Pmc *)hw)->PMC_MCKR;
  401ca4:	4a06      	ldr	r2, [pc, #24]	; (401cc0 <_pmc_init_master_clock+0x48>)
  401ca6:	6b13      	ldr	r3, [r2, #48]	; 0x30
	tmp &= ~PMC_MCKR_CSS_Msk;
  401ca8:	f023 0303 	bic.w	r3, r3, #3
	tmp |= PMC_MCKR_CSS(data);
  401cac:	f043 0302 	orr.w	r3, r3, #2
	((Pmc *)hw)->PMC_MCKR = tmp;
  401cb0:	6313      	str	r3, [r2, #48]	; 0x30
	return (((Pmc *)hw)->PMC_SR & PMC_SR_MCKRDY) > 0;
  401cb2:	4b03      	ldr	r3, [pc, #12]	; (401cc0 <_pmc_init_master_clock+0x48>)
  401cb4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
		/* Wait until master clock is ready */
	}
	hri_pmc_write_MCKR_CSS_bf(PMC, CONF_CLK_GEN_MCKR_SRC);
	while (!hri_pmc_get_SR_MCKRDY_bit(PMC)) {
  401cb6:	f013 0f08 	tst.w	r3, #8
  401cba:	d0fa      	beq.n	401cb2 <_pmc_init_master_clock+0x3a>
		/* Wait until master clock is ready */
	}
#endif
#endif
}
  401cbc:	4770      	bx	lr
  401cbe:	bf00      	nop
  401cc0:	400e0600 	.word	0x400e0600

00401cc4 <_pmc_init>:
/**
 * \brief Initializes cortex M7 core clock
 *
 */
void _pmc_init(void)
{
  401cc4:	b508      	push	{r3, lr}
	_pmc_init_sources();
  401cc6:	4b02      	ldr	r3, [pc, #8]	; (401cd0 <_pmc_init+0xc>)
  401cc8:	4798      	blx	r3
	_pmc_init_master_clock();
  401cca:	4b02      	ldr	r3, [pc, #8]	; (401cd4 <_pmc_init+0x10>)
  401ccc:	4798      	blx	r3
  401cce:	bd08      	pop	{r3, pc}
  401cd0:	00401c29 	.word	0x00401c29
  401cd4:	00401c79 	.word	0x00401c79

00401cd8 <_pwm_get_cfg>:
 */
static const struct _pwm_cfg *_pwm_get_cfg(void *const hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  401cd8:	2300      	movs	r3, #0
  401cda:	2b01      	cmp	r3, #1
  401cdc:	d80f      	bhi.n	401cfe <_pwm_get_cfg+0x26>
		if (_pwms[i].hw == hw) {
  401cde:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
  401ce2:	008a      	lsls	r2, r1, #2
  401ce4:	4907      	ldr	r1, [pc, #28]	; (401d04 <_pwm_get_cfg+0x2c>)
  401ce6:	588a      	ldr	r2, [r1, r2]
  401ce8:	4282      	cmp	r2, r0
  401cea:	d002      	beq.n	401cf2 <_pwm_get_cfg+0x1a>
	for (i = 0; i < ARRAY_SIZE(_pwms); i++) {
  401cec:	3301      	adds	r3, #1
  401cee:	b2db      	uxtb	r3, r3
  401cf0:	e7f3      	b.n	401cda <_pwm_get_cfg+0x2>
			return (_pwms + i);
  401cf2:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
  401cf6:	009a      	lsls	r2, r3, #2
  401cf8:	4608      	mov	r0, r1
  401cfa:	4410      	add	r0, r2
  401cfc:	4770      	bx	lr
		}
	}

	return NULL;
  401cfe:	2000      	movs	r0, #0
}
  401d00:	4770      	bx	lr
  401d02:	bf00      	nop
  401d04:	00405bcc 	.word	0x00405bcc

00401d08 <_pwm_init_irq_param>:
/**
 * \brief Init irq param with the given pwm hardware instance
 */
static void _pwm_init_irq_param(const void *const hw, struct _pwm_device *dev)
{
	if (hw == PWM0) {
  401d08:	4b06      	ldr	r3, [pc, #24]	; (401d24 <_pwm_init_irq_param+0x1c>)
  401d0a:	4298      	cmp	r0, r3
  401d0c:	d003      	beq.n	401d16 <_pwm_init_irq_param+0xe>
		_pwm0_dev = dev;
	}
	if (hw == PWM1) {
  401d0e:	4b06      	ldr	r3, [pc, #24]	; (401d28 <_pwm_init_irq_param+0x20>)
  401d10:	4298      	cmp	r0, r3
  401d12:	d003      	beq.n	401d1c <_pwm_init_irq_param+0x14>
  401d14:	4770      	bx	lr
		_pwm0_dev = dev;
  401d16:	4b05      	ldr	r3, [pc, #20]	; (401d2c <_pwm_init_irq_param+0x24>)
  401d18:	6019      	str	r1, [r3, #0]
  401d1a:	e7f8      	b.n	401d0e <_pwm_init_irq_param+0x6>
		_pwm1_dev = dev;
  401d1c:	4b03      	ldr	r3, [pc, #12]	; (401d2c <_pwm_init_irq_param+0x24>)
  401d1e:	6059      	str	r1, [r3, #4]
	}
}
  401d20:	e7f8      	b.n	401d14 <_pwm_init_irq_param+0xc>
  401d22:	bf00      	nop
  401d24:	40020000 	.word	0x40020000
  401d28:	4005c000 	.word	0x4005c000
  401d2c:	20400374 	.word	0x20400374

00401d30 <_pwm_interrupt_handler>:
 * \internal interrupt handler for PWM
 *
 * \param[in] instance PWM instance number
 */
static void _pwm_interrupt_handler(struct _pwm_device *device)
{
  401d30:	b508      	push	{r3, lr}
	if (hri_pwm_read_ISR1_reg(device->hw)) {
  401d32:	6903      	ldr	r3, [r0, #16]
	return ((Pwm *)hw)->PWM_ISR1;
  401d34:	69db      	ldr	r3, [r3, #28]
  401d36:	b113      	cbz	r3, 401d3e <_pwm_interrupt_handler+0xe>
		if (NULL != device->callback.pwm_period_cb) {
  401d38:	6803      	ldr	r3, [r0, #0]
  401d3a:	b103      	cbz	r3, 401d3e <_pwm_interrupt_handler+0xe>
			device->callback.pwm_period_cb(device);
  401d3c:	4798      	blx	r3
  401d3e:	bd08      	pop	{r3, pc}

00401d40 <PWM0_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM0_Handler(void)
{
  401d40:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm0_dev);
  401d42:	4b02      	ldr	r3, [pc, #8]	; (401d4c <PWM0_Handler+0xc>)
  401d44:	6818      	ldr	r0, [r3, #0]
  401d46:	4b02      	ldr	r3, [pc, #8]	; (401d50 <PWM0_Handler+0x10>)
  401d48:	4798      	blx	r3
  401d4a:	bd08      	pop	{r3, pc}
  401d4c:	20400374 	.word	0x20400374
  401d50:	00401d31 	.word	0x00401d31

00401d54 <PWM1_Handler>:

/**
 * \internal PWM interrupt handler
 */
void PWM1_Handler(void)
{
  401d54:	b508      	push	{r3, lr}
	_pwm_interrupt_handler(_pwm1_dev);
  401d56:	4b02      	ldr	r3, [pc, #8]	; (401d60 <PWM1_Handler+0xc>)
  401d58:	6858      	ldr	r0, [r3, #4]
  401d5a:	4b02      	ldr	r3, [pc, #8]	; (401d64 <PWM1_Handler+0x10>)
  401d5c:	4798      	blx	r3
  401d5e:	bd08      	pop	{r3, pc}
  401d60:	20400374 	.word	0x20400374
  401d64:	00401d31 	.word	0x00401d31

00401d68 <_pwm_init>:
}

int32_t _pwm_init(struct _pwm_device *const device, void *const hw)
{
  401d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401d6a:	4606      	mov	r6, r0
	ASSERT(hw);
  401d6c:	460c      	mov	r4, r1
  401d6e:	1c08      	adds	r0, r1, #0
  401d70:	bf18      	it	ne
  401d72:	2001      	movne	r0, #1
  401d74:	f44f 72bf 	mov.w	r2, #382	; 0x17e
  401d78:	4944      	ldr	r1, [pc, #272]	; (401e8c <_pwm_init+0x124>)
  401d7a:	4b45      	ldr	r3, [pc, #276]	; (401e90 <_pwm_init+0x128>)
  401d7c:	4798      	blx	r3
	int8_t                      i;
	const struct _pwm_cfg *     cfg;
	const struct _pwm_ch_cfg *  ch;
	const struct _pwm_comp_cfg *comp;

	cfg = _pwm_get_cfg(hw);
  401d7e:	4620      	mov	r0, r4
  401d80:	4b44      	ldr	r3, [pc, #272]	; (401e94 <_pwm_init+0x12c>)
  401d82:	4798      	blx	r3
  401d84:	4605      	mov	r5, r0

	device->hw = hw;
  401d86:	6134      	str	r4, [r6, #16]
	/* Init PMW */
	hri_pwm_write_CLK_reg(hw, cfg->pwm_clk);
  401d88:	6883      	ldr	r3, [r0, #8]
}

static inline void hri_pwm_write_CLK_reg(const void *const hw, hri_pwm_clk_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_CLK = data;
  401d8a:	6023      	str	r3, [r4, #0]
	hri_pwm_write_ELMR_reg(hw, 0, cfg->pwm_elmr0);
  401d8c:	68c3      	ldr	r3, [r0, #12]
}

static inline void hri_pwm_write_ELMR_reg(const void *const hw, uint8_t index, hri_pwm_elmr_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ELMR[index] = data;
  401d8e:	67e3      	str	r3, [r4, #124]	; 0x7c
	hri_pwm_write_ELMR_reg(hw, 1, cfg->pwm_elmr1);
  401d90:	6903      	ldr	r3, [r0, #16]
  401d92:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
	hri_pwm_write_FMR_reg(hw, cfg->pwm_fmr);
  401d96:	6943      	ldr	r3, [r0, #20]
	((Pwm *)hw)->PWM_FMR = data;
  401d98:	65e3      	str	r3, [r4, #92]	; 0x5c
	hri_pwm_write_FPV1_reg(hw, cfg->pwm_fpv1);
  401d9a:	6983      	ldr	r3, [r0, #24]
	((Pwm *)hw)->PWM_FPV1 = data;
  401d9c:	66a3      	str	r3, [r4, #104]	; 0x68
	hri_pwm_write_FPV2_reg(hw, cfg->pwm_fpv2);
  401d9e:	69c3      	ldr	r3, [r0, #28]
}

static inline void hri_pwm_write_FPV2_reg(const void *const hw, hri_pwm_fpv2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_FPV2 = data;
  401da0:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
	hri_pwm_write_FPE_reg(hw, cfg->pwm_fpe);
  401da4:	6a03      	ldr	r3, [r0, #32]
	((Pwm *)hw)->PWM_FPE = data;
  401da6:	66e3      	str	r3, [r4, #108]	; 0x6c
	hri_pwm_write_ETRG1_reg(hw, cfg->pwm_etrg1);
  401da8:	6a43      	ldr	r3, [r0, #36]	; 0x24
}

static inline void hri_pwm_write_ETRG1_reg(const void *const hw, hri_pwm_etrg1_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG1 = data;
  401daa:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
	hri_pwm_write_ETRG2_reg(hw, cfg->pwm_etrg2);
  401dae:	6a83      	ldr	r3, [r0, #40]	; 0x28
}

static inline void hri_pwm_write_ETRG2_reg(const void *const hw, hri_pwm_etrg2_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ETRG2 = data;
  401db0:	f8c4 344c 	str.w	r3, [r4, #1100]	; 0x44c

	/* Init Channel */
	for (i = 0; i < cfg->ch_num; i++) {
  401db4:	2300      	movs	r3, #0
  401db6:	e019      	b.n	401dec <_pwm_init+0x84>
		ch = cfg->ch + i;
  401db8:	6b2f      	ldr	r7, [r5, #48]	; 0x30
  401dba:	0118      	lsls	r0, r3, #4
  401dbc:	eb07 0e00 	add.w	lr, r7, r0
		hri_pwm_write_CMR_reg(hw, ch->index, ch->mode);
  401dc0:	5c3a      	ldrb	r2, [r7, r0]
  401dc2:	f8de 1004 	ldr.w	r1, [lr, #4]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CMR = data;
  401dc6:	3210      	adds	r2, #16
  401dc8:	0152      	lsls	r2, r2, #5
  401dca:	50a1      	str	r1, [r4, r2]
		hri_pwm_write_CDTY_reg(hw, ch->index, ch->duty_cycle);
  401dcc:	5c3a      	ldrb	r2, [r7, r0]
  401dce:	f8de 100c 	ldr.w	r1, [lr, #12]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTY = data;
  401dd2:	3210      	adds	r2, #16
  401dd4:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  401dd8:	6051      	str	r1, [r2, #4]
		hri_pwm_write_CPRD_reg(hw, ch->index, ch->period);
  401dda:	5c3a      	ldrb	r2, [r7, r0]
  401ddc:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRD = data;
  401de0:	eb04 1242 	add.w	r2, r4, r2, lsl #5
  401de4:	f8c2 120c 	str.w	r1, [r2, #524]	; 0x20c
	for (i = 0; i < cfg->ch_num; i++) {
  401de8:	3301      	adds	r3, #1
  401dea:	b25b      	sxtb	r3, r3
  401dec:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  401dee:	4293      	cmp	r3, r2
  401df0:	d3e2      	bcc.n	401db8 <_pwm_init+0x50>
  401df2:	2300      	movs	r3, #0
  401df4:	e014      	b.n	401e20 <_pwm_init+0xb8>
	}
	/* Init comparison */
	for (i = 0; i < cfg->comp_num; i++) {
		comp = cfg->comp + i;
  401df6:	6ba9      	ldr	r1, [r5, #56]	; 0x38
  401df8:	eb03 0043 	add.w	r0, r3, r3, lsl #1
  401dfc:	0082      	lsls	r2, r0, #2
  401dfe:	eb01 0e02 	add.w	lr, r1, r2
		hri_pwm_write_CMPM_reg(hw, comp->index, comp->comp_cmpm);
  401e02:	5c88      	ldrb	r0, [r1, r2]
  401e04:	f8de 7004 	ldr.w	r7, [lr, #4]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPM = data;
  401e08:	eb04 1000 	add.w	r0, r4, r0, lsl #4
  401e0c:	f8c0 7138 	str.w	r7, [r0, #312]	; 0x138
		hri_pwm_write_CMPV_reg(hw, comp->index, comp->comp_cmpv);
  401e10:	5c8a      	ldrb	r2, [r1, r2]
  401e12:	f8de 1008 	ldr.w	r1, [lr, #8]
	((Pwm *)hw)->PwmCmp[submodule_index].PWM_CMPV = data;
  401e16:	3213      	adds	r2, #19
  401e18:	0112      	lsls	r2, r2, #4
  401e1a:	50a1      	str	r1, [r4, r2]
	for (i = 0; i < cfg->comp_num; i++) {
  401e1c:	3301      	adds	r3, #1
  401e1e:	b25b      	sxtb	r3, r3
  401e20:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  401e22:	4293      	cmp	r3, r2
  401e24:	d3e7      	bcc.n	401df6 <_pwm_init+0x8e>
	}

	_pwm_init_irq_param(hw, device);
  401e26:	4631      	mov	r1, r6
  401e28:	4620      	mov	r0, r4
  401e2a:	4b1b      	ldr	r3, [pc, #108]	; (401e98 <_pwm_init+0x130>)
  401e2c:	4798      	blx	r3
	NVIC_DisableIRQ(cfg->irq);
  401e2e:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401e32:	2b00      	cmp	r3, #0
  401e34:	db0d      	blt.n	401e52 <_pwm_init+0xea>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401e36:	095a      	lsrs	r2, r3, #5
  401e38:	f003 031f 	and.w	r3, r3, #31
  401e3c:	2101      	movs	r1, #1
  401e3e:	fa01 f303 	lsl.w	r3, r1, r3
  401e42:	3220      	adds	r2, #32
  401e44:	4915      	ldr	r1, [pc, #84]	; (401e9c <_pwm_init+0x134>)
  401e46:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  401e4a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401e4e:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(cfg->irq);
  401e52:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401e56:	2b00      	cmp	r3, #0
  401e58:	db09      	blt.n	401e6e <_pwm_init+0x106>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401e5a:	095a      	lsrs	r2, r3, #5
  401e5c:	f003 031f 	and.w	r3, r3, #31
  401e60:	2101      	movs	r1, #1
  401e62:	fa01 f303 	lsl.w	r3, r1, r3
  401e66:	3260      	adds	r2, #96	; 0x60
  401e68:	490c      	ldr	r1, [pc, #48]	; (401e9c <_pwm_init+0x134>)
  401e6a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(cfg->irq);
  401e6e:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  401e72:	2b00      	cmp	r3, #0
  401e74:	db08      	blt.n	401e88 <_pwm_init+0x120>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401e76:	0959      	lsrs	r1, r3, #5
  401e78:	f003 031f 	and.w	r3, r3, #31
  401e7c:	2201      	movs	r2, #1
  401e7e:	fa02 f303 	lsl.w	r3, r2, r3
  401e82:	4a06      	ldr	r2, [pc, #24]	; (401e9c <_pwm_init+0x134>)
  401e84:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	return ERR_NONE;
}
  401e88:	2000      	movs	r0, #0
  401e8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401e8c:	00405c74 	.word	0x00405c74
  401e90:	0040149d 	.word	0x0040149d
  401e94:	00401cd9 	.word	0x00401cd9
  401e98:	00401d09 	.word	0x00401d09
  401e9c:	e000e100 	.word	0xe000e100

00401ea0 <_pwm_enable>:

	hri_pwm_write_DIS_reg(device->hw, PWM_DIS_MASK);
}

void _pwm_enable(struct _pwm_device *const device)
{
  401ea0:	b538      	push	{r3, r4, r5, lr}
	ASSERT(device);
  401ea2:	4604      	mov	r4, r0
  401ea4:	f240 12b5 	movw	r2, #437	; 0x1b5
  401ea8:	490b      	ldr	r1, [pc, #44]	; (401ed8 <_pwm_enable+0x38>)
  401eaa:	3000      	adds	r0, #0
  401eac:	bf18      	it	ne
  401eae:	2001      	movne	r0, #1
  401eb0:	4b0a      	ldr	r3, [pc, #40]	; (401edc <_pwm_enable+0x3c>)
  401eb2:	4798      	blx	r3
	int8_t                 i;
	const struct _pwm_cfg *cfg;

	cfg = _pwm_get_cfg(device->hw);
  401eb4:	6920      	ldr	r0, [r4, #16]
  401eb6:	4b0a      	ldr	r3, [pc, #40]	; (401ee0 <_pwm_enable+0x40>)
  401eb8:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  401eba:	2300      	movs	r3, #0
  401ebc:	e008      	b.n	401ed0 <_pwm_enable+0x30>
		hri_pwm_write_ENA_reg(device->hw, 0x1u << cfg->ch[i].index);
  401ebe:	6921      	ldr	r1, [r4, #16]
  401ec0:	6b05      	ldr	r5, [r0, #48]	; 0x30
  401ec2:	011a      	lsls	r2, r3, #4
  401ec4:	5cad      	ldrb	r5, [r5, r2]
  401ec6:	2201      	movs	r2, #1
  401ec8:	40aa      	lsls	r2, r5
}

static inline void hri_pwm_write_ENA_reg(const void *const hw, hri_pwm_ena_reg_t data)
{
	PWM_CRITICAL_SECTION_ENTER();
	((Pwm *)hw)->PWM_ENA = data;
  401eca:	604a      	str	r2, [r1, #4]
	for (i = 0; i < cfg->ch_num; i++) {
  401ecc:	3301      	adds	r3, #1
  401ece:	b25b      	sxtb	r3, r3
  401ed0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  401ed2:	4293      	cmp	r3, r2
  401ed4:	d3f3      	bcc.n	401ebe <_pwm_enable+0x1e>
	}
}
  401ed6:	bd38      	pop	{r3, r4, r5, pc}
  401ed8:	00405c74 	.word	0x00405c74
  401edc:	0040149d 	.word	0x0040149d
  401ee0:	00401cd9 	.word	0x00401cd9

00401ee4 <_pwm_set_param>:
		hri_pwm_write_DIS_reg(device->hw, 0x1u << cfg->ch[i].index);
	}
}

void _pwm_set_param(struct _pwm_device *const device, const pwm_period_t period, const pwm_period_t duty_cycle)
{
  401ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401ee6:	460d      	mov	r5, r1
  401ee8:	4616      	mov	r6, r2
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device && (duty_cycle < period));
  401eea:	4604      	mov	r4, r0
  401eec:	f44f 72e9 	mov.w	r2, #466	; 0x1d2
  401ef0:	4911      	ldr	r1, [pc, #68]	; (401f38 <_pwm_set_param+0x54>)
  401ef2:	2800      	cmp	r0, #0
  401ef4:	bf18      	it	ne
  401ef6:	42ae      	cmpne	r6, r5
  401ef8:	bf34      	ite	cc
  401efa:	2001      	movcc	r0, #1
  401efc:	2000      	movcs	r0, #0
  401efe:	4b0f      	ldr	r3, [pc, #60]	; (401f3c <_pwm_set_param+0x58>)
  401f00:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  401f02:	6920      	ldr	r0, [r4, #16]
  401f04:	4b0e      	ldr	r3, [pc, #56]	; (401f40 <_pwm_set_param+0x5c>)
  401f06:	4798      	blx	r3

	for (i = 0; i < cfg->ch_num; i++) {
  401f08:	2300      	movs	r3, #0
  401f0a:	e010      	b.n	401f2e <_pwm_set_param+0x4a>
		hri_pwm_write_CDTYUPD_reg(device->hw, cfg->ch[i].index, duty_cycle);
  401f0c:	6922      	ldr	r2, [r4, #16]
  401f0e:	6b07      	ldr	r7, [r0, #48]	; 0x30
  401f10:	0119      	lsls	r1, r3, #4
  401f12:	5c7f      	ldrb	r7, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CDTYUPD = data;
  401f14:	eb02 1247 	add.w	r2, r2, r7, lsl #5
  401f18:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		hri_pwm_write_CPRDUPD_reg(device->hw, cfg->ch[i].index, period);
  401f1c:	6922      	ldr	r2, [r4, #16]
  401f1e:	6b07      	ldr	r7, [r0, #48]	; 0x30
  401f20:	5c79      	ldrb	r1, [r7, r1]
	((Pwm *)hw)->PwmChNum[submodule_index].PWM_CPRDUPD = data;
  401f22:	eb02 1241 	add.w	r2, r2, r1, lsl #5
  401f26:	f8c2 5210 	str.w	r5, [r2, #528]	; 0x210
	for (i = 0; i < cfg->ch_num; i++) {
  401f2a:	3301      	adds	r3, #1
  401f2c:	b2db      	uxtb	r3, r3
  401f2e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  401f30:	4293      	cmp	r3, r2
  401f32:	d3eb      	bcc.n	401f0c <_pwm_set_param+0x28>
	}
}
  401f34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401f36:	bf00      	nop
  401f38:	00405c74 	.word	0x00405c74
  401f3c:	0040149d 	.word	0x0040149d
  401f40:	00401cd9 	.word	0x00401cd9

00401f44 <_pwm_is_enabled>:

bool _pwm_is_enabled(const struct _pwm_device *const device)
{
  401f44:	b510      	push	{r4, lr}
	ASSERT(device);
  401f46:	4604      	mov	r4, r0
  401f48:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  401f4c:	4907      	ldr	r1, [pc, #28]	; (401f6c <_pwm_is_enabled+0x28>)
  401f4e:	3000      	adds	r0, #0
  401f50:	bf18      	it	ne
  401f52:	2001      	movne	r0, #1
  401f54:	4b06      	ldr	r3, [pc, #24]	; (401f70 <_pwm_is_enabled+0x2c>)
  401f56:	4798      	blx	r3
	uint8_t status = hri_pwm_get_SR_reg(device->hw, 0x0F);
  401f58:	6923      	ldr	r3, [r4, #16]
	tmp = ((Pwm *)hw)->PWM_SR;
  401f5a:	68db      	ldr	r3, [r3, #12]
	if (status == 0) {
  401f5c:	f013 0f0f 	tst.w	r3, #15
  401f60:	d001      	beq.n	401f66 <_pwm_is_enabled+0x22>
		return false;
	} else {
		return true;
  401f62:	2001      	movs	r0, #1
	}
}
  401f64:	bd10      	pop	{r4, pc}
		return false;
  401f66:	2000      	movs	r0, #0
  401f68:	bd10      	pop	{r4, pc}
  401f6a:	bf00      	nop
  401f6c:	00405c74 	.word	0x00405c74
  401f70:	0040149d 	.word	0x0040149d

00401f74 <_pwm_set_irq_state>:

	return hri_pwm_read_CDTY_reg(device->hw, cfg->ch[0].index);
}

void _pwm_set_irq_state(struct _pwm_device *const device, const enum _pwm_callback_type type, const bool disable)
{
  401f74:	b538      	push	{r3, r4, r5, lr}
  401f76:	460d      	mov	r5, r1
	uint8_t                i;
	const struct _pwm_cfg *cfg;

	ASSERT(device);
  401f78:	4604      	mov	r4, r0
  401f7a:	f44f 7200 	mov.w	r2, #512	; 0x200
  401f7e:	4912      	ldr	r1, [pc, #72]	; (401fc8 <_pwm_set_irq_state+0x54>)
  401f80:	3000      	adds	r0, #0
  401f82:	bf18      	it	ne
  401f84:	2001      	movne	r0, #1
  401f86:	4b11      	ldr	r3, [pc, #68]	; (401fcc <_pwm_set_irq_state+0x58>)
  401f88:	4798      	blx	r3

	cfg = _pwm_get_cfg(device->hw);
  401f8a:	6920      	ldr	r0, [r4, #16]
  401f8c:	4b10      	ldr	r3, [pc, #64]	; (401fd0 <_pwm_set_irq_state+0x5c>)
  401f8e:	4798      	blx	r3

	if (PWM_DEVICE_PERIOD_CB == type) {
  401f90:	b18d      	cbz	r5, 401fb6 <_pwm_set_irq_state+0x42>
		for (i = 0; i < cfg->ch_num; i++) {
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
		}
	} else if (PWM_DEVICE_ERROR_CB == type) {
  401f92:	2d01      	cmp	r5, #1
  401f94:	d011      	beq.n	401fba <_pwm_set_irq_state+0x46>
  401f96:	bd38      	pop	{r3, r4, r5, pc}
			hri_pwm_write_IMR1_reg(device->hw, 0x1u << cfg->ch[i].index);
  401f98:	6921      	ldr	r1, [r4, #16]
  401f9a:	6b05      	ldr	r5, [r0, #48]	; 0x30
  401f9c:	0113      	lsls	r3, r2, #4
  401f9e:	5ced      	ldrb	r5, [r5, r3]
  401fa0:	2301      	movs	r3, #1
  401fa2:	40ab      	lsls	r3, r5
	((Pwm *)hw)->PWM_IER1 = data;
  401fa4:	610b      	str	r3, [r1, #16]
	((Pwm *)hw)->PWM_IDR1 = ~data;
  401fa6:	43db      	mvns	r3, r3
  401fa8:	614b      	str	r3, [r1, #20]
		for (i = 0; i < cfg->ch_num; i++) {
  401faa:	3201      	adds	r2, #1
  401fac:	b2d2      	uxtb	r2, r2
  401fae:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  401fb0:	429a      	cmp	r2, r3
  401fb2:	d3f1      	bcc.n	401f98 <_pwm_set_irq_state+0x24>
  401fb4:	bd38      	pop	{r3, r4, r5, pc}
  401fb6:	2200      	movs	r2, #0
  401fb8:	e7f9      	b.n	401fae <_pwm_set_irq_state+0x3a>
		ASSERT(false);
  401fba:	f240 2209 	movw	r2, #521	; 0x209
  401fbe:	4902      	ldr	r1, [pc, #8]	; (401fc8 <_pwm_set_irq_state+0x54>)
  401fc0:	2000      	movs	r0, #0
  401fc2:	4b02      	ldr	r3, [pc, #8]	; (401fcc <_pwm_set_irq_state+0x58>)
  401fc4:	4798      	blx	r3
	}
}
  401fc6:	e7e6      	b.n	401f96 <_pwm_set_irq_state+0x22>
  401fc8:	00405c74 	.word	0x00405c74
  401fcc:	0040149d 	.word	0x0040149d
  401fd0:	00401cd9 	.word	0x00401cd9

00401fd4 <_pwm_get_pwm>:
 * \brief Retrieve pwm helper functions
 */
struct _pwm_hpl_interface *_pwm_get_pwm(void)
{
	return NULL;
}
  401fd4:	2000      	movs	r0, #0
  401fd6:	4770      	bx	lr

00401fd8 <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
  401fd8:	4b03      	ldr	r3, [pc, #12]	; (401fe8 <_system_time_init+0x10>)
  401fda:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  401fde:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
  401fe0:	2205      	movs	r2, #5
  401fe2:	601a      	str	r2, [r3, #0]
  401fe4:	4770      	bx	lr
  401fe6:	bf00      	nop
  401fe8:	e000e010 	.word	0xe000e010

00401fec <_delay_init>:
}
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
  401fec:	b508      	push	{r3, lr}
	_system_time_init(hw);
  401fee:	4b01      	ldr	r3, [pc, #4]	; (401ff4 <_delay_init+0x8>)
  401ff0:	4798      	blx	r3
  401ff2:	bd08      	pop	{r3, pc}
  401ff4:	00401fd9 	.word	0x00401fd9

00401ff8 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
  401ff8:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
  401ffa:	e00d      	b.n	402018 <_delay_cycles+0x20>
		SysTick->LOAD = 0xFFFFFF;
  401ffc:	4b0d      	ldr	r3, [pc, #52]	; (402034 <_delay_cycles+0x3c>)
  401ffe:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402002:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
  402004:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  402006:	4b0b      	ldr	r3, [pc, #44]	; (402034 <_delay_cycles+0x3c>)
  402008:	681b      	ldr	r3, [r3, #0]
  40200a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40200e:	d0fa      	beq.n	402006 <_delay_cycles+0xe>
			;
		buf -= 0xFFFFFF;
  402010:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
  402014:	3101      	adds	r1, #1
	while (n--) {
  402016:	4610      	mov	r0, r2
  402018:	1e43      	subs	r3, r0, #1
  40201a:	b2da      	uxtb	r2, r3
  40201c:	2800      	cmp	r0, #0
  40201e:	d1ed      	bne.n	401ffc <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
  402020:	4b04      	ldr	r3, [pc, #16]	; (402034 <_delay_cycles+0x3c>)
  402022:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
  402024:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
  402026:	4b03      	ldr	r3, [pc, #12]	; (402034 <_delay_cycles+0x3c>)
  402028:	681b      	ldr	r3, [r3, #0]
  40202a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40202e:	d0fa      	beq.n	402026 <_delay_cycles+0x2e>
		;
}
  402030:	4770      	bx	lr
  402032:	bf00      	nop
  402034:	e000e010 	.word	0xe000e010

00402038 <get_cfg>:

static struct tc_configuration *get_cfg(void *hw)
{
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  402038:	2300      	movs	r3, #0
  40203a:	2b01      	cmp	r3, #1
  40203c:	d815      	bhi.n	40206a <get_cfg+0x32>
{
  40203e:	b410      	push	{r4}
		if (_tcs[i].hw == hw) {
  402040:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
  402044:	008a      	lsls	r2, r1, #2
  402046:	490a      	ldr	r1, [pc, #40]	; (402070 <get_cfg+0x38>)
  402048:	588a      	ldr	r2, [r1, r2]
  40204a:	4282      	cmp	r2, r0
  40204c:	d007      	beq.n	40205e <get_cfg+0x26>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
  40204e:	3301      	adds	r3, #1
  402050:	b2db      	uxtb	r3, r3
  402052:	2b01      	cmp	r3, #1
  402054:	d9f4      	bls.n	402040 <get_cfg+0x8>
			return &(_tcs[i]);
		}
	}

	return NULL;
  402056:	2000      	movs	r0, #0
}
  402058:	f85d 4b04 	ldr.w	r4, [sp], #4
  40205c:	4770      	bx	lr
			return &(_tcs[i]);
  40205e:	eb03 04c3 	add.w	r4, r3, r3, lsl #3
  402062:	00a3      	lsls	r3, r4, #2
  402064:	4608      	mov	r0, r1
  402066:	4418      	add	r0, r3
  402068:	e7f6      	b.n	402058 <get_cfg+0x20>
	return NULL;
  40206a:	2000      	movs	r0, #0
  40206c:	4770      	bx	lr
  40206e:	bf00      	nop
  402070:	20400000 	.word	0x20400000

00402074 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
  402074:	4b06      	ldr	r3, [pc, #24]	; (402090 <_tc_init_irq_param+0x1c>)
  402076:	4298      	cmp	r0, r3
  402078:	d003      	beq.n	402082 <_tc_init_irq_param+0xe>
		_tc0_dev = (struct _timer_device *)dev;
	}
	if (hw == TC3) {
  40207a:	4b06      	ldr	r3, [pc, #24]	; (402094 <_tc_init_irq_param+0x20>)
  40207c:	4298      	cmp	r0, r3
  40207e:	d003      	beq.n	402088 <_tc_init_irq_param+0x14>
  402080:	4770      	bx	lr
		_tc0_dev = (struct _timer_device *)dev;
  402082:	4b05      	ldr	r3, [pc, #20]	; (402098 <_tc_init_irq_param+0x24>)
  402084:	6019      	str	r1, [r3, #0]
  402086:	e7f8      	b.n	40207a <_tc_init_irq_param+0x6>
		_tc3_dev = (struct _timer_device *)dev;
  402088:	4b03      	ldr	r3, [pc, #12]	; (402098 <_tc_init_irq_param+0x24>)
  40208a:	6059      	str	r1, [r3, #4]
	}
}
  40208c:	e7f8      	b.n	402080 <_tc_init_irq_param+0xc>
  40208e:	bf00      	nop
  402090:	4000c000 	.word	0x4000c000
  402094:	40054000 	.word	0x40054000
  402098:	20400394 	.word	0x20400394

0040209c <tc_interrupt_handler>:
 * \internal TC interrupt handler
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
  40209c:	b508      	push	{r3, lr}
	void *const hw = device->hw;
  40209e:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPBS) > 0;
}

static inline bool hri_tc_get_SR_CPCS_bit(const void *const hw, uint8_t submodule_index)
{
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CPCS) > 0;
  4020a0:	6a1b      	ldr	r3, [r3, #32]

	if (hri_tc_get_SR_CPCS_bit(hw, 0)) {
  4020a2:	f013 0f10 	tst.w	r3, #16
  4020a6:	d100      	bne.n	4020aa <tc_interrupt_handler+0xe>
  4020a8:	bd08      	pop	{r3, pc}
		device->timer_cb.period_expired(device);
  4020aa:	6803      	ldr	r3, [r0, #0]
  4020ac:	4798      	blx	r3
	}
}
  4020ae:	e7fb      	b.n	4020a8 <tc_interrupt_handler+0xc>

004020b0 <_timer_init>:
{
  4020b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4020b4:	4606      	mov	r6, r0
  4020b6:	460c      	mov	r4, r1
		struct tc_configuration *cfg     = get_cfg(hw);
  4020b8:	4608      	mov	r0, r1
  4020ba:	4b2f      	ldr	r3, [pc, #188]	; (402178 <_timer_init+0xc8>)
  4020bc:	4798      	blx	r3
  4020be:	4605      	mov	r5, r0
		uint32_t ra = cfg->ra;
  4020c0:	f8d0 a014 	ldr.w	sl, [r0, #20]
		uint32_t rb = cfg->rb;
  4020c4:	f8d0 9018 	ldr.w	r9, [r0, #24]
		uint32_t rc = cfg->rc;
  4020c8:	69c7      	ldr	r7, [r0, #28]
		uint32_t ext_mode = cfg->ext_mode;
  4020ca:	f8d0 800c 	ldr.w	r8, [r0, #12]
		device->hw = hw;
  4020ce:	60f4      	str	r4, [r6, #12]
		ASSERT(ARRAY_SIZE(_tcs));
  4020d0:	22c3      	movs	r2, #195	; 0xc3
  4020d2:	492a      	ldr	r1, [pc, #168]	; (40217c <_timer_init+0xcc>)
  4020d4:	2001      	movs	r0, #1
  4020d6:	4b2a      	ldr	r3, [pc, #168]	; (402180 <_timer_init+0xd0>)
  4020d8:	4798      	blx	r3
}

static inline void hri_tc_write_CMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_cmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  4020da:	f248 0307 	movw	r3, #32775	; 0x8007
  4020de:	6063      	str	r3, [r4, #4]
}

static inline void hri_tc_write_RA_reg(const void *const hw, uint8_t submodule_index, hri_tc_ra_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  4020e0:	f8c4 a014 	str.w	sl, [r4, #20]
}

static inline void hri_tc_write_RB_reg(const void *const hw, uint8_t submodule_index, hri_tc_rb_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  4020e4:	f8c4 9018 	str.w	r9, [r4, #24]
}

static inline void hri_tc_write_EMR_reg(const void *const hw, uint8_t submodule_index, hri_tc_emr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  4020e8:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  4020ec:	61e7      	str	r7, [r4, #28]
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  4020ee:	2300      	movs	r3, #0
  4020f0:	6263      	str	r3, [r4, #36]	; 0x24
	((Tc *)hw)->TcChannel[submodule_index].TC_CMR = data;
  4020f2:	f248 020f 	movw	r2, #32783	; 0x800f
  4020f6:	6462      	str	r2, [r4, #68]	; 0x44
	((Tc *)hw)->TcChannel[submodule_index].TC_RA = data;
  4020f8:	f8c4 a054 	str.w	sl, [r4, #84]	; 0x54
	((Tc *)hw)->TcChannel[submodule_index].TC_RB = data;
  4020fc:	f8c4 9058 	str.w	r9, [r4, #88]	; 0x58
	((Tc *)hw)->TcChannel[submodule_index].TC_EMR = data;
  402100:	f8c4 8070 	str.w	r8, [r4, #112]	; 0x70
	((Tc *)hw)->TcChannel[submodule_index].TC_RC = data;
  402104:	65e7      	str	r7, [r4, #92]	; 0x5c
	((Tc *)hw)->TcChannel[submodule_index].TC_IER = mask;
  402106:	6663      	str	r3, [r4, #100]	; 0x64
		hri_tc_write_FMR_reg(hw, cfg->fmr);
  402108:	692b      	ldr	r3, [r5, #16]
}

static inline void hri_tc_write_FMR_reg(const void *const hw, hri_tc_fmr_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->TC_FMR = data;
  40210a:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
		_tc_init_irq_param(hw, device);
  40210e:	4631      	mov	r1, r6
  402110:	4620      	mov	r0, r4
  402112:	4b1c      	ldr	r3, [pc, #112]	; (402184 <_timer_init+0xd4>)
  402114:	4798      	blx	r3
		NVIC_DisableIRQ(cfg->irq);
  402116:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  40211a:	2b00      	cmp	r3, #0
  40211c:	db0d      	blt.n	40213a <_timer_init+0x8a>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40211e:	095a      	lsrs	r2, r3, #5
  402120:	f003 031f 	and.w	r3, r3, #31
  402124:	2101      	movs	r1, #1
  402126:	fa01 f303 	lsl.w	r3, r1, r3
  40212a:	3220      	adds	r2, #32
  40212c:	4916      	ldr	r1, [pc, #88]	; (402188 <_timer_init+0xd8>)
  40212e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  402132:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402136:	f3bf 8f6f 	isb	sy
		NVIC_ClearPendingIRQ(cfg->irq);
  40213a:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  40213e:	2b00      	cmp	r3, #0
  402140:	db09      	blt.n	402156 <_timer_init+0xa6>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402142:	095a      	lsrs	r2, r3, #5
  402144:	f003 031f 	and.w	r3, r3, #31
  402148:	2101      	movs	r1, #1
  40214a:	fa01 f303 	lsl.w	r3, r1, r3
  40214e:	3260      	adds	r2, #96	; 0x60
  402150:	490d      	ldr	r1, [pc, #52]	; (402188 <_timer_init+0xd8>)
  402152:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
		NVIC_EnableIRQ(cfg->irq);
  402156:	f995 3004 	ldrsb.w	r3, [r5, #4]
  if ((int32_t)(IRQn) >= 0)
  40215a:	2b00      	cmp	r3, #0
  40215c:	db08      	blt.n	402170 <_timer_init+0xc0>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40215e:	0959      	lsrs	r1, r3, #5
  402160:	f003 031f 	and.w	r3, r3, #31
  402164:	2201      	movs	r2, #1
  402166:	fa02 f303 	lsl.w	r3, r2, r3
  40216a:	4a07      	ldr	r2, [pc, #28]	; (402188 <_timer_init+0xd8>)
  40216c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
  402170:	2000      	movs	r0, #0
  402172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402176:	bf00      	nop
  402178:	00402039 	.word	0x00402039
  40217c:	00405c8c 	.word	0x00405c8c
  402180:	0040149d 	.word	0x0040149d
  402184:	00402075 	.word	0x00402075
  402188:	e000e100 	.word	0xe000e100

0040218c <_timer_start>:
	hri_tc_write_CCR_reg(device->hw, 0, TC_CCR_CLKEN | TC_CCR_SWTRG);
  40218c:	68c2      	ldr	r2, [r0, #12]
	((Tc *)hw)->TcChannel[submodule_index].TC_CCR = data;
  40218e:	2305      	movs	r3, #5
  402190:	6013      	str	r3, [r2, #0]
	hri_tc_write_CCR_reg(device->hw, 1, TC_CCR_CLKEN | TC_CCR_SWTRG);
  402192:	68c2      	ldr	r2, [r0, #12]
  402194:	6413      	str	r3, [r2, #64]	; 0x40
  402196:	4770      	bx	lr

00402198 <_timer_is_started>:
	return hri_tc_get_SR_CLKSTA_bit(device->hw, 0) | hri_tc_get_SR_CLKSTA_bit(device->hw, 1);
  402198:	68c2      	ldr	r2, [r0, #12]
	return (((Tc *)hw)->TcChannel[submodule_index].TC_SR & TC_SR_CLKSTA) > 0;
  40219a:	6a13      	ldr	r3, [r2, #32]
  40219c:	f3c3 4300 	ubfx	r3, r3, #16, #1
  4021a0:	6e10      	ldr	r0, [r2, #96]	; 0x60
  4021a2:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
  4021a6:	4318      	orrs	r0, r3
  4021a8:	4770      	bx	lr

004021aa <_tc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_tc_get_timer(void)
{
	return NULL;
}
  4021aa:	2000      	movs	r0, #0
  4021ac:	4770      	bx	lr
	...

004021b0 <TC0_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC0_Handler(void)
{
  4021b0:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
  4021b2:	4b02      	ldr	r3, [pc, #8]	; (4021bc <TC0_Handler+0xc>)
  4021b4:	6818      	ldr	r0, [r3, #0]
  4021b6:	4b02      	ldr	r3, [pc, #8]	; (4021c0 <TC0_Handler+0x10>)
  4021b8:	4798      	blx	r3
  4021ba:	bd08      	pop	{r3, pc}
  4021bc:	20400394 	.word	0x20400394
  4021c0:	0040209d 	.word	0x0040209d

004021c4 <TC9_Handler>:

/**
 * \brief TC interrupt handler
 */
void TC9_Handler(void)
{
  4021c4:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
  4021c6:	4b02      	ldr	r3, [pc, #8]	; (4021d0 <TC9_Handler+0xc>)
  4021c8:	6858      	ldr	r0, [r3, #4]
  4021ca:	4b02      	ldr	r3, [pc, #8]	; (4021d4 <TC9_Handler+0x10>)
  4021cc:	4798      	blx	r3
  4021ce:	bd08      	pop	{r3, pc}
  4021d0:	20400394 	.word	0x20400394
  4021d4:	0040209d 	.word	0x0040209d

004021d8 <_usart_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given usart hardware instance
 */
static uint8_t _usart_get_hardware_index(const void *const hw)
{
  4021d8:	b510      	push	{r4, lr}
	ASSERT(hw);
  4021da:	4604      	mov	r4, r0
  4021dc:	f240 222b 	movw	r2, #555	; 0x22b
  4021e0:	4905      	ldr	r1, [pc, #20]	; (4021f8 <_usart_get_hardware_index+0x20>)
  4021e2:	3000      	adds	r0, #0
  4021e4:	bf18      	it	ne
  4021e6:	2001      	movne	r0, #1
  4021e8:	4b04      	ldr	r3, [pc, #16]	; (4021fc <_usart_get_hardware_index+0x24>)
  4021ea:	4798      	blx	r3

#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)USART0) / sizeof(Usart);
#endif

	return ((uint32_t)hw - (uint32_t)USART0) >> 14;
  4021ec:	4804      	ldr	r0, [pc, #16]	; (402200 <_usart_get_hardware_index+0x28>)
  4021ee:	4420      	add	r0, r4
}
  4021f0:	f3c0 3087 	ubfx	r0, r0, #14, #8
  4021f4:	bd10      	pop	{r4, pc}
  4021f6:	bf00      	nop
  4021f8:	00405cac 	.word	0x00405cac
  4021fc:	0040149d 	.word	0x0040149d
  402200:	bffdc000 	.word	0xbffdc000

00402204 <_get_usart_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given usart hardware instance
 */
static uint8_t _get_usart_index(const void *const hw)
{
  402204:	b510      	push	{r4, lr}
	ASSERT(hw);
  402206:	4604      	mov	r4, r0
  402208:	f240 2287 	movw	r2, #647	; 0x287
  40220c:	490e      	ldr	r1, [pc, #56]	; (402248 <_get_usart_index+0x44>)
  40220e:	3000      	adds	r0, #0
  402210:	bf18      	it	ne
  402212:	2001      	movne	r0, #1
  402214:	4b0d      	ldr	r3, [pc, #52]	; (40224c <_get_usart_index+0x48>)
  402216:	4798      	blx	r3
	uint8_t usart_offset = _usart_get_hardware_index(hw);
  402218:	4620      	mov	r0, r4
  40221a:	4b0d      	ldr	r3, [pc, #52]	; (402250 <_get_usart_index+0x4c>)
  40221c:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  40221e:	2300      	movs	r3, #0
  402220:	b143      	cbz	r3, 402234 <_get_usart_index+0x30>
		if (_usarts[i].number == usart_offset) {
			return i;
		}
	}

	ASSERT(false);
  402222:	f240 2291 	movw	r2, #657	; 0x291
  402226:	4908      	ldr	r1, [pc, #32]	; (402248 <_get_usart_index+0x44>)
  402228:	2000      	movs	r0, #0
  40222a:	4b08      	ldr	r3, [pc, #32]	; (40224c <_get_usart_index+0x48>)
  40222c:	4798      	blx	r3
	return 0;
  40222e:	2300      	movs	r3, #0
}
  402230:	4618      	mov	r0, r3
  402232:	bd10      	pop	{r4, pc}
		if (_usarts[i].number == usart_offset) {
  402234:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  402238:	008a      	lsls	r2, r1, #2
  40223a:	4906      	ldr	r1, [pc, #24]	; (402254 <_get_usart_index+0x50>)
  40223c:	5c8a      	ldrb	r2, [r1, r2]
  40223e:	4290      	cmp	r0, r2
  402240:	d0f6      	beq.n	402230 <_get_usart_index+0x2c>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
  402242:	3301      	adds	r3, #1
  402244:	b2db      	uxtb	r3, r3
  402246:	e7eb      	b.n	402220 <_get_usart_index+0x1c>
  402248:	00405cac 	.word	0x00405cac
  40224c:	0040149d 	.word	0x0040149d
  402250:	004021d9 	.word	0x004021d9
  402254:	00405ca0 	.word	0x00405ca0

00402258 <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
  402258:	b510      	push	{r4, lr}
	ASSERT(hw);
  40225a:	4604      	mov	r4, r0
  40225c:	f240 229e 	movw	r2, #670	; 0x29e
  402260:	4911      	ldr	r1, [pc, #68]	; (4022a8 <_usart_init+0x50>)
  402262:	3000      	adds	r0, #0
  402264:	bf18      	it	ne
  402266:	2001      	movne	r0, #1
  402268:	4b10      	ldr	r3, [pc, #64]	; (4022ac <_usart_init+0x54>)
  40226a:	4798      	blx	r3
	uint8_t i = _get_usart_index(hw);
  40226c:	4620      	mov	r0, r4
  40226e:	4b10      	ldr	r3, [pc, #64]	; (4022b0 <_usart_init+0x58>)
  402270:	4798      	blx	r3
}

static inline void hri_usart_write_US_WPMR_reg(const void *const hw, hri_usart_us_wpmr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_WPMR = data;
  402272:	4b10      	ldr	r3, [pc, #64]	; (4022b4 <_usart_init+0x5c>)
  402274:	f8c4 30e4 	str.w	r3, [r4, #228]	; 0xe4
	((Usart *)hw)->US_MR = data;
  402278:	2300      	movs	r3, #0
  40227a:	6063      	str	r3, [r4, #4]
	((Usart *)hw)->US_RTOR = data;
  40227c:	6263      	str	r3, [r4, #36]	; 0x24
	((Usart *)hw)->US_TTGR = data;
  40227e:	62a3      	str	r3, [r4, #40]	; 0x28
}

static inline void hri_usart_write_US_CR_reg(const void *const hw, hri_usart_us_cr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_CR = data;
  402280:	22ac      	movs	r2, #172	; 0xac
  402282:	6022      	str	r2, [r4, #0]
  402284:	f44f 7280 	mov.w	r2, #256	; 0x100
  402288:	6022      	str	r2, [r4, #0]
  40228a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40228e:	6022      	str	r2, [r4, #0]
	/* Reset status bits. */
	hri_usart_write_US_CR_reg(hw, US_CR_RSTSTA);
	/* Turn off RTS and DTR if exist. */
	hri_usart_write_US_CR_reg(hw, US_CR_USART_RTSDIS);

	hri_usart_write_US_MR_reg(hw, _usarts[i].us_mr);
  402290:	eb00 0040 	add.w	r0, r0, r0, lsl #1
  402294:	0081      	lsls	r1, r0, #2
  402296:	4a08      	ldr	r2, [pc, #32]	; (4022b8 <_usart_init+0x60>)
  402298:	440a      	add	r2, r1
  40229a:	6852      	ldr	r2, [r2, #4]
	((Usart *)hw)->US_MR = data;
  40229c:	6062      	str	r2, [r4, #4]
	((Usart *)hw)->US_BRGR = data;
  40229e:	4a07      	ldr	r2, [pc, #28]	; (4022bc <_usart_init+0x64>)
  4022a0:	6222      	str	r2, [r4, #32]
	hri_usart_write_US_BRGR_reg(hw, _usarts[i].us_brgr);

	return ERR_NONE;
}
  4022a2:	4618      	mov	r0, r3
  4022a4:	bd10      	pop	{r4, pc}
  4022a6:	bf00      	nop
  4022a8:	00405cac 	.word	0x00405cac
  4022ac:	0040149d 	.word	0x0040149d
  4022b0:	00402205 	.word	0x00402205
  4022b4:	55534100 	.word	0x55534100
  4022b8:	00405ca0 	.word	0x00405ca0
  4022bc:	000100f4 	.word	0x000100f4

004022c0 <_usart_sync_init>:
{
  4022c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4022c2:	460c      	mov	r4, r1
	ASSERT(device);
  4022c4:	4e09      	ldr	r6, [pc, #36]	; (4022ec <_usart_sync_init+0x2c>)
  4022c6:	4607      	mov	r7, r0
  4022c8:	22bd      	movs	r2, #189	; 0xbd
  4022ca:	4631      	mov	r1, r6
  4022cc:	3000      	adds	r0, #0
  4022ce:	bf18      	it	ne
  4022d0:	2001      	movne	r0, #1
  4022d2:	4d07      	ldr	r5, [pc, #28]	; (4022f0 <_usart_sync_init+0x30>)
  4022d4:	47a8      	blx	r5
	ASSERT(hw);
  4022d6:	22be      	movs	r2, #190	; 0xbe
  4022d8:	4631      	mov	r1, r6
  4022da:	1c20      	adds	r0, r4, #0
  4022dc:	bf18      	it	ne
  4022de:	2001      	movne	r0, #1
  4022e0:	47a8      	blx	r5
	device->hw = hw;
  4022e2:	603c      	str	r4, [r7, #0]
	return _usart_init(hw);
  4022e4:	4620      	mov	r0, r4
  4022e6:	4b03      	ldr	r3, [pc, #12]	; (4022f4 <_usart_sync_init+0x34>)
  4022e8:	4798      	blx	r3
}
  4022ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4022ec:	00405cac 	.word	0x00405cac
  4022f0:	0040149d 	.word	0x0040149d
  4022f4:	00402259 	.word	0x00402259

004022f8 <_usart_sync_enable>:
{
  4022f8:	b570      	push	{r4, r5, r6, lr}
	ASSERT(device);
  4022fa:	4e0a      	ldr	r6, [pc, #40]	; (402324 <_usart_sync_enable+0x2c>)
  4022fc:	4604      	mov	r4, r0
  4022fe:	f240 1205 	movw	r2, #261	; 0x105
  402302:	4631      	mov	r1, r6
  402304:	3000      	adds	r0, #0
  402306:	bf18      	it	ne
  402308:	2001      	movne	r0, #1
  40230a:	4d07      	ldr	r5, [pc, #28]	; (402328 <_usart_sync_enable+0x30>)
  40230c:	47a8      	blx	r5
	_usart_enable(device->hw);
  40230e:	6824      	ldr	r4, [r4, #0]
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline void _usart_enable(void *const hw)
{
	ASSERT(hw);
  402310:	f240 22c7 	movw	r2, #711	; 0x2c7
  402314:	4631      	mov	r1, r6
  402316:	1c20      	adds	r0, r4, #0
  402318:	bf18      	it	ne
  40231a:	2001      	movne	r0, #1
  40231c:	47a8      	blx	r5
	((Usart *)hw)->US_CR = data;
  40231e:	2350      	movs	r3, #80	; 0x50
  402320:	6023      	str	r3, [r4, #0]
  402322:	bd70      	pop	{r4, r5, r6, pc}
  402324:	00405cac 	.word	0x00405cac
  402328:	0040149d 	.word	0x0040149d

0040232c <_usart_sync_write_byte>:
{
  40232c:	b538      	push	{r3, r4, r5, lr}
  40232e:	460c      	mov	r4, r1
	ASSERT(device);
  402330:	4605      	mov	r5, r0
  402332:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  402336:	4904      	ldr	r1, [pc, #16]	; (402348 <_usart_sync_write_byte+0x1c>)
  402338:	3000      	adds	r0, #0
  40233a:	bf18      	it	ne
  40233c:	2001      	movne	r0, #1
  40233e:	4b03      	ldr	r3, [pc, #12]	; (40234c <_usart_sync_write_byte+0x20>)
  402340:	4798      	blx	r3
	hri_usart_write_US_THR_reg(device->hw, (hri_usart_us_thr_reg_t)data);
  402342:	682b      	ldr	r3, [r5, #0]
}

static inline void hri_usart_write_US_THR_reg(const void *const hw, hri_usart_us_thr_reg_t data)
{
	USART_CRITICAL_SECTION_ENTER();
	((Usart *)hw)->US_THR = data;
  402344:	61dc      	str	r4, [r3, #28]
  402346:	bd38      	pop	{r3, r4, r5, pc}
  402348:	00405cac 	.word	0x00405cac
  40234c:	0040149d 	.word	0x0040149d

00402350 <_usart_sync_read_byte>:
{
  402350:	b510      	push	{r4, lr}
	ASSERT(device);
  402352:	4604      	mov	r4, r0
  402354:	f44f 72dd 	mov.w	r2, #442	; 0x1ba
  402358:	4904      	ldr	r1, [pc, #16]	; (40236c <_usart_sync_read_byte+0x1c>)
  40235a:	3000      	adds	r0, #0
  40235c:	bf18      	it	ne
  40235e:	2001      	movne	r0, #1
  402360:	4b03      	ldr	r3, [pc, #12]	; (402370 <_usart_sync_read_byte+0x20>)
  402362:	4798      	blx	r3
	return (uint8_t)(hri_usart_read_US_RHR_reg(device->hw) & 0xff);
  402364:	6823      	ldr	r3, [r4, #0]
	return ((Usart *)hw)->US_RHR;
  402366:	6998      	ldr	r0, [r3, #24]
}
  402368:	b2c0      	uxtb	r0, r0
  40236a:	bd10      	pop	{r4, pc}
  40236c:	00405cac 	.word	0x00405cac
  402370:	0040149d 	.word	0x0040149d

00402374 <_usart_sync_is_ready_to_send>:
{
  402374:	b510      	push	{r4, lr}
	ASSERT(device);
  402376:	4604      	mov	r4, r0
  402378:	f240 12c3 	movw	r2, #451	; 0x1c3
  40237c:	4905      	ldr	r1, [pc, #20]	; (402394 <_usart_sync_is_ready_to_send+0x20>)
  40237e:	3000      	adds	r0, #0
  402380:	bf18      	it	ne
  402382:	2001      	movne	r0, #1
  402384:	4b04      	ldr	r3, [pc, #16]	; (402398 <_usart_sync_is_ready_to_send+0x24>)
  402386:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXRDY_bit(device->hw);
  402388:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXRDY) > 0;
  40238a:	6958      	ldr	r0, [r3, #20]
}
  40238c:	f3c0 0040 	ubfx	r0, r0, #1, #1
  402390:	bd10      	pop	{r4, pc}
  402392:	bf00      	nop
  402394:	00405cac 	.word	0x00405cac
  402398:	0040149d 	.word	0x0040149d

0040239c <_usart_sync_is_transmit_done>:
{
  40239c:	b510      	push	{r4, lr}
	ASSERT(device);
  40239e:	4604      	mov	r4, r0
  4023a0:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
  4023a4:	4905      	ldr	r1, [pc, #20]	; (4023bc <_usart_sync_is_transmit_done+0x20>)
  4023a6:	3000      	adds	r0, #0
  4023a8:	bf18      	it	ne
  4023aa:	2001      	movne	r0, #1
  4023ac:	4b04      	ldr	r3, [pc, #16]	; (4023c0 <_usart_sync_is_transmit_done+0x24>)
  4023ae:	4798      	blx	r3
	return hri_usart_get_US_CSR_TXEMPTY_bit(device->hw);
  4023b0:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_TXEMPTY) > 0;
  4023b2:	6958      	ldr	r0, [r3, #20]
}
  4023b4:	f3c0 2040 	ubfx	r0, r0, #9, #1
  4023b8:	bd10      	pop	{r4, pc}
  4023ba:	bf00      	nop
  4023bc:	00405cac 	.word	0x00405cac
  4023c0:	0040149d 	.word	0x0040149d

004023c4 <_usart_sync_is_byte_received>:
{
  4023c4:	b510      	push	{r4, lr}
	ASSERT(device);
  4023c6:	4604      	mov	r4, r0
  4023c8:	f44f 72ef 	mov.w	r2, #478	; 0x1de
  4023cc:	4905      	ldr	r1, [pc, #20]	; (4023e4 <_usart_sync_is_byte_received+0x20>)
  4023ce:	3000      	adds	r0, #0
  4023d0:	bf18      	it	ne
  4023d2:	2001      	movne	r0, #1
  4023d4:	4b04      	ldr	r3, [pc, #16]	; (4023e8 <_usart_sync_is_byte_received+0x24>)
  4023d6:	4798      	blx	r3
	return hri_usart_get_US_CSR_RXRDY_bit(device->hw);
  4023d8:	6823      	ldr	r3, [r4, #0]
	return (((Usart *)hw)->US_CSR & US_CSR_RXRDY) > 0;
  4023da:	6958      	ldr	r0, [r3, #20]
  4023dc:	f000 0001 	and.w	r0, r0, #1
}
  4023e0:	bd10      	pop	{r4, pc}
  4023e2:	bf00      	nop
  4023e4:	00405cac 	.word	0x00405cac
  4023e8:	0040149d 	.word	0x0040149d

004023ec <_usart_get_usart_sync>:
}
  4023ec:	2000      	movs	r0, #0
  4023ee:	4770      	bx	lr

004023f0 <_dma_init>:

/* DMAC channel configurations */
const static struct dmac_channel_cfg _cfgs[] = {REPEAT_MACRO(DMAC_CHANNEL_CFG, i, DMAC_CH_NUM)};

int32_t _dma_init(void)
{
  4023f0:	b430      	push	{r4, r5}
	uint8_t i;

	/* Clear the pending Interrupt Status bit */
	for (i = 0; i < DMAC_CH_NUM; i++) {
  4023f2:	2300      	movs	r3, #0
  4023f4:	e004      	b.n	402400 <_dma_init+0x10>
	return tmp;
}

static inline hri_xdmac_cis_reg_t hri_xdmac_read_CIS_reg(const void *const hw, uint8_t submodule_index)
{
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  4023f6:	0199      	lsls	r1, r3, #6
  4023f8:	4a16      	ldr	r2, [pc, #88]	; (402454 <_dma_init+0x64>)
  4023fa:	5852      	ldr	r2, [r2, r1]
  4023fc:	3301      	adds	r3, #1
  4023fe:	b2db      	uxtb	r3, r3
  402400:	2b17      	cmp	r3, #23
  402402:	d9f8      	bls.n	4023f6 <_dma_init+0x6>
  402404:	2300      	movs	r3, #0
  402406:	e014      	b.n	402432 <_dma_init+0x42>
}

static inline void hri_xdmac_write_CNDC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cndc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CNDC = data;
  402408:	4c13      	ldr	r4, [pc, #76]	; (402458 <_dma_init+0x68>)
  40240a:	eb04 1283 	add.w	r2, r4, r3, lsl #6
  40240e:	2100      	movs	r1, #0
  402410:	66d1      	str	r1, [r2, #108]	; 0x6c
}

static inline void hri_xdmac_write_CBC_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cbc_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CBC = data;
  402412:	6751      	str	r1, [r2, #116]	; 0x74
}

static inline void hri_xdmac_write_CSUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_csus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSUS = data;
  402414:	1c98      	adds	r0, r3, #2
  402416:	0180      	lsls	r0, r0, #6
  402418:	1825      	adds	r5, r4, r0
  40241a:	5021      	str	r1, [r4, r0]
}

static inline void hri_xdmac_write_CDUS_reg(const void *const hw, uint8_t submodule_index, hri_xdmac_cdus_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDUS = data;
  40241c:	6069      	str	r1, [r5, #4]
	for (i = 0; i < DMAC_CH_NUM; i++) {
		hri_xdmac_write_CNDC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CBC_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CSUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CDUS_reg(XDMAC, i, 0x0);
		hri_xdmac_write_CC_reg(XDMAC, i, _cfgs[i].config_reg);
  40241e:	490f      	ldr	r1, [pc, #60]	; (40245c <_dma_init+0x6c>)
  402420:	f851 0033 	ldr.w	r0, [r1, r3, lsl #3]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC = data;
  402424:	6790      	str	r0, [r2, #120]	; 0x78
		hri_xdmac_write_CDS_MSP_reg(XDMAC, i, _cfgs[i].cds_msp);
  402426:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  40242a:	6849      	ldr	r1, [r1, #4]
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDS_MSP = data;
  40242c:	67d1      	str	r1, [r2, #124]	; 0x7c
	for (i = 0; i < DMAC_CH_NUM; i++) {
  40242e:	3301      	adds	r3, #1
  402430:	b2db      	uxtb	r3, r3
  402432:	2b17      	cmp	r3, #23
  402434:	d9e8      	bls.n	402408 <_dma_init+0x18>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402436:	4b0a      	ldr	r3, [pc, #40]	; (402460 <_dma_init+0x70>)
  402438:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40243c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
  402440:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  402444:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  402448:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40244c:	605a      	str	r2, [r3, #4]
	NVIC_DisableIRQ(XDMAC_IRQn);
	NVIC_ClearPendingIRQ(XDMAC_IRQn);
	NVIC_EnableIRQ(XDMAC_IRQn);

	return ERR_NONE;
}
  40244e:	2000      	movs	r0, #0
  402450:	bc30      	pop	{r4, r5}
  402452:	4770      	bx	lr
  402454:	4007805c 	.word	0x4007805c
  402458:	40078000 	.word	0x40078000
  40245c:	00405cc8 	.word	0x00405cc8
  402460:	e000e100 	.word	0xe000e100

00402464 <_dma_set_destination_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CDA = data;
  402464:	0180      	lsls	r0, r0, #6
  402466:	4b02      	ldr	r3, [pc, #8]	; (402470 <_dma_set_destination_address+0xc>)
  402468:	5019      	str	r1, [r3, r0]
int32_t _dma_set_destination_address(const uint8_t channel, const void *const dst)
{
	hri_xdmac_write_CDA_reg(XDMAC, channel, (uint32_t)dst);

	return ERR_NONE;
}
  40246a:	2000      	movs	r0, #0
  40246c:	4770      	bx	lr
  40246e:	bf00      	nop
  402470:	40078064 	.word	0x40078064

00402474 <_dma_set_source_address>:
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CSA = data;
  402474:	0180      	lsls	r0, r0, #6
  402476:	4b02      	ldr	r3, [pc, #8]	; (402480 <_dma_set_source_address+0xc>)
  402478:	5019      	str	r1, [r3, r0]
int32_t _dma_set_source_address(const uint8_t channel, const void *const src)
{
	hri_xdmac_write_CSA_reg(XDMAC, channel, (uint32_t)src);

	return ERR_NONE;
}
  40247a:	2000      	movs	r0, #0
  40247c:	4770      	bx	lr
  40247e:	bf00      	nop
  402480:	40078060 	.word	0x40078060

00402484 <_dma_set_data_amount>:
	tmp = ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CC;
  402484:	0180      	lsls	r0, r0, #6
  402486:	4a04      	ldr	r2, [pc, #16]	; (402498 <_dma_set_data_amount+0x14>)
  402488:	4402      	add	r2, r0
  40248a:	6f93      	ldr	r3, [r2, #120]	; 0x78
	tmp = (tmp & XDMAC_CC_DWIDTH(mask)) >> XDMAC_CC_DWIDTH_Pos;
  40248c:	f3c3 23c1 	ubfx	r3, r3, #11, #2
int32_t _dma_set_data_amount(const uint8_t channel, const uint32_t amount)
{
	uint8_t width;

	width = hri_xdmac_get_CC_DWIDTH_bf(XDMAC, channel, 0x3);
	hri_xdmac_write_CUBC_reg(XDMAC, channel, amount >> width);
  402490:	40d9      	lsrs	r1, r3
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CUBC = data;
  402492:	6711      	str	r1, [r2, #112]	; 0x70

	return ERR_NONE;
}
  402494:	2000      	movs	r0, #0
  402496:	4770      	bx	lr
  402498:	40078000 	.word	0x40078000

0040249c <_dma_enable_transaction>:

int32_t _dma_enable_transaction(const uint8_t channel, const bool software_trigger)
{
	hri_xdmac_set_GS_reg(XDMAC, 1 << channel);
  40249c:	2301      	movs	r3, #1
  40249e:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GD = XDMAC_GS_ST23;
}

static inline void hri_xdmac_set_GS_reg(const void *const hw, hri_xdmac_gs_reg_t mask)
{
	((Xdmac *)hw)->XDMAC_GE = mask;
  4024a2:	4b03      	ldr	r3, [pc, #12]	; (4024b0 <_dma_enable_transaction+0x14>)
  4024a4:	61d8      	str	r0, [r3, #28]

	if (software_trigger) {
  4024a6:	b101      	cbz	r1, 4024aa <_dma_enable_transaction+0xe>
}

static inline void hri_xdmac_write_GSWR_reg(const void *const hw, hri_xdmac_gswr_reg_t data)
{
	XDMAC_CRITICAL_SECTION_ENTER();
	((Xdmac *)hw)->XDMAC_GSWR = data;
  4024a8:	6398      	str	r0, [r3, #56]	; 0x38
		hri_xdmac_write_GSWR_reg(XDMAC, 1 << channel);
	}

	return ERR_NONE;
}
  4024aa:	2000      	movs	r0, #0
  4024ac:	4770      	bx	lr
  4024ae:	bf00      	nop
  4024b0:	40078000 	.word	0x40078000

004024b4 <_dma_get_channel_resource>:

int32_t _dma_get_channel_resource(struct _dma_resource **resource, const uint8_t channel)
{
	*resource = &_resources[channel];
  4024b4:	eb01 0141 	add.w	r1, r1, r1, lsl #1
  4024b8:	008a      	lsls	r2, r1, #2
  4024ba:	4b02      	ldr	r3, [pc, #8]	; (4024c4 <_dma_get_channel_resource+0x10>)
  4024bc:	4413      	add	r3, r2
  4024be:	6003      	str	r3, [r0, #0]

	return ERR_NONE;
}
  4024c0:	2000      	movs	r0, #0
  4024c2:	4770      	bx	lr
  4024c4:	2040039c 	.word	0x2040039c

004024c8 <_dma_set_irq_state>:

void _dma_set_irq_state(const uint8_t channel, const enum _dma_callback_type type, const bool state)
{
	if (state) {
  4024c8:	b19a      	cbz	r2, 4024f2 <_dma_set_irq_state+0x2a>
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  4024ca:	b951      	cbnz	r1, 4024e2 <_dma_set_irq_state+0x1a>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  4024cc:	0182      	lsls	r2, r0, #6
  4024ce:	4b13      	ldr	r3, [pc, #76]	; (40251c <_dma_set_irq_state+0x54>)
  4024d0:	4413      	add	r3, r2
  4024d2:	2201      	movs	r2, #1
  4024d4:	651a      	str	r2, [r3, #80]	; 0x50
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_BIE);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_set_CIM_reg(XDMAC, channel, XDMAC_CIE_RBIE | XDMAC_CIE_WBIE | XDMAC_CIE_ROIE);
		}
		hri_xdmac_set_GIM_reg(XDMAC, (1 << channel));
  4024d6:	2301      	movs	r3, #1
  4024d8:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GIE = mask;
  4024dc:	4b0f      	ldr	r3, [pc, #60]	; (40251c <_dma_set_irq_state+0x54>)
  4024de:	60d8      	str	r0, [r3, #12]
  4024e0:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  4024e2:	2901      	cmp	r1, #1
  4024e4:	d1f7      	bne.n	4024d6 <_dma_set_irq_state+0xe>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIE = mask;
  4024e6:	0182      	lsls	r2, r0, #6
  4024e8:	4b0c      	ldr	r3, [pc, #48]	; (40251c <_dma_set_irq_state+0x54>)
  4024ea:	4413      	add	r3, r2
  4024ec:	2270      	movs	r2, #112	; 0x70
  4024ee:	651a      	str	r2, [r3, #80]	; 0x50
  4024f0:	e7f1      	b.n	4024d6 <_dma_set_irq_state+0xe>
	} else {
		if (type == DMA_TRANSFER_COMPLETE_CB) {
  4024f2:	b951      	cbnz	r1, 40250a <_dma_set_irq_state+0x42>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  4024f4:	0182      	lsls	r2, r0, #6
  4024f6:	4b09      	ldr	r3, [pc, #36]	; (40251c <_dma_set_irq_state+0x54>)
  4024f8:	4413      	add	r3, r2
  4024fa:	2201      	movs	r2, #1
  4024fc:	655a      	str	r2, [r3, #84]	; 0x54
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_BID);
		} else if (type == DMA_TRANSFER_ERROR_CB) {
			hri_xdmac_clear_CIM_reg(XDMAC, channel, XDMAC_CID_RBEID | XDMAC_CID_WBEID | XDMAC_CID_ROID);
		}
		hri_xdmac_clear_GIM_reg(XDMAC, (1 << channel));
  4024fe:	2301      	movs	r3, #1
  402500:	fa03 f000 	lsl.w	r0, r3, r0
	((Xdmac *)hw)->XDMAC_GID = mask;
  402504:	4b05      	ldr	r3, [pc, #20]	; (40251c <_dma_set_irq_state+0x54>)
  402506:	6118      	str	r0, [r3, #16]
  402508:	4770      	bx	lr
		} else if (type == DMA_TRANSFER_ERROR_CB) {
  40250a:	2901      	cmp	r1, #1
  40250c:	d1f7      	bne.n	4024fe <_dma_set_irq_state+0x36>
	((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CID = mask;
  40250e:	0182      	lsls	r2, r0, #6
  402510:	4b02      	ldr	r3, [pc, #8]	; (40251c <_dma_set_irq_state+0x54>)
  402512:	4413      	add	r3, r2
  402514:	2270      	movs	r2, #112	; 0x70
  402516:	655a      	str	r2, [r3, #84]	; 0x54
  402518:	e7f1      	b.n	4024fe <_dma_set_irq_state+0x36>
  40251a:	bf00      	nop
  40251c:	40078000 	.word	0x40078000

00402520 <XDMAC_Handler>:
	return ((Xdmac *)hw)->XDMAC_GIS;
  402520:	4b17      	ldr	r3, [pc, #92]	; (402580 <XDMAC_Handler+0x60>)
  402522:	6999      	ldr	r1, [r3, #24]
	uint32_t              pend;

	pend = hri_xdmac_read_GIS_reg(XDMAC);

	/* Get the first pending channel ID */
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  402524:	2300      	movs	r3, #0
  402526:	2b17      	cmp	r3, #23
  402528:	d81b      	bhi.n	402562 <XDMAC_Handler+0x42>
		if ((pend >> i) & 1) {
  40252a:	fa21 f203 	lsr.w	r2, r1, r3
  40252e:	f012 0f01 	tst.w	r2, #1
  402532:	d102      	bne.n	40253a <XDMAC_Handler+0x1a>
	for (uint8_t i = 0; i < DMAC_CH_NUM; i++) {
  402534:	3301      	adds	r3, #1
  402536:	b2db      	uxtb	r3, r3
  402538:	e7f5      	b.n	402526 <XDMAC_Handler+0x6>
			channel = i;
  40253a:	b25b      	sxtb	r3, r3
			break;
		}
	}

	if (channel < 0) {
  40253c:	2b00      	cmp	r3, #0
  40253e:	db1d      	blt.n	40257c <XDMAC_Handler+0x5c>
{
  402540:	b510      	push	{r4, lr}
		return;
	}

	tmp_resource = &_resources[channel];
  402542:	eb03 0243 	add.w	r2, r3, r3, lsl #1
  402546:	0090      	lsls	r0, r2, #2
  402548:	4a0e      	ldr	r2, [pc, #56]	; (402584 <XDMAC_Handler+0x64>)
  40254a:	4410      	add	r0, r2
	status       = hri_xdmac_read_CIS_reg(XDMAC, channel);
  40254c:	b2d9      	uxtb	r1, r3
	return ((Xdmac *)hw)->XdmacChid[submodule_index].XDMAC_CIS;
  40254e:	0189      	lsls	r1, r1, #6
  402550:	4a0d      	ldr	r2, [pc, #52]	; (402588 <XDMAC_Handler+0x68>)
  402552:	5852      	ldr	r2, [r2, r1]

	if (status & (XDMAC_CIS_RBEIS | XDMAC_CIS_WBEIS | XDMAC_CIS_ROIS)) {
  402554:	f012 0f70 	tst.w	r2, #112	; 0x70
  402558:	d106      	bne.n	402568 <XDMAC_Handler+0x48>
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (status & XDMAC_CIS_BIS) {
  40255a:	f012 0f01 	tst.w	r2, #1
  40255e:	d106      	bne.n	40256e <XDMAC_Handler+0x4e>
  402560:	bd10      	pop	{r4, pc}
	int8_t                channel = -1;
  402562:	f04f 33ff 	mov.w	r3, #4294967295
  402566:	e7e9      	b.n	40253c <XDMAC_Handler+0x1c>
		tmp_resource->dma_cb.error(tmp_resource);
  402568:	6843      	ldr	r3, [r0, #4]
  40256a:	4798      	blx	r3
  40256c:	bd10      	pop	{r4, pc}
		tmp_resource->dma_cb.transfer_done(tmp_resource);
  40256e:	eb03 0443 	add.w	r4, r3, r3, lsl #1
  402572:	00a3      	lsls	r3, r4, #2
  402574:	4a03      	ldr	r2, [pc, #12]	; (402584 <XDMAC_Handler+0x64>)
  402576:	58d3      	ldr	r3, [r2, r3]
  402578:	4798      	blx	r3
  40257a:	e7f1      	b.n	402560 <XDMAC_Handler+0x40>
  40257c:	4770      	bx	lr
  40257e:	bf00      	nop
  402580:	40078000 	.word	0x40078000
  402584:	2040039c 	.word	0x2040039c
  402588:	4007805c 	.word	0x4007805c

0040258c <main>:




int main(void)
{
  40258c:	b580      	push	{r7, lr}
	
	
	
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
  40258e:	4b15      	ldr	r3, [pc, #84]	; (4025e4 <main+0x58>)
  402590:	4798      	blx	r3
	//CAN is currently disabled
	//Temp 3 currently disabled as pin is shared with edbg com
	
	/* Additional User initialisation */
	dma_adc_init();
  402592:	4b15      	ldr	r3, [pc, #84]	; (4025e8 <main+0x5c>)
  402594:	4798      	blx	r3
	pwm_init_user();
  402596:	4b15      	ldr	r3, [pc, #84]	; (4025ec <main+0x60>)
  402598:	4798      	blx	r3
	encoder_init();
  40259a:	4b15      	ldr	r3, [pc, #84]	; (4025f0 <main+0x64>)
  40259c:	4798      	blx	r3
	
	/* Enable all devices */
	pwm_enable_all();
  40259e:	4b15      	ldr	r3, [pc, #84]	; (4025f4 <main+0x68>)
  4025a0:	4798      	blx	r3
	adc_enable_all();
  4025a2:	4b15      	ldr	r3, [pc, #84]	; (4025f8 <main+0x6c>)
  4025a4:	4798      	blx	r3
	((Pio *)hw)->PIO_SODR = mask;
  4025a6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  4025aa:	4b14      	ldr	r3, [pc, #80]	; (4025fc <main+0x70>)
  4025ac:	631a      	str	r2, [r3, #48]	; 0x30
	gpio_set_pin_level(PIN_GPIO_DCDC_ON_OFF, true);		//enables the DC-DC converter for the HV side
	
	timer_start(&ENCODER_A);
  4025ae:	4814      	ldr	r0, [pc, #80]	; (402600 <main+0x74>)
  4025b0:	4c14      	ldr	r4, [pc, #80]	; (402604 <main+0x78>)
  4025b2:	47a0      	blx	r4
	timer_start(&ENCODER_B);
  4025b4:	4814      	ldr	r0, [pc, #80]	; (402608 <main+0x7c>)
  4025b6:	47a0      	blx	r4
  4025b8:	4d14      	ldr	r5, [pc, #80]	; (40260c <main+0x80>)
  4025ba:	f44f 7680 	mov.w	r6, #256	; 0x100
  4025be:	632e      	str	r6, [r5, #48]	; 0x30

	/* Replace with your application code */
	while (1) {
		
		gpio_set_pin_level(PIN_USER_LED,true);
		delay_ms(500);
  4025c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  4025c4:	4c12      	ldr	r4, [pc, #72]	; (402610 <main+0x84>)
  4025c6:	47a0      	blx	r4
		
		dma_adc_0_enable_for_one_transaction();
  4025c8:	4b12      	ldr	r3, [pc, #72]	; (402614 <main+0x88>)
  4025ca:	4798      	blx	r3
		dma_adc_1_enable_for_one_transaction();
  4025cc:	4b12      	ldr	r3, [pc, #72]	; (402618 <main+0x8c>)
  4025ce:	4798      	blx	r3
		adc_async_start_conversion(&ADC_0);
  4025d0:	4812      	ldr	r0, [pc, #72]	; (40261c <main+0x90>)
  4025d2:	4f13      	ldr	r7, [pc, #76]	; (402620 <main+0x94>)
  4025d4:	47b8      	blx	r7
		adc_async_start_conversion(&ADC_1);
  4025d6:	4813      	ldr	r0, [pc, #76]	; (402624 <main+0x98>)
  4025d8:	47b8      	blx	r7
	((Pio *)hw)->PIO_CODR = mask;
  4025da:	636e      	str	r6, [r5, #52]	; 0x34
		//printf("main - %i %i %i %i %i %i %i %i %i %i %i %i  \n", (int)afec_buf[0],(int)afec_buf[1],(int)afec_buf[2],(int)afec_buf[3],(int)afec_buf[4],(int)afec_buf[5],(int)afec_buf[6],(int)afec_buf[7],(int)afec_buf[8],(int)afec_buf[9],(int)afec_buf[10],(int)afec_buf[11]);
		//AFEC0_Handler

		gpio_set_pin_level(PIN_USER_LED,false);
		delay_ms(500);
  4025dc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  4025e0:	47a0      	blx	r4
  4025e2:	e7e9      	b.n	4025b8 <main+0x2c>
  4025e4:	004001d5 	.word	0x004001d5
  4025e8:	0040049d 	.word	0x0040049d
  4025ec:	00400619 	.word	0x00400619
  4025f0:	004001e9 	.word	0x004001e9
  4025f4:	004006d5 	.word	0x004006d5
  4025f8:	004005c1 	.word	0x004005c1
  4025fc:	400e0e00 	.word	0x400e0e00
  402600:	204005ac 	.word	0x204005ac
  402604:	0040131d 	.word	0x0040131d
  402608:	204004fc 	.word	0x204004fc
  40260c:	400e1200 	.word	0x400e1200
  402610:	00400f55 	.word	0x00400f55
  402614:	00400569 	.word	0x00400569
  402618:	00400595 	.word	0x00400595
  40261c:	204005c8 	.word	0x204005c8
  402620:	00400efd 	.word	0x00400efd
  402624:	204006a0 	.word	0x204006a0

00402628 <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
  402628:	b958      	cbnz	r0, 402642 <_read+0x1a>
{
  40262a:	b508      	push	{r3, lr}
  40262c:	460b      	mov	r3, r1
  40262e:	4611      	mov	r1, r2
  402630:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
  402632:	4b05      	ldr	r3, [pc, #20]	; (402648 <_read+0x20>)
  402634:	4798      	blx	r3
	if (n < 0) {
  402636:	2800      	cmp	r0, #0
  402638:	db00      	blt.n	40263c <_read+0x14>
		return -1;
	}

	return n;
}
  40263a:	bd08      	pop	{r3, pc}
		return -1;
  40263c:	f04f 30ff 	mov.w	r0, #4294967295
  402640:	bd08      	pop	{r3, pc}
		return -1;
  402642:	f04f 30ff 	mov.w	r0, #4294967295
  402646:	4770      	bx	lr
  402648:	004026a1 	.word	0x004026a1

0040264c <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
  40264c:	3801      	subs	r0, #1
  40264e:	2802      	cmp	r0, #2
  402650:	d80b      	bhi.n	40266a <_write+0x1e>
{
  402652:	b508      	push	{r3, lr}
  402654:	460b      	mov	r3, r1
  402656:	4611      	mov	r1, r2
  402658:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
  40265a:	4b05      	ldr	r3, [pc, #20]	; (402670 <_write+0x24>)
  40265c:	4798      	blx	r3
	if (n < 0) {
  40265e:	2800      	cmp	r0, #0
  402660:	db00      	blt.n	402664 <_write+0x18>
		return -1;
	}

	return n;
}
  402662:	bd08      	pop	{r3, pc}
		return -1;
  402664:	f04f 30ff 	mov.w	r0, #4294967295
  402668:	bd08      	pop	{r3, pc}
		return -1;
  40266a:	f04f 30ff 	mov.w	r0, #4294967295
  40266e:	4770      	bx	lr
  402670:	004026c5 	.word	0x004026c5

00402674 <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
  402674:	b570      	push	{r4, r5, r6, lr}
  402676:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
  402678:	4d06      	ldr	r5, [pc, #24]	; (402694 <stdio_io_init+0x20>)
  40267a:	682b      	ldr	r3, [r5, #0]
  40267c:	2100      	movs	r1, #0
  40267e:	6898      	ldr	r0, [r3, #8]
  402680:	4c05      	ldr	r4, [pc, #20]	; (402698 <stdio_io_init+0x24>)
  402682:	47a0      	blx	r4
	setbuf(stdin, NULL);
  402684:	682b      	ldr	r3, [r5, #0]
  402686:	2100      	movs	r1, #0
  402688:	6858      	ldr	r0, [r3, #4]
  40268a:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
  40268c:	4b03      	ldr	r3, [pc, #12]	; (40269c <stdio_io_init+0x28>)
  40268e:	601e      	str	r6, [r3, #0]
  402690:	bd70      	pop	{r4, r5, r6, pc}
  402692:	bf00      	nop
  402694:	20400048 	.word	0x20400048
  402698:	00403959 	.word	0x00403959
  40269c:	204004bc 	.word	0x204004bc

004026a0 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
  4026a0:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  4026a2:	4b06      	ldr	r3, [pc, #24]	; (4026bc <stdio_io_read+0x1c>)
  4026a4:	681b      	ldr	r3, [r3, #0]
  4026a6:	b133      	cbz	r3, 4026b6 <stdio_io_read+0x16>
  4026a8:	460a      	mov	r2, r1
  4026aa:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
  4026ac:	b292      	uxth	r2, r2
  4026ae:	4618      	mov	r0, r3
  4026b0:	4b03      	ldr	r3, [pc, #12]	; (4026c0 <stdio_io_read+0x20>)
  4026b2:	4798      	blx	r3
  4026b4:	bd08      	pop	{r3, pc}
		return 0;
  4026b6:	2000      	movs	r0, #0
}
  4026b8:	bd08      	pop	{r3, pc}
  4026ba:	bf00      	nop
  4026bc:	204004bc 	.word	0x204004bc
  4026c0:	004010ed 	.word	0x004010ed

004026c4 <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
  4026c4:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
  4026c6:	4b06      	ldr	r3, [pc, #24]	; (4026e0 <stdio_io_write+0x1c>)
  4026c8:	681b      	ldr	r3, [r3, #0]
  4026ca:	b133      	cbz	r3, 4026da <stdio_io_write+0x16>
  4026cc:	460a      	mov	r2, r1
  4026ce:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
  4026d0:	b292      	uxth	r2, r2
  4026d2:	4618      	mov	r0, r3
  4026d4:	4b03      	ldr	r3, [pc, #12]	; (4026e4 <stdio_io_write+0x20>)
  4026d6:	4798      	blx	r3
  4026d8:	bd08      	pop	{r3, pc}
		return 0;
  4026da:	2000      	movs	r0, #0
}
  4026dc:	bd08      	pop	{r3, pc}
  4026de:	bf00      	nop
  4026e0:	204004bc 	.word	0x204004bc
  4026e4:	004010bd 	.word	0x004010bd

004026e8 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
  4026e8:	b510      	push	{r4, lr}

	usart_sync_enable(&EDBG_COM);
  4026ea:	4c04      	ldr	r4, [pc, #16]	; (4026fc <stdio_redirect_init+0x14>)
  4026ec:	4620      	mov	r0, r4
  4026ee:	4b04      	ldr	r3, [pc, #16]	; (402700 <stdio_redirect_init+0x18>)
  4026f0:	4798      	blx	r3
	stdio_io_init(&EDBG_COM.io);
  4026f2:	4620      	mov	r0, r4
  4026f4:	4b03      	ldr	r3, [pc, #12]	; (402704 <stdio_redirect_init+0x1c>)
  4026f6:	4798      	blx	r3
  4026f8:	bd10      	pop	{r4, pc}
  4026fa:	bf00      	nop
  4026fc:	204005a0 	.word	0x204005a0
  402700:	00401471 	.word	0x00401471
  402704:	00402675 	.word	0x00402675

00402708 <__aeabi_drsub>:
  402708:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40270c:	e002      	b.n	402714 <__adddf3>
  40270e:	bf00      	nop

00402710 <__aeabi_dsub>:
  402710:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402714 <__adddf3>:
  402714:	b530      	push	{r4, r5, lr}
  402716:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40271a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40271e:	ea94 0f05 	teq	r4, r5
  402722:	bf08      	it	eq
  402724:	ea90 0f02 	teqeq	r0, r2
  402728:	bf1f      	itttt	ne
  40272a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40272e:	ea55 0c02 	orrsne.w	ip, r5, r2
  402732:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402736:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40273a:	f000 80e2 	beq.w	402902 <__adddf3+0x1ee>
  40273e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402742:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402746:	bfb8      	it	lt
  402748:	426d      	neglt	r5, r5
  40274a:	dd0c      	ble.n	402766 <__adddf3+0x52>
  40274c:	442c      	add	r4, r5
  40274e:	ea80 0202 	eor.w	r2, r0, r2
  402752:	ea81 0303 	eor.w	r3, r1, r3
  402756:	ea82 0000 	eor.w	r0, r2, r0
  40275a:	ea83 0101 	eor.w	r1, r3, r1
  40275e:	ea80 0202 	eor.w	r2, r0, r2
  402762:	ea81 0303 	eor.w	r3, r1, r3
  402766:	2d36      	cmp	r5, #54	; 0x36
  402768:	bf88      	it	hi
  40276a:	bd30      	pophi	{r4, r5, pc}
  40276c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402770:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402774:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402778:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40277c:	d002      	beq.n	402784 <__adddf3+0x70>
  40277e:	4240      	negs	r0, r0
  402780:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402784:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402788:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40278c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402790:	d002      	beq.n	402798 <__adddf3+0x84>
  402792:	4252      	negs	r2, r2
  402794:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402798:	ea94 0f05 	teq	r4, r5
  40279c:	f000 80a7 	beq.w	4028ee <__adddf3+0x1da>
  4027a0:	f1a4 0401 	sub.w	r4, r4, #1
  4027a4:	f1d5 0e20 	rsbs	lr, r5, #32
  4027a8:	db0d      	blt.n	4027c6 <__adddf3+0xb2>
  4027aa:	fa02 fc0e 	lsl.w	ip, r2, lr
  4027ae:	fa22 f205 	lsr.w	r2, r2, r5
  4027b2:	1880      	adds	r0, r0, r2
  4027b4:	f141 0100 	adc.w	r1, r1, #0
  4027b8:	fa03 f20e 	lsl.w	r2, r3, lr
  4027bc:	1880      	adds	r0, r0, r2
  4027be:	fa43 f305 	asr.w	r3, r3, r5
  4027c2:	4159      	adcs	r1, r3
  4027c4:	e00e      	b.n	4027e4 <__adddf3+0xd0>
  4027c6:	f1a5 0520 	sub.w	r5, r5, #32
  4027ca:	f10e 0e20 	add.w	lr, lr, #32
  4027ce:	2a01      	cmp	r2, #1
  4027d0:	fa03 fc0e 	lsl.w	ip, r3, lr
  4027d4:	bf28      	it	cs
  4027d6:	f04c 0c02 	orrcs.w	ip, ip, #2
  4027da:	fa43 f305 	asr.w	r3, r3, r5
  4027de:	18c0      	adds	r0, r0, r3
  4027e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4027e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4027e8:	d507      	bpl.n	4027fa <__adddf3+0xe6>
  4027ea:	f04f 0e00 	mov.w	lr, #0
  4027ee:	f1dc 0c00 	rsbs	ip, ip, #0
  4027f2:	eb7e 0000 	sbcs.w	r0, lr, r0
  4027f6:	eb6e 0101 	sbc.w	r1, lr, r1
  4027fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4027fe:	d31b      	bcc.n	402838 <__adddf3+0x124>
  402800:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402804:	d30c      	bcc.n	402820 <__adddf3+0x10c>
  402806:	0849      	lsrs	r1, r1, #1
  402808:	ea5f 0030 	movs.w	r0, r0, rrx
  40280c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402810:	f104 0401 	add.w	r4, r4, #1
  402814:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402818:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40281c:	f080 809a 	bcs.w	402954 <__adddf3+0x240>
  402820:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402824:	bf08      	it	eq
  402826:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40282a:	f150 0000 	adcs.w	r0, r0, #0
  40282e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402832:	ea41 0105 	orr.w	r1, r1, r5
  402836:	bd30      	pop	{r4, r5, pc}
  402838:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40283c:	4140      	adcs	r0, r0
  40283e:	eb41 0101 	adc.w	r1, r1, r1
  402842:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402846:	f1a4 0401 	sub.w	r4, r4, #1
  40284a:	d1e9      	bne.n	402820 <__adddf3+0x10c>
  40284c:	f091 0f00 	teq	r1, #0
  402850:	bf04      	itt	eq
  402852:	4601      	moveq	r1, r0
  402854:	2000      	moveq	r0, #0
  402856:	fab1 f381 	clz	r3, r1
  40285a:	bf08      	it	eq
  40285c:	3320      	addeq	r3, #32
  40285e:	f1a3 030b 	sub.w	r3, r3, #11
  402862:	f1b3 0220 	subs.w	r2, r3, #32
  402866:	da0c      	bge.n	402882 <__adddf3+0x16e>
  402868:	320c      	adds	r2, #12
  40286a:	dd08      	ble.n	40287e <__adddf3+0x16a>
  40286c:	f102 0c14 	add.w	ip, r2, #20
  402870:	f1c2 020c 	rsb	r2, r2, #12
  402874:	fa01 f00c 	lsl.w	r0, r1, ip
  402878:	fa21 f102 	lsr.w	r1, r1, r2
  40287c:	e00c      	b.n	402898 <__adddf3+0x184>
  40287e:	f102 0214 	add.w	r2, r2, #20
  402882:	bfd8      	it	le
  402884:	f1c2 0c20 	rsble	ip, r2, #32
  402888:	fa01 f102 	lsl.w	r1, r1, r2
  40288c:	fa20 fc0c 	lsr.w	ip, r0, ip
  402890:	bfdc      	itt	le
  402892:	ea41 010c 	orrle.w	r1, r1, ip
  402896:	4090      	lslle	r0, r2
  402898:	1ae4      	subs	r4, r4, r3
  40289a:	bfa2      	ittt	ge
  40289c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4028a0:	4329      	orrge	r1, r5
  4028a2:	bd30      	popge	{r4, r5, pc}
  4028a4:	ea6f 0404 	mvn.w	r4, r4
  4028a8:	3c1f      	subs	r4, #31
  4028aa:	da1c      	bge.n	4028e6 <__adddf3+0x1d2>
  4028ac:	340c      	adds	r4, #12
  4028ae:	dc0e      	bgt.n	4028ce <__adddf3+0x1ba>
  4028b0:	f104 0414 	add.w	r4, r4, #20
  4028b4:	f1c4 0220 	rsb	r2, r4, #32
  4028b8:	fa20 f004 	lsr.w	r0, r0, r4
  4028bc:	fa01 f302 	lsl.w	r3, r1, r2
  4028c0:	ea40 0003 	orr.w	r0, r0, r3
  4028c4:	fa21 f304 	lsr.w	r3, r1, r4
  4028c8:	ea45 0103 	orr.w	r1, r5, r3
  4028cc:	bd30      	pop	{r4, r5, pc}
  4028ce:	f1c4 040c 	rsb	r4, r4, #12
  4028d2:	f1c4 0220 	rsb	r2, r4, #32
  4028d6:	fa20 f002 	lsr.w	r0, r0, r2
  4028da:	fa01 f304 	lsl.w	r3, r1, r4
  4028de:	ea40 0003 	orr.w	r0, r0, r3
  4028e2:	4629      	mov	r1, r5
  4028e4:	bd30      	pop	{r4, r5, pc}
  4028e6:	fa21 f004 	lsr.w	r0, r1, r4
  4028ea:	4629      	mov	r1, r5
  4028ec:	bd30      	pop	{r4, r5, pc}
  4028ee:	f094 0f00 	teq	r4, #0
  4028f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4028f6:	bf06      	itte	eq
  4028f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4028fc:	3401      	addeq	r4, #1
  4028fe:	3d01      	subne	r5, #1
  402900:	e74e      	b.n	4027a0 <__adddf3+0x8c>
  402902:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402906:	bf18      	it	ne
  402908:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40290c:	d029      	beq.n	402962 <__adddf3+0x24e>
  40290e:	ea94 0f05 	teq	r4, r5
  402912:	bf08      	it	eq
  402914:	ea90 0f02 	teqeq	r0, r2
  402918:	d005      	beq.n	402926 <__adddf3+0x212>
  40291a:	ea54 0c00 	orrs.w	ip, r4, r0
  40291e:	bf04      	itt	eq
  402920:	4619      	moveq	r1, r3
  402922:	4610      	moveq	r0, r2
  402924:	bd30      	pop	{r4, r5, pc}
  402926:	ea91 0f03 	teq	r1, r3
  40292a:	bf1e      	ittt	ne
  40292c:	2100      	movne	r1, #0
  40292e:	2000      	movne	r0, #0
  402930:	bd30      	popne	{r4, r5, pc}
  402932:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402936:	d105      	bne.n	402944 <__adddf3+0x230>
  402938:	0040      	lsls	r0, r0, #1
  40293a:	4149      	adcs	r1, r1
  40293c:	bf28      	it	cs
  40293e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402942:	bd30      	pop	{r4, r5, pc}
  402944:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402948:	bf3c      	itt	cc
  40294a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40294e:	bd30      	popcc	{r4, r5, pc}
  402950:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402954:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402958:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40295c:	f04f 0000 	mov.w	r0, #0
  402960:	bd30      	pop	{r4, r5, pc}
  402962:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402966:	bf1a      	itte	ne
  402968:	4619      	movne	r1, r3
  40296a:	4610      	movne	r0, r2
  40296c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402970:	bf1c      	itt	ne
  402972:	460b      	movne	r3, r1
  402974:	4602      	movne	r2, r0
  402976:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40297a:	bf06      	itte	eq
  40297c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402980:	ea91 0f03 	teqeq	r1, r3
  402984:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402988:	bd30      	pop	{r4, r5, pc}
  40298a:	bf00      	nop

0040298c <__aeabi_ui2d>:
  40298c:	f090 0f00 	teq	r0, #0
  402990:	bf04      	itt	eq
  402992:	2100      	moveq	r1, #0
  402994:	4770      	bxeq	lr
  402996:	b530      	push	{r4, r5, lr}
  402998:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40299c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4029a0:	f04f 0500 	mov.w	r5, #0
  4029a4:	f04f 0100 	mov.w	r1, #0
  4029a8:	e750      	b.n	40284c <__adddf3+0x138>
  4029aa:	bf00      	nop

004029ac <__aeabi_i2d>:
  4029ac:	f090 0f00 	teq	r0, #0
  4029b0:	bf04      	itt	eq
  4029b2:	2100      	moveq	r1, #0
  4029b4:	4770      	bxeq	lr
  4029b6:	b530      	push	{r4, r5, lr}
  4029b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4029bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4029c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4029c4:	bf48      	it	mi
  4029c6:	4240      	negmi	r0, r0
  4029c8:	f04f 0100 	mov.w	r1, #0
  4029cc:	e73e      	b.n	40284c <__adddf3+0x138>
  4029ce:	bf00      	nop

004029d0 <__aeabi_f2d>:
  4029d0:	0042      	lsls	r2, r0, #1
  4029d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4029d6:	ea4f 0131 	mov.w	r1, r1, rrx
  4029da:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4029de:	bf1f      	itttt	ne
  4029e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4029e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4029e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4029ec:	4770      	bxne	lr
  4029ee:	f092 0f00 	teq	r2, #0
  4029f2:	bf14      	ite	ne
  4029f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4029f8:	4770      	bxeq	lr
  4029fa:	b530      	push	{r4, r5, lr}
  4029fc:	f44f 7460 	mov.w	r4, #896	; 0x380
  402a00:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402a04:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402a08:	e720      	b.n	40284c <__adddf3+0x138>
  402a0a:	bf00      	nop

00402a0c <__aeabi_ul2d>:
  402a0c:	ea50 0201 	orrs.w	r2, r0, r1
  402a10:	bf08      	it	eq
  402a12:	4770      	bxeq	lr
  402a14:	b530      	push	{r4, r5, lr}
  402a16:	f04f 0500 	mov.w	r5, #0
  402a1a:	e00a      	b.n	402a32 <__aeabi_l2d+0x16>

00402a1c <__aeabi_l2d>:
  402a1c:	ea50 0201 	orrs.w	r2, r0, r1
  402a20:	bf08      	it	eq
  402a22:	4770      	bxeq	lr
  402a24:	b530      	push	{r4, r5, lr}
  402a26:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  402a2a:	d502      	bpl.n	402a32 <__aeabi_l2d+0x16>
  402a2c:	4240      	negs	r0, r0
  402a2e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402a32:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402a36:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402a3a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402a3e:	f43f aedc 	beq.w	4027fa <__adddf3+0xe6>
  402a42:	f04f 0203 	mov.w	r2, #3
  402a46:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402a4a:	bf18      	it	ne
  402a4c:	3203      	addne	r2, #3
  402a4e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402a52:	bf18      	it	ne
  402a54:	3203      	addne	r2, #3
  402a56:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402a5a:	f1c2 0320 	rsb	r3, r2, #32
  402a5e:	fa00 fc03 	lsl.w	ip, r0, r3
  402a62:	fa20 f002 	lsr.w	r0, r0, r2
  402a66:	fa01 fe03 	lsl.w	lr, r1, r3
  402a6a:	ea40 000e 	orr.w	r0, r0, lr
  402a6e:	fa21 f102 	lsr.w	r1, r1, r2
  402a72:	4414      	add	r4, r2
  402a74:	e6c1      	b.n	4027fa <__adddf3+0xe6>
  402a76:	bf00      	nop

00402a78 <__aeabi_dmul>:
  402a78:	b570      	push	{r4, r5, r6, lr}
  402a7a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402a7e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402a82:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402a86:	bf1d      	ittte	ne
  402a88:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402a8c:	ea94 0f0c 	teqne	r4, ip
  402a90:	ea95 0f0c 	teqne	r5, ip
  402a94:	f000 f8de 	bleq	402c54 <__aeabi_dmul+0x1dc>
  402a98:	442c      	add	r4, r5
  402a9a:	ea81 0603 	eor.w	r6, r1, r3
  402a9e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402aa2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402aa6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402aaa:	bf18      	it	ne
  402aac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402ab0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402ab4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402ab8:	d038      	beq.n	402b2c <__aeabi_dmul+0xb4>
  402aba:	fba0 ce02 	umull	ip, lr, r0, r2
  402abe:	f04f 0500 	mov.w	r5, #0
  402ac2:	fbe1 e502 	umlal	lr, r5, r1, r2
  402ac6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402aca:	fbe0 e503 	umlal	lr, r5, r0, r3
  402ace:	f04f 0600 	mov.w	r6, #0
  402ad2:	fbe1 5603 	umlal	r5, r6, r1, r3
  402ad6:	f09c 0f00 	teq	ip, #0
  402ada:	bf18      	it	ne
  402adc:	f04e 0e01 	orrne.w	lr, lr, #1
  402ae0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402ae4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402ae8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402aec:	d204      	bcs.n	402af8 <__aeabi_dmul+0x80>
  402aee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402af2:	416d      	adcs	r5, r5
  402af4:	eb46 0606 	adc.w	r6, r6, r6
  402af8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402afc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402b00:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402b04:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402b08:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402b0c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402b10:	bf88      	it	hi
  402b12:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402b16:	d81e      	bhi.n	402b56 <__aeabi_dmul+0xde>
  402b18:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402b1c:	bf08      	it	eq
  402b1e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402b22:	f150 0000 	adcs.w	r0, r0, #0
  402b26:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402b2a:	bd70      	pop	{r4, r5, r6, pc}
  402b2c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402b30:	ea46 0101 	orr.w	r1, r6, r1
  402b34:	ea40 0002 	orr.w	r0, r0, r2
  402b38:	ea81 0103 	eor.w	r1, r1, r3
  402b3c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402b40:	bfc2      	ittt	gt
  402b42:	ebd4 050c 	rsbsgt	r5, r4, ip
  402b46:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402b4a:	bd70      	popgt	{r4, r5, r6, pc}
  402b4c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402b50:	f04f 0e00 	mov.w	lr, #0
  402b54:	3c01      	subs	r4, #1
  402b56:	f300 80ab 	bgt.w	402cb0 <__aeabi_dmul+0x238>
  402b5a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402b5e:	bfde      	ittt	le
  402b60:	2000      	movle	r0, #0
  402b62:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  402b66:	bd70      	pople	{r4, r5, r6, pc}
  402b68:	f1c4 0400 	rsb	r4, r4, #0
  402b6c:	3c20      	subs	r4, #32
  402b6e:	da35      	bge.n	402bdc <__aeabi_dmul+0x164>
  402b70:	340c      	adds	r4, #12
  402b72:	dc1b      	bgt.n	402bac <__aeabi_dmul+0x134>
  402b74:	f104 0414 	add.w	r4, r4, #20
  402b78:	f1c4 0520 	rsb	r5, r4, #32
  402b7c:	fa00 f305 	lsl.w	r3, r0, r5
  402b80:	fa20 f004 	lsr.w	r0, r0, r4
  402b84:	fa01 f205 	lsl.w	r2, r1, r5
  402b88:	ea40 0002 	orr.w	r0, r0, r2
  402b8c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402b90:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402b94:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402b98:	fa21 f604 	lsr.w	r6, r1, r4
  402b9c:	eb42 0106 	adc.w	r1, r2, r6
  402ba0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402ba4:	bf08      	it	eq
  402ba6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402baa:	bd70      	pop	{r4, r5, r6, pc}
  402bac:	f1c4 040c 	rsb	r4, r4, #12
  402bb0:	f1c4 0520 	rsb	r5, r4, #32
  402bb4:	fa00 f304 	lsl.w	r3, r0, r4
  402bb8:	fa20 f005 	lsr.w	r0, r0, r5
  402bbc:	fa01 f204 	lsl.w	r2, r1, r4
  402bc0:	ea40 0002 	orr.w	r0, r0, r2
  402bc4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402bc8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402bcc:	f141 0100 	adc.w	r1, r1, #0
  402bd0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402bd4:	bf08      	it	eq
  402bd6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402bda:	bd70      	pop	{r4, r5, r6, pc}
  402bdc:	f1c4 0520 	rsb	r5, r4, #32
  402be0:	fa00 f205 	lsl.w	r2, r0, r5
  402be4:	ea4e 0e02 	orr.w	lr, lr, r2
  402be8:	fa20 f304 	lsr.w	r3, r0, r4
  402bec:	fa01 f205 	lsl.w	r2, r1, r5
  402bf0:	ea43 0302 	orr.w	r3, r3, r2
  402bf4:	fa21 f004 	lsr.w	r0, r1, r4
  402bf8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402bfc:	fa21 f204 	lsr.w	r2, r1, r4
  402c00:	ea20 0002 	bic.w	r0, r0, r2
  402c04:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402c08:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402c0c:	bf08      	it	eq
  402c0e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402c12:	bd70      	pop	{r4, r5, r6, pc}
  402c14:	f094 0f00 	teq	r4, #0
  402c18:	d10f      	bne.n	402c3a <__aeabi_dmul+0x1c2>
  402c1a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402c1e:	0040      	lsls	r0, r0, #1
  402c20:	eb41 0101 	adc.w	r1, r1, r1
  402c24:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402c28:	bf08      	it	eq
  402c2a:	3c01      	subeq	r4, #1
  402c2c:	d0f7      	beq.n	402c1e <__aeabi_dmul+0x1a6>
  402c2e:	ea41 0106 	orr.w	r1, r1, r6
  402c32:	f095 0f00 	teq	r5, #0
  402c36:	bf18      	it	ne
  402c38:	4770      	bxne	lr
  402c3a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402c3e:	0052      	lsls	r2, r2, #1
  402c40:	eb43 0303 	adc.w	r3, r3, r3
  402c44:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402c48:	bf08      	it	eq
  402c4a:	3d01      	subeq	r5, #1
  402c4c:	d0f7      	beq.n	402c3e <__aeabi_dmul+0x1c6>
  402c4e:	ea43 0306 	orr.w	r3, r3, r6
  402c52:	4770      	bx	lr
  402c54:	ea94 0f0c 	teq	r4, ip
  402c58:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402c5c:	bf18      	it	ne
  402c5e:	ea95 0f0c 	teqne	r5, ip
  402c62:	d00c      	beq.n	402c7e <__aeabi_dmul+0x206>
  402c64:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402c68:	bf18      	it	ne
  402c6a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402c6e:	d1d1      	bne.n	402c14 <__aeabi_dmul+0x19c>
  402c70:	ea81 0103 	eor.w	r1, r1, r3
  402c74:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402c78:	f04f 0000 	mov.w	r0, #0
  402c7c:	bd70      	pop	{r4, r5, r6, pc}
  402c7e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402c82:	bf06      	itte	eq
  402c84:	4610      	moveq	r0, r2
  402c86:	4619      	moveq	r1, r3
  402c88:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402c8c:	d019      	beq.n	402cc2 <__aeabi_dmul+0x24a>
  402c8e:	ea94 0f0c 	teq	r4, ip
  402c92:	d102      	bne.n	402c9a <__aeabi_dmul+0x222>
  402c94:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402c98:	d113      	bne.n	402cc2 <__aeabi_dmul+0x24a>
  402c9a:	ea95 0f0c 	teq	r5, ip
  402c9e:	d105      	bne.n	402cac <__aeabi_dmul+0x234>
  402ca0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402ca4:	bf1c      	itt	ne
  402ca6:	4610      	movne	r0, r2
  402ca8:	4619      	movne	r1, r3
  402caa:	d10a      	bne.n	402cc2 <__aeabi_dmul+0x24a>
  402cac:	ea81 0103 	eor.w	r1, r1, r3
  402cb0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402cb4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402cb8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402cbc:	f04f 0000 	mov.w	r0, #0
  402cc0:	bd70      	pop	{r4, r5, r6, pc}
  402cc2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402cc6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402cca:	bd70      	pop	{r4, r5, r6, pc}

00402ccc <__aeabi_ddiv>:
  402ccc:	b570      	push	{r4, r5, r6, lr}
  402cce:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402cd2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402cd6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402cda:	bf1d      	ittte	ne
  402cdc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402ce0:	ea94 0f0c 	teqne	r4, ip
  402ce4:	ea95 0f0c 	teqne	r5, ip
  402ce8:	f000 f8a7 	bleq	402e3a <__aeabi_ddiv+0x16e>
  402cec:	eba4 0405 	sub.w	r4, r4, r5
  402cf0:	ea81 0e03 	eor.w	lr, r1, r3
  402cf4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402cf8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402cfc:	f000 8088 	beq.w	402e10 <__aeabi_ddiv+0x144>
  402d00:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402d04:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402d08:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402d0c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402d10:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402d14:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402d18:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402d1c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402d20:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402d24:	429d      	cmp	r5, r3
  402d26:	bf08      	it	eq
  402d28:	4296      	cmpeq	r6, r2
  402d2a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402d2e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402d32:	d202      	bcs.n	402d3a <__aeabi_ddiv+0x6e>
  402d34:	085b      	lsrs	r3, r3, #1
  402d36:	ea4f 0232 	mov.w	r2, r2, rrx
  402d3a:	1ab6      	subs	r6, r6, r2
  402d3c:	eb65 0503 	sbc.w	r5, r5, r3
  402d40:	085b      	lsrs	r3, r3, #1
  402d42:	ea4f 0232 	mov.w	r2, r2, rrx
  402d46:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  402d4a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402d4e:	ebb6 0e02 	subs.w	lr, r6, r2
  402d52:	eb75 0e03 	sbcs.w	lr, r5, r3
  402d56:	bf22      	ittt	cs
  402d58:	1ab6      	subcs	r6, r6, r2
  402d5a:	4675      	movcs	r5, lr
  402d5c:	ea40 000c 	orrcs.w	r0, r0, ip
  402d60:	085b      	lsrs	r3, r3, #1
  402d62:	ea4f 0232 	mov.w	r2, r2, rrx
  402d66:	ebb6 0e02 	subs.w	lr, r6, r2
  402d6a:	eb75 0e03 	sbcs.w	lr, r5, r3
  402d6e:	bf22      	ittt	cs
  402d70:	1ab6      	subcs	r6, r6, r2
  402d72:	4675      	movcs	r5, lr
  402d74:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402d78:	085b      	lsrs	r3, r3, #1
  402d7a:	ea4f 0232 	mov.w	r2, r2, rrx
  402d7e:	ebb6 0e02 	subs.w	lr, r6, r2
  402d82:	eb75 0e03 	sbcs.w	lr, r5, r3
  402d86:	bf22      	ittt	cs
  402d88:	1ab6      	subcs	r6, r6, r2
  402d8a:	4675      	movcs	r5, lr
  402d8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402d90:	085b      	lsrs	r3, r3, #1
  402d92:	ea4f 0232 	mov.w	r2, r2, rrx
  402d96:	ebb6 0e02 	subs.w	lr, r6, r2
  402d9a:	eb75 0e03 	sbcs.w	lr, r5, r3
  402d9e:	bf22      	ittt	cs
  402da0:	1ab6      	subcs	r6, r6, r2
  402da2:	4675      	movcs	r5, lr
  402da4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402da8:	ea55 0e06 	orrs.w	lr, r5, r6
  402dac:	d018      	beq.n	402de0 <__aeabi_ddiv+0x114>
  402dae:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402db2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402db6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402dba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402dbe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  402dc2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402dc6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402dca:	d1c0      	bne.n	402d4e <__aeabi_ddiv+0x82>
  402dcc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402dd0:	d10b      	bne.n	402dea <__aeabi_ddiv+0x11e>
  402dd2:	ea41 0100 	orr.w	r1, r1, r0
  402dd6:	f04f 0000 	mov.w	r0, #0
  402dda:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402dde:	e7b6      	b.n	402d4e <__aeabi_ddiv+0x82>
  402de0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402de4:	bf04      	itt	eq
  402de6:	4301      	orreq	r1, r0
  402de8:	2000      	moveq	r0, #0
  402dea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402dee:	bf88      	it	hi
  402df0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402df4:	f63f aeaf 	bhi.w	402b56 <__aeabi_dmul+0xde>
  402df8:	ebb5 0c03 	subs.w	ip, r5, r3
  402dfc:	bf04      	itt	eq
  402dfe:	ebb6 0c02 	subseq.w	ip, r6, r2
  402e02:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402e06:	f150 0000 	adcs.w	r0, r0, #0
  402e0a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402e0e:	bd70      	pop	{r4, r5, r6, pc}
  402e10:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402e14:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402e18:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402e1c:	bfc2      	ittt	gt
  402e1e:	ebd4 050c 	rsbsgt	r5, r4, ip
  402e22:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402e26:	bd70      	popgt	{r4, r5, r6, pc}
  402e28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402e2c:	f04f 0e00 	mov.w	lr, #0
  402e30:	3c01      	subs	r4, #1
  402e32:	e690      	b.n	402b56 <__aeabi_dmul+0xde>
  402e34:	ea45 0e06 	orr.w	lr, r5, r6
  402e38:	e68d      	b.n	402b56 <__aeabi_dmul+0xde>
  402e3a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402e3e:	ea94 0f0c 	teq	r4, ip
  402e42:	bf08      	it	eq
  402e44:	ea95 0f0c 	teqeq	r5, ip
  402e48:	f43f af3b 	beq.w	402cc2 <__aeabi_dmul+0x24a>
  402e4c:	ea94 0f0c 	teq	r4, ip
  402e50:	d10a      	bne.n	402e68 <__aeabi_ddiv+0x19c>
  402e52:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402e56:	f47f af34 	bne.w	402cc2 <__aeabi_dmul+0x24a>
  402e5a:	ea95 0f0c 	teq	r5, ip
  402e5e:	f47f af25 	bne.w	402cac <__aeabi_dmul+0x234>
  402e62:	4610      	mov	r0, r2
  402e64:	4619      	mov	r1, r3
  402e66:	e72c      	b.n	402cc2 <__aeabi_dmul+0x24a>
  402e68:	ea95 0f0c 	teq	r5, ip
  402e6c:	d106      	bne.n	402e7c <__aeabi_ddiv+0x1b0>
  402e6e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402e72:	f43f aefd 	beq.w	402c70 <__aeabi_dmul+0x1f8>
  402e76:	4610      	mov	r0, r2
  402e78:	4619      	mov	r1, r3
  402e7a:	e722      	b.n	402cc2 <__aeabi_dmul+0x24a>
  402e7c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402e80:	bf18      	it	ne
  402e82:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402e86:	f47f aec5 	bne.w	402c14 <__aeabi_dmul+0x19c>
  402e8a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402e8e:	f47f af0d 	bne.w	402cac <__aeabi_dmul+0x234>
  402e92:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402e96:	f47f aeeb 	bne.w	402c70 <__aeabi_dmul+0x1f8>
  402e9a:	e712      	b.n	402cc2 <__aeabi_dmul+0x24a>

00402e9c <__gedf2>:
  402e9c:	f04f 3cff 	mov.w	ip, #4294967295
  402ea0:	e006      	b.n	402eb0 <__cmpdf2+0x4>
  402ea2:	bf00      	nop

00402ea4 <__ledf2>:
  402ea4:	f04f 0c01 	mov.w	ip, #1
  402ea8:	e002      	b.n	402eb0 <__cmpdf2+0x4>
  402eaa:	bf00      	nop

00402eac <__cmpdf2>:
  402eac:	f04f 0c01 	mov.w	ip, #1
  402eb0:	f84d cd04 	str.w	ip, [sp, #-4]!
  402eb4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402eb8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402ebc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402ec0:	bf18      	it	ne
  402ec2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  402ec6:	d01b      	beq.n	402f00 <__cmpdf2+0x54>
  402ec8:	b001      	add	sp, #4
  402eca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  402ece:	bf0c      	ite	eq
  402ed0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402ed4:	ea91 0f03 	teqne	r1, r3
  402ed8:	bf02      	ittt	eq
  402eda:	ea90 0f02 	teqeq	r0, r2
  402ede:	2000      	moveq	r0, #0
  402ee0:	4770      	bxeq	lr
  402ee2:	f110 0f00 	cmn.w	r0, #0
  402ee6:	ea91 0f03 	teq	r1, r3
  402eea:	bf58      	it	pl
  402eec:	4299      	cmppl	r1, r3
  402eee:	bf08      	it	eq
  402ef0:	4290      	cmpeq	r0, r2
  402ef2:	bf2c      	ite	cs
  402ef4:	17d8      	asrcs	r0, r3, #31
  402ef6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402efa:	f040 0001 	orr.w	r0, r0, #1
  402efe:	4770      	bx	lr
  402f00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402f04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402f08:	d102      	bne.n	402f10 <__cmpdf2+0x64>
  402f0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402f0e:	d107      	bne.n	402f20 <__cmpdf2+0x74>
  402f10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402f14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402f18:	d1d6      	bne.n	402ec8 <__cmpdf2+0x1c>
  402f1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402f1e:	d0d3      	beq.n	402ec8 <__cmpdf2+0x1c>
  402f20:	f85d 0b04 	ldr.w	r0, [sp], #4
  402f24:	4770      	bx	lr
  402f26:	bf00      	nop

00402f28 <__aeabi_cdrcmple>:
  402f28:	4684      	mov	ip, r0
  402f2a:	4610      	mov	r0, r2
  402f2c:	4662      	mov	r2, ip
  402f2e:	468c      	mov	ip, r1
  402f30:	4619      	mov	r1, r3
  402f32:	4663      	mov	r3, ip
  402f34:	e000      	b.n	402f38 <__aeabi_cdcmpeq>
  402f36:	bf00      	nop

00402f38 <__aeabi_cdcmpeq>:
  402f38:	b501      	push	{r0, lr}
  402f3a:	f7ff ffb7 	bl	402eac <__cmpdf2>
  402f3e:	2800      	cmp	r0, #0
  402f40:	bf48      	it	mi
  402f42:	f110 0f00 	cmnmi.w	r0, #0
  402f46:	bd01      	pop	{r0, pc}

00402f48 <__aeabi_dcmpeq>:
  402f48:	f84d ed08 	str.w	lr, [sp, #-8]!
  402f4c:	f7ff fff4 	bl	402f38 <__aeabi_cdcmpeq>
  402f50:	bf0c      	ite	eq
  402f52:	2001      	moveq	r0, #1
  402f54:	2000      	movne	r0, #0
  402f56:	f85d fb08 	ldr.w	pc, [sp], #8
  402f5a:	bf00      	nop

00402f5c <__aeabi_dcmplt>:
  402f5c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402f60:	f7ff ffea 	bl	402f38 <__aeabi_cdcmpeq>
  402f64:	bf34      	ite	cc
  402f66:	2001      	movcc	r0, #1
  402f68:	2000      	movcs	r0, #0
  402f6a:	f85d fb08 	ldr.w	pc, [sp], #8
  402f6e:	bf00      	nop

00402f70 <__aeabi_dcmple>:
  402f70:	f84d ed08 	str.w	lr, [sp, #-8]!
  402f74:	f7ff ffe0 	bl	402f38 <__aeabi_cdcmpeq>
  402f78:	bf94      	ite	ls
  402f7a:	2001      	movls	r0, #1
  402f7c:	2000      	movhi	r0, #0
  402f7e:	f85d fb08 	ldr.w	pc, [sp], #8
  402f82:	bf00      	nop

00402f84 <__aeabi_dcmpge>:
  402f84:	f84d ed08 	str.w	lr, [sp, #-8]!
  402f88:	f7ff ffce 	bl	402f28 <__aeabi_cdrcmple>
  402f8c:	bf94      	ite	ls
  402f8e:	2001      	movls	r0, #1
  402f90:	2000      	movhi	r0, #0
  402f92:	f85d fb08 	ldr.w	pc, [sp], #8
  402f96:	bf00      	nop

00402f98 <__aeabi_dcmpgt>:
  402f98:	f84d ed08 	str.w	lr, [sp, #-8]!
  402f9c:	f7ff ffc4 	bl	402f28 <__aeabi_cdrcmple>
  402fa0:	bf34      	ite	cc
  402fa2:	2001      	movcc	r0, #1
  402fa4:	2000      	movcs	r0, #0
  402fa6:	f85d fb08 	ldr.w	pc, [sp], #8
  402faa:	bf00      	nop

00402fac <__aeabi_d2iz>:
  402fac:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402fb0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  402fb4:	d215      	bcs.n	402fe2 <__aeabi_d2iz+0x36>
  402fb6:	d511      	bpl.n	402fdc <__aeabi_d2iz+0x30>
  402fb8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402fbc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  402fc0:	d912      	bls.n	402fe8 <__aeabi_d2iz+0x3c>
  402fc2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402fc6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402fca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  402fce:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402fd2:	fa23 f002 	lsr.w	r0, r3, r2
  402fd6:	bf18      	it	ne
  402fd8:	4240      	negne	r0, r0
  402fda:	4770      	bx	lr
  402fdc:	f04f 0000 	mov.w	r0, #0
  402fe0:	4770      	bx	lr
  402fe2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402fe6:	d105      	bne.n	402ff4 <__aeabi_d2iz+0x48>
  402fe8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  402fec:	bf08      	it	eq
  402fee:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  402ff2:	4770      	bx	lr
  402ff4:	f04f 0000 	mov.w	r0, #0
  402ff8:	4770      	bx	lr
  402ffa:	bf00      	nop

00402ffc <__libc_init_array>:
  402ffc:	b570      	push	{r4, r5, r6, lr}
  402ffe:	4e0d      	ldr	r6, [pc, #52]	; (403034 <__libc_init_array+0x38>)
  403000:	4c0d      	ldr	r4, [pc, #52]	; (403038 <__libc_init_array+0x3c>)
  403002:	1ba4      	subs	r4, r4, r6
  403004:	10a4      	asrs	r4, r4, #2
  403006:	2500      	movs	r5, #0
  403008:	42a5      	cmp	r5, r4
  40300a:	d109      	bne.n	403020 <__libc_init_array+0x24>
  40300c:	4e0b      	ldr	r6, [pc, #44]	; (40303c <__libc_init_array+0x40>)
  40300e:	4c0c      	ldr	r4, [pc, #48]	; (403040 <__libc_init_array+0x44>)
  403010:	f003 f81a 	bl	406048 <_init>
  403014:	1ba4      	subs	r4, r4, r6
  403016:	10a4      	asrs	r4, r4, #2
  403018:	2500      	movs	r5, #0
  40301a:	42a5      	cmp	r5, r4
  40301c:	d105      	bne.n	40302a <__libc_init_array+0x2e>
  40301e:	bd70      	pop	{r4, r5, r6, pc}
  403020:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  403024:	4798      	blx	r3
  403026:	3501      	adds	r5, #1
  403028:	e7ee      	b.n	403008 <__libc_init_array+0xc>
  40302a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  40302e:	4798      	blx	r3
  403030:	3501      	adds	r5, #1
  403032:	e7f2      	b.n	40301a <__libc_init_array+0x1e>
  403034:	00406054 	.word	0x00406054
  403038:	00406054 	.word	0x00406054
  40303c:	00406054 	.word	0x00406054
  403040:	00406058 	.word	0x00406058

00403044 <memcpy>:
  403044:	b510      	push	{r4, lr}
  403046:	1e43      	subs	r3, r0, #1
  403048:	440a      	add	r2, r1
  40304a:	4291      	cmp	r1, r2
  40304c:	d100      	bne.n	403050 <memcpy+0xc>
  40304e:	bd10      	pop	{r4, pc}
  403050:	f811 4b01 	ldrb.w	r4, [r1], #1
  403054:	f803 4f01 	strb.w	r4, [r3, #1]!
  403058:	e7f7      	b.n	40304a <memcpy+0x6>

0040305a <memset>:
  40305a:	4402      	add	r2, r0
  40305c:	4603      	mov	r3, r0
  40305e:	4293      	cmp	r3, r2
  403060:	d100      	bne.n	403064 <memset+0xa>
  403062:	4770      	bx	lr
  403064:	f803 1b01 	strb.w	r1, [r3], #1
  403068:	e7f9      	b.n	40305e <memset+0x4>

0040306a <__cvt>:
  40306a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40306e:	b088      	sub	sp, #32
  403070:	2b00      	cmp	r3, #0
  403072:	9f14      	ldr	r7, [sp, #80]	; 0x50
  403074:	9912      	ldr	r1, [sp, #72]	; 0x48
  403076:	9d10      	ldr	r5, [sp, #64]	; 0x40
  403078:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  40307c:	461e      	mov	r6, r3
  40307e:	f027 0720 	bic.w	r7, r7, #32
  403082:	bfbb      	ittet	lt
  403084:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
  403088:	461e      	movlt	r6, r3
  40308a:	2300      	movge	r3, #0
  40308c:	232d      	movlt	r3, #45	; 0x2d
  40308e:	2f46      	cmp	r7, #70	; 0x46
  403090:	4614      	mov	r4, r2
  403092:	700b      	strb	r3, [r1, #0]
  403094:	d004      	beq.n	4030a0 <__cvt+0x36>
  403096:	2f45      	cmp	r7, #69	; 0x45
  403098:	d100      	bne.n	40309c <__cvt+0x32>
  40309a:	3501      	adds	r5, #1
  40309c:	2302      	movs	r3, #2
  40309e:	e000      	b.n	4030a2 <__cvt+0x38>
  4030a0:	2303      	movs	r3, #3
  4030a2:	aa07      	add	r2, sp, #28
  4030a4:	9204      	str	r2, [sp, #16]
  4030a6:	aa06      	add	r2, sp, #24
  4030a8:	9203      	str	r2, [sp, #12]
  4030aa:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
  4030ae:	4622      	mov	r2, r4
  4030b0:	4633      	mov	r3, r6
  4030b2:	f000 fd9d 	bl	403bf0 <_dtoa_r>
  4030b6:	2f47      	cmp	r7, #71	; 0x47
  4030b8:	4680      	mov	r8, r0
  4030ba:	d102      	bne.n	4030c2 <__cvt+0x58>
  4030bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4030be:	07db      	lsls	r3, r3, #31
  4030c0:	d526      	bpl.n	403110 <__cvt+0xa6>
  4030c2:	2f46      	cmp	r7, #70	; 0x46
  4030c4:	eb08 0905 	add.w	r9, r8, r5
  4030c8:	d111      	bne.n	4030ee <__cvt+0x84>
  4030ca:	f898 3000 	ldrb.w	r3, [r8]
  4030ce:	2b30      	cmp	r3, #48	; 0x30
  4030d0:	d10a      	bne.n	4030e8 <__cvt+0x7e>
  4030d2:	2200      	movs	r2, #0
  4030d4:	2300      	movs	r3, #0
  4030d6:	4620      	mov	r0, r4
  4030d8:	4631      	mov	r1, r6
  4030da:	f7ff ff35 	bl	402f48 <__aeabi_dcmpeq>
  4030de:	b918      	cbnz	r0, 4030e8 <__cvt+0x7e>
  4030e0:	f1c5 0501 	rsb	r5, r5, #1
  4030e4:	f8ca 5000 	str.w	r5, [sl]
  4030e8:	f8da 3000 	ldr.w	r3, [sl]
  4030ec:	4499      	add	r9, r3
  4030ee:	2200      	movs	r2, #0
  4030f0:	2300      	movs	r3, #0
  4030f2:	4620      	mov	r0, r4
  4030f4:	4631      	mov	r1, r6
  4030f6:	f7ff ff27 	bl	402f48 <__aeabi_dcmpeq>
  4030fa:	b938      	cbnz	r0, 40310c <__cvt+0xa2>
  4030fc:	2230      	movs	r2, #48	; 0x30
  4030fe:	9b07      	ldr	r3, [sp, #28]
  403100:	4599      	cmp	r9, r3
  403102:	d905      	bls.n	403110 <__cvt+0xa6>
  403104:	1c59      	adds	r1, r3, #1
  403106:	9107      	str	r1, [sp, #28]
  403108:	701a      	strb	r2, [r3, #0]
  40310a:	e7f8      	b.n	4030fe <__cvt+0x94>
  40310c:	f8cd 901c 	str.w	r9, [sp, #28]
  403110:	9b07      	ldr	r3, [sp, #28]
  403112:	9a15      	ldr	r2, [sp, #84]	; 0x54
  403114:	eba3 0308 	sub.w	r3, r3, r8
  403118:	4640      	mov	r0, r8
  40311a:	6013      	str	r3, [r2, #0]
  40311c:	b008      	add	sp, #32
  40311e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00403122 <__exponent>:
  403122:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  403124:	4603      	mov	r3, r0
  403126:	2900      	cmp	r1, #0
  403128:	bfb8      	it	lt
  40312a:	4249      	neglt	r1, r1
  40312c:	f803 2b02 	strb.w	r2, [r3], #2
  403130:	bfb4      	ite	lt
  403132:	222d      	movlt	r2, #45	; 0x2d
  403134:	222b      	movge	r2, #43	; 0x2b
  403136:	2909      	cmp	r1, #9
  403138:	7042      	strb	r2, [r0, #1]
  40313a:	dd20      	ble.n	40317e <__exponent+0x5c>
  40313c:	f10d 0207 	add.w	r2, sp, #7
  403140:	4617      	mov	r7, r2
  403142:	260a      	movs	r6, #10
  403144:	fb91 f5f6 	sdiv	r5, r1, r6
  403148:	fb06 1115 	mls	r1, r6, r5, r1
  40314c:	3130      	adds	r1, #48	; 0x30
  40314e:	2d09      	cmp	r5, #9
  403150:	f802 1c01 	strb.w	r1, [r2, #-1]
  403154:	f102 34ff 	add.w	r4, r2, #4294967295
  403158:	4629      	mov	r1, r5
  40315a:	dc09      	bgt.n	403170 <__exponent+0x4e>
  40315c:	3130      	adds	r1, #48	; 0x30
  40315e:	3a02      	subs	r2, #2
  403160:	f804 1c01 	strb.w	r1, [r4, #-1]
  403164:	42ba      	cmp	r2, r7
  403166:	461c      	mov	r4, r3
  403168:	d304      	bcc.n	403174 <__exponent+0x52>
  40316a:	1a20      	subs	r0, r4, r0
  40316c:	b003      	add	sp, #12
  40316e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403170:	4622      	mov	r2, r4
  403172:	e7e7      	b.n	403144 <__exponent+0x22>
  403174:	f812 1b01 	ldrb.w	r1, [r2], #1
  403178:	f803 1b01 	strb.w	r1, [r3], #1
  40317c:	e7f2      	b.n	403164 <__exponent+0x42>
  40317e:	2230      	movs	r2, #48	; 0x30
  403180:	461c      	mov	r4, r3
  403182:	4411      	add	r1, r2
  403184:	f804 2b02 	strb.w	r2, [r4], #2
  403188:	7059      	strb	r1, [r3, #1]
  40318a:	e7ee      	b.n	40316a <__exponent+0x48>

0040318c <_printf_float>:
  40318c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403190:	b091      	sub	sp, #68	; 0x44
  403192:	460c      	mov	r4, r1
  403194:	9f1a      	ldr	r7, [sp, #104]	; 0x68
  403196:	4693      	mov	fp, r2
  403198:	461e      	mov	r6, r3
  40319a:	4605      	mov	r5, r0
  40319c:	f001 fc76 	bl	404a8c <_localeconv_r>
  4031a0:	6803      	ldr	r3, [r0, #0]
  4031a2:	9309      	str	r3, [sp, #36]	; 0x24
  4031a4:	4618      	mov	r0, r3
  4031a6:	f000 fc8d 	bl	403ac4 <strlen>
  4031aa:	2300      	movs	r3, #0
  4031ac:	930e      	str	r3, [sp, #56]	; 0x38
  4031ae:	683b      	ldr	r3, [r7, #0]
  4031b0:	900a      	str	r0, [sp, #40]	; 0x28
  4031b2:	3307      	adds	r3, #7
  4031b4:	f023 0307 	bic.w	r3, r3, #7
  4031b8:	f103 0208 	add.w	r2, r3, #8
  4031bc:	f894 8018 	ldrb.w	r8, [r4, #24]
  4031c0:	f8d4 a000 	ldr.w	sl, [r4]
  4031c4:	603a      	str	r2, [r7, #0]
  4031c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4031ca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
  4031ce:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
  4031d2:	6ca7      	ldr	r7, [r4, #72]	; 0x48
  4031d4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
  4031d8:	930b      	str	r3, [sp, #44]	; 0x2c
  4031da:	f04f 32ff 	mov.w	r2, #4294967295
  4031de:	4ba6      	ldr	r3, [pc, #664]	; (403478 <_printf_float+0x2ec>)
  4031e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031e2:	4638      	mov	r0, r7
  4031e4:	f002 fb82 	bl	4058ec <__aeabi_dcmpun>
  4031e8:	2800      	cmp	r0, #0
  4031ea:	f040 81f7 	bne.w	4035dc <_printf_float+0x450>
  4031ee:	f04f 32ff 	mov.w	r2, #4294967295
  4031f2:	4ba1      	ldr	r3, [pc, #644]	; (403478 <_printf_float+0x2ec>)
  4031f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031f6:	4638      	mov	r0, r7
  4031f8:	f7ff feba 	bl	402f70 <__aeabi_dcmple>
  4031fc:	2800      	cmp	r0, #0
  4031fe:	f040 81ed 	bne.w	4035dc <_printf_float+0x450>
  403202:	2200      	movs	r2, #0
  403204:	2300      	movs	r3, #0
  403206:	4638      	mov	r0, r7
  403208:	4649      	mov	r1, r9
  40320a:	f7ff fea7 	bl	402f5c <__aeabi_dcmplt>
  40320e:	b110      	cbz	r0, 403216 <_printf_float+0x8a>
  403210:	232d      	movs	r3, #45	; 0x2d
  403212:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  403216:	4b99      	ldr	r3, [pc, #612]	; (40347c <_printf_float+0x2f0>)
  403218:	4f99      	ldr	r7, [pc, #612]	; (403480 <_printf_float+0x2f4>)
  40321a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40321e:	bf98      	it	ls
  403220:	461f      	movls	r7, r3
  403222:	2303      	movs	r3, #3
  403224:	6123      	str	r3, [r4, #16]
  403226:	f02a 0304 	bic.w	r3, sl, #4
  40322a:	6023      	str	r3, [r4, #0]
  40322c:	f04f 0900 	mov.w	r9, #0
  403230:	9600      	str	r6, [sp, #0]
  403232:	465b      	mov	r3, fp
  403234:	aa0f      	add	r2, sp, #60	; 0x3c
  403236:	4621      	mov	r1, r4
  403238:	4628      	mov	r0, r5
  40323a:	f000 f9df 	bl	4035fc <_printf_common>
  40323e:	3001      	adds	r0, #1
  403240:	f040 809a 	bne.w	403378 <_printf_float+0x1ec>
  403244:	f04f 30ff 	mov.w	r0, #4294967295
  403248:	b011      	add	sp, #68	; 0x44
  40324a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40324e:	6862      	ldr	r2, [r4, #4]
  403250:	1c53      	adds	r3, r2, #1
  403252:	a80e      	add	r0, sp, #56	; 0x38
  403254:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
  403258:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
  40325c:	d141      	bne.n	4032e2 <_printf_float+0x156>
  40325e:	2206      	movs	r2, #6
  403260:	6062      	str	r2, [r4, #4]
  403262:	6023      	str	r3, [r4, #0]
  403264:	2100      	movs	r1, #0
  403266:	f10d 0233 	add.w	r2, sp, #51	; 0x33
  40326a:	9301      	str	r3, [sp, #4]
  40326c:	6863      	ldr	r3, [r4, #4]
  40326e:	9005      	str	r0, [sp, #20]
  403270:	9202      	str	r2, [sp, #8]
  403272:	9300      	str	r3, [sp, #0]
  403274:	463a      	mov	r2, r7
  403276:	464b      	mov	r3, r9
  403278:	9106      	str	r1, [sp, #24]
  40327a:	f8cd 8010 	str.w	r8, [sp, #16]
  40327e:	f8cd e00c 	str.w	lr, [sp, #12]
  403282:	4628      	mov	r0, r5
  403284:	f7ff fef1 	bl	40306a <__cvt>
  403288:	f008 03df 	and.w	r3, r8, #223	; 0xdf
  40328c:	2b47      	cmp	r3, #71	; 0x47
  40328e:	4607      	mov	r7, r0
  403290:	d109      	bne.n	4032a6 <_printf_float+0x11a>
  403292:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403294:	1cd8      	adds	r0, r3, #3
  403296:	db02      	blt.n	40329e <_printf_float+0x112>
  403298:	6862      	ldr	r2, [r4, #4]
  40329a:	4293      	cmp	r3, r2
  40329c:	dd59      	ble.n	403352 <_printf_float+0x1c6>
  40329e:	f1a8 0802 	sub.w	r8, r8, #2
  4032a2:	fa5f f888 	uxtb.w	r8, r8
  4032a6:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  4032aa:	990d      	ldr	r1, [sp, #52]	; 0x34
  4032ac:	d836      	bhi.n	40331c <_printf_float+0x190>
  4032ae:	3901      	subs	r1, #1
  4032b0:	4642      	mov	r2, r8
  4032b2:	f104 0050 	add.w	r0, r4, #80	; 0x50
  4032b6:	910d      	str	r1, [sp, #52]	; 0x34
  4032b8:	f7ff ff33 	bl	403122 <__exponent>
  4032bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4032be:	1883      	adds	r3, r0, r2
  4032c0:	2a01      	cmp	r2, #1
  4032c2:	4681      	mov	r9, r0
  4032c4:	6123      	str	r3, [r4, #16]
  4032c6:	dc02      	bgt.n	4032ce <_printf_float+0x142>
  4032c8:	6822      	ldr	r2, [r4, #0]
  4032ca:	07d1      	lsls	r1, r2, #31
  4032cc:	d501      	bpl.n	4032d2 <_printf_float+0x146>
  4032ce:	3301      	adds	r3, #1
  4032d0:	6123      	str	r3, [r4, #16]
  4032d2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
  4032d6:	2b00      	cmp	r3, #0
  4032d8:	d0aa      	beq.n	403230 <_printf_float+0xa4>
  4032da:	232d      	movs	r3, #45	; 0x2d
  4032dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  4032e0:	e7a6      	b.n	403230 <_printf_float+0xa4>
  4032e2:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  4032e6:	d002      	beq.n	4032ee <_printf_float+0x162>
  4032e8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  4032ec:	d1b9      	bne.n	403262 <_printf_float+0xd6>
  4032ee:	b19a      	cbz	r2, 403318 <_printf_float+0x18c>
  4032f0:	2100      	movs	r1, #0
  4032f2:	9106      	str	r1, [sp, #24]
  4032f4:	f10d 0133 	add.w	r1, sp, #51	; 0x33
  4032f8:	e88d 000c 	stmia.w	sp, {r2, r3}
  4032fc:	6023      	str	r3, [r4, #0]
  4032fe:	9005      	str	r0, [sp, #20]
  403300:	463a      	mov	r2, r7
  403302:	f8cd 8010 	str.w	r8, [sp, #16]
  403306:	f8cd e00c 	str.w	lr, [sp, #12]
  40330a:	9102      	str	r1, [sp, #8]
  40330c:	464b      	mov	r3, r9
  40330e:	4628      	mov	r0, r5
  403310:	f7ff feab 	bl	40306a <__cvt>
  403314:	4607      	mov	r7, r0
  403316:	e7bc      	b.n	403292 <_printf_float+0x106>
  403318:	2201      	movs	r2, #1
  40331a:	e7a1      	b.n	403260 <_printf_float+0xd4>
  40331c:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  403320:	d119      	bne.n	403356 <_printf_float+0x1ca>
  403322:	2900      	cmp	r1, #0
  403324:	6863      	ldr	r3, [r4, #4]
  403326:	dd0c      	ble.n	403342 <_printf_float+0x1b6>
  403328:	6121      	str	r1, [r4, #16]
  40332a:	b913      	cbnz	r3, 403332 <_printf_float+0x1a6>
  40332c:	6822      	ldr	r2, [r4, #0]
  40332e:	07d2      	lsls	r2, r2, #31
  403330:	d502      	bpl.n	403338 <_printf_float+0x1ac>
  403332:	3301      	adds	r3, #1
  403334:	440b      	add	r3, r1
  403336:	6123      	str	r3, [r4, #16]
  403338:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40333a:	65a3      	str	r3, [r4, #88]	; 0x58
  40333c:	f04f 0900 	mov.w	r9, #0
  403340:	e7c7      	b.n	4032d2 <_printf_float+0x146>
  403342:	b913      	cbnz	r3, 40334a <_printf_float+0x1be>
  403344:	6822      	ldr	r2, [r4, #0]
  403346:	07d0      	lsls	r0, r2, #31
  403348:	d501      	bpl.n	40334e <_printf_float+0x1c2>
  40334a:	3302      	adds	r3, #2
  40334c:	e7f3      	b.n	403336 <_printf_float+0x1aa>
  40334e:	2301      	movs	r3, #1
  403350:	e7f1      	b.n	403336 <_printf_float+0x1aa>
  403352:	f04f 0867 	mov.w	r8, #103	; 0x67
  403356:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403358:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40335a:	4293      	cmp	r3, r2
  40335c:	db05      	blt.n	40336a <_printf_float+0x1de>
  40335e:	6822      	ldr	r2, [r4, #0]
  403360:	6123      	str	r3, [r4, #16]
  403362:	07d1      	lsls	r1, r2, #31
  403364:	d5e8      	bpl.n	403338 <_printf_float+0x1ac>
  403366:	3301      	adds	r3, #1
  403368:	e7e5      	b.n	403336 <_printf_float+0x1aa>
  40336a:	2b00      	cmp	r3, #0
  40336c:	bfd4      	ite	le
  40336e:	f1c3 0302 	rsble	r3, r3, #2
  403372:	2301      	movgt	r3, #1
  403374:	4413      	add	r3, r2
  403376:	e7de      	b.n	403336 <_printf_float+0x1aa>
  403378:	6823      	ldr	r3, [r4, #0]
  40337a:	055a      	lsls	r2, r3, #21
  40337c:	d407      	bmi.n	40338e <_printf_float+0x202>
  40337e:	6923      	ldr	r3, [r4, #16]
  403380:	463a      	mov	r2, r7
  403382:	4659      	mov	r1, fp
  403384:	4628      	mov	r0, r5
  403386:	47b0      	blx	r6
  403388:	3001      	adds	r0, #1
  40338a:	d12a      	bne.n	4033e2 <_printf_float+0x256>
  40338c:	e75a      	b.n	403244 <_printf_float+0xb8>
  40338e:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  403392:	f240 80dc 	bls.w	40354e <_printf_float+0x3c2>
  403396:	2200      	movs	r2, #0
  403398:	2300      	movs	r3, #0
  40339a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  40339e:	f7ff fdd3 	bl	402f48 <__aeabi_dcmpeq>
  4033a2:	2800      	cmp	r0, #0
  4033a4:	d039      	beq.n	40341a <_printf_float+0x28e>
  4033a6:	2301      	movs	r3, #1
  4033a8:	4a36      	ldr	r2, [pc, #216]	; (403484 <_printf_float+0x2f8>)
  4033aa:	4659      	mov	r1, fp
  4033ac:	4628      	mov	r0, r5
  4033ae:	47b0      	blx	r6
  4033b0:	3001      	adds	r0, #1
  4033b2:	f43f af47 	beq.w	403244 <_printf_float+0xb8>
  4033b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4033b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4033ba:	429a      	cmp	r2, r3
  4033bc:	db02      	blt.n	4033c4 <_printf_float+0x238>
  4033be:	6823      	ldr	r3, [r4, #0]
  4033c0:	07d8      	lsls	r0, r3, #31
  4033c2:	d50e      	bpl.n	4033e2 <_printf_float+0x256>
  4033c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4033c8:	4659      	mov	r1, fp
  4033ca:	4628      	mov	r0, r5
  4033cc:	47b0      	blx	r6
  4033ce:	3001      	adds	r0, #1
  4033d0:	f43f af38 	beq.w	403244 <_printf_float+0xb8>
  4033d4:	2700      	movs	r7, #0
  4033d6:	f104 081a 	add.w	r8, r4, #26
  4033da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4033dc:	3b01      	subs	r3, #1
  4033de:	429f      	cmp	r7, r3
  4033e0:	db11      	blt.n	403406 <_printf_float+0x27a>
  4033e2:	6823      	ldr	r3, [r4, #0]
  4033e4:	079f      	lsls	r7, r3, #30
  4033e6:	d508      	bpl.n	4033fa <_printf_float+0x26e>
  4033e8:	2700      	movs	r7, #0
  4033ea:	f104 0819 	add.w	r8, r4, #25
  4033ee:	68e3      	ldr	r3, [r4, #12]
  4033f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4033f2:	1a9b      	subs	r3, r3, r2
  4033f4:	429f      	cmp	r7, r3
  4033f6:	f2c0 80e7 	blt.w	4035c8 <_printf_float+0x43c>
  4033fa:	68e0      	ldr	r0, [r4, #12]
  4033fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4033fe:	4298      	cmp	r0, r3
  403400:	bfb8      	it	lt
  403402:	4618      	movlt	r0, r3
  403404:	e720      	b.n	403248 <_printf_float+0xbc>
  403406:	2301      	movs	r3, #1
  403408:	4642      	mov	r2, r8
  40340a:	4659      	mov	r1, fp
  40340c:	4628      	mov	r0, r5
  40340e:	47b0      	blx	r6
  403410:	3001      	adds	r0, #1
  403412:	f43f af17 	beq.w	403244 <_printf_float+0xb8>
  403416:	3701      	adds	r7, #1
  403418:	e7df      	b.n	4033da <_printf_float+0x24e>
  40341a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40341c:	2b00      	cmp	r3, #0
  40341e:	dc33      	bgt.n	403488 <_printf_float+0x2fc>
  403420:	2301      	movs	r3, #1
  403422:	4a18      	ldr	r2, [pc, #96]	; (403484 <_printf_float+0x2f8>)
  403424:	4659      	mov	r1, fp
  403426:	4628      	mov	r0, r5
  403428:	47b0      	blx	r6
  40342a:	3001      	adds	r0, #1
  40342c:	f43f af0a 	beq.w	403244 <_printf_float+0xb8>
  403430:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403432:	b923      	cbnz	r3, 40343e <_printf_float+0x2b2>
  403434:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403436:	b913      	cbnz	r3, 40343e <_printf_float+0x2b2>
  403438:	6823      	ldr	r3, [r4, #0]
  40343a:	07d9      	lsls	r1, r3, #31
  40343c:	d5d1      	bpl.n	4033e2 <_printf_float+0x256>
  40343e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403440:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403442:	4659      	mov	r1, fp
  403444:	4628      	mov	r0, r5
  403446:	47b0      	blx	r6
  403448:	3001      	adds	r0, #1
  40344a:	f43f aefb 	beq.w	403244 <_printf_float+0xb8>
  40344e:	f04f 0800 	mov.w	r8, #0
  403452:	f104 091a 	add.w	r9, r4, #26
  403456:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403458:	425b      	negs	r3, r3
  40345a:	4598      	cmp	r8, r3
  40345c:	db01      	blt.n	403462 <_printf_float+0x2d6>
  40345e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403460:	e78e      	b.n	403380 <_printf_float+0x1f4>
  403462:	2301      	movs	r3, #1
  403464:	464a      	mov	r2, r9
  403466:	4659      	mov	r1, fp
  403468:	4628      	mov	r0, r5
  40346a:	47b0      	blx	r6
  40346c:	3001      	adds	r0, #1
  40346e:	f43f aee9 	beq.w	403244 <_printf_float+0xb8>
  403472:	f108 0801 	add.w	r8, r8, #1
  403476:	e7ee      	b.n	403456 <_printf_float+0x2ca>
  403478:	7fefffff 	.word	0x7fefffff
  40347c:	00405d8c 	.word	0x00405d8c
  403480:	00405d90 	.word	0x00405d90
  403484:	00405d9c 	.word	0x00405d9c
  403488:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40348a:	6da3      	ldr	r3, [r4, #88]	; 0x58
  40348c:	429a      	cmp	r2, r3
  40348e:	bfa8      	it	ge
  403490:	461a      	movge	r2, r3
  403492:	2a00      	cmp	r2, #0
  403494:	4690      	mov	r8, r2
  403496:	dc36      	bgt.n	403506 <_printf_float+0x37a>
  403498:	f104 031a 	add.w	r3, r4, #26
  40349c:	f04f 0a00 	mov.w	sl, #0
  4034a0:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  4034a4:	930b      	str	r3, [sp, #44]	; 0x2c
  4034a6:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
  4034aa:	eba9 0308 	sub.w	r3, r9, r8
  4034ae:	459a      	cmp	sl, r3
  4034b0:	db31      	blt.n	403516 <_printf_float+0x38a>
  4034b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4034b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4034b6:	429a      	cmp	r2, r3
  4034b8:	db38      	blt.n	40352c <_printf_float+0x3a0>
  4034ba:	6823      	ldr	r3, [r4, #0]
  4034bc:	07da      	lsls	r2, r3, #31
  4034be:	d435      	bmi.n	40352c <_printf_float+0x3a0>
  4034c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4034c2:	990d      	ldr	r1, [sp, #52]	; 0x34
  4034c4:	eba3 0209 	sub.w	r2, r3, r9
  4034c8:	eba3 0801 	sub.w	r8, r3, r1
  4034cc:	4590      	cmp	r8, r2
  4034ce:	bfa8      	it	ge
  4034d0:	4690      	movge	r8, r2
  4034d2:	f1b8 0f00 	cmp.w	r8, #0
  4034d6:	dc31      	bgt.n	40353c <_printf_float+0x3b0>
  4034d8:	2700      	movs	r7, #0
  4034da:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  4034de:	f104 091a 	add.w	r9, r4, #26
  4034e2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4034e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4034e6:	1a9b      	subs	r3, r3, r2
  4034e8:	eba3 0308 	sub.w	r3, r3, r8
  4034ec:	429f      	cmp	r7, r3
  4034ee:	f6bf af78 	bge.w	4033e2 <_printf_float+0x256>
  4034f2:	2301      	movs	r3, #1
  4034f4:	464a      	mov	r2, r9
  4034f6:	4659      	mov	r1, fp
  4034f8:	4628      	mov	r0, r5
  4034fa:	47b0      	blx	r6
  4034fc:	3001      	adds	r0, #1
  4034fe:	f43f aea1 	beq.w	403244 <_printf_float+0xb8>
  403502:	3701      	adds	r7, #1
  403504:	e7ed      	b.n	4034e2 <_printf_float+0x356>
  403506:	4613      	mov	r3, r2
  403508:	4659      	mov	r1, fp
  40350a:	463a      	mov	r2, r7
  40350c:	4628      	mov	r0, r5
  40350e:	47b0      	blx	r6
  403510:	3001      	adds	r0, #1
  403512:	d1c1      	bne.n	403498 <_printf_float+0x30c>
  403514:	e696      	b.n	403244 <_printf_float+0xb8>
  403516:	2301      	movs	r3, #1
  403518:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40351a:	4659      	mov	r1, fp
  40351c:	4628      	mov	r0, r5
  40351e:	47b0      	blx	r6
  403520:	3001      	adds	r0, #1
  403522:	f43f ae8f 	beq.w	403244 <_printf_float+0xb8>
  403526:	f10a 0a01 	add.w	sl, sl, #1
  40352a:	e7bc      	b.n	4034a6 <_printf_float+0x31a>
  40352c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40352e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403530:	4659      	mov	r1, fp
  403532:	4628      	mov	r0, r5
  403534:	47b0      	blx	r6
  403536:	3001      	adds	r0, #1
  403538:	d1c2      	bne.n	4034c0 <_printf_float+0x334>
  40353a:	e683      	b.n	403244 <_printf_float+0xb8>
  40353c:	4643      	mov	r3, r8
  40353e:	eb07 0209 	add.w	r2, r7, r9
  403542:	4659      	mov	r1, fp
  403544:	4628      	mov	r0, r5
  403546:	47b0      	blx	r6
  403548:	3001      	adds	r0, #1
  40354a:	d1c5      	bne.n	4034d8 <_printf_float+0x34c>
  40354c:	e67a      	b.n	403244 <_printf_float+0xb8>
  40354e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403550:	2a01      	cmp	r2, #1
  403552:	dc01      	bgt.n	403558 <_printf_float+0x3cc>
  403554:	07db      	lsls	r3, r3, #31
  403556:	d534      	bpl.n	4035c2 <_printf_float+0x436>
  403558:	2301      	movs	r3, #1
  40355a:	463a      	mov	r2, r7
  40355c:	4659      	mov	r1, fp
  40355e:	4628      	mov	r0, r5
  403560:	47b0      	blx	r6
  403562:	3001      	adds	r0, #1
  403564:	f43f ae6e 	beq.w	403244 <_printf_float+0xb8>
  403568:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40356a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40356c:	4659      	mov	r1, fp
  40356e:	4628      	mov	r0, r5
  403570:	47b0      	blx	r6
  403572:	3001      	adds	r0, #1
  403574:	f43f ae66 	beq.w	403244 <_printf_float+0xb8>
  403578:	2200      	movs	r2, #0
  40357a:	2300      	movs	r3, #0
  40357c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  403580:	f7ff fce2 	bl	402f48 <__aeabi_dcmpeq>
  403584:	b150      	cbz	r0, 40359c <_printf_float+0x410>
  403586:	2700      	movs	r7, #0
  403588:	f104 081a 	add.w	r8, r4, #26
  40358c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40358e:	3b01      	subs	r3, #1
  403590:	429f      	cmp	r7, r3
  403592:	db0c      	blt.n	4035ae <_printf_float+0x422>
  403594:	464b      	mov	r3, r9
  403596:	f104 0250 	add.w	r2, r4, #80	; 0x50
  40359a:	e6f2      	b.n	403382 <_printf_float+0x1f6>
  40359c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40359e:	1c7a      	adds	r2, r7, #1
  4035a0:	3b01      	subs	r3, #1
  4035a2:	4659      	mov	r1, fp
  4035a4:	4628      	mov	r0, r5
  4035a6:	47b0      	blx	r6
  4035a8:	3001      	adds	r0, #1
  4035aa:	d1f3      	bne.n	403594 <_printf_float+0x408>
  4035ac:	e64a      	b.n	403244 <_printf_float+0xb8>
  4035ae:	2301      	movs	r3, #1
  4035b0:	4642      	mov	r2, r8
  4035b2:	4659      	mov	r1, fp
  4035b4:	4628      	mov	r0, r5
  4035b6:	47b0      	blx	r6
  4035b8:	3001      	adds	r0, #1
  4035ba:	f43f ae43 	beq.w	403244 <_printf_float+0xb8>
  4035be:	3701      	adds	r7, #1
  4035c0:	e7e4      	b.n	40358c <_printf_float+0x400>
  4035c2:	2301      	movs	r3, #1
  4035c4:	463a      	mov	r2, r7
  4035c6:	e7ec      	b.n	4035a2 <_printf_float+0x416>
  4035c8:	2301      	movs	r3, #1
  4035ca:	4642      	mov	r2, r8
  4035cc:	4659      	mov	r1, fp
  4035ce:	4628      	mov	r0, r5
  4035d0:	47b0      	blx	r6
  4035d2:	3001      	adds	r0, #1
  4035d4:	f43f ae36 	beq.w	403244 <_printf_float+0xb8>
  4035d8:	3701      	adds	r7, #1
  4035da:	e708      	b.n	4033ee <_printf_float+0x262>
  4035dc:	463a      	mov	r2, r7
  4035de:	464b      	mov	r3, r9
  4035e0:	4638      	mov	r0, r7
  4035e2:	4649      	mov	r1, r9
  4035e4:	f002 f982 	bl	4058ec <__aeabi_dcmpun>
  4035e8:	2800      	cmp	r0, #0
  4035ea:	f43f ae30 	beq.w	40324e <_printf_float+0xc2>
  4035ee:	4b01      	ldr	r3, [pc, #4]	; (4035f4 <_printf_float+0x468>)
  4035f0:	4f01      	ldr	r7, [pc, #4]	; (4035f8 <_printf_float+0x46c>)
  4035f2:	e612      	b.n	40321a <_printf_float+0x8e>
  4035f4:	00405d94 	.word	0x00405d94
  4035f8:	00405d98 	.word	0x00405d98

004035fc <_printf_common>:
  4035fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403600:	4691      	mov	r9, r2
  403602:	461f      	mov	r7, r3
  403604:	688a      	ldr	r2, [r1, #8]
  403606:	690b      	ldr	r3, [r1, #16]
  403608:	f8dd 8020 	ldr.w	r8, [sp, #32]
  40360c:	4293      	cmp	r3, r2
  40360e:	bfb8      	it	lt
  403610:	4613      	movlt	r3, r2
  403612:	f8c9 3000 	str.w	r3, [r9]
  403616:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  40361a:	4606      	mov	r6, r0
  40361c:	460c      	mov	r4, r1
  40361e:	b112      	cbz	r2, 403626 <_printf_common+0x2a>
  403620:	3301      	adds	r3, #1
  403622:	f8c9 3000 	str.w	r3, [r9]
  403626:	6823      	ldr	r3, [r4, #0]
  403628:	0699      	lsls	r1, r3, #26
  40362a:	bf42      	ittt	mi
  40362c:	f8d9 3000 	ldrmi.w	r3, [r9]
  403630:	3302      	addmi	r3, #2
  403632:	f8c9 3000 	strmi.w	r3, [r9]
  403636:	6825      	ldr	r5, [r4, #0]
  403638:	f015 0506 	ands.w	r5, r5, #6
  40363c:	d107      	bne.n	40364e <_printf_common+0x52>
  40363e:	f104 0a19 	add.w	sl, r4, #25
  403642:	68e3      	ldr	r3, [r4, #12]
  403644:	f8d9 2000 	ldr.w	r2, [r9]
  403648:	1a9b      	subs	r3, r3, r2
  40364a:	429d      	cmp	r5, r3
  40364c:	db29      	blt.n	4036a2 <_printf_common+0xa6>
  40364e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
  403652:	6822      	ldr	r2, [r4, #0]
  403654:	3300      	adds	r3, #0
  403656:	bf18      	it	ne
  403658:	2301      	movne	r3, #1
  40365a:	0692      	lsls	r2, r2, #26
  40365c:	d42e      	bmi.n	4036bc <_printf_common+0xc0>
  40365e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403662:	4639      	mov	r1, r7
  403664:	4630      	mov	r0, r6
  403666:	47c0      	blx	r8
  403668:	3001      	adds	r0, #1
  40366a:	d021      	beq.n	4036b0 <_printf_common+0xb4>
  40366c:	6823      	ldr	r3, [r4, #0]
  40366e:	68e5      	ldr	r5, [r4, #12]
  403670:	f8d9 2000 	ldr.w	r2, [r9]
  403674:	f003 0306 	and.w	r3, r3, #6
  403678:	2b04      	cmp	r3, #4
  40367a:	bf08      	it	eq
  40367c:	1aad      	subeq	r5, r5, r2
  40367e:	68a3      	ldr	r3, [r4, #8]
  403680:	6922      	ldr	r2, [r4, #16]
  403682:	bf0c      	ite	eq
  403684:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  403688:	2500      	movne	r5, #0
  40368a:	4293      	cmp	r3, r2
  40368c:	bfc4      	itt	gt
  40368e:	1a9b      	subgt	r3, r3, r2
  403690:	18ed      	addgt	r5, r5, r3
  403692:	f04f 0900 	mov.w	r9, #0
  403696:	341a      	adds	r4, #26
  403698:	454d      	cmp	r5, r9
  40369a:	d11b      	bne.n	4036d4 <_printf_common+0xd8>
  40369c:	2000      	movs	r0, #0
  40369e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4036a2:	2301      	movs	r3, #1
  4036a4:	4652      	mov	r2, sl
  4036a6:	4639      	mov	r1, r7
  4036a8:	4630      	mov	r0, r6
  4036aa:	47c0      	blx	r8
  4036ac:	3001      	adds	r0, #1
  4036ae:	d103      	bne.n	4036b8 <_printf_common+0xbc>
  4036b0:	f04f 30ff 	mov.w	r0, #4294967295
  4036b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4036b8:	3501      	adds	r5, #1
  4036ba:	e7c2      	b.n	403642 <_printf_common+0x46>
  4036bc:	18e1      	adds	r1, r4, r3
  4036be:	1c5a      	adds	r2, r3, #1
  4036c0:	2030      	movs	r0, #48	; 0x30
  4036c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  4036c6:	4422      	add	r2, r4
  4036c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  4036cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  4036d0:	3302      	adds	r3, #2
  4036d2:	e7c4      	b.n	40365e <_printf_common+0x62>
  4036d4:	2301      	movs	r3, #1
  4036d6:	4622      	mov	r2, r4
  4036d8:	4639      	mov	r1, r7
  4036da:	4630      	mov	r0, r6
  4036dc:	47c0      	blx	r8
  4036de:	3001      	adds	r0, #1
  4036e0:	d0e6      	beq.n	4036b0 <_printf_common+0xb4>
  4036e2:	f109 0901 	add.w	r9, r9, #1
  4036e6:	e7d7      	b.n	403698 <_printf_common+0x9c>

004036e8 <_printf_i>:
  4036e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4036ec:	4617      	mov	r7, r2
  4036ee:	7e0a      	ldrb	r2, [r1, #24]
  4036f0:	b085      	sub	sp, #20
  4036f2:	2a6e      	cmp	r2, #110	; 0x6e
  4036f4:	4698      	mov	r8, r3
  4036f6:	4606      	mov	r6, r0
  4036f8:	460c      	mov	r4, r1
  4036fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4036fc:	f101 0e43 	add.w	lr, r1, #67	; 0x43
  403700:	f000 80bc 	beq.w	40387c <_printf_i+0x194>
  403704:	d81a      	bhi.n	40373c <_printf_i+0x54>
  403706:	2a63      	cmp	r2, #99	; 0x63
  403708:	d02e      	beq.n	403768 <_printf_i+0x80>
  40370a:	d80a      	bhi.n	403722 <_printf_i+0x3a>
  40370c:	2a00      	cmp	r2, #0
  40370e:	f000 80c8 	beq.w	4038a2 <_printf_i+0x1ba>
  403712:	2a58      	cmp	r2, #88	; 0x58
  403714:	f000 808a 	beq.w	40382c <_printf_i+0x144>
  403718:	f104 0542 	add.w	r5, r4, #66	; 0x42
  40371c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  403720:	e02a      	b.n	403778 <_printf_i+0x90>
  403722:	2a64      	cmp	r2, #100	; 0x64
  403724:	d001      	beq.n	40372a <_printf_i+0x42>
  403726:	2a69      	cmp	r2, #105	; 0x69
  403728:	d1f6      	bne.n	403718 <_printf_i+0x30>
  40372a:	6821      	ldr	r1, [r4, #0]
  40372c:	681a      	ldr	r2, [r3, #0]
  40372e:	f011 0f80 	tst.w	r1, #128	; 0x80
  403732:	d023      	beq.n	40377c <_printf_i+0x94>
  403734:	1d11      	adds	r1, r2, #4
  403736:	6019      	str	r1, [r3, #0]
  403738:	6813      	ldr	r3, [r2, #0]
  40373a:	e027      	b.n	40378c <_printf_i+0xa4>
  40373c:	2a73      	cmp	r2, #115	; 0x73
  40373e:	f000 80b4 	beq.w	4038aa <_printf_i+0x1c2>
  403742:	d808      	bhi.n	403756 <_printf_i+0x6e>
  403744:	2a6f      	cmp	r2, #111	; 0x6f
  403746:	d02a      	beq.n	40379e <_printf_i+0xb6>
  403748:	2a70      	cmp	r2, #112	; 0x70
  40374a:	d1e5      	bne.n	403718 <_printf_i+0x30>
  40374c:	680a      	ldr	r2, [r1, #0]
  40374e:	f042 0220 	orr.w	r2, r2, #32
  403752:	600a      	str	r2, [r1, #0]
  403754:	e003      	b.n	40375e <_printf_i+0x76>
  403756:	2a75      	cmp	r2, #117	; 0x75
  403758:	d021      	beq.n	40379e <_printf_i+0xb6>
  40375a:	2a78      	cmp	r2, #120	; 0x78
  40375c:	d1dc      	bne.n	403718 <_printf_i+0x30>
  40375e:	2278      	movs	r2, #120	; 0x78
  403760:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
  403764:	496e      	ldr	r1, [pc, #440]	; (403920 <_printf_i+0x238>)
  403766:	e064      	b.n	403832 <_printf_i+0x14a>
  403768:	681a      	ldr	r2, [r3, #0]
  40376a:	f101 0542 	add.w	r5, r1, #66	; 0x42
  40376e:	1d11      	adds	r1, r2, #4
  403770:	6019      	str	r1, [r3, #0]
  403772:	6813      	ldr	r3, [r2, #0]
  403774:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  403778:	2301      	movs	r3, #1
  40377a:	e0a3      	b.n	4038c4 <_printf_i+0x1dc>
  40377c:	f011 0f40 	tst.w	r1, #64	; 0x40
  403780:	f102 0104 	add.w	r1, r2, #4
  403784:	6019      	str	r1, [r3, #0]
  403786:	d0d7      	beq.n	403738 <_printf_i+0x50>
  403788:	f9b2 3000 	ldrsh.w	r3, [r2]
  40378c:	2b00      	cmp	r3, #0
  40378e:	da03      	bge.n	403798 <_printf_i+0xb0>
  403790:	222d      	movs	r2, #45	; 0x2d
  403792:	425b      	negs	r3, r3
  403794:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  403798:	4962      	ldr	r1, [pc, #392]	; (403924 <_printf_i+0x23c>)
  40379a:	220a      	movs	r2, #10
  40379c:	e017      	b.n	4037ce <_printf_i+0xe6>
  40379e:	6820      	ldr	r0, [r4, #0]
  4037a0:	6819      	ldr	r1, [r3, #0]
  4037a2:	f010 0f80 	tst.w	r0, #128	; 0x80
  4037a6:	d003      	beq.n	4037b0 <_printf_i+0xc8>
  4037a8:	1d08      	adds	r0, r1, #4
  4037aa:	6018      	str	r0, [r3, #0]
  4037ac:	680b      	ldr	r3, [r1, #0]
  4037ae:	e006      	b.n	4037be <_printf_i+0xd6>
  4037b0:	f010 0f40 	tst.w	r0, #64	; 0x40
  4037b4:	f101 0004 	add.w	r0, r1, #4
  4037b8:	6018      	str	r0, [r3, #0]
  4037ba:	d0f7      	beq.n	4037ac <_printf_i+0xc4>
  4037bc:	880b      	ldrh	r3, [r1, #0]
  4037be:	4959      	ldr	r1, [pc, #356]	; (403924 <_printf_i+0x23c>)
  4037c0:	2a6f      	cmp	r2, #111	; 0x6f
  4037c2:	bf14      	ite	ne
  4037c4:	220a      	movne	r2, #10
  4037c6:	2208      	moveq	r2, #8
  4037c8:	2000      	movs	r0, #0
  4037ca:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
  4037ce:	6865      	ldr	r5, [r4, #4]
  4037d0:	60a5      	str	r5, [r4, #8]
  4037d2:	2d00      	cmp	r5, #0
  4037d4:	f2c0 809c 	blt.w	403910 <_printf_i+0x228>
  4037d8:	6820      	ldr	r0, [r4, #0]
  4037da:	f020 0004 	bic.w	r0, r0, #4
  4037de:	6020      	str	r0, [r4, #0]
  4037e0:	2b00      	cmp	r3, #0
  4037e2:	d13f      	bne.n	403864 <_printf_i+0x17c>
  4037e4:	2d00      	cmp	r5, #0
  4037e6:	f040 8095 	bne.w	403914 <_printf_i+0x22c>
  4037ea:	4675      	mov	r5, lr
  4037ec:	2a08      	cmp	r2, #8
  4037ee:	d10b      	bne.n	403808 <_printf_i+0x120>
  4037f0:	6823      	ldr	r3, [r4, #0]
  4037f2:	07da      	lsls	r2, r3, #31
  4037f4:	d508      	bpl.n	403808 <_printf_i+0x120>
  4037f6:	6923      	ldr	r3, [r4, #16]
  4037f8:	6862      	ldr	r2, [r4, #4]
  4037fa:	429a      	cmp	r2, r3
  4037fc:	bfde      	ittt	le
  4037fe:	2330      	movle	r3, #48	; 0x30
  403800:	f805 3c01 	strble.w	r3, [r5, #-1]
  403804:	f105 35ff 	addle.w	r5, r5, #4294967295
  403808:	ebae 0305 	sub.w	r3, lr, r5
  40380c:	6123      	str	r3, [r4, #16]
  40380e:	f8cd 8000 	str.w	r8, [sp]
  403812:	463b      	mov	r3, r7
  403814:	aa03      	add	r2, sp, #12
  403816:	4621      	mov	r1, r4
  403818:	4630      	mov	r0, r6
  40381a:	f7ff feef 	bl	4035fc <_printf_common>
  40381e:	3001      	adds	r0, #1
  403820:	d155      	bne.n	4038ce <_printf_i+0x1e6>
  403822:	f04f 30ff 	mov.w	r0, #4294967295
  403826:	b005      	add	sp, #20
  403828:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40382c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
  403830:	493c      	ldr	r1, [pc, #240]	; (403924 <_printf_i+0x23c>)
  403832:	6822      	ldr	r2, [r4, #0]
  403834:	6818      	ldr	r0, [r3, #0]
  403836:	f012 0f80 	tst.w	r2, #128	; 0x80
  40383a:	f100 0504 	add.w	r5, r0, #4
  40383e:	601d      	str	r5, [r3, #0]
  403840:	d001      	beq.n	403846 <_printf_i+0x15e>
  403842:	6803      	ldr	r3, [r0, #0]
  403844:	e002      	b.n	40384c <_printf_i+0x164>
  403846:	0655      	lsls	r5, r2, #25
  403848:	d5fb      	bpl.n	403842 <_printf_i+0x15a>
  40384a:	8803      	ldrh	r3, [r0, #0]
  40384c:	07d0      	lsls	r0, r2, #31
  40384e:	bf44      	itt	mi
  403850:	f042 0220 	orrmi.w	r2, r2, #32
  403854:	6022      	strmi	r2, [r4, #0]
  403856:	b91b      	cbnz	r3, 403860 <_printf_i+0x178>
  403858:	6822      	ldr	r2, [r4, #0]
  40385a:	f022 0220 	bic.w	r2, r2, #32
  40385e:	6022      	str	r2, [r4, #0]
  403860:	2210      	movs	r2, #16
  403862:	e7b1      	b.n	4037c8 <_printf_i+0xe0>
  403864:	4675      	mov	r5, lr
  403866:	fbb3 f0f2 	udiv	r0, r3, r2
  40386a:	fb02 3310 	mls	r3, r2, r0, r3
  40386e:	5ccb      	ldrb	r3, [r1, r3]
  403870:	f805 3d01 	strb.w	r3, [r5, #-1]!
  403874:	4603      	mov	r3, r0
  403876:	2800      	cmp	r0, #0
  403878:	d1f5      	bne.n	403866 <_printf_i+0x17e>
  40387a:	e7b7      	b.n	4037ec <_printf_i+0x104>
  40387c:	6808      	ldr	r0, [r1, #0]
  40387e:	681a      	ldr	r2, [r3, #0]
  403880:	6949      	ldr	r1, [r1, #20]
  403882:	f010 0f80 	tst.w	r0, #128	; 0x80
  403886:	d004      	beq.n	403892 <_printf_i+0x1aa>
  403888:	1d10      	adds	r0, r2, #4
  40388a:	6018      	str	r0, [r3, #0]
  40388c:	6813      	ldr	r3, [r2, #0]
  40388e:	6019      	str	r1, [r3, #0]
  403890:	e007      	b.n	4038a2 <_printf_i+0x1ba>
  403892:	f010 0f40 	tst.w	r0, #64	; 0x40
  403896:	f102 0004 	add.w	r0, r2, #4
  40389a:	6018      	str	r0, [r3, #0]
  40389c:	6813      	ldr	r3, [r2, #0]
  40389e:	d0f6      	beq.n	40388e <_printf_i+0x1a6>
  4038a0:	8019      	strh	r1, [r3, #0]
  4038a2:	2300      	movs	r3, #0
  4038a4:	6123      	str	r3, [r4, #16]
  4038a6:	4675      	mov	r5, lr
  4038a8:	e7b1      	b.n	40380e <_printf_i+0x126>
  4038aa:	681a      	ldr	r2, [r3, #0]
  4038ac:	1d11      	adds	r1, r2, #4
  4038ae:	6019      	str	r1, [r3, #0]
  4038b0:	6815      	ldr	r5, [r2, #0]
  4038b2:	6862      	ldr	r2, [r4, #4]
  4038b4:	2100      	movs	r1, #0
  4038b6:	4628      	mov	r0, r5
  4038b8:	f001 f962 	bl	404b80 <memchr>
  4038bc:	b108      	cbz	r0, 4038c2 <_printf_i+0x1da>
  4038be:	1b40      	subs	r0, r0, r5
  4038c0:	6060      	str	r0, [r4, #4]
  4038c2:	6863      	ldr	r3, [r4, #4]
  4038c4:	6123      	str	r3, [r4, #16]
  4038c6:	2300      	movs	r3, #0
  4038c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  4038cc:	e79f      	b.n	40380e <_printf_i+0x126>
  4038ce:	6923      	ldr	r3, [r4, #16]
  4038d0:	462a      	mov	r2, r5
  4038d2:	4639      	mov	r1, r7
  4038d4:	4630      	mov	r0, r6
  4038d6:	47c0      	blx	r8
  4038d8:	3001      	adds	r0, #1
  4038da:	d0a2      	beq.n	403822 <_printf_i+0x13a>
  4038dc:	6823      	ldr	r3, [r4, #0]
  4038de:	079b      	lsls	r3, r3, #30
  4038e0:	d507      	bpl.n	4038f2 <_printf_i+0x20a>
  4038e2:	2500      	movs	r5, #0
  4038e4:	f104 0919 	add.w	r9, r4, #25
  4038e8:	68e3      	ldr	r3, [r4, #12]
  4038ea:	9a03      	ldr	r2, [sp, #12]
  4038ec:	1a9b      	subs	r3, r3, r2
  4038ee:	429d      	cmp	r5, r3
  4038f0:	db05      	blt.n	4038fe <_printf_i+0x216>
  4038f2:	68e0      	ldr	r0, [r4, #12]
  4038f4:	9b03      	ldr	r3, [sp, #12]
  4038f6:	4298      	cmp	r0, r3
  4038f8:	bfb8      	it	lt
  4038fa:	4618      	movlt	r0, r3
  4038fc:	e793      	b.n	403826 <_printf_i+0x13e>
  4038fe:	2301      	movs	r3, #1
  403900:	464a      	mov	r2, r9
  403902:	4639      	mov	r1, r7
  403904:	4630      	mov	r0, r6
  403906:	47c0      	blx	r8
  403908:	3001      	adds	r0, #1
  40390a:	d08a      	beq.n	403822 <_printf_i+0x13a>
  40390c:	3501      	adds	r5, #1
  40390e:	e7eb      	b.n	4038e8 <_printf_i+0x200>
  403910:	2b00      	cmp	r3, #0
  403912:	d1a7      	bne.n	403864 <_printf_i+0x17c>
  403914:	780b      	ldrb	r3, [r1, #0]
  403916:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  40391a:	f104 0542 	add.w	r5, r4, #66	; 0x42
  40391e:	e765      	b.n	4037ec <_printf_i+0x104>
  403920:	00405daf 	.word	0x00405daf
  403924:	00405d9e 	.word	0x00405d9e

00403928 <iprintf>:
  403928:	b40f      	push	{r0, r1, r2, r3}
  40392a:	4b0a      	ldr	r3, [pc, #40]	; (403954 <iprintf+0x2c>)
  40392c:	b513      	push	{r0, r1, r4, lr}
  40392e:	681c      	ldr	r4, [r3, #0]
  403930:	b124      	cbz	r4, 40393c <iprintf+0x14>
  403932:	69a3      	ldr	r3, [r4, #24]
  403934:	b913      	cbnz	r3, 40393c <iprintf+0x14>
  403936:	4620      	mov	r0, r4
  403938:	f001 f81e 	bl	404978 <__sinit>
  40393c:	ab05      	add	r3, sp, #20
  40393e:	9a04      	ldr	r2, [sp, #16]
  403940:	68a1      	ldr	r1, [r4, #8]
  403942:	9301      	str	r3, [sp, #4]
  403944:	4620      	mov	r0, r4
  403946:	f001 fd1d 	bl	405384 <_vfiprintf_r>
  40394a:	b002      	add	sp, #8
  40394c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403950:	b004      	add	sp, #16
  403952:	4770      	bx	lr
  403954:	20400048 	.word	0x20400048

00403958 <setbuf>:
  403958:	2900      	cmp	r1, #0
  40395a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40395e:	bf0c      	ite	eq
  403960:	2202      	moveq	r2, #2
  403962:	2200      	movne	r2, #0
  403964:	f000 b800 	b.w	403968 <setvbuf>

00403968 <setvbuf>:
  403968:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  40396c:	461d      	mov	r5, r3
  40396e:	4b51      	ldr	r3, [pc, #324]	; (403ab4 <setvbuf+0x14c>)
  403970:	681e      	ldr	r6, [r3, #0]
  403972:	4604      	mov	r4, r0
  403974:	460f      	mov	r7, r1
  403976:	4690      	mov	r8, r2
  403978:	b126      	cbz	r6, 403984 <setvbuf+0x1c>
  40397a:	69b3      	ldr	r3, [r6, #24]
  40397c:	b913      	cbnz	r3, 403984 <setvbuf+0x1c>
  40397e:	4630      	mov	r0, r6
  403980:	f000 fffa 	bl	404978 <__sinit>
  403984:	4b4c      	ldr	r3, [pc, #304]	; (403ab8 <setvbuf+0x150>)
  403986:	429c      	cmp	r4, r3
  403988:	d152      	bne.n	403a30 <setvbuf+0xc8>
  40398a:	6874      	ldr	r4, [r6, #4]
  40398c:	f1b8 0f02 	cmp.w	r8, #2
  403990:	d006      	beq.n	4039a0 <setvbuf+0x38>
  403992:	f1b8 0f01 	cmp.w	r8, #1
  403996:	f200 8089 	bhi.w	403aac <setvbuf+0x144>
  40399a:	2d00      	cmp	r5, #0
  40399c:	f2c0 8086 	blt.w	403aac <setvbuf+0x144>
  4039a0:	4621      	mov	r1, r4
  4039a2:	4630      	mov	r0, r6
  4039a4:	f000 ff7e 	bl	4048a4 <_fflush_r>
  4039a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
  4039aa:	b141      	cbz	r1, 4039be <setvbuf+0x56>
  4039ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
  4039b0:	4299      	cmp	r1, r3
  4039b2:	d002      	beq.n	4039ba <setvbuf+0x52>
  4039b4:	4630      	mov	r0, r6
  4039b6:	f001 fc11 	bl	4051dc <_free_r>
  4039ba:	2300      	movs	r3, #0
  4039bc:	6363      	str	r3, [r4, #52]	; 0x34
  4039be:	2300      	movs	r3, #0
  4039c0:	61a3      	str	r3, [r4, #24]
  4039c2:	6063      	str	r3, [r4, #4]
  4039c4:	89a3      	ldrh	r3, [r4, #12]
  4039c6:	061b      	lsls	r3, r3, #24
  4039c8:	d503      	bpl.n	4039d2 <setvbuf+0x6a>
  4039ca:	6921      	ldr	r1, [r4, #16]
  4039cc:	4630      	mov	r0, r6
  4039ce:	f001 fc05 	bl	4051dc <_free_r>
  4039d2:	89a3      	ldrh	r3, [r4, #12]
  4039d4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4039d8:	f023 0303 	bic.w	r3, r3, #3
  4039dc:	f1b8 0f02 	cmp.w	r8, #2
  4039e0:	81a3      	strh	r3, [r4, #12]
  4039e2:	d05d      	beq.n	403aa0 <setvbuf+0x138>
  4039e4:	ab01      	add	r3, sp, #4
  4039e6:	466a      	mov	r2, sp
  4039e8:	4621      	mov	r1, r4
  4039ea:	4630      	mov	r0, r6
  4039ec:	f001 f85c 	bl	404aa8 <__swhatbuf_r>
  4039f0:	89a3      	ldrh	r3, [r4, #12]
  4039f2:	4318      	orrs	r0, r3
  4039f4:	81a0      	strh	r0, [r4, #12]
  4039f6:	bb2d      	cbnz	r5, 403a44 <setvbuf+0xdc>
  4039f8:	9d00      	ldr	r5, [sp, #0]
  4039fa:	4628      	mov	r0, r5
  4039fc:	f001 f8b8 	bl	404b70 <malloc>
  403a00:	4607      	mov	r7, r0
  403a02:	2800      	cmp	r0, #0
  403a04:	d14e      	bne.n	403aa4 <setvbuf+0x13c>
  403a06:	f8dd 9000 	ldr.w	r9, [sp]
  403a0a:	45a9      	cmp	r9, r5
  403a0c:	d13c      	bne.n	403a88 <setvbuf+0x120>
  403a0e:	f04f 30ff 	mov.w	r0, #4294967295
  403a12:	89a3      	ldrh	r3, [r4, #12]
  403a14:	f043 0302 	orr.w	r3, r3, #2
  403a18:	81a3      	strh	r3, [r4, #12]
  403a1a:	2300      	movs	r3, #0
  403a1c:	60a3      	str	r3, [r4, #8]
  403a1e:	f104 0347 	add.w	r3, r4, #71	; 0x47
  403a22:	6023      	str	r3, [r4, #0]
  403a24:	6123      	str	r3, [r4, #16]
  403a26:	2301      	movs	r3, #1
  403a28:	6163      	str	r3, [r4, #20]
  403a2a:	b003      	add	sp, #12
  403a2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403a30:	4b22      	ldr	r3, [pc, #136]	; (403abc <setvbuf+0x154>)
  403a32:	429c      	cmp	r4, r3
  403a34:	d101      	bne.n	403a3a <setvbuf+0xd2>
  403a36:	68b4      	ldr	r4, [r6, #8]
  403a38:	e7a8      	b.n	40398c <setvbuf+0x24>
  403a3a:	4b21      	ldr	r3, [pc, #132]	; (403ac0 <setvbuf+0x158>)
  403a3c:	429c      	cmp	r4, r3
  403a3e:	bf08      	it	eq
  403a40:	68f4      	ldreq	r4, [r6, #12]
  403a42:	e7a3      	b.n	40398c <setvbuf+0x24>
  403a44:	2f00      	cmp	r7, #0
  403a46:	d0d8      	beq.n	4039fa <setvbuf+0x92>
  403a48:	69b3      	ldr	r3, [r6, #24]
  403a4a:	b913      	cbnz	r3, 403a52 <setvbuf+0xea>
  403a4c:	4630      	mov	r0, r6
  403a4e:	f000 ff93 	bl	404978 <__sinit>
  403a52:	f1b8 0f01 	cmp.w	r8, #1
  403a56:	bf08      	it	eq
  403a58:	89a3      	ldrheq	r3, [r4, #12]
  403a5a:	6027      	str	r7, [r4, #0]
  403a5c:	bf04      	itt	eq
  403a5e:	f043 0301 	orreq.w	r3, r3, #1
  403a62:	81a3      	strheq	r3, [r4, #12]
  403a64:	89a3      	ldrh	r3, [r4, #12]
  403a66:	6127      	str	r7, [r4, #16]
  403a68:	f013 0008 	ands.w	r0, r3, #8
  403a6c:	6165      	str	r5, [r4, #20]
  403a6e:	d01b      	beq.n	403aa8 <setvbuf+0x140>
  403a70:	f013 0001 	ands.w	r0, r3, #1
  403a74:	bf18      	it	ne
  403a76:	426d      	negne	r5, r5
  403a78:	f04f 0300 	mov.w	r3, #0
  403a7c:	bf1d      	ittte	ne
  403a7e:	60a3      	strne	r3, [r4, #8]
  403a80:	61a5      	strne	r5, [r4, #24]
  403a82:	4618      	movne	r0, r3
  403a84:	60a5      	streq	r5, [r4, #8]
  403a86:	e7d0      	b.n	403a2a <setvbuf+0xc2>
  403a88:	4648      	mov	r0, r9
  403a8a:	f001 f871 	bl	404b70 <malloc>
  403a8e:	4607      	mov	r7, r0
  403a90:	2800      	cmp	r0, #0
  403a92:	d0bc      	beq.n	403a0e <setvbuf+0xa6>
  403a94:	89a3      	ldrh	r3, [r4, #12]
  403a96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403a9a:	81a3      	strh	r3, [r4, #12]
  403a9c:	464d      	mov	r5, r9
  403a9e:	e7d3      	b.n	403a48 <setvbuf+0xe0>
  403aa0:	2000      	movs	r0, #0
  403aa2:	e7b6      	b.n	403a12 <setvbuf+0xaa>
  403aa4:	46a9      	mov	r9, r5
  403aa6:	e7f5      	b.n	403a94 <setvbuf+0x12c>
  403aa8:	60a0      	str	r0, [r4, #8]
  403aaa:	e7be      	b.n	403a2a <setvbuf+0xc2>
  403aac:	f04f 30ff 	mov.w	r0, #4294967295
  403ab0:	e7bb      	b.n	403a2a <setvbuf+0xc2>
  403ab2:	bf00      	nop
  403ab4:	20400048 	.word	0x20400048
  403ab8:	00405df0 	.word	0x00405df0
  403abc:	00405e10 	.word	0x00405e10
  403ac0:	00405dd0 	.word	0x00405dd0

00403ac4 <strlen>:
  403ac4:	4603      	mov	r3, r0
  403ac6:	f813 2b01 	ldrb.w	r2, [r3], #1
  403aca:	2a00      	cmp	r2, #0
  403acc:	d1fb      	bne.n	403ac6 <strlen+0x2>
  403ace:	1a18      	subs	r0, r3, r0
  403ad0:	3801      	subs	r0, #1
  403ad2:	4770      	bx	lr

00403ad4 <quorem>:
  403ad4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403ad8:	6903      	ldr	r3, [r0, #16]
  403ada:	690c      	ldr	r4, [r1, #16]
  403adc:	429c      	cmp	r4, r3
  403ade:	4680      	mov	r8, r0
  403ae0:	f300 8082 	bgt.w	403be8 <quorem+0x114>
  403ae4:	3c01      	subs	r4, #1
  403ae6:	f101 0714 	add.w	r7, r1, #20
  403aea:	ea4f 0e84 	mov.w	lr, r4, lsl #2
  403aee:	f100 0614 	add.w	r6, r0, #20
  403af2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
  403af6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  403afa:	eb06 030e 	add.w	r3, r6, lr
  403afe:	3501      	adds	r5, #1
  403b00:	eb07 090e 	add.w	r9, r7, lr
  403b04:	9301      	str	r3, [sp, #4]
  403b06:	fbb0 f5f5 	udiv	r5, r0, r5
  403b0a:	b395      	cbz	r5, 403b72 <quorem+0x9e>
  403b0c:	f04f 0a00 	mov.w	sl, #0
  403b10:	4638      	mov	r0, r7
  403b12:	46b4      	mov	ip, r6
  403b14:	46d3      	mov	fp, sl
  403b16:	f850 2b04 	ldr.w	r2, [r0], #4
  403b1a:	b293      	uxth	r3, r2
  403b1c:	fb05 a303 	mla	r3, r5, r3, sl
  403b20:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  403b24:	b29b      	uxth	r3, r3
  403b26:	ebab 0303 	sub.w	r3, fp, r3
  403b2a:	0c12      	lsrs	r2, r2, #16
  403b2c:	f8bc b000 	ldrh.w	fp, [ip]
  403b30:	fb05 a202 	mla	r2, r5, r2, sl
  403b34:	fa13 f38b 	uxtah	r3, r3, fp
  403b38:	ea4f 4a12 	mov.w	sl, r2, lsr #16
  403b3c:	fa1f fb82 	uxth.w	fp, r2
  403b40:	f8dc 2000 	ldr.w	r2, [ip]
  403b44:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  403b48:	eb02 4223 	add.w	r2, r2, r3, asr #16
  403b4c:	b29b      	uxth	r3, r3
  403b4e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403b52:	4581      	cmp	r9, r0
  403b54:	ea4f 4b22 	mov.w	fp, r2, asr #16
  403b58:	f84c 3b04 	str.w	r3, [ip], #4
  403b5c:	d2db      	bcs.n	403b16 <quorem+0x42>
  403b5e:	f856 300e 	ldr.w	r3, [r6, lr]
  403b62:	b933      	cbnz	r3, 403b72 <quorem+0x9e>
  403b64:	9b01      	ldr	r3, [sp, #4]
  403b66:	3b04      	subs	r3, #4
  403b68:	429e      	cmp	r6, r3
  403b6a:	461a      	mov	r2, r3
  403b6c:	d330      	bcc.n	403bd0 <quorem+0xfc>
  403b6e:	f8c8 4010 	str.w	r4, [r8, #16]
  403b72:	4640      	mov	r0, r8
  403b74:	f001 fa5d 	bl	405032 <__mcmp>
  403b78:	2800      	cmp	r0, #0
  403b7a:	db25      	blt.n	403bc8 <quorem+0xf4>
  403b7c:	3501      	adds	r5, #1
  403b7e:	4630      	mov	r0, r6
  403b80:	f04f 0e00 	mov.w	lr, #0
  403b84:	f857 2b04 	ldr.w	r2, [r7], #4
  403b88:	f8d0 c000 	ldr.w	ip, [r0]
  403b8c:	b293      	uxth	r3, r2
  403b8e:	ebae 0303 	sub.w	r3, lr, r3
  403b92:	0c12      	lsrs	r2, r2, #16
  403b94:	fa13 f38c 	uxtah	r3, r3, ip
  403b98:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
  403b9c:	eb02 4223 	add.w	r2, r2, r3, asr #16
  403ba0:	b29b      	uxth	r3, r3
  403ba2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403ba6:	45b9      	cmp	r9, r7
  403ba8:	ea4f 4e22 	mov.w	lr, r2, asr #16
  403bac:	f840 3b04 	str.w	r3, [r0], #4
  403bb0:	d2e8      	bcs.n	403b84 <quorem+0xb0>
  403bb2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  403bb6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  403bba:	b92a      	cbnz	r2, 403bc8 <quorem+0xf4>
  403bbc:	3b04      	subs	r3, #4
  403bbe:	429e      	cmp	r6, r3
  403bc0:	461a      	mov	r2, r3
  403bc2:	d30b      	bcc.n	403bdc <quorem+0x108>
  403bc4:	f8c8 4010 	str.w	r4, [r8, #16]
  403bc8:	4628      	mov	r0, r5
  403bca:	b003      	add	sp, #12
  403bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403bd0:	6812      	ldr	r2, [r2, #0]
  403bd2:	3b04      	subs	r3, #4
  403bd4:	2a00      	cmp	r2, #0
  403bd6:	d1ca      	bne.n	403b6e <quorem+0x9a>
  403bd8:	3c01      	subs	r4, #1
  403bda:	e7c5      	b.n	403b68 <quorem+0x94>
  403bdc:	6812      	ldr	r2, [r2, #0]
  403bde:	3b04      	subs	r3, #4
  403be0:	2a00      	cmp	r2, #0
  403be2:	d1ef      	bne.n	403bc4 <quorem+0xf0>
  403be4:	3c01      	subs	r4, #1
  403be6:	e7ea      	b.n	403bbe <quorem+0xea>
  403be8:	2000      	movs	r0, #0
  403bea:	e7ee      	b.n	403bca <quorem+0xf6>
  403bec:	0000      	movs	r0, r0
	...

00403bf0 <_dtoa_r>:
  403bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403bf4:	6a46      	ldr	r6, [r0, #36]	; 0x24
  403bf6:	b095      	sub	sp, #84	; 0x54
  403bf8:	4604      	mov	r4, r0
  403bfa:	9d21      	ldr	r5, [sp, #132]	; 0x84
  403bfc:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403c00:	b93e      	cbnz	r6, 403c12 <_dtoa_r+0x22>
  403c02:	2010      	movs	r0, #16
  403c04:	f000 ffb4 	bl	404b70 <malloc>
  403c08:	6260      	str	r0, [r4, #36]	; 0x24
  403c0a:	6046      	str	r6, [r0, #4]
  403c0c:	6086      	str	r6, [r0, #8]
  403c0e:	6006      	str	r6, [r0, #0]
  403c10:	60c6      	str	r6, [r0, #12]
  403c12:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403c14:	6819      	ldr	r1, [r3, #0]
  403c16:	b151      	cbz	r1, 403c2e <_dtoa_r+0x3e>
  403c18:	685a      	ldr	r2, [r3, #4]
  403c1a:	604a      	str	r2, [r1, #4]
  403c1c:	2301      	movs	r3, #1
  403c1e:	4093      	lsls	r3, r2
  403c20:	608b      	str	r3, [r1, #8]
  403c22:	4620      	mov	r0, r4
  403c24:	f001 f830 	bl	404c88 <_Bfree>
  403c28:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403c2a:	2200      	movs	r2, #0
  403c2c:	601a      	str	r2, [r3, #0]
  403c2e:	9b03      	ldr	r3, [sp, #12]
  403c30:	2b00      	cmp	r3, #0
  403c32:	bfbf      	itttt	lt
  403c34:	2301      	movlt	r3, #1
  403c36:	602b      	strlt	r3, [r5, #0]
  403c38:	9b03      	ldrlt	r3, [sp, #12]
  403c3a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
  403c3e:	bfb2      	itee	lt
  403c40:	9303      	strlt	r3, [sp, #12]
  403c42:	2300      	movge	r3, #0
  403c44:	602b      	strge	r3, [r5, #0]
  403c46:	f8dd 900c 	ldr.w	r9, [sp, #12]
  403c4a:	4ba9      	ldr	r3, [pc, #676]	; (403ef0 <_dtoa_r+0x300>)
  403c4c:	ea33 0309 	bics.w	r3, r3, r9
  403c50:	d11b      	bne.n	403c8a <_dtoa_r+0x9a>
  403c52:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403c54:	f242 730f 	movw	r3, #9999	; 0x270f
  403c58:	6013      	str	r3, [r2, #0]
  403c5a:	9b02      	ldr	r3, [sp, #8]
  403c5c:	b923      	cbnz	r3, 403c68 <_dtoa_r+0x78>
  403c5e:	f3c9 0013 	ubfx	r0, r9, #0, #20
  403c62:	2800      	cmp	r0, #0
  403c64:	f000 8581 	beq.w	40476a <_dtoa_r+0xb7a>
  403c68:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403c6a:	b953      	cbnz	r3, 403c82 <_dtoa_r+0x92>
  403c6c:	4ba1      	ldr	r3, [pc, #644]	; (403ef4 <_dtoa_r+0x304>)
  403c6e:	e021      	b.n	403cb4 <_dtoa_r+0xc4>
  403c70:	4ba1      	ldr	r3, [pc, #644]	; (403ef8 <_dtoa_r+0x308>)
  403c72:	9306      	str	r3, [sp, #24]
  403c74:	3308      	adds	r3, #8
  403c76:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403c78:	6013      	str	r3, [r2, #0]
  403c7a:	9806      	ldr	r0, [sp, #24]
  403c7c:	b015      	add	sp, #84	; 0x54
  403c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c82:	4b9c      	ldr	r3, [pc, #624]	; (403ef4 <_dtoa_r+0x304>)
  403c84:	9306      	str	r3, [sp, #24]
  403c86:	3303      	adds	r3, #3
  403c88:	e7f5      	b.n	403c76 <_dtoa_r+0x86>
  403c8a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403c8e:	2200      	movs	r2, #0
  403c90:	2300      	movs	r3, #0
  403c92:	4630      	mov	r0, r6
  403c94:	4639      	mov	r1, r7
  403c96:	f7ff f957 	bl	402f48 <__aeabi_dcmpeq>
  403c9a:	4680      	mov	r8, r0
  403c9c:	b160      	cbz	r0, 403cb8 <_dtoa_r+0xc8>
  403c9e:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403ca0:	2301      	movs	r3, #1
  403ca2:	6013      	str	r3, [r2, #0]
  403ca4:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403ca6:	2b00      	cmp	r3, #0
  403ca8:	f000 855c 	beq.w	404764 <_dtoa_r+0xb74>
  403cac:	4b93      	ldr	r3, [pc, #588]	; (403efc <_dtoa_r+0x30c>)
  403cae:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403cb0:	6013      	str	r3, [r2, #0]
  403cb2:	3b01      	subs	r3, #1
  403cb4:	9306      	str	r3, [sp, #24]
  403cb6:	e7e0      	b.n	403c7a <_dtoa_r+0x8a>
  403cb8:	ab12      	add	r3, sp, #72	; 0x48
  403cba:	9301      	str	r3, [sp, #4]
  403cbc:	ab13      	add	r3, sp, #76	; 0x4c
  403cbe:	9300      	str	r3, [sp, #0]
  403cc0:	4632      	mov	r2, r6
  403cc2:	463b      	mov	r3, r7
  403cc4:	4620      	mov	r0, r4
  403cc6:	f001 fa2c 	bl	405122 <__d2b>
  403cca:	f3c9 550a 	ubfx	r5, r9, #20, #11
  403cce:	4682      	mov	sl, r0
  403cd0:	2d00      	cmp	r5, #0
  403cd2:	d07c      	beq.n	403dce <_dtoa_r+0x1de>
  403cd4:	f3c7 0313 	ubfx	r3, r7, #0, #20
  403cd8:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  403cdc:	4630      	mov	r0, r6
  403cde:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403ce2:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  403ce6:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  403cea:	2200      	movs	r2, #0
  403cec:	4b84      	ldr	r3, [pc, #528]	; (403f00 <_dtoa_r+0x310>)
  403cee:	f7fe fd0f 	bl	402710 <__aeabi_dsub>
  403cf2:	a379      	add	r3, pc, #484	; (adr r3, 403ed8 <_dtoa_r+0x2e8>)
  403cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
  403cf8:	f7fe febe 	bl	402a78 <__aeabi_dmul>
  403cfc:	a378      	add	r3, pc, #480	; (adr r3, 403ee0 <_dtoa_r+0x2f0>)
  403cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d02:	f7fe fd07 	bl	402714 <__adddf3>
  403d06:	4606      	mov	r6, r0
  403d08:	4628      	mov	r0, r5
  403d0a:	460f      	mov	r7, r1
  403d0c:	f7fe fe4e 	bl	4029ac <__aeabi_i2d>
  403d10:	a375      	add	r3, pc, #468	; (adr r3, 403ee8 <_dtoa_r+0x2f8>)
  403d12:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d16:	f7fe feaf 	bl	402a78 <__aeabi_dmul>
  403d1a:	4602      	mov	r2, r0
  403d1c:	460b      	mov	r3, r1
  403d1e:	4630      	mov	r0, r6
  403d20:	4639      	mov	r1, r7
  403d22:	f7fe fcf7 	bl	402714 <__adddf3>
  403d26:	4606      	mov	r6, r0
  403d28:	460f      	mov	r7, r1
  403d2a:	f7ff f93f 	bl	402fac <__aeabi_d2iz>
  403d2e:	2200      	movs	r2, #0
  403d30:	4683      	mov	fp, r0
  403d32:	2300      	movs	r3, #0
  403d34:	4630      	mov	r0, r6
  403d36:	4639      	mov	r1, r7
  403d38:	f7ff f910 	bl	402f5c <__aeabi_dcmplt>
  403d3c:	b158      	cbz	r0, 403d56 <_dtoa_r+0x166>
  403d3e:	4658      	mov	r0, fp
  403d40:	f7fe fe34 	bl	4029ac <__aeabi_i2d>
  403d44:	4602      	mov	r2, r0
  403d46:	460b      	mov	r3, r1
  403d48:	4630      	mov	r0, r6
  403d4a:	4639      	mov	r1, r7
  403d4c:	f7ff f8fc 	bl	402f48 <__aeabi_dcmpeq>
  403d50:	b908      	cbnz	r0, 403d56 <_dtoa_r+0x166>
  403d52:	f10b 3bff 	add.w	fp, fp, #4294967295
  403d56:	f1bb 0f16 	cmp.w	fp, #22
  403d5a:	d857      	bhi.n	403e0c <_dtoa_r+0x21c>
  403d5c:	4969      	ldr	r1, [pc, #420]	; (403f04 <_dtoa_r+0x314>)
  403d5e:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  403d62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403d66:	e9d1 0100 	ldrd	r0, r1, [r1]
  403d6a:	f7ff f915 	bl	402f98 <__aeabi_dcmpgt>
  403d6e:	2800      	cmp	r0, #0
  403d70:	d04e      	beq.n	403e10 <_dtoa_r+0x220>
  403d72:	f10b 3bff 	add.w	fp, fp, #4294967295
  403d76:	2300      	movs	r3, #0
  403d78:	930d      	str	r3, [sp, #52]	; 0x34
  403d7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403d7c:	1b5d      	subs	r5, r3, r5
  403d7e:	1e6b      	subs	r3, r5, #1
  403d80:	9307      	str	r3, [sp, #28]
  403d82:	bf43      	ittte	mi
  403d84:	2300      	movmi	r3, #0
  403d86:	f1c5 0801 	rsbmi	r8, r5, #1
  403d8a:	9307      	strmi	r3, [sp, #28]
  403d8c:	f04f 0800 	movpl.w	r8, #0
  403d90:	f1bb 0f00 	cmp.w	fp, #0
  403d94:	db3e      	blt.n	403e14 <_dtoa_r+0x224>
  403d96:	9b07      	ldr	r3, [sp, #28]
  403d98:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
  403d9c:	445b      	add	r3, fp
  403d9e:	9307      	str	r3, [sp, #28]
  403da0:	2300      	movs	r3, #0
  403da2:	9308      	str	r3, [sp, #32]
  403da4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  403da6:	2b09      	cmp	r3, #9
  403da8:	f200 80b0 	bhi.w	403f0c <_dtoa_r+0x31c>
  403dac:	2b05      	cmp	r3, #5
  403dae:	bfc4      	itt	gt
  403db0:	3b04      	subgt	r3, #4
  403db2:	931e      	strgt	r3, [sp, #120]	; 0x78
  403db4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  403db6:	f1a3 0302 	sub.w	r3, r3, #2
  403dba:	bfcc      	ite	gt
  403dbc:	2600      	movgt	r6, #0
  403dbe:	2601      	movle	r6, #1
  403dc0:	2b03      	cmp	r3, #3
  403dc2:	f200 80af 	bhi.w	403f24 <_dtoa_r+0x334>
  403dc6:	e8df f003 	tbb	[pc, r3]
  403dca:	8583      	.short	0x8583
  403dcc:	772d      	.short	0x772d
  403dce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403dd0:	9d12      	ldr	r5, [sp, #72]	; 0x48
  403dd2:	441d      	add	r5, r3
  403dd4:	f205 4332 	addw	r3, r5, #1074	; 0x432
  403dd8:	2b20      	cmp	r3, #32
  403dda:	dd11      	ble.n	403e00 <_dtoa_r+0x210>
  403ddc:	9a02      	ldr	r2, [sp, #8]
  403dde:	f205 4012 	addw	r0, r5, #1042	; 0x412
  403de2:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403de6:	fa22 f000 	lsr.w	r0, r2, r0
  403dea:	fa09 f303 	lsl.w	r3, r9, r3
  403dee:	4318      	orrs	r0, r3
  403df0:	f7fe fdcc 	bl	40298c <__aeabi_ui2d>
  403df4:	2301      	movs	r3, #1
  403df6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403dfa:	3d01      	subs	r5, #1
  403dfc:	9310      	str	r3, [sp, #64]	; 0x40
  403dfe:	e774      	b.n	403cea <_dtoa_r+0xfa>
  403e00:	f1c3 0020 	rsb	r0, r3, #32
  403e04:	9b02      	ldr	r3, [sp, #8]
  403e06:	fa03 f000 	lsl.w	r0, r3, r0
  403e0a:	e7f1      	b.n	403df0 <_dtoa_r+0x200>
  403e0c:	2301      	movs	r3, #1
  403e0e:	e7b3      	b.n	403d78 <_dtoa_r+0x188>
  403e10:	900d      	str	r0, [sp, #52]	; 0x34
  403e12:	e7b2      	b.n	403d7a <_dtoa_r+0x18a>
  403e14:	f1cb 0300 	rsb	r3, fp, #0
  403e18:	9308      	str	r3, [sp, #32]
  403e1a:	2300      	movs	r3, #0
  403e1c:	eba8 080b 	sub.w	r8, r8, fp
  403e20:	930c      	str	r3, [sp, #48]	; 0x30
  403e22:	e7bf      	b.n	403da4 <_dtoa_r+0x1b4>
  403e24:	2301      	movs	r3, #1
  403e26:	9309      	str	r3, [sp, #36]	; 0x24
  403e28:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403e2a:	2b00      	cmp	r3, #0
  403e2c:	dd7d      	ble.n	403f2a <_dtoa_r+0x33a>
  403e2e:	9304      	str	r3, [sp, #16]
  403e30:	4699      	mov	r9, r3
  403e32:	6a65      	ldr	r5, [r4, #36]	; 0x24
  403e34:	2200      	movs	r2, #0
  403e36:	606a      	str	r2, [r5, #4]
  403e38:	2104      	movs	r1, #4
  403e3a:	f101 0214 	add.w	r2, r1, #20
  403e3e:	429a      	cmp	r2, r3
  403e40:	d978      	bls.n	403f34 <_dtoa_r+0x344>
  403e42:	6869      	ldr	r1, [r5, #4]
  403e44:	4620      	mov	r0, r4
  403e46:	f000 feeb 	bl	404c20 <_Balloc>
  403e4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403e4c:	6028      	str	r0, [r5, #0]
  403e4e:	681b      	ldr	r3, [r3, #0]
  403e50:	9306      	str	r3, [sp, #24]
  403e52:	f1b9 0f0e 	cmp.w	r9, #14
  403e56:	f200 80ee 	bhi.w	404036 <_dtoa_r+0x446>
  403e5a:	2e00      	cmp	r6, #0
  403e5c:	f000 80eb 	beq.w	404036 <_dtoa_r+0x446>
  403e60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403e64:	f1bb 0f00 	cmp.w	fp, #0
  403e68:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  403e6c:	dd77      	ble.n	403f5e <_dtoa_r+0x36e>
  403e6e:	4a25      	ldr	r2, [pc, #148]	; (403f04 <_dtoa_r+0x314>)
  403e70:	f00b 030f 	and.w	r3, fp, #15
  403e74:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  403e78:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e7c:	ea4f 162b 	mov.w	r6, fp, asr #4
  403e80:	06f0      	lsls	r0, r6, #27
  403e82:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  403e86:	d55a      	bpl.n	403f3e <_dtoa_r+0x34e>
  403e88:	4b1f      	ldr	r3, [pc, #124]	; (403f08 <_dtoa_r+0x318>)
  403e8a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  403e8e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403e92:	f7fe ff1b 	bl	402ccc <__aeabi_ddiv>
  403e96:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403e9a:	f006 060f 	and.w	r6, r6, #15
  403e9e:	2503      	movs	r5, #3
  403ea0:	4f19      	ldr	r7, [pc, #100]	; (403f08 <_dtoa_r+0x318>)
  403ea2:	2e00      	cmp	r6, #0
  403ea4:	d14d      	bne.n	403f42 <_dtoa_r+0x352>
  403ea6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  403eaa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403eae:	f7fe ff0d 	bl	402ccc <__aeabi_ddiv>
  403eb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403eb6:	e06c      	b.n	403f92 <_dtoa_r+0x3a2>
  403eb8:	2301      	movs	r3, #1
  403eba:	9309      	str	r3, [sp, #36]	; 0x24
  403ebc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403ebe:	445b      	add	r3, fp
  403ec0:	f103 0901 	add.w	r9, r3, #1
  403ec4:	9304      	str	r3, [sp, #16]
  403ec6:	464b      	mov	r3, r9
  403ec8:	2b01      	cmp	r3, #1
  403eca:	bfb8      	it	lt
  403ecc:	2301      	movlt	r3, #1
  403ece:	e7b0      	b.n	403e32 <_dtoa_r+0x242>
  403ed0:	2300      	movs	r3, #0
  403ed2:	e7a8      	b.n	403e26 <_dtoa_r+0x236>
  403ed4:	2300      	movs	r3, #0
  403ed6:	e7f0      	b.n	403eba <_dtoa_r+0x2ca>
  403ed8:	636f4361 	.word	0x636f4361
  403edc:	3fd287a7 	.word	0x3fd287a7
  403ee0:	8b60c8b3 	.word	0x8b60c8b3
  403ee4:	3fc68a28 	.word	0x3fc68a28
  403ee8:	509f79fb 	.word	0x509f79fb
  403eec:	3fd34413 	.word	0x3fd34413
  403ef0:	7ff00000 	.word	0x7ff00000
  403ef4:	00405dc9 	.word	0x00405dc9
  403ef8:	00405dc0 	.word	0x00405dc0
  403efc:	00405d9d 	.word	0x00405d9d
  403f00:	3ff80000 	.word	0x3ff80000
  403f04:	00405e58 	.word	0x00405e58
  403f08:	00405e30 	.word	0x00405e30
  403f0c:	2601      	movs	r6, #1
  403f0e:	2300      	movs	r3, #0
  403f10:	931e      	str	r3, [sp, #120]	; 0x78
  403f12:	9609      	str	r6, [sp, #36]	; 0x24
  403f14:	f04f 33ff 	mov.w	r3, #4294967295
  403f18:	9304      	str	r3, [sp, #16]
  403f1a:	4699      	mov	r9, r3
  403f1c:	2200      	movs	r2, #0
  403f1e:	2312      	movs	r3, #18
  403f20:	921f      	str	r2, [sp, #124]	; 0x7c
  403f22:	e786      	b.n	403e32 <_dtoa_r+0x242>
  403f24:	2301      	movs	r3, #1
  403f26:	9309      	str	r3, [sp, #36]	; 0x24
  403f28:	e7f4      	b.n	403f14 <_dtoa_r+0x324>
  403f2a:	2301      	movs	r3, #1
  403f2c:	9304      	str	r3, [sp, #16]
  403f2e:	4699      	mov	r9, r3
  403f30:	461a      	mov	r2, r3
  403f32:	e7f5      	b.n	403f20 <_dtoa_r+0x330>
  403f34:	686a      	ldr	r2, [r5, #4]
  403f36:	3201      	adds	r2, #1
  403f38:	606a      	str	r2, [r5, #4]
  403f3a:	0049      	lsls	r1, r1, #1
  403f3c:	e77d      	b.n	403e3a <_dtoa_r+0x24a>
  403f3e:	2502      	movs	r5, #2
  403f40:	e7ae      	b.n	403ea0 <_dtoa_r+0x2b0>
  403f42:	07f1      	lsls	r1, r6, #31
  403f44:	d508      	bpl.n	403f58 <_dtoa_r+0x368>
  403f46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  403f4a:	e9d7 2300 	ldrd	r2, r3, [r7]
  403f4e:	f7fe fd93 	bl	402a78 <__aeabi_dmul>
  403f52:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  403f56:	3501      	adds	r5, #1
  403f58:	1076      	asrs	r6, r6, #1
  403f5a:	3708      	adds	r7, #8
  403f5c:	e7a1      	b.n	403ea2 <_dtoa_r+0x2b2>
  403f5e:	f000 80a5 	beq.w	4040ac <_dtoa_r+0x4bc>
  403f62:	f1cb 0600 	rsb	r6, fp, #0
  403f66:	4ba3      	ldr	r3, [pc, #652]	; (4041f4 <_dtoa_r+0x604>)
  403f68:	4fa3      	ldr	r7, [pc, #652]	; (4041f8 <_dtoa_r+0x608>)
  403f6a:	f006 020f 	and.w	r2, r6, #15
  403f6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403f72:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f76:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  403f7a:	f7fe fd7d 	bl	402a78 <__aeabi_dmul>
  403f7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f82:	1136      	asrs	r6, r6, #4
  403f84:	2300      	movs	r3, #0
  403f86:	2502      	movs	r5, #2
  403f88:	2e00      	cmp	r6, #0
  403f8a:	f040 8084 	bne.w	404096 <_dtoa_r+0x4a6>
  403f8e:	2b00      	cmp	r3, #0
  403f90:	d18f      	bne.n	403eb2 <_dtoa_r+0x2c2>
  403f92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403f94:	2b00      	cmp	r3, #0
  403f96:	f000 808b 	beq.w	4040b0 <_dtoa_r+0x4c0>
  403f9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403f9e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  403fa2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  403fa6:	2200      	movs	r2, #0
  403fa8:	4b94      	ldr	r3, [pc, #592]	; (4041fc <_dtoa_r+0x60c>)
  403faa:	f7fe ffd7 	bl	402f5c <__aeabi_dcmplt>
  403fae:	2800      	cmp	r0, #0
  403fb0:	d07e      	beq.n	4040b0 <_dtoa_r+0x4c0>
  403fb2:	f1b9 0f00 	cmp.w	r9, #0
  403fb6:	d07b      	beq.n	4040b0 <_dtoa_r+0x4c0>
  403fb8:	9b04      	ldr	r3, [sp, #16]
  403fba:	2b00      	cmp	r3, #0
  403fbc:	dd37      	ble.n	40402e <_dtoa_r+0x43e>
  403fbe:	2200      	movs	r2, #0
  403fc0:	4b8f      	ldr	r3, [pc, #572]	; (404200 <_dtoa_r+0x610>)
  403fc2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  403fc6:	f7fe fd57 	bl	402a78 <__aeabi_dmul>
  403fca:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403fce:	9e04      	ldr	r6, [sp, #16]
  403fd0:	f10b 37ff 	add.w	r7, fp, #4294967295
  403fd4:	3501      	adds	r5, #1
  403fd6:	4628      	mov	r0, r5
  403fd8:	f7fe fce8 	bl	4029ac <__aeabi_i2d>
  403fdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403fe0:	f7fe fd4a 	bl	402a78 <__aeabi_dmul>
  403fe4:	4b87      	ldr	r3, [pc, #540]	; (404204 <_dtoa_r+0x614>)
  403fe6:	2200      	movs	r2, #0
  403fe8:	f7fe fb94 	bl	402714 <__adddf3>
  403fec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  403ff0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ff2:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
  403ff6:	950b      	str	r5, [sp, #44]	; 0x2c
  403ff8:	2e00      	cmp	r6, #0
  403ffa:	d15c      	bne.n	4040b6 <_dtoa_r+0x4c6>
  403ffc:	2200      	movs	r2, #0
  403ffe:	4b82      	ldr	r3, [pc, #520]	; (404208 <_dtoa_r+0x618>)
  404000:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404004:	f7fe fb84 	bl	402710 <__aeabi_dsub>
  404008:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40400a:	462b      	mov	r3, r5
  40400c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404010:	f7fe ffc2 	bl	402f98 <__aeabi_dcmpgt>
  404014:	2800      	cmp	r0, #0
  404016:	f040 82f7 	bne.w	404608 <_dtoa_r+0xa18>
  40401a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40401c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  404020:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404024:	f7fe ff9a 	bl	402f5c <__aeabi_dcmplt>
  404028:	2800      	cmp	r0, #0
  40402a:	f040 82eb 	bne.w	404604 <_dtoa_r+0xa14>
  40402e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  404032:	e9cd 2302 	strd	r2, r3, [sp, #8]
  404036:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404038:	2b00      	cmp	r3, #0
  40403a:	f2c0 8151 	blt.w	4042e0 <_dtoa_r+0x6f0>
  40403e:	f1bb 0f0e 	cmp.w	fp, #14
  404042:	f300 814d 	bgt.w	4042e0 <_dtoa_r+0x6f0>
  404046:	4b6b      	ldr	r3, [pc, #428]	; (4041f4 <_dtoa_r+0x604>)
  404048:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
  40404c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404050:	e9cd 2304 	strd	r2, r3, [sp, #16]
  404054:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404056:	2b00      	cmp	r3, #0
  404058:	f280 80da 	bge.w	404210 <_dtoa_r+0x620>
  40405c:	f1b9 0f00 	cmp.w	r9, #0
  404060:	f300 80d6 	bgt.w	404210 <_dtoa_r+0x620>
  404064:	f040 82cd 	bne.w	404602 <_dtoa_r+0xa12>
  404068:	2200      	movs	r2, #0
  40406a:	4b67      	ldr	r3, [pc, #412]	; (404208 <_dtoa_r+0x618>)
  40406c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404070:	f7fe fd02 	bl	402a78 <__aeabi_dmul>
  404074:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404078:	f7fe ff84 	bl	402f84 <__aeabi_dcmpge>
  40407c:	464e      	mov	r6, r9
  40407e:	464f      	mov	r7, r9
  404080:	2800      	cmp	r0, #0
  404082:	f040 82a4 	bne.w	4045ce <_dtoa_r+0x9de>
  404086:	9b06      	ldr	r3, [sp, #24]
  404088:	9a06      	ldr	r2, [sp, #24]
  40408a:	1c5d      	adds	r5, r3, #1
  40408c:	2331      	movs	r3, #49	; 0x31
  40408e:	7013      	strb	r3, [r2, #0]
  404090:	f10b 0b01 	add.w	fp, fp, #1
  404094:	e29f      	b.n	4045d6 <_dtoa_r+0x9e6>
  404096:	07f2      	lsls	r2, r6, #31
  404098:	d505      	bpl.n	4040a6 <_dtoa_r+0x4b6>
  40409a:	e9d7 2300 	ldrd	r2, r3, [r7]
  40409e:	f7fe fceb 	bl	402a78 <__aeabi_dmul>
  4040a2:	3501      	adds	r5, #1
  4040a4:	2301      	movs	r3, #1
  4040a6:	1076      	asrs	r6, r6, #1
  4040a8:	3708      	adds	r7, #8
  4040aa:	e76d      	b.n	403f88 <_dtoa_r+0x398>
  4040ac:	2502      	movs	r5, #2
  4040ae:	e770      	b.n	403f92 <_dtoa_r+0x3a2>
  4040b0:	465f      	mov	r7, fp
  4040b2:	464e      	mov	r6, r9
  4040b4:	e78f      	b.n	403fd6 <_dtoa_r+0x3e6>
  4040b6:	9a06      	ldr	r2, [sp, #24]
  4040b8:	4b4e      	ldr	r3, [pc, #312]	; (4041f4 <_dtoa_r+0x604>)
  4040ba:	4432      	add	r2, r6
  4040bc:	9211      	str	r2, [sp, #68]	; 0x44
  4040be:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4040c0:	1e71      	subs	r1, r6, #1
  4040c2:	2a00      	cmp	r2, #0
  4040c4:	d048      	beq.n	404158 <_dtoa_r+0x568>
  4040c6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
  4040ca:	e9d3 2300 	ldrd	r2, r3, [r3]
  4040ce:	2000      	movs	r0, #0
  4040d0:	494e      	ldr	r1, [pc, #312]	; (40420c <_dtoa_r+0x61c>)
  4040d2:	f7fe fdfb 	bl	402ccc <__aeabi_ddiv>
  4040d6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  4040da:	f7fe fb19 	bl	402710 <__aeabi_dsub>
  4040de:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  4040e2:	9d06      	ldr	r5, [sp, #24]
  4040e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4040e8:	f7fe ff60 	bl	402fac <__aeabi_d2iz>
  4040ec:	4606      	mov	r6, r0
  4040ee:	f7fe fc5d 	bl	4029ac <__aeabi_i2d>
  4040f2:	4602      	mov	r2, r0
  4040f4:	460b      	mov	r3, r1
  4040f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4040fa:	f7fe fb09 	bl	402710 <__aeabi_dsub>
  4040fe:	3630      	adds	r6, #48	; 0x30
  404100:	f805 6b01 	strb.w	r6, [r5], #1
  404104:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  404108:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40410c:	f7fe ff26 	bl	402f5c <__aeabi_dcmplt>
  404110:	2800      	cmp	r0, #0
  404112:	d165      	bne.n	4041e0 <_dtoa_r+0x5f0>
  404114:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404118:	2000      	movs	r0, #0
  40411a:	4938      	ldr	r1, [pc, #224]	; (4041fc <_dtoa_r+0x60c>)
  40411c:	f7fe faf8 	bl	402710 <__aeabi_dsub>
  404120:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  404124:	f7fe ff1a 	bl	402f5c <__aeabi_dcmplt>
  404128:	2800      	cmp	r0, #0
  40412a:	f040 80b9 	bne.w	4042a0 <_dtoa_r+0x6b0>
  40412e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404130:	429d      	cmp	r5, r3
  404132:	f43f af7c 	beq.w	40402e <_dtoa_r+0x43e>
  404136:	2200      	movs	r2, #0
  404138:	4b31      	ldr	r3, [pc, #196]	; (404200 <_dtoa_r+0x610>)
  40413a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  40413e:	f7fe fc9b 	bl	402a78 <__aeabi_dmul>
  404142:	2200      	movs	r2, #0
  404144:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  404148:	4b2d      	ldr	r3, [pc, #180]	; (404200 <_dtoa_r+0x610>)
  40414a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40414e:	f7fe fc93 	bl	402a78 <__aeabi_dmul>
  404152:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404156:	e7c5      	b.n	4040e4 <_dtoa_r+0x4f4>
  404158:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  40415c:	e9d1 0100 	ldrd	r0, r1, [r1]
  404160:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  404164:	f7fe fc88 	bl	402a78 <__aeabi_dmul>
  404168:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  40416c:	9d06      	ldr	r5, [sp, #24]
  40416e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404172:	f7fe ff1b 	bl	402fac <__aeabi_d2iz>
  404176:	4606      	mov	r6, r0
  404178:	f7fe fc18 	bl	4029ac <__aeabi_i2d>
  40417c:	3630      	adds	r6, #48	; 0x30
  40417e:	4602      	mov	r2, r0
  404180:	460b      	mov	r3, r1
  404182:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404186:	f7fe fac3 	bl	402710 <__aeabi_dsub>
  40418a:	f805 6b01 	strb.w	r6, [r5], #1
  40418e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404190:	42ab      	cmp	r3, r5
  404192:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404196:	f04f 0200 	mov.w	r2, #0
  40419a:	d125      	bne.n	4041e8 <_dtoa_r+0x5f8>
  40419c:	4b1b      	ldr	r3, [pc, #108]	; (40420c <_dtoa_r+0x61c>)
  40419e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
  4041a2:	f7fe fab7 	bl	402714 <__adddf3>
  4041a6:	4602      	mov	r2, r0
  4041a8:	460b      	mov	r3, r1
  4041aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4041ae:	f7fe fef3 	bl	402f98 <__aeabi_dcmpgt>
  4041b2:	2800      	cmp	r0, #0
  4041b4:	d174      	bne.n	4042a0 <_dtoa_r+0x6b0>
  4041b6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  4041ba:	2000      	movs	r0, #0
  4041bc:	4913      	ldr	r1, [pc, #76]	; (40420c <_dtoa_r+0x61c>)
  4041be:	f7fe faa7 	bl	402710 <__aeabi_dsub>
  4041c2:	4602      	mov	r2, r0
  4041c4:	460b      	mov	r3, r1
  4041c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4041ca:	f7fe fec7 	bl	402f5c <__aeabi_dcmplt>
  4041ce:	2800      	cmp	r0, #0
  4041d0:	f43f af2d 	beq.w	40402e <_dtoa_r+0x43e>
  4041d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4041d8:	2b30      	cmp	r3, #48	; 0x30
  4041da:	f105 32ff 	add.w	r2, r5, #4294967295
  4041de:	d001      	beq.n	4041e4 <_dtoa_r+0x5f4>
  4041e0:	46bb      	mov	fp, r7
  4041e2:	e04c      	b.n	40427e <_dtoa_r+0x68e>
  4041e4:	4615      	mov	r5, r2
  4041e6:	e7f5      	b.n	4041d4 <_dtoa_r+0x5e4>
  4041e8:	4b05      	ldr	r3, [pc, #20]	; (404200 <_dtoa_r+0x610>)
  4041ea:	f7fe fc45 	bl	402a78 <__aeabi_dmul>
  4041ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4041f2:	e7bc      	b.n	40416e <_dtoa_r+0x57e>
  4041f4:	00405e58 	.word	0x00405e58
  4041f8:	00405e30 	.word	0x00405e30
  4041fc:	3ff00000 	.word	0x3ff00000
  404200:	40240000 	.word	0x40240000
  404204:	401c0000 	.word	0x401c0000
  404208:	40140000 	.word	0x40140000
  40420c:	3fe00000 	.word	0x3fe00000
  404210:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  404214:	9d06      	ldr	r5, [sp, #24]
  404216:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40421a:	4630      	mov	r0, r6
  40421c:	4639      	mov	r1, r7
  40421e:	f7fe fd55 	bl	402ccc <__aeabi_ddiv>
  404222:	f7fe fec3 	bl	402fac <__aeabi_d2iz>
  404226:	4680      	mov	r8, r0
  404228:	f7fe fbc0 	bl	4029ac <__aeabi_i2d>
  40422c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  404230:	f7fe fc22 	bl	402a78 <__aeabi_dmul>
  404234:	4602      	mov	r2, r0
  404236:	460b      	mov	r3, r1
  404238:	4630      	mov	r0, r6
  40423a:	4639      	mov	r1, r7
  40423c:	f108 0630 	add.w	r6, r8, #48	; 0x30
  404240:	f7fe fa66 	bl	402710 <__aeabi_dsub>
  404244:	f805 6b01 	strb.w	r6, [r5], #1
  404248:	9e06      	ldr	r6, [sp, #24]
  40424a:	1bae      	subs	r6, r5, r6
  40424c:	45b1      	cmp	r9, r6
  40424e:	4602      	mov	r2, r0
  404250:	460b      	mov	r3, r1
  404252:	d138      	bne.n	4042c6 <_dtoa_r+0x6d6>
  404254:	f7fe fa5e 	bl	402714 <__adddf3>
  404258:	4606      	mov	r6, r0
  40425a:	460f      	mov	r7, r1
  40425c:	4602      	mov	r2, r0
  40425e:	460b      	mov	r3, r1
  404260:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404264:	f7fe fe7a 	bl	402f5c <__aeabi_dcmplt>
  404268:	b9c8      	cbnz	r0, 40429e <_dtoa_r+0x6ae>
  40426a:	4632      	mov	r2, r6
  40426c:	463b      	mov	r3, r7
  40426e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404272:	f7fe fe69 	bl	402f48 <__aeabi_dcmpeq>
  404276:	b110      	cbz	r0, 40427e <_dtoa_r+0x68e>
  404278:	f018 0f01 	tst.w	r8, #1
  40427c:	d10f      	bne.n	40429e <_dtoa_r+0x6ae>
  40427e:	4651      	mov	r1, sl
  404280:	4620      	mov	r0, r4
  404282:	f000 fd01 	bl	404c88 <_Bfree>
  404286:	2300      	movs	r3, #0
  404288:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40428a:	702b      	strb	r3, [r5, #0]
  40428c:	f10b 0301 	add.w	r3, fp, #1
  404290:	6013      	str	r3, [r2, #0]
  404292:	9b22      	ldr	r3, [sp, #136]	; 0x88
  404294:	2b00      	cmp	r3, #0
  404296:	f43f acf0 	beq.w	403c7a <_dtoa_r+0x8a>
  40429a:	601d      	str	r5, [r3, #0]
  40429c:	e4ed      	b.n	403c7a <_dtoa_r+0x8a>
  40429e:	465f      	mov	r7, fp
  4042a0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4042a4:	2a39      	cmp	r2, #57	; 0x39
  4042a6:	f105 33ff 	add.w	r3, r5, #4294967295
  4042aa:	d106      	bne.n	4042ba <_dtoa_r+0x6ca>
  4042ac:	9a06      	ldr	r2, [sp, #24]
  4042ae:	429a      	cmp	r2, r3
  4042b0:	d107      	bne.n	4042c2 <_dtoa_r+0x6d2>
  4042b2:	2330      	movs	r3, #48	; 0x30
  4042b4:	7013      	strb	r3, [r2, #0]
  4042b6:	3701      	adds	r7, #1
  4042b8:	4613      	mov	r3, r2
  4042ba:	781a      	ldrb	r2, [r3, #0]
  4042bc:	3201      	adds	r2, #1
  4042be:	701a      	strb	r2, [r3, #0]
  4042c0:	e78e      	b.n	4041e0 <_dtoa_r+0x5f0>
  4042c2:	461d      	mov	r5, r3
  4042c4:	e7ec      	b.n	4042a0 <_dtoa_r+0x6b0>
  4042c6:	2200      	movs	r2, #0
  4042c8:	4bb4      	ldr	r3, [pc, #720]	; (40459c <_dtoa_r+0x9ac>)
  4042ca:	f7fe fbd5 	bl	402a78 <__aeabi_dmul>
  4042ce:	2200      	movs	r2, #0
  4042d0:	2300      	movs	r3, #0
  4042d2:	4606      	mov	r6, r0
  4042d4:	460f      	mov	r7, r1
  4042d6:	f7fe fe37 	bl	402f48 <__aeabi_dcmpeq>
  4042da:	2800      	cmp	r0, #0
  4042dc:	d09b      	beq.n	404216 <_dtoa_r+0x626>
  4042de:	e7ce      	b.n	40427e <_dtoa_r+0x68e>
  4042e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4042e2:	2a00      	cmp	r2, #0
  4042e4:	f000 8129 	beq.w	40453a <_dtoa_r+0x94a>
  4042e8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  4042ea:	2a01      	cmp	r2, #1
  4042ec:	f300 810e 	bgt.w	40450c <_dtoa_r+0x91c>
  4042f0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4042f2:	2a00      	cmp	r2, #0
  4042f4:	f000 8106 	beq.w	404504 <_dtoa_r+0x914>
  4042f8:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4042fc:	9e08      	ldr	r6, [sp, #32]
  4042fe:	4645      	mov	r5, r8
  404300:	9a07      	ldr	r2, [sp, #28]
  404302:	2101      	movs	r1, #1
  404304:	441a      	add	r2, r3
  404306:	4620      	mov	r0, r4
  404308:	4498      	add	r8, r3
  40430a:	9207      	str	r2, [sp, #28]
  40430c:	f000 fd5c 	bl	404dc8 <__i2b>
  404310:	4607      	mov	r7, r0
  404312:	2d00      	cmp	r5, #0
  404314:	dd0b      	ble.n	40432e <_dtoa_r+0x73e>
  404316:	9b07      	ldr	r3, [sp, #28]
  404318:	2b00      	cmp	r3, #0
  40431a:	dd08      	ble.n	40432e <_dtoa_r+0x73e>
  40431c:	42ab      	cmp	r3, r5
  40431e:	9a07      	ldr	r2, [sp, #28]
  404320:	bfa8      	it	ge
  404322:	462b      	movge	r3, r5
  404324:	eba8 0803 	sub.w	r8, r8, r3
  404328:	1aed      	subs	r5, r5, r3
  40432a:	1ad3      	subs	r3, r2, r3
  40432c:	9307      	str	r3, [sp, #28]
  40432e:	9b08      	ldr	r3, [sp, #32]
  404330:	b1fb      	cbz	r3, 404372 <_dtoa_r+0x782>
  404332:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404334:	2b00      	cmp	r3, #0
  404336:	f000 8104 	beq.w	404542 <_dtoa_r+0x952>
  40433a:	2e00      	cmp	r6, #0
  40433c:	dd11      	ble.n	404362 <_dtoa_r+0x772>
  40433e:	4639      	mov	r1, r7
  404340:	4632      	mov	r2, r6
  404342:	4620      	mov	r0, r4
  404344:	f000 fdd6 	bl	404ef4 <__pow5mult>
  404348:	4652      	mov	r2, sl
  40434a:	4601      	mov	r1, r0
  40434c:	4607      	mov	r7, r0
  40434e:	4620      	mov	r0, r4
  404350:	f000 fd43 	bl	404dda <__multiply>
  404354:	4651      	mov	r1, sl
  404356:	900a      	str	r0, [sp, #40]	; 0x28
  404358:	4620      	mov	r0, r4
  40435a:	f000 fc95 	bl	404c88 <_Bfree>
  40435e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404360:	469a      	mov	sl, r3
  404362:	9b08      	ldr	r3, [sp, #32]
  404364:	1b9a      	subs	r2, r3, r6
  404366:	d004      	beq.n	404372 <_dtoa_r+0x782>
  404368:	4651      	mov	r1, sl
  40436a:	4620      	mov	r0, r4
  40436c:	f000 fdc2 	bl	404ef4 <__pow5mult>
  404370:	4682      	mov	sl, r0
  404372:	2101      	movs	r1, #1
  404374:	4620      	mov	r0, r4
  404376:	f000 fd27 	bl	404dc8 <__i2b>
  40437a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40437c:	2b00      	cmp	r3, #0
  40437e:	4606      	mov	r6, r0
  404380:	f340 80e1 	ble.w	404546 <_dtoa_r+0x956>
  404384:	461a      	mov	r2, r3
  404386:	4601      	mov	r1, r0
  404388:	4620      	mov	r0, r4
  40438a:	f000 fdb3 	bl	404ef4 <__pow5mult>
  40438e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404390:	2b01      	cmp	r3, #1
  404392:	4606      	mov	r6, r0
  404394:	f340 80da 	ble.w	40454c <_dtoa_r+0x95c>
  404398:	2300      	movs	r3, #0
  40439a:	9308      	str	r3, [sp, #32]
  40439c:	6933      	ldr	r3, [r6, #16]
  40439e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
  4043a2:	6918      	ldr	r0, [r3, #16]
  4043a4:	f000 fcc2 	bl	404d2c <__hi0bits>
  4043a8:	f1c0 0020 	rsb	r0, r0, #32
  4043ac:	9b07      	ldr	r3, [sp, #28]
  4043ae:	4418      	add	r0, r3
  4043b0:	f010 001f 	ands.w	r0, r0, #31
  4043b4:	f000 80f0 	beq.w	404598 <_dtoa_r+0x9a8>
  4043b8:	f1c0 0320 	rsb	r3, r0, #32
  4043bc:	2b04      	cmp	r3, #4
  4043be:	f340 80e2 	ble.w	404586 <_dtoa_r+0x996>
  4043c2:	9b07      	ldr	r3, [sp, #28]
  4043c4:	f1c0 001c 	rsb	r0, r0, #28
  4043c8:	4480      	add	r8, r0
  4043ca:	4405      	add	r5, r0
  4043cc:	4403      	add	r3, r0
  4043ce:	9307      	str	r3, [sp, #28]
  4043d0:	f1b8 0f00 	cmp.w	r8, #0
  4043d4:	dd05      	ble.n	4043e2 <_dtoa_r+0x7f2>
  4043d6:	4651      	mov	r1, sl
  4043d8:	4642      	mov	r2, r8
  4043da:	4620      	mov	r0, r4
  4043dc:	f000 fdd8 	bl	404f90 <__lshift>
  4043e0:	4682      	mov	sl, r0
  4043e2:	9b07      	ldr	r3, [sp, #28]
  4043e4:	2b00      	cmp	r3, #0
  4043e6:	dd05      	ble.n	4043f4 <_dtoa_r+0x804>
  4043e8:	4631      	mov	r1, r6
  4043ea:	461a      	mov	r2, r3
  4043ec:	4620      	mov	r0, r4
  4043ee:	f000 fdcf 	bl	404f90 <__lshift>
  4043f2:	4606      	mov	r6, r0
  4043f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4043f6:	2b00      	cmp	r3, #0
  4043f8:	f000 80d2 	beq.w	4045a0 <_dtoa_r+0x9b0>
  4043fc:	4631      	mov	r1, r6
  4043fe:	4650      	mov	r0, sl
  404400:	f000 fe17 	bl	405032 <__mcmp>
  404404:	2800      	cmp	r0, #0
  404406:	f280 80cb 	bge.w	4045a0 <_dtoa_r+0x9b0>
  40440a:	2300      	movs	r3, #0
  40440c:	4651      	mov	r1, sl
  40440e:	220a      	movs	r2, #10
  404410:	4620      	mov	r0, r4
  404412:	f000 fc50 	bl	404cb6 <__multadd>
  404416:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404418:	f10b 3bff 	add.w	fp, fp, #4294967295
  40441c:	4682      	mov	sl, r0
  40441e:	2b00      	cmp	r3, #0
  404420:	f000 81aa 	beq.w	404778 <_dtoa_r+0xb88>
  404424:	2300      	movs	r3, #0
  404426:	4639      	mov	r1, r7
  404428:	220a      	movs	r2, #10
  40442a:	4620      	mov	r0, r4
  40442c:	f000 fc43 	bl	404cb6 <__multadd>
  404430:	9b04      	ldr	r3, [sp, #16]
  404432:	2b00      	cmp	r3, #0
  404434:	4607      	mov	r7, r0
  404436:	dc03      	bgt.n	404440 <_dtoa_r+0x850>
  404438:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40443a:	2b02      	cmp	r3, #2
  40443c:	f300 80b8 	bgt.w	4045b0 <_dtoa_r+0x9c0>
  404440:	2d00      	cmp	r5, #0
  404442:	dd05      	ble.n	404450 <_dtoa_r+0x860>
  404444:	4639      	mov	r1, r7
  404446:	462a      	mov	r2, r5
  404448:	4620      	mov	r0, r4
  40444a:	f000 fda1 	bl	404f90 <__lshift>
  40444e:	4607      	mov	r7, r0
  404450:	9b08      	ldr	r3, [sp, #32]
  404452:	2b00      	cmp	r3, #0
  404454:	f000 8110 	beq.w	404678 <_dtoa_r+0xa88>
  404458:	6879      	ldr	r1, [r7, #4]
  40445a:	4620      	mov	r0, r4
  40445c:	f000 fbe0 	bl	404c20 <_Balloc>
  404460:	693a      	ldr	r2, [r7, #16]
  404462:	3202      	adds	r2, #2
  404464:	4605      	mov	r5, r0
  404466:	0092      	lsls	r2, r2, #2
  404468:	f107 010c 	add.w	r1, r7, #12
  40446c:	300c      	adds	r0, #12
  40446e:	f7fe fde9 	bl	403044 <memcpy>
  404472:	2201      	movs	r2, #1
  404474:	4629      	mov	r1, r5
  404476:	4620      	mov	r0, r4
  404478:	f000 fd8a 	bl	404f90 <__lshift>
  40447c:	9b02      	ldr	r3, [sp, #8]
  40447e:	f8dd 8018 	ldr.w	r8, [sp, #24]
  404482:	9707      	str	r7, [sp, #28]
  404484:	f003 0301 	and.w	r3, r3, #1
  404488:	4607      	mov	r7, r0
  40448a:	9308      	str	r3, [sp, #32]
  40448c:	4631      	mov	r1, r6
  40448e:	4650      	mov	r0, sl
  404490:	f7ff fb20 	bl	403ad4 <quorem>
  404494:	9907      	ldr	r1, [sp, #28]
  404496:	4605      	mov	r5, r0
  404498:	f100 0930 	add.w	r9, r0, #48	; 0x30
  40449c:	4650      	mov	r0, sl
  40449e:	f000 fdc8 	bl	405032 <__mcmp>
  4044a2:	463a      	mov	r2, r7
  4044a4:	9002      	str	r0, [sp, #8]
  4044a6:	4631      	mov	r1, r6
  4044a8:	4620      	mov	r0, r4
  4044aa:	f000 fddc 	bl	405066 <__mdiff>
  4044ae:	68c3      	ldr	r3, [r0, #12]
  4044b0:	4602      	mov	r2, r0
  4044b2:	2b00      	cmp	r3, #0
  4044b4:	f040 80e2 	bne.w	40467c <_dtoa_r+0xa8c>
  4044b8:	4601      	mov	r1, r0
  4044ba:	9009      	str	r0, [sp, #36]	; 0x24
  4044bc:	4650      	mov	r0, sl
  4044be:	f000 fdb8 	bl	405032 <__mcmp>
  4044c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4044c4:	4603      	mov	r3, r0
  4044c6:	4611      	mov	r1, r2
  4044c8:	4620      	mov	r0, r4
  4044ca:	9309      	str	r3, [sp, #36]	; 0x24
  4044cc:	f000 fbdc 	bl	404c88 <_Bfree>
  4044d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4044d2:	2b00      	cmp	r3, #0
  4044d4:	f040 80d4 	bne.w	404680 <_dtoa_r+0xa90>
  4044d8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  4044da:	2a00      	cmp	r2, #0
  4044dc:	f040 80d0 	bne.w	404680 <_dtoa_r+0xa90>
  4044e0:	9a08      	ldr	r2, [sp, #32]
  4044e2:	2a00      	cmp	r2, #0
  4044e4:	f040 80cc 	bne.w	404680 <_dtoa_r+0xa90>
  4044e8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  4044ec:	f000 80e8 	beq.w	4046c0 <_dtoa_r+0xad0>
  4044f0:	9b02      	ldr	r3, [sp, #8]
  4044f2:	2b00      	cmp	r3, #0
  4044f4:	dd01      	ble.n	4044fa <_dtoa_r+0x90a>
  4044f6:	f105 0931 	add.w	r9, r5, #49	; 0x31
  4044fa:	f108 0501 	add.w	r5, r8, #1
  4044fe:	f888 9000 	strb.w	r9, [r8]
  404502:	e06a      	b.n	4045da <_dtoa_r+0x9ea>
  404504:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404506:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40450a:	e6f7      	b.n	4042fc <_dtoa_r+0x70c>
  40450c:	9b08      	ldr	r3, [sp, #32]
  40450e:	f109 36ff 	add.w	r6, r9, #4294967295
  404512:	42b3      	cmp	r3, r6
  404514:	bfbf      	itttt	lt
  404516:	9b08      	ldrlt	r3, [sp, #32]
  404518:	9608      	strlt	r6, [sp, #32]
  40451a:	1af2      	sublt	r2, r6, r3
  40451c:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
  40451e:	bfb7      	itett	lt
  404520:	189b      	addlt	r3, r3, r2
  404522:	1b9e      	subge	r6, r3, r6
  404524:	930c      	strlt	r3, [sp, #48]	; 0x30
  404526:	2600      	movlt	r6, #0
  404528:	f1b9 0f00 	cmp.w	r9, #0
  40452c:	bfb9      	ittee	lt
  40452e:	eba8 0509 	sublt.w	r5, r8, r9
  404532:	2300      	movlt	r3, #0
  404534:	4645      	movge	r5, r8
  404536:	464b      	movge	r3, r9
  404538:	e6e2      	b.n	404300 <_dtoa_r+0x710>
  40453a:	9e08      	ldr	r6, [sp, #32]
  40453c:	9f09      	ldr	r7, [sp, #36]	; 0x24
  40453e:	4645      	mov	r5, r8
  404540:	e6e7      	b.n	404312 <_dtoa_r+0x722>
  404542:	9a08      	ldr	r2, [sp, #32]
  404544:	e710      	b.n	404368 <_dtoa_r+0x778>
  404546:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404548:	2b01      	cmp	r3, #1
  40454a:	dc18      	bgt.n	40457e <_dtoa_r+0x98e>
  40454c:	9b02      	ldr	r3, [sp, #8]
  40454e:	b9b3      	cbnz	r3, 40457e <_dtoa_r+0x98e>
  404550:	9b03      	ldr	r3, [sp, #12]
  404552:	f3c3 0313 	ubfx	r3, r3, #0, #20
  404556:	b9a3      	cbnz	r3, 404582 <_dtoa_r+0x992>
  404558:	9b03      	ldr	r3, [sp, #12]
  40455a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  40455e:	0d1b      	lsrs	r3, r3, #20
  404560:	051b      	lsls	r3, r3, #20
  404562:	b12b      	cbz	r3, 404570 <_dtoa_r+0x980>
  404564:	9b07      	ldr	r3, [sp, #28]
  404566:	3301      	adds	r3, #1
  404568:	9307      	str	r3, [sp, #28]
  40456a:	f108 0801 	add.w	r8, r8, #1
  40456e:	2301      	movs	r3, #1
  404570:	9308      	str	r3, [sp, #32]
  404572:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404574:	2b00      	cmp	r3, #0
  404576:	f47f af11 	bne.w	40439c <_dtoa_r+0x7ac>
  40457a:	2001      	movs	r0, #1
  40457c:	e716      	b.n	4043ac <_dtoa_r+0x7bc>
  40457e:	2300      	movs	r3, #0
  404580:	e7f6      	b.n	404570 <_dtoa_r+0x980>
  404582:	9b02      	ldr	r3, [sp, #8]
  404584:	e7f4      	b.n	404570 <_dtoa_r+0x980>
  404586:	f43f af23 	beq.w	4043d0 <_dtoa_r+0x7e0>
  40458a:	9a07      	ldr	r2, [sp, #28]
  40458c:	331c      	adds	r3, #28
  40458e:	441a      	add	r2, r3
  404590:	4498      	add	r8, r3
  404592:	441d      	add	r5, r3
  404594:	4613      	mov	r3, r2
  404596:	e71a      	b.n	4043ce <_dtoa_r+0x7de>
  404598:	4603      	mov	r3, r0
  40459a:	e7f6      	b.n	40458a <_dtoa_r+0x99a>
  40459c:	40240000 	.word	0x40240000
  4045a0:	f1b9 0f00 	cmp.w	r9, #0
  4045a4:	dc33      	bgt.n	40460e <_dtoa_r+0xa1e>
  4045a6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4045a8:	2b02      	cmp	r3, #2
  4045aa:	dd30      	ble.n	40460e <_dtoa_r+0xa1e>
  4045ac:	f8cd 9010 	str.w	r9, [sp, #16]
  4045b0:	9b04      	ldr	r3, [sp, #16]
  4045b2:	b963      	cbnz	r3, 4045ce <_dtoa_r+0x9de>
  4045b4:	4631      	mov	r1, r6
  4045b6:	2205      	movs	r2, #5
  4045b8:	4620      	mov	r0, r4
  4045ba:	f000 fb7c 	bl	404cb6 <__multadd>
  4045be:	4601      	mov	r1, r0
  4045c0:	4606      	mov	r6, r0
  4045c2:	4650      	mov	r0, sl
  4045c4:	f000 fd35 	bl	405032 <__mcmp>
  4045c8:	2800      	cmp	r0, #0
  4045ca:	f73f ad5c 	bgt.w	404086 <_dtoa_r+0x496>
  4045ce:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4045d0:	9d06      	ldr	r5, [sp, #24]
  4045d2:	ea6f 0b03 	mvn.w	fp, r3
  4045d6:	2300      	movs	r3, #0
  4045d8:	9307      	str	r3, [sp, #28]
  4045da:	4631      	mov	r1, r6
  4045dc:	4620      	mov	r0, r4
  4045de:	f000 fb53 	bl	404c88 <_Bfree>
  4045e2:	2f00      	cmp	r7, #0
  4045e4:	f43f ae4b 	beq.w	40427e <_dtoa_r+0x68e>
  4045e8:	9b07      	ldr	r3, [sp, #28]
  4045ea:	b12b      	cbz	r3, 4045f8 <_dtoa_r+0xa08>
  4045ec:	42bb      	cmp	r3, r7
  4045ee:	d003      	beq.n	4045f8 <_dtoa_r+0xa08>
  4045f0:	4619      	mov	r1, r3
  4045f2:	4620      	mov	r0, r4
  4045f4:	f000 fb48 	bl	404c88 <_Bfree>
  4045f8:	4639      	mov	r1, r7
  4045fa:	4620      	mov	r0, r4
  4045fc:	f000 fb44 	bl	404c88 <_Bfree>
  404600:	e63d      	b.n	40427e <_dtoa_r+0x68e>
  404602:	2600      	movs	r6, #0
  404604:	4637      	mov	r7, r6
  404606:	e7e2      	b.n	4045ce <_dtoa_r+0x9de>
  404608:	46bb      	mov	fp, r7
  40460a:	4637      	mov	r7, r6
  40460c:	e53b      	b.n	404086 <_dtoa_r+0x496>
  40460e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404610:	f8cd 9010 	str.w	r9, [sp, #16]
  404614:	2b00      	cmp	r3, #0
  404616:	f47f af13 	bne.w	404440 <_dtoa_r+0x850>
  40461a:	9d06      	ldr	r5, [sp, #24]
  40461c:	4631      	mov	r1, r6
  40461e:	4650      	mov	r0, sl
  404620:	f7ff fa58 	bl	403ad4 <quorem>
  404624:	f100 0930 	add.w	r9, r0, #48	; 0x30
  404628:	f805 9b01 	strb.w	r9, [r5], #1
  40462c:	9b06      	ldr	r3, [sp, #24]
  40462e:	9a04      	ldr	r2, [sp, #16]
  404630:	1aeb      	subs	r3, r5, r3
  404632:	429a      	cmp	r2, r3
  404634:	f300 8083 	bgt.w	40473e <_dtoa_r+0xb4e>
  404638:	9b06      	ldr	r3, [sp, #24]
  40463a:	2a01      	cmp	r2, #1
  40463c:	bfac      	ite	ge
  40463e:	189b      	addge	r3, r3, r2
  404640:	3301      	addlt	r3, #1
  404642:	4698      	mov	r8, r3
  404644:	2300      	movs	r3, #0
  404646:	9307      	str	r3, [sp, #28]
  404648:	4651      	mov	r1, sl
  40464a:	2201      	movs	r2, #1
  40464c:	4620      	mov	r0, r4
  40464e:	f000 fc9f 	bl	404f90 <__lshift>
  404652:	4631      	mov	r1, r6
  404654:	4682      	mov	sl, r0
  404656:	f000 fcec 	bl	405032 <__mcmp>
  40465a:	2800      	cmp	r0, #0
  40465c:	dc35      	bgt.n	4046ca <_dtoa_r+0xada>
  40465e:	d102      	bne.n	404666 <_dtoa_r+0xa76>
  404660:	f019 0f01 	tst.w	r9, #1
  404664:	d131      	bne.n	4046ca <_dtoa_r+0xada>
  404666:	4645      	mov	r5, r8
  404668:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40466c:	2b30      	cmp	r3, #48	; 0x30
  40466e:	f105 32ff 	add.w	r2, r5, #4294967295
  404672:	d1b2      	bne.n	4045da <_dtoa_r+0x9ea>
  404674:	4615      	mov	r5, r2
  404676:	e7f7      	b.n	404668 <_dtoa_r+0xa78>
  404678:	4638      	mov	r0, r7
  40467a:	e6ff      	b.n	40447c <_dtoa_r+0x88c>
  40467c:	2301      	movs	r3, #1
  40467e:	e722      	b.n	4044c6 <_dtoa_r+0x8d6>
  404680:	9a02      	ldr	r2, [sp, #8]
  404682:	2a00      	cmp	r2, #0
  404684:	db04      	blt.n	404690 <_dtoa_r+0xaa0>
  404686:	d129      	bne.n	4046dc <_dtoa_r+0xaec>
  404688:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  40468a:	bb3a      	cbnz	r2, 4046dc <_dtoa_r+0xaec>
  40468c:	9a08      	ldr	r2, [sp, #32]
  40468e:	bb2a      	cbnz	r2, 4046dc <_dtoa_r+0xaec>
  404690:	2b00      	cmp	r3, #0
  404692:	f77f af32 	ble.w	4044fa <_dtoa_r+0x90a>
  404696:	4651      	mov	r1, sl
  404698:	2201      	movs	r2, #1
  40469a:	4620      	mov	r0, r4
  40469c:	f000 fc78 	bl	404f90 <__lshift>
  4046a0:	4631      	mov	r1, r6
  4046a2:	4682      	mov	sl, r0
  4046a4:	f000 fcc5 	bl	405032 <__mcmp>
  4046a8:	2800      	cmp	r0, #0
  4046aa:	dc05      	bgt.n	4046b8 <_dtoa_r+0xac8>
  4046ac:	f47f af25 	bne.w	4044fa <_dtoa_r+0x90a>
  4046b0:	f019 0f01 	tst.w	r9, #1
  4046b4:	f43f af21 	beq.w	4044fa <_dtoa_r+0x90a>
  4046b8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  4046bc:	f47f af1b 	bne.w	4044f6 <_dtoa_r+0x906>
  4046c0:	2339      	movs	r3, #57	; 0x39
  4046c2:	f888 3000 	strb.w	r3, [r8]
  4046c6:	f108 0801 	add.w	r8, r8, #1
  4046ca:	4645      	mov	r5, r8
  4046cc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4046d0:	2b39      	cmp	r3, #57	; 0x39
  4046d2:	f105 32ff 	add.w	r2, r5, #4294967295
  4046d6:	d03a      	beq.n	40474e <_dtoa_r+0xb5e>
  4046d8:	3301      	adds	r3, #1
  4046da:	e03f      	b.n	40475c <_dtoa_r+0xb6c>
  4046dc:	2b00      	cmp	r3, #0
  4046de:	f108 0501 	add.w	r5, r8, #1
  4046e2:	dd05      	ble.n	4046f0 <_dtoa_r+0xb00>
  4046e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
  4046e8:	d0ea      	beq.n	4046c0 <_dtoa_r+0xad0>
  4046ea:	f109 0901 	add.w	r9, r9, #1
  4046ee:	e706      	b.n	4044fe <_dtoa_r+0x90e>
  4046f0:	9b06      	ldr	r3, [sp, #24]
  4046f2:	9a04      	ldr	r2, [sp, #16]
  4046f4:	f805 9c01 	strb.w	r9, [r5, #-1]
  4046f8:	1aeb      	subs	r3, r5, r3
  4046fa:	4293      	cmp	r3, r2
  4046fc:	46a8      	mov	r8, r5
  4046fe:	d0a3      	beq.n	404648 <_dtoa_r+0xa58>
  404700:	4651      	mov	r1, sl
  404702:	2300      	movs	r3, #0
  404704:	220a      	movs	r2, #10
  404706:	4620      	mov	r0, r4
  404708:	f000 fad5 	bl	404cb6 <__multadd>
  40470c:	9b07      	ldr	r3, [sp, #28]
  40470e:	9907      	ldr	r1, [sp, #28]
  404710:	42bb      	cmp	r3, r7
  404712:	4682      	mov	sl, r0
  404714:	f04f 0300 	mov.w	r3, #0
  404718:	f04f 020a 	mov.w	r2, #10
  40471c:	4620      	mov	r0, r4
  40471e:	d104      	bne.n	40472a <_dtoa_r+0xb3a>
  404720:	f000 fac9 	bl	404cb6 <__multadd>
  404724:	9007      	str	r0, [sp, #28]
  404726:	4607      	mov	r7, r0
  404728:	e6b0      	b.n	40448c <_dtoa_r+0x89c>
  40472a:	f000 fac4 	bl	404cb6 <__multadd>
  40472e:	2300      	movs	r3, #0
  404730:	9007      	str	r0, [sp, #28]
  404732:	220a      	movs	r2, #10
  404734:	4639      	mov	r1, r7
  404736:	4620      	mov	r0, r4
  404738:	f000 fabd 	bl	404cb6 <__multadd>
  40473c:	e7f3      	b.n	404726 <_dtoa_r+0xb36>
  40473e:	4651      	mov	r1, sl
  404740:	2300      	movs	r3, #0
  404742:	220a      	movs	r2, #10
  404744:	4620      	mov	r0, r4
  404746:	f000 fab6 	bl	404cb6 <__multadd>
  40474a:	4682      	mov	sl, r0
  40474c:	e766      	b.n	40461c <_dtoa_r+0xa2c>
  40474e:	9b06      	ldr	r3, [sp, #24]
  404750:	4293      	cmp	r3, r2
  404752:	d105      	bne.n	404760 <_dtoa_r+0xb70>
  404754:	9a06      	ldr	r2, [sp, #24]
  404756:	f10b 0b01 	add.w	fp, fp, #1
  40475a:	2331      	movs	r3, #49	; 0x31
  40475c:	7013      	strb	r3, [r2, #0]
  40475e:	e73c      	b.n	4045da <_dtoa_r+0x9ea>
  404760:	4615      	mov	r5, r2
  404762:	e7b3      	b.n	4046cc <_dtoa_r+0xadc>
  404764:	4b09      	ldr	r3, [pc, #36]	; (40478c <_dtoa_r+0xb9c>)
  404766:	f7ff baa5 	b.w	403cb4 <_dtoa_r+0xc4>
  40476a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40476c:	2b00      	cmp	r3, #0
  40476e:	f47f aa7f 	bne.w	403c70 <_dtoa_r+0x80>
  404772:	4b07      	ldr	r3, [pc, #28]	; (404790 <_dtoa_r+0xba0>)
  404774:	f7ff ba9e 	b.w	403cb4 <_dtoa_r+0xc4>
  404778:	9b04      	ldr	r3, [sp, #16]
  40477a:	2b00      	cmp	r3, #0
  40477c:	f73f af4d 	bgt.w	40461a <_dtoa_r+0xa2a>
  404780:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404782:	2b02      	cmp	r3, #2
  404784:	f77f af49 	ble.w	40461a <_dtoa_r+0xa2a>
  404788:	e712      	b.n	4045b0 <_dtoa_r+0x9c0>
  40478a:	bf00      	nop
  40478c:	00405d9c 	.word	0x00405d9c
  404790:	00405dc0 	.word	0x00405dc0

00404794 <__sflush_r>:
  404794:	898a      	ldrh	r2, [r1, #12]
  404796:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40479a:	4605      	mov	r5, r0
  40479c:	0710      	lsls	r0, r2, #28
  40479e:	460c      	mov	r4, r1
  4047a0:	d45a      	bmi.n	404858 <__sflush_r+0xc4>
  4047a2:	684b      	ldr	r3, [r1, #4]
  4047a4:	2b00      	cmp	r3, #0
  4047a6:	dc05      	bgt.n	4047b4 <__sflush_r+0x20>
  4047a8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  4047aa:	2b00      	cmp	r3, #0
  4047ac:	dc02      	bgt.n	4047b4 <__sflush_r+0x20>
  4047ae:	2000      	movs	r0, #0
  4047b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4047b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  4047b6:	2e00      	cmp	r6, #0
  4047b8:	d0f9      	beq.n	4047ae <__sflush_r+0x1a>
  4047ba:	2300      	movs	r3, #0
  4047bc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
  4047c0:	682f      	ldr	r7, [r5, #0]
  4047c2:	602b      	str	r3, [r5, #0]
  4047c4:	d033      	beq.n	40482e <__sflush_r+0x9a>
  4047c6:	6d60      	ldr	r0, [r4, #84]	; 0x54
  4047c8:	89a3      	ldrh	r3, [r4, #12]
  4047ca:	075a      	lsls	r2, r3, #29
  4047cc:	d505      	bpl.n	4047da <__sflush_r+0x46>
  4047ce:	6863      	ldr	r3, [r4, #4]
  4047d0:	1ac0      	subs	r0, r0, r3
  4047d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
  4047d4:	b10b      	cbz	r3, 4047da <__sflush_r+0x46>
  4047d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4047d8:	1ac0      	subs	r0, r0, r3
  4047da:	2300      	movs	r3, #0
  4047dc:	4602      	mov	r2, r0
  4047de:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  4047e0:	6a21      	ldr	r1, [r4, #32]
  4047e2:	4628      	mov	r0, r5
  4047e4:	47b0      	blx	r6
  4047e6:	1c43      	adds	r3, r0, #1
  4047e8:	89a3      	ldrh	r3, [r4, #12]
  4047ea:	d106      	bne.n	4047fa <__sflush_r+0x66>
  4047ec:	6829      	ldr	r1, [r5, #0]
  4047ee:	291d      	cmp	r1, #29
  4047f0:	d84b      	bhi.n	40488a <__sflush_r+0xf6>
  4047f2:	4a2b      	ldr	r2, [pc, #172]	; (4048a0 <__sflush_r+0x10c>)
  4047f4:	40ca      	lsrs	r2, r1
  4047f6:	07d6      	lsls	r6, r2, #31
  4047f8:	d547      	bpl.n	40488a <__sflush_r+0xf6>
  4047fa:	2200      	movs	r2, #0
  4047fc:	6062      	str	r2, [r4, #4]
  4047fe:	04d9      	lsls	r1, r3, #19
  404800:	6922      	ldr	r2, [r4, #16]
  404802:	6022      	str	r2, [r4, #0]
  404804:	d504      	bpl.n	404810 <__sflush_r+0x7c>
  404806:	1c42      	adds	r2, r0, #1
  404808:	d101      	bne.n	40480e <__sflush_r+0x7a>
  40480a:	682b      	ldr	r3, [r5, #0]
  40480c:	b903      	cbnz	r3, 404810 <__sflush_r+0x7c>
  40480e:	6560      	str	r0, [r4, #84]	; 0x54
  404810:	6b61      	ldr	r1, [r4, #52]	; 0x34
  404812:	602f      	str	r7, [r5, #0]
  404814:	2900      	cmp	r1, #0
  404816:	d0ca      	beq.n	4047ae <__sflush_r+0x1a>
  404818:	f104 0344 	add.w	r3, r4, #68	; 0x44
  40481c:	4299      	cmp	r1, r3
  40481e:	d002      	beq.n	404826 <__sflush_r+0x92>
  404820:	4628      	mov	r0, r5
  404822:	f000 fcdb 	bl	4051dc <_free_r>
  404826:	2000      	movs	r0, #0
  404828:	6360      	str	r0, [r4, #52]	; 0x34
  40482a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40482e:	6a21      	ldr	r1, [r4, #32]
  404830:	2301      	movs	r3, #1
  404832:	4628      	mov	r0, r5
  404834:	47b0      	blx	r6
  404836:	1c41      	adds	r1, r0, #1
  404838:	d1c6      	bne.n	4047c8 <__sflush_r+0x34>
  40483a:	682b      	ldr	r3, [r5, #0]
  40483c:	2b00      	cmp	r3, #0
  40483e:	d0c3      	beq.n	4047c8 <__sflush_r+0x34>
  404840:	2b1d      	cmp	r3, #29
  404842:	d001      	beq.n	404848 <__sflush_r+0xb4>
  404844:	2b16      	cmp	r3, #22
  404846:	d101      	bne.n	40484c <__sflush_r+0xb8>
  404848:	602f      	str	r7, [r5, #0]
  40484a:	e7b0      	b.n	4047ae <__sflush_r+0x1a>
  40484c:	89a3      	ldrh	r3, [r4, #12]
  40484e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404852:	81a3      	strh	r3, [r4, #12]
  404854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404858:	690f      	ldr	r7, [r1, #16]
  40485a:	2f00      	cmp	r7, #0
  40485c:	d0a7      	beq.n	4047ae <__sflush_r+0x1a>
  40485e:	0793      	lsls	r3, r2, #30
  404860:	680e      	ldr	r6, [r1, #0]
  404862:	bf08      	it	eq
  404864:	694b      	ldreq	r3, [r1, #20]
  404866:	600f      	str	r7, [r1, #0]
  404868:	bf18      	it	ne
  40486a:	2300      	movne	r3, #0
  40486c:	eba6 0807 	sub.w	r8, r6, r7
  404870:	608b      	str	r3, [r1, #8]
  404872:	f1b8 0f00 	cmp.w	r8, #0
  404876:	dd9a      	ble.n	4047ae <__sflush_r+0x1a>
  404878:	4643      	mov	r3, r8
  40487a:	463a      	mov	r2, r7
  40487c:	6a21      	ldr	r1, [r4, #32]
  40487e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  404880:	4628      	mov	r0, r5
  404882:	47b0      	blx	r6
  404884:	2800      	cmp	r0, #0
  404886:	dc07      	bgt.n	404898 <__sflush_r+0x104>
  404888:	89a3      	ldrh	r3, [r4, #12]
  40488a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40488e:	81a3      	strh	r3, [r4, #12]
  404890:	f04f 30ff 	mov.w	r0, #4294967295
  404894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404898:	4407      	add	r7, r0
  40489a:	eba8 0800 	sub.w	r8, r8, r0
  40489e:	e7e8      	b.n	404872 <__sflush_r+0xde>
  4048a0:	20400001 	.word	0x20400001

004048a4 <_fflush_r>:
  4048a4:	b538      	push	{r3, r4, r5, lr}
  4048a6:	690b      	ldr	r3, [r1, #16]
  4048a8:	4605      	mov	r5, r0
  4048aa:	460c      	mov	r4, r1
  4048ac:	b1db      	cbz	r3, 4048e6 <_fflush_r+0x42>
  4048ae:	b118      	cbz	r0, 4048b8 <_fflush_r+0x14>
  4048b0:	6983      	ldr	r3, [r0, #24]
  4048b2:	b90b      	cbnz	r3, 4048b8 <_fflush_r+0x14>
  4048b4:	f000 f860 	bl	404978 <__sinit>
  4048b8:	4b0c      	ldr	r3, [pc, #48]	; (4048ec <_fflush_r+0x48>)
  4048ba:	429c      	cmp	r4, r3
  4048bc:	d109      	bne.n	4048d2 <_fflush_r+0x2e>
  4048be:	686c      	ldr	r4, [r5, #4]
  4048c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4048c4:	b17b      	cbz	r3, 4048e6 <_fflush_r+0x42>
  4048c6:	4621      	mov	r1, r4
  4048c8:	4628      	mov	r0, r5
  4048ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4048ce:	f7ff bf61 	b.w	404794 <__sflush_r>
  4048d2:	4b07      	ldr	r3, [pc, #28]	; (4048f0 <_fflush_r+0x4c>)
  4048d4:	429c      	cmp	r4, r3
  4048d6:	d101      	bne.n	4048dc <_fflush_r+0x38>
  4048d8:	68ac      	ldr	r4, [r5, #8]
  4048da:	e7f1      	b.n	4048c0 <_fflush_r+0x1c>
  4048dc:	4b05      	ldr	r3, [pc, #20]	; (4048f4 <_fflush_r+0x50>)
  4048de:	429c      	cmp	r4, r3
  4048e0:	bf08      	it	eq
  4048e2:	68ec      	ldreq	r4, [r5, #12]
  4048e4:	e7ec      	b.n	4048c0 <_fflush_r+0x1c>
  4048e6:	2000      	movs	r0, #0
  4048e8:	bd38      	pop	{r3, r4, r5, pc}
  4048ea:	bf00      	nop
  4048ec:	00405df0 	.word	0x00405df0
  4048f0:	00405e10 	.word	0x00405e10
  4048f4:	00405dd0 	.word	0x00405dd0

004048f8 <_cleanup_r>:
  4048f8:	4901      	ldr	r1, [pc, #4]	; (404900 <_cleanup_r+0x8>)
  4048fa:	f000 b8a9 	b.w	404a50 <_fwalk_reent>
  4048fe:	bf00      	nop
  404900:	004048a5 	.word	0x004048a5

00404904 <std.isra.0>:
  404904:	2300      	movs	r3, #0
  404906:	b510      	push	{r4, lr}
  404908:	4604      	mov	r4, r0
  40490a:	6003      	str	r3, [r0, #0]
  40490c:	6043      	str	r3, [r0, #4]
  40490e:	6083      	str	r3, [r0, #8]
  404910:	8181      	strh	r1, [r0, #12]
  404912:	6643      	str	r3, [r0, #100]	; 0x64
  404914:	81c2      	strh	r2, [r0, #14]
  404916:	6103      	str	r3, [r0, #16]
  404918:	6143      	str	r3, [r0, #20]
  40491a:	6183      	str	r3, [r0, #24]
  40491c:	4619      	mov	r1, r3
  40491e:	2208      	movs	r2, #8
  404920:	305c      	adds	r0, #92	; 0x5c
  404922:	f7fe fb9a 	bl	40305a <memset>
  404926:	4b05      	ldr	r3, [pc, #20]	; (40493c <std.isra.0+0x38>)
  404928:	6263      	str	r3, [r4, #36]	; 0x24
  40492a:	4b05      	ldr	r3, [pc, #20]	; (404940 <std.isra.0+0x3c>)
  40492c:	62a3      	str	r3, [r4, #40]	; 0x28
  40492e:	4b05      	ldr	r3, [pc, #20]	; (404944 <std.isra.0+0x40>)
  404930:	62e3      	str	r3, [r4, #44]	; 0x2c
  404932:	4b05      	ldr	r3, [pc, #20]	; (404948 <std.isra.0+0x44>)
  404934:	6224      	str	r4, [r4, #32]
  404936:	6323      	str	r3, [r4, #48]	; 0x30
  404938:	bd10      	pop	{r4, pc}
  40493a:	bf00      	nop
  40493c:	004055d1 	.word	0x004055d1
  404940:	004055f3 	.word	0x004055f3
  404944:	0040562b 	.word	0x0040562b
  404948:	0040564f 	.word	0x0040564f

0040494c <__sfmoreglue>:
  40494c:	b570      	push	{r4, r5, r6, lr}
  40494e:	1e4a      	subs	r2, r1, #1
  404950:	2568      	movs	r5, #104	; 0x68
  404952:	4355      	muls	r5, r2
  404954:	460e      	mov	r6, r1
  404956:	f105 0174 	add.w	r1, r5, #116	; 0x74
  40495a:	f000 fc8d 	bl	405278 <_malloc_r>
  40495e:	4604      	mov	r4, r0
  404960:	b140      	cbz	r0, 404974 <__sfmoreglue+0x28>
  404962:	2100      	movs	r1, #0
  404964:	e880 0042 	stmia.w	r0, {r1, r6}
  404968:	300c      	adds	r0, #12
  40496a:	60a0      	str	r0, [r4, #8]
  40496c:	f105 0268 	add.w	r2, r5, #104	; 0x68
  404970:	f7fe fb73 	bl	40305a <memset>
  404974:	4620      	mov	r0, r4
  404976:	bd70      	pop	{r4, r5, r6, pc}

00404978 <__sinit>:
  404978:	6983      	ldr	r3, [r0, #24]
  40497a:	b510      	push	{r4, lr}
  40497c:	4604      	mov	r4, r0
  40497e:	bb33      	cbnz	r3, 4049ce <__sinit+0x56>
  404980:	6483      	str	r3, [r0, #72]	; 0x48
  404982:	64c3      	str	r3, [r0, #76]	; 0x4c
  404984:	6503      	str	r3, [r0, #80]	; 0x50
  404986:	4b12      	ldr	r3, [pc, #72]	; (4049d0 <__sinit+0x58>)
  404988:	4a12      	ldr	r2, [pc, #72]	; (4049d4 <__sinit+0x5c>)
  40498a:	681b      	ldr	r3, [r3, #0]
  40498c:	6282      	str	r2, [r0, #40]	; 0x28
  40498e:	4298      	cmp	r0, r3
  404990:	bf04      	itt	eq
  404992:	2301      	moveq	r3, #1
  404994:	6183      	streq	r3, [r0, #24]
  404996:	f000 f81f 	bl	4049d8 <__sfp>
  40499a:	6060      	str	r0, [r4, #4]
  40499c:	4620      	mov	r0, r4
  40499e:	f000 f81b 	bl	4049d8 <__sfp>
  4049a2:	60a0      	str	r0, [r4, #8]
  4049a4:	4620      	mov	r0, r4
  4049a6:	f000 f817 	bl	4049d8 <__sfp>
  4049aa:	2200      	movs	r2, #0
  4049ac:	60e0      	str	r0, [r4, #12]
  4049ae:	2104      	movs	r1, #4
  4049b0:	6860      	ldr	r0, [r4, #4]
  4049b2:	f7ff ffa7 	bl	404904 <std.isra.0>
  4049b6:	2201      	movs	r2, #1
  4049b8:	2109      	movs	r1, #9
  4049ba:	68a0      	ldr	r0, [r4, #8]
  4049bc:	f7ff ffa2 	bl	404904 <std.isra.0>
  4049c0:	2202      	movs	r2, #2
  4049c2:	2112      	movs	r1, #18
  4049c4:	68e0      	ldr	r0, [r4, #12]
  4049c6:	f7ff ff9d 	bl	404904 <std.isra.0>
  4049ca:	2301      	movs	r3, #1
  4049cc:	61a3      	str	r3, [r4, #24]
  4049ce:	bd10      	pop	{r4, pc}
  4049d0:	00405d88 	.word	0x00405d88
  4049d4:	004048f9 	.word	0x004048f9

004049d8 <__sfp>:
  4049d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4049da:	4b1c      	ldr	r3, [pc, #112]	; (404a4c <__sfp+0x74>)
  4049dc:	681e      	ldr	r6, [r3, #0]
  4049de:	69b3      	ldr	r3, [r6, #24]
  4049e0:	4607      	mov	r7, r0
  4049e2:	b913      	cbnz	r3, 4049ea <__sfp+0x12>
  4049e4:	4630      	mov	r0, r6
  4049e6:	f7ff ffc7 	bl	404978 <__sinit>
  4049ea:	3648      	adds	r6, #72	; 0x48
  4049ec:	68b4      	ldr	r4, [r6, #8]
  4049ee:	6873      	ldr	r3, [r6, #4]
  4049f0:	3b01      	subs	r3, #1
  4049f2:	d503      	bpl.n	4049fc <__sfp+0x24>
  4049f4:	6833      	ldr	r3, [r6, #0]
  4049f6:	b133      	cbz	r3, 404a06 <__sfp+0x2e>
  4049f8:	6836      	ldr	r6, [r6, #0]
  4049fa:	e7f7      	b.n	4049ec <__sfp+0x14>
  4049fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  404a00:	b16d      	cbz	r5, 404a1e <__sfp+0x46>
  404a02:	3468      	adds	r4, #104	; 0x68
  404a04:	e7f4      	b.n	4049f0 <__sfp+0x18>
  404a06:	2104      	movs	r1, #4
  404a08:	4638      	mov	r0, r7
  404a0a:	f7ff ff9f 	bl	40494c <__sfmoreglue>
  404a0e:	6030      	str	r0, [r6, #0]
  404a10:	2800      	cmp	r0, #0
  404a12:	d1f1      	bne.n	4049f8 <__sfp+0x20>
  404a14:	230c      	movs	r3, #12
  404a16:	603b      	str	r3, [r7, #0]
  404a18:	4604      	mov	r4, r0
  404a1a:	4620      	mov	r0, r4
  404a1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404a1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
  404a22:	81e3      	strh	r3, [r4, #14]
  404a24:	2301      	movs	r3, #1
  404a26:	81a3      	strh	r3, [r4, #12]
  404a28:	6665      	str	r5, [r4, #100]	; 0x64
  404a2a:	6025      	str	r5, [r4, #0]
  404a2c:	60a5      	str	r5, [r4, #8]
  404a2e:	6065      	str	r5, [r4, #4]
  404a30:	6125      	str	r5, [r4, #16]
  404a32:	6165      	str	r5, [r4, #20]
  404a34:	61a5      	str	r5, [r4, #24]
  404a36:	2208      	movs	r2, #8
  404a38:	4629      	mov	r1, r5
  404a3a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  404a3e:	f7fe fb0c 	bl	40305a <memset>
  404a42:	6365      	str	r5, [r4, #52]	; 0x34
  404a44:	63a5      	str	r5, [r4, #56]	; 0x38
  404a46:	64a5      	str	r5, [r4, #72]	; 0x48
  404a48:	64e5      	str	r5, [r4, #76]	; 0x4c
  404a4a:	e7e6      	b.n	404a1a <__sfp+0x42>
  404a4c:	00405d88 	.word	0x00405d88

00404a50 <_fwalk_reent>:
  404a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404a54:	4680      	mov	r8, r0
  404a56:	4689      	mov	r9, r1
  404a58:	f100 0448 	add.w	r4, r0, #72	; 0x48
  404a5c:	2600      	movs	r6, #0
  404a5e:	b914      	cbnz	r4, 404a66 <_fwalk_reent+0x16>
  404a60:	4630      	mov	r0, r6
  404a62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404a66:	68a5      	ldr	r5, [r4, #8]
  404a68:	6867      	ldr	r7, [r4, #4]
  404a6a:	3f01      	subs	r7, #1
  404a6c:	d501      	bpl.n	404a72 <_fwalk_reent+0x22>
  404a6e:	6824      	ldr	r4, [r4, #0]
  404a70:	e7f5      	b.n	404a5e <_fwalk_reent+0xe>
  404a72:	89ab      	ldrh	r3, [r5, #12]
  404a74:	2b01      	cmp	r3, #1
  404a76:	d907      	bls.n	404a88 <_fwalk_reent+0x38>
  404a78:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  404a7c:	3301      	adds	r3, #1
  404a7e:	d003      	beq.n	404a88 <_fwalk_reent+0x38>
  404a80:	4629      	mov	r1, r5
  404a82:	4640      	mov	r0, r8
  404a84:	47c8      	blx	r9
  404a86:	4306      	orrs	r6, r0
  404a88:	3568      	adds	r5, #104	; 0x68
  404a8a:	e7ee      	b.n	404a6a <_fwalk_reent+0x1a>

00404a8c <_localeconv_r>:
  404a8c:	4b04      	ldr	r3, [pc, #16]	; (404aa0 <_localeconv_r+0x14>)
  404a8e:	681b      	ldr	r3, [r3, #0]
  404a90:	6a18      	ldr	r0, [r3, #32]
  404a92:	4b04      	ldr	r3, [pc, #16]	; (404aa4 <_localeconv_r+0x18>)
  404a94:	2800      	cmp	r0, #0
  404a96:	bf08      	it	eq
  404a98:	4618      	moveq	r0, r3
  404a9a:	30f0      	adds	r0, #240	; 0xf0
  404a9c:	4770      	bx	lr
  404a9e:	bf00      	nop
  404aa0:	20400048 	.word	0x20400048
  404aa4:	204000ac 	.word	0x204000ac

00404aa8 <__swhatbuf_r>:
  404aa8:	b570      	push	{r4, r5, r6, lr}
  404aaa:	460e      	mov	r6, r1
  404aac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404ab0:	2900      	cmp	r1, #0
  404ab2:	b090      	sub	sp, #64	; 0x40
  404ab4:	4614      	mov	r4, r2
  404ab6:	461d      	mov	r5, r3
  404ab8:	da07      	bge.n	404aca <__swhatbuf_r+0x22>
  404aba:	2300      	movs	r3, #0
  404abc:	602b      	str	r3, [r5, #0]
  404abe:	89b3      	ldrh	r3, [r6, #12]
  404ac0:	061a      	lsls	r2, r3, #24
  404ac2:	d410      	bmi.n	404ae6 <__swhatbuf_r+0x3e>
  404ac4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404ac8:	e00e      	b.n	404ae8 <__swhatbuf_r+0x40>
  404aca:	aa01      	add	r2, sp, #4
  404acc:	f000 fea6 	bl	40581c <_fstat_r>
  404ad0:	2800      	cmp	r0, #0
  404ad2:	dbf2      	blt.n	404aba <__swhatbuf_r+0x12>
  404ad4:	9a02      	ldr	r2, [sp, #8]
  404ad6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404ada:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
  404ade:	425a      	negs	r2, r3
  404ae0:	415a      	adcs	r2, r3
  404ae2:	602a      	str	r2, [r5, #0]
  404ae4:	e7ee      	b.n	404ac4 <__swhatbuf_r+0x1c>
  404ae6:	2340      	movs	r3, #64	; 0x40
  404ae8:	2000      	movs	r0, #0
  404aea:	6023      	str	r3, [r4, #0]
  404aec:	b010      	add	sp, #64	; 0x40
  404aee:	bd70      	pop	{r4, r5, r6, pc}

00404af0 <__smakebuf_r>:
  404af0:	898b      	ldrh	r3, [r1, #12]
  404af2:	b573      	push	{r0, r1, r4, r5, r6, lr}
  404af4:	079d      	lsls	r5, r3, #30
  404af6:	4606      	mov	r6, r0
  404af8:	460c      	mov	r4, r1
  404afa:	d507      	bpl.n	404b0c <__smakebuf_r+0x1c>
  404afc:	f104 0347 	add.w	r3, r4, #71	; 0x47
  404b00:	6023      	str	r3, [r4, #0]
  404b02:	6123      	str	r3, [r4, #16]
  404b04:	2301      	movs	r3, #1
  404b06:	6163      	str	r3, [r4, #20]
  404b08:	b002      	add	sp, #8
  404b0a:	bd70      	pop	{r4, r5, r6, pc}
  404b0c:	ab01      	add	r3, sp, #4
  404b0e:	466a      	mov	r2, sp
  404b10:	f7ff ffca 	bl	404aa8 <__swhatbuf_r>
  404b14:	9900      	ldr	r1, [sp, #0]
  404b16:	4605      	mov	r5, r0
  404b18:	4630      	mov	r0, r6
  404b1a:	f000 fbad 	bl	405278 <_malloc_r>
  404b1e:	b948      	cbnz	r0, 404b34 <__smakebuf_r+0x44>
  404b20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404b24:	059a      	lsls	r2, r3, #22
  404b26:	d4ef      	bmi.n	404b08 <__smakebuf_r+0x18>
  404b28:	f023 0303 	bic.w	r3, r3, #3
  404b2c:	f043 0302 	orr.w	r3, r3, #2
  404b30:	81a3      	strh	r3, [r4, #12]
  404b32:	e7e3      	b.n	404afc <__smakebuf_r+0xc>
  404b34:	4b0d      	ldr	r3, [pc, #52]	; (404b6c <__smakebuf_r+0x7c>)
  404b36:	62b3      	str	r3, [r6, #40]	; 0x28
  404b38:	89a3      	ldrh	r3, [r4, #12]
  404b3a:	6020      	str	r0, [r4, #0]
  404b3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404b40:	81a3      	strh	r3, [r4, #12]
  404b42:	9b00      	ldr	r3, [sp, #0]
  404b44:	6163      	str	r3, [r4, #20]
  404b46:	9b01      	ldr	r3, [sp, #4]
  404b48:	6120      	str	r0, [r4, #16]
  404b4a:	b15b      	cbz	r3, 404b64 <__smakebuf_r+0x74>
  404b4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404b50:	4630      	mov	r0, r6
  404b52:	f000 fe75 	bl	405840 <_isatty_r>
  404b56:	b128      	cbz	r0, 404b64 <__smakebuf_r+0x74>
  404b58:	89a3      	ldrh	r3, [r4, #12]
  404b5a:	f023 0303 	bic.w	r3, r3, #3
  404b5e:	f043 0301 	orr.w	r3, r3, #1
  404b62:	81a3      	strh	r3, [r4, #12]
  404b64:	89a3      	ldrh	r3, [r4, #12]
  404b66:	431d      	orrs	r5, r3
  404b68:	81a5      	strh	r5, [r4, #12]
  404b6a:	e7cd      	b.n	404b08 <__smakebuf_r+0x18>
  404b6c:	004048f9 	.word	0x004048f9

00404b70 <malloc>:
  404b70:	4b02      	ldr	r3, [pc, #8]	; (404b7c <malloc+0xc>)
  404b72:	4601      	mov	r1, r0
  404b74:	6818      	ldr	r0, [r3, #0]
  404b76:	f000 bb7f 	b.w	405278 <_malloc_r>
  404b7a:	bf00      	nop
  404b7c:	20400048 	.word	0x20400048

00404b80 <memchr>:
  404b80:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404b84:	2a10      	cmp	r2, #16
  404b86:	db2b      	blt.n	404be0 <memchr+0x60>
  404b88:	f010 0f07 	tst.w	r0, #7
  404b8c:	d008      	beq.n	404ba0 <memchr+0x20>
  404b8e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404b92:	3a01      	subs	r2, #1
  404b94:	428b      	cmp	r3, r1
  404b96:	d02d      	beq.n	404bf4 <memchr+0x74>
  404b98:	f010 0f07 	tst.w	r0, #7
  404b9c:	b342      	cbz	r2, 404bf0 <memchr+0x70>
  404b9e:	d1f6      	bne.n	404b8e <memchr+0xe>
  404ba0:	b4f0      	push	{r4, r5, r6, r7}
  404ba2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404ba6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404baa:	f022 0407 	bic.w	r4, r2, #7
  404bae:	f07f 0700 	mvns.w	r7, #0
  404bb2:	2300      	movs	r3, #0
  404bb4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404bb8:	3c08      	subs	r4, #8
  404bba:	ea85 0501 	eor.w	r5, r5, r1
  404bbe:	ea86 0601 	eor.w	r6, r6, r1
  404bc2:	fa85 f547 	uadd8	r5, r5, r7
  404bc6:	faa3 f587 	sel	r5, r3, r7
  404bca:	fa86 f647 	uadd8	r6, r6, r7
  404bce:	faa5 f687 	sel	r6, r5, r7
  404bd2:	b98e      	cbnz	r6, 404bf8 <memchr+0x78>
  404bd4:	d1ee      	bne.n	404bb4 <memchr+0x34>
  404bd6:	bcf0      	pop	{r4, r5, r6, r7}
  404bd8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404bdc:	f002 0207 	and.w	r2, r2, #7
  404be0:	b132      	cbz	r2, 404bf0 <memchr+0x70>
  404be2:	f810 3b01 	ldrb.w	r3, [r0], #1
  404be6:	3a01      	subs	r2, #1
  404be8:	ea83 0301 	eor.w	r3, r3, r1
  404bec:	b113      	cbz	r3, 404bf4 <memchr+0x74>
  404bee:	d1f8      	bne.n	404be2 <memchr+0x62>
  404bf0:	2000      	movs	r0, #0
  404bf2:	4770      	bx	lr
  404bf4:	3801      	subs	r0, #1
  404bf6:	4770      	bx	lr
  404bf8:	2d00      	cmp	r5, #0
  404bfa:	bf06      	itte	eq
  404bfc:	4635      	moveq	r5, r6
  404bfe:	3803      	subeq	r0, #3
  404c00:	3807      	subne	r0, #7
  404c02:	f015 0f01 	tst.w	r5, #1
  404c06:	d107      	bne.n	404c18 <memchr+0x98>
  404c08:	3001      	adds	r0, #1
  404c0a:	f415 7f80 	tst.w	r5, #256	; 0x100
  404c0e:	bf02      	ittt	eq
  404c10:	3001      	addeq	r0, #1
  404c12:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404c16:	3001      	addeq	r0, #1
  404c18:	bcf0      	pop	{r4, r5, r6, r7}
  404c1a:	3801      	subs	r0, #1
  404c1c:	4770      	bx	lr
  404c1e:	bf00      	nop

00404c20 <_Balloc>:
  404c20:	b570      	push	{r4, r5, r6, lr}
  404c22:	6a45      	ldr	r5, [r0, #36]	; 0x24
  404c24:	4604      	mov	r4, r0
  404c26:	460e      	mov	r6, r1
  404c28:	b93d      	cbnz	r5, 404c3a <_Balloc+0x1a>
  404c2a:	2010      	movs	r0, #16
  404c2c:	f7ff ffa0 	bl	404b70 <malloc>
  404c30:	6260      	str	r0, [r4, #36]	; 0x24
  404c32:	6045      	str	r5, [r0, #4]
  404c34:	6085      	str	r5, [r0, #8]
  404c36:	6005      	str	r5, [r0, #0]
  404c38:	60c5      	str	r5, [r0, #12]
  404c3a:	6a65      	ldr	r5, [r4, #36]	; 0x24
  404c3c:	68eb      	ldr	r3, [r5, #12]
  404c3e:	b183      	cbz	r3, 404c62 <_Balloc+0x42>
  404c40:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404c42:	68db      	ldr	r3, [r3, #12]
  404c44:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
  404c48:	b9b8      	cbnz	r0, 404c7a <_Balloc+0x5a>
  404c4a:	2101      	movs	r1, #1
  404c4c:	fa01 f506 	lsl.w	r5, r1, r6
  404c50:	1d6a      	adds	r2, r5, #5
  404c52:	0092      	lsls	r2, r2, #2
  404c54:	4620      	mov	r0, r4
  404c56:	f000 fab3 	bl	4051c0 <_calloc_r>
  404c5a:	b160      	cbz	r0, 404c76 <_Balloc+0x56>
  404c5c:	6046      	str	r6, [r0, #4]
  404c5e:	6085      	str	r5, [r0, #8]
  404c60:	e00e      	b.n	404c80 <_Balloc+0x60>
  404c62:	2221      	movs	r2, #33	; 0x21
  404c64:	2104      	movs	r1, #4
  404c66:	4620      	mov	r0, r4
  404c68:	f000 faaa 	bl	4051c0 <_calloc_r>
  404c6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404c6e:	60e8      	str	r0, [r5, #12]
  404c70:	68db      	ldr	r3, [r3, #12]
  404c72:	2b00      	cmp	r3, #0
  404c74:	d1e4      	bne.n	404c40 <_Balloc+0x20>
  404c76:	2000      	movs	r0, #0
  404c78:	bd70      	pop	{r4, r5, r6, pc}
  404c7a:	6802      	ldr	r2, [r0, #0]
  404c7c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
  404c80:	2300      	movs	r3, #0
  404c82:	6103      	str	r3, [r0, #16]
  404c84:	60c3      	str	r3, [r0, #12]
  404c86:	bd70      	pop	{r4, r5, r6, pc}

00404c88 <_Bfree>:
  404c88:	b570      	push	{r4, r5, r6, lr}
  404c8a:	6a44      	ldr	r4, [r0, #36]	; 0x24
  404c8c:	4606      	mov	r6, r0
  404c8e:	460d      	mov	r5, r1
  404c90:	b93c      	cbnz	r4, 404ca2 <_Bfree+0x1a>
  404c92:	2010      	movs	r0, #16
  404c94:	f7ff ff6c 	bl	404b70 <malloc>
  404c98:	6270      	str	r0, [r6, #36]	; 0x24
  404c9a:	6044      	str	r4, [r0, #4]
  404c9c:	6084      	str	r4, [r0, #8]
  404c9e:	6004      	str	r4, [r0, #0]
  404ca0:	60c4      	str	r4, [r0, #12]
  404ca2:	b13d      	cbz	r5, 404cb4 <_Bfree+0x2c>
  404ca4:	6a73      	ldr	r3, [r6, #36]	; 0x24
  404ca6:	686a      	ldr	r2, [r5, #4]
  404ca8:	68db      	ldr	r3, [r3, #12]
  404caa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404cae:	6029      	str	r1, [r5, #0]
  404cb0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404cb4:	bd70      	pop	{r4, r5, r6, pc}

00404cb6 <__multadd>:
  404cb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404cba:	690d      	ldr	r5, [r1, #16]
  404cbc:	461f      	mov	r7, r3
  404cbe:	4606      	mov	r6, r0
  404cc0:	460c      	mov	r4, r1
  404cc2:	f101 0e14 	add.w	lr, r1, #20
  404cc6:	2300      	movs	r3, #0
  404cc8:	f8de 0000 	ldr.w	r0, [lr]
  404ccc:	b281      	uxth	r1, r0
  404cce:	fb02 7101 	mla	r1, r2, r1, r7
  404cd2:	0c0f      	lsrs	r7, r1, #16
  404cd4:	0c00      	lsrs	r0, r0, #16
  404cd6:	fb02 7000 	mla	r0, r2, r0, r7
  404cda:	b289      	uxth	r1, r1
  404cdc:	3301      	adds	r3, #1
  404cde:	eb01 4100 	add.w	r1, r1, r0, lsl #16
  404ce2:	429d      	cmp	r5, r3
  404ce4:	ea4f 4710 	mov.w	r7, r0, lsr #16
  404ce8:	f84e 1b04 	str.w	r1, [lr], #4
  404cec:	dcec      	bgt.n	404cc8 <__multadd+0x12>
  404cee:	b1d7      	cbz	r7, 404d26 <__multadd+0x70>
  404cf0:	68a3      	ldr	r3, [r4, #8]
  404cf2:	429d      	cmp	r5, r3
  404cf4:	db12      	blt.n	404d1c <__multadd+0x66>
  404cf6:	6861      	ldr	r1, [r4, #4]
  404cf8:	4630      	mov	r0, r6
  404cfa:	3101      	adds	r1, #1
  404cfc:	f7ff ff90 	bl	404c20 <_Balloc>
  404d00:	6922      	ldr	r2, [r4, #16]
  404d02:	3202      	adds	r2, #2
  404d04:	f104 010c 	add.w	r1, r4, #12
  404d08:	4680      	mov	r8, r0
  404d0a:	0092      	lsls	r2, r2, #2
  404d0c:	300c      	adds	r0, #12
  404d0e:	f7fe f999 	bl	403044 <memcpy>
  404d12:	4621      	mov	r1, r4
  404d14:	4630      	mov	r0, r6
  404d16:	f7ff ffb7 	bl	404c88 <_Bfree>
  404d1a:	4644      	mov	r4, r8
  404d1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  404d20:	3501      	adds	r5, #1
  404d22:	615f      	str	r7, [r3, #20]
  404d24:	6125      	str	r5, [r4, #16]
  404d26:	4620      	mov	r0, r4
  404d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404d2c <__hi0bits>:
  404d2c:	0c02      	lsrs	r2, r0, #16
  404d2e:	0412      	lsls	r2, r2, #16
  404d30:	4603      	mov	r3, r0
  404d32:	b9b2      	cbnz	r2, 404d62 <__hi0bits+0x36>
  404d34:	0403      	lsls	r3, r0, #16
  404d36:	2010      	movs	r0, #16
  404d38:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404d3c:	bf04      	itt	eq
  404d3e:	021b      	lsleq	r3, r3, #8
  404d40:	3008      	addeq	r0, #8
  404d42:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404d46:	bf04      	itt	eq
  404d48:	011b      	lsleq	r3, r3, #4
  404d4a:	3004      	addeq	r0, #4
  404d4c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404d50:	bf04      	itt	eq
  404d52:	009b      	lsleq	r3, r3, #2
  404d54:	3002      	addeq	r0, #2
  404d56:	2b00      	cmp	r3, #0
  404d58:	db06      	blt.n	404d68 <__hi0bits+0x3c>
  404d5a:	005b      	lsls	r3, r3, #1
  404d5c:	d503      	bpl.n	404d66 <__hi0bits+0x3a>
  404d5e:	3001      	adds	r0, #1
  404d60:	4770      	bx	lr
  404d62:	2000      	movs	r0, #0
  404d64:	e7e8      	b.n	404d38 <__hi0bits+0xc>
  404d66:	2020      	movs	r0, #32
  404d68:	4770      	bx	lr

00404d6a <__lo0bits>:
  404d6a:	6803      	ldr	r3, [r0, #0]
  404d6c:	f013 0207 	ands.w	r2, r3, #7
  404d70:	4601      	mov	r1, r0
  404d72:	d00b      	beq.n	404d8c <__lo0bits+0x22>
  404d74:	07da      	lsls	r2, r3, #31
  404d76:	d423      	bmi.n	404dc0 <__lo0bits+0x56>
  404d78:	0798      	lsls	r0, r3, #30
  404d7a:	bf49      	itett	mi
  404d7c:	085b      	lsrmi	r3, r3, #1
  404d7e:	089b      	lsrpl	r3, r3, #2
  404d80:	2001      	movmi	r0, #1
  404d82:	600b      	strmi	r3, [r1, #0]
  404d84:	bf5c      	itt	pl
  404d86:	600b      	strpl	r3, [r1, #0]
  404d88:	2002      	movpl	r0, #2
  404d8a:	4770      	bx	lr
  404d8c:	b298      	uxth	r0, r3
  404d8e:	b9a8      	cbnz	r0, 404dbc <__lo0bits+0x52>
  404d90:	0c1b      	lsrs	r3, r3, #16
  404d92:	2010      	movs	r0, #16
  404d94:	f013 0fff 	tst.w	r3, #255	; 0xff
  404d98:	bf04      	itt	eq
  404d9a:	0a1b      	lsreq	r3, r3, #8
  404d9c:	3008      	addeq	r0, #8
  404d9e:	071a      	lsls	r2, r3, #28
  404da0:	bf04      	itt	eq
  404da2:	091b      	lsreq	r3, r3, #4
  404da4:	3004      	addeq	r0, #4
  404da6:	079a      	lsls	r2, r3, #30
  404da8:	bf04      	itt	eq
  404daa:	089b      	lsreq	r3, r3, #2
  404dac:	3002      	addeq	r0, #2
  404dae:	07da      	lsls	r2, r3, #31
  404db0:	d402      	bmi.n	404db8 <__lo0bits+0x4e>
  404db2:	085b      	lsrs	r3, r3, #1
  404db4:	d006      	beq.n	404dc4 <__lo0bits+0x5a>
  404db6:	3001      	adds	r0, #1
  404db8:	600b      	str	r3, [r1, #0]
  404dba:	4770      	bx	lr
  404dbc:	4610      	mov	r0, r2
  404dbe:	e7e9      	b.n	404d94 <__lo0bits+0x2a>
  404dc0:	2000      	movs	r0, #0
  404dc2:	4770      	bx	lr
  404dc4:	2020      	movs	r0, #32
  404dc6:	4770      	bx	lr

00404dc8 <__i2b>:
  404dc8:	b510      	push	{r4, lr}
  404dca:	460c      	mov	r4, r1
  404dcc:	2101      	movs	r1, #1
  404dce:	f7ff ff27 	bl	404c20 <_Balloc>
  404dd2:	2201      	movs	r2, #1
  404dd4:	6144      	str	r4, [r0, #20]
  404dd6:	6102      	str	r2, [r0, #16]
  404dd8:	bd10      	pop	{r4, pc}

00404dda <__multiply>:
  404dda:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404dde:	4614      	mov	r4, r2
  404de0:	690a      	ldr	r2, [r1, #16]
  404de2:	6923      	ldr	r3, [r4, #16]
  404de4:	429a      	cmp	r2, r3
  404de6:	bfb8      	it	lt
  404de8:	460b      	movlt	r3, r1
  404dea:	4689      	mov	r9, r1
  404dec:	bfbc      	itt	lt
  404dee:	46a1      	movlt	r9, r4
  404df0:	461c      	movlt	r4, r3
  404df2:	f8d9 7010 	ldr.w	r7, [r9, #16]
  404df6:	f8d4 a010 	ldr.w	sl, [r4, #16]
  404dfa:	f8d9 3008 	ldr.w	r3, [r9, #8]
  404dfe:	f8d9 1004 	ldr.w	r1, [r9, #4]
  404e02:	eb07 060a 	add.w	r6, r7, sl
  404e06:	429e      	cmp	r6, r3
  404e08:	bfc8      	it	gt
  404e0a:	3101      	addgt	r1, #1
  404e0c:	f7ff ff08 	bl	404c20 <_Balloc>
  404e10:	f100 0514 	add.w	r5, r0, #20
  404e14:	eb05 0886 	add.w	r8, r5, r6, lsl #2
  404e18:	462b      	mov	r3, r5
  404e1a:	2200      	movs	r2, #0
  404e1c:	4543      	cmp	r3, r8
  404e1e:	d316      	bcc.n	404e4e <__multiply+0x74>
  404e20:	f104 0214 	add.w	r2, r4, #20
  404e24:	f109 0114 	add.w	r1, r9, #20
  404e28:	eb02 038a 	add.w	r3, r2, sl, lsl #2
  404e2c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  404e30:	9301      	str	r3, [sp, #4]
  404e32:	9c01      	ldr	r4, [sp, #4]
  404e34:	4294      	cmp	r4, r2
  404e36:	4613      	mov	r3, r2
  404e38:	d80c      	bhi.n	404e54 <__multiply+0x7a>
  404e3a:	2e00      	cmp	r6, #0
  404e3c:	dd03      	ble.n	404e46 <__multiply+0x6c>
  404e3e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  404e42:	2b00      	cmp	r3, #0
  404e44:	d054      	beq.n	404ef0 <__multiply+0x116>
  404e46:	6106      	str	r6, [r0, #16]
  404e48:	b003      	add	sp, #12
  404e4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e4e:	f843 2b04 	str.w	r2, [r3], #4
  404e52:	e7e3      	b.n	404e1c <__multiply+0x42>
  404e54:	f8b3 a000 	ldrh.w	sl, [r3]
  404e58:	3204      	adds	r2, #4
  404e5a:	f1ba 0f00 	cmp.w	sl, #0
  404e5e:	d020      	beq.n	404ea2 <__multiply+0xc8>
  404e60:	46ae      	mov	lr, r5
  404e62:	4689      	mov	r9, r1
  404e64:	f04f 0c00 	mov.w	ip, #0
  404e68:	f859 4b04 	ldr.w	r4, [r9], #4
  404e6c:	f8be b000 	ldrh.w	fp, [lr]
  404e70:	b2a3      	uxth	r3, r4
  404e72:	fb0a b303 	mla	r3, sl, r3, fp
  404e76:	ea4f 4b14 	mov.w	fp, r4, lsr #16
  404e7a:	f8de 4000 	ldr.w	r4, [lr]
  404e7e:	4463      	add	r3, ip
  404e80:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  404e84:	fb0a c40b 	mla	r4, sl, fp, ip
  404e88:	eb04 4413 	add.w	r4, r4, r3, lsr #16
  404e8c:	b29b      	uxth	r3, r3
  404e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  404e92:	454f      	cmp	r7, r9
  404e94:	ea4f 4c14 	mov.w	ip, r4, lsr #16
  404e98:	f84e 3b04 	str.w	r3, [lr], #4
  404e9c:	d8e4      	bhi.n	404e68 <__multiply+0x8e>
  404e9e:	f8ce c000 	str.w	ip, [lr]
  404ea2:	f832 9c02 	ldrh.w	r9, [r2, #-2]
  404ea6:	f1b9 0f00 	cmp.w	r9, #0
  404eaa:	d01f      	beq.n	404eec <__multiply+0x112>
  404eac:	682b      	ldr	r3, [r5, #0]
  404eae:	46ae      	mov	lr, r5
  404eb0:	468c      	mov	ip, r1
  404eb2:	f04f 0a00 	mov.w	sl, #0
  404eb6:	f8bc 4000 	ldrh.w	r4, [ip]
  404eba:	f8be b002 	ldrh.w	fp, [lr, #2]
  404ebe:	fb09 b404 	mla	r4, r9, r4, fp
  404ec2:	44a2      	add	sl, r4
  404ec4:	b29b      	uxth	r3, r3
  404ec6:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
  404eca:	f84e 3b04 	str.w	r3, [lr], #4
  404ece:	f85c 3b04 	ldr.w	r3, [ip], #4
  404ed2:	f8be 4000 	ldrh.w	r4, [lr]
  404ed6:	0c1b      	lsrs	r3, r3, #16
  404ed8:	fb09 4303 	mla	r3, r9, r3, r4
  404edc:	eb03 431a 	add.w	r3, r3, sl, lsr #16
  404ee0:	4567      	cmp	r7, ip
  404ee2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  404ee6:	d8e6      	bhi.n	404eb6 <__multiply+0xdc>
  404ee8:	f8ce 3000 	str.w	r3, [lr]
  404eec:	3504      	adds	r5, #4
  404eee:	e7a0      	b.n	404e32 <__multiply+0x58>
  404ef0:	3e01      	subs	r6, #1
  404ef2:	e7a2      	b.n	404e3a <__multiply+0x60>

00404ef4 <__pow5mult>:
  404ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404ef8:	4615      	mov	r5, r2
  404efa:	f012 0203 	ands.w	r2, r2, #3
  404efe:	4606      	mov	r6, r0
  404f00:	460f      	mov	r7, r1
  404f02:	d007      	beq.n	404f14 <__pow5mult+0x20>
  404f04:	3a01      	subs	r2, #1
  404f06:	4c21      	ldr	r4, [pc, #132]	; (404f8c <__pow5mult+0x98>)
  404f08:	2300      	movs	r3, #0
  404f0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  404f0e:	f7ff fed2 	bl	404cb6 <__multadd>
  404f12:	4607      	mov	r7, r0
  404f14:	10ad      	asrs	r5, r5, #2
  404f16:	d035      	beq.n	404f84 <__pow5mult+0x90>
  404f18:	6a74      	ldr	r4, [r6, #36]	; 0x24
  404f1a:	b93c      	cbnz	r4, 404f2c <__pow5mult+0x38>
  404f1c:	2010      	movs	r0, #16
  404f1e:	f7ff fe27 	bl	404b70 <malloc>
  404f22:	6270      	str	r0, [r6, #36]	; 0x24
  404f24:	6044      	str	r4, [r0, #4]
  404f26:	6084      	str	r4, [r0, #8]
  404f28:	6004      	str	r4, [r0, #0]
  404f2a:	60c4      	str	r4, [r0, #12]
  404f2c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
  404f30:	f8d8 4008 	ldr.w	r4, [r8, #8]
  404f34:	b94c      	cbnz	r4, 404f4a <__pow5mult+0x56>
  404f36:	f240 2171 	movw	r1, #625	; 0x271
  404f3a:	4630      	mov	r0, r6
  404f3c:	f7ff ff44 	bl	404dc8 <__i2b>
  404f40:	2300      	movs	r3, #0
  404f42:	f8c8 0008 	str.w	r0, [r8, #8]
  404f46:	4604      	mov	r4, r0
  404f48:	6003      	str	r3, [r0, #0]
  404f4a:	f04f 0800 	mov.w	r8, #0
  404f4e:	07eb      	lsls	r3, r5, #31
  404f50:	d50a      	bpl.n	404f68 <__pow5mult+0x74>
  404f52:	4639      	mov	r1, r7
  404f54:	4622      	mov	r2, r4
  404f56:	4630      	mov	r0, r6
  404f58:	f7ff ff3f 	bl	404dda <__multiply>
  404f5c:	4639      	mov	r1, r7
  404f5e:	4681      	mov	r9, r0
  404f60:	4630      	mov	r0, r6
  404f62:	f7ff fe91 	bl	404c88 <_Bfree>
  404f66:	464f      	mov	r7, r9
  404f68:	106d      	asrs	r5, r5, #1
  404f6a:	d00b      	beq.n	404f84 <__pow5mult+0x90>
  404f6c:	6820      	ldr	r0, [r4, #0]
  404f6e:	b938      	cbnz	r0, 404f80 <__pow5mult+0x8c>
  404f70:	4622      	mov	r2, r4
  404f72:	4621      	mov	r1, r4
  404f74:	4630      	mov	r0, r6
  404f76:	f7ff ff30 	bl	404dda <__multiply>
  404f7a:	6020      	str	r0, [r4, #0]
  404f7c:	f8c0 8000 	str.w	r8, [r0]
  404f80:	4604      	mov	r4, r0
  404f82:	e7e4      	b.n	404f4e <__pow5mult+0x5a>
  404f84:	4638      	mov	r0, r7
  404f86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404f8a:	bf00      	nop
  404f8c:	00405f20 	.word	0x00405f20

00404f90 <__lshift>:
  404f90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404f94:	460c      	mov	r4, r1
  404f96:	ea4f 1a62 	mov.w	sl, r2, asr #5
  404f9a:	6923      	ldr	r3, [r4, #16]
  404f9c:	6849      	ldr	r1, [r1, #4]
  404f9e:	eb0a 0903 	add.w	r9, sl, r3
  404fa2:	68a3      	ldr	r3, [r4, #8]
  404fa4:	4607      	mov	r7, r0
  404fa6:	4616      	mov	r6, r2
  404fa8:	f109 0501 	add.w	r5, r9, #1
  404fac:	42ab      	cmp	r3, r5
  404fae:	db31      	blt.n	405014 <__lshift+0x84>
  404fb0:	4638      	mov	r0, r7
  404fb2:	f7ff fe35 	bl	404c20 <_Balloc>
  404fb6:	2200      	movs	r2, #0
  404fb8:	4680      	mov	r8, r0
  404fba:	f100 0314 	add.w	r3, r0, #20
  404fbe:	4611      	mov	r1, r2
  404fc0:	4552      	cmp	r2, sl
  404fc2:	db2a      	blt.n	40501a <__lshift+0x8a>
  404fc4:	6920      	ldr	r0, [r4, #16]
  404fc6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
  404fca:	f104 0114 	add.w	r1, r4, #20
  404fce:	f016 021f 	ands.w	r2, r6, #31
  404fd2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  404fd6:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
  404fda:	d022      	beq.n	405022 <__lshift+0x92>
  404fdc:	f1c2 0c20 	rsb	ip, r2, #32
  404fe0:	2000      	movs	r0, #0
  404fe2:	680e      	ldr	r6, [r1, #0]
  404fe4:	4096      	lsls	r6, r2
  404fe6:	4330      	orrs	r0, r6
  404fe8:	f843 0b04 	str.w	r0, [r3], #4
  404fec:	f851 0b04 	ldr.w	r0, [r1], #4
  404ff0:	458e      	cmp	lr, r1
  404ff2:	fa20 f00c 	lsr.w	r0, r0, ip
  404ff6:	d8f4      	bhi.n	404fe2 <__lshift+0x52>
  404ff8:	6018      	str	r0, [r3, #0]
  404ffa:	b108      	cbz	r0, 405000 <__lshift+0x70>
  404ffc:	f109 0502 	add.w	r5, r9, #2
  405000:	3d01      	subs	r5, #1
  405002:	4638      	mov	r0, r7
  405004:	f8c8 5010 	str.w	r5, [r8, #16]
  405008:	4621      	mov	r1, r4
  40500a:	f7ff fe3d 	bl	404c88 <_Bfree>
  40500e:	4640      	mov	r0, r8
  405010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405014:	3101      	adds	r1, #1
  405016:	005b      	lsls	r3, r3, #1
  405018:	e7c8      	b.n	404fac <__lshift+0x1c>
  40501a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40501e:	3201      	adds	r2, #1
  405020:	e7ce      	b.n	404fc0 <__lshift+0x30>
  405022:	3b04      	subs	r3, #4
  405024:	f851 2b04 	ldr.w	r2, [r1], #4
  405028:	f843 2f04 	str.w	r2, [r3, #4]!
  40502c:	458e      	cmp	lr, r1
  40502e:	d8f9      	bhi.n	405024 <__lshift+0x94>
  405030:	e7e6      	b.n	405000 <__lshift+0x70>

00405032 <__mcmp>:
  405032:	6903      	ldr	r3, [r0, #16]
  405034:	690a      	ldr	r2, [r1, #16]
  405036:	1a9b      	subs	r3, r3, r2
  405038:	b530      	push	{r4, r5, lr}
  40503a:	d10c      	bne.n	405056 <__mcmp+0x24>
  40503c:	0092      	lsls	r2, r2, #2
  40503e:	3014      	adds	r0, #20
  405040:	3114      	adds	r1, #20
  405042:	1884      	adds	r4, r0, r2
  405044:	4411      	add	r1, r2
  405046:	f854 5d04 	ldr.w	r5, [r4, #-4]!
  40504a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40504e:	4295      	cmp	r5, r2
  405050:	d003      	beq.n	40505a <__mcmp+0x28>
  405052:	d305      	bcc.n	405060 <__mcmp+0x2e>
  405054:	2301      	movs	r3, #1
  405056:	4618      	mov	r0, r3
  405058:	bd30      	pop	{r4, r5, pc}
  40505a:	42a0      	cmp	r0, r4
  40505c:	d3f3      	bcc.n	405046 <__mcmp+0x14>
  40505e:	e7fa      	b.n	405056 <__mcmp+0x24>
  405060:	f04f 33ff 	mov.w	r3, #4294967295
  405064:	e7f7      	b.n	405056 <__mcmp+0x24>

00405066 <__mdiff>:
  405066:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40506a:	460d      	mov	r5, r1
  40506c:	4607      	mov	r7, r0
  40506e:	4611      	mov	r1, r2
  405070:	4628      	mov	r0, r5
  405072:	4614      	mov	r4, r2
  405074:	f7ff ffdd 	bl	405032 <__mcmp>
  405078:	1e06      	subs	r6, r0, #0
  40507a:	d108      	bne.n	40508e <__mdiff+0x28>
  40507c:	4631      	mov	r1, r6
  40507e:	4638      	mov	r0, r7
  405080:	f7ff fdce 	bl	404c20 <_Balloc>
  405084:	2301      	movs	r3, #1
  405086:	6103      	str	r3, [r0, #16]
  405088:	6146      	str	r6, [r0, #20]
  40508a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40508e:	bfa4      	itt	ge
  405090:	4623      	movge	r3, r4
  405092:	462c      	movge	r4, r5
  405094:	4638      	mov	r0, r7
  405096:	6861      	ldr	r1, [r4, #4]
  405098:	bfa6      	itte	ge
  40509a:	461d      	movge	r5, r3
  40509c:	2600      	movge	r6, #0
  40509e:	2601      	movlt	r6, #1
  4050a0:	f7ff fdbe 	bl	404c20 <_Balloc>
  4050a4:	692b      	ldr	r3, [r5, #16]
  4050a6:	60c6      	str	r6, [r0, #12]
  4050a8:	6926      	ldr	r6, [r4, #16]
  4050aa:	f105 0914 	add.w	r9, r5, #20
  4050ae:	f104 0214 	add.w	r2, r4, #20
  4050b2:	eb02 0786 	add.w	r7, r2, r6, lsl #2
  4050b6:	eb09 0883 	add.w	r8, r9, r3, lsl #2
  4050ba:	f100 0514 	add.w	r5, r0, #20
  4050be:	f04f 0c00 	mov.w	ip, #0
  4050c2:	f852 ab04 	ldr.w	sl, [r2], #4
  4050c6:	f859 4b04 	ldr.w	r4, [r9], #4
  4050ca:	fa1c f18a 	uxtah	r1, ip, sl
  4050ce:	b2a3      	uxth	r3, r4
  4050d0:	1ac9      	subs	r1, r1, r3
  4050d2:	0c23      	lsrs	r3, r4, #16
  4050d4:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
  4050d8:	eb03 4321 	add.w	r3, r3, r1, asr #16
  4050dc:	b289      	uxth	r1, r1
  4050de:	ea4f 4c23 	mov.w	ip, r3, asr #16
  4050e2:	45c8      	cmp	r8, r9
  4050e4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  4050e8:	4696      	mov	lr, r2
  4050ea:	f845 3b04 	str.w	r3, [r5], #4
  4050ee:	d8e8      	bhi.n	4050c2 <__mdiff+0x5c>
  4050f0:	45be      	cmp	lr, r7
  4050f2:	d305      	bcc.n	405100 <__mdiff+0x9a>
  4050f4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  4050f8:	b18b      	cbz	r3, 40511e <__mdiff+0xb8>
  4050fa:	6106      	str	r6, [r0, #16]
  4050fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405100:	f85e 1b04 	ldr.w	r1, [lr], #4
  405104:	fa1c f381 	uxtah	r3, ip, r1
  405108:	141a      	asrs	r2, r3, #16
  40510a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
  40510e:	b29b      	uxth	r3, r3
  405110:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405114:	ea4f 4c22 	mov.w	ip, r2, asr #16
  405118:	f845 3b04 	str.w	r3, [r5], #4
  40511c:	e7e8      	b.n	4050f0 <__mdiff+0x8a>
  40511e:	3e01      	subs	r6, #1
  405120:	e7e8      	b.n	4050f4 <__mdiff+0x8e>

00405122 <__d2b>:
  405122:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  405126:	2101      	movs	r1, #1
  405128:	461c      	mov	r4, r3
  40512a:	4690      	mov	r8, r2
  40512c:	9e08      	ldr	r6, [sp, #32]
  40512e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405130:	f7ff fd76 	bl	404c20 <_Balloc>
  405134:	f3c4 0213 	ubfx	r2, r4, #0, #20
  405138:	f3c4 540a 	ubfx	r4, r4, #20, #11
  40513c:	4607      	mov	r7, r0
  40513e:	bb34      	cbnz	r4, 40518e <__d2b+0x6c>
  405140:	9201      	str	r2, [sp, #4]
  405142:	f1b8 0f00 	cmp.w	r8, #0
  405146:	d027      	beq.n	405198 <__d2b+0x76>
  405148:	a802      	add	r0, sp, #8
  40514a:	f840 8d08 	str.w	r8, [r0, #-8]!
  40514e:	f7ff fe0c 	bl	404d6a <__lo0bits>
  405152:	9900      	ldr	r1, [sp, #0]
  405154:	b1f0      	cbz	r0, 405194 <__d2b+0x72>
  405156:	9a01      	ldr	r2, [sp, #4]
  405158:	f1c0 0320 	rsb	r3, r0, #32
  40515c:	fa02 f303 	lsl.w	r3, r2, r3
  405160:	430b      	orrs	r3, r1
  405162:	40c2      	lsrs	r2, r0
  405164:	617b      	str	r3, [r7, #20]
  405166:	9201      	str	r2, [sp, #4]
  405168:	9b01      	ldr	r3, [sp, #4]
  40516a:	61bb      	str	r3, [r7, #24]
  40516c:	2b00      	cmp	r3, #0
  40516e:	bf14      	ite	ne
  405170:	2102      	movne	r1, #2
  405172:	2101      	moveq	r1, #1
  405174:	6139      	str	r1, [r7, #16]
  405176:	b1c4      	cbz	r4, 4051aa <__d2b+0x88>
  405178:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
  40517c:	4404      	add	r4, r0
  40517e:	6034      	str	r4, [r6, #0]
  405180:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  405184:	6028      	str	r0, [r5, #0]
  405186:	4638      	mov	r0, r7
  405188:	b002      	add	sp, #8
  40518a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40518e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  405192:	e7d5      	b.n	405140 <__d2b+0x1e>
  405194:	6179      	str	r1, [r7, #20]
  405196:	e7e7      	b.n	405168 <__d2b+0x46>
  405198:	a801      	add	r0, sp, #4
  40519a:	f7ff fde6 	bl	404d6a <__lo0bits>
  40519e:	9b01      	ldr	r3, [sp, #4]
  4051a0:	617b      	str	r3, [r7, #20]
  4051a2:	2101      	movs	r1, #1
  4051a4:	6139      	str	r1, [r7, #16]
  4051a6:	3020      	adds	r0, #32
  4051a8:	e7e5      	b.n	405176 <__d2b+0x54>
  4051aa:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  4051ae:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4051b2:	6030      	str	r0, [r6, #0]
  4051b4:	6918      	ldr	r0, [r3, #16]
  4051b6:	f7ff fdb9 	bl	404d2c <__hi0bits>
  4051ba:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4051be:	e7e1      	b.n	405184 <__d2b+0x62>

004051c0 <_calloc_r>:
  4051c0:	b538      	push	{r3, r4, r5, lr}
  4051c2:	fb02 f401 	mul.w	r4, r2, r1
  4051c6:	4621      	mov	r1, r4
  4051c8:	f000 f856 	bl	405278 <_malloc_r>
  4051cc:	4605      	mov	r5, r0
  4051ce:	b118      	cbz	r0, 4051d8 <_calloc_r+0x18>
  4051d0:	4622      	mov	r2, r4
  4051d2:	2100      	movs	r1, #0
  4051d4:	f7fd ff41 	bl	40305a <memset>
  4051d8:	4628      	mov	r0, r5
  4051da:	bd38      	pop	{r3, r4, r5, pc}

004051dc <_free_r>:
  4051dc:	b538      	push	{r3, r4, r5, lr}
  4051de:	4605      	mov	r5, r0
  4051e0:	2900      	cmp	r1, #0
  4051e2:	d045      	beq.n	405270 <_free_r+0x94>
  4051e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
  4051e8:	1f0c      	subs	r4, r1, #4
  4051ea:	2b00      	cmp	r3, #0
  4051ec:	bfb8      	it	lt
  4051ee:	18e4      	addlt	r4, r4, r3
  4051f0:	f000 fb5a 	bl	4058a8 <__malloc_lock>
  4051f4:	4a1f      	ldr	r2, [pc, #124]	; (405274 <_free_r+0x98>)
  4051f6:	6813      	ldr	r3, [r2, #0]
  4051f8:	4610      	mov	r0, r2
  4051fa:	b933      	cbnz	r3, 40520a <_free_r+0x2e>
  4051fc:	6063      	str	r3, [r4, #4]
  4051fe:	6014      	str	r4, [r2, #0]
  405200:	4628      	mov	r0, r5
  405202:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405206:	f000 bb50 	b.w	4058aa <__malloc_unlock>
  40520a:	42a3      	cmp	r3, r4
  40520c:	d90c      	bls.n	405228 <_free_r+0x4c>
  40520e:	6821      	ldr	r1, [r4, #0]
  405210:	1862      	adds	r2, r4, r1
  405212:	4293      	cmp	r3, r2
  405214:	bf04      	itt	eq
  405216:	681a      	ldreq	r2, [r3, #0]
  405218:	685b      	ldreq	r3, [r3, #4]
  40521a:	6063      	str	r3, [r4, #4]
  40521c:	bf04      	itt	eq
  40521e:	1852      	addeq	r2, r2, r1
  405220:	6022      	streq	r2, [r4, #0]
  405222:	6004      	str	r4, [r0, #0]
  405224:	e7ec      	b.n	405200 <_free_r+0x24>
  405226:	4613      	mov	r3, r2
  405228:	685a      	ldr	r2, [r3, #4]
  40522a:	b10a      	cbz	r2, 405230 <_free_r+0x54>
  40522c:	42a2      	cmp	r2, r4
  40522e:	d9fa      	bls.n	405226 <_free_r+0x4a>
  405230:	6819      	ldr	r1, [r3, #0]
  405232:	1858      	adds	r0, r3, r1
  405234:	42a0      	cmp	r0, r4
  405236:	d10b      	bne.n	405250 <_free_r+0x74>
  405238:	6820      	ldr	r0, [r4, #0]
  40523a:	4401      	add	r1, r0
  40523c:	1858      	adds	r0, r3, r1
  40523e:	4282      	cmp	r2, r0
  405240:	6019      	str	r1, [r3, #0]
  405242:	d1dd      	bne.n	405200 <_free_r+0x24>
  405244:	6810      	ldr	r0, [r2, #0]
  405246:	6852      	ldr	r2, [r2, #4]
  405248:	605a      	str	r2, [r3, #4]
  40524a:	4401      	add	r1, r0
  40524c:	6019      	str	r1, [r3, #0]
  40524e:	e7d7      	b.n	405200 <_free_r+0x24>
  405250:	d902      	bls.n	405258 <_free_r+0x7c>
  405252:	230c      	movs	r3, #12
  405254:	602b      	str	r3, [r5, #0]
  405256:	e7d3      	b.n	405200 <_free_r+0x24>
  405258:	6820      	ldr	r0, [r4, #0]
  40525a:	1821      	adds	r1, r4, r0
  40525c:	428a      	cmp	r2, r1
  40525e:	bf04      	itt	eq
  405260:	6811      	ldreq	r1, [r2, #0]
  405262:	6852      	ldreq	r2, [r2, #4]
  405264:	6062      	str	r2, [r4, #4]
  405266:	bf04      	itt	eq
  405268:	1809      	addeq	r1, r1, r0
  40526a:	6021      	streq	r1, [r4, #0]
  40526c:	605c      	str	r4, [r3, #4]
  40526e:	e7c7      	b.n	405200 <_free_r+0x24>
  405270:	bd38      	pop	{r3, r4, r5, pc}
  405272:	bf00      	nop
  405274:	204004c0 	.word	0x204004c0

00405278 <_malloc_r>:
  405278:	b570      	push	{r4, r5, r6, lr}
  40527a:	1ccd      	adds	r5, r1, #3
  40527c:	f025 0503 	bic.w	r5, r5, #3
  405280:	3508      	adds	r5, #8
  405282:	2d0c      	cmp	r5, #12
  405284:	bf38      	it	cc
  405286:	250c      	movcc	r5, #12
  405288:	2d00      	cmp	r5, #0
  40528a:	4606      	mov	r6, r0
  40528c:	db01      	blt.n	405292 <_malloc_r+0x1a>
  40528e:	42a9      	cmp	r1, r5
  405290:	d903      	bls.n	40529a <_malloc_r+0x22>
  405292:	230c      	movs	r3, #12
  405294:	6033      	str	r3, [r6, #0]
  405296:	2000      	movs	r0, #0
  405298:	bd70      	pop	{r4, r5, r6, pc}
  40529a:	f000 fb05 	bl	4058a8 <__malloc_lock>
  40529e:	4a23      	ldr	r2, [pc, #140]	; (40532c <_malloc_r+0xb4>)
  4052a0:	6814      	ldr	r4, [r2, #0]
  4052a2:	4621      	mov	r1, r4
  4052a4:	b991      	cbnz	r1, 4052cc <_malloc_r+0x54>
  4052a6:	4c22      	ldr	r4, [pc, #136]	; (405330 <_malloc_r+0xb8>)
  4052a8:	6823      	ldr	r3, [r4, #0]
  4052aa:	b91b      	cbnz	r3, 4052b4 <_malloc_r+0x3c>
  4052ac:	4630      	mov	r0, r6
  4052ae:	f000 f97f 	bl	4055b0 <_sbrk_r>
  4052b2:	6020      	str	r0, [r4, #0]
  4052b4:	4629      	mov	r1, r5
  4052b6:	4630      	mov	r0, r6
  4052b8:	f000 f97a 	bl	4055b0 <_sbrk_r>
  4052bc:	1c43      	adds	r3, r0, #1
  4052be:	d126      	bne.n	40530e <_malloc_r+0x96>
  4052c0:	230c      	movs	r3, #12
  4052c2:	6033      	str	r3, [r6, #0]
  4052c4:	4630      	mov	r0, r6
  4052c6:	f000 faf0 	bl	4058aa <__malloc_unlock>
  4052ca:	e7e4      	b.n	405296 <_malloc_r+0x1e>
  4052cc:	680b      	ldr	r3, [r1, #0]
  4052ce:	1b5b      	subs	r3, r3, r5
  4052d0:	d41a      	bmi.n	405308 <_malloc_r+0x90>
  4052d2:	2b0b      	cmp	r3, #11
  4052d4:	d90f      	bls.n	4052f6 <_malloc_r+0x7e>
  4052d6:	600b      	str	r3, [r1, #0]
  4052d8:	50cd      	str	r5, [r1, r3]
  4052da:	18cc      	adds	r4, r1, r3
  4052dc:	4630      	mov	r0, r6
  4052de:	f000 fae4 	bl	4058aa <__malloc_unlock>
  4052e2:	f104 000b 	add.w	r0, r4, #11
  4052e6:	1d23      	adds	r3, r4, #4
  4052e8:	f020 0007 	bic.w	r0, r0, #7
  4052ec:	1ac3      	subs	r3, r0, r3
  4052ee:	d01b      	beq.n	405328 <_malloc_r+0xb0>
  4052f0:	425a      	negs	r2, r3
  4052f2:	50e2      	str	r2, [r4, r3]
  4052f4:	bd70      	pop	{r4, r5, r6, pc}
  4052f6:	428c      	cmp	r4, r1
  4052f8:	bf0d      	iteet	eq
  4052fa:	6863      	ldreq	r3, [r4, #4]
  4052fc:	684b      	ldrne	r3, [r1, #4]
  4052fe:	6063      	strne	r3, [r4, #4]
  405300:	6013      	streq	r3, [r2, #0]
  405302:	bf18      	it	ne
  405304:	460c      	movne	r4, r1
  405306:	e7e9      	b.n	4052dc <_malloc_r+0x64>
  405308:	460c      	mov	r4, r1
  40530a:	6849      	ldr	r1, [r1, #4]
  40530c:	e7ca      	b.n	4052a4 <_malloc_r+0x2c>
  40530e:	1cc4      	adds	r4, r0, #3
  405310:	f024 0403 	bic.w	r4, r4, #3
  405314:	42a0      	cmp	r0, r4
  405316:	d005      	beq.n	405324 <_malloc_r+0xac>
  405318:	1a21      	subs	r1, r4, r0
  40531a:	4630      	mov	r0, r6
  40531c:	f000 f948 	bl	4055b0 <_sbrk_r>
  405320:	3001      	adds	r0, #1
  405322:	d0cd      	beq.n	4052c0 <_malloc_r+0x48>
  405324:	6025      	str	r5, [r4, #0]
  405326:	e7d9      	b.n	4052dc <_malloc_r+0x64>
  405328:	bd70      	pop	{r4, r5, r6, pc}
  40532a:	bf00      	nop
  40532c:	204004c0 	.word	0x204004c0
  405330:	204004c4 	.word	0x204004c4

00405334 <__sfputc_r>:
  405334:	6893      	ldr	r3, [r2, #8]
  405336:	3b01      	subs	r3, #1
  405338:	2b00      	cmp	r3, #0
  40533a:	b410      	push	{r4}
  40533c:	6093      	str	r3, [r2, #8]
  40533e:	da08      	bge.n	405352 <__sfputc_r+0x1e>
  405340:	6994      	ldr	r4, [r2, #24]
  405342:	42a3      	cmp	r3, r4
  405344:	db02      	blt.n	40534c <__sfputc_r+0x18>
  405346:	b2cb      	uxtb	r3, r1
  405348:	2b0a      	cmp	r3, #10
  40534a:	d102      	bne.n	405352 <__sfputc_r+0x1e>
  40534c:	bc10      	pop	{r4}
  40534e:	f000 b983 	b.w	405658 <__swbuf_r>
  405352:	6813      	ldr	r3, [r2, #0]
  405354:	1c58      	adds	r0, r3, #1
  405356:	6010      	str	r0, [r2, #0]
  405358:	7019      	strb	r1, [r3, #0]
  40535a:	b2c8      	uxtb	r0, r1
  40535c:	bc10      	pop	{r4}
  40535e:	4770      	bx	lr

00405360 <__sfputs_r>:
  405360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405362:	4606      	mov	r6, r0
  405364:	460f      	mov	r7, r1
  405366:	4614      	mov	r4, r2
  405368:	18d5      	adds	r5, r2, r3
  40536a:	42ac      	cmp	r4, r5
  40536c:	d101      	bne.n	405372 <__sfputs_r+0x12>
  40536e:	2000      	movs	r0, #0
  405370:	e007      	b.n	405382 <__sfputs_r+0x22>
  405372:	463a      	mov	r2, r7
  405374:	f814 1b01 	ldrb.w	r1, [r4], #1
  405378:	4630      	mov	r0, r6
  40537a:	f7ff ffdb 	bl	405334 <__sfputc_r>
  40537e:	1c43      	adds	r3, r0, #1
  405380:	d1f3      	bne.n	40536a <__sfputs_r+0xa>
  405382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00405384 <_vfiprintf_r>:
  405384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405388:	b09d      	sub	sp, #116	; 0x74
  40538a:	460c      	mov	r4, r1
  40538c:	4617      	mov	r7, r2
  40538e:	9303      	str	r3, [sp, #12]
  405390:	4606      	mov	r6, r0
  405392:	b118      	cbz	r0, 40539c <_vfiprintf_r+0x18>
  405394:	6983      	ldr	r3, [r0, #24]
  405396:	b90b      	cbnz	r3, 40539c <_vfiprintf_r+0x18>
  405398:	f7ff faee 	bl	404978 <__sinit>
  40539c:	4b7c      	ldr	r3, [pc, #496]	; (405590 <_vfiprintf_r+0x20c>)
  40539e:	429c      	cmp	r4, r3
  4053a0:	d157      	bne.n	405452 <_vfiprintf_r+0xce>
  4053a2:	6874      	ldr	r4, [r6, #4]
  4053a4:	89a3      	ldrh	r3, [r4, #12]
  4053a6:	0718      	lsls	r0, r3, #28
  4053a8:	d55d      	bpl.n	405466 <_vfiprintf_r+0xe2>
  4053aa:	6923      	ldr	r3, [r4, #16]
  4053ac:	2b00      	cmp	r3, #0
  4053ae:	d05a      	beq.n	405466 <_vfiprintf_r+0xe2>
  4053b0:	2300      	movs	r3, #0
  4053b2:	9309      	str	r3, [sp, #36]	; 0x24
  4053b4:	2320      	movs	r3, #32
  4053b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  4053ba:	2330      	movs	r3, #48	; 0x30
  4053bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  4053c0:	f04f 0b01 	mov.w	fp, #1
  4053c4:	46b8      	mov	r8, r7
  4053c6:	4645      	mov	r5, r8
  4053c8:	f815 3b01 	ldrb.w	r3, [r5], #1
  4053cc:	2b00      	cmp	r3, #0
  4053ce:	d155      	bne.n	40547c <_vfiprintf_r+0xf8>
  4053d0:	ebb8 0a07 	subs.w	sl, r8, r7
  4053d4:	d00b      	beq.n	4053ee <_vfiprintf_r+0x6a>
  4053d6:	4653      	mov	r3, sl
  4053d8:	463a      	mov	r2, r7
  4053da:	4621      	mov	r1, r4
  4053dc:	4630      	mov	r0, r6
  4053de:	f7ff ffbf 	bl	405360 <__sfputs_r>
  4053e2:	3001      	adds	r0, #1
  4053e4:	f000 80c4 	beq.w	405570 <_vfiprintf_r+0x1ec>
  4053e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4053ea:	4453      	add	r3, sl
  4053ec:	9309      	str	r3, [sp, #36]	; 0x24
  4053ee:	f898 3000 	ldrb.w	r3, [r8]
  4053f2:	2b00      	cmp	r3, #0
  4053f4:	f000 80bc 	beq.w	405570 <_vfiprintf_r+0x1ec>
  4053f8:	2300      	movs	r3, #0
  4053fa:	f04f 32ff 	mov.w	r2, #4294967295
  4053fe:	9304      	str	r3, [sp, #16]
  405400:	9307      	str	r3, [sp, #28]
  405402:	9205      	str	r2, [sp, #20]
  405404:	9306      	str	r3, [sp, #24]
  405406:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  40540a:	931a      	str	r3, [sp, #104]	; 0x68
  40540c:	2205      	movs	r2, #5
  40540e:	7829      	ldrb	r1, [r5, #0]
  405410:	4860      	ldr	r0, [pc, #384]	; (405594 <_vfiprintf_r+0x210>)
  405412:	f7ff fbb5 	bl	404b80 <memchr>
  405416:	f105 0801 	add.w	r8, r5, #1
  40541a:	9b04      	ldr	r3, [sp, #16]
  40541c:	2800      	cmp	r0, #0
  40541e:	d131      	bne.n	405484 <_vfiprintf_r+0x100>
  405420:	06d9      	lsls	r1, r3, #27
  405422:	bf44      	itt	mi
  405424:	2220      	movmi	r2, #32
  405426:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  40542a:	071a      	lsls	r2, r3, #28
  40542c:	bf44      	itt	mi
  40542e:	222b      	movmi	r2, #43	; 0x2b
  405430:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  405434:	782a      	ldrb	r2, [r5, #0]
  405436:	2a2a      	cmp	r2, #42	; 0x2a
  405438:	d02c      	beq.n	405494 <_vfiprintf_r+0x110>
  40543a:	9a07      	ldr	r2, [sp, #28]
  40543c:	2100      	movs	r1, #0
  40543e:	200a      	movs	r0, #10
  405440:	46a8      	mov	r8, r5
  405442:	3501      	adds	r5, #1
  405444:	f898 3000 	ldrb.w	r3, [r8]
  405448:	3b30      	subs	r3, #48	; 0x30
  40544a:	2b09      	cmp	r3, #9
  40544c:	d96d      	bls.n	40552a <_vfiprintf_r+0x1a6>
  40544e:	b371      	cbz	r1, 4054ae <_vfiprintf_r+0x12a>
  405450:	e026      	b.n	4054a0 <_vfiprintf_r+0x11c>
  405452:	4b51      	ldr	r3, [pc, #324]	; (405598 <_vfiprintf_r+0x214>)
  405454:	429c      	cmp	r4, r3
  405456:	d101      	bne.n	40545c <_vfiprintf_r+0xd8>
  405458:	68b4      	ldr	r4, [r6, #8]
  40545a:	e7a3      	b.n	4053a4 <_vfiprintf_r+0x20>
  40545c:	4b4f      	ldr	r3, [pc, #316]	; (40559c <_vfiprintf_r+0x218>)
  40545e:	429c      	cmp	r4, r3
  405460:	bf08      	it	eq
  405462:	68f4      	ldreq	r4, [r6, #12]
  405464:	e79e      	b.n	4053a4 <_vfiprintf_r+0x20>
  405466:	4621      	mov	r1, r4
  405468:	4630      	mov	r0, r6
  40546a:	f000 f959 	bl	405720 <__swsetup_r>
  40546e:	2800      	cmp	r0, #0
  405470:	d09e      	beq.n	4053b0 <_vfiprintf_r+0x2c>
  405472:	f04f 30ff 	mov.w	r0, #4294967295
  405476:	b01d      	add	sp, #116	; 0x74
  405478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40547c:	2b25      	cmp	r3, #37	; 0x25
  40547e:	d0a7      	beq.n	4053d0 <_vfiprintf_r+0x4c>
  405480:	46a8      	mov	r8, r5
  405482:	e7a0      	b.n	4053c6 <_vfiprintf_r+0x42>
  405484:	4a43      	ldr	r2, [pc, #268]	; (405594 <_vfiprintf_r+0x210>)
  405486:	1a80      	subs	r0, r0, r2
  405488:	fa0b f000 	lsl.w	r0, fp, r0
  40548c:	4318      	orrs	r0, r3
  40548e:	9004      	str	r0, [sp, #16]
  405490:	4645      	mov	r5, r8
  405492:	e7bb      	b.n	40540c <_vfiprintf_r+0x88>
  405494:	9a03      	ldr	r2, [sp, #12]
  405496:	1d11      	adds	r1, r2, #4
  405498:	6812      	ldr	r2, [r2, #0]
  40549a:	9103      	str	r1, [sp, #12]
  40549c:	2a00      	cmp	r2, #0
  40549e:	db01      	blt.n	4054a4 <_vfiprintf_r+0x120>
  4054a0:	9207      	str	r2, [sp, #28]
  4054a2:	e004      	b.n	4054ae <_vfiprintf_r+0x12a>
  4054a4:	4252      	negs	r2, r2
  4054a6:	f043 0302 	orr.w	r3, r3, #2
  4054aa:	9207      	str	r2, [sp, #28]
  4054ac:	9304      	str	r3, [sp, #16]
  4054ae:	f898 3000 	ldrb.w	r3, [r8]
  4054b2:	2b2e      	cmp	r3, #46	; 0x2e
  4054b4:	d110      	bne.n	4054d8 <_vfiprintf_r+0x154>
  4054b6:	f898 3001 	ldrb.w	r3, [r8, #1]
  4054ba:	2b2a      	cmp	r3, #42	; 0x2a
  4054bc:	f108 0101 	add.w	r1, r8, #1
  4054c0:	d137      	bne.n	405532 <_vfiprintf_r+0x1ae>
  4054c2:	9b03      	ldr	r3, [sp, #12]
  4054c4:	1d1a      	adds	r2, r3, #4
  4054c6:	681b      	ldr	r3, [r3, #0]
  4054c8:	9203      	str	r2, [sp, #12]
  4054ca:	2b00      	cmp	r3, #0
  4054cc:	bfb8      	it	lt
  4054ce:	f04f 33ff 	movlt.w	r3, #4294967295
  4054d2:	f108 0802 	add.w	r8, r8, #2
  4054d6:	9305      	str	r3, [sp, #20]
  4054d8:	4d31      	ldr	r5, [pc, #196]	; (4055a0 <_vfiprintf_r+0x21c>)
  4054da:	f898 1000 	ldrb.w	r1, [r8]
  4054de:	2203      	movs	r2, #3
  4054e0:	4628      	mov	r0, r5
  4054e2:	f7ff fb4d 	bl	404b80 <memchr>
  4054e6:	b140      	cbz	r0, 4054fa <_vfiprintf_r+0x176>
  4054e8:	2340      	movs	r3, #64	; 0x40
  4054ea:	1b40      	subs	r0, r0, r5
  4054ec:	fa03 f000 	lsl.w	r0, r3, r0
  4054f0:	9b04      	ldr	r3, [sp, #16]
  4054f2:	4303      	orrs	r3, r0
  4054f4:	9304      	str	r3, [sp, #16]
  4054f6:	f108 0801 	add.w	r8, r8, #1
  4054fa:	f898 1000 	ldrb.w	r1, [r8]
  4054fe:	4829      	ldr	r0, [pc, #164]	; (4055a4 <_vfiprintf_r+0x220>)
  405500:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  405504:	2206      	movs	r2, #6
  405506:	f108 0701 	add.w	r7, r8, #1
  40550a:	f7ff fb39 	bl	404b80 <memchr>
  40550e:	2800      	cmp	r0, #0
  405510:	d034      	beq.n	40557c <_vfiprintf_r+0x1f8>
  405512:	4b25      	ldr	r3, [pc, #148]	; (4055a8 <_vfiprintf_r+0x224>)
  405514:	bb03      	cbnz	r3, 405558 <_vfiprintf_r+0x1d4>
  405516:	9b03      	ldr	r3, [sp, #12]
  405518:	3307      	adds	r3, #7
  40551a:	f023 0307 	bic.w	r3, r3, #7
  40551e:	3308      	adds	r3, #8
  405520:	9303      	str	r3, [sp, #12]
  405522:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405524:	444b      	add	r3, r9
  405526:	9309      	str	r3, [sp, #36]	; 0x24
  405528:	e74c      	b.n	4053c4 <_vfiprintf_r+0x40>
  40552a:	fb00 3202 	mla	r2, r0, r2, r3
  40552e:	2101      	movs	r1, #1
  405530:	e786      	b.n	405440 <_vfiprintf_r+0xbc>
  405532:	2300      	movs	r3, #0
  405534:	9305      	str	r3, [sp, #20]
  405536:	4618      	mov	r0, r3
  405538:	250a      	movs	r5, #10
  40553a:	4688      	mov	r8, r1
  40553c:	3101      	adds	r1, #1
  40553e:	f898 2000 	ldrb.w	r2, [r8]
  405542:	3a30      	subs	r2, #48	; 0x30
  405544:	2a09      	cmp	r2, #9
  405546:	d903      	bls.n	405550 <_vfiprintf_r+0x1cc>
  405548:	2b00      	cmp	r3, #0
  40554a:	d0c5      	beq.n	4054d8 <_vfiprintf_r+0x154>
  40554c:	9005      	str	r0, [sp, #20]
  40554e:	e7c3      	b.n	4054d8 <_vfiprintf_r+0x154>
  405550:	fb05 2000 	mla	r0, r5, r0, r2
  405554:	2301      	movs	r3, #1
  405556:	e7f0      	b.n	40553a <_vfiprintf_r+0x1b6>
  405558:	ab03      	add	r3, sp, #12
  40555a:	9300      	str	r3, [sp, #0]
  40555c:	4622      	mov	r2, r4
  40555e:	4b13      	ldr	r3, [pc, #76]	; (4055ac <_vfiprintf_r+0x228>)
  405560:	a904      	add	r1, sp, #16
  405562:	4630      	mov	r0, r6
  405564:	f7fd fe12 	bl	40318c <_printf_float>
  405568:	f1b0 3fff 	cmp.w	r0, #4294967295
  40556c:	4681      	mov	r9, r0
  40556e:	d1d8      	bne.n	405522 <_vfiprintf_r+0x19e>
  405570:	89a3      	ldrh	r3, [r4, #12]
  405572:	065b      	lsls	r3, r3, #25
  405574:	f53f af7d 	bmi.w	405472 <_vfiprintf_r+0xee>
  405578:	9809      	ldr	r0, [sp, #36]	; 0x24
  40557a:	e77c      	b.n	405476 <_vfiprintf_r+0xf2>
  40557c:	ab03      	add	r3, sp, #12
  40557e:	9300      	str	r3, [sp, #0]
  405580:	4622      	mov	r2, r4
  405582:	4b0a      	ldr	r3, [pc, #40]	; (4055ac <_vfiprintf_r+0x228>)
  405584:	a904      	add	r1, sp, #16
  405586:	4630      	mov	r0, r6
  405588:	f7fe f8ae 	bl	4036e8 <_printf_i>
  40558c:	e7ec      	b.n	405568 <_vfiprintf_r+0x1e4>
  40558e:	bf00      	nop
  405590:	00405df0 	.word	0x00405df0
  405594:	00405f2c 	.word	0x00405f2c
  405598:	00405e10 	.word	0x00405e10
  40559c:	00405dd0 	.word	0x00405dd0
  4055a0:	00405f32 	.word	0x00405f32
  4055a4:	00405f36 	.word	0x00405f36
  4055a8:	0040318d 	.word	0x0040318d
  4055ac:	00405361 	.word	0x00405361

004055b0 <_sbrk_r>:
  4055b0:	b538      	push	{r3, r4, r5, lr}
  4055b2:	4c06      	ldr	r4, [pc, #24]	; (4055cc <_sbrk_r+0x1c>)
  4055b4:	2300      	movs	r3, #0
  4055b6:	4605      	mov	r5, r0
  4055b8:	4608      	mov	r0, r1
  4055ba:	6023      	str	r3, [r4, #0]
  4055bc:	f7fb ffe0 	bl	401580 <_sbrk>
  4055c0:	1c43      	adds	r3, r0, #1
  4055c2:	d102      	bne.n	4055ca <_sbrk_r+0x1a>
  4055c4:	6823      	ldr	r3, [r4, #0]
  4055c6:	b103      	cbz	r3, 4055ca <_sbrk_r+0x1a>
  4055c8:	602b      	str	r3, [r5, #0]
  4055ca:	bd38      	pop	{r3, r4, r5, pc}
  4055cc:	204006cc 	.word	0x204006cc

004055d0 <__sread>:
  4055d0:	b510      	push	{r4, lr}
  4055d2:	460c      	mov	r4, r1
  4055d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4055d8:	f000 f968 	bl	4058ac <_read_r>
  4055dc:	2800      	cmp	r0, #0
  4055de:	bfab      	itete	ge
  4055e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
  4055e2:	89a3      	ldrhlt	r3, [r4, #12]
  4055e4:	181b      	addge	r3, r3, r0
  4055e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
  4055ea:	bfac      	ite	ge
  4055ec:	6563      	strge	r3, [r4, #84]	; 0x54
  4055ee:	81a3      	strhlt	r3, [r4, #12]
  4055f0:	bd10      	pop	{r4, pc}

004055f2 <__swrite>:
  4055f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4055f6:	461f      	mov	r7, r3
  4055f8:	898b      	ldrh	r3, [r1, #12]
  4055fa:	05db      	lsls	r3, r3, #23
  4055fc:	4605      	mov	r5, r0
  4055fe:	460c      	mov	r4, r1
  405600:	4616      	mov	r6, r2
  405602:	d505      	bpl.n	405610 <__swrite+0x1e>
  405604:	2302      	movs	r3, #2
  405606:	2200      	movs	r2, #0
  405608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40560c:	f000 f928 	bl	405860 <_lseek_r>
  405610:	89a3      	ldrh	r3, [r4, #12]
  405612:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405616:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40561a:	81a3      	strh	r3, [r4, #12]
  40561c:	4632      	mov	r2, r6
  40561e:	463b      	mov	r3, r7
  405620:	4628      	mov	r0, r5
  405622:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405626:	f000 b869 	b.w	4056fc <_write_r>

0040562a <__sseek>:
  40562a:	b510      	push	{r4, lr}
  40562c:	460c      	mov	r4, r1
  40562e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405632:	f000 f915 	bl	405860 <_lseek_r>
  405636:	1c43      	adds	r3, r0, #1
  405638:	89a3      	ldrh	r3, [r4, #12]
  40563a:	bf15      	itete	ne
  40563c:	6560      	strne	r0, [r4, #84]	; 0x54
  40563e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  405642:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  405646:	81a3      	strheq	r3, [r4, #12]
  405648:	bf18      	it	ne
  40564a:	81a3      	strhne	r3, [r4, #12]
  40564c:	bd10      	pop	{r4, pc}

0040564e <__sclose>:
  40564e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405652:	f000 b8d3 	b.w	4057fc <_close_r>
	...

00405658 <__swbuf_r>:
  405658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40565a:	460e      	mov	r6, r1
  40565c:	4614      	mov	r4, r2
  40565e:	4605      	mov	r5, r0
  405660:	b118      	cbz	r0, 40566a <__swbuf_r+0x12>
  405662:	6983      	ldr	r3, [r0, #24]
  405664:	b90b      	cbnz	r3, 40566a <__swbuf_r+0x12>
  405666:	f7ff f987 	bl	404978 <__sinit>
  40566a:	4b21      	ldr	r3, [pc, #132]	; (4056f0 <__swbuf_r+0x98>)
  40566c:	429c      	cmp	r4, r3
  40566e:	d12a      	bne.n	4056c6 <__swbuf_r+0x6e>
  405670:	686c      	ldr	r4, [r5, #4]
  405672:	69a3      	ldr	r3, [r4, #24]
  405674:	60a3      	str	r3, [r4, #8]
  405676:	89a3      	ldrh	r3, [r4, #12]
  405678:	071a      	lsls	r2, r3, #28
  40567a:	d52e      	bpl.n	4056da <__swbuf_r+0x82>
  40567c:	6923      	ldr	r3, [r4, #16]
  40567e:	b363      	cbz	r3, 4056da <__swbuf_r+0x82>
  405680:	6923      	ldr	r3, [r4, #16]
  405682:	6820      	ldr	r0, [r4, #0]
  405684:	1ac0      	subs	r0, r0, r3
  405686:	6963      	ldr	r3, [r4, #20]
  405688:	b2f6      	uxtb	r6, r6
  40568a:	4298      	cmp	r0, r3
  40568c:	4637      	mov	r7, r6
  40568e:	db04      	blt.n	40569a <__swbuf_r+0x42>
  405690:	4621      	mov	r1, r4
  405692:	4628      	mov	r0, r5
  405694:	f7ff f906 	bl	4048a4 <_fflush_r>
  405698:	bb28      	cbnz	r0, 4056e6 <__swbuf_r+0x8e>
  40569a:	68a3      	ldr	r3, [r4, #8]
  40569c:	3b01      	subs	r3, #1
  40569e:	60a3      	str	r3, [r4, #8]
  4056a0:	6823      	ldr	r3, [r4, #0]
  4056a2:	1c5a      	adds	r2, r3, #1
  4056a4:	6022      	str	r2, [r4, #0]
  4056a6:	701e      	strb	r6, [r3, #0]
  4056a8:	6963      	ldr	r3, [r4, #20]
  4056aa:	3001      	adds	r0, #1
  4056ac:	4298      	cmp	r0, r3
  4056ae:	d004      	beq.n	4056ba <__swbuf_r+0x62>
  4056b0:	89a3      	ldrh	r3, [r4, #12]
  4056b2:	07db      	lsls	r3, r3, #31
  4056b4:	d519      	bpl.n	4056ea <__swbuf_r+0x92>
  4056b6:	2e0a      	cmp	r6, #10
  4056b8:	d117      	bne.n	4056ea <__swbuf_r+0x92>
  4056ba:	4621      	mov	r1, r4
  4056bc:	4628      	mov	r0, r5
  4056be:	f7ff f8f1 	bl	4048a4 <_fflush_r>
  4056c2:	b190      	cbz	r0, 4056ea <__swbuf_r+0x92>
  4056c4:	e00f      	b.n	4056e6 <__swbuf_r+0x8e>
  4056c6:	4b0b      	ldr	r3, [pc, #44]	; (4056f4 <__swbuf_r+0x9c>)
  4056c8:	429c      	cmp	r4, r3
  4056ca:	d101      	bne.n	4056d0 <__swbuf_r+0x78>
  4056cc:	68ac      	ldr	r4, [r5, #8]
  4056ce:	e7d0      	b.n	405672 <__swbuf_r+0x1a>
  4056d0:	4b09      	ldr	r3, [pc, #36]	; (4056f8 <__swbuf_r+0xa0>)
  4056d2:	429c      	cmp	r4, r3
  4056d4:	bf08      	it	eq
  4056d6:	68ec      	ldreq	r4, [r5, #12]
  4056d8:	e7cb      	b.n	405672 <__swbuf_r+0x1a>
  4056da:	4621      	mov	r1, r4
  4056dc:	4628      	mov	r0, r5
  4056de:	f000 f81f 	bl	405720 <__swsetup_r>
  4056e2:	2800      	cmp	r0, #0
  4056e4:	d0cc      	beq.n	405680 <__swbuf_r+0x28>
  4056e6:	f04f 37ff 	mov.w	r7, #4294967295
  4056ea:	4638      	mov	r0, r7
  4056ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4056ee:	bf00      	nop
  4056f0:	00405df0 	.word	0x00405df0
  4056f4:	00405e10 	.word	0x00405e10
  4056f8:	00405dd0 	.word	0x00405dd0

004056fc <_write_r>:
  4056fc:	b538      	push	{r3, r4, r5, lr}
  4056fe:	4c07      	ldr	r4, [pc, #28]	; (40571c <_write_r+0x20>)
  405700:	4605      	mov	r5, r0
  405702:	4608      	mov	r0, r1
  405704:	4611      	mov	r1, r2
  405706:	2200      	movs	r2, #0
  405708:	6022      	str	r2, [r4, #0]
  40570a:	461a      	mov	r2, r3
  40570c:	f7fc ff9e 	bl	40264c <_write>
  405710:	1c43      	adds	r3, r0, #1
  405712:	d102      	bne.n	40571a <_write_r+0x1e>
  405714:	6823      	ldr	r3, [r4, #0]
  405716:	b103      	cbz	r3, 40571a <_write_r+0x1e>
  405718:	602b      	str	r3, [r5, #0]
  40571a:	bd38      	pop	{r3, r4, r5, pc}
  40571c:	204006cc 	.word	0x204006cc

00405720 <__swsetup_r>:
  405720:	4b32      	ldr	r3, [pc, #200]	; (4057ec <__swsetup_r+0xcc>)
  405722:	b570      	push	{r4, r5, r6, lr}
  405724:	681d      	ldr	r5, [r3, #0]
  405726:	4606      	mov	r6, r0
  405728:	460c      	mov	r4, r1
  40572a:	b125      	cbz	r5, 405736 <__swsetup_r+0x16>
  40572c:	69ab      	ldr	r3, [r5, #24]
  40572e:	b913      	cbnz	r3, 405736 <__swsetup_r+0x16>
  405730:	4628      	mov	r0, r5
  405732:	f7ff f921 	bl	404978 <__sinit>
  405736:	4b2e      	ldr	r3, [pc, #184]	; (4057f0 <__swsetup_r+0xd0>)
  405738:	429c      	cmp	r4, r3
  40573a:	d10f      	bne.n	40575c <__swsetup_r+0x3c>
  40573c:	686c      	ldr	r4, [r5, #4]
  40573e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405742:	b29a      	uxth	r2, r3
  405744:	0715      	lsls	r5, r2, #28
  405746:	d42c      	bmi.n	4057a2 <__swsetup_r+0x82>
  405748:	06d0      	lsls	r0, r2, #27
  40574a:	d411      	bmi.n	405770 <__swsetup_r+0x50>
  40574c:	2209      	movs	r2, #9
  40574e:	6032      	str	r2, [r6, #0]
  405750:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405754:	81a3      	strh	r3, [r4, #12]
  405756:	f04f 30ff 	mov.w	r0, #4294967295
  40575a:	bd70      	pop	{r4, r5, r6, pc}
  40575c:	4b25      	ldr	r3, [pc, #148]	; (4057f4 <__swsetup_r+0xd4>)
  40575e:	429c      	cmp	r4, r3
  405760:	d101      	bne.n	405766 <__swsetup_r+0x46>
  405762:	68ac      	ldr	r4, [r5, #8]
  405764:	e7eb      	b.n	40573e <__swsetup_r+0x1e>
  405766:	4b24      	ldr	r3, [pc, #144]	; (4057f8 <__swsetup_r+0xd8>)
  405768:	429c      	cmp	r4, r3
  40576a:	bf08      	it	eq
  40576c:	68ec      	ldreq	r4, [r5, #12]
  40576e:	e7e6      	b.n	40573e <__swsetup_r+0x1e>
  405770:	0751      	lsls	r1, r2, #29
  405772:	d512      	bpl.n	40579a <__swsetup_r+0x7a>
  405774:	6b61      	ldr	r1, [r4, #52]	; 0x34
  405776:	b141      	cbz	r1, 40578a <__swsetup_r+0x6a>
  405778:	f104 0344 	add.w	r3, r4, #68	; 0x44
  40577c:	4299      	cmp	r1, r3
  40577e:	d002      	beq.n	405786 <__swsetup_r+0x66>
  405780:	4630      	mov	r0, r6
  405782:	f7ff fd2b 	bl	4051dc <_free_r>
  405786:	2300      	movs	r3, #0
  405788:	6363      	str	r3, [r4, #52]	; 0x34
  40578a:	89a3      	ldrh	r3, [r4, #12]
  40578c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  405790:	81a3      	strh	r3, [r4, #12]
  405792:	2300      	movs	r3, #0
  405794:	6063      	str	r3, [r4, #4]
  405796:	6923      	ldr	r3, [r4, #16]
  405798:	6023      	str	r3, [r4, #0]
  40579a:	89a3      	ldrh	r3, [r4, #12]
  40579c:	f043 0308 	orr.w	r3, r3, #8
  4057a0:	81a3      	strh	r3, [r4, #12]
  4057a2:	6923      	ldr	r3, [r4, #16]
  4057a4:	b94b      	cbnz	r3, 4057ba <__swsetup_r+0x9a>
  4057a6:	89a3      	ldrh	r3, [r4, #12]
  4057a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
  4057ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4057b0:	d003      	beq.n	4057ba <__swsetup_r+0x9a>
  4057b2:	4621      	mov	r1, r4
  4057b4:	4630      	mov	r0, r6
  4057b6:	f7ff f99b 	bl	404af0 <__smakebuf_r>
  4057ba:	89a2      	ldrh	r2, [r4, #12]
  4057bc:	f012 0301 	ands.w	r3, r2, #1
  4057c0:	d00c      	beq.n	4057dc <__swsetup_r+0xbc>
  4057c2:	2300      	movs	r3, #0
  4057c4:	60a3      	str	r3, [r4, #8]
  4057c6:	6963      	ldr	r3, [r4, #20]
  4057c8:	425b      	negs	r3, r3
  4057ca:	61a3      	str	r3, [r4, #24]
  4057cc:	6923      	ldr	r3, [r4, #16]
  4057ce:	b953      	cbnz	r3, 4057e6 <__swsetup_r+0xc6>
  4057d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4057d4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
  4057d8:	d1ba      	bne.n	405750 <__swsetup_r+0x30>
  4057da:	bd70      	pop	{r4, r5, r6, pc}
  4057dc:	0792      	lsls	r2, r2, #30
  4057de:	bf58      	it	pl
  4057e0:	6963      	ldrpl	r3, [r4, #20]
  4057e2:	60a3      	str	r3, [r4, #8]
  4057e4:	e7f2      	b.n	4057cc <__swsetup_r+0xac>
  4057e6:	2000      	movs	r0, #0
  4057e8:	e7f7      	b.n	4057da <__swsetup_r+0xba>
  4057ea:	bf00      	nop
  4057ec:	20400048 	.word	0x20400048
  4057f0:	00405df0 	.word	0x00405df0
  4057f4:	00405e10 	.word	0x00405e10
  4057f8:	00405dd0 	.word	0x00405dd0

004057fc <_close_r>:
  4057fc:	b538      	push	{r3, r4, r5, lr}
  4057fe:	4c06      	ldr	r4, [pc, #24]	; (405818 <_close_r+0x1c>)
  405800:	2300      	movs	r3, #0
  405802:	4605      	mov	r5, r0
  405804:	4608      	mov	r0, r1
  405806:	6023      	str	r3, [r4, #0]
  405808:	f7fb fecc 	bl	4015a4 <_close>
  40580c:	1c43      	adds	r3, r0, #1
  40580e:	d102      	bne.n	405816 <_close_r+0x1a>
  405810:	6823      	ldr	r3, [r4, #0]
  405812:	b103      	cbz	r3, 405816 <_close_r+0x1a>
  405814:	602b      	str	r3, [r5, #0]
  405816:	bd38      	pop	{r3, r4, r5, pc}
  405818:	204006cc 	.word	0x204006cc

0040581c <_fstat_r>:
  40581c:	b538      	push	{r3, r4, r5, lr}
  40581e:	4c07      	ldr	r4, [pc, #28]	; (40583c <_fstat_r+0x20>)
  405820:	2300      	movs	r3, #0
  405822:	4605      	mov	r5, r0
  405824:	4608      	mov	r0, r1
  405826:	4611      	mov	r1, r2
  405828:	6023      	str	r3, [r4, #0]
  40582a:	f7fb febe 	bl	4015aa <_fstat>
  40582e:	1c43      	adds	r3, r0, #1
  405830:	d102      	bne.n	405838 <_fstat_r+0x1c>
  405832:	6823      	ldr	r3, [r4, #0]
  405834:	b103      	cbz	r3, 405838 <_fstat_r+0x1c>
  405836:	602b      	str	r3, [r5, #0]
  405838:	bd38      	pop	{r3, r4, r5, pc}
  40583a:	bf00      	nop
  40583c:	204006cc 	.word	0x204006cc

00405840 <_isatty_r>:
  405840:	b538      	push	{r3, r4, r5, lr}
  405842:	4c06      	ldr	r4, [pc, #24]	; (40585c <_isatty_r+0x1c>)
  405844:	2300      	movs	r3, #0
  405846:	4605      	mov	r5, r0
  405848:	4608      	mov	r0, r1
  40584a:	6023      	str	r3, [r4, #0]
  40584c:	f7fb feb2 	bl	4015b4 <_isatty>
  405850:	1c43      	adds	r3, r0, #1
  405852:	d102      	bne.n	40585a <_isatty_r+0x1a>
  405854:	6823      	ldr	r3, [r4, #0]
  405856:	b103      	cbz	r3, 40585a <_isatty_r+0x1a>
  405858:	602b      	str	r3, [r5, #0]
  40585a:	bd38      	pop	{r3, r4, r5, pc}
  40585c:	204006cc 	.word	0x204006cc

00405860 <_lseek_r>:
  405860:	b538      	push	{r3, r4, r5, lr}
  405862:	4c07      	ldr	r4, [pc, #28]	; (405880 <_lseek_r+0x20>)
  405864:	4605      	mov	r5, r0
  405866:	4608      	mov	r0, r1
  405868:	4611      	mov	r1, r2
  40586a:	2200      	movs	r2, #0
  40586c:	6022      	str	r2, [r4, #0]
  40586e:	461a      	mov	r2, r3
  405870:	f7fb fea2 	bl	4015b8 <_lseek>
  405874:	1c43      	adds	r3, r0, #1
  405876:	d102      	bne.n	40587e <_lseek_r+0x1e>
  405878:	6823      	ldr	r3, [r4, #0]
  40587a:	b103      	cbz	r3, 40587e <_lseek_r+0x1e>
  40587c:	602b      	str	r3, [r5, #0]
  40587e:	bd38      	pop	{r3, r4, r5, pc}
  405880:	204006cc 	.word	0x204006cc

00405884 <__ascii_mbtowc>:
  405884:	b082      	sub	sp, #8
  405886:	b901      	cbnz	r1, 40588a <__ascii_mbtowc+0x6>
  405888:	a901      	add	r1, sp, #4
  40588a:	b142      	cbz	r2, 40589e <__ascii_mbtowc+0x1a>
  40588c:	b14b      	cbz	r3, 4058a2 <__ascii_mbtowc+0x1e>
  40588e:	7813      	ldrb	r3, [r2, #0]
  405890:	600b      	str	r3, [r1, #0]
  405892:	7812      	ldrb	r2, [r2, #0]
  405894:	1c10      	adds	r0, r2, #0
  405896:	bf18      	it	ne
  405898:	2001      	movne	r0, #1
  40589a:	b002      	add	sp, #8
  40589c:	4770      	bx	lr
  40589e:	4610      	mov	r0, r2
  4058a0:	e7fb      	b.n	40589a <__ascii_mbtowc+0x16>
  4058a2:	f06f 0001 	mvn.w	r0, #1
  4058a6:	e7f8      	b.n	40589a <__ascii_mbtowc+0x16>

004058a8 <__malloc_lock>:
  4058a8:	4770      	bx	lr

004058aa <__malloc_unlock>:
  4058aa:	4770      	bx	lr

004058ac <_read_r>:
  4058ac:	b538      	push	{r3, r4, r5, lr}
  4058ae:	4c07      	ldr	r4, [pc, #28]	; (4058cc <_read_r+0x20>)
  4058b0:	4605      	mov	r5, r0
  4058b2:	4608      	mov	r0, r1
  4058b4:	4611      	mov	r1, r2
  4058b6:	2200      	movs	r2, #0
  4058b8:	6022      	str	r2, [r4, #0]
  4058ba:	461a      	mov	r2, r3
  4058bc:	f7fc feb4 	bl	402628 <_read>
  4058c0:	1c43      	adds	r3, r0, #1
  4058c2:	d102      	bne.n	4058ca <_read_r+0x1e>
  4058c4:	6823      	ldr	r3, [r4, #0]
  4058c6:	b103      	cbz	r3, 4058ca <_read_r+0x1e>
  4058c8:	602b      	str	r3, [r5, #0]
  4058ca:	bd38      	pop	{r3, r4, r5, pc}
  4058cc:	204006cc 	.word	0x204006cc

004058d0 <__ascii_wctomb>:
  4058d0:	b149      	cbz	r1, 4058e6 <__ascii_wctomb+0x16>
  4058d2:	2aff      	cmp	r2, #255	; 0xff
  4058d4:	bf85      	ittet	hi
  4058d6:	238a      	movhi	r3, #138	; 0x8a
  4058d8:	6003      	strhi	r3, [r0, #0]
  4058da:	700a      	strbls	r2, [r1, #0]
  4058dc:	f04f 30ff 	movhi.w	r0, #4294967295
  4058e0:	bf98      	it	ls
  4058e2:	2001      	movls	r0, #1
  4058e4:	4770      	bx	lr
  4058e6:	4608      	mov	r0, r1
  4058e8:	4770      	bx	lr
	...

004058ec <__aeabi_dcmpun>:
  4058ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4058f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4058f4:	d102      	bne.n	4058fc <__aeabi_dcmpun+0x10>
  4058f6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4058fa:	d10a      	bne.n	405912 <__aeabi_dcmpun+0x26>
  4058fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405900:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405904:	d102      	bne.n	40590c <__aeabi_dcmpun+0x20>
  405906:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40590a:	d102      	bne.n	405912 <__aeabi_dcmpun+0x26>
  40590c:	f04f 0000 	mov.w	r0, #0
  405910:	4770      	bx	lr
  405912:	f04f 0001 	mov.w	r0, #1
  405916:	4770      	bx	lr
  405918:	65746e69 	.word	0x65746e69
  40591c:	70757272 	.word	0x70757272
  405920:	202d2074 	.word	0x202d2074
  405924:	20434441 	.word	0x20434441
  405928:	202d2031 	.word	0x202d2031
  40592c:	25206925 	.word	0x25206925
  405930:	69252069 	.word	0x69252069
  405934:	20692520 	.word	0x20692520
  405938:	00000a20 	.word	0x00000a20
  40593c:	61746144 	.word	0x61746144
  405940:	6c6f6320 	.word	0x6c6f6320
  405944:	7463656c 	.word	0x7463656c
  405948:	202c6465 	.word	0x202c6465
  40594c:	6e75616c 	.word	0x6e75616c
  405950:	6e696863 	.word	0x6e696863
  405954:	6f632067 	.word	0x6f632067
  405958:	6f72746e 	.word	0x6f72746e
  40595c:	6f6c206c 	.word	0x6f6c206c
  405960:	6620706f 	.word	0x6620706f
  405964:	206d6f72 	.word	0x206d6f72
  405968:	20636461 	.word	0x20636461
  40596c:	000a2031 	.word	0x000a2031
  405970:	65746e69 	.word	0x65746e69
  405974:	70757272 	.word	0x70757272
  405978:	202d2074 	.word	0x202d2074
  40597c:	20434441 	.word	0x20434441
  405980:	202d2030 	.word	0x202d2030
  405984:	25206925 	.word	0x25206925
  405988:	69252069 	.word	0x69252069
  40598c:	20692520 	.word	0x20692520
  405990:	25206925 	.word	0x25206925
  405994:	0a202069 	.word	0x0a202069
  405998:	00000000 	.word	0x00000000
  40599c:	61746144 	.word	0x61746144
  4059a0:	6c6f6320 	.word	0x6c6f6320
  4059a4:	7463656c 	.word	0x7463656c
  4059a8:	202c6465 	.word	0x202c6465
  4059ac:	6e75616c 	.word	0x6e75616c
  4059b0:	6e696863 	.word	0x6e696863
  4059b4:	6f632067 	.word	0x6f632067
  4059b8:	6f72746e 	.word	0x6f72746e
  4059bc:	6f6c206c 	.word	0x6f6c206c
  4059c0:	6620706f 	.word	0x6620706f
  4059c4:	206d6f72 	.word	0x206d6f72
  4059c8:	20636461 	.word	0x20636461
  4059cc:	00000a30 	.word	0x00000a30
  4059d0:	682f2e2e 	.word	0x682f2e2e
  4059d4:	732f6c61 	.word	0x732f6c61
  4059d8:	682f6372 	.word	0x682f6372
  4059dc:	615f6c61 	.word	0x615f6c61
  4059e0:	615f6364 	.word	0x615f6364
  4059e4:	636e7973 	.word	0x636e7973
  4059e8:	0000632e 	.word	0x0000632e
  4059ec:	682f2e2e 	.word	0x682f2e2e
  4059f0:	732f6c61 	.word	0x732f6c61
  4059f4:	682f6372 	.word	0x682f6372
  4059f8:	695f6c61 	.word	0x695f6c61
  4059fc:	00632e6f 	.word	0x00632e6f
  405a00:	682f2e2e 	.word	0x682f2e2e
  405a04:	732f6c61 	.word	0x732f6c61
  405a08:	682f6372 	.word	0x682f6372
  405a0c:	705f6c61 	.word	0x705f6c61
  405a10:	632e6d77 	.word	0x632e6d77
  405a14:	00000000 	.word	0x00000000
  405a18:	682f2e2e 	.word	0x682f2e2e
  405a1c:	732f6c61 	.word	0x732f6c61
  405a20:	682f6372 	.word	0x682f6372
  405a24:	745f6c61 	.word	0x745f6c61
  405a28:	72656d69 	.word	0x72656d69
  405a2c:	0000632e 	.word	0x0000632e
  405a30:	682f2e2e 	.word	0x682f2e2e
  405a34:	732f6c61 	.word	0x732f6c61
  405a38:	682f6372 	.word	0x682f6372
  405a3c:	755f6c61 	.word	0x755f6c61
  405a40:	74726173 	.word	0x74726173
  405a44:	6e79735f 	.word	0x6e79735f
  405a48:	00632e63 	.word	0x00632e63
  405a4c:	682f2e2e 	.word	0x682f2e2e
  405a50:	752f6c61 	.word	0x752f6c61
  405a54:	736c6974 	.word	0x736c6974
  405a58:	6372732f 	.word	0x6372732f
  405a5c:	6974752f 	.word	0x6974752f
  405a60:	6c5f736c 	.word	0x6c5f736c
  405a64:	2e747369 	.word	0x2e747369
  405a68:	00000063 	.word	0x00000063
  405a6c:	682f2e2e 	.word	0x682f2e2e
  405a70:	752f6c61 	.word	0x752f6c61
  405a74:	736c6974 	.word	0x736c6974
  405a78:	6372732f 	.word	0x6372732f
  405a7c:	6974752f 	.word	0x6974752f
  405a80:	725f736c 	.word	0x725f736c
  405a84:	62676e69 	.word	0x62676e69
  405a88:	65666675 	.word	0x65666675
  405a8c:	00632e72 	.word	0x00632e72

00405a90 <_afecs>:
  405a90:	00000000 2f843100 23000000 ffffffff     .....1./...#....
  405aa0:	0000ffff 00000000 00000000 00000000     ................
  405ab0:	0000010c 00000000 00000000 00000000     ................
  405ac0:	00000000 00000200 00000200 00000200     ................
  405ad0:	00000200 00000200 00000200 00000200     ................
  405ae0:	00000200 00000200 00000200 00000200     ................
  405af0:	00000200 00000001 2f843100 23000000     .........1./...#
  405b00:	ffffffff 0000ffff 00000000 00000000     ................
  405b10:	00000000 0000010c 00000000 00000000     ................
	...
  405b28:	00000200 00000200 00000200 00000200     ................
  405b38:	00000200 00000200 00000200 00000200     ................
  405b48:	00000200 00000200 00000200 00000200     ................
  405b58:	682f2e2e 612f6c70 2f636566 5f6c7068     ../hpl/afec/hpl_
  405b68:	63656661 0000632e                       afec.c..

00405b70 <_ext_irq>:
  405b70:	00000000 00000024 00000000 00000000     ....$...........
	...
  405b8c:	00000003 00080000 00000000 00000000     ................
	...

00405ba8 <_pio_irq_n>:
  405ba8:	100c0b0a 00000011 682f2e2e 702f6c70     ........../hpl/p
  405bb8:	682f6f69 705f6c70 655f6f69 632e7478     io/hpl_pio_ext.c
  405bc8:	00000000                                ....

00405bcc <_pwms>:
  405bcc:	40020000 0000001f 00010019 00000001     ...@............
  405bdc:	00000001 000000ff 00000000 00000004     ................
	...
  405bf8:	00000002 00405c54 00000000 20400388     ....T\@.......@ 
  405c08:	4005c000 0000003c 00010019 00000001     ...@<...........
  405c18:	00000001 000000ff 00000000 00000004     ................
	...
  405c34:	00000001 00405c44 00000000 2040037c     ....D\@.....|.@ 

00405c44 <_ch_cfg1>:
  405c44:	00000000 0000010b 000003e8 00000200     ................

00405c54 <_ch_cfg0>:
  405c54:	00000000 0000010b 000003e8 00000200     ................
  405c64:	00000002 0000010b 000003e8 00000200     ................
  405c74:	682f2e2e 702f6c70 682f6d77 705f6c70     ../hpl/pwm/hpl_p
  405c84:	632e6d77 00000000 682f2e2e 742f6c70     wm.c....../hpl/t
  405c94:	70682f63 63745f6c 0000632e              c/hpl_tc.c..

00405ca0 <_usarts>:
  405ca0:	00000001 001008c0 000100f4 682f2e2e     ............../h
  405cb0:	752f6c70 74726173 6c70682f 6173755f     pl/usart/hpl_usa
  405cc0:	632e7472 00000000                       rt.c....

00405cc8 <_cfgs>:
  405cc8:	23043001 00000000 24043001 00000000     .0.#.....0.$....
  405cd8:	00000040 00000000 00000040 00000000     @.......@.......
  405ce8:	00000040 00000000 00000040 00000000     @.......@.......
  405cf8:	00000040 00000000 00000040 00000000     @.......@.......
  405d08:	00000040 00000000 00000040 00000000     @.......@.......
  405d18:	00000040 00000000 00000040 00000000     @.......@.......
  405d28:	00000040 00000000 00000040 00000000     @.......@.......
  405d38:	00000040 00000000 00000040 00000000     @.......@.......
  405d48:	00000040 00000000 00000040 00000000     @.......@.......
  405d58:	00000040 00000000 00000040 00000000     @.......@.......
  405d68:	00000040 00000000 00000040 00000000     @.......@.......
  405d78:	00000040 00000000 00000040 00000000     @.......@.......

00405d88 <_global_impure_ptr>:
  405d88:	2040004c 00464e49 00666e69 004e414e     L.@ INF.inf.NAN.
  405d98:	006e616e 31300030 35343332 39383736     nan.0.0123456789
  405da8:	44434241 30004645 34333231 38373635     ABCDEF.012345678
  405db8:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
  405dc8:	4e614e00 00000000                       .NaN....

00405dd0 <__sf_fake_stderr>:
	...

00405df0 <__sf_fake_stdin>:
	...

00405e10 <__sf_fake_stdout>:
	...

00405e30 <__mprec_bigtens>:
  405e30:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  405e40:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  405e50:	7f73bf3c 75154fdd                       <.s..O.u

00405e58 <__mprec_tens>:
  405e58:	00000000 3ff00000 00000000 40240000     .......?......$@
  405e68:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  405e78:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  405e88:	00000000 412e8480 00000000 416312d0     .......A......cA
  405e98:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  405ea8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  405eb8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  405ec8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  405ed8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  405ee8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  405ef8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  405f08:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  405f18:	79d99db4 44ea7843                       ...yCx.D

00405f20 <p05.6047>:
  405f20:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
  405f30:	6c680020 6665004c 47464567 50004300      .hlL.efgEFG.C.P
  405f40:	5849534f 00002e00                                OSIX...

00405f47 <_ctype_>:
  405f47:	20202000 20202020 28282020 20282828     .         ((((( 
  405f57:	20202020 20202020 20202020 20202020                     
  405f67:	10108820 10101010 10101010 10101010      ...............
  405f77:	04040410 04040404 10040404 10101010     ................
  405f87:	41411010 41414141 01010101 01010101     ..AAAAAA........
  405f97:	01010101 01010101 01010101 10101010     ................
  405fa7:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405fb7:	02020202 02020202 02020202 10101010     ................
  405fc7:	00000020 00000000 00000000 00000000      ...............
	...

00406048 <_init>:
  406048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40604a:	bf00      	nop
  40604c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40604e:	bc08      	pop	{r3}
  406050:	469e      	mov	lr, r3
  406052:	4770      	bx	lr

00406054 <__init_array_start>:
  406054:	0040018d 	.word	0x0040018d

00406058 <_fini>:
  406058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40605a:	bf00      	nop
  40605c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40605e:	bc08      	pop	{r3}
  406060:	469e      	mov	lr, r3
  406062:	4770      	bx	lr

00406064 <__fini_array_start>:
  406064:	00400169 	.word	0x00400169
