/usr/bin/env time -v /home/moises-leiva/vtr-verilog-to-routing/abc/abc -c echo ""; echo "Load Netlist"; echo "============"; read 0_MUL_32b.parmys.blif; time; echo ""; echo "Circuit Info"; echo "=========="; print_stats; print_latch; time; echo ""; echo "LUT Costs"; echo "========="; print_lut; time; echo ""; echo "Logic Opt + Techmap"; echo "==================="; strash; ifraig -v; scorr -v; dc2 -v; dch -f; if -K 6 -v; mfs2 -v; print_stats; time; echo ""; echo "Output Netlist"; echo "=============="; write_hie 0_MUL_32b.parmys.blif 0_MUL_32b.raw.abc.blif; time;
ABC command line: "echo ""; echo "Load Netlist"; echo "============"; read 0_MUL_32b.parmys.blif; time; echo ""; echo "Circuit Info"; echo "=========="; print_stats; print_latch; time; echo ""; echo "LUT Costs"; echo "========="; print_lut; time; echo ""; echo "Logic Opt + Techmap"; echo "==================="; strash; ifraig -v; scorr -v; dc2 -v; dch -f; if -K 6 -v; mfs2 -v; print_stats; time; echo ""; echo "Output Netlist"; echo "=============="; write_hie 0_MUL_32b.parmys.blif 0_MUL_32b.raw.abc.blif; time;".

 
Load Netlist 
============ 
Warning: The design has 2 root-level modules. The first one (Mul_32b) will be used.
elapse: 0.03 seconds, total: 0.03 seconds
 
Circuit Info 
========== 
[1;37mMul_32b                       :[0m i/o =   66/   64  lat =    0  nd = 12084  edge =  19911  cube = 16615  lev = 57
The network is combinational.
elapse: 0.00 seconds, total: 0.03 seconds
 
LUT Costs 
========= 
# The area/delay of k-variable LUTs:
# k    area     delay
1      1.00      1.00
2      1.00      1.00
3      1.00      1.00
4      1.00      1.00
elapse: 0.00 seconds, total: 0.03 seconds
 
Logic Opt + Techmap 
=================== 
SimWords = 32. Rounds = 9. Mem = 1.45 MB.  Classes: Beg = 114. End = 109.
Proof = 25. Counter-example = 1. Fail = 47. FailReal = 65. Zero = 12.
Final = 11609. Miter = 11660. Total = 11728. Mux = 0. (Exor = 0.) SatVars = 7455.
starts        :              113
conflicts     :             3215
decisions     :            18351
propagations  :          1232946
AIG simulation   =     0.00 sec
AIG traversal    =     0.00 sec
SAT solving      =     0.14 sec
    Unsat        =     0.00 sec
    Sat          =     0.00 sec
    Fail         =     0.14 sec
Class refining   =     0.00 sec
TOTAL RUNTIME    =     0.15 sec
Warning: The network is combinational (run "fraig" or "fraig_sweep").
Starting:  Mul_32b         : pi =    66  po =    64  and =   11609  lev =  45
Rewrite:   Mul_32b         : pi =    66  po =    64  and =    9733  lev =  48
Refactor:  Mul_32b         : pi =    66  po =    64  and =    9625  lev =  49
Balance:   Mul_32b         : pi =    66  po =    64  and =    9621  lev =  49
Rewrite:   Mul_32b         : pi =    66  po =    64  and =    9497  lev =  57
RewriteZ:  Mul_32b         : pi =    66  po =    64  and =    9375  lev =  78
RefactorZ: Mul_32b         : pi =    66  po =    64  and =    9359  lev =  83
RewriteZ:  Mul_32b         : pi =    66  po =    64  and =    9280  lev =  99
K = 6. Memory (bytes): Truth =    0. Cut =   56. Obj =  136. Set =  600. CutMin = no
Node =   14409.  Ch =  2392.  Total mem =    2.11 MB. Peak cut mem =    0.09 MB.
P:  Del =   18.00.  Ar =    2333.0.  Edge =    11050.  Cut =   434796.  T =     0.06 sec
P:  Del =   18.00.  Ar =    2685.0.  Edge =    12690.  Cut =   267057.  T =     0.05 sec
P:  Del =   18.00.  Ar =    3337.0.  Edge =    13171.  Cut =   339674.  T =     0.05 sec
F:  Del =   18.00.  Ar =    2731.0.  Edge =    11227.  Cut =   271723.  T =     0.05 sec
A:  Del =   18.00.  Ar =    2492.0.  Edge =    10266.  Cut =   269189.  T =     0.08 sec
A:  Del =   18.00.  Ar =    2422.0.  Edge =    10159.  Cut =   276100.  T =     0.06 sec
Total time =     0.36 sec
Performing MFS with 66 PIs, 64 POs, 2422 nodes (2422 flexible, 0 fixed, 0 empty).
Nodes = 2422. Try = 2449. Resub = 27. Div = 152323 (ave = 62). SAT calls = 35129. Timeouts = 0. MaxDivs = 371.
Attempts :   Remove     23 out of   9562 (  0.24 %)   Resub       4 out of     21 ( 19.05 %)   
Reduction:   Nodes       4 out of   2422 (  0.17 %)   Edges      37 out of  10157 (  0.36 %)   
Win =     0.02 sec (  1.49 %)
Div =     0.02 sec (  1.38 %)
Cnf =     0.26 sec ( 19.37 %)
Sat =     1.03 sec ( 77.58 %)
Oth =     0.00 sec (  0.19 %)
ALL =     1.33 sec (100.00 %)
The network has 23 nodes changed by "mfs".
[1;37mMul_32b                       :[0m i/o =   66/   64  lat =    0  nd =  2418  edge =  10120  cube = 13401  lev = 18
elapse: 2.91 seconds, total: 2.94 seconds
 
Output Netlist 
============== 
Warning: The design has 2 root-level modules. The first one (Mul_32b) will be used.
Warning: The output network does not contain blackboxes.
elapse: 0.02 seconds, total: 2.97 seconds
	Command being timed: "/home/moises-leiva/vtr-verilog-to-routing/abc/abc -c echo ""; echo "Load Netlist"; echo "============"; read 0_MUL_32b.parmys.blif; time; echo ""; echo "Circuit Info"; echo "=========="; print_stats; print_latch; time; echo ""; echo "LUT Costs"; echo "========="; print_lut; time; echo ""; echo "Logic Opt + Techmap"; echo "==================="; strash; ifraig -v; scorr -v; dc2 -v; dch -f; if -K 6 -v; mfs2 -v; print_stats; time; echo ""; echo "Output Netlist"; echo "=============="; write_hie 0_MUL_32b.parmys.blif 0_MUL_32b.raw.abc.blif; time;"
	User time (seconds): 2.99
	System time (seconds): 0.01
	Percent of CPU this job got: 99%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:03.00
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 46072
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 0
	Minor (reclaiming a frame) page faults: 5723
	Voluntary context switches: 0
	Involuntary context switches: 30
	Swaps: 0
	File system inputs: 0
	File system outputs: 456
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
