$date
	Sun Oct 22 17:31:02 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module genpulsos_TB $end
$scope module uut $end
$var wire 1 ! CLKOUT1 $end
$var wire 1 " pulse $end
$var wire 1 # reset $end
$var wire 1 $ trigg $end
$var reg 1 % Doit $end
$var reg 1 & NoDoit $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
1#
0"
0!
$end
#2
1!
#4
0!
0#
#6
1!
#8
0!
#9
1$
1%
1"
#10
0$
1&
1!
#12
0!
#14
1!
#16
0!
#18
1!
#20
0!
#22
1!
#24
0!
#26
1!
#28
0!
#29
0&
0%
1#
#30
1!
#32
0!
#34
1!
#36
0!
#38
1!
#39
0"
0#
#40
0!
#42
1!
#44
0!
#46
1!
#48
0!
#49
1$
1%
1"
#50
0"
1!
#52
0!
#54
1!
#56
0$
1&
0!
1"
#58
1!
#60
0!
#62
1!
0"
#64
0!
#66
1!
#68
0!
1"
#69
0&
0%
1#
0"
#70
0#
1!
#72
0!
#74
1!
#76
0!
#78
1!
#80
1$
1%
0!
1"
#81
0$
0%
1#
#82
1!
#84
0!
#86
1!
#88
0!
#90
1!
#92
0!
#94
1!
#96
0!
#98
1!
#100
0!
#102
1!
#104
0!
#106
1!
#108
0!
#110
1!
#112
0!
#114
1!
#116
0!
#118
1!
#120
0!
#122
1!
#124
0!
#126
1!
#128
0!
#130
1!
#132
0!
#134
1!
#136
0!
#138
1!
#140
0!
#142
1!
#144
0!
#146
1!
#148
0!
#150
1!
#152
0!
#154
1!
#156
0!
#158
1!
#160
0!
#162
1!
#164
0!
#166
1!
#168
0!
#170
1!
#172
0!
#174
1!
#176
0!
#178
1!
#180
0!
#182
1!
#184
0!
#186
1!
#188
0!
#190
1!
#192
0!
#194
1!
#196
0!
#198
1!
#200
0!
