;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit CU : 
  module CU : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip op_code : UInt<7>, memwrite : UInt<1>, branch : UInt<1>, memread : UInt<1>, regwrite : UInt<1>, memtoreg : UInt<1>, aluop : UInt<3>, op_a_sel : UInt<3>, op_b_sel : UInt<1>, ex_sel : UInt<3>, nxt_pc : UInt<4>}
    
    io.memwrite <= UInt<1>("h00") @[control.scala 18:17]
    io.branch <= UInt<1>("h00") @[control.scala 19:15]
    io.memread <= UInt<1>("h00") @[control.scala 20:16]
    io.regwrite <= UInt<1>("h00") @[control.scala 21:17]
    io.memtoreg <= UInt<1>("h00") @[control.scala 22:17]
    io.aluop <= UInt<1>("h00") @[control.scala 23:14]
    io.op_a_sel <= UInt<1>("h00") @[control.scala 24:17]
    io.op_b_sel <= UInt<1>("h01") @[control.scala 25:17]
    io.ex_sel <= UInt<1>("h00") @[control.scala 26:15]
    io.nxt_pc <= UInt<1>("h00") @[control.scala 27:15]
    node _T = eq(io.op_code, UInt<2>("h03")) @[control.scala 28:21]
    node _T_1 = eq(io.op_code, UInt<4>("h0f")) @[control.scala 28:52]
    node _T_2 = or(_T, _T_1) @[control.scala 28:38]
    node _T_3 = eq(io.op_code, UInt<5>("h013")) @[control.scala 28:83]
    node _T_4 = or(_T_2, _T_3) @[control.scala 28:69]
    node _T_5 = eq(io.op_code, UInt<5>("h01b")) @[control.scala 28:114]
    node _T_6 = or(_T_4, _T_5) @[control.scala 28:100]
    node _T_7 = eq(io.op_code, UInt<7>("h073")) @[control.scala 28:146]
    node _T_8 = or(_T_6, _T_7) @[control.scala 28:132]
    node _T_9 = eq(io.op_code, UInt<7>("h067")) @[control.scala 28:177]
    node _T_10 = or(_T_8, _T_9) @[control.scala 28:163]
    when _T_10 : @[control.scala 28:195]
      io.memwrite <= UInt<1>("h00") @[control.scala 29:21]
      io.branch <= UInt<1>("h00") @[control.scala 30:19]
      io.memread <= UInt<1>("h00") @[control.scala 31:20]
      io.regwrite <= UInt<1>("h01") @[control.scala 32:21]
      io.memtoreg <= UInt<1>("h00") @[control.scala 33:21]
      io.aluop <= UInt<1>("h01") @[control.scala 34:18]
      io.op_a_sel <= UInt<1>("h00") @[control.scala 35:21]
      io.op_b_sel <= UInt<1>("h01") @[control.scala 36:21]
      io.ex_sel <= UInt<1>("h00") @[control.scala 37:19]
      io.nxt_pc <= UInt<1>("h00") @[control.scala 38:19]
      skip @[control.scala 28:195]
    else : @[control.scala 40:75]
      node _T_11 = eq(io.op_code, UInt<6>("h033")) @[control.scala 40:27]
      node _T_12 = eq(io.op_code, UInt<6>("h03b")) @[control.scala 40:58]
      node _T_13 = or(_T_11, _T_12) @[control.scala 40:44]
      when _T_13 : @[control.scala 40:75]
        io.memwrite <= UInt<1>("h00") @[control.scala 41:21]
        io.branch <= UInt<1>("h00") @[control.scala 42:19]
        io.memread <= UInt<1>("h00") @[control.scala 43:20]
        io.regwrite <= UInt<1>("h01") @[control.scala 44:21]
        io.memtoreg <= UInt<1>("h00") @[control.scala 45:21]
        io.aluop <= UInt<1>("h01") @[control.scala 46:18]
        io.op_a_sel <= UInt<1>("h00") @[control.scala 47:21]
        io.op_b_sel <= UInt<1>("h00") @[control.scala 48:21]
        io.ex_sel <= UInt<1>("h00") @[control.scala 49:19]
        io.nxt_pc <= UInt<1>("h00") @[control.scala 50:19]
        skip @[control.scala 40:75]
      else : @[control.scala 52:44]
        node _T_14 = eq(io.op_code, UInt<6>("h023")) @[control.scala 52:27]
        when _T_14 : @[control.scala 52:44]
          io.memwrite <= UInt<1>("h01") @[control.scala 53:21]
          io.branch <= UInt<1>("h00") @[control.scala 54:19]
          io.memread <= UInt<1>("h01") @[control.scala 55:20]
          io.regwrite <= UInt<1>("h00") @[control.scala 56:21]
          io.memtoreg <= UInt<1>("h00") @[control.scala 57:21]
          io.aluop <= UInt<1>("h01") @[control.scala 58:18]
          io.op_a_sel <= UInt<1>("h00") @[control.scala 59:21]
          io.op_b_sel <= UInt<1>("h00") @[control.scala 60:21]
          io.ex_sel <= UInt<1>("h01") @[control.scala 61:19]
          io.nxt_pc <= UInt<1>("h00") @[control.scala 62:19]
          skip @[control.scala 52:44]
        else : @[control.scala 63:44]
          node _T_15 = eq(io.op_code, UInt<7>("h063")) @[control.scala 63:27]
          when _T_15 : @[control.scala 63:44]
            io.memwrite <= UInt<1>("h00") @[control.scala 64:21]
            io.branch <= UInt<1>("h01") @[control.scala 65:19]
            io.memread <= UInt<1>("h00") @[control.scala 66:20]
            io.regwrite <= UInt<1>("h00") @[control.scala 67:21]
            io.memtoreg <= UInt<1>("h00") @[control.scala 68:21]
            io.aluop <= UInt<1>("h01") @[control.scala 69:18]
            io.op_a_sel <= UInt<1>("h00") @[control.scala 70:21]
            io.op_b_sel <= UInt<1>("h00") @[control.scala 71:21]
            io.ex_sel <= UInt<3>("h04") @[control.scala 72:19]
            io.nxt_pc <= UInt<1>("h01") @[control.scala 73:19]
            skip @[control.scala 63:44]
          else : @[control.scala 74:75]
            node _T_16 = eq(io.op_code, UInt<5>("h017")) @[control.scala 74:27]
            node _T_17 = eq(io.op_code, UInt<6>("h037")) @[control.scala 74:58]
            node _T_18 = or(_T_16, _T_17) @[control.scala 74:44]
            when _T_18 : @[control.scala 74:75]
              io.memwrite <= UInt<1>("h00") @[control.scala 75:21]
              io.branch <= UInt<1>("h00") @[control.scala 76:19]
              io.memread <= UInt<1>("h00") @[control.scala 77:20]
              io.regwrite <= UInt<1>("h01") @[control.scala 78:21]
              io.memtoreg <= UInt<1>("h00") @[control.scala 79:21]
              io.aluop <= UInt<1>("h01") @[control.scala 80:18]
              io.op_a_sel <= UInt<1>("h00") @[control.scala 81:21]
              io.op_b_sel <= UInt<1>("h01") @[control.scala 82:21]
              io.ex_sel <= UInt<2>("h02") @[control.scala 83:19]
              io.nxt_pc <= UInt<1>("h00") @[control.scala 84:19]
              skip @[control.scala 74:75]
            else : @[control.scala 86:44]
              node _T_19 = eq(io.op_code, UInt<7>("h06f")) @[control.scala 86:27]
              when _T_19 : @[control.scala 86:44]
                io.memwrite <= UInt<1>("h00") @[control.scala 87:21]
                io.branch <= UInt<1>("h00") @[control.scala 88:19]
                io.memread <= UInt<1>("h00") @[control.scala 89:20]
                io.regwrite <= UInt<1>("h01") @[control.scala 90:21]
                io.memtoreg <= UInt<1>("h00") @[control.scala 91:21]
                io.aluop <= UInt<1>("h01") @[control.scala 92:18]
                io.op_a_sel <= UInt<1>("h01") @[control.scala 93:21]
                io.op_b_sel <= UInt<1>("h00") @[control.scala 94:21]
                io.ex_sel <= UInt<1>("h00") @[control.scala 95:19]
                io.nxt_pc <= UInt<2>("h02") @[control.scala 96:19]
                skip @[control.scala 86:44]
    
