#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar  1 12:57:08 2023
# Process ID: 6328
# Current directory: C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.runs/synth_1/top.vds
# Journal file: C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1528
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.270 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.srcs/sources_1/new/top.vhd:49]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.srcs/sources_1/new/hex_7seg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (1#1) [C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.srcs/sources_1/new/hex_7seg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.srcs/sources_1/new/top.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 999.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.270 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.270 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.srcs/constrs_1/new/nexys-a7-50t.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 's#et_property' is not supported in the xdc constraint file. [C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.srcs/constrs_1/new/nexys-a7-50t.xdc:17]
Finished Parsing XDC File [C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.srcs/constrs_1/new/nexys-a7-50t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.srcs/constrs_1/new/nexys-a7-50t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 999.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 999.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 999.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 999.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input    7 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin p_0_out with 1st driver pin 'i_0/p_0_out'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin p_0_out with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net p_0_out is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_reg0 with 1st driver pin 'LED_reg0_inferred/LED_reg0' [C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.srcs/sources_1/new/top.vhd:84]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_reg0 with 2nd driver pin 'GND' [C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.srcs/sources_1/new/top.vhd:84]
CRITICAL WARNING: [Synth 8-6858] multi-driven net LED_reg0 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.srcs/sources_1/new/top.vhd:84]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED with 1st driver pin 'LED_inferred/LED' [C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.srcs/sources_1/new/top.vhd:73]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED with 2nd driver pin 'GND' [C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.srcs/sources_1/new/top.vhd:73]
CRITICAL WARNING: [Synth 8-6858] multi-driven net LED is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/240586/Documents/digital-electronics-1/04-segment/04-segment.srcs/sources_1/new/top.vhd:73]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 999.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 999.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 999.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 999.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-4485] pin SW[0] is connected to multiply driven net where other driver is constant
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 999.605 ; gain = 0.336
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 10 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed Mar  1 12:57:37 2023...
