# WEEK 1

| Day | Topic | Completed | Link |
|-----|-------|-----------|------|
| Day 1 | Introduction to Verilog RTL design and Synthesis | ✅ | [Day 1](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_1/day_1) |
| Day 2 | Timing libs, hierarchical vs flat synthesis and efficient flop coding styles | ✅ | [Day 2](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_1/day_2) |
| Day 3 | Combinational and sequential optimizations | ✅ | [Day 3](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_1/day_3) |
| Day 4 | GLS, blocking vs non-blocking and Synthesis-Simulation mismatch | ✅ | [Day 4](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_1/day_4) |
| Day 5 | Optimization in synthesis | ✅ | [Day 5](https://github.com/SanskarJain1009/RISC_V_Chip/tree/main/week_1/day_5) |




