

================================================================
== Vivado HLS Report for 'FFT0'
================================================================
* Date:           Mon Feb 17 15:34:29 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fft32
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.779|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   81|   81|   81|   81|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- FFT_label1  |   80|   80|         5|          -|          -|    16|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      4|      -|      -|
|Expression       |        -|      -|      0|    638|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        0|      -|     19|      6|
|Multiplexer      |        -|      -|      -|    155|
|Register         |        -|      -|    475|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      4|    494|    799|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      5|      1|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |FFT_mac_muladd_9sdEe_U4  |FFT_mac_muladd_9sdEe  | i0 + i1 * i2 |
    |FFT_mac_mulsub_16cud_U3  |FFT_mac_mulsub_16cud  | i0 - i1 * i2 |
    |FFT_mul_mul_16s_1bkb_U1  |FFT_mul_mul_16s_1bkb  |    i0 * i1   |
    |FFT_mul_mul_16s_1bkb_U2  |FFT_mul_mul_16s_1bkb  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +--------------+-----------------+---------+----+----+------+-----+------+-------------+
    |    Memory    |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------------+---------+----+----+------+-----+------+-------------+
    |W_M_imag_V_U  |FFT0_W_M_imag_V  |        0|   9|   3|    16|    9|     1|          144|
    |W_M_real_V_U  |FFT0_W_M_real_V  |        0|  10|   3|    16|   10|     1|          160|
    +--------------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total         |                 |        0|  19|   6|    32|   19|     2|          304|
    +--------------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Llimit_fu_339_p2                 |     +    |      0|  0|   39|          32|          32|
    |Ulimit_fu_281_p2                 |     +    |      0|  0|   39|          32|          32|
    |butterfly_pass_3_fu_309_p2       |     +    |      0|  0|   39|          32|           1|
    |butterfly_span_1_fu_298_p2       |     +    |      0|  0|   39|          32|           1|
    |complex_M_imag_V_wr_1_fu_406_p2  |     +    |      0|  0|   23|          16|          16|
    |complex_M_real_V_wr_1_fu_400_p2  |     +    |      0|  0|   23|          16|          16|
    |i_1_fu_265_p2                    |     +    |      0|  0|   15|           5|           1|
    |tmp_fu_235_p2                    |     +    |      0|  0|   15|           2|           5|
    |tmp_s_fu_249_p2                  |     +    |      0|  0|   15|           2|           5|
    |complex_M_imag_V_wr_fu_393_p2    |     -    |      0|  0|   23|          16|          16|
    |complex_M_real_V_wr_fu_386_p2    |     -    |      0|  0|   23|          16|          16|
    |exitcond_fu_259_p2               |   icmp   |      0|  0|   11|           5|           6|
    |tmp_6_fu_293_p2                  |   icmp   |      0|  0|   18|          32|          32|
    |tmp_7_fu_304_p2                  |   icmp   |      0|  0|   18|          32|          32|
    |butterfly_pass_1_fu_315_p3       |  select  |      0|  0|   32|           1|          32|
    |butterfly_pass_2_fu_331_p3       |  select  |      0|  0|   32|           1|          32|
    |butterfly_span_2_fu_323_p3       |  select  |      0|  0|   32|           1|          32|
    |index_fu_271_p2                  |    shl   |      0|  0|  101|          32|          32|
    |tmp_2_fu_276_p2                  |    shl   |      0|  0|  101|          32|          32|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |      0|  0|  638|         337|         371|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  38|          7|    1|          7|
    |butterfly_pass_reg_197      |   9|          2|   32|         64|
    |butterfly_span_reg_186      |   9|          2|   32|         64|
    |data_IN_M_imag_V_address0   |  15|          3|    5|         15|
    |data_IN_M_real_V_address0   |  15|          3|    5|         15|
    |data_OUT_M_imag_V_address0  |  15|          3|    5|         15|
    |data_OUT_M_imag_V_d0        |  15|          3|   16|         48|
    |data_OUT_M_real_V_address0  |  15|          3|    5|         15|
    |data_OUT_M_real_V_d0        |  15|          3|   16|         48|
    |i_reg_208                   |   9|          2|    5|         10|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 155|         31|  122|        301|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |FFT_stage_cast1_reg_448        |   6|   0|   32|         26|
    |Ulimit_reg_471                 |  32|   0|   32|          0|
    |ap_CS_fsm                      |   6|   0|    6|          0|
    |butterfly_pass_2_reg_492       |  32|   0|   32|          0|
    |butterfly_pass_reg_197         |  32|   0|   32|          0|
    |butterfly_span_2_reg_487       |  32|   0|   32|          0|
    |butterfly_span_reg_186         |  32|   0|   32|          0|
    |complex_M_imag_V_wr_1_reg_564  |  16|   0|   16|          0|
    |complex_M_real_V_wr_1_reg_559  |  16|   0|   16|          0|
    |i_1_reg_466                    |   5|   0|    5|          0|
    |i_reg_208                      |   5|   0|    5|          0|
    |index_shift_cast_reg_443       |   4|   0|   32|         28|
    |p_r_M_imag_V_reg_518           |   9|   0|    9|          0|
    |p_r_M_real_V_reg_513           |  10|   0|   10|          0|
    |pass_shift_cast_reg_438        |   4|   0|   32|         28|
    |tmp1_i_i_cast_reg_533          |  24|   0|   24|          0|
    |tmp_1_reg_523                  |  24|   0|   24|          0|
    |tmp_4_reg_497                  |  64|   0|   64|          0|
    |tmp_5_reg_543                  |  64|   0|   64|          0|
    |tmp_9_reg_528                  |  24|   0|   24|          0|
    |tmp_cast_11_reg_458            |   5|   0|   32|         27|
    |tmp_cast_reg_453               |   5|   0|   32|         27|
    |tmp_i_i_cast_reg_538           |  24|   0|   24|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 475|   0|  611|        136|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |        FFT0       | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |        FFT0       | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |        FFT0       | return value |
|ap_done                     | out |    1| ap_ctrl_hs |        FFT0       | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |        FFT0       | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |        FFT0       | return value |
|FFT_stage                   |  in |    6|   ap_none  |     FFT_stage     |    scalar    |
|pass_check                  |  in |    6|   ap_none  |     pass_check    |    scalar    |
|index_shift                 |  in |    4|   ap_none  |    index_shift    |    scalar    |
|pass_shift                  |  in |    4|   ap_none  |     pass_shift    |    scalar    |
|data_IN_M_real_V_address0   | out |    5|  ap_memory |  data_IN_M_real_V |     array    |
|data_IN_M_real_V_ce0        | out |    1|  ap_memory |  data_IN_M_real_V |     array    |
|data_IN_M_real_V_q0         |  in |   16|  ap_memory |  data_IN_M_real_V |     array    |
|data_IN_M_imag_V_address0   | out |    5|  ap_memory |  data_IN_M_imag_V |     array    |
|data_IN_M_imag_V_ce0        | out |    1|  ap_memory |  data_IN_M_imag_V |     array    |
|data_IN_M_imag_V_q0         |  in |   16|  ap_memory |  data_IN_M_imag_V |     array    |
|data_OUT_M_real_V_address0  | out |    5|  ap_memory | data_OUT_M_real_V |     array    |
|data_OUT_M_real_V_ce0       | out |    1|  ap_memory | data_OUT_M_real_V |     array    |
|data_OUT_M_real_V_we0       | out |    1|  ap_memory | data_OUT_M_real_V |     array    |
|data_OUT_M_real_V_d0        | out |   16|  ap_memory | data_OUT_M_real_V |     array    |
|data_OUT_M_imag_V_address0  | out |    5|  ap_memory | data_OUT_M_imag_V |     array    |
|data_OUT_M_imag_V_ce0       | out |    1|  ap_memory | data_OUT_M_imag_V |     array    |
|data_OUT_M_imag_V_we0       | out |    1|  ap_memory | data_OUT_M_imag_V |     array    |
|data_OUT_M_imag_V_d0        | out |   16|  ap_memory | data_OUT_M_imag_V |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pass_shift_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %pass_shift)"   --->   Operation 7 'read' 'pass_shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%index_shift_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %index_shift)"   --->   Operation 8 'read' 'index_shift_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pass_check_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %pass_check)"   --->   Operation 9 'read' 'pass_check_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%FFT_stage_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %FFT_stage)"   --->   Operation 10 'read' 'FFT_stage_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pass_shift_cast = zext i4 %pass_shift_read to i32"   --->   Operation 11 'zext' 'pass_shift_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%index_shift_cast = zext i4 %index_shift_read to i32"   --->   Operation 12 'zext' 'index_shift_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%FFT_stage_cast1 = zext i6 %FFT_stage_read to i32"   --->   Operation 13 'zext' 'FFT_stage_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i6 %FFT_stage_read to i5" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:33]   --->   Operation 14 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.78ns)   --->   "%tmp = add i5 -1, %tmp_11" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:33]   --->   Operation 15 'add' 'tmp' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %tmp to i32" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:33]   --->   Operation 16 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i6 %pass_check_read to i5" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:35]   --->   Operation 17 'trunc' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%tmp_s = add i5 -1, %tmp_12" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:35]   --->   Operation 18 'add' 'tmp_s' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_cast_11 = zext i5 %tmp_s to i32" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:35]   --->   Operation 19 'zext' 'tmp_cast_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:26]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%butterfly_span = phi i32 [ 0, %0 ], [ %butterfly_span_2, %_ifconv ]" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:33]   --->   Operation 21 'phi' 'butterfly_span' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%butterfly_pass = phi i32 [ 0, %0 ], [ %butterfly_pass_2, %_ifconv ]"   --->   Operation 22 'phi' 'butterfly_pass' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %i_1, %_ifconv ]"   --->   Operation 23 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %i, -16" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:26]   --->   Operation 24 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.78ns)   --->   "%i_1 = add i5 %i, 1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:26]   --->   Operation 26 'add' 'i_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %_ifconv" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:26]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (4.42ns)   --->   "%index = shl i32 %butterfly_span, %index_shift_cast" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:27]   --->   Operation 28 'shl' 'index' <Predicate = (!exitcond)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node Ulimit)   --->   "%tmp_2 = shl i32 %butterfly_pass, %pass_shift_cast" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:28]   --->   Operation 29 'shl' 'tmp_2' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (4.42ns) (out node of the LUT)   --->   "%Ulimit = add nsw i32 %tmp_2, %butterfly_span" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:28]   --->   Operation 30 'add' 'Ulimit' <Predicate = (!exitcond)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = sext i32 %index to i64" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 31 'sext' 'tmp_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%W_M_real_V_addr = getelementptr [16 x i10]* @W_M_real_V, i64 0, i64 %tmp_3" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 32 'getelementptr' 'W_M_real_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%W_M_imag_V_addr = getelementptr [16 x i9]* @W_M_imag_V, i64 0, i64 %tmp_3" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 33 'getelementptr' 'W_M_imag_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (3.25ns)   --->   "%p_r_M_real_V = load i10* %W_M_real_V_addr, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 34 'load' 'p_r_M_real_V' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%p_r_M_imag_V = load i9* %W_M_imag_V_addr, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 35 'load' 'p_r_M_imag_V' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_2 : Operation 36 [1/1] (2.47ns)   --->   "%tmp_6 = icmp slt i32 %butterfly_span, %tmp_cast" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:33]   --->   Operation 36 'icmp' 'tmp_6' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (2.55ns)   --->   "%butterfly_span_1 = add nsw i32 %butterfly_span, 1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:34]   --->   Operation 37 'add' 'butterfly_span_1' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.47ns)   --->   "%tmp_7 = icmp slt i32 %butterfly_pass, %tmp_cast_11" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:35]   --->   Operation 38 'icmp' 'tmp_7' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.55ns)   --->   "%butterfly_pass_3 = add nsw i32 %butterfly_pass, 1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:36]   --->   Operation 39 'add' 'butterfly_pass_3' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node butterfly_pass_2)   --->   "%butterfly_pass_1 = select i1 %tmp_7, i32 %butterfly_pass_3, i32 0" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:35]   --->   Operation 40 'select' 'butterfly_pass_1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.69ns)   --->   "%butterfly_span_2 = select i1 %tmp_6, i32 %butterfly_span_1, i32 0" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:33]   --->   Operation 41 'select' 'butterfly_span_2' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.69ns) (out node of the LUT)   --->   "%butterfly_pass_2 = select i1 %tmp_6, i32 %butterfly_pass, i32 %butterfly_pass_1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:33]   --->   Operation 42 'select' 'butterfly_pass_2' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:41]   --->   Operation 43 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.87>
ST_3 : Operation 44 [1/1] (2.55ns)   --->   "%Llimit = add nsw i32 %Ulimit, %FFT_stage_cast1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:29]   --->   Operation 44 'add' 'Llimit' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_4 = sext i32 %Llimit to i64" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 45 'sext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%data_IN_M_real_V_ad = getelementptr [32 x i16]* %data_IN_M_real_V, i64 0, i64 %tmp_4" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 46 'getelementptr' 'data_IN_M_real_V_ad' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%data_IN_M_imag_V_ad = getelementptr [32 x i16]* %data_IN_M_imag_V, i64 0, i64 %tmp_4" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 47 'getelementptr' 'data_IN_M_imag_V_ad' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (3.25ns)   --->   "%p_r_M_real_V = load i10* %W_M_real_V_addr, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 48 'load' 'p_r_M_real_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_3 : Operation 49 [1/2] (3.25ns)   --->   "%p_r_M_imag_V = load i9* %W_M_imag_V_addr, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 49 'load' 'p_r_M_imag_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16> <ROM>
ST_3 : Operation 50 [2/2] (2.32ns)   --->   "%data_IN_M_real_V_lo = load i16* %data_IN_M_real_V_ad, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 50 'load' 'data_IN_M_real_V_lo' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 51 [2/2] (2.32ns)   --->   "%data_IN_M_imag_V_lo = load i16* %data_IN_M_imag_V_ad, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 51 'load' 'data_IN_M_imag_V_lo' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 8.70>
ST_4 : Operation 52 [1/2] (2.32ns)   --->   "%data_IN_M_real_V_lo = load i16* %data_IN_M_real_V_ad, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 52 'load' 'data_IN_M_real_V_lo' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 53 [1/2] (2.32ns)   --->   "%data_IN_M_imag_V_lo = load i16* %data_IN_M_imag_V_ad, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 53 'load' 'data_IN_M_imag_V_lo' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = sext i16 %data_IN_M_real_V_lo to i24" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 54 'sext' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = sext i10 %p_r_M_real_V to i24" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 55 'sext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_9 = sext i16 %data_IN_M_imag_V_lo to i24" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 56 'sext' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (6.38ns)   --->   "%tmp1_i_i_cast = mul i24 %tmp_1, %tmp_8" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 57 'mul' 'tmp1_i_i_cast' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (6.38ns)   --->   "%tmp_i_i_cast = mul i24 %tmp_9, %tmp_8" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 58 'mul' 'tmp_i_i_cast' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5 = sext i32 %Ulimit to i64" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 59 'sext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%data_IN_M_real_V_ad_1 = getelementptr [32 x i16]* %data_IN_M_real_V, i64 0, i64 %tmp_5" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 60 'getelementptr' 'data_IN_M_real_V_ad_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%data_IN_M_imag_V_ad_1 = getelementptr [32 x i16]* %data_IN_M_imag_V, i64 0, i64 %tmp_5" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 61 'getelementptr' 'data_IN_M_imag_V_ad_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (2.32ns)   --->   "%p_Val2_6 = load i16* %data_IN_M_real_V_ad_1, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 62 'load' 'p_Val2_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 63 [2/2] (2.32ns)   --->   "%p_Val2_7 = load i16* %data_IN_M_imag_V_ad_1, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 63 'load' 'p_Val2_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 10.7>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_10 = sext i9 %p_r_M_imag_V to i24" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 64 'sext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (3.36ns)   --->   "%tmp_2_i_i_cast = mul i24 %tmp_9, %tmp_10" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 65 'mul' 'tmp_2_i_i_cast' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/1] (3.02ns)   --->   "%p_Val2_s = sub i24 %tmp1_i_i_cast, %tmp_2_i_i_cast" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 66 'sub' 'p_Val2_s' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %p_Val2_s, i32 8, i32 23)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 67 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (3.36ns)   --->   "%tmp_1_i_i_cast = mul i24 %tmp_10, %tmp_1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 68 'mul' 'tmp_1_i_i_cast' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 69 [1/1] (3.02ns)   --->   "%p_Val2_1 = add i24 %tmp_i_i_cast, %tmp_1_i_i_cast" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 69 'add' 'p_Val2_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %p_Val2_1, i32 8, i32 23)" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:30]   --->   Operation 70 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/2] (2.32ns)   --->   "%p_Val2_6 = load i16* %data_IN_M_real_V_ad_1, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 71 'load' 'p_Val2_6' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 72 [1/2] (2.32ns)   --->   "%p_Val2_7 = load i16* %data_IN_M_imag_V_ad_1, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 72 'load' 'p_Val2_7' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 73 [1/1] (2.07ns)   --->   "%complex_M_real_V_wr = sub i16 %p_Val2_6, %p_Val2_3" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 73 'sub' 'complex_M_real_V_wr' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (2.07ns)   --->   "%complex_M_imag_V_wr = sub i16 %p_Val2_7, %p_Val2_5" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 74 'sub' 'complex_M_imag_V_wr' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%data_OUT_M_real_V_a = getelementptr [32 x i16]* %data_OUT_M_real_V, i64 0, i64 %tmp_4" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 75 'getelementptr' 'data_OUT_M_real_V_a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.32ns)   --->   "store i16 %complex_M_real_V_wr, i16* %data_OUT_M_real_V_a, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_V_a = getelementptr [32 x i16]* %data_OUT_M_imag_V, i64 0, i64 %tmp_4" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 77 'getelementptr' 'data_OUT_M_imag_V_a' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.32ns)   --->   "store i16 %complex_M_imag_V_wr, i16* %data_OUT_M_imag_V_a, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:31]   --->   Operation 78 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 79 [1/1] (2.07ns)   --->   "%complex_M_real_V_wr_1 = add i16 %p_Val2_6, %p_Val2_3" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:32]   --->   Operation 79 'add' 'complex_M_real_V_wr_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (2.07ns)   --->   "%complex_M_imag_V_wr_1 = add i16 %p_Val2_7, %p_Val2_5" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:32]   --->   Operation 80 'add' 'complex_M_imag_V_wr_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:26]   --->   Operation 81 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%data_OUT_M_real_V_a_1 = getelementptr [32 x i16]* %data_OUT_M_real_V, i64 0, i64 %tmp_5" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:32]   --->   Operation 82 'getelementptr' 'data_OUT_M_real_V_a_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (2.32ns)   --->   "store i16 %complex_M_real_V_wr_1, i16* %data_OUT_M_real_V_a_1, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:32]   --->   Operation 83 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%data_OUT_M_imag_V_a_1 = getelementptr [32 x i16]* %data_OUT_M_imag_V, i64 0, i64 %tmp_5" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:32]   --->   Operation 84 'getelementptr' 'data_OUT_M_imag_V_a_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (2.32ns)   --->   "store i16 %complex_M_imag_V_wr_1, i16* %data_OUT_M_imag_V_a_1, align 2" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:32]   --->   Operation 85 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "br label %1" [../teach-fpga-master/teach-fpga-master/01-fft/vhls/fixed/fft.cpp:26]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FFT_stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pass_check]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ index_shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pass_shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_IN_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_IN_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_OUT_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_OUT_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ W_M_real_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_M_imag_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pass_shift_read       (read             ) [ 0000000]
index_shift_read      (read             ) [ 0000000]
pass_check_read       (read             ) [ 0000000]
FFT_stage_read        (read             ) [ 0000000]
pass_shift_cast       (zext             ) [ 0011111]
index_shift_cast      (zext             ) [ 0011111]
FFT_stage_cast1       (zext             ) [ 0011111]
tmp_11                (trunc            ) [ 0000000]
tmp                   (add              ) [ 0000000]
tmp_cast              (zext             ) [ 0011111]
tmp_12                (trunc            ) [ 0000000]
tmp_s                 (add              ) [ 0000000]
tmp_cast_11           (zext             ) [ 0011111]
StgValue_20           (br               ) [ 0111111]
butterfly_span        (phi              ) [ 0010000]
butterfly_pass        (phi              ) [ 0010000]
i                     (phi              ) [ 0010000]
exitcond              (icmp             ) [ 0011111]
empty                 (speclooptripcount) [ 0000000]
i_1                   (add              ) [ 0111111]
StgValue_27           (br               ) [ 0000000]
index                 (shl              ) [ 0000000]
tmp_2                 (shl              ) [ 0000000]
Ulimit                (add              ) [ 0001100]
tmp_3                 (sext             ) [ 0000000]
W_M_real_V_addr       (getelementptr    ) [ 0001000]
W_M_imag_V_addr       (getelementptr    ) [ 0001000]
tmp_6                 (icmp             ) [ 0000000]
butterfly_span_1      (add              ) [ 0000000]
tmp_7                 (icmp             ) [ 0000000]
butterfly_pass_3      (add              ) [ 0000000]
butterfly_pass_1      (select           ) [ 0000000]
butterfly_span_2      (select           ) [ 0111111]
butterfly_pass_2      (select           ) [ 0111111]
StgValue_43           (ret              ) [ 0000000]
Llimit                (add              ) [ 0000000]
tmp_4                 (sext             ) [ 0000110]
data_IN_M_real_V_ad   (getelementptr    ) [ 0000100]
data_IN_M_imag_V_ad   (getelementptr    ) [ 0000100]
p_r_M_real_V          (load             ) [ 0000100]
p_r_M_imag_V          (load             ) [ 0000110]
data_IN_M_real_V_lo   (load             ) [ 0000000]
data_IN_M_imag_V_lo   (load             ) [ 0000000]
tmp_1                 (sext             ) [ 0000010]
tmp_8                 (sext             ) [ 0000000]
tmp_9                 (sext             ) [ 0000010]
tmp1_i_i_cast         (mul              ) [ 0000010]
tmp_i_i_cast          (mul              ) [ 0000010]
tmp_5                 (sext             ) [ 0000011]
data_IN_M_real_V_ad_1 (getelementptr    ) [ 0000010]
data_IN_M_imag_V_ad_1 (getelementptr    ) [ 0000010]
tmp_10                (sext             ) [ 0000000]
tmp_2_i_i_cast        (mul              ) [ 0000000]
p_Val2_s              (sub              ) [ 0000000]
p_Val2_3              (partselect       ) [ 0000000]
tmp_1_i_i_cast        (mul              ) [ 0000000]
p_Val2_1              (add              ) [ 0000000]
p_Val2_5              (partselect       ) [ 0000000]
p_Val2_6              (load             ) [ 0000000]
p_Val2_7              (load             ) [ 0000000]
complex_M_real_V_wr   (sub              ) [ 0000000]
complex_M_imag_V_wr   (sub              ) [ 0000000]
data_OUT_M_real_V_a   (getelementptr    ) [ 0000000]
StgValue_76           (store            ) [ 0000000]
data_OUT_M_imag_V_a   (getelementptr    ) [ 0000000]
StgValue_78           (store            ) [ 0000000]
complex_M_real_V_wr_1 (add              ) [ 0000001]
complex_M_imag_V_wr_1 (add              ) [ 0000001]
StgValue_81           (specloopname     ) [ 0000000]
data_OUT_M_real_V_a_1 (getelementptr    ) [ 0000000]
StgValue_83           (store            ) [ 0000000]
data_OUT_M_imag_V_a_1 (getelementptr    ) [ 0000000]
StgValue_85           (store            ) [ 0000000]
StgValue_86           (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FFT_stage">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_stage"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pass_check">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pass_check"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="index_shift">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index_shift"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pass_shift">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pass_shift"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_IN_M_real_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_IN_M_imag_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_IN_M_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_OUT_M_real_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT_M_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_OUT_M_imag_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_OUT_M_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="W_M_real_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="W_M_imag_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_M_imag_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="pass_shift_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="0" index="1" bw="4" slack="0"/>
<pin id="55" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pass_shift_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="index_shift_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="0"/>
<pin id="60" dir="0" index="1" bw="4" slack="0"/>
<pin id="61" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_shift_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="pass_check_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="6" slack="0"/>
<pin id="67" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pass_check_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="FFT_stage_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="FFT_stage_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="W_M_real_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_M_real_V_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="W_M_imag_V_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="9" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="32" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_M_imag_V_addr/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_real_V/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_r_M_imag_V/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data_IN_M_real_V_ad_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_real_V_ad/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="data_IN_M_imag_V_ad_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="32" slack="0"/>
<pin id="113" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_imag_V_ad/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_IN_M_real_V_lo/3 p_Val2_6/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_IN_M_imag_V_lo/3 p_Val2_7/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data_IN_M_real_V_ad_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_real_V_ad_1/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="data_IN_M_imag_V_ad_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_IN_M_imag_V_ad_1/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="data_OUT_M_real_V_a_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="2"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_real_V_a/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_76/5 StgValue_83/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="data_OUT_M_imag_V_a_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="2"/>
<pin id="161" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_imag_V_a/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/5 StgValue_85/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="data_OUT_M_real_V_a_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="2"/>
<pin id="174" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_real_V_a_1/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="data_OUT_M_imag_V_a_1_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="2"/>
<pin id="182" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_OUT_M_imag_V_a_1/6 "/>
</bind>
</comp>

<comp id="186" class="1005" name="butterfly_span_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="butterfly_span (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="butterfly_span_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="32" slack="0"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="butterfly_span/2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="butterfly_pass_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="butterfly_pass (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="butterfly_pass_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="butterfly_pass/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="1"/>
<pin id="210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="pass_shift_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="4" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pass_shift_cast/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="index_shift_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_shift_cast/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="FFT_stage_cast1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="FFT_stage_cast1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_11_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="5" slack="0"/>
<pin id="238" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_12_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="5" slack="0"/>
<pin id="252" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_cast_11_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_11/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="exitcond_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="index_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="1"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="1"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="Ulimit_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ulimit/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_6_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="butterfly_span_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="butterfly_span_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_7_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="butterfly_pass_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="butterfly_pass_3/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="butterfly_pass_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="32" slack="0"/>
<pin id="319" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="butterfly_pass_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="butterfly_span_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="butterfly_span_2/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="butterfly_pass_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="0"/>
<pin id="334" dir="0" index="2" bw="32" slack="0"/>
<pin id="335" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="butterfly_pass_2/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="Llimit_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="0" index="1" bw="6" slack="2"/>
<pin id="342" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Llimit/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_4_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_8_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="1"/>
<pin id="355" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_9_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_10_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="2"/>
<pin id="367" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_Val2_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="24" slack="0"/>
<pin id="371" dir="0" index="2" bw="5" slack="0"/>
<pin id="372" dir="0" index="3" bw="6" slack="0"/>
<pin id="373" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_Val2_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="24" slack="0"/>
<pin id="380" dir="0" index="2" bw="5" slack="0"/>
<pin id="381" dir="0" index="3" bw="6" slack="0"/>
<pin id="382" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="complex_M_real_V_wr_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="complex_M_real_V_wr/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="complex_M_imag_V_wr_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="0"/>
<pin id="396" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="complex_M_imag_V_wr/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="complex_M_real_V_wr_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="0"/>
<pin id="403" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="complex_M_real_V_wr_1/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="complex_M_imag_V_wr_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="0" index="1" bw="16" slack="0"/>
<pin id="409" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="complex_M_imag_V_wr_1/5 "/>
</bind>
</comp>

<comp id="412" class="1007" name="tmp1_i_i_cast_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="10" slack="0"/>
<pin id="415" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1_i_i_cast/4 "/>
</bind>
</comp>

<comp id="418" class="1007" name="tmp_i_i_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="0"/>
<pin id="420" dir="0" index="1" bw="10" slack="0"/>
<pin id="421" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_i_i_cast/4 "/>
</bind>
</comp>

<comp id="424" class="1007" name="grp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="1"/>
<pin id="426" dir="0" index="1" bw="9" slack="0"/>
<pin id="427" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="428" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="tmp_2_i_i_cast/5 p_Val2_s/5 "/>
</bind>
</comp>

<comp id="431" class="1007" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="1"/>
<pin id="434" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="435" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_1_i_i_cast/5 p_Val2_1/5 "/>
</bind>
</comp>

<comp id="438" class="1005" name="pass_shift_cast_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pass_shift_cast "/>
</bind>
</comp>

<comp id="443" class="1005" name="index_shift_cast_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index_shift_cast "/>
</bind>
</comp>

<comp id="448" class="1005" name="FFT_stage_cast1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2"/>
<pin id="450" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="FFT_stage_cast1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="tmp_cast_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_cast_11_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast_11 "/>
</bind>
</comp>

<comp id="466" class="1005" name="i_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="Ulimit_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ulimit "/>
</bind>
</comp>

<comp id="477" class="1005" name="W_M_real_V_addr_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="1"/>
<pin id="479" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="W_M_real_V_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="W_M_imag_V_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="1"/>
<pin id="484" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="W_M_imag_V_addr "/>
</bind>
</comp>

<comp id="487" class="1005" name="butterfly_span_2_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="butterfly_span_2 "/>
</bind>
</comp>

<comp id="492" class="1005" name="butterfly_pass_2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="butterfly_pass_2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_4_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="2"/>
<pin id="499" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="503" class="1005" name="data_IN_M_real_V_ad_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="1"/>
<pin id="505" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_real_V_ad "/>
</bind>
</comp>

<comp id="508" class="1005" name="data_IN_M_imag_V_ad_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="1"/>
<pin id="510" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_imag_V_ad "/>
</bind>
</comp>

<comp id="513" class="1005" name="p_r_M_real_V_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="10" slack="1"/>
<pin id="515" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_V "/>
</bind>
</comp>

<comp id="518" class="1005" name="p_r_M_imag_V_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="2"/>
<pin id="520" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_V "/>
</bind>
</comp>

<comp id="523" class="1005" name="tmp_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="24" slack="1"/>
<pin id="525" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="528" class="1005" name="tmp_9_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="24" slack="1"/>
<pin id="530" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="533" class="1005" name="tmp1_i_i_cast_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="24" slack="1"/>
<pin id="535" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_i_i_cast "/>
</bind>
</comp>

<comp id="538" class="1005" name="tmp_i_i_cast_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="24" slack="1"/>
<pin id="540" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_cast "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_5_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="64" slack="2"/>
<pin id="545" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="549" class="1005" name="data_IN_M_real_V_ad_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="1"/>
<pin id="551" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_real_V_ad_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="data_IN_M_imag_V_ad_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="1"/>
<pin id="556" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="data_IN_M_imag_V_ad_1 "/>
</bind>
</comp>

<comp id="559" class="1005" name="complex_M_real_V_wr_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="1"/>
<pin id="561" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_V_wr_1 "/>
</bind>
</comp>

<comp id="564" class="1005" name="complex_M_imag_V_wr_1_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="1"/>
<pin id="566" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_V_wr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="76" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="83" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="102" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="109" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="128" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="143"><net_src comp="135" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="52" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="58" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="70" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="70" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="24" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="64" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="24" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="212" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="212" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="190" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="201" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="190" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="271" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="297"><net_src comp="190" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="190" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="201" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="201" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="304" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="309" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="293" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="298" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="26" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="293" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="201" pin="4"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="315" pin="3"/><net_sink comp="331" pin=2"/></net>

<net id="346"><net_src comp="339" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="352"><net_src comp="116" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="122" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="360" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="374"><net_src comp="42" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="44" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="383"><net_src comp="42" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="44" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="390"><net_src comp="116" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="368" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="392"><net_src comp="386" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="397"><net_src comp="122" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="377" pin="4"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="393" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="404"><net_src comp="116" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="368" pin="4"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="122" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="377" pin="4"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="349" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="353" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="356" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="353" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="365" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="424" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="436"><net_src comp="365" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="431" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="441"><net_src comp="219" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="446"><net_src comp="223" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="451"><net_src comp="227" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="456"><net_src comp="241" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="461"><net_src comp="255" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="469"><net_src comp="265" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="474"><net_src comp="281" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="480"><net_src comp="76" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="485"><net_src comp="83" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="490"><net_src comp="323" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="495"><net_src comp="331" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="500"><net_src comp="343" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="506"><net_src comp="102" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="511"><net_src comp="109" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="516"><net_src comp="90" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="521"><net_src comp="96" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="526"><net_src comp="349" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="531"><net_src comp="356" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="536"><net_src comp="412" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="541"><net_src comp="418" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="546"><net_src comp="360" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="552"><net_src comp="128" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="557"><net_src comp="135" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="562"><net_src comp="400" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="567"><net_src comp="406" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="164" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_IN_M_real_V | {}
	Port: data_IN_M_imag_V | {}
	Port: data_OUT_M_real_V | {5 6 }
	Port: data_OUT_M_imag_V | {5 6 }
	Port: W_M_real_V | {}
	Port: W_M_imag_V | {}
 - Input state : 
	Port: FFT0 : FFT_stage | {1 }
	Port: FFT0 : pass_check | {1 }
	Port: FFT0 : index_shift | {1 }
	Port: FFT0 : pass_shift | {1 }
	Port: FFT0 : data_IN_M_real_V | {3 4 5 }
	Port: FFT0 : data_IN_M_imag_V | {3 4 5 }
	Port: FFT0 : data_OUT_M_real_V | {}
	Port: FFT0 : data_OUT_M_imag_V | {}
	Port: FFT0 : W_M_real_V | {2 3 }
	Port: FFT0 : W_M_imag_V | {2 3 }
  - Chain level:
	State 1
		tmp : 1
		tmp_cast : 2
		tmp_s : 1
		tmp_cast_11 : 2
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_27 : 2
		index : 1
		tmp_2 : 1
		Ulimit : 2
		tmp_3 : 2
		W_M_real_V_addr : 3
		W_M_imag_V_addr : 3
		p_r_M_real_V : 4
		p_r_M_imag_V : 4
		tmp_6 : 1
		butterfly_span_1 : 1
		tmp_7 : 1
		butterfly_pass_3 : 1
		butterfly_pass_1 : 2
		butterfly_span_2 : 2
		butterfly_pass_2 : 3
	State 3
		tmp_4 : 1
		data_IN_M_real_V_ad : 2
		data_IN_M_imag_V_ad : 2
		data_IN_M_real_V_lo : 3
		data_IN_M_imag_V_lo : 3
	State 4
		tmp_1 : 1
		tmp_9 : 1
		tmp1_i_i_cast : 2
		tmp_i_i_cast : 2
		data_IN_M_real_V_ad_1 : 1
		data_IN_M_imag_V_ad_1 : 1
		p_Val2_6 : 2
		p_Val2_7 : 2
	State 5
		tmp_2_i_i_cast : 1
		p_Val2_s : 2
		p_Val2_3 : 3
		tmp_1_i_i_cast : 1
		p_Val2_1 : 2
		p_Val2_5 : 3
		complex_M_real_V_wr : 4
		complex_M_imag_V_wr : 4
		StgValue_76 : 5
		StgValue_78 : 5
		complex_M_real_V_wr_1 : 4
		complex_M_imag_V_wr_1 : 4
	State 6
		StgValue_83 : 1
		StgValue_85 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_235          |    0    |    0    |    15   |
|          |         tmp_s_fu_249         |    0    |    0    |    15   |
|          |          i_1_fu_265          |    0    |    0    |    15   |
|          |         Ulimit_fu_281        |    0    |    0    |    39   |
|    add   |    butterfly_span_1_fu_298   |    0    |    0    |    39   |
|          |    butterfly_pass_3_fu_309   |    0    |    0    |    39   |
|          |         Llimit_fu_339        |    0    |    0    |    39   |
|          | complex_M_real_V_wr_1_fu_400 |    0    |    0    |    23   |
|          | complex_M_imag_V_wr_1_fu_406 |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|    shl   |         index_fu_271         |    0    |    0    |   101   |
|          |         tmp_2_fu_276         |    0    |    0    |   101   |
|----------|------------------------------|---------|---------|---------|
|          |    butterfly_pass_1_fu_315   |    0    |    0    |    32   |
|  select  |    butterfly_span_2_fu_323   |    0    |    0    |    32   |
|          |    butterfly_pass_2_fu_331   |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |        exitcond_fu_259       |    0    |    0    |    11   |
|   icmp   |         tmp_6_fu_293         |    0    |    0    |    18   |
|          |         tmp_7_fu_304         |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|    sub   |  complex_M_real_V_wr_fu_386  |    0    |    0    |    23   |
|          |  complex_M_imag_V_wr_fu_393  |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|    mul   |     tmp1_i_i_cast_fu_412     |    1    |    0    |    0    |
|          |      tmp_i_i_cast_fu_418     |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  mulsub  |          grp_fu_424          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_431          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |  pass_shift_read_read_fu_52  |    0    |    0    |    0    |
|   read   |  index_shift_read_read_fu_58 |    0    |    0    |    0    |
|          |  pass_check_read_read_fu_64  |    0    |    0    |    0    |
|          |   FFT_stage_read_read_fu_70  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |    pass_shift_cast_fu_219    |    0    |    0    |    0    |
|          |    index_shift_cast_fu_223   |    0    |    0    |    0    |
|   zext   |    FFT_stage_cast1_fu_227    |    0    |    0    |    0    |
|          |        tmp_cast_fu_241       |    0    |    0    |    0    |
|          |      tmp_cast_11_fu_255      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_11_fu_231        |    0    |    0    |    0    |
|          |         tmp_12_fu_245        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_287         |    0    |    0    |    0    |
|          |         tmp_4_fu_343         |    0    |    0    |    0    |
|          |         tmp_1_fu_349         |    0    |    0    |    0    |
|   sext   |         tmp_8_fu_353         |    0    |    0    |    0    |
|          |         tmp_9_fu_356         |    0    |    0    |    0    |
|          |         tmp_5_fu_360         |    0    |    0    |    0    |
|          |         tmp_10_fu_365        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|        p_Val2_3_fu_368       |    0    |    0    |    0    |
|          |        p_Val2_5_fu_377       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    0    |   638   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   FFT_stage_cast1_reg_448   |   32   |
|        Ulimit_reg_471       |   32   |
|   W_M_imag_V_addr_reg_482   |    4   |
|   W_M_real_V_addr_reg_477   |    4   |
|   butterfly_pass_2_reg_492  |   32   |
|    butterfly_pass_reg_197   |   32   |
|   butterfly_span_2_reg_487  |   32   |
|    butterfly_span_reg_186   |   32   |
|complex_M_imag_V_wr_1_reg_564|   16   |
|complex_M_real_V_wr_1_reg_559|   16   |
|data_IN_M_imag_V_ad_1_reg_554|    5   |
| data_IN_M_imag_V_ad_reg_508 |    5   |
|data_IN_M_real_V_ad_1_reg_549|    5   |
| data_IN_M_real_V_ad_reg_503 |    5   |
|         i_1_reg_466         |    5   |
|          i_reg_208          |    5   |
|   index_shift_cast_reg_443  |   32   |
|     p_r_M_imag_V_reg_518    |    9   |
|     p_r_M_real_V_reg_513    |   10   |
|   pass_shift_cast_reg_438   |   32   |
|    tmp1_i_i_cast_reg_533    |   24   |
|        tmp_1_reg_523        |   24   |
|        tmp_4_reg_497        |   64   |
|        tmp_5_reg_543        |   64   |
|        tmp_9_reg_528        |   24   |
|     tmp_cast_11_reg_458     |   32   |
|       tmp_cast_reg_453      |   32   |
|     tmp_i_i_cast_reg_538    |   24   |
+-----------------------------+--------+
|            Total            |   633  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_96 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_116 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_122 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_151 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_151 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_164 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_164 |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_424    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_431    |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   190  ||  17.873 ||   114   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   638  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   114  |
|  Register |    -   |    -   |   633  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   17   |   633  |   752  |
+-----------+--------+--------+--------+--------+
