Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 30 22:23:56 2025
| Host         : Chaitu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bram_mux_timing_summary_routed.rpt -pb bram_mux_timing_summary_routed.pb -rpx bram_mux_timing_summary_routed.rpx -warn_on_violation
| Design       : bram_mux
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.668        0.000                      0                   10        0.261        0.000                      0                   10        4.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.668        0.000                      0                   10        0.261        0.000                      0                   10        4.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 2.578ns (60.117%)  route 1.710ns (39.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 14.442 - 10.000 ) 
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.711     4.934    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.388 r  mem_reg/DOADO[6]
                         net (fo=1, routed)           1.710     9.099    temp[6]
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.124     9.223 r  dout[6]_i_1/O
                         net (fo=1, routed)           0.000     9.223    p_0_in[6]
    SLICE_X43Y25         FDRE                                         r  dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.559    14.442    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  dout_reg[6]/C
                         clock pessimism              0.455    14.897    
                         clock uncertainty           -0.035    14.862    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.029    14.891    dout_reg[6]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.739ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 2.578ns (61.104%)  route 1.641ns (38.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 14.444 - 10.000 ) 
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.711     4.934    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.388 r  mem_reg/DOADO[4]
                         net (fo=1, routed)           1.641     9.029    temp[4]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.153 r  dout[4]_i_1/O
                         net (fo=1, routed)           0.000     9.153    p_0_in[4]
    SLICE_X43Y23         FDRE                                         r  dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.561    14.444    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  dout_reg[4]/C
                         clock pessimism              0.455    14.899    
                         clock uncertainty           -0.035    14.864    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.029    14.893    dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.893    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.739    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 2.578ns (61.419%)  route 1.619ns (38.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 14.447 - 10.000 ) 
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.711     4.934    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.388 r  mem_reg/DOADO[2]
                         net (fo=1, routed)           1.619     9.008    temp[2]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.124     9.132 r  dout[2]_i_1/O
                         net (fo=1, routed)           0.000     9.132    p_0_in[2]
    SLICE_X43Y21         FDRE                                         r  dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564    14.447    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  dout_reg[2]/C
                         clock pessimism              0.455    14.902    
                         clock uncertainty           -0.035    14.867    
    SLICE_X43Y21         FDRE (Setup_fdre_C_D)        0.029    14.896    dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 2.606ns (61.523%)  route 1.630ns (38.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 14.447 - 10.000 ) 
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.711     4.934    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.388 r  mem_reg/DOADO[3]
                         net (fo=1, routed)           1.630     9.018    temp[3]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.152     9.170 r  dout[3]_i_1/O
                         net (fo=1, routed)           0.000     9.170    p_0_in[3]
    SLICE_X43Y21         FDRE                                         r  dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564    14.447    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  dout_reg[3]/C
                         clock pessimism              0.455    14.902    
                         clock uncertainty           -0.035    14.867    
    SLICE_X43Y21         FDRE (Setup_fdre_C_D)        0.075    14.942    dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 2.604ns (61.741%)  route 1.614ns (38.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 14.444 - 10.000 ) 
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.711     4.934    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.388 r  mem_reg/DOADO[5]
                         net (fo=1, routed)           1.614     9.002    temp[5]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.150     9.152 r  dout[5]_i_1/O
                         net (fo=1, routed)           0.000     9.152    p_0_in[5]
    SLICE_X43Y23         FDRE                                         r  dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.561    14.444    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  dout_reg[5]/C
                         clock pessimism              0.455    14.899    
                         clock uncertainty           -0.035    14.864    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.075    14.939    dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 2.604ns (63.101%)  route 1.523ns (36.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.442ns = ( 14.442 - 10.000 ) 
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.711     4.934    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.388 r  mem_reg/DOADO[7]
                         net (fo=1, routed)           1.523     8.911    temp[7]
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.150     9.061 r  dout[7]_i_1/O
                         net (fo=1, routed)           0.000     9.061    p_0_in[7]
    SLICE_X43Y25         FDRE                                         r  dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.559    14.442    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  dout_reg[7]/C
                         clock pessimism              0.455    14.897    
                         clock uncertainty           -0.035    14.862    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.075    14.937    dout_reg[7]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 2.604ns (66.214%)  route 1.329ns (33.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.711     4.934    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.388 r  mem_reg/DOADO[1]
                         net (fo=1, routed)           1.329     8.717    temp[1]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.150     8.867 r  dout[1]_i_1/O
                         net (fo=1, routed)           0.000     8.867    p_0_in[1]
    SLICE_X43Y19         FDRE                                         r  dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565    14.448    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  dout_reg[1]/C
                         clock pessimism              0.455    14.903    
                         clock uncertainty           -0.035    14.868    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.075    14.943    dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 2.578ns (70.117%)  route 1.099ns (29.883%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.934ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.711     4.934    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.388 r  mem_reg/DOADO[0]
                         net (fo=1, routed)           1.099     8.487    temp[0]
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.611 r  dout[0]_i_1/O
                         net (fo=1, routed)           0.000     8.611    p_0_in[0]
    SLICE_X43Y19         FDRE                                         r  dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565    14.448    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  dout_reg[0]/C
                         clock pessimism              0.455    14.903    
                         clock uncertainty           -0.035    14.868    
    SLICE_X43Y19         FDRE (Setup_fdre_C_D)        0.029    14.897    dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             7.603ns  (required time - arrival time)
  Source:                 preselectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.580ns (31.750%)  route 1.247ns (68.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns = ( 14.420 - 10.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.744     4.967    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  preselectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.423 r  preselectR_reg/Q
                         net (fo=2, routed)           0.666     6.089    preselectR
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.124     6.213 r  mem_reg_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.581     6.794    mem_reg_ENARDEN_cooolgate_en_sig_1
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.538    14.420    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism              0.455    14.875    
                         clock uncertainty           -0.035    14.840    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.397    mem_reg
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                  7.603    

Slack (MET) :             8.892ns  (required time - arrival time)
  Source:                 preselectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectR_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.456ns (45.966%)  route 0.536ns (54.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 14.451 - 10.000 ) 
    Source Clock Delay      (SCD):    4.967ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.744     4.967    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  preselectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.423 r  preselectR_reg/Q
                         net (fo=2, routed)           0.536     5.959    preselectR
    SLICE_X36Y16         FDRE                                         r  selectR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.568    14.451    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  selectR_reg/C
                         clock pessimism              0.516    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y16         FDRE (Setup_fdre_C_D)       -0.081    14.851    selectR_reg
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                  8.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 preselectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selectR_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.113%)  route 0.186ns (56.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.512    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  preselectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  preselectR_reg/Q
                         net (fo=2, routed)           0.186     1.839    preselectR
    SLICE_X36Y16         FDRE                                         r  selectR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.852     2.028    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  selectR_reg/C
                         clock pessimism             -0.516     1.512    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.066     1.578    selectR_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.187ns (39.906%)  route 0.282ns (60.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.512    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  selectR_reg/Q
                         net (fo=8, routed)           0.282     1.934    selectR
    SLICE_X43Y21         LUT3 (Prop_lut3_I2_O)        0.046     1.980 r  dout[3]_i_1/O
                         net (fo=1, routed)           0.000     1.980    p_0_in[3]
    SLICE_X43Y21         FDRE                                         r  dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.849     2.025    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  dout_reg[3]/C
                         clock pessimism             -0.482     1.543    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.107     1.650    dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.777%)  route 0.282ns (60.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.512    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  selectR_reg/Q
                         net (fo=8, routed)           0.282     1.934    selectR
    SLICE_X43Y21         LUT3 (Prop_lut3_I2_O)        0.045     1.979 r  dout[2]_i_1/O
                         net (fo=1, routed)           0.000     1.979    p_0_in[2]
    SLICE_X43Y21         FDRE                                         r  dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.849     2.025    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  dout_reg[2]/C
                         clock pessimism             -0.482     1.543    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.091     1.634    dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.185ns (34.229%)  route 0.355ns (65.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.512    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  selectR_reg/Q
                         net (fo=8, routed)           0.355     2.008    selectR
    SLICE_X43Y19         LUT3 (Prop_lut3_I2_O)        0.044     2.052 r  dout[1]_i_1/O
                         net (fo=1, routed)           0.000     2.052    p_0_in[1]
    SLICE_X43Y19         FDRE                                         r  dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.027    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  dout_reg[1]/C
                         clock pessimism             -0.482     1.545    
    SLICE_X43Y19         FDRE (Hold_fdre_C_D)         0.107     1.652    dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.187ns (34.762%)  route 0.351ns (65.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.512    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  selectR_reg/Q
                         net (fo=8, routed)           0.351     2.004    selectR
    SLICE_X43Y23         LUT3 (Prop_lut3_I2_O)        0.046     2.050 r  dout[5]_i_1/O
                         net (fo=1, routed)           0.000     2.050    p_0_in[5]
    SLICE_X43Y23         FDRE                                         r  dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.846     2.022    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  dout_reg[5]/C
                         clock pessimism             -0.482     1.540    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.107     1.647    dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.350%)  route 0.355ns (65.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.512    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  selectR_reg/Q
                         net (fo=8, routed)           0.355     2.008    selectR
    SLICE_X43Y19         LUT3 (Prop_lut3_I2_O)        0.045     2.053 r  dout[0]_i_1/O
                         net (fo=1, routed)           0.000     2.053    p_0_in[0]
    SLICE_X43Y19         FDRE                                         r  dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.027    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  dout_reg[0]/C
                         clock pessimism             -0.482     1.545    
    SLICE_X43Y19         FDRE (Hold_fdre_C_D)         0.091     1.636    dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.641%)  route 0.351ns (65.359%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.512    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  selectR_reg/Q
                         net (fo=8, routed)           0.351     2.004    selectR
    SLICE_X43Y23         LUT3 (Prop_lut3_I2_O)        0.045     2.049 r  dout[4]_i_1/O
                         net (fo=1, routed)           0.000     2.049    p_0_in[4]
    SLICE_X43Y23         FDRE                                         r  dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.846     2.022    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  dout_reg[4]/C
                         clock pessimism             -0.482     1.540    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.091     1.631    dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 preselectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.806%)  route 0.535ns (74.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.512    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  preselectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  preselectR_reg/Q
                         net (fo=2, routed)           0.245     1.898    preselectR
    SLICE_X36Y14         LUT2 (Prop_lut2_I1_O)        0.045     1.943 r  mem_reg_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.290     2.232    mem_reg_ENARDEN_cooolgate_en_sig_1
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.869     2.045    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism             -0.482     1.563    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.659    mem_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.185ns (26.097%)  route 0.524ns (73.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.512    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  selectR_reg/Q
                         net (fo=8, routed)           0.524     2.177    selectR
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.044     2.221 r  dout[7]_i_1/O
                         net (fo=1, routed)           0.000     2.221    p_0_in[7]
    SLICE_X43Y25         FDRE                                         r  dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.845     2.021    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  dout_reg[7]/C
                         clock pessimism             -0.482     1.539    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.107     1.646    dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 selectR_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.186ns (26.201%)  route 0.524ns (73.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.585     1.512    clk_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  selectR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  selectR_reg/Q
                         net (fo=8, routed)           0.524     2.177    selectR
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.045     2.222 r  dout[6]_i_1/O
                         net (fo=1, routed)           0.000     2.222    p_0_in[6]
    SLICE_X43Y25         FDRE                                         r  dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.845     2.021    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  dout_reg[6]/C
                         clock pessimism             -0.482     1.539    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.091     1.630    dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.592    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y4    mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y19   dout_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y19   dout_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y21   dout_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y21   dout_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y23   dout_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y23   dout_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y25   dout_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y25   dout_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y19   dout_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y19   dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y19   dout_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y19   dout_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y21   dout_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y21   dout_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y21   dout_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y21   dout_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y23   dout_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y23   dout_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y19   dout_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y19   dout_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y19   dout_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y19   dout_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y21   dout_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y21   dout_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y21   dout_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y21   dout_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y23   dout_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y23   dout_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.422ns  (logic 3.327ns (61.362%)  route 2.095ns (38.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.740     4.963    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.419     5.382 r  dout_reg[3]/Q
                         net (fo=1, routed)           2.095     7.477    dout_OBUF[3]
    Y14                  OBUF (Prop_obuf_I_O)         2.908    10.385 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.385    dout[3]
    Y14                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.397ns  (logic 3.302ns (61.182%)  route 2.095ns (38.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.736     4.959    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.419     5.378 r  dout_reg[5]/Q
                         net (fo=1, routed)           2.095     7.473    dout_OBUF[5]
    Y17                  OBUF (Prop_obuf_I_O)         2.883    10.356 r  dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.356    dout[5]
    Y17                                                               r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.267ns (60.991%)  route 2.089ns (39.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.742     4.965    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.419     5.384 r  dout_reg[1]/Q
                         net (fo=1, routed)           2.089     7.473    dout_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         2.848    10.321 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.321    dout[1]
    U17                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.320ns  (logic 3.254ns (61.165%)  route 2.066ns (38.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.734     4.957    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.419     5.376 r  dout_reg[7]/Q
                         net (fo=1, routed)           2.066     7.442    dout_OBUF[7]
    R14                  OBUF (Prop_obuf_I_O)         2.835    10.277 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.277    dout[7]
    R14                                                               r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.276ns  (logic 3.187ns (60.399%)  route 2.089ns (39.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.736     4.959    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.456     5.415 r  dout_reg[4]/Q
                         net (fo=1, routed)           2.089     7.504    dout_OBUF[4]
    W14                  OBUF (Prop_obuf_I_O)         2.731    10.235 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.235    dout[4]
    W14                                                               r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.254ns  (logic 3.173ns (60.391%)  route 2.081ns (39.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.742     4.965    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456     5.421 r  dout_reg[0]/Q
                         net (fo=1, routed)           2.081     7.502    dout_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         2.717    10.219 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.219    dout[0]
    V15                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.221ns  (logic 3.132ns (59.984%)  route 2.089ns (40.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.740     4.963    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.456     5.419 r  dout_reg[2]/Q
                         net (fo=1, routed)           2.089     7.508    dout_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.676    10.184 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.184    dout[2]
    T16                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.223ns  (logic 3.171ns (60.706%)  route 2.052ns (39.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.734     4.957    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.456     5.413 r  dout_reg[6]/Q
                         net (fo=1, routed)           2.052     7.465    dout_OBUF[6]
    Y16                  OBUF (Prop_obuf_I_O)         2.715    10.180 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.180    dout[6]
    Y16                                                               r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.359ns (72.896%)  route 0.505ns (27.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.579     1.506    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  dout_reg[7]/Q
                         net (fo=1, routed)           0.505     2.139    dout_OBUF[7]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.370 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.370    dout[7]
    R14                                                               r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.372ns (73.232%)  route 0.501ns (26.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.579     1.506    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  dout_reg[6]/Q
                         net (fo=1, routed)           0.501     2.148    dout_OBUF[6]
    Y16                  OBUF (Prop_obuf_I_O)         1.231     3.379 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.379    dout[6]
    Y16                                                               r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.333ns (71.238%)  route 0.538ns (28.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.582     1.509    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  dout_reg[2]/Q
                         net (fo=1, routed)           0.538     2.188    dout_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.192     3.380 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.380    dout[2]
    T16                                                               r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.371ns (72.034%)  route 0.532ns (27.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584     1.511    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  dout_reg[1]/Q
                         net (fo=1, routed)           0.532     2.171    dout_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         1.243     3.414 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.414    dout[1]
    U17                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.374ns (72.161%)  route 0.530ns (27.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.584     1.511    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  dout_reg[0]/Q
                         net (fo=1, routed)           0.530     2.182    dout_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         1.233     3.415 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.415    dout[0]
    V15                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.926ns  (logic 1.387ns (72.046%)  route 0.538ns (27.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.580     1.507    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  dout_reg[4]/Q
                         net (fo=1, routed)           0.538     2.186    dout_OBUF[4]
    W14                  OBUF (Prop_obuf_I_O)         1.246     3.432 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.432    dout[4]
    W14                                                               r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.406ns (72.474%)  route 0.534ns (27.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.580     1.507    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.128     1.635 r  dout_reg[5]/Q
                         net (fo=1, routed)           0.534     2.169    dout_OBUF[5]
    Y17                  OBUF (Prop_obuf_I_O)         1.278     3.447 r  dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.447    dout[5]
    Y17                                                               r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.965ns  (logic 1.431ns (72.824%)  route 0.534ns (27.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.582     1.509    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.128     1.637 r  dout_reg[3]/Q
                         net (fo=1, routed)           0.534     2.171    dout_OBUF[3]
    Y14                  OBUF (Prop_obuf_I_O)         1.303     3.474 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.474    dout[3]
    Y14                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.615ns  (logic 1.172ns (32.413%)  route 2.443ns (67.587%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we
    W15                  IBUF (Prop_ibuf_I_O)         1.048     1.048 r  we_IBUF_inst/O
                         net (fo=2, routed)           1.862     2.910    we_IBUF
    SLICE_X36Y14         LUT2 (Prop_lut2_I0_O)        0.124     3.034 r  mem_reg_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.581     3.615    mem_reg_ENARDEN_cooolgate_en_sig_1
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.538     4.420    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.092ns  (logic 1.048ns (33.881%)  route 2.045ns (66.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we
    W15                  IBUF (Prop_ibuf_I_O)         1.048     1.048 r  we_IBUF_inst/O
                         net (fo=2, routed)           2.045     3.092    we_IBUF
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.538     4.420    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 addr[1]
                            (input port)
  Destination:            mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.626ns  (logic 0.938ns (35.738%)  route 1.687ns (64.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  addr[1] (IN)
                         net (fo=0)                   0.000     0.000    addr[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  addr_IBUF[1]_inst/O
                         net (fo=1, routed)           1.687     2.626    addr_IBUF[1]
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.538     4.420    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 pass_ip[3]
                            (input port)
  Destination:            dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.497ns  (logic 1.131ns (45.301%)  route 1.366ns (54.699%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N20                                               0.000     0.000 r  pass_ip[3] (IN)
                         net (fo=0)                   0.000     0.000    pass_ip[3]
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  pass_ip_IBUF[3]_inst/O
                         net (fo=1, routed)           1.366     2.345    pass_ip_IBUF[3]
    SLICE_X43Y21         LUT3 (Prop_lut3_I1_O)        0.152     2.497 r  dout[3]_i_1/O
                         net (fo=1, routed)           0.000     2.497    p_0_in[3]
    SLICE_X43Y21         FDRE                                         r  dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.564     4.447    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  dout_reg[3]/C

Slack:                    inf
  Source:                 pass_ip[5]
                            (input port)
  Destination:            dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.495ns  (logic 1.129ns (45.259%)  route 1.366ns (54.741%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  pass_ip[5] (IN)
                         net (fo=0)                   0.000     0.000    pass_ip[5]
    N18                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  pass_ip_IBUF[5]_inst/O
                         net (fo=1, routed)           1.366     2.343    pass_ip_IBUF[5]
    SLICE_X43Y23         LUT3 (Prop_lut3_I1_O)        0.152     2.495 r  dout[5]_i_1/O
                         net (fo=1, routed)           0.000     2.495    p_0_in[5]
    SLICE_X43Y23         FDRE                                         r  dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.561     4.444    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  dout_reg[5]/C

Slack:                    inf
  Source:                 pass_ip[1]
                            (input port)
  Destination:            dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.485ns  (logic 1.120ns (45.048%)  route 1.366ns (54.952%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  pass_ip[1] (IN)
                         net (fo=0)                   0.000     0.000    pass_ip[1]
    T20                  IBUF (Prop_ibuf_I_O)         0.968     0.968 r  pass_ip_IBUF[1]_inst/O
                         net (fo=1, routed)           1.366     2.333    pass_ip_IBUF[1]
    SLICE_X43Y19         LUT3 (Prop_lut3_I1_O)        0.152     2.485 r  dout[1]_i_1/O
                         net (fo=1, routed)           0.000     2.485    p_0_in[1]
    SLICE_X43Y19         FDRE                                         r  dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.565     4.448    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  dout_reg[1]/C

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            mem_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.476ns  (logic 0.950ns (38.361%)  route 1.526ns (61.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  addr_IBUF[0]_inst/O
                         net (fo=1, routed)           1.526     2.476    addr_IBUF[0]
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.538     4.420    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 addr[3]
                            (input port)
  Destination:            mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.463ns  (logic 0.972ns (39.469%)  route 1.491ns (60.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  addr[3] (IN)
                         net (fo=0)                   0.000     0.000    addr[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  addr_IBUF[3]_inst/O
                         net (fo=1, routed)           1.491     2.463    addr_IBUF[3]
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.538     4.420    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 addr[5]
                            (input port)
  Destination:            mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.450ns  (logic 0.956ns (39.037%)  route 1.494ns (60.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  addr[5] (IN)
                         net (fo=0)                   0.000     0.000    addr[5]
    W19                  IBUF (Prop_ibuf_I_O)         0.956     0.956 r  addr_IBUF[5]_inst/O
                         net (fo=1, routed)           1.494     2.450    addr_IBUF[5]
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.538     4.420    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.446ns  (logic 0.981ns (40.095%)  route 1.465ns (59.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.420ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  addr_IBUF[4]_inst/O
                         net (fo=1, routed)           1.465     2.446    addr_IBUF[4]
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.538     4.420    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pass_ip[2]
                            (input port)
  Destination:            dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.253ns (43.987%)  route 0.322ns (56.013%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  pass_ip[2] (IN)
                         net (fo=0)                   0.000     0.000    pass_ip[2]
    P20                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  pass_ip_IBUF[2]_inst/O
                         net (fo=1, routed)           0.322     0.530    pass_ip_IBUF[2]
    SLICE_X43Y21         LUT3 (Prop_lut3_I1_O)        0.045     0.575 r  dout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.575    p_0_in[2]
    SLICE_X43Y21         FDRE                                         r  dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.849     2.025    clk_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  dout_reg[2]/C

Slack:                    inf
  Source:                 pass_ip[4]
                            (input port)
  Destination:            dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.253ns (44.004%)  route 0.322ns (55.996%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  pass_ip[4] (IN)
                         net (fo=0)                   0.000     0.000    pass_ip[4]
    P19                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  pass_ip_IBUF[4]_inst/O
                         net (fo=1, routed)           0.322     0.530    pass_ip_IBUF[4]
    SLICE_X43Y23         LUT3 (Prop_lut3_I1_O)        0.045     0.575 r  dout[4]_i_1/O
                         net (fo=1, routed)           0.000     0.575    p_0_in[4]
    SLICE_X43Y23         FDRE                                         r  dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.846     2.022    clk_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  dout_reg[4]/C

Slack:                    inf
  Source:                 pass_ip[0]
                            (input port)
  Destination:            dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.238ns (38.782%)  route 0.375ns (61.218%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  pass_ip[0] (IN)
                         net (fo=0)                   0.000     0.000    pass_ip[0]
    U20                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  pass_ip_IBUF[0]_inst/O
                         net (fo=1, routed)           0.375     0.567    pass_ip_IBUF[0]
    SLICE_X43Y19         LUT3 (Prop_lut3_I1_O)        0.045     0.612 r  dout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.612    p_0_in[0]
    SLICE_X43Y19         FDRE                                         r  dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.851     2.027    clk_IBUF_BUFG
    SLICE_X43Y19         FDRE                                         r  dout_reg[0]/C

Slack:                    inf
  Source:                 pass_ip[7]
                            (input port)
  Destination:            dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.291ns (44.832%)  route 0.359ns (55.168%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  pass_ip[7] (IN)
                         net (fo=0)                   0.000     0.000    pass_ip[7]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pass_ip_IBUF[7]_inst/O
                         net (fo=1, routed)           0.359     0.602    pass_ip_IBUF[7]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.048     0.650 r  dout[7]_i_1/O
                         net (fo=1, routed)           0.000     0.650    p_0_in[7]
    SLICE_X43Y25         FDRE                                         r  dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.845     2.021    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  dout_reg[7]/C

Slack:                    inf
  Source:                 pass_ip[6]
                            (input port)
  Destination:            dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.287ns (43.321%)  route 0.375ns (56.679%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  pass_ip[6] (IN)
                         net (fo=0)                   0.000     0.000    pass_ip[6]
    U19                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  pass_ip_IBUF[6]_inst/O
                         net (fo=1, routed)           0.375     0.617    pass_ip_IBUF[6]
    SLICE_X43Y25         LUT3 (Prop_lut3_I1_O)        0.045     0.662 r  dout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.662    p_0_in[6]
    SLICE_X43Y25         FDRE                                         r  dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.845     2.021    clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  dout_reg[6]/C

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.165ns (24.567%)  route 0.507ns (75.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  din_IBUF[1]_inst/O
                         net (fo=1, routed)           0.507     0.672    din_IBUF[1]
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.869     2.045    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.161ns (23.885%)  route 0.513ns (76.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  din_IBUF[0]_inst/O
                         net (fo=1, routed)           0.513     0.674    din_IBUF[0]
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.869     2.045    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.185ns (25.634%)  route 0.537ns (74.366%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
    V16                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  din_IBUF[3]_inst/O
                         net (fo=1, routed)           0.537     0.722    din_IBUF[3]
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.869     2.045    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.729ns  (logic 0.190ns (26.044%)  route 0.539ns (73.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  din_IBUF[2]_inst/O
                         net (fo=1, routed)           0.539     0.729    din_IBUF[2]
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.869     2.045    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.736ns  (logic 0.205ns (27.879%)  route 0.531ns (72.121%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
    Y19                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  din_IBUF[4]_inst/O
                         net (fo=1, routed)           0.531     0.736    din_IBUF[4]
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.869     2.045    clk_IBUF_BUFG
    RAMB18_X2Y4          RAMB18E1                                     r  mem_reg/CLKARDCLK





