<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lcdDMD.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="dcm_pixels.v"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="dcm_pixels_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dmd.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dmd.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dmd.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dmd.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dmd.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dmd.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dmd.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dmd.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dmd.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dmd.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dmd.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dmd.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dmd.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dmd.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dmd.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dmd.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dmd.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dmd.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dmd.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dmd.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dmd.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dmd.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dmd.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dmd_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dmd_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dmd_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dmd_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dmd_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dmd_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dmd_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dmd_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dmd_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dmd_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dmd_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dmd_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dmd_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dmd_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/dcm_pixels.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2verilog.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1492285287" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1492285287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492285287" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3813218658293770132" xil_pn:start_ts="1492285287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492285288" xil_pn:in_ck="3990348963481143179" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1915631960286950783" xil_pn:start_ts="1492285287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/sp_bram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/sp_bram.v"/>
    </transform>
    <transform xil_pn:end_ts="1492285288" xil_pn:in_ck="2554307278910870362" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1492285288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492285289" xil_pn:in_ck="-1852460879771541643" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2753360476082073236" xil_pn:start_ts="1492285288">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dcm_pixels.v"/>
    </transform>
    <transform xil_pn:end_ts="1492285289" xil_pn:in_ck="2554307278910870362" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8569866560980815065" xil_pn:start_ts="1492285289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492285289" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2721672863447336009" xil_pn:start_ts="1492285289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492285299" xil_pn:in_ck="3563270415012423609" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6045934854098898108" xil_pn:start_ts="1492285289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dmd.lso"/>
      <outfile xil_pn:name="dmd.ngc"/>
      <outfile xil_pn:name="dmd.ngr"/>
      <outfile xil_pn:name="dmd.prj"/>
      <outfile xil_pn:name="dmd.stx"/>
      <outfile xil_pn:name="dmd.syr"/>
      <outfile xil_pn:name="dmd.xst"/>
      <outfile xil_pn:name="dmd_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1492285299" xil_pn:in_ck="133532930721" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3734212952594455" xil_pn:start_ts="1492285299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492285304" xil_pn:in_ck="4892441335971163669" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4104038474600087060" xil_pn:start_ts="1492285299">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="dmd.bld"/>
      <outfile xil_pn:name="dmd.ngd"/>
      <outfile xil_pn:name="dmd_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1492285309" xil_pn:in_ck="-9078644498081748867" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="8244252997095731546" xil_pn:start_ts="1492285304">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="dmd.pcf"/>
      <outfile xil_pn:name="dmd_map.map"/>
      <outfile xil_pn:name="dmd_map.mrp"/>
      <outfile xil_pn:name="dmd_map.ncd"/>
      <outfile xil_pn:name="dmd_map.ngm"/>
      <outfile xil_pn:name="dmd_map.xrpt"/>
      <outfile xil_pn:name="dmd_summary.xml"/>
      <outfile xil_pn:name="dmd_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1492285323" xil_pn:in_ck="7474400127431220854" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="7122883464624052383" xil_pn:start_ts="1492285309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="dmd.ncd"/>
      <outfile xil_pn:name="dmd.pad"/>
      <outfile xil_pn:name="dmd.par"/>
      <outfile xil_pn:name="dmd.ptwx"/>
      <outfile xil_pn:name="dmd.unroutes"/>
      <outfile xil_pn:name="dmd.xpi"/>
      <outfile xil_pn:name="dmd_pad.csv"/>
      <outfile xil_pn:name="dmd_pad.txt"/>
      <outfile xil_pn:name="dmd_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1492285332" xil_pn:in_ck="133532923096" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="-5450905818656324080" xil_pn:start_ts="1492285323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dmd.bgn"/>
      <outfile xil_pn:name="dmd.bit"/>
      <outfile xil_pn:name="dmd.drc"/>
      <outfile xil_pn:name="dmd.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1492285323" xil_pn:in_ck="-9078650123716221831" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1492285320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="dmd.twr"/>
      <outfile xil_pn:name="dmd.twx"/>
    </transform>
  </transforms>

</generated_project>
