# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DS18B20.srcs/sources_1/new/SENSOR_DS18B20.vhd" \
"../../../../DS18B20.srcs/sim_1/new/SENSOR_DS18B20_tb.vhd" \

# Do not sort compile order
nosort
