<def f='llvm/llvm/include/llvm/CodeGen/LiveIntervalUnion.h' l='42' ll='194'/>
<size>216</size>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveIntervalUnion.h' l='38'>/// Union of live intervals that are strong candidates for coalescing into a
/// single register (either physical or virtual depending on the context).  We
/// expect the constituent live intervals to be disjoint, although we may
/// eventually make exceptions to handle value-based interference.</doc>
<mbr r='llvm::LiveIntervalUnion::Tag' o='0' t='unsigned int'/>
<mbr r='llvm::LiveIntervalUnion::Segments' o='64' t='LiveSegments'/>
<fun r='_ZN4llvm17LiveIntervalUnionC1ERNS_18RecyclingAllocatorINS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEEcLm192ELm64EEE'/>
<fun r='_ZN4llvm17LiveIntervalUnion5beginEv'/>
<fun r='_ZN4llvm17LiveIntervalUnion3endEv'/>
<fun r='_ZN4llvm17LiveIntervalUnion4findENS_9SlotIndexE'/>
<fun r='_ZNK4llvm17LiveIntervalUnion5beginEv'/>
<fun r='_ZNK4llvm17LiveIntervalUnion3endEv'/>
<fun r='_ZNK4llvm17LiveIntervalUnion4findENS_9SlotIndexE'/>
<fun r='_ZNK4llvm17LiveIntervalUnion5emptyEv'/>
<fun r='_ZNK4llvm17LiveIntervalUnion10startIndexEv'/>
<fun r='_ZNK4llvm17LiveIntervalUnion6getMapEv'/>
<fun r='_ZNK4llvm17LiveIntervalUnion6getTagEv'/>
<fun r='_ZNK4llvm17LiveIntervalUnion12changedSinceEj'/>
<fun r='_ZN4llvm17LiveIntervalUnion5unifyERNS_12LiveIntervalERKNS_9LiveRangeE'/>
<fun r='_ZN4llvm17LiveIntervalUnion7extractERNS_12LiveIntervalERKNS_9LiveRangeE'/>
<fun r='_ZN4llvm17LiveIntervalUnion5clearEv'/>
<fun r='_ZNK4llvm17LiveIntervalUnion5printERNS_11raw_ostreamEPKNS_18TargetRegisterInfoE'/>
<fun r='_ZN4llvm17LiveIntervalUnion6verifyERNS_15SparseBitVectorILj128EEE'/>
