
centos-preinstalled/zipnote:     file format elf32-littlearm


Disassembly of section .init:

00011030 <_init@@Base>:
   11030:	push	{r3, lr}
   11034:	bl	11fec <ftello64@plt+0xca8>
   11038:	pop	{r3, pc}

Disassembly of section .plt:

0001103c <fdopen@plt-0x14>:
   1103c:	push	{lr}		; (str lr, [sp, #-4]!)
   11040:	ldr	lr, [pc, #4]	; 1104c <_init@@Base+0x1c>
   11044:	add	lr, pc, lr
   11048:	ldr	pc, [lr, #8]!
   1104c:			; <UNDEFINED> instruction: 0x00022fb4

00011050 <fdopen@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #139264	; 0x22000
   11058:	ldr	pc, [ip, #4020]!	; 0xfb4

0001105c <raise@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #139264	; 0x22000
   11064:	ldr	pc, [ip, #4012]!	; 0xfac

00011068 <__strncat_chk@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #139264	; 0x22000
   11070:	ldr	pc, [ip, #4004]!	; 0xfa4

00011074 <wctomb@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #139264	; 0x22000
   1107c:	ldr	pc, [ip, #3996]!	; 0xf9c

00011080 <strcmp@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #139264	; 0x22000
   11088:	ldr	pc, [ip, #3988]!	; 0xf94

0001108c <strtol@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #139264	; 0x22000
   11094:	ldr	pc, [ip, #3980]!	; 0xf8c

00011098 <fflush@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #139264	; 0x22000
   110a0:	ldr	pc, [ip, #3972]!	; 0xf84

000110a4 <memmove@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #139264	; 0x22000
   110ac:	ldr	pc, [ip, #3964]!	; 0xf7c

000110b0 <free@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #139264	; 0x22000
   110b8:	ldr	pc, [ip, #3956]!	; 0xf74

000110bc <fgets@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #139264	; 0x22000
   110c4:	ldr	pc, [ip, #3948]!	; 0xf6c

000110c8 <ferror@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #139264	; 0x22000
   110d0:	ldr	pc, [ip, #3940]!	; 0xf64

000110d4 <memcpy@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #139264	; 0x22000
   110dc:	ldr	pc, [ip, #3932]!	; 0xf5c

000110e0 <signal@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #139264	; 0x22000
   110e8:	ldr	pc, [ip, #3924]!	; 0xf54

000110ec <_IO_getc@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #139264	; 0x22000
   110f4:	ldr	pc, [ip, #3916]!	; 0xf4c

000110f8 <stpcpy@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #139264	; 0x22000
   11100:	ldr	pc, [ip, #3908]!	; 0xf44

00011104 <__stack_chk_fail@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #139264	; 0x22000
   1110c:	ldr	pc, [ip, #3900]!	; 0xf3c

00011110 <rewind@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #139264	; 0x22000
   11118:	ldr	pc, [ip, #3892]!	; 0xf34

0001111c <unlink@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #139264	; 0x22000
   11124:	ldr	pc, [ip, #3884]!	; 0xf2c

00011128 <realloc@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #139264	; 0x22000
   11130:	ldr	pc, [ip, #3876]!	; 0xf24

00011134 <perror@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #139264	; 0x22000
   1113c:	ldr	pc, [ip, #3868]!	; 0xf1c

00011140 <_IO_putc@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #139264	; 0x22000
   11148:	ldr	pc, [ip, #3860]!	; 0xf14

0001114c <fwrite@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #139264	; 0x22000
   11154:	ldr	pc, [ip, #3852]!	; 0xf0c

00011158 <strcat@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #139264	; 0x22000
   11160:	ldr	pc, [ip, #3844]!	; 0xf04

00011164 <__ctype_get_mb_cur_max@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #139264	; 0x22000
   1116c:	ldr	pc, [ip, #3836]!	; 0xefc

00011170 <strcpy@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #139264	; 0x22000
   11178:	ldr	pc, [ip, #3828]!	; 0xef4

0001117c <__strcpy_chk@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #139264	; 0x22000
   11184:	ldr	pc, [ip, #3820]!	; 0xeec

00011188 <fread@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #139264	; 0x22000
   11190:	ldr	pc, [ip, #3812]!	; 0xee4

00011194 <mkstemp64@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #139264	; 0x22000
   1119c:	ldr	pc, [ip, #3804]!	; 0xedc

000111a0 <puts@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #139264	; 0x22000
   111a8:	ldr	pc, [ip, #3796]!	; 0xed4

000111ac <malloc@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #139264	; 0x22000
   111b4:	ldr	pc, [ip, #3788]!	; 0xecc

000111b8 <__libc_start_main@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #139264	; 0x22000
   111c0:	ldr	pc, [ip, #3780]!	; 0xec4

000111c4 <strerror@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #139264	; 0x22000
   111cc:	ldr	pc, [ip, #3772]!	; 0xebc

000111d0 <__ctype_toupper_loc@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #139264	; 0x22000
   111d8:	ldr	pc, [ip, #3764]!	; 0xeb4

000111dc <__gmon_start__@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #139264	; 0x22000
   111e4:	ldr	pc, [ip, #3756]!	; 0xeac

000111e8 <rename@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #139264	; 0x22000
   111f0:	ldr	pc, [ip, #3748]!	; 0xea4

000111f4 <__ctype_b_loc@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #139264	; 0x22000
   111fc:	ldr	pc, [ip, #3740]!	; 0xe9c

00011200 <exit@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #139264	; 0x22000
   11208:	ldr	pc, [ip, #3732]!	; 0xe94

0001120c <feof@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #139264	; 0x22000
   11214:	ldr	pc, [ip, #3724]!	; 0xe8c

00011218 <strlen@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #139264	; 0x22000
   11220:	ldr	pc, [ip, #3716]!	; 0xe84

00011224 <ungetc@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #139264	; 0x22000
   1122c:	ldr	pc, [ip, #3708]!	; 0xe7c

00011230 <__errno_location@plt>:
   11230:	add	ip, pc, #0, 12
   11234:	add	ip, ip, #139264	; 0x22000
   11238:	ldr	pc, [ip, #3700]!	; 0xe74

0001123c <__strcat_chk@plt>:
   1123c:	add	ip, pc, #0, 12
   11240:	add	ip, ip, #139264	; 0x22000
   11244:	ldr	pc, [ip, #3692]!	; 0xe6c

00011248 <__sprintf_chk@plt>:
   11248:	add	ip, pc, #0, 12
   1124c:	add	ip, ip, #139264	; 0x22000
   11250:	ldr	pc, [ip, #3684]!	; 0xe64

00011254 <strncpy@plt>:
   11254:	add	ip, pc, #0, 12
   11258:	add	ip, ip, #139264	; 0x22000
   1125c:	ldr	pc, [ip, #3676]!	; 0xe5c

00011260 <__printf_chk@plt>:
   11260:	add	ip, pc, #0, 12
   11264:	add	ip, ip, #139264	; 0x22000
   11268:	ldr	pc, [ip, #3668]!	; 0xe54

0001126c <__fprintf_chk@plt>:
   1126c:	add	ip, pc, #0, 12
   11270:	add	ip, ip, #139264	; 0x22000
   11274:	ldr	pc, [ip, #3660]!	; 0xe4c

00011278 <fclose@plt>:
   11278:	add	ip, pc, #0, 12
   1127c:	add	ip, ip, #139264	; 0x22000
   11280:	ldr	pc, [ip, #3652]!	; 0xe44

00011284 <fseeko64@plt>:
   11284:	add	ip, pc, #0, 12
   11288:	add	ip, ip, #139264	; 0x22000
   1128c:	ldr	pc, [ip, #3644]!	; 0xe3c

00011290 <__wctomb_chk@plt>:
   11290:	add	ip, pc, #0, 12
   11294:	add	ip, ip, #139264	; 0x22000
   11298:	ldr	pc, [ip, #3636]!	; 0xe34

0001129c <__fread_chk@plt>:
   1129c:	add	ip, pc, #0, 12
   112a0:	add	ip, ip, #139264	; 0x22000
   112a4:	ldr	pc, [ip, #3628]!	; 0xe2c

000112a8 <setlocale@plt>:
   112a8:	add	ip, pc, #0, 12
   112ac:	add	ip, ip, #139264	; 0x22000
   112b0:	ldr	pc, [ip, #3620]!	; 0xe24

000112b4 <strrchr@plt>:
   112b4:	add	ip, pc, #0, 12
   112b8:	add	ip, ip, #139264	; 0x22000
   112bc:	ldr	pc, [ip, #3612]!	; 0xe1c

000112c0 <fputc@plt>:
   112c0:	add	ip, pc, #0, 12
   112c4:	add	ip, ip, #139264	; 0x22000
   112c8:	ldr	pc, [ip, #3604]!	; 0xe14

000112cc <mbstowcs@plt>:
   112cc:	add	ip, pc, #0, 12
   112d0:	add	ip, ip, #139264	; 0x22000
   112d4:	ldr	pc, [ip, #3596]!	; 0xe0c

000112d8 <fopen64@plt>:
   112d8:	add	ip, pc, #0, 12
   112dc:	add	ip, ip, #139264	; 0x22000
   112e0:	ldr	pc, [ip, #3588]!	; 0xe04

000112e4 <qsort@plt>:
   112e4:	add	ip, pc, #0, 12
   112e8:	add	ip, ip, #139264	; 0x22000
   112ec:	ldr	pc, [ip, #3580]!	; 0xdfc

000112f0 <chmod@plt>:
   112f0:	add	ip, pc, #0, 12
   112f4:	add	ip, ip, #139264	; 0x22000
   112f8:	ldr	pc, [ip, #3572]!	; 0xdf4

000112fc <strncat@plt>:
   112fc:	add	ip, pc, #0, 12
   11300:	add	ip, ip, #139264	; 0x22000
   11304:	ldr	pc, [ip, #3564]!	; 0xdec

00011308 <__xstat64@plt>:
   11308:	add	ip, pc, #0, 12
   1130c:	add	ip, ip, #139264	; 0x22000
   11310:	ldr	pc, [ip, #3556]!	; 0xde4

00011314 <fputs@plt>:
   11314:	add	ip, pc, #0, 12
   11318:	add	ip, ip, #139264	; 0x22000
   1131c:	ldr	pc, [ip, #3548]!	; 0xddc

00011320 <strncmp@plt>:
   11320:	add	ip, pc, #0, 12
   11324:	add	ip, ip, #139264	; 0x22000
   11328:	ldr	pc, [ip, #3540]!	; 0xdd4

0001132c <abort@plt>:
   1132c:	add	ip, pc, #0, 12
   11330:	add	ip, ip, #139264	; 0x22000
   11334:	ldr	pc, [ip, #3532]!	; 0xdcc

00011338 <__lxstat64@plt>:
   11338:	add	ip, pc, #0, 12
   1133c:	add	ip, ip, #139264	; 0x22000
   11340:	ldr	pc, [ip, #3524]!	; 0xdc4

00011344 <ftello64@plt>:
   11344:	add	ip, pc, #0, 12
   11348:	add	ip, ip, #139264	; 0x22000
   1134c:	ldr	pc, [ip, #3516]!	; 0xdbc

Disassembly of section .text:

00011350 <.text>:
   11350:	push	{r4, r5, r6, r7, r8, lr}
   11354:	movw	r7, #17356	; 0x43cc
   11358:	add	r6, r0, r1
   1135c:	movt	r7, #3
   11360:	mov	r5, r0
   11364:	mov	r8, #10
   11368:	cmp	r5, r6
   1136c:	beq	113c0 <ftello64@plt+0x7c>
   11370:	ldrb	r4, [r5], #1
   11374:	cmp	r4, #64	; 0x40
   11378:	cmpne	r4, #92	; 0x5c
   1137c:	bne	1138c <ftello64@plt+0x48>
   11380:	mov	r0, #92	; 0x5c
   11384:	ldr	r1, [r7]
   11388:	bl	11140 <_IO_putc@plt>
   1138c:	sub	r3, r4, #9
   11390:	cmp	r3, #1
   11394:	movhi	r3, #0
   11398:	movls	r3, #1
   1139c:	cmp	r4, #31
   113a0:	orrgt	r3, r3, #1
   113a4:	cmp	r3, #0
   113a8:	beq	11368 <ftello64@plt+0x24>
   113ac:	mov	r0, r4
   113b0:	ldr	r1, [r7]
   113b4:	bl	11140 <_IO_putc@plt>
   113b8:	mov	r8, r4
   113bc:	b	11368 <ftello64@plt+0x24>
   113c0:	cmp	r8, #10
   113c4:	popeq	{r4, r5, r6, r7, r8, pc}
   113c8:	movw	r3, #17356	; 0x43cc
   113cc:	movt	r3, #3
   113d0:	mov	r0, #10
   113d4:	ldr	r1, [r3]
   113d8:	pop	{r4, r5, r6, r7, r8, lr}
   113dc:	b	11140 <_IO_putc@plt>
   113e0:	movw	r2, #17336	; 0x43b8
   113e4:	movt	r2, #3
   113e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   113ec:	sub	sp, sp, #2096	; 0x830
   113f0:	ldr	r3, [r2]
   113f4:	sub	sp, sp, #4
   113f8:	mov	r6, r0
   113fc:	mov	r5, r1
   11400:	mov	r0, #0
   11404:	movw	r1, #308	; 0x134
   11408:	movt	r1, #2
   1140c:	str	r3, [sp, #2092]	; 0x82c
   11410:	str	r2, [sp, #28]
   11414:	bl	112a8 <setlocale@plt>
   11418:	cmp	r0, #0
   1141c:	movwne	r3, #24060	; 0x5dfc
   11420:	movtne	r3, #3
   11424:	movne	r2, #1
   11428:	strne	r2, [r3]
   1142c:	cmp	r6, #1
   11430:	beq	1178c <ftello64@plt+0x448>
   11434:	movw	r3, #17344	; 0x43c0
   11438:	movt	r3, #3
   1143c:	movw	r1, #24632	; 0x6038
   11440:	movt	r1, #3
   11444:	ldr	r3, [r3]
   11448:	movw	r2, #17364	; 0x43d4
   1144c:	str	r1, [sp, #24]
   11450:	movt	r2, #3
   11454:	str	r2, [sp, #20]
   11458:	movw	r9, #23832	; 0x5d18
   1145c:	str	r3, [r1]
   11460:	bl	1ea2c <ftello64@plt+0xd6e8>
   11464:	ldr	r3, [sp, #20]
   11468:	movw	r7, #29788	; 0x745c
   1146c:	movt	r9, #3
   11470:	movt	r7, #3
   11474:	movw	r1, #9360	; 0x2490
   11478:	mov	r0, #2
   1147c:	movt	r1, #1
   11480:	mov	r4, #0
   11484:	str	r4, [r3]
   11488:	str	r4, [r9]
   1148c:	str	r4, [r7]
   11490:	bl	110e0 <signal@plt>
   11494:	movw	r1, #9360	; 0x2490
   11498:	mov	r0, #15
   1149c:	movt	r1, #1
   114a0:	bl	110e0 <signal@plt>
   114a4:	movw	r1, #9360	; 0x2490
   114a8:	mov	r0, #6
   114ac:	movt	r1, #1
   114b0:	bl	110e0 <signal@plt>
   114b4:	movw	r1, #9360	; 0x2490
   114b8:	mov	r0, #7
   114bc:	movt	r1, #1
   114c0:	bl	110e0 <signal@plt>
   114c4:	movw	r1, #9360	; 0x2490
   114c8:	mov	r0, #4
   114cc:	movt	r1, #1
   114d0:	bl	110e0 <signal@plt>
   114d4:	movw	r1, #9360	; 0x2490
   114d8:	mov	r0, #11
   114dc:	movt	r1, #1
   114e0:	bl	110e0 <signal@plt>
   114e4:	cmp	r6, #1
   114e8:	str	r4, [sp, #32]
   114ec:	ble	11554 <ftello64@plt+0x210>
   114f0:	movw	r3, #17060	; 0x42a4
   114f4:	movt	r3, #3
   114f8:	movw	fp, #23876	; 0x5d44
   114fc:	movt	fp, #3
   11500:	mov	sl, r4
   11504:	mov	r8, r3
   11508:	mov	r4, #1
   1150c:	ldr	r0, [r5, #4]!
   11510:	ldrb	r2, [r0]
   11514:	cmp	r2, #45	; 0x2d
   11518:	beq	11668 <ftello64@plt+0x324>
   1151c:	cmp	sl, #0
   11520:	bne	1165c <ftello64@plt+0x318>
   11524:	ldr	r3, [r7]
   11528:	cmp	r3, #0
   1152c:	bne	11f54 <ftello64@plt+0xc10>
   11530:	bl	12ca8 <ftello64@plt+0x1964>
   11534:	movw	r3, #29788	; 0x745c
   11538:	movt	r3, #3
   1153c:	cmp	r0, #0
   11540:	str	r0, [r3]
   11544:	beq	11f44 <ftello64@plt+0xc00>
   11548:	add	r4, r4, #1
   1154c:	cmp	r4, r6
   11550:	bne	1150c <ftello64@plt+0x1c8>
   11554:	ldr	r5, [r7]
   11558:	movw	r4, #29788	; 0x745c
   1155c:	movt	r4, #3
   11560:	cmp	r5, #0
   11564:	beq	11f24 <ftello64@plt+0xbe0>
   11568:	mov	r0, r5
   1156c:	bl	11218 <strlen@plt>
   11570:	add	r0, r0, #1
   11574:	bl	111ac <malloc@plt>
   11578:	movw	r3, #23820	; 0x5d0c
   1157c:	movt	r3, #3
   11580:	cmp	r0, #0
   11584:	str	r0, [r3]
   11588:	beq	11f14 <ftello64@plt+0xbd0>
   1158c:	mov	r1, r5
   11590:	bl	11170 <strcpy@plt>
   11594:	bl	13484 <ftello64@plt+0x2140>
   11598:	subs	fp, r0, #0
   1159c:	bne	11f0c <ftello64@plt+0xbc8>
   115a0:	movw	r3, #23652	; 0x5c64
   115a4:	movt	r3, #3
   115a8:	str	r3, [sp, #36]	; 0x24
   115ac:	ldr	r5, [r3]
   115b0:	cmp	r5, #0
   115b4:	beq	11e80 <ftello64@plt+0xb3c>
   115b8:	ldr	r2, [sp, #32]
   115bc:	cmp	r2, #0
   115c0:	beq	11df4 <ftello64@plt+0xab0>
   115c4:	movw	r1, #624	; 0x270
   115c8:	ldr	r0, [r4]
   115cc:	movt	r1, #2
   115d0:	bl	112d8 <fopen64@plt>
   115d4:	cmp	r0, #0
   115d8:	beq	11e8c <ftello64@plt+0xb48>
   115dc:	bl	11278 <fclose@plt>
   115e0:	ldr	r0, [r4]
   115e4:	bl	19b28 <ftello64@plt+0x87e4>
   115e8:	ldr	r3, [sp, #36]	; 0x24
   115ec:	movw	r5, #17352	; 0x43c8
   115f0:	movt	r5, #3
   115f4:	movw	sl, #2047	; 0x7ff
   115f8:	ldr	r4, [r3]
   115fc:	str	r0, [sp, #32]
   11600:	add	r0, sp, #44	; 0x2c
   11604:	mov	r1, #2048	; 0x800
   11608:	ldr	r2, [r5]
   1160c:	bl	110bc <fgets@plt>
   11610:	subs	r6, r0, #0
   11614:	beq	11ab8 <ftello64@plt+0x774>
   11618:	bl	11218 <strlen@plt>
   1161c:	cmp	r0, #0
   11620:	beq	11640 <ftello64@plt+0x2fc>
   11624:	cmp	r0, sl
   11628:	beq	11a18 <ftello64@plt+0x6d4>
   1162c:	sub	r0, r0, #1
   11630:	add	r2, r6, r0
   11634:	ldrb	r3, [r6, r0]
   11638:	cmp	r3, #10
   1163c:	beq	11a2c <ftello64@plt+0x6e8>
   11640:	ldrb	r3, [r6]
   11644:	cmp	r3, #64	; 0x40
   11648:	beq	11838 <ftello64@plt+0x4f4>
   1164c:	movw	r1, #628	; 0x274
   11650:	mov	r0, #7
   11654:	movt	r1, #2
   11658:	bl	123cc <ftello64@plt+0x1088>
   1165c:	mov	sl, #0
   11660:	str	r0, [fp]
   11664:	b	11548 <ftello64@plt+0x204>
   11668:	ldrb	r2, [r0, #1]
   1166c:	cmp	r2, #0
   11670:	beq	11f34 <ftello64@plt+0xbf0>
   11674:	add	r0, r0, #1
   11678:	mov	r3, #0
   1167c:	sub	r2, r2, #76	; 0x4c
   11680:	cmp	r2, #43	; 0x2b
   11684:	ldrls	pc, [pc, r2, lsl #2]
   11688:	b	11828 <ftello64@plt+0x4e4>
   1168c:	andeq	r1, r1, ip, ror #14
   11690:	andeq	r1, r1, r8, lsr #16
   11694:	andeq	r1, r1, r8, lsr #16
   11698:	andeq	r1, r1, r8, lsr #16
   1169c:	andeq	r1, r1, r8, lsr #16
   116a0:	andeq	r1, r1, r8, lsr #16
   116a4:	andeq	r1, r1, r8, lsr #16
   116a8:	andeq	r1, r1, r8, lsr #16
   116ac:	andeq	r1, r1, r8, lsr #16
   116b0:	andeq	r1, r1, r8, lsr #16
   116b4:	andeq	r1, r1, r8, lsr #16
   116b8:	andeq	r1, r1, r8, lsr #16
   116bc:	andeq	r1, r1, r8, lsr #16
   116c0:	andeq	r1, r1, r8, lsr #16
   116c4:	andeq	r1, r1, r8, lsr #16
   116c8:	andeq	r1, r1, r8, lsr #16
   116cc:	andeq	r1, r1, r8, lsr #16
   116d0:	andeq	r1, r1, r8, lsr #16
   116d4:	andeq	r1, r1, r8, lsr #16
   116d8:	andeq	r1, r1, r8, lsr #16
   116dc:	andeq	r1, r1, r8, lsr #16
   116e0:	andeq	r1, r1, r8, lsr #16
   116e4:	andeq	r1, r1, ip, asr r7
   116e8:	andeq	r1, r1, r8, lsr #16
   116ec:	andeq	r1, r1, r8, lsr #16
   116f0:	andeq	r1, r1, r8, lsr #16
   116f4:	andeq	r1, r1, r8, lsr #16
   116f8:	andeq	r1, r1, r8, lsr #16
   116fc:	andeq	r1, r1, ip, lsl #15
   11700:	andeq	r1, r1, r8, lsr #16
   11704:	andeq	r1, r1, r8, lsr #16
   11708:	andeq	r1, r1, r8, lsr #16
   1170c:	andeq	r1, r1, ip, ror #14
   11710:	andeq	r1, r1, r8, lsr #16
   11714:	andeq	r1, r1, r8, lsr #16
   11718:	andeq	r1, r1, r8, lsr #16
   1171c:	andeq	r1, r1, r8, lsr #16
   11720:	andeq	r1, r1, r4, asr r7
   11724:	andeq	r1, r1, r8, lsr #16
   11728:	andeq	r1, r1, r8, lsr #16
   1172c:	andeq	r1, r1, r8, lsr #16
   11730:	andeq	r1, r1, r8, lsr #16
   11734:	muleq	r1, r8, r7
   11738:	andeq	r1, r1, ip, lsr r7
   1173c:	mov	r2, #1
   11740:	str	r2, [sp, #32]
   11744:	ldrb	r2, [r0, #1]!
   11748:	cmp	r2, #0
   1174c:	bne	1167c <ftello64@plt+0x338>
   11750:	b	11548 <ftello64@plt+0x204>
   11754:	str	r3, [r8]
   11758:	b	11744 <ftello64@plt+0x400>
   1175c:	cmp	sl, #0
   11760:	bne	11eb0 <ftello64@plt+0xb6c>
   11764:	mov	sl, #1
   11768:	b	11744 <ftello64@plt+0x400>
   1176c:	ldr	r4, [pc, #2104]	; 11fac <ftello64@plt+0xc68>
   11770:	add	r5, r4, #216	; 0xd8
   11774:	ldr	r0, [r4, #4]!
   11778:	bl	111a0 <puts@plt>
   1177c:	cmp	r4, r5
   11780:	bne	11774 <ftello64@plt+0x430>
   11784:	mov	r0, #0
   11788:	bl	11200 <exit@plt>
   1178c:	bl	120e4 <ftello64@plt+0xda0>
   11790:	mov	r0, #0
   11794:	bl	11200 <exit@plt>
   11798:	movw	r4, #16660	; 0x4114
   1179c:	movt	r4, #3
   117a0:	movw	r5, #17356	; 0x43cc
   117a4:	movt	r5, #3
   117a8:	ldr	r1, [r4]
   117ac:	movw	r2, #140	; 0x8c
   117b0:	mov	r0, #1
   117b4:	movt	r2, #2
   117b8:	bl	11260 <__printf_chk@plt>
   117bc:	ldr	r1, [r5]
   117c0:	mov	r0, #10
   117c4:	movw	r6, #152	; 0x98
   117c8:	bl	11140 <_IO_putc@plt>
   117cc:	add	r7, r4, #28
   117d0:	movt	r6, #2
   117d4:	ldr	r1, [r4, #4]!
   117d8:	movw	r2, #348	; 0x15c
   117dc:	str	r6, [sp]
   117e0:	movt	r2, #2
   117e4:	movw	r3, #148	; 0x94
   117e8:	mov	r0, #1
   117ec:	movt	r3, #2
   117f0:	bl	11260 <__printf_chk@plt>
   117f4:	mov	r0, #10
   117f8:	ldr	r1, [r5]
   117fc:	bl	11140 <_IO_putc@plt>
   11800:	cmp	r4, r7
   11804:	bne	117d4 <ftello64@plt+0x490>
   11808:	bl	1f2b8 <ftello64@plt+0xdf74>
   1180c:	movw	r0, #356	; 0x164
   11810:	movt	r0, #2
   11814:	bl	111a0 <puts@plt>
   11818:	movw	r0, #396	; 0x18c
   1181c:	movt	r0, #2
   11820:	bl	111a0 <puts@plt>
   11824:	b	11784 <ftello64@plt+0x440>
   11828:	movw	r1, #404	; 0x194
   1182c:	mov	r0, #16
   11830:	movt	r1, #2
   11834:	bl	123cc <ftello64@plt+0x1088>
   11838:	movw	r1, #588	; 0x24c
   1183c:	add	r0, r6, #1
   11840:	movt	r1, #2
   11844:	bl	11080 <strcmp@plt>
   11848:	cmp	r0, #0
   1184c:	beq	11a58 <ftello64@plt+0x714>
   11850:	ldrb	r3, [r6, #1]
   11854:	cmp	r3, #32
   11858:	bne	1164c <ftello64@plt+0x308>
   1185c:	cmp	r4, #0
   11860:	beq	119ac <ftello64@plt+0x668>
   11864:	add	r6, r6, #2
   11868:	b	11878 <ftello64@plt+0x534>
   1186c:	ldr	r4, [r4, #116]	; 0x74
   11870:	cmp	r4, #0
   11874:	beq	119ac <ftello64@plt+0x668>
   11878:	mov	r0, r6
   1187c:	ldr	r1, [r4, #80]	; 0x50
   11880:	bl	11080 <strcmp@plt>
   11884:	cmp	r0, #0
   11888:	bne	1186c <ftello64@plt+0x528>
   1188c:	mov	r8, r0
   11890:	mov	r1, #2048	; 0x800
   11894:	add	r0, sp, #44	; 0x2c
   11898:	ldr	r2, [r5]
   1189c:	bl	110bc <fgets@plt>
   118a0:	subs	r6, r0, #0
   118a4:	beq	118dc <ftello64@plt+0x598>
   118a8:	bl	11218 <strlen@plt>
   118ac:	cmp	r0, #0
   118b0:	beq	118d0 <ftello64@plt+0x58c>
   118b4:	cmp	r0, sl
   118b8:	beq	11a3c <ftello64@plt+0x6f8>
   118bc:	sub	r0, r0, #1
   118c0:	add	r2, r6, r0
   118c4:	ldrb	r3, [r6, r0]
   118c8:	cmp	r3, #10
   118cc:	beq	11a34 <ftello64@plt+0x6f0>
   118d0:	ldrb	r3, [r6]
   118d4:	cmp	r3, #64	; 0x40
   118d8:	beq	119c8 <ftello64@plt+0x684>
   118dc:	ldrh	r3, [r4, #38]	; 0x26
   118e0:	cmp	r3, #0
   118e4:	bne	119bc <ftello64@plt+0x678>
   118e8:	mov	r0, #1
   118ec:	bl	111ac <malloc@plt>
   118f0:	cmp	r6, #0
   118f4:	str	r0, [r4, #72]	; 0x48
   118f8:	strb	fp, [r0]
   118fc:	beq	11998 <ftello64@plt+0x654>
   11900:	ldrb	r3, [r6]
   11904:	cmp	r3, #64	; 0x40
   11908:	beq	11998 <ftello64@plt+0x654>
   1190c:	add	r8, r4, #72	; 0x48
   11910:	b	11934 <ftello64@plt+0x5f0>
   11914:	sub	r3, r0, #1
   11918:	add	r2, r6, r3
   1191c:	ldrb	r3, [r6, r3]
   11920:	cmp	r3, #10
   11924:	beq	11988 <ftello64@plt+0x644>
   11928:	ldrb	r3, [r6]
   1192c:	cmp	r3, #64	; 0x40
   11930:	beq	11998 <ftello64@plt+0x654>
   11934:	mov	r1, r6
   11938:	mov	r0, r8
   1193c:	bl	12158 <ftello64@plt+0xe14>
   11940:	cmp	r0, #0
   11944:	bne	11de8 <ftello64@plt+0xaa4>
   11948:	add	r0, sp, #44	; 0x2c
   1194c:	mov	r1, #2048	; 0x800
   11950:	ldr	r2, [r5]
   11954:	bl	110bc <fgets@plt>
   11958:	subs	r6, r0, #0
   1195c:	beq	11998 <ftello64@plt+0x654>
   11960:	bl	11218 <strlen@plt>
   11964:	cmp	r0, #0
   11968:	beq	11928 <ftello64@plt+0x5e4>
   1196c:	cmp	r0, sl
   11970:	bne	11914 <ftello64@plt+0x5d0>
   11974:	ldrb	r3, [r6, #2046]	; 0x7fe
   11978:	cmp	r3, #10
   1197c:	bne	11998 <ftello64@plt+0x654>
   11980:	add	r2, r6, #2032	; 0x7f0
   11984:	add	r2, r2, #14
   11988:	strb	fp, [r2]
   1198c:	ldrb	r3, [r6]
   11990:	cmp	r3, #64	; 0x40
   11994:	bne	11934 <ftello64@plt+0x5f0>
   11998:	ldr	r0, [r4, #72]	; 0x48
   1199c:	bl	11218 <strlen@plt>
   119a0:	strh	r0, [r4, #38]	; 0x26
   119a4:	ldr	r4, [r4, #116]	; 0x74
   119a8:	b	11600 <ftello64@plt+0x2bc>
   119ac:	movw	r1, #848	; 0x350
   119b0:	movt	r1, #2
   119b4:	mov	r0, #7
   119b8:	bl	123cc <ftello64@plt+0x1088>
   119bc:	ldr	r0, [r4, #72]	; 0x48
   119c0:	bl	110b0 <free@plt>
   119c4:	b	118e8 <ftello64@plt+0x5a4>
   119c8:	ldrb	r3, [r6, #1]
   119cc:	cmp	r3, #61	; 0x3d
   119d0:	bne	118dc <ftello64@plt+0x598>
   119d4:	ldr	r0, [r4, #76]	; 0x4c
   119d8:	ldr	r3, [r4, #60]	; 0x3c
   119dc:	cmp	r3, r0
   119e0:	beq	119e8 <ftello64@plt+0x6a4>
   119e4:	bl	110b0 <free@plt>
   119e8:	add	r0, r6, #1
   119ec:	bl	11218 <strlen@plt>
   119f0:	bl	111ac <malloc@plt>
   119f4:	cmp	r0, #0
   119f8:	str	r0, [r4, #76]	; 0x4c
   119fc:	beq	11ee0 <ftello64@plt+0xb9c>
   11a00:	add	r1, r6, #2
   11a04:	bl	11170 <strcpy@plt>
   11a08:	add	r0, sp, #44	; 0x2c
   11a0c:	bl	12240 <ftello64@plt+0xefc>
   11a10:	mov	r6, r0
   11a14:	b	118dc <ftello64@plt+0x598>
   11a18:	ldrb	r3, [r6, #2046]	; 0x7fe
   11a1c:	cmp	r3, #10
   11a20:	bne	11ab8 <ftello64@plt+0x774>
   11a24:	add	r2, r6, #2032	; 0x7f0
   11a28:	add	r2, r2, #14
   11a2c:	strb	fp, [r2]
   11a30:	b	11640 <ftello64@plt+0x2fc>
   11a34:	strb	fp, [r2]
   11a38:	b	118d0 <ftello64@plt+0x58c>
   11a3c:	ldrb	r3, [r6, #2046]	; 0x7fe
   11a40:	cmp	r3, #10
   11a44:	addeq	r2, r6, #2032	; 0x7f0
   11a48:	addeq	r2, r2, #14
   11a4c:	beq	11a34 <ftello64@plt+0x6f0>
   11a50:	mov	r6, r8
   11a54:	b	118dc <ftello64@plt+0x598>
   11a58:	mov	r3, r0
   11a5c:	mov	r0, #1
   11a60:	str	r3, [sp, #16]
   11a64:	bl	111ac <malloc@plt>
   11a68:	ldr	r3, [sp, #16]
   11a6c:	movw	r4, #23644	; 0x5c5c
   11a70:	movt	r4, #3
   11a74:	strb	r3, [r0]
   11a78:	str	r0, [r4]
   11a7c:	b	11a94 <ftello64@plt+0x750>
   11a80:	movw	r0, #23644	; 0x5c5c
   11a84:	movt	r0, #3
   11a88:	bl	12158 <ftello64@plt+0xe14>
   11a8c:	cmp	r0, #0
   11a90:	bne	11e98 <ftello64@plt+0xb54>
   11a94:	add	r0, sp, #44	; 0x2c
   11a98:	bl	12240 <ftello64@plt+0xefc>
   11a9c:	subs	r1, r0, #0
   11aa0:	bne	11a80 <ftello64@plt+0x73c>
   11aa4:	ldr	r0, [r4]
   11aa8:	bl	11218 <strlen@plt>
   11aac:	movw	r3, #29768	; 0x7448
   11ab0:	movt	r3, #3
   11ab4:	strh	r0, [r3]
   11ab8:	movw	r3, #23876	; 0x5d44
   11abc:	movt	r3, #3
   11ac0:	ldr	r5, [r3]
   11ac4:	cmp	r5, #0
   11ac8:	beq	11d70 <ftello64@plt+0xa2c>
   11acc:	mov	r0, r5
   11ad0:	bl	11218 <strlen@plt>
   11ad4:	add	r0, r0, #12
   11ad8:	bl	111ac <malloc@plt>
   11adc:	cmp	r0, #0
   11ae0:	mov	r4, r0
   11ae4:	str	r0, [r9]
   11ae8:	beq	11ef0 <ftello64@plt+0xbac>
   11aec:	mov	r1, r5
   11af0:	bl	110f8 <stpcpy@plt>
   11af4:	ldrb	r3, [r4]
   11af8:	cmp	r3, #0
   11afc:	beq	11b14 <ftello64@plt+0x7d0>
   11b00:	add	r3, r4, r0
   11b04:	mvn	r4, r4
   11b08:	ldrb	r3, [r3, r4]
   11b0c:	cmp	r3, #47	; 0x2f
   11b10:	beq	11b24 <ftello64@plt+0x7e0>
   11b14:	movw	r3, #768	; 0x300
   11b18:	movt	r3, #2
   11b1c:	ldrh	r3, [r3]
   11b20:	strh	r3, [r0]
   11b24:	ldr	r5, [r9]
   11b28:	movw	r4, #23832	; 0x5d18
   11b2c:	movt	r4, #3
   11b30:	mov	r0, r5
   11b34:	bl	11218 <strlen@plt>
   11b38:	movw	r3, #772	; 0x304
   11b3c:	movt	r3, #2
   11b40:	add	r2, r5, r0
   11b44:	mov	ip, r0
   11b48:	ldm	r3!, {r0, r1}
   11b4c:	ldrb	r3, [r3]
   11b50:	str	r0, [r5, ip]
   11b54:	str	r1, [r2, #4]
   11b58:	strb	r3, [r2, #8]
   11b5c:	ldr	r0, [r9]
   11b60:	bl	11194 <mkstemp64@plt>
   11b64:	cmn	r0, #1
   11b68:	beq	11ecc <ftello64@plt+0xb88>
   11b6c:	movw	r1, #784	; 0x310
   11b70:	movt	r1, #2
   11b74:	bl	11050 <fdopen@plt>
   11b78:	ldr	r1, [sp, #20]
   11b7c:	movw	r6, #23828	; 0x5d14
   11b80:	movt	r6, #3
   11b84:	cmp	r0, #0
   11b88:	str	r0, [r1]
   11b8c:	str	r0, [r6]
   11b90:	beq	11ecc <ftello64@plt+0xb88>
   11b94:	movw	r1, #192	; 0xc0
   11b98:	ldr	r0, [r7]
   11b9c:	movt	r1, #2
   11ba0:	movw	r5, #23824	; 0x5d10
   11ba4:	bl	112d8 <fopen64@plt>
   11ba8:	movt	r5, #3
   11bac:	movw	fp, #29788	; 0x745c
   11bb0:	movt	fp, #3
   11bb4:	cmp	r0, #0
   11bb8:	str	r0, [r5]
   11bbc:	beq	11ec0 <ftello64@plt+0xb7c>
   11bc0:	movw	sl, #24624	; 0x6030
   11bc4:	movt	sl, #3
   11bc8:	ldrd	r0, [sl]
   11bcc:	orrs	r2, r0, r1
   11bd0:	bne	11dcc <ftello64@plt+0xa88>
   11bd4:	ldr	r3, [sp, #36]	; 0x24
   11bd8:	movw	r0, #29760	; 0x7440
   11bdc:	movw	r1, #24088	; 0x5e18
   11be0:	movt	r0, #3
   11be4:	movt	r1, #3
   11be8:	ldr	r4, [r3]
   11bec:	ldrd	r2, [sl]
   11bf0:	cmp	r4, #0
   11bf4:	strd	r2, [r0]
   11bf8:	mov	r3, #3
   11bfc:	str	r3, [r1]
   11c00:	beq	11c20 <ftello64@plt+0x8dc>
   11c04:	mov	r0, r4
   11c08:	bl	18bb4 <ftello64@plt+0x7870>
   11c0c:	cmp	r0, #0
   11c10:	bne	11f00 <ftello64@plt+0xbbc>
   11c14:	ldr	r4, [r4, #116]	; 0x74
   11c18:	cmp	r4, #0
   11c1c:	bne	11c04 <ftello64@plt+0x8c0>
   11c20:	ldr	r0, [r5]
   11c24:	bl	11278 <fclose@plt>
   11c28:	ldr	r0, [r6]
   11c2c:	bl	11344 <ftello64@plt>
   11c30:	mvn	r2, #0
   11c34:	mvn	r3, #0
   11c38:	mov	r4, r0
   11c3c:	mov	r5, r1
   11c40:	cmp	r5, r3
   11c44:	cmpeq	r4, r2
   11c48:	beq	11ea4 <ftello64@plt+0xb60>
   11c4c:	ldr	r3, [sp, #36]	; 0x24
   11c50:	ldr	sl, [r3]
   11c54:	cmp	sl, #0
   11c58:	beq	11c78 <ftello64@plt+0x934>
   11c5c:	mov	r0, sl
   11c60:	bl	16b6c <ftello64@plt+0x5828>
   11c64:	cmp	r0, #0
   11c68:	bne	11ed8 <ftello64@plt+0xb94>
   11c6c:	ldr	sl, [sl, #116]	; 0x74
   11c70:	cmp	sl, #0
   11c74:	bne	11c5c <ftello64@plt+0x918>
   11c78:	ldr	r0, [r6]
   11c7c:	movw	r6, #23828	; 0x5d14
   11c80:	bl	11344 <ftello64@plt>
   11c84:	movt	r6, #3
   11c88:	mov	r2, r0
   11c8c:	mov	r3, r1
   11c90:	mvn	r0, #0
   11c94:	mvn	r1, #0
   11c98:	cmp	r3, r1
   11c9c:	cmpeq	r2, r0
   11ca0:	beq	11ea4 <ftello64@plt+0xb60>
   11ca4:	movw	ip, #29768	; 0x7448
   11ca8:	movw	r1, #23644	; 0x5c5c
   11cac:	movt	ip, #3
   11cb0:	movt	r1, #3
   11cb4:	movw	r0, #29784	; 0x7458
   11cb8:	movt	r0, #3
   11cbc:	ldr	lr, [r1]
   11cc0:	subs	r2, r2, r4
   11cc4:	sbc	r3, r3, r5
   11cc8:	ldrh	ip, [ip]
   11ccc:	mov	r1, #0
   11cd0:	ldr	r0, [r0]
   11cd4:	strd	r4, [sp]
   11cd8:	str	ip, [sp, #8]
   11cdc:	str	lr, [sp, #12]
   11ce0:	bl	17b4c <ftello64@plt+0x6808>
   11ce4:	subs	r3, r0, #0
   11ce8:	bne	11ed8 <ftello64@plt+0xb94>
   11cec:	ldr	r1, [sp, #20]
   11cf0:	ldr	r0, [r6]
   11cf4:	str	r3, [r1]
   11cf8:	bl	11278 <fclose@plt>
   11cfc:	subs	r6, r0, #0
   11d00:	bne	11ea4 <ftello64@plt+0xb60>
   11d04:	ldr	r0, [r7]
   11d08:	movw	r5, #29788	; 0x745c
   11d0c:	ldr	r1, [r9]
   11d10:	movw	r4, #23832	; 0x5d18
   11d14:	bl	19e00 <ftello64@plt+0x8abc>
   11d18:	movt	r5, #3
   11d1c:	movt	r4, #3
   11d20:	subs	r7, r0, #0
   11d24:	bne	11f68 <ftello64@plt+0xc24>
   11d28:	ldr	r0, [r4]
   11d2c:	bl	110b0 <free@plt>
   11d30:	ldr	r1, [sp, #32]
   11d34:	ldr	r0, [r5]
   11d38:	str	r7, [r4]
   11d3c:	bl	19b78 <ftello64@plt+0x8834>
   11d40:	ldr	r0, [r5]
   11d44:	bl	110b0 <free@plt>
   11d48:	ldr	r1, [sp, #28]
   11d4c:	ldr	r2, [sp, #2092]	; 0x82c
   11d50:	mov	r0, r7
   11d54:	str	r7, [r5]
   11d58:	ldr	r3, [r1]
   11d5c:	cmp	r2, r3
   11d60:	bne	11f64 <ftello64@plt+0xc20>
   11d64:	add	sp, sp, #2096	; 0x830
   11d68:	add	sp, sp, #4
   11d6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11d70:	ldr	r5, [r7]
   11d74:	mov	r0, r5
   11d78:	bl	11218 <strlen@plt>
   11d7c:	add	r0, r0, #12
   11d80:	bl	111ac <malloc@plt>
   11d84:	cmp	r0, #0
   11d88:	mov	r4, r0
   11d8c:	str	r0, [r9]
   11d90:	beq	11ef0 <ftello64@plt+0xbac>
   11d94:	mov	r1, r5
   11d98:	bl	110f8 <stpcpy@plt>
   11d9c:	rsb	r0, r4, r0
   11da0:	add	r2, r4, r0
   11da4:	b	11db8 <ftello64@plt+0xa74>
   11da8:	ldrb	r3, [r2, #-1]!
   11dac:	cmp	r3, #47	; 0x2f
   11db0:	beq	11dc0 <ftello64@plt+0xa7c>
   11db4:	sub	r0, r0, #1
   11db8:	cmp	r0, #0
   11dbc:	bgt	11da8 <ftello64@plt+0xa64>
   11dc0:	mov	r2, #0
   11dc4:	strb	r2, [r4, r0]
   11dc8:	b	11b24 <ftello64@plt+0x7e0>
   11dcc:	bl	1ba74 <ftello64@plt+0xa730>
   11dd0:	cmp	r0, #0
   11dd4:	beq	11bd4 <ftello64@plt+0x890>
   11dd8:	cmp	r0, #10
   11ddc:	ldreq	r1, [r4]
   11de0:	ldrne	r1, [fp]
   11de4:	b	119b8 <ftello64@plt+0x674>
   11de8:	movw	r1, #668	; 0x29c
   11dec:	movt	r1, #2
   11df0:	bl	123cc <ftello64@plt+0x1088>
   11df4:	ldr	r3, [r5, #80]	; 0x50
   11df8:	mov	r2, #64	; 0x40
   11dfc:	movw	r1, #544	; 0x220
   11e00:	mov	r0, #1
   11e04:	movt	r1, #2
   11e08:	bl	11260 <__printf_chk@plt>
   11e0c:	ldr	r0, [r5, #72]	; 0x48
   11e10:	ldrh	r1, [r5, #38]	; 0x26
   11e14:	bl	11350 <ftello64@plt+0xc>
   11e18:	movw	r1, #552	; 0x228
   11e1c:	movw	r3, #560	; 0x230
   11e20:	movt	r1, #2
   11e24:	movt	r3, #2
   11e28:	mov	r0, #1
   11e2c:	mov	r2, #64	; 0x40
   11e30:	bl	11260 <__printf_chk@plt>
   11e34:	ldr	r5, [r5, #116]	; 0x74
   11e38:	cmp	r5, #0
   11e3c:	bne	11df4 <ftello64@plt+0xab0>
   11e40:	mov	r2, #64	; 0x40
   11e44:	movw	r1, #552	; 0x228
   11e48:	movw	r3, #588	; 0x24c
   11e4c:	movt	r1, #2
   11e50:	movt	r3, #2
   11e54:	mov	r0, #1
   11e58:	bl	11260 <__printf_chk@plt>
   11e5c:	movw	r2, #23644	; 0x5c5c
   11e60:	movw	r3, #29768	; 0x7448
   11e64:	movt	r2, #3
   11e68:	movt	r3, #3
   11e6c:	ldr	r0, [r2]
   11e70:	ldrh	r1, [r3]
   11e74:	bl	11350 <ftello64@plt+0xc>
   11e78:	mov	r0, r5
   11e7c:	bl	11200 <exit@plt>
   11e80:	ldr	r1, [r4]
   11e84:	mov	r0, #13
   11e88:	bl	123cc <ftello64@plt+0x1088>
   11e8c:	ldr	r1, [r4]
   11e90:	mov	r0, #15
   11e94:	bl	123cc <ftello64@plt+0x1088>
   11e98:	movw	r1, #704	; 0x2c0
   11e9c:	movt	r1, #2
   11ea0:	bl	123cc <ftello64@plt+0x1088>
   11ea4:	ldr	r1, [r9]
   11ea8:	mov	r0, #10
   11eac:	bl	123cc <ftello64@plt+0x1088>
   11eb0:	movw	r1, #320	; 0x140
   11eb4:	mov	r0, #16
   11eb8:	movt	r1, #2
   11ebc:	bl	123cc <ftello64@plt+0x1088>
   11ec0:	ldr	r1, [fp]
   11ec4:	mov	r0, #13
   11ec8:	bl	123cc <ftello64@plt+0x1088>
   11ecc:	ldr	r1, [r4]
   11ed0:	mov	r0, #10
   11ed4:	bl	123cc <ftello64@plt+0x1088>
   11ed8:	ldr	r1, [r9]
   11edc:	bl	123cc <ftello64@plt+0x1088>
   11ee0:	movw	r1, #648	; 0x288
   11ee4:	mov	r0, #4
   11ee8:	movt	r1, #2
   11eec:	bl	123cc <ftello64@plt+0x1088>
   11ef0:	movw	r1, #740	; 0x2e4
   11ef4:	mov	r0, #4
   11ef8:	movt	r1, #2
   11efc:	bl	123cc <ftello64@plt+0x1088>
   11f00:	movw	r1, #788	; 0x314
   11f04:	movt	r1, #2
   11f08:	bl	123cc <ftello64@plt+0x1088>
   11f0c:	ldr	r1, [r4]
   11f10:	bl	123cc <ftello64@plt+0x1088>
   11f14:	movw	r1, #536	; 0x218
   11f18:	mov	r0, #4
   11f1c:	movt	r1, #2
   11f20:	bl	123cc <ftello64@plt+0x1088>
   11f24:	movw	r1, #508	; 0x1fc
   11f28:	mov	r0, #16
   11f2c:	movt	r1, #2
   11f30:	bl	123cc <ftello64@plt+0x1088>
   11f34:	movw	r1, #420	; 0x1a4
   11f38:	mov	r0, #16
   11f3c:	movt	r1, #2
   11f40:	bl	123cc <ftello64@plt+0x1088>
   11f44:	movw	r1, #448	; 0x1c0
   11f48:	mov	r0, #4
   11f4c:	movt	r1, #2
   11f50:	bl	123cc <ftello64@plt+0x1088>
   11f54:	movw	r1, #476	; 0x1dc
   11f58:	mov	r0, #16
   11f5c:	movt	r1, #2
   11f60:	bl	123cc <ftello64@plt+0x1088>
   11f64:	bl	11104 <__stack_chk_fail@plt>
   11f68:	ldr	ip, [r4]
   11f6c:	mov	r1, #1
   11f70:	ldr	r3, [sp, #24]
   11f74:	movw	r2, #232	; 0xe8
   11f78:	movt	r2, #2
   11f7c:	ldr	r0, [r3]
   11f80:	movw	r3, #256	; 0x100
   11f84:	str	ip, [sp]
   11f88:	movt	r3, #2
   11f8c:	bl	1126c <__fprintf_chk@plt>
   11f90:	ldr	r0, [r4]
   11f94:	bl	110b0 <free@plt>
   11f98:	movw	r1, #812	; 0x32c
   11f9c:	mov	r0, r7
   11fa0:	movt	r1, #2
   11fa4:	str	r6, [r4]
   11fa8:	bl	123cc <ftello64@plt+0x1088>
   11fac:	andeq	r4, r3, r0, lsr r1
   11fb0:	mov	fp, #0
   11fb4:	mov	lr, #0
   11fb8:	pop	{r1}		; (ldr r1, [sp], #4)
   11fbc:	mov	r2, sp
   11fc0:	push	{r2}		; (str r2, [sp, #-4]!)
   11fc4:	push	{r0}		; (str r0, [sp, #-4]!)
   11fc8:	ldr	ip, [pc, #16]	; 11fe0 <ftello64@plt+0xc9c>
   11fcc:	push	{ip}		; (str ip, [sp, #-4]!)
   11fd0:	ldr	r0, [pc, #12]	; 11fe4 <ftello64@plt+0xca0>
   11fd4:	ldr	r3, [pc, #12]	; 11fe8 <ftello64@plt+0xca4>
   11fd8:	bl	111b8 <__libc_start_main@plt>
   11fdc:	bl	1132c <abort@plt>
   11fe0:	andeq	r0, r2, r8, lsr r0
   11fe4:	andeq	r1, r1, r0, ror #7
   11fe8:	ldrdeq	pc, [r1], -r4
   11fec:	ldr	r3, [pc, #20]	; 12008 <ftello64@plt+0xcc4>
   11ff0:	ldr	r2, [pc, #20]	; 1200c <ftello64@plt+0xcc8>
   11ff4:	add	r3, pc, r3
   11ff8:	ldr	r2, [r3, r2]
   11ffc:	cmp	r2, #0
   12000:	bxeq	lr
   12004:	b	111dc <__gmon_start__@plt>
   12008:	andeq	r2, r2, r4
   1200c:	andeq	r0, r0, ip, lsl #2
   12010:	push	{r3, lr}
   12014:	movw	r0, #17336	; 0x43b8
   12018:	ldr	r3, [pc, #36]	; 12044 <ftello64@plt+0xd00>
   1201c:	movt	r0, #3
   12020:	rsb	r3, r0, r3
   12024:	cmp	r3, #6
   12028:	popls	{r3, pc}
   1202c:	movw	r3, #0
   12030:	movt	r3, #0
   12034:	cmp	r3, #0
   12038:	popeq	{r3, pc}
   1203c:	blx	r3
   12040:	pop	{r3, pc}
   12044:			; <UNDEFINED> instruction: 0x000343bb
   12048:	push	{r3, lr}
   1204c:	movw	r0, #17336	; 0x43b8
   12050:	movw	r3, #17336	; 0x43b8
   12054:	movt	r0, #3
   12058:	movt	r3, #3
   1205c:	rsb	r3, r0, r3
   12060:	asr	r3, r3, #2
   12064:	add	r3, r3, r3, lsr #31
   12068:	asrs	r1, r3, #1
   1206c:	popeq	{r3, pc}
   12070:	movw	r2, #0
   12074:	movt	r2, #0
   12078:	cmp	r2, #0
   1207c:	popeq	{r3, pc}
   12080:	blx	r2
   12084:	pop	{r3, pc}
   12088:	push	{r4, lr}
   1208c:	movw	r4, #17360	; 0x43d0
   12090:	movt	r4, #3
   12094:	ldrb	r3, [r4]
   12098:	cmp	r3, #0
   1209c:	popne	{r4, pc}
   120a0:	bl	12010 <ftello64@plt+0xccc>
   120a4:	mov	r3, #1
   120a8:	strb	r3, [r4]
   120ac:	pop	{r4, pc}
   120b0:	movw	r0, #16124	; 0x3efc
   120b4:	movt	r0, #3
   120b8:	push	{r3, lr}
   120bc:	ldr	r3, [r0]
   120c0:	cmp	r3, #0
   120c4:	beq	120dc <ftello64@plt+0xd98>
   120c8:	movw	r3, #0
   120cc:	movt	r3, #0
   120d0:	cmp	r3, #0
   120d4:	beq	120dc <ftello64@plt+0xd98>
   120d8:	blx	r3
   120dc:	pop	{r3, lr}
   120e0:	b	12048 <ftello64@plt+0xd04>
   120e4:	movw	r3, #16660	; 0x4114
   120e8:	movt	r3, #3
   120ec:	push	{r4, r5, r6, lr}
   120f0:	movw	r5, #17356	; 0x43cc
   120f4:	movt	r5, #3
   120f8:	ldr	r1, [r3]
   120fc:	movw	r2, #140	; 0x8c
   12100:	mov	r0, #1
   12104:	movt	r2, #2
   12108:	ldr	r4, [pc, #68]	; 12154 <ftello64@plt+0xe10>
   1210c:	bl	11260 <__printf_chk@plt>
   12110:	ldr	r1, [r5]
   12114:	mov	r0, #10
   12118:	add	r6, r4, #64	; 0x40
   1211c:	bl	11140 <_IO_putc@plt>
   12120:	ldr	r1, [r4, #4]!
   12124:	movw	r2, #148	; 0x94
   12128:	movw	r3, #152	; 0x98
   1212c:	movt	r2, #2
   12130:	movt	r3, #2
   12134:	mov	r0, #1
   12138:	bl	11260 <__printf_chk@plt>
   1213c:	mov	r0, #10
   12140:	ldr	r1, [r5]
   12144:	bl	11140 <_IO_putc@plt>
   12148:	cmp	r4, r6
   1214c:	bne	12120 <ftello64@plt+0xddc>
   12150:	pop	{r4, r5, r6, pc}
   12154:	andeq	r0, r2, r8, asr #32
   12158:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1215c:	mov	r4, r1
   12160:	ldrb	r3, [r1]
   12164:	mov	r5, r0
   12168:	cmp	r3, #0
   1216c:	beq	121b0 <ftello64@plt+0xe6c>
   12170:	mov	r2, r1
   12174:	mov	ip, r1
   12178:	b	12194 <ftello64@plt+0xe50>
   1217c:	strb	r3, [ip], #1
   12180:	add	lr, r2, #1
   12184:	ldrb	r3, [r2, #1]
   12188:	mov	r2, lr
   1218c:	cmp	r3, #0
   12190:	beq	121b4 <ftello64@plt+0xe70>
   12194:	cmp	r3, #92	; 0x5c
   12198:	bne	1217c <ftello64@plt+0xe38>
   1219c:	ldrb	lr, [r2, #1]
   121a0:	cmp	lr, #0
   121a4:	addne	r2, r2, #1
   121a8:	movne	r3, lr
   121ac:	b	1217c <ftello64@plt+0xe38>
   121b0:	mov	ip, r1
   121b4:	mov	r6, #0
   121b8:	strb	r6, [ip]
   121bc:	ldr	r8, [r5]
   121c0:	mov	r0, r8
   121c4:	bl	11218 <strlen@plt>
   121c8:	mov	r7, r0
   121cc:	mov	r0, r4
   121d0:	bl	11218 <strlen@plt>
   121d4:	add	r0, r7, r0
   121d8:	add	r0, r0, #3
   121dc:	bl	111ac <malloc@plt>
   121e0:	subs	r9, r0, #0
   121e4:	beq	12238 <ftello64@plt+0xef4>
   121e8:	mov	r1, r8
   121ec:	add	r2, r7, #1
   121f0:	bl	110d4 <memcpy@plt>
   121f4:	ldr	r1, [r5]
   121f8:	movw	r2, #8308	; 0x2074
   121fc:	movw	r3, #168	; 0xa8
   12200:	movt	r2, #2
   12204:	movt	r3, #2
   12208:	ldrb	r1, [r1]
   1220c:	cmp	r1, r6
   12210:	moveq	r1, r2
   12214:	movne	r1, r3
   12218:	bl	11158 <strcat@plt>
   1221c:	mov	r1, r4
   12220:	bl	11158 <strcat@plt>
   12224:	ldr	r0, [r5]
   12228:	bl	110b0 <free@plt>
   1222c:	str	r9, [r5]
   12230:	mov	r0, r6
   12234:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12238:	mov	r0, #4
   1223c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   12240:	movw	r3, #17352	; 0x43c8
   12244:	movt	r3, #3
   12248:	push	{r4, lr}
   1224c:	mov	r1, #2048	; 0x800
   12250:	ldr	r2, [r3]
   12254:	bl	110bc <fgets@plt>
   12258:	subs	r4, r0, #0
   1225c:	beq	1228c <ftello64@plt+0xf48>
   12260:	bl	11218 <strlen@plt>
   12264:	cmp	r0, #0
   12268:	beq	1228c <ftello64@plt+0xf48>
   1226c:	movw	r3, #2047	; 0x7ff
   12270:	cmp	r0, r3
   12274:	beq	12294 <ftello64@plt+0xf50>
   12278:	sub	r0, r0, #1
   1227c:	add	r3, r4, r0
   12280:	ldrb	r2, [r4, r0]
   12284:	cmp	r2, #10
   12288:	beq	122a8 <ftello64@plt+0xf64>
   1228c:	mov	r0, r4
   12290:	pop	{r4, pc}
   12294:	ldrb	r3, [r4, #2046]	; 0x7fe
   12298:	cmp	r3, #10
   1229c:	addeq	r3, r4, #2032	; 0x7f0
   122a0:	addeq	r3, r3, #14
   122a4:	bne	122b8 <ftello64@plt+0xf74>
   122a8:	mov	r2, #0
   122ac:	mov	r0, r4
   122b0:	strb	r2, [r3]
   122b4:	pop	{r4, pc}
   122b8:	mov	r4, #0
   122bc:	b	1228c <ftello64@plt+0xf48>
   122c0:	mov	r0, #0
   122c4:	bx	lr
   122c8:	push	{r3, r4, r5, lr}
   122cc:	movw	r3, #17060	; 0x42a4
   122d0:	movt	r3, #3
   122d4:	mov	r5, r1
   122d8:	ldr	r3, [r3]
   122dc:	cmp	r3, #0
   122e0:	popeq	{r3, r4, r5, pc}
   122e4:	movw	r4, #24632	; 0x6038
   122e8:	movt	r4, #3
   122ec:	ldr	r1, [r4]
   122f0:	bl	11314 <fputs@plt>
   122f4:	cmp	r5, #0
   122f8:	bne	12318 <ftello64@plt+0xfd4>
   122fc:	movw	r3, #23664	; 0x5c70
   12300:	movt	r3, #3
   12304:	mov	r2, #1
   12308:	ldr	r0, [r4]
   1230c:	str	r2, [r3]
   12310:	pop	{r3, r4, r5, lr}
   12314:	b	11098 <fflush@plt>
   12318:	ldr	r1, [r4]
   1231c:	mov	r0, #10
   12320:	bl	112c0 <fputc@plt>
   12324:	movw	r3, #23664	; 0x5c70
   12328:	movt	r3, #3
   1232c:	mov	r2, #0
   12330:	ldr	r0, [r4]
   12334:	str	r2, [r3]
   12338:	pop	{r3, r4, r5, lr}
   1233c:	b	11098 <fflush@plt>
   12340:	movw	r2, #17060	; 0x42a4
   12344:	movt	r2, #3
   12348:	push	{r4, r5, r6, r7, lr}
   1234c:	mov	r7, r0
   12350:	ldr	r2, [r2]
   12354:	sub	sp, sp, #12
   12358:	mov	r6, r1
   1235c:	cmp	r2, #0
   12360:	beq	123b4 <ftello64@plt+0x1070>
   12364:	movw	r5, #23664	; 0x5c70
   12368:	movt	r5, #3
   1236c:	movw	r4, #24632	; 0x6038
   12370:	movt	r4, #3
   12374:	ldr	r3, [r5]
   12378:	cmp	r3, #0
   1237c:	bne	123bc <ftello64@plt+0x1078>
   12380:	mov	r3, r7
   12384:	ldr	r0, [r4]
   12388:	str	r6, [sp]
   1238c:	mov	r1, #1
   12390:	movw	r2, #172	; 0xac
   12394:	movt	r2, #2
   12398:	bl	1126c <__fprintf_chk@plt>
   1239c:	mov	r3, #0
   123a0:	ldr	r0, [r4]
   123a4:	str	r3, [r5]
   123a8:	add	sp, sp, #12
   123ac:	pop	{r4, r5, r6, r7, lr}
   123b0:	b	11098 <fflush@plt>
   123b4:	add	sp, sp, #12
   123b8:	pop	{r4, r5, r6, r7, pc}
   123bc:	ldr	r1, [r4]
   123c0:	mov	r0, #10
   123c4:	bl	112c0 <fputc@plt>
   123c8:	b	12380 <ftello64@plt+0x103c>
   123cc:	push	{r4, r5, r6, r7, lr}
   123d0:	lsl	r6, r0, #1
   123d4:	add	r3, r6, r0
   123d8:	movw	r5, #17084	; 0x42bc
   123dc:	movt	r5, #3
   123e0:	sub	sp, sp, #12
   123e4:	add	r3, r5, r3, lsl #2
   123e8:	mov	r4, r0
   123ec:	mov	r7, r1
   123f0:	ldr	r3, [r3, #8]
   123f4:	tst	r3, #16
   123f8:	bne	12480 <ftello64@plt+0x113c>
   123fc:	add	r6, r6, r4
   12400:	movw	r3, #24632	; 0x6038
   12404:	movt	r3, #3
   12408:	str	r7, [sp]
   1240c:	add	r5, r5, r6, lsl #2
   12410:	movw	r2, #196	; 0xc4
   12414:	ldr	r0, [r3]
   12418:	movt	r2, #2
   1241c:	ldr	r3, [r5, #4]
   12420:	mov	r1, #1
   12424:	bl	1126c <__fprintf_chk@plt>
   12428:	movw	r3, #17364	; 0x43d4
   1242c:	movt	r3, #3
   12430:	ldr	r0, [r3]
   12434:	cmp	r0, #0
   12438:	beq	12440 <ftello64@plt+0x10fc>
   1243c:	bl	11278 <fclose@plt>
   12440:	movw	r5, #23832	; 0x5d18
   12444:	movt	r5, #3
   12448:	ldr	r0, [r5]
   1244c:	cmp	r0, #0
   12450:	beq	12460 <ftello64@plt+0x111c>
   12454:	bl	19b24 <ftello64@plt+0x87e0>
   12458:	ldr	r0, [r5]
   1245c:	bl	110b0 <free@plt>
   12460:	movw	r3, #29788	; 0x745c
   12464:	movt	r3, #3
   12468:	ldr	r0, [r3]
   1246c:	cmp	r0, #0
   12470:	beq	12478 <ftello64@plt+0x1134>
   12474:	bl	110b0 <free@plt>
   12478:	mov	r0, r4
   1247c:	bl	11200 <exit@plt>
   12480:	movw	r0, #180	; 0xb4
   12484:	movt	r0, #2
   12488:	bl	11134 <perror@plt>
   1248c:	b	123fc <ftello64@plt+0x10b8>
   12490:	push	{r3, lr}
   12494:	movw	r3, #24632	; 0x6038
   12498:	movt	r3, #3
   1249c:	mov	r0, #10
   124a0:	ldr	r1, [r3]
   124a4:	bl	11140 <_IO_putc@plt>
   124a8:	movw	r1, #220	; 0xdc
   124ac:	mov	r0, #9
   124b0:	movt	r1, #2
   124b4:	bl	123cc <ftello64@plt+0x1088>
   124b8:	push	{r4, r5, r6, lr}
   124bc:	mov	r5, r0
   124c0:	sub	sp, sp, #8
   124c4:	mov	r0, r1
   124c8:	mov	r4, r1
   124cc:	mov	r1, r5
   124d0:	bl	19e00 <ftello64@plt+0x8abc>
   124d4:	subs	r6, r0, #0
   124d8:	bne	12504 <ftello64@plt+0x11c0>
   124dc:	movw	r3, #23808	; 0x5d00
   124e0:	movt	r3, #3
   124e4:	ldr	r1, [r3]
   124e8:	cmp	r1, #0
   124ec:	beq	124f8 <ftello64@plt+0x11b4>
   124f0:	mov	r0, r4
   124f4:	bl	19b78 <ftello64@plt+0x8834>
   124f8:	mov	r0, #0
   124fc:	add	sp, sp, #8
   12500:	pop	{r4, r5, r6, pc}
   12504:	movw	r3, #24632	; 0x6038
   12508:	movt	r3, #3
   1250c:	movw	r4, #23832	; 0x5d18
   12510:	movt	r4, #3
   12514:	mov	r1, #1
   12518:	str	r5, [sp]
   1251c:	movw	r2, #232	; 0xe8
   12520:	ldr	r0, [r3]
   12524:	movt	r2, #2
   12528:	movw	r3, #256	; 0x100
   1252c:	movt	r3, #2
   12530:	bl	1126c <__fprintf_chk@plt>
   12534:	ldr	r0, [r4]
   12538:	bl	110b0 <free@plt>
   1253c:	movw	r1, #280	; 0x118
   12540:	mov	r0, r6
   12544:	movt	r1, #2
   12548:	mov	r3, #0
   1254c:	str	r3, [r4]
   12550:	bl	123cc <ftello64@plt+0x1088>
   12554:	push	{lr}		; (str lr, [sp, #-4]!)
   12558:	movw	r2, #24632	; 0x6038
   1255c:	sub	sp, sp, #12
   12560:	movt	r2, #3
   12564:	mov	r3, r0
   12568:	str	r1, [sp]
   1256c:	mov	r1, #1
   12570:	ldr	r0, [r2]
   12574:	movw	r2, #232	; 0xe8
   12578:	movt	r2, #2
   1257c:	bl	1126c <__fprintf_chk@plt>
   12580:	add	sp, sp, #12
   12584:	pop	{pc}		; (ldr pc, [sp], #4)
   12588:	push	{r4, lr}
   1258c:	mov	r3, r0
   12590:	ldr	r0, [r1]
   12594:	sub	sp, sp, #16
   12598:	movw	r4, #17336	; 0x43b8
   1259c:	movt	r4, #3
   125a0:	str	r0, [sp]
   125a4:	add	r0, sp, #8
   125a8:	ldrb	r2, [sp]
   125ac:	ldr	r1, [r4]
   125b0:	cmp	r2, #80	; 0x50
   125b4:	strbeq	r2, [sp]
   125b8:	ldrb	r2, [sp, #1]
   125bc:	str	r1, [sp, #12]
   125c0:	mov	r1, #1
   125c4:	cmp	r2, #75	; 0x4b
   125c8:	strbeq	r2, [sp, #1]
   125cc:	mov	r2, #4
   125d0:	bl	11188 <fread@plt>
   125d4:	cmp	r0, #4
   125d8:	beq	125f8 <ftello64@plt+0x12b4>
   125dc:	mov	r0, #0
   125e0:	ldr	r2, [sp, #12]
   125e4:	ldr	r3, [r4]
   125e8:	cmp	r2, r3
   125ec:	bne	12640 <ftello64@plt+0x12fc>
   125f0:	add	sp, sp, #16
   125f4:	pop	{r4, pc}
   125f8:	ldrb	r2, [sp]
   125fc:	ldrb	r3, [sp, #8]
   12600:	cmp	r2, r3
   12604:	bne	125dc <ftello64@plt+0x1298>
   12608:	ldrb	r2, [sp, #1]
   1260c:	ldrb	r3, [sp, #9]
   12610:	cmp	r2, r3
   12614:	bne	125dc <ftello64@plt+0x1298>
   12618:	ldrb	r2, [sp, #2]
   1261c:	ldrb	r3, [sp, #10]
   12620:	cmp	r2, r3
   12624:	bne	125dc <ftello64@plt+0x1298>
   12628:	ldrb	r0, [sp, #3]
   1262c:	ldrb	r3, [sp, #11]
   12630:	subs	r3, r0, r3
   12634:	rsbs	r0, r3, #0
   12638:	adcs	r0, r0, r3
   1263c:	b	125e0 <ftello64@plt+0x129c>
   12640:	bl	11104 <__stack_chk_fail@plt>
   12644:	ldr	r3, [r0]
   12648:	ldr	r2, [r1]
   1264c:	ldr	r0, [r3, #92]	; 0x5c
   12650:	ldr	ip, [r3, #76]	; 0x4c
   12654:	ldr	r1, [r2, #92]	; 0x5c
   12658:	cmp	r0, #0
   1265c:	ldr	r3, [r2, #76]	; 0x4c
   12660:	moveq	r0, ip
   12664:	cmp	r1, #0
   12668:	moveq	r1, r3
   1266c:	b	1ea8c <ftello64@plt+0xd748>
   12670:	ldr	r2, [r0]
   12674:	ldr	r3, [r1]
   12678:	ldr	r0, [r2, #76]	; 0x4c
   1267c:	ldr	r1, [r3, #76]	; 0x4c
   12680:	b	1ea8c <ftello64@plt+0xd748>
   12684:	push	{r4, r5, r6, lr}
   12688:	mov	r4, r0
   1268c:	bl	110ec <_IO_getc@plt>
   12690:	cmn	r0, #1
   12694:	mov	r3, r0
   12698:	movwne	r6, #17368	; 0x43d8
   1269c:	movtne	r6, #3
   126a0:	bne	126bc <ftello64@plt+0x1378>
   126a4:	b	12754 <ftello64@plt+0x1410>
   126a8:	mov	r0, r4
   126ac:	bl	110ec <_IO_getc@plt>
   126b0:	cmn	r0, #1
   126b4:	mov	r3, r0
   126b8:	beq	12754 <ftello64@plt+0x1410>
   126bc:	cmp	r3, #80	; 0x50
   126c0:	bne	126a8 <ftello64@plt+0x1364>
   126c4:	mov	r0, r4
   126c8:	strb	r3, [r6]
   126cc:	bl	110ec <_IO_getc@plt>
   126d0:	movw	r5, #17368	; 0x43d8
   126d4:	movt	r5, #3
   126d8:	cmn	r0, #1
   126dc:	mov	r3, r0
   126e0:	beq	12754 <ftello64@plt+0x1410>
   126e4:	cmp	r0, #75	; 0x4b
   126e8:	beq	126f8 <ftello64@plt+0x13b4>
   126ec:	mov	r1, r4
   126f0:	bl	11224 <ungetc@plt>
   126f4:	b	126a8 <ftello64@plt+0x1364>
   126f8:	mov	r0, r4
   126fc:	strb	r3, [r6, #1]
   12700:	bl	110ec <_IO_getc@plt>
   12704:	cmn	r0, #1
   12708:	mov	r3, r0
   1270c:	beq	12754 <ftello64@plt+0x1410>
   12710:	cmp	r0, #80	; 0x50
   12714:	beq	12764 <ftello64@plt+0x1420>
   12718:	cmp	r0, #15
   1271c:	bgt	126bc <ftello64@plt+0x1378>
   12720:	mov	r0, r4
   12724:	strb	r3, [r6, #2]
   12728:	bl	110ec <_IO_getc@plt>
   1272c:	cmn	r0, #1
   12730:	mov	r3, r0
   12734:	beq	12754 <ftello64@plt+0x1410>
   12738:	cmp	r0, #80	; 0x50
   1273c:	beq	12764 <ftello64@plt+0x1420>
   12740:	cmp	r0, #15
   12744:	bgt	126bc <ftello64@plt+0x1378>
   12748:	strb	r0, [r5, #3]
   1274c:	mov	r0, #1
   12750:	pop	{r4, r5, r6, pc}
   12754:	mov	r0, r4
   12758:	bl	110c8 <ferror@plt>
   1275c:	mov	r0, #0
   12760:	pop	{r4, r5, r6, pc}
   12764:	mov	r0, #80	; 0x50
   12768:	mov	r1, r4
   1276c:	bl	11224 <ungetc@plt>
   12770:	mov	r3, #80	; 0x50
   12774:	b	126bc <ftello64@plt+0x1378>
   12778:	ldr	ip, [r2]
   1277c:	push	{r3, r4, r5, r6, r7, lr}
   12780:	cmp	ip, #0
   12784:	mov	r4, r3
   12788:	mov	r7, r2
   1278c:	mov	r6, r0
   12790:	mov	r5, r1
   12794:	ldr	r3, [sp, #24]
   12798:	beq	12824 <ftello64@plt+0x14e0>
   1279c:	ldr	r1, [r3]
   127a0:	ldr	r0, [r4]
   127a4:	sub	r2, r1, #9
   127a8:	cmp	r0, r2
   127ac:	bhi	127fc <ftello64@plt+0x14b8>
   127b0:	add	r2, ip, r0
   127b4:	lsr	r1, r6, #16
   127b8:	lsr	r3, r5, #16
   127bc:	strb	r6, [ip, r0]
   127c0:	strb	r5, [r2, #4]
   127c4:	lsr	r0, r1, #8
   127c8:	strb	r1, [r2, #2]
   127cc:	ubfx	r6, r6, #8, #8
   127d0:	strb	r0, [r2, #3]
   127d4:	lsr	r1, r3, #8
   127d8:	strb	r6, [r2, #1]
   127dc:	ubfx	r5, r5, #8, #8
   127e0:	strb	r3, [r2, #6]
   127e4:	strb	r5, [r2, #5]
   127e8:	strb	r1, [r2, #7]
   127ec:	ldr	r3, [r4]
   127f0:	add	r3, r3, #8
   127f4:	str	r3, [r4]
   127f8:	pop	{r3, r4, r5, r6, r7, pc}
   127fc:	add	r1, r1, #1024	; 0x400
   12800:	mov	r0, ip
   12804:	str	r1, [r3]
   12808:	bl	11128 <realloc@plt>
   1280c:	cmp	r0, #0
   12810:	str	r0, [r7]
   12814:	beq	1283c <ftello64@plt+0x14f8>
   12818:	mov	ip, r0
   1281c:	ldr	r0, [r4]
   12820:	b	127b0 <ftello64@plt+0x146c>
   12824:	mov	r0, #1024	; 0x400
   12828:	str	r0, [r3]
   1282c:	bl	111ac <malloc@plt>
   12830:	cmp	r0, #0
   12834:	str	r0, [r7]
   12838:	bne	12818 <ftello64@plt+0x14d4>
   1283c:	mov	r0, #4
   12840:	movw	r1, #5484	; 0x156c
   12844:	movt	r1, #2
   12848:	bl	123cc <ftello64@plt+0x1088>
   1284c:	ldr	ip, [r7]
   12850:	ldr	r0, [r4]
   12854:	b	127b0 <ftello64@plt+0x146c>
   12858:	movw	r2, #17368	; 0x43d8
   1285c:	movt	r2, #3
   12860:	push	{lr}		; (str lr, [sp, #-4]!)
   12864:	sub	sp, sp, #20
   12868:	ldr	r1, [r2]
   1286c:	movw	r3, #17336	; 0x43b8
   12870:	ldr	r0, [r0]
   12874:	movt	r3, #3
   12878:	uxtb	r2, r1
   1287c:	str	r1, [sp]
   12880:	ldrb	r1, [sp, #1]
   12884:	cmp	r2, #80	; 0x50
   12888:	str	r0, [sp, #8]
   1288c:	strbeq	r2, [sp]
   12890:	cmp	r1, #75	; 0x4b
   12894:	ldrb	r0, [sp, #9]
   12898:	strbeq	r1, [sp, #1]
   1289c:	ldrb	r1, [sp, #8]
   128a0:	ldr	ip, [r3]
   128a4:	cmp	r1, #80	; 0x50
   128a8:	strbeq	r1, [sp, #8]
   128ac:	cmp	r0, #75	; 0x4b
   128b0:	strbeq	r0, [sp, #9]
   128b4:	cmp	r2, r1
   128b8:	str	ip, [sp, #12]
   128bc:	bne	1290c <ftello64@plt+0x15c8>
   128c0:	ldrb	r1, [sp, #1]
   128c4:	ldrb	r2, [sp, #9]
   128c8:	cmp	r1, r2
   128cc:	bne	1290c <ftello64@plt+0x15c8>
   128d0:	ldrb	r1, [sp, #2]
   128d4:	ldrb	r2, [sp, #10]
   128d8:	cmp	r1, r2
   128dc:	bne	1290c <ftello64@plt+0x15c8>
   128e0:	ldrb	r0, [sp, #3]
   128e4:	ldrb	r2, [sp, #11]
   128e8:	subs	r2, r0, r2
   128ec:	rsbs	r0, r2, #0
   128f0:	adcs	r0, r0, r2
   128f4:	ldr	r2, [sp, #12]
   128f8:	ldr	r3, [r3]
   128fc:	cmp	r2, r3
   12900:	bne	12914 <ftello64@plt+0x15d0>
   12904:	add	sp, sp, #20
   12908:	pop	{pc}		; (ldr pc, [sp], #4)
   1290c:	mov	r0, #0
   12910:	b	128f4 <ftello64@plt+0x15b0>
   12914:	bl	11104 <__stack_chk_fail@plt>
   12918:	ldr	ip, [r0, #64]	; 0x40
   1291c:	mov	r1, r0
   12920:	push	{r4, r5, r6, r7, r8, r9}
   12924:	mov	r0, #0
   12928:	movw	r6, #23888	; 0x5d50
   1292c:	cmp	ip, r0
   12930:	movt	r6, #3
   12934:	ldrh	r4, [r1, #34]	; 0x22
   12938:	str	r0, [r6]
   1293c:	beq	12a5c <ftello64@plt+0x1718>
   12940:	sub	r4, r4, #4
   12944:	add	r4, ip, r4
   12948:	cmp	ip, r4
   1294c:	bcc	12964 <ftello64@plt+0x1620>
   12950:	b	12a54 <ftello64@plt+0x1710>
   12954:	add	r3, r3, #4
   12958:	add	ip, ip, r3
   1295c:	cmp	r4, ip
   12960:	bls	12a5c <ftello64@plt+0x1718>
   12964:	ldrb	r0, [ip, #1]
   12968:	ldrb	r3, [ip]
   1296c:	ldrb	r2, [ip, #3]
   12970:	orr	r0, r3, r0, lsl #8
   12974:	ldrb	r3, [ip, #2]
   12978:	cmp	r0, #1
   1297c:	orr	r3, r3, r2, lsl #8
   12980:	bne	12954 <ftello64@plt+0x1610>
   12984:	ldrd	r2, [r1, #24]
   12988:	mvn	r4, #0
   1298c:	mov	r5, #0
   12990:	mov	r0, #1
   12994:	cmp	r3, r5
   12998:	cmpeq	r2, r4
   1299c:	str	r0, [r6]
   129a0:	addne	r6, ip, #4
   129a4:	bne	129f0 <ftello64@plt+0x16ac>
   129a8:	ldrb	r7, [ip, #11]
   129ac:	add	r6, ip, #12
   129b0:	ldrb	r0, [ip, #10]
   129b4:	mov	r2, #0
   129b8:	ldrb	r5, [ip, #9]
   129bc:	ldrb	r4, [ip, #8]
   129c0:	orr	r7, r0, r7, lsl #8
   129c4:	ldrb	r9, [ip, #7]
   129c8:	ldrb	r0, [ip, #5]
   129cc:	orr	r5, r4, r5, lsl #8
   129d0:	ldrb	r8, [ip, #6]
   129d4:	orr	r3, r5, r7, lsl #16
   129d8:	ldrb	r4, [ip, #4]
   129dc:	orr	ip, r8, r9, lsl #8
   129e0:	orr	r0, r4, r0, lsl #8
   129e4:	orr	r0, r0, ip, lsl #16
   129e8:	orr	r2, r2, r0
   129ec:	strd	r2, [r1, #24]
   129f0:	ldrd	r2, [r1, #16]
   129f4:	mvn	r4, #0
   129f8:	mov	r5, #0
   129fc:	cmp	r3, r5
   12a00:	cmpeq	r2, r4
   12a04:	movne	r0, #1
   12a08:	bne	12a54 <ftello64@plt+0x1710>
   12a0c:	ldrb	r8, [r6, #7]
   12a10:	mov	r0, #1
   12a14:	ldrb	ip, [r6, #6]
   12a18:	mov	r2, #0
   12a1c:	ldrb	r7, [r6, #5]
   12a20:	ldrb	r5, [r6, #4]
   12a24:	orr	r8, ip, r8, lsl #8
   12a28:	ldrb	r9, [r6, #3]
   12a2c:	ldrb	r4, [r6, #2]
   12a30:	orr	r7, r5, r7, lsl #8
   12a34:	ldrb	ip, [r6, #1]
   12a38:	orr	r3, r7, r8, lsl #16
   12a3c:	ldrb	r5, [r6]
   12a40:	orr	r4, r4, r9, lsl #8
   12a44:	orr	ip, r5, ip, lsl #8
   12a48:	orr	ip, ip, r4, lsl #16
   12a4c:	orr	r2, r2, ip
   12a50:	strd	r2, [r1, #16]
   12a54:	pop	{r4, r5, r6, r7, r8, r9}
   12a58:	bx	lr
   12a5c:	mov	r0, #0
   12a60:	pop	{r4, r5, r6, r7, r8, r9}
   12a64:	bx	lr
   12a68:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12a6c:	mov	r5, r0
   12a70:	ldr	r4, [r0, #64]	; 0x40
   12a74:	sub	sp, sp, #16
   12a78:	ldrh	r0, [r0, #34]	; 0x22
   12a7c:	cmp	r4, #0
   12a80:	beq	12b08 <ftello64@plt+0x17c4>
   12a84:	sub	r0, r0, #4
   12a88:	add	r0, r4, r0
   12a8c:	cmp	r4, r0
   12a90:	bcs	12b08 <ftello64@plt+0x17c4>
   12a94:	ldrb	r2, [r4, #1]
   12a98:	movw	ip, #28789	; 0x7075
   12a9c:	b	12ab4 <ftello64@plt+0x1770>
   12aa0:	add	r3, r3, #4
   12aa4:	add	r4, r4, r3
   12aa8:	cmp	r4, r0
   12aac:	bcs	12b08 <ftello64@plt+0x17c4>
   12ab0:	ldrb	r2, [r4, #1]
   12ab4:	ldrb	r3, [r4]
   12ab8:	ldrb	r1, [r4, #3]
   12abc:	orr	r2, r3, r2, lsl #8
   12ac0:	ldrb	r3, [r4, #2]
   12ac4:	sxth	r2, r2
   12ac8:	orr	r3, r3, r1, lsl #8
   12acc:	cmp	r2, ip
   12ad0:	bne	12aa0 <ftello64@plt+0x175c>
   12ad4:	mov	r3, #0
   12ad8:	str	r3, [r5, #88]	; 0x58
   12adc:	ldrb	r3, [r4, #4]
   12ae0:	ldrb	r9, [r4, #2]
   12ae4:	cmp	r3, #1
   12ae8:	ldrb	sl, [r4, #3]
   12aec:	bls	12b18 <ftello64@plt+0x17d4>
   12af0:	ldr	r1, [r5, #84]	; 0x54
   12af4:	movw	r0, #5504	; 0x1580
   12af8:	movt	r0, #2
   12afc:	add	sp, sp, #16
   12b00:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   12b04:	b	12554 <ftello64@plt+0x1210>
   12b08:	mov	r3, #0
   12b0c:	str	r3, [r5, #88]	; 0x58
   12b10:	add	sp, sp, #16
   12b14:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12b18:	ldrb	r8, [r4, #8]
   12b1c:	ldrb	r3, [r4, #7]
   12b20:	ldrb	r2, [r4, #6]
   12b24:	ldr	r7, [r5, #76]	; 0x4c
   12b28:	orr	r8, r3, r8, lsl #8
   12b2c:	ldrb	r3, [r4, #5]
   12b30:	mov	r0, r7
   12b34:	orr	r3, r3, r2, lsl #8
   12b38:	orr	r8, r3, r8, lsl #16
   12b3c:	bl	11218 <strlen@plt>
   12b40:	add	r0, r0, #1
   12b44:	bl	111ac <malloc@plt>
   12b48:	subs	r6, r0, #0
   12b4c:	beq	12c80 <ftello64@plt+0x193c>
   12b50:	mov	r1, r7
   12b54:	mov	r0, r6
   12b58:	bl	110f8 <stpcpy@plt>
   12b5c:	mov	r1, r6
   12b60:	rsb	r2, r6, r0
   12b64:	mov	r0, #0
   12b68:	bl	1f300 <ftello64@plt+0xdfbc>
   12b6c:	mov	r7, r0
   12b70:	mov	r0, r6
   12b74:	bl	110b0 <free@plt>
   12b78:	cmp	r8, r7
   12b7c:	beq	12c20 <ftello64@plt+0x18dc>
   12b80:	movw	r3, #17040	; 0x4290
   12b84:	movt	r3, #3
   12b88:	ldr	r3, [r3]
   12b8c:	cmp	r3, #1
   12b90:	beq	12c98 <ftello64@plt+0x1954>
   12b94:	cmp	r3, #0
   12b98:	bne	12b10 <ftello64@plt+0x17cc>
   12b9c:	ldr	r2, [r5, #84]	; 0x54
   12ba0:	movw	r4, #24636	; 0x603c
   12ba4:	movt	r4, #3
   12ba8:	mov	r1, #1
   12bac:	movw	r3, #5620	; 0x15f4
   12bb0:	movt	r3, #2
   12bb4:	str	r2, [sp]
   12bb8:	mov	r0, r4
   12bbc:	movw	r2, #5105	; 0x13f1
   12bc0:	bl	11248 <__sprintf_chk@plt>
   12bc4:	mov	r0, r4
   12bc8:	bl	11218 <strlen@plt>
   12bcc:	mov	r2, #72	; 0x48
   12bd0:	movw	r1, #5656	; 0x1618
   12bd4:	movt	r1, #2
   12bd8:	add	r3, r4, r0
   12bdc:	mov	r0, r3
   12be0:	bl	110d4 <memcpy@plt>
   12be4:	mov	r2, #74	; 0x4a
   12be8:	movw	r1, #5728	; 0x1660
   12bec:	movt	r1, #2
   12bf0:	add	r0, r0, #71	; 0x47
   12bf4:	bl	110d4 <memcpy@plt>
   12bf8:	mov	r0, r4
   12bfc:	movw	r1, #8308	; 0x2074
   12c00:	movt	r1, #2
   12c04:	bl	12554 <ftello64@plt+0x1210>
   12c08:	movw	r1, #5804	; 0x16ac
   12c0c:	mov	r0, #3
   12c10:	movt	r1, #2
   12c14:	add	sp, sp, #16
   12c18:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   12c1c:	b	123cc <ftello64@plt+0x1088>
   12c20:	orr	r6, r9, sl, lsl #8
   12c24:	sub	r6, r6, #5
   12c28:	uxth	r6, r6
   12c2c:	cmp	r6, #0
   12c30:	beq	12c60 <ftello64@plt+0x191c>
   12c34:	add	r0, r6, #1
   12c38:	bl	111ac <malloc@plt>
   12c3c:	subs	r7, r0, #0
   12c40:	beq	12b10 <ftello64@plt+0x17cc>
   12c44:	add	r1, r4, #9
   12c48:	mov	r2, r6
   12c4c:	bl	11254 <strncpy@plt>
   12c50:	mov	r3, #0
   12c54:	strb	r3, [r7, r6]
   12c58:	str	r7, [r5, #88]	; 0x58
   12c5c:	b	12b10 <ftello64@plt+0x17cc>
   12c60:	ldrh	r0, [r5, #32]
   12c64:	add	r0, r0, #1
   12c68:	bl	111ac <malloc@plt>
   12c6c:	subs	r7, r0, #0
   12c70:	beq	12b10 <ftello64@plt+0x17cc>
   12c74:	ldr	r1, [r5, #60]	; 0x3c
   12c78:	bl	11170 <strcpy@plt>
   12c7c:	b	12c58 <ftello64@plt+0x1914>
   12c80:	movw	r1, #5552	; 0x15b0
   12c84:	mov	r0, #4
   12c88:	movt	r1, #2
   12c8c:	bl	123cc <ftello64@plt+0x1088>
   12c90:	ldr	r7, [r5, #76]	; 0x4c
   12c94:	b	12b50 <ftello64@plt+0x180c>
   12c98:	movw	r0, #5568	; 0x15c0
   12c9c:	ldr	r1, [r5, #84]	; 0x54
   12ca0:	movt	r0, #2
   12ca4:	b	12afc <ftello64@plt+0x17b8>
   12ca8:	push	{r4, r5, r6, lr}
   12cac:	mov	r6, r0
   12cb0:	bl	11218 <strlen@plt>
   12cb4:	mov	r4, r0
   12cb8:	add	r0, r0, #5
   12cbc:	bl	111ac <malloc@plt>
   12cc0:	subs	r5, r0, #0
   12cc4:	beq	12d10 <ftello64@plt+0x19cc>
   12cc8:	mov	r1, r6
   12ccc:	add	r2, r4, #1
   12cd0:	bl	110d4 <memcpy@plt>
   12cd4:	movw	r3, #24080	; 0x5e10
   12cd8:	movt	r3, #3
   12cdc:	ldr	r3, [r3]
   12ce0:	cmp	r3, #0
   12ce4:	bne	12d10 <ftello64@plt+0x19cc>
   12ce8:	mov	r1, #47	; 0x2f
   12cec:	mov	r0, r5
   12cf0:	bl	112b4 <strrchr@plt>
   12cf4:	mov	r1, #46	; 0x2e
   12cf8:	cmp	r0, #0
   12cfc:	addne	r0, r0, #1
   12d00:	moveq	r0, r5
   12d04:	bl	112b4 <strrchr@plt>
   12d08:	cmp	r0, #0
   12d0c:	beq	12d18 <ftello64@plt+0x19d4>
   12d10:	mov	r0, r5
   12d14:	pop	{r4, r5, r6, pc}
   12d18:	movw	r3, #5824	; 0x16c0
   12d1c:	movt	r3, #2
   12d20:	add	r2, r5, r4
   12d24:	ldr	r0, [r3]
   12d28:	ldrb	r3, [r3, #4]
   12d2c:	str	r0, [r5, r4]
   12d30:	strb	r3, [r2, #4]
   12d34:	b	12d10 <ftello64@plt+0x19cc>
   12d38:	cmp	r1, #0
   12d3c:	push	{r4}		; (str r4, [sp, #-4]!)
   12d40:	beq	12d94 <ftello64@plt+0x1a50>
   12d44:	sub	r2, r2, #4
   12d48:	add	r2, r1, r2
   12d4c:	cmp	r1, r2
   12d50:	bcc	12d68 <ftello64@plt+0x1a24>
   12d54:	b	12d94 <ftello64@plt+0x1a50>
   12d58:	add	r3, r3, #4
   12d5c:	add	r1, r1, r3
   12d60:	cmp	r1, r2
   12d64:	bcs	12d94 <ftello64@plt+0x1a50>
   12d68:	ldrb	r4, [r1, #1]
   12d6c:	ldrb	r3, [r1]
   12d70:	ldrb	ip, [r1, #3]
   12d74:	orr	r4, r3, r4, lsl #8
   12d78:	ldrb	r3, [r1, #2]
   12d7c:	cmp	r4, r0
   12d80:	orr	r3, r3, ip, lsl #8
   12d84:	bne	12d58 <ftello64@plt+0x1a14>
   12d88:	mov	r0, r1
   12d8c:	pop	{r4}		; (ldr r4, [sp], #4)
   12d90:	bx	lr
   12d94:	mov	r0, #0
   12d98:	pop	{r4}		; (ldr r4, [sp], #4)
   12d9c:	bx	lr
   12da0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12da4:	subs	r5, r0, #0
   12da8:	sub	sp, sp, #12
   12dac:	mov	r4, r1
   12db0:	mov	r6, r2
   12db4:	str	r3, [sp, #4]
   12db8:	beq	12f00 <ftello64@plt+0x1bbc>
   12dbc:	movw	r0, #65535	; 0xffff
   12dc0:	bl	111ac <malloc@plt>
   12dc4:	subs	r8, r0, #0
   12dc8:	beq	12f64 <ftello64@plt+0x1c20>
   12dcc:	add	sl, r5, r4
   12dd0:	cmp	r5, sl
   12dd4:	bcs	12f58 <ftello64@plt+0x1c14>
   12dd8:	ldr	r3, [sp, #4]
   12ddc:	mov	fp, #0
   12de0:	sub	r4, r3, #4
   12de4:	add	r4, r6, r4
   12de8:	ldrb	r0, [r5, #1]
   12dec:	cmp	r6, #0
   12df0:	ldrb	r7, [r5, #3]
   12df4:	ldrb	r1, [r5]
   12df8:	ldrb	r2, [r5, #2]
   12dfc:	orr	r1, r1, r0, lsl #8
   12e00:	orr	r7, r2, r7, lsl #8
   12e04:	beq	12e70 <ftello64@plt+0x1b2c>
   12e08:	cmp	r6, r4
   12e0c:	bcs	12e70 <ftello64@plt+0x1b2c>
   12e10:	ldrb	lr, [r6, #1]
   12e14:	sxth	r0, r1
   12e18:	ldrb	r2, [r6]
   12e1c:	ldrb	ip, [r6, #3]
   12e20:	orr	lr, r2, lr, lsl #8
   12e24:	ldrb	r2, [r6, #2]
   12e28:	cmp	lr, r1
   12e2c:	orr	r2, r2, ip, lsl #8
   12e30:	movne	ip, r6
   12e34:	bne	12e60 <ftello64@plt+0x1b1c>
   12e38:	b	12ef8 <ftello64@plt+0x1bb4>
   12e3c:	ldrb	r1, [ip, #1]
   12e40:	ldrb	r2, [ip]
   12e44:	ldrb	lr, [ip, #3]
   12e48:	orr	r1, r2, r1, lsl #8
   12e4c:	ldrb	r2, [ip, #2]
   12e50:	sxth	r1, r1
   12e54:	orr	r2, r2, lr, lsl #8
   12e58:	cmp	r0, r1
   12e5c:	beq	12ef8 <ftello64@plt+0x1bb4>
   12e60:	add	r2, r2, #4
   12e64:	add	ip, ip, r2
   12e68:	cmp	ip, r4
   12e6c:	bcc	12e3c <ftello64@plt+0x1af8>
   12e70:	add	r9, r7, #4
   12e74:	add	r0, r8, fp
   12e78:	mov	r1, r5
   12e7c:	add	fp, fp, #4
   12e80:	mov	r2, r9
   12e84:	bl	110d4 <memcpy@plt>
   12e88:	uxtah	fp, r7, fp
   12e8c:	uxth	fp, fp
   12e90:	add	r5, r5, r9
   12e94:	cmp	r5, sl
   12e98:	bcc	12de8 <ftello64@plt+0x1aa4>
   12e9c:	mov	r0, fp
   12ea0:	mov	r1, r6
   12ea4:	ldr	r2, [sp, #4]
   12ea8:	add	r0, r8, r0
   12eac:	bl	110d4 <memcpy@plt>
   12eb0:	ldr	r3, [sp, #4]
   12eb4:	add	r4, fp, r3
   12eb8:	uxth	r4, r4
   12ebc:	mov	r0, r4
   12ec0:	bl	111ac <malloc@plt>
   12ec4:	subs	r5, r0, #0
   12ec8:	beq	12f78 <ftello64@plt+0x1c34>
   12ecc:	mov	r1, r8
   12ed0:	mov	r2, r4
   12ed4:	mov	r0, r5
   12ed8:	bl	110d4 <memcpy@plt>
   12edc:	mov	r0, r8
   12ee0:	bl	110b0 <free@plt>
   12ee4:	ldr	r3, [sp, #48]	; 0x30
   12ee8:	mov	r0, r5
   12eec:	str	r4, [r3]
   12ef0:	add	sp, sp, #12
   12ef4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12ef8:	add	r9, r7, #4
   12efc:	b	12e90 <ftello64@plt+0x1b4c>
   12f00:	cmp	r3, #0
   12f04:	cmpne	r2, #0
   12f08:	beq	12f48 <ftello64@plt+0x1c04>
   12f0c:	ldr	r0, [sp, #4]
   12f10:	bl	111ac <malloc@plt>
   12f14:	subs	r5, r0, #0
   12f18:	beq	12f8c <ftello64@plt+0x1c48>
   12f1c:	mov	r1, r6
   12f20:	mov	r0, r5
   12f24:	ldr	r2, [sp, #4]
   12f28:	bl	110d4 <memcpy@plt>
   12f2c:	ldr	r3, [sp, #4]
   12f30:	mov	r0, r5
   12f34:	uxth	r9, r3
   12f38:	ldr	r3, [sp, #48]	; 0x30
   12f3c:	str	r9, [r3]
   12f40:	add	sp, sp, #12
   12f44:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12f48:	ldr	r3, [sp, #48]	; 0x30
   12f4c:	mov	r0, r5
   12f50:	str	r5, [r3]
   12f54:	b	12ef0 <ftello64@plt+0x1bac>
   12f58:	mov	r0, #0
   12f5c:	mov	fp, r0
   12f60:	b	12ea0 <ftello64@plt+0x1b5c>
   12f64:	movw	r1, #5832	; 0x16c8
   12f68:	mov	r0, #4
   12f6c:	movt	r1, #2
   12f70:	bl	123cc <ftello64@plt+0x1088>
   12f74:	b	12dcc <ftello64@plt+0x1a88>
   12f78:	movw	r1, #5832	; 0x16c8
   12f7c:	mov	r0, #4
   12f80:	movt	r1, #2
   12f84:	bl	123cc <ftello64@plt+0x1088>
   12f88:	b	12ecc <ftello64@plt+0x1b88>
   12f8c:	movw	r1, #5832	; 0x16c8
   12f90:	mov	r0, #4
   12f94:	movt	r1, #2
   12f98:	bl	123cc <ftello64@plt+0x1088>
   12f9c:	b	12f1c <ftello64@plt+0x1bd8>
   12fa0:	push	{r4, r5, r6, r7, r8, lr}
   12fa4:	movw	r7, #17336	; 0x43b8
   12fa8:	movt	r7, #3
   12fac:	sub	sp, sp, #16
   12fb0:	mov	ip, #2
   12fb4:	mov	r2, #0
   12fb8:	ldr	r1, [r7]
   12fbc:	mov	r3, #0
   12fc0:	str	ip, [sp]
   12fc4:	mov	r6, r0
   12fc8:	str	r1, [sp, #12]
   12fcc:	bl	11284 <fseeko64@plt>
   12fd0:	subs	r8, r0, #0
   12fd4:	bne	1305c <ftello64@plt+0x1d18>
   12fd8:	mov	r0, r6
   12fdc:	bl	11344 <ftello64@plt>
   12fe0:	mov	r4, r0
   12fe4:	mov	r5, r1
   12fe8:	cmp	r4, #0
   12fec:	sbcs	r3, r5, #0
   12ff0:	blt	1305c <ftello64@plt+0x1d18>
   12ff4:	str	r8, [sp]
   12ff8:	mov	r0, r6
   12ffc:	mov	r2, r4
   13000:	mov	r3, r1
   13004:	bl	11284 <fseeko64@plt>
   13008:	cmp	r0, #0
   1300c:	bne	1305c <ftello64@plt+0x1d18>
   13010:	mov	r1, #1
   13014:	mov	r3, r6
   13018:	mov	r2, r1
   1301c:	add	r0, sp, #8
   13020:	bl	11188 <fread@plt>
   13024:	mov	r0, r6
   13028:	bl	1120c <feof@plt>
   1302c:	cmp	r0, #0
   13030:	beq	1305c <ftello64@plt+0x1d18>
   13034:	mov	r0, r6
   13038:	bl	11110 <rewind@plt>
   1303c:	ldr	r2, [sp, #12]
   13040:	ldr	r3, [r7]
   13044:	mov	r0, r4
   13048:	mov	r1, r5
   1304c:	cmp	r2, r3
   13050:	bne	13068 <ftello64@plt+0x1d24>
   13054:	add	sp, sp, #16
   13058:	pop	{r4, r5, r6, r7, r8, pc}
   1305c:	mvn	r4, #0
   13060:	mvn	r5, #0
   13064:	b	13034 <ftello64@plt+0x1cf0>
   13068:	bl	11104 <__stack_chk_fail@plt>
   1306c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13070:	movw	r4, #23824	; 0x5d10
   13074:	movt	r4, #3
   13078:	movw	r6, #17336	; 0x43b8
   1307c:	movt	r6, #3
   13080:	sub	sp, sp, #60	; 0x3c
   13084:	ldr	ip, [r4]
   13088:	mov	r9, r1
   1308c:	ldr	r1, [r6]
   13090:	mov	r7, r0
   13094:	ldrd	r2, [r9, #48]	; 0x30
   13098:	mov	r5, #0
   1309c:	mov	r0, ip
   130a0:	str	r5, [sp]
   130a4:	str	r1, [sp, #52]	; 0x34
   130a8:	bl	11284 <fseeko64@plt>
   130ac:	subs	r8, r0, #0
   130b0:	beq	130fc <ftello64@plt+0x1db8>
   130b4:	ldr	r0, [r4]
   130b8:	mov	r8, #11
   130bc:	bl	11278 <fclose@plt>
   130c0:	str	r5, [r4]
   130c4:	bl	11230 <__errno_location@plt>
   130c8:	ldr	r0, [r0]
   130cc:	bl	111c4 <strerror@plt>
   130d0:	mov	r1, r0
   130d4:	movw	r0, #5852	; 0x16dc
   130d8:	movt	r0, #2
   130dc:	bl	12554 <ftello64@plt+0x1210>
   130e0:	ldr	r2, [sp, #52]	; 0x34
   130e4:	mov	r0, r8
   130e8:	ldr	r3, [r6]
   130ec:	cmp	r2, r3
   130f0:	bne	13480 <ftello64@plt+0x213c>
   130f4:	add	sp, sp, #60	; 0x3c
   130f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   130fc:	mov	ip, #4
   13100:	ldr	r3, [r4]
   13104:	mov	r2, ip
   13108:	mov	r1, #1
   1310c:	add	r0, sp, #24
   13110:	strb	ip, [sp, #23]
   13114:	mov	lr, #75	; 0x4b
   13118:	mov	ip, #80	; 0x50
   1311c:	strb	lr, [sp, #21]
   13120:	strb	ip, [sp, #20]
   13124:	mov	ip, #3
   13128:	strb	ip, [sp, #22]
   1312c:	bl	11188 <fread@plt>
   13130:	cmp	r0, #4
   13134:	mov	r5, r0
   13138:	beq	13164 <ftello64@plt+0x1e20>
   1313c:	ldr	r0, [r4]
   13140:	mov	r8, #3
   13144:	bl	11278 <fclose@plt>
   13148:	ldr	r1, [r9, #76]	; 0x4c
   1314c:	movw	r0, #6044	; 0x179c
   13150:	movt	r0, #2
   13154:	mov	r3, #0
   13158:	str	r3, [r4]
   1315c:	bl	12554 <ftello64@plt+0x1210>
   13160:	b	130e0 <ftello64@plt+0x1d9c>
   13164:	ldrb	r2, [sp, #20]
   13168:	ldrb	r3, [sp, #24]
   1316c:	cmp	r2, r3
   13170:	bne	1313c <ftello64@plt+0x1df8>
   13174:	ldrb	r2, [sp, #21]
   13178:	ldrb	r3, [sp, #25]
   1317c:	cmp	r2, r3
   13180:	bne	1313c <ftello64@plt+0x1df8>
   13184:	ldrb	r2, [sp, #22]
   13188:	ldrb	r3, [sp, #26]
   1318c:	cmp	r2, r3
   13190:	bne	1313c <ftello64@plt+0x1df8>
   13194:	ldrb	r2, [sp, #23]
   13198:	ldrb	r3, [sp, #27]
   1319c:	cmp	r2, r3
   131a0:	bne	1313c <ftello64@plt+0x1df8>
   131a4:	add	r0, sp, #24
   131a8:	mov	r1, #26
   131ac:	mov	r2, #1
   131b0:	ldr	r3, [r4]
   131b4:	bl	11188 <fread@plt>
   131b8:	cmp	r0, #1
   131bc:	beq	13200 <ftello64@plt+0x1ebc>
   131c0:	ldr	r0, [r4]
   131c4:	bl	110c8 <ferror@plt>
   131c8:	mov	r5, r0
   131cc:	bl	11230 <__errno_location@plt>
   131d0:	ldr	r0, [r0]
   131d4:	bl	111c4 <strerror@plt>
   131d8:	mov	r1, r0
   131dc:	movw	r0, #5876	; 0x16f4
   131e0:	movt	r0, #2
   131e4:	bl	12554 <ftello64@plt+0x1210>
   131e8:	ldr	r0, [r4]
   131ec:	bl	11278 <fclose@plt>
   131f0:	cmp	r5, #0
   131f4:	bne	1333c <ftello64@plt+0x1ff8>
   131f8:	mov	r8, #2
   131fc:	b	130e0 <ftello64@plt+0x1d9c>
   13200:	mov	r0, #120	; 0x78
   13204:	bl	111ac <malloc@plt>
   13208:	subs	sl, r0, #0
   1320c:	beq	13360 <ftello64@plt+0x201c>
   13210:	ldrb	r0, [sp, #37]	; 0x25
   13214:	ldrb	r3, [sp, #36]	; 0x24
   13218:	ldrb	r1, [sp, #35]	; 0x23
   1321c:	ldrb	lr, [sp, #31]
   13220:	orr	r0, r3, r0, lsl #8
   13224:	ldrb	ip, [sp, #30]
   13228:	ldrb	r3, [sp, #34]	; 0x22
   1322c:	ldrb	fp, [sp, #33]	; 0x21
   13230:	orr	lr, ip, lr, lsl #8
   13234:	ldrb	r2, [sp, #32]
   13238:	orr	r3, r3, r1, lsl #8
   1323c:	ldrb	ip, [sp, #25]
   13240:	orr	r0, r3, r0, lsl #16
   13244:	ldrb	r5, [sp, #47]	; 0x2f
   13248:	orr	fp, r2, fp, lsl #8
   1324c:	ldrb	r3, [sp, #24]
   13250:	ldrb	r2, [sp, #46]	; 0x2e
   13254:	orr	fp, lr, fp, lsl #16
   13258:	ldrb	r1, [sp, #27]
   1325c:	orr	ip, r3, ip, lsl #8
   13260:	ldrb	r3, [sp, #26]
   13264:	orr	r5, r2, r5, lsl #8
   13268:	ldrb	r2, [sp, #29]
   1326c:	orr	r1, r3, r1, lsl #8
   13270:	ldrb	r3, [sp, #28]
   13274:	ldrb	lr, [sp, #49]	; 0x31
   13278:	orr	r2, r3, r2, lsl #8
   1327c:	ldrb	r3, [sp, #48]	; 0x30
   13280:	str	fp, [sl, #8]
   13284:	orr	r3, r3, lr, lsl #8
   13288:	str	r0, [sl, #12]
   1328c:	strh	r3, [sl, #34]	; 0x22
   13290:	add	r0, r5, #1
   13294:	str	r8, [sl, #64]	; 0x40
   13298:	str	r8, [sl, #60]	; 0x3c
   1329c:	str	r8, [sl, #80]	; 0x50
   132a0:	str	r8, [sl, #84]	; 0x54
   132a4:	str	r8, [sl, #88]	; 0x58
   132a8:	str	r8, [sl, #92]	; 0x5c
   132ac:	str	r8, [sl, #96]	; 0x60
   132b0:	strh	r5, [sl, #32]
   132b4:	strh	ip, [sl, #2]
   132b8:	strh	r1, [sl, #46]	; 0x2e
   132bc:	strh	r2, [sl, #6]
   132c0:	str	r3, [sp, #12]
   132c4:	bl	111ac <malloc@plt>
   132c8:	ldr	r3, [sp, #12]
   132cc:	cmp	r0, #0
   132d0:	mov	fp, r0
   132d4:	str	r0, [sl, #76]	; 0x4c
   132d8:	beq	13358 <ftello64@plt+0x2014>
   132dc:	cmp	r3, #0
   132e0:	bne	13344 <ftello64@plt+0x2000>
   132e4:	ldr	r3, [r4]
   132e8:	mov	r0, fp
   132ec:	mov	r1, r5
   132f0:	mov	r2, #1
   132f4:	bl	11188 <fread@plt>
   132f8:	movw	r3, #23824	; 0x5d10
   132fc:	movt	r3, #3
   13300:	cmp	r0, #1
   13304:	bne	1332c <ftello64@plt+0x1fe8>
   13308:	ldrh	r1, [sl, #34]	; 0x22
   1330c:	cmp	r1, #0
   13310:	beq	13384 <ftello64@plt+0x2040>
   13314:	mov	r2, r0
   13318:	ldr	r3, [r3]
   1331c:	ldr	r0, [sl, #64]	; 0x40
   13320:	bl	11188 <fread@plt>
   13324:	cmp	r0, #1
   13328:	beq	13384 <ftello64@plt+0x2040>
   1332c:	ldr	r0, [r4]
   13330:	bl	110c8 <ferror@plt>
   13334:	cmp	r0, #0
   13338:	beq	131f8 <ftello64@plt+0x1eb4>
   1333c:	mov	r8, #11
   13340:	b	130e0 <ftello64@plt+0x1d9c>
   13344:	mov	r0, r3
   13348:	bl	111ac <malloc@plt>
   1334c:	cmp	r0, #0
   13350:	str	r0, [sl, #64]	; 0x40
   13354:	bne	132e4 <ftello64@plt+0x1fa0>
   13358:	mov	r8, #4
   1335c:	b	130e0 <ftello64@plt+0x1d9c>
   13360:	movw	r0, #5900	; 0x170c
   13364:	movw	r1, #8308	; 0x2074
   13368:	movt	r0, #2
   1336c:	movt	r1, #2
   13370:	bl	12554 <ftello64@plt+0x1210>
   13374:	ldr	r0, [r4]
   13378:	mov	r8, r5
   1337c:	bl	11278 <fclose@plt>
   13380:	b	130e0 <ftello64@plt+0x1d9c>
   13384:	ldrh	r2, [r9, #32]
   13388:	movw	r3, #17040	; 0x4290
   1338c:	ldr	r1, [sl, #76]	; 0x4c
   13390:	movt	r3, #3
   13394:	mov	r0, #0
   13398:	strb	r0, [r1, r2]
   1339c:	ldr	r3, [r3]
   133a0:	cmp	r3, #3
   133a4:	beq	133b0 <ftello64@plt+0x206c>
   133a8:	mov	r0, sl
   133ac:	bl	12a68 <ftello64@plt+0x1724>
   133b0:	ldrh	r0, [sl, #32]
   133b4:	add	r0, r0, #1
   133b8:	bl	111ac <malloc@plt>
   133bc:	cmp	r0, #0
   133c0:	str	r0, [sl, #60]	; 0x3c
   133c4:	beq	13358 <ftello64@plt+0x2014>
   133c8:	ldr	r1, [sl, #76]	; 0x4c
   133cc:	bl	11170 <strcpy@plt>
   133d0:	mov	r0, sl
   133d4:	bl	12918 <ftello64@plt+0x15d4>
   133d8:	ldrh	r2, [r9, #2]
   133dc:	ldrh	r1, [sl, #2]
   133e0:	movw	r3, #23888	; 0x5d50
   133e4:	movt	r3, #3
   133e8:	cmp	r1, r2
   133ec:	str	r0, [r3]
   133f0:	beq	13428 <ftello64@plt+0x20e4>
   133f4:	str	r1, [sp]
   133f8:	movw	r0, #24636	; 0x603c
   133fc:	str	r2, [sp, #4]
   13400:	mov	r1, #1
   13404:	movt	r0, #3
   13408:	movw	r3, #5916	; 0x171c
   1340c:	movw	r2, #5105	; 0x13f1
   13410:	movt	r3, #2
   13414:	bl	11248 <__sprintf_chk@plt>
   13418:	movw	r0, #24636	; 0x603c
   1341c:	ldr	r1, [r9, #76]	; 0x4c
   13420:	movt	r0, #3
   13424:	bl	12554 <ftello64@plt+0x1210>
   13428:	ldrh	r2, [sl, #46]	; 0x2e
   1342c:	ldrh	r3, [r9, #4]
   13430:	cmp	r2, r3
   13434:	beq	13448 <ftello64@plt+0x2104>
   13438:	movw	r0, #5968	; 0x1750
   1343c:	ldr	r1, [r9, #76]	; 0x4c
   13440:	movt	r0, #2
   13444:	bl	12554 <ftello64@plt+0x1210>
   13448:	ldr	r2, [sl, #12]
   1344c:	ldr	r3, [r9, #12]
   13450:	cmp	r2, r3
   13454:	beq	13468 <ftello64@plt+0x2124>
   13458:	movw	r0, #6008	; 0x1778
   1345c:	ldr	r1, [r9, #76]	; 0x4c
   13460:	movt	r0, #2
   13464:	bl	12554 <ftello64@plt+0x1210>
   13468:	ldrd	r4, [r9, #24]
   1346c:	ldrd	r2, [r9, #16]
   13470:	strd	r4, [sl, #24]
   13474:	strd	r2, [sl, #16]
   13478:	str	sl, [r7]
   1347c:	b	130e0 <ftello64@plt+0x1d9c>
   13480:	bl	11104 <__stack_chk_fail@plt>
   13484:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13488:	movw	r4, #29788	; 0x745c
   1348c:	movt	r4, #3
   13490:	movw	fp, #17336	; 0x43b8
   13494:	movt	fp, #3
   13498:	sub	sp, sp, #252	; 0xfc
   1349c:	ldr	r0, [r4]
   134a0:	movw	r5, #24624	; 0x6030
   134a4:	ldr	r3, [fp]
   134a8:	movt	r5, #3
   134ac:	str	r4, [sp, #28]
   134b0:	movw	r7, #23652	; 0x5c64
   134b4:	movw	r8, #29784	; 0x7458
   134b8:	movt	r7, #3
   134bc:	movt	r8, #3
   134c0:	movw	r9, #29768	; 0x7448
   134c4:	movw	r4, #23648	; 0x5c60
   134c8:	movt	r9, #3
   134cc:	movt	r4, #3
   134d0:	cmp	r0, #0
   134d4:	mov	r1, #0
   134d8:	str	r3, [sp, #244]	; 0xf4
   134dc:	mov	r2, #0
   134e0:	mov	r3, #0
   134e4:	str	r5, [sp, #24]
   134e8:	str	r7, [sp, #32]
   134ec:	str	r8, [sp, #20]
   134f0:	strd	r2, [r5]
   134f4:	str	r1, [r7]
   134f8:	str	r1, [r8]
   134fc:	strh	r1, [r9]
   13500:	str	r1, [r4]
   13504:	beq	13528 <ftello64@plt+0x21e4>
   13508:	ldrb	r3, [r0]
   1350c:	cmp	r3, r1
   13510:	beq	13528 <ftello64@plt+0x21e4>
   13514:	cmp	r3, #45	; 0x2d
   13518:	bne	135a8 <ftello64@plt+0x2264>
   1351c:	ldrb	r3, [r0, #1]
   13520:	cmp	r3, r1
   13524:	bne	135a8 <ftello64@plt+0x2264>
   13528:	movw	r3, #23908	; 0x5d64
   1352c:	movt	r3, #3
   13530:	ldr	r0, [r3]
   13534:	cmp	r0, #0
   13538:	bne	1358c <ftello64@plt+0x2248>
   1353c:	movw	r3, #24088	; 0x5e18
   13540:	movt	r3, #3
   13544:	ldr	r4, [r3]
   13548:	cmp	r4, #2
   1354c:	beq	13590 <ftello64@plt+0x224c>
   13550:	movw	r2, #23820	; 0x5d0c
   13554:	movw	r3, #23812	; 0x5d04
   13558:	movt	r2, #3
   1355c:	movt	r3, #3
   13560:	ldr	r0, [r2]
   13564:	ldr	r1, [r3]
   13568:	bl	11080 <strcmp@plt>
   1356c:	cmp	r0, #0
   13570:	beq	13590 <ftello64@plt+0x224c>
   13574:	cmp	r4, #1
   13578:	beq	13b28 <ftello64@plt+0x27e4>
   1357c:	ldr	r9, [sp, #28]
   13580:	mov	r0, #18
   13584:	ldr	r1, [r9]
   13588:	bl	123cc <ftello64@plt+0x1088>
   1358c:	mov	r0, #0
   13590:	ldr	r2, [sp, #244]	; 0xf4
   13594:	ldr	r3, [fp]
   13598:	cmp	r2, r3
   1359c:	bne	13c28 <ftello64@plt+0x28e4>
   135a0:	add	sp, sp, #252	; 0xfc
   135a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   135a8:	movw	r1, #192	; 0xc0
   135ac:	movt	r1, #2
   135b0:	bl	112d8 <fopen64@plt>
   135b4:	cmp	r0, #0
   135b8:	beq	13528 <ftello64@plt+0x21e4>
   135bc:	mov	r3, #1
   135c0:	movw	ip, #23820	; 0x5d0c
   135c4:	str	r3, [r4]
   135c8:	movt	ip, #3
   135cc:	str	ip, [sp, #36]	; 0x24
   135d0:	bl	11278 <fclose@plt>
   135d4:	ldr	r4, [sp, #36]	; 0x24
   135d8:	movw	r1, #192	; 0xc0
   135dc:	movt	r1, #2
   135e0:	movw	sl, #23824	; 0x5d10
   135e4:	movt	sl, #3
   135e8:	ldr	r0, [r4]
   135ec:	bl	112d8 <fopen64@plt>
   135f0:	cmp	r0, #0
   135f4:	str	r0, [sl]
   135f8:	beq	1383c <ftello64@plt+0x24f8>
   135fc:	mov	r1, #2
   13600:	mov	r2, #0
   13604:	mvn	r3, #0
   13608:	movt	r2, #65534	; 0xfffe
   1360c:	str	r1, [sp]
   13610:	bl	11284 <fseeko64@plt>
   13614:	cmp	r0, #0
   13618:	beq	137a8 <ftello64@plt+0x2464>
   1361c:	mov	r5, #0
   13620:	ldr	r0, [sl]
   13624:	mov	r2, #0
   13628:	mov	r3, #0
   1362c:	str	r5, [sp]
   13630:	movw	r6, #23824	; 0x5d10
   13634:	bl	11284 <fseeko64@plt>
   13638:	movt	r6, #3
   1363c:	cmp	r0, r5
   13640:	bne	13860 <ftello64@plt+0x251c>
   13644:	ldr	r4, [sl]
   13648:	movw	r5, #17368	; 0x43d8
   1364c:	movt	r5, #3
   13650:	mov	r0, r4
   13654:	bl	1120c <feof@plt>
   13658:	cmp	r0, #0
   1365c:	bne	137d0 <ftello64@plt+0x248c>
   13660:	mov	r0, r4
   13664:	bl	12684 <ftello64@plt+0x1340>
   13668:	cmp	r0, #0
   1366c:	beq	137d0 <ftello64@plt+0x248c>
   13670:	ldrb	r3, [r5]
   13674:	movw	r6, #17368	; 0x43d8
   13678:	movt	r6, #3
   1367c:	cmp	r3, #80	; 0x50
   13680:	bne	13650 <ftello64@plt+0x230c>
   13684:	ldrb	r3, [r6, #1]
   13688:	cmp	r3, #75	; 0x4b
   1368c:	bne	13650 <ftello64@plt+0x230c>
   13690:	ldrb	r3, [r6, #2]
   13694:	cmp	r3, #5
   13698:	bne	13650 <ftello64@plt+0x230c>
   1369c:	ldrb	r3, [r6, #3]
   136a0:	cmp	r3, #6
   136a4:	bne	13650 <ftello64@plt+0x230c>
   136a8:	ldr	r0, [sl]
   136ac:	mov	r7, r6
   136b0:	bl	11344 <ftello64@plt>
   136b4:	mov	r4, r0
   136b8:	mov	r5, r1
   136bc:	b	13710 <ftello64@plt+0x23cc>
   136c0:	mov	r0, r8
   136c4:	bl	12684 <ftello64@plt+0x1340>
   136c8:	cmp	r0, #0
   136cc:	beq	13724 <ftello64@plt+0x23e0>
   136d0:	ldrb	r3, [r6]
   136d4:	cmp	r3, #80	; 0x50
   136d8:	bne	13714 <ftello64@plt+0x23d0>
   136dc:	ldrb	r3, [r7, #1]
   136e0:	cmp	r3, #75	; 0x4b
   136e4:	bne	13714 <ftello64@plt+0x23d0>
   136e8:	ldrb	r3, [r7, #2]
   136ec:	cmp	r3, #5
   136f0:	bne	13714 <ftello64@plt+0x23d0>
   136f4:	ldrb	r3, [r7, #3]
   136f8:	cmp	r3, #6
   136fc:	bne	13714 <ftello64@plt+0x23d0>
   13700:	ldr	r0, [sl]
   13704:	bl	11344 <ftello64@plt>
   13708:	mov	r4, r0
   1370c:	mov	r5, r1
   13710:	ldr	r8, [sl]
   13714:	mov	r0, r8
   13718:	bl	1120c <feof@plt>
   1371c:	cmp	r0, #0
   13720:	beq	136c0 <ftello64@plt+0x237c>
   13724:	ldr	r0, [sl]
   13728:	mov	r8, #0
   1372c:	mov	r2, r4
   13730:	mov	r3, r5
   13734:	str	r8, [sp]
   13738:	movw	r7, #23824	; 0x5d10
   1373c:	bl	11284 <fseeko64@plt>
   13740:	movt	r7, #3
   13744:	subs	ip, r0, #0
   13748:	beq	13894 <ftello64@plt+0x2550>
   1374c:	ldr	r0, [r7]
   13750:	mov	r4, #11
   13754:	bl	11278 <fclose@plt>
   13758:	ldr	r9, [sp, #36]	; 0x24
   1375c:	movw	r0, #6196	; 0x1834
   13760:	movt	r0, #2
   13764:	str	r8, [r7]
   13768:	ldr	r1, [r9]
   1376c:	bl	12554 <ftello64@plt+0x1210>
   13770:	movw	r3, #24088	; 0x5e18
   13774:	movt	r3, #3
   13778:	ldr	r3, [r3]
   1377c:	cmp	r3, #2
   13780:	beq	137c8 <ftello64@plt+0x2484>
   13784:	ldr	r7, [sp, #20]
   13788:	ldr	r5, [r7]
   1378c:	cmp	r5, #0
   13790:	beq	137c8 <ftello64@plt+0x2484>
   13794:	lsl	r6, r5, #2
   13798:	cmp	r5, r6, lsr #2
   1379c:	beq	13a68 <ftello64@plt+0x2724>
   137a0:	mov	r0, #4
   137a4:	b	13590 <ftello64@plt+0x224c>
   137a8:	ldr	r0, [sl]
   137ac:	bl	11344 <ftello64@plt>
   137b0:	mvn	r2, #0
   137b4:	mvn	r3, #0
   137b8:	cmp	r1, r3
   137bc:	cmpeq	r0, r2
   137c0:	bne	13644 <ftello64@plt+0x2300>
   137c4:	b	1361c <ftello64@plt+0x22d8>
   137c8:	mov	r0, r4
   137cc:	b	13590 <ftello64@plt+0x224c>
   137d0:	movw	r5, #24088	; 0x5e18
   137d4:	movt	r5, #3
   137d8:	ldr	r0, [sl]
   137dc:	bl	11278 <fclose@plt>
   137e0:	ldr	r3, [r5]
   137e4:	mov	r2, #0
   137e8:	str	r2, [sl]
   137ec:	cmp	r3, #1
   137f0:	beq	13a0c <ftello64@plt+0x26c8>
   137f4:	movw	r0, #6396	; 0x18fc
   137f8:	movw	r1, #8308	; 0x2074
   137fc:	movt	r0, #2
   13800:	movt	r1, #2
   13804:	bl	12554 <ftello64@plt+0x1210>
   13808:	movw	r0, #6452	; 0x1934
   1380c:	movw	r1, #8308	; 0x2074
   13810:	movt	r0, #2
   13814:	movt	r1, #2
   13818:	mov	r4, #3
   1381c:	bl	12554 <ftello64@plt+0x1210>
   13820:	movw	r0, #6508	; 0x196c
   13824:	movw	r1, #8308	; 0x2074
   13828:	movt	r0, #2
   1382c:	movt	r1, #2
   13830:	bl	12554 <ftello64@plt+0x1210>
   13834:	ldr	r3, [r5]
   13838:	b	1377c <ftello64@plt+0x2438>
   1383c:	ldr	r1, [r4]
   13840:	movw	r0, #6164	; 0x1814
   13844:	movt	r0, #2
   13848:	mov	r4, #18
   1384c:	bl	12554 <ftello64@plt+0x1210>
   13850:	movw	r3, #24088	; 0x5e18
   13854:	movt	r3, #3
   13858:	ldr	r3, [r3]
   1385c:	b	1377c <ftello64@plt+0x2438>
   13860:	ldr	r0, [r6]
   13864:	mov	r4, #11
   13868:	bl	11278 <fclose@plt>
   1386c:	ldr	r7, [sp, #36]	; 0x24
   13870:	movw	r0, #6196	; 0x1834
   13874:	movt	r0, #2
   13878:	str	r5, [r6]
   1387c:	ldr	r1, [r7]
   13880:	bl	12554 <ftello64@plt+0x1210>
   13884:	movw	r3, #24088	; 0x5e18
   13888:	movt	r3, #3
   1388c:	ldr	r3, [r3]
   13890:	b	1377c <ftello64@plt+0x2438>
   13894:	ldr	r3, [r7]
   13898:	mov	r1, #1
   1389c:	mov	r2, #18
   138a0:	add	r0, sp, #192	; 0xc0
   138a4:	str	ip, [sp, #12]
   138a8:	bl	11188 <fread@plt>
   138ac:	ldrb	r2, [sp, #193]	; 0xc1
   138b0:	movw	r8, #23804	; 0x5cfc
   138b4:	ldrb	r3, [sp, #192]	; 0xc0
   138b8:	movt	r8, #3
   138bc:	str	r8, [sp, #80]	; 0x50
   138c0:	movw	r8, #23800	; 0x5cf8
   138c4:	movt	r8, #3
   138c8:	orr	r3, r3, r2, lsl #8
   138cc:	str	r8, [sp, #68]	; 0x44
   138d0:	add	r2, r3, #1
   138d4:	str	r3, [r8]
   138d8:	ldrb	r8, [sp, #194]	; 0xc2
   138dc:	ldrb	r0, [sp, #209]	; 0xd1
   138e0:	ldrb	r1, [sp, #208]	; 0xd0
   138e4:	str	r8, [sp, #88]	; 0x58
   138e8:	ldrb	r8, [sp, #195]	; 0xc3
   138ec:	orr	r1, r1, r0, lsl #8
   138f0:	strh	r1, [r9]
   138f4:	cmp	r1, #0
   138f8:	ldr	r9, [sp, #80]	; 0x50
   138fc:	str	r8, [sp, #92]	; 0x5c
   13900:	ldrb	r8, [sp, #204]	; 0xcc
   13904:	str	r2, [r9]
   13908:	movw	r9, #29768	; 0x7448
   1390c:	movt	r9, #3
   13910:	str	r8, [sp, #40]	; 0x28
   13914:	ldrb	r8, [sp, #205]	; 0xcd
   13918:	str	r8, [sp, #56]	; 0x38
   1391c:	ldrb	r8, [sp, #206]	; 0xce
   13920:	str	r8, [sp, #48]	; 0x30
   13924:	ldrb	r8, [sp, #207]	; 0xcf
   13928:	str	r8, [sp, #96]	; 0x60
   1392c:	ldrb	r8, [sp, #198]	; 0xc6
   13930:	str	r8, [sp, #64]	; 0x40
   13934:	ldrb	r8, [sp, #199]	; 0xc7
   13938:	str	r8, [sp, #72]	; 0x48
   1393c:	ldrb	r8, [sp, #200]	; 0xc8
   13940:	str	r8, [sp, #100]	; 0x64
   13944:	ldrb	r8, [sp, #201]	; 0xc9
   13948:	str	r8, [sp, #136]	; 0x88
   1394c:	ldrb	r8, [sp, #202]	; 0xca
   13950:	str	r8, [sp, #104]	; 0x68
   13954:	ldrb	r8, [sp, #203]	; 0xcb
   13958:	str	r8, [sp, #140]	; 0x8c
   1395c:	bne	13b40 <ftello64@plt+0x27fc>
   13960:	ldr	ip, [sp, #72]	; 0x48
   13964:	ldr	r9, [sp, #64]	; 0x40
   13968:	orr	r3, r9, ip, lsl #8
   1396c:	mov	r9, #0
   13970:	uxth	r8, r3
   13974:	strd	r8, [sp, #72]	; 0x48
   13978:	orrs	r9, r8, r9
   1397c:	beq	13be0 <ftello64@plt+0x289c>
   13980:	ldr	ip, [sp, #80]	; 0x50
   13984:	ldr	r7, [ip]
   13988:	cmp	r7, #1
   1398c:	beq	146e4 <ftello64@plt+0x33a0>
   13990:	ldr	r8, [sp, #36]	; 0x24
   13994:	ldr	r0, [r8]
   13998:	bl	11218 <strlen@plt>
   1399c:	movw	r3, #24080	; 0x5e10
   139a0:	movt	r3, #3
   139a4:	ldr	r3, [r3]
   139a8:	cmp	r3, #0
   139ac:	bne	13bb8 <ftello64@plt+0x2874>
   139b0:	ldr	r9, [sp, #28]
   139b4:	cmp	r0, #3
   139b8:	ldr	r2, [r9]
   139bc:	ble	139d4 <ftello64@plt+0x2690>
   139c0:	sub	r3, r0, #4
   139c4:	add	r8, r2, r3
   139c8:	ldrb	r3, [r2, r3]
   139cc:	cmp	r3, #46	; 0x2e
   139d0:	beq	13c2c <ftello64@plt+0x28e8>
   139d4:	movw	r0, #6608	; 0x19d0
   139d8:	movw	r1, #8308	; 0x2074
   139dc:	movt	r0, #2
   139e0:	movt	r1, #2
   139e4:	bl	12554 <ftello64@plt+0x1210>
   139e8:	ldr	r0, [sl]
   139ec:	bl	11278 <fclose@plt>
   139f0:	movw	r3, #24088	; 0x5e18
   139f4:	movt	r3, #3
   139f8:	mov	r2, #0
   139fc:	mov	r4, #16
   13a00:	str	r2, [sl]
   13a04:	ldr	r3, [r3]
   13a08:	b	1377c <ftello64@plt+0x2438>
   13a0c:	movw	r0, #6228	; 0x1854
   13a10:	movw	r1, #8308	; 0x2074
   13a14:	movt	r0, #2
   13a18:	movt	r1, #2
   13a1c:	bl	12554 <ftello64@plt+0x1210>
   13a20:	movw	r0, #6264	; 0x1878
   13a24:	movw	r1, #8308	; 0x2074
   13a28:	movt	r0, #2
   13a2c:	movt	r1, #2
   13a30:	mov	r4, #3
   13a34:	bl	12554 <ftello64@plt+0x1210>
   13a38:	movw	r0, #6316	; 0x18ac
   13a3c:	movw	r1, #8308	; 0x2074
   13a40:	movt	r0, #2
   13a44:	movt	r1, #2
   13a48:	bl	12554 <ftello64@plt+0x1210>
   13a4c:	movw	r0, #6364	; 0x18dc
   13a50:	movw	r1, #8308	; 0x2074
   13a54:	movt	r0, #2
   13a58:	movt	r1, #2
   13a5c:	bl	12554 <ftello64@plt+0x1210>
   13a60:	ldr	r3, [r5]
   13a64:	b	1377c <ftello64@plt+0x2438>
   13a68:	mov	r0, r6
   13a6c:	bl	111ac <malloc@plt>
   13a70:	movw	r3, #29748	; 0x7434
   13a74:	movt	r3, #3
   13a78:	cmp	r0, #0
   13a7c:	str	r0, [r3]
   13a80:	beq	137a0 <ftello64@plt+0x245c>
   13a84:	ldr	r8, [sp, #32]
   13a88:	ldr	r3, [r8]
   13a8c:	cmp	r3, #0
   13a90:	movne	r2, r0
   13a94:	beq	13aa8 <ftello64@plt+0x2764>
   13a98:	str	r3, [r2], #4
   13a9c:	ldr	r3, [r3, #116]	; 0x74
   13aa0:	cmp	r3, #0
   13aa4:	bne	13a98 <ftello64@plt+0x2754>
   13aa8:	movw	r3, #9840	; 0x2670
   13aac:	mov	r1, r5
   13ab0:	movt	r3, #1
   13ab4:	mov	r2, #4
   13ab8:	bl	112e4 <qsort@plt>
   13abc:	ldr	r9, [sp, #20]
   13ac0:	ldr	r3, [r9]
   13ac4:	cmp	r5, r3
   13ac8:	bne	137a0 <ftello64@plt+0x245c>
   13acc:	mov	r0, r6
   13ad0:	bl	111ac <malloc@plt>
   13ad4:	movw	r3, #29752	; 0x7438
   13ad8:	movt	r3, #3
   13adc:	cmp	r0, #0
   13ae0:	str	r0, [r3]
   13ae4:	beq	137a0 <ftello64@plt+0x245c>
   13ae8:	ldr	ip, [sp, #32]
   13aec:	ldr	r3, [ip]
   13af0:	cmp	r3, #0
   13af4:	movne	r2, r0
   13af8:	beq	13b0c <ftello64@plt+0x27c8>
   13afc:	str	r3, [r2], #4
   13b00:	ldr	r3, [r3, #116]	; 0x74
   13b04:	cmp	r3, #0
   13b08:	bne	13afc <ftello64@plt+0x27b8>
   13b0c:	mov	r1, r5
   13b10:	movw	r3, #9796	; 0x2644
   13b14:	mov	r2, #4
   13b18:	movt	r3, #1
   13b1c:	bl	112e4 <qsort@plt>
   13b20:	mov	r0, r4
   13b24:	b	13590 <ftello64@plt+0x224c>
   13b28:	movw	r0, #6068	; 0x17b4
   13b2c:	movw	r1, #6096	; 0x17d0
   13b30:	movt	r0, #2
   13b34:	movt	r1, #2
   13b38:	bl	12554 <ftello64@plt+0x1210>
   13b3c:	b	1357c <ftello64@plt+0x2238>
   13b40:	add	r0, r1, #1
   13b44:	str	r1, [sp, #16]
   13b48:	bl	111ac <malloc@plt>
   13b4c:	movw	r8, #23644	; 0x5c5c
   13b50:	movt	r8, #3
   13b54:	ldr	r1, [sp, #16]
   13b58:	ldr	ip, [sp, #12]
   13b5c:	cmp	r0, #0
   13b60:	str	r0, [r8]
   13b64:	beq	13c14 <ftello64@plt+0x28d0>
   13b68:	ldr	r3, [r7]
   13b6c:	mov	r2, #1
   13b70:	str	ip, [sp, #12]
   13b74:	bl	11188 <fread@plt>
   13b78:	ldr	ip, [sp, #12]
   13b7c:	cmp	r0, #1
   13b80:	beq	13c04 <ftello64@plt+0x28c0>
   13b84:	ldr	r0, [r8]
   13b88:	bl	110b0 <free@plt>
   13b8c:	ldr	ip, [sp, #12]
   13b90:	ldr	r0, [r7]
   13b94:	str	ip, [r8]
   13b98:	bl	110c8 <ferror@plt>
   13b9c:	movw	r3, #24088	; 0x5e18
   13ba0:	movt	r3, #3
   13ba4:	ldr	r3, [r3]
   13ba8:	cmp	r0, #0
   13bac:	movne	r4, #11
   13bb0:	moveq	r4, #2
   13bb4:	b	1377c <ftello64@plt+0x2438>
   13bb8:	movw	r0, #6564	; 0x19a4
   13bbc:	movw	r1, #8308	; 0x2074
   13bc0:	movt	r0, #2
   13bc4:	movt	r1, #2
   13bc8:	bl	12554 <ftello64@plt+0x1210>
   13bcc:	movw	r3, #24088	; 0x5e18
   13bd0:	movt	r3, #3
   13bd4:	mov	r4, #3
   13bd8:	ldr	r3, [r3]
   13bdc:	b	1377c <ftello64@plt+0x2438>
   13be0:	ldr	r0, [sl]
   13be4:	bl	11278 <fclose@plt>
   13be8:	movw	r3, #24088	; 0x5e18
   13bec:	movt	r3, #3
   13bf0:	mov	r2, #0
   13bf4:	mov	r4, r2
   13bf8:	str	r2, [sl]
   13bfc:	ldr	r3, [r3]
   13c00:	b	1377c <ftello64@plt+0x2438>
   13c04:	ldrh	r3, [r9]
   13c08:	ldr	r2, [r8]
   13c0c:	strb	ip, [r2, r3]
   13c10:	b	13960 <ftello64@plt+0x261c>
   13c14:	movw	r3, #24088	; 0x5e18
   13c18:	movt	r3, #3
   13c1c:	mov	r4, #4
   13c20:	ldr	r3, [r3]
   13c24:	b	1377c <ftello64@plt+0x2438>
   13c28:	bl	11104 <__stack_chk_fail@plt>
   13c2c:	bl	111d0 <__ctype_toupper_loc@plt>
   13c30:	ldrb	r2, [r8, #1]
   13c34:	ldr	r3, [r0]
   13c38:	ldr	r2, [r3, r2, lsl #2]
   13c3c:	cmp	r2, #90	; 0x5a
   13c40:	bne	139d4 <ftello64@plt+0x2690>
   13c44:	ldrb	r2, [r8, #2]
   13c48:	ldr	r2, [r3, r2, lsl #2]
   13c4c:	cmp	r2, #73	; 0x49
   13c50:	bne	139d4 <ftello64@plt+0x2690>
   13c54:	ldrb	r2, [r8, #3]
   13c58:	ldr	r3, [r3, r2, lsl #2]
   13c5c:	cmp	r3, #80	; 0x50
   13c60:	bne	139d4 <ftello64@plt+0x2690>
   13c64:	movw	r3, #23892	; 0x5d54
   13c68:	movt	r3, #3
   13c6c:	ldr	r3, [r3]
   13c70:	cmp	r3, #0
   13c74:	bne	13c98 <ftello64@plt+0x2954>
   13c78:	ldr	ip, [sp, #36]	; 0x24
   13c7c:	movw	r3, #23812	; 0x5d04
   13c80:	movt	r3, #3
   13c84:	ldr	r0, [ip]
   13c88:	ldr	r1, [r3]
   13c8c:	bl	11080 <strcmp@plt>
   13c90:	subs	r8, r0, #0
   13c94:	beq	146fc <ftello64@plt+0x33b8>
   13c98:	ldr	ip, [sp, #96]	; 0x60
   13c9c:	movw	r8, #24088	; 0x5e18
   13ca0:	ldr	r9, [sp, #48]	; 0x30
   13ca4:	movt	r8, #3
   13ca8:	str	r8, [sp, #64]	; 0x40
   13cac:	orr	r1, r9, ip, lsl #8
   13cb0:	ldr	ip, [sp, #64]	; 0x40
   13cb4:	ldr	r9, [sp, #56]	; 0x38
   13cb8:	ldr	r8, [sp, #40]	; 0x28
   13cbc:	ldr	r2, [ip]
   13cc0:	orr	r3, r8, r9, lsl #8
   13cc4:	mov	r9, #0
   13cc8:	orr	r3, r3, r1, lsl #16
   13ccc:	cmp	r2, #1
   13cd0:	mov	r8, r3
   13cd4:	strd	r8, [sp, #48]	; 0x30
   13cd8:	beq	13e48 <ftello64@plt+0x2b04>
   13cdc:	movw	r3, #24080	; 0x5e10
   13ce0:	movt	r3, #3
   13ce4:	ldr	r3, [r3]
   13ce8:	cmp	r3, #0
   13cec:	beq	13dc0 <ftello64@plt+0x2a7c>
   13cf0:	ldr	r8, [sp, #140]	; 0x8c
   13cf4:	mvn	r0, #0
   13cf8:	ldr	ip, [sp, #136]	; 0x88
   13cfc:	mov	r1, #0
   13d00:	ldr	r7, [sp, #104]	; 0x68
   13d04:	ldr	r9, [sp, #100]	; 0x64
   13d08:	orr	r2, r7, r8, lsl #8
   13d0c:	orr	r3, r9, ip, lsl #8
   13d10:	ldrd	r8, [sp, #48]	; 0x30
   13d14:	orr	r2, r3, r2, lsl #16
   13d18:	mov	r3, #0
   13d1c:	cmp	r3, r1
   13d20:	cmpeq	r2, r0
   13d24:	moveq	ip, #0
   13d28:	movne	ip, #1
   13d2c:	cmp	r9, r1
   13d30:	cmpeq	r8, r0
   13d34:	ldr	r0, [sl]
   13d38:	moveq	r9, #0
   13d3c:	andne	r9, ip, #1
   13d40:	cmp	r9, #0
   13d44:	beq	14820 <ftello64@plt+0x34dc>
   13d48:	subs	r2, r4, r2
   13d4c:	sbc	r3, r5, r3
   13d50:	mov	r7, #0
   13d54:	subs	r2, r2, #80	; 0x50
   13d58:	str	r7, [sp]
   13d5c:	sbc	r3, r3, #0
   13d60:	movw	r8, #23824	; 0x5d10
   13d64:	bl	11284 <fseeko64@plt>
   13d68:	movt	r8, #3
   13d6c:	cmp	r0, r7
   13d70:	beq	14730 <ftello64@plt+0x33ec>
   13d74:	ldr	r0, [r8]
   13d78:	movw	r5, #24088	; 0x5e18
   13d7c:	bl	11278 <fclose@plt>
   13d80:	ldr	r9, [sp, #64]	; 0x40
   13d84:	str	r7, [r8]
   13d88:	movt	r5, #3
   13d8c:	ldr	r3, [r9]
   13d90:	cmp	r3, #1
   13d94:	beq	13e74 <ftello64@plt+0x2b30>
   13d98:	bl	11230 <__errno_location@plt>
   13d9c:	mov	r4, #3
   13da0:	ldr	r0, [r0]
   13da4:	bl	111c4 <strerror@plt>
   13da8:	mov	r1, r0
   13dac:	movw	r0, #5852	; 0x16dc
   13db0:	movt	r0, #2
   13db4:	bl	12554 <ftello64@plt+0x1210>
   13db8:	ldr	r3, [r5]
   13dbc:	b	1377c <ftello64@plt+0x2438>
   13dc0:	subs	r8, r4, #24
   13dc4:	mov	r4, #0
   13dc8:	sbc	r9, r5, #0
   13dcc:	mov	r5, #0
   13dd0:	strd	r8, [sp, #40]	; 0x28
   13dd4:	strd	r4, [sp, #56]	; 0x38
   13dd8:	ldr	r0, [sl]
   13ddc:	mov	r4, #0
   13de0:	ldrd	r2, [sp, #40]	; 0x28
   13de4:	movw	r5, #23824	; 0x5d10
   13de8:	str	r4, [sp]
   13dec:	movt	r5, #3
   13df0:	bl	11284 <fseeko64@plt>
   13df4:	subs	r7, r0, #0
   13df8:	beq	13f1c <ftello64@plt+0x2bd8>
   13dfc:	ldr	r0, [r5]
   13e00:	movw	r6, #24088	; 0x5e18
   13e04:	bl	11278 <fclose@plt>
   13e08:	ldr	r7, [sp, #64]	; 0x40
   13e0c:	str	r4, [r5]
   13e10:	movt	r6, #3
   13e14:	ldr	r3, [r7]
   13e18:	cmp	r3, #1
   13e1c:	beq	13ee0 <ftello64@plt+0x2b9c>
   13e20:	bl	11230 <__errno_location@plt>
   13e24:	mov	r4, #3
   13e28:	ldr	r0, [r0]
   13e2c:	bl	111c4 <strerror@plt>
   13e30:	mov	r1, r0
   13e34:	movw	r0, #5852	; 0x16dc
   13e38:	movt	r0, #2
   13e3c:	bl	12554 <ftello64@plt+0x1210>
   13e40:	ldr	r3, [r6]
   13e44:	b	1377c <ftello64@plt+0x2438>
   13e48:	ldr	r9, [sp, #36]	; 0x24
   13e4c:	movw	r3, #23812	; 0x5d04
   13e50:	movt	r3, #3
   13e54:	ldr	r0, [r9]
   13e58:	ldr	r1, [r3]
   13e5c:	bl	11080 <strcmp@plt>
   13e60:	subs	r8, r0, #0
   13e64:	beq	13eb0 <ftello64@plt+0x2b6c>
   13e68:	cmp	r7, #1
   13e6c:	bne	13cdc <ftello64@plt+0x2998>
   13e70:	b	13cf0 <ftello64@plt+0x29ac>
   13e74:	bl	11230 <__errno_location@plt>
   13e78:	mov	r4, #3
   13e7c:	ldr	r0, [r0]
   13e80:	bl	111c4 <strerror@plt>
   13e84:	mov	r1, r0
   13e88:	movw	r0, #6744	; 0x1a58
   13e8c:	movt	r0, #2
   13e90:	bl	12554 <ftello64@plt+0x1210>
   13e94:	movw	r0, #6384	; 0x18f0
   13e98:	movw	r1, #8308	; 0x2074
   13e9c:	movt	r0, #2
   13ea0:	movt	r1, #2
   13ea4:	bl	12554 <ftello64@plt+0x1210>
   13ea8:	ldr	r3, [r5]
   13eac:	b	1377c <ftello64@plt+0x2438>
   13eb0:	ldr	r0, [sl]
   13eb4:	mov	r4, #16
   13eb8:	bl	11278 <fclose@plt>
   13ebc:	movw	r0, #6704	; 0x1a30
   13ec0:	movw	r1, #8308	; 0x2074
   13ec4:	movt	r0, #2
   13ec8:	movt	r1, #2
   13ecc:	str	r8, [sl]
   13ed0:	bl	12554 <ftello64@plt+0x1210>
   13ed4:	ldr	ip, [sp, #64]	; 0x40
   13ed8:	ldr	r3, [ip]
   13edc:	b	1377c <ftello64@plt+0x2438>
   13ee0:	bl	11230 <__errno_location@plt>
   13ee4:	mov	r4, #3
   13ee8:	ldr	r0, [r0]
   13eec:	bl	111c4 <strerror@plt>
   13ef0:	mov	r1, r0
   13ef4:	movw	r0, #7140	; 0x1be4
   13ef8:	movt	r0, #2
   13efc:	bl	12554 <ftello64@plt+0x1210>
   13f00:	movw	r0, #6384	; 0x18f0
   13f04:	movw	r1, #8308	; 0x2074
   13f08:	movt	r0, #2
   13f0c:	movt	r1, #2
   13f10:	bl	12554 <ftello64@plt+0x1210>
   13f14:	ldr	r3, [r6]
   13f18:	b	1377c <ftello64@plt+0x2438>
   13f1c:	ldr	r3, [r5]
   13f20:	mov	r1, #1
   13f24:	mov	r2, #4
   13f28:	add	r0, sp, #152	; 0x98
   13f2c:	mov	ip, #80	; 0x50
   13f30:	strb	ip, [sp, #148]	; 0x94
   13f34:	mov	ip, #75	; 0x4b
   13f38:	strb	ip, [sp, #149]	; 0x95
   13f3c:	mov	ip, #6
   13f40:	strb	ip, [sp, #150]	; 0x96
   13f44:	mov	ip, #7
   13f48:	strb	ip, [sp, #151]	; 0x97
   13f4c:	bl	11188 <fread@plt>
   13f50:	cmp	r0, #4
   13f54:	beq	14370 <ftello64@plt+0x302c>
   13f58:	ldr	r7, [sp, #92]	; 0x5c
   13f5c:	ldr	r5, [sp, #88]	; 0x58
   13f60:	orr	r4, r5, r7, lsl #8
   13f64:	ldr	r5, [sp, #68]	; 0x44
   13f68:	mov	r2, #0
   13f6c:	ldrd	r0, [sp, #48]	; 0x30
   13f70:	ldrd	r8, [sp, #56]	; 0x38
   13f74:	ldr	r3, [r5]
   13f78:	adds	r8, r8, r0
   13f7c:	ldr	r5, [sp, #24]
   13f80:	adc	r9, r9, r1
   13f84:	movw	r1, #29776	; 0x7450
   13f88:	cmp	r3, r4
   13f8c:	movt	r1, #3
   13f90:	mov	r3, #0
   13f94:	strd	r8, [sp, #104]	; 0x68
   13f98:	strd	r8, [r1]
   13f9c:	strd	r2, [r5]
   13fa0:	beq	13fb4 <ftello64@plt+0x2c70>
   13fa4:	ldr	r0, [sl]
   13fa8:	bl	11278 <fclose@plt>
   13fac:	mov	r3, #0
   13fb0:	str	r3, [sl]
   13fb4:	ldr	r7, [sp, #80]	; 0x50
   13fb8:	ldr	r8, [sp, #68]	; 0x44
   13fbc:	ldr	r3, [r7]
   13fc0:	str	r4, [r8]
   13fc4:	cmp	r4, r3
   13fc8:	bcs	14114 <ftello64@plt+0x2dd0>
   13fcc:	str	r6, [sp, #96]	; 0x60
   13fd0:	mov	r1, r4
   13fd4:	ldr	r6, [sp, #64]	; 0x40
   13fd8:	mov	r7, #1
   13fdc:	mov	r9, #0
   13fe0:	movw	ip, #23820	; 0x5d0c
   13fe4:	str	r9, [sp, #100]	; 0x64
   13fe8:	movt	ip, #3
   13fec:	str	r9, [sp, #88]	; 0x58
   13ff0:	str	ip, [sp, #136]	; 0x88
   13ff4:	str	fp, [sp, #40]	; 0x28
   13ff8:	sub	r3, r3, #1
   13ffc:	cmp	r3, r1
   14000:	beq	1422c <ftello64@plt+0x2ee8>
   14004:	ldr	r4, [sp, #36]	; 0x24
   14008:	ldr	r0, [r4]
   1400c:	bl	1a4b8 <ftello64@plt+0x9174>
   14010:	str	r0, [sp, #48]	; 0x30
   14014:	ldr	r0, [sl]
   14018:	cmp	r0, #0
   1401c:	beq	141b4 <ftello64@plt+0x2e70>
   14020:	ldr	r4, [sp, #88]	; 0x58
   14024:	cmp	r4, #0
   14028:	beq	140dc <ftello64@plt+0x2d98>
   1402c:	movw	r5, #23792	; 0x5cf0
   14030:	movt	r5, #3
   14034:	str	r5, [sp, #92]	; 0x5c
   14038:	bl	12684 <ftello64@plt+0x1340>
   1403c:	cmp	r0, #0
   14040:	beq	14088 <ftello64@plt+0x2d44>
   14044:	ldr	r0, [sl]
   14048:	bl	11344 <ftello64@plt>
   1404c:	ldr	r4, [sp, #96]	; 0x60
   14050:	ldr	r5, [sp, #92]	; 0x5c
   14054:	ldrb	r3, [r4]
   14058:	ldrb	ip, [r4, #1]
   1405c:	cmp	r3, #80	; 0x50
   14060:	ldrb	r2, [r4, #3]
   14064:	ldrb	r3, [r4, #2]
   14068:	strd	r0, [r5]
   1406c:	bne	14508 <ftello64@plt+0x31c4>
   14070:	cmp	ip, #75	; 0x4b
   14074:	bne	14508 <ftello64@plt+0x31c4>
   14078:	cmp	r3, #5
   1407c:	bne	14410 <ftello64@plt+0x30cc>
   14080:	cmp	r2, #6
   14084:	bne	14508 <ftello64@plt+0x31c4>
   14088:	ldr	r0, [sl]
   1408c:	mov	r7, #0
   14090:	bl	11278 <fclose@plt>
   14094:	ldr	r0, [sp, #48]	; 0x30
   14098:	str	r7, [sl]
   1409c:	bl	110b0 <free@plt>
   140a0:	movw	r0, #8304	; 0x2070
   140a4:	movt	r0, #2
   140a8:	bl	12858 <ftello64@plt+0x1514>
   140ac:	cmp	r0, r7
   140b0:	beq	14110 <ftello64@plt+0x2dcc>
   140b4:	ldr	r9, [sp, #68]	; 0x44
   140b8:	ldr	ip, [sp, #80]	; 0x50
   140bc:	ldr	r2, [r9]
   140c0:	ldr	r3, [ip]
   140c4:	add	r2, r2, #1
   140c8:	str	r2, [r9]
   140cc:	cmp	r3, r2
   140d0:	bls	14110 <ftello64@plt+0x2dcc>
   140d4:	mov	r1, r2
   140d8:	b	13ff8 <ftello64@plt+0x2cb4>
   140dc:	cmp	r7, #0
   140e0:	beq	1402c <ftello64@plt+0x2ce8>
   140e4:	ldr	r7, [sp, #88]	; 0x58
   140e8:	ldrd	r2, [sp, #104]	; 0x68
   140ec:	str	r7, [sp]
   140f0:	bl	11284 <fseeko64@plt>
   140f4:	cmp	r0, #0
   140f8:	bne	1433c <ftello64@plt+0x2ff8>
   140fc:	movw	r8, #23652	; 0x5c64
   14100:	ldr	r0, [sl]
   14104:	movt	r8, #3
   14108:	str	r8, [sp, #84]	; 0x54
   1410c:	b	1402c <ftello64@plt+0x2ce8>
   14110:	ldr	fp, [sp, #40]	; 0x28
   14114:	ldr	r9, [sp, #20]
   14118:	mov	r3, #0
   1411c:	movw	r4, #29784	; 0x7458
   14120:	movt	r4, #3
   14124:	ldr	r2, [r9]
   14128:	ldrd	r8, [sp, #72]	; 0x48
   1412c:	cmp	r3, r9
   14130:	cmpeq	r2, r8
   14134:	beq	14260 <ftello64@plt+0x2f1c>
   14138:	mov	r1, r9
   1413c:	mov	r2, #0
   14140:	mov	r0, r8
   14144:	movw	r3, #7844	; 0x1ea4
   14148:	movt	r3, #2
   1414c:	bl	1eadc <ftello64@plt+0xd798>
   14150:	mov	r1, #0
   14154:	mov	r2, r1
   14158:	movw	r3, #7844	; 0x1ea4
   1415c:	movt	r3, #2
   14160:	mov	r5, r0
   14164:	ldr	r0, [r4]
   14168:	bl	1eadc <ftello64@plt+0xd798>
   1416c:	str	r5, [sp]
   14170:	mov	r1, #1
   14174:	movw	r2, #5105	; 0x13f1
   14178:	movw	r3, #8312	; 0x2078
   1417c:	movt	r3, #2
   14180:	mov	r4, #3
   14184:	str	r0, [sp, #4]
   14188:	movw	r0, #24636	; 0x603c
   1418c:	movt	r0, #3
   14190:	bl	11248 <__sprintf_chk@plt>
   14194:	movw	r0, #24636	; 0x603c
   14198:	movw	r1, #8308	; 0x2074
   1419c:	movt	r0, #3
   141a0:	movt	r1, #2
   141a4:	bl	12554 <ftello64@plt+0x1210>
   141a8:	ldr	r5, [sp, #64]	; 0x40
   141ac:	ldr	r3, [r5]
   141b0:	b	1377c <ftello64@plt+0x2438>
   141b4:	ldr	r9, [sp, #48]	; 0x30
   141b8:	movw	r5, #23800	; 0x5cf8
   141bc:	ldr	fp, [sp, #80]	; 0x50
   141c0:	movt	r5, #3
   141c4:	movw	r1, #192	; 0xc0
   141c8:	mov	r0, r9
   141cc:	movt	r1, #2
   141d0:	bl	112d8 <fopen64@plt>
   141d4:	cmp	r0, #0
   141d8:	str	r0, [sl]
   141dc:	bne	14334 <ftello64@plt+0x2ff0>
   141e0:	ldr	r8, [sp, #68]	; 0x44
   141e4:	ldr	r0, [r8]
   141e8:	movw	r8, #23800	; 0x5cf8
   141ec:	bl	1a5e4 <ftello64@plt+0x92a0>
   141f0:	movt	r8, #3
   141f4:	cmp	r0, #9
   141f8:	beq	1430c <ftello64@plt+0x2fc8>
   141fc:	cmp	r0, #3
   14200:	beq	142c8 <ftello64@plt+0x2f84>
   14204:	ldr	r3, [fp]
   14208:	ldr	r1, [r5]
   1420c:	sub	r3, r3, #1
   14210:	cmp	r3, r1
   14214:	beq	14294 <ftello64@plt+0x2f50>
   14218:	ldr	ip, [sp, #28]
   1421c:	ldr	r0, [ip]
   14220:	bl	1a4b8 <ftello64@plt+0x9174>
   14224:	mov	r9, r0
   14228:	b	141c4 <ftello64@plt+0x2e80>
   1422c:	ldr	r5, [sp, #36]	; 0x24
   14230:	ldr	r4, [r5]
   14234:	mov	r0, r4
   14238:	bl	11218 <strlen@plt>
   1423c:	add	r0, r0, #1
   14240:	bl	111ac <malloc@plt>
   14244:	subs	r8, r0, #0
   14248:	str	r8, [sp, #48]	; 0x30
   1424c:	beq	14270 <ftello64@plt+0x2f2c>
   14250:	ldr	ip, [sp, #136]	; 0x88
   14254:	ldr	r1, [ip]
   14258:	bl	11170 <strcpy@plt>
   1425c:	b	14014 <ftello64@plt+0x2cd0>
   14260:	ldr	r4, [sp, #64]	; 0x40
   14264:	ldr	r3, [r4]
   14268:	mov	r4, #0
   1426c:	b	1377c <ftello64@plt+0x2438>
   14270:	mov	r1, r4
   14274:	movw	r0, #6844	; 0x1abc
   14278:	movt	r0, #2
   1427c:	ldr	fp, [sp, #40]	; 0x28
   14280:	bl	12554 <ftello64@plt+0x1210>
   14284:	ldr	r9, [sp, #64]	; 0x40
   14288:	mov	r4, #4
   1428c:	ldr	r3, [r9]
   14290:	b	1377c <ftello64@plt+0x2438>
   14294:	ldr	r8, [sp, #36]	; 0x24
   14298:	ldr	r4, [r8]
   1429c:	mov	r0, r4
   142a0:	bl	11218 <strlen@plt>
   142a4:	add	r8, r0, #1
   142a8:	mov	r0, r8
   142ac:	bl	111ac <malloc@plt>
   142b0:	subs	r9, r0, #0
   142b4:	beq	14270 <ftello64@plt+0x2f2c>
   142b8:	mov	r1, r4
   142bc:	mov	r2, r8
   142c0:	bl	110d4 <memcpy@plt>
   142c4:	b	141c4 <ftello64@plt+0x2e80>
   142c8:	ldr	r2, [r8]
   142cc:	mov	r1, #1
   142d0:	movw	r0, #24636	; 0x603c
   142d4:	movw	r3, #7776	; 0x1e60
   142d8:	movt	r0, #3
   142dc:	movt	r3, #2
   142e0:	str	r2, [sp]
   142e4:	movw	r2, #5105	; 0x13f1
   142e8:	bl	11248 <__sprintf_chk@plt>
   142ec:	movw	r0, #24636	; 0x603c
   142f0:	movw	r1, #8308	; 0x2074
   142f4:	movt	r0, #3
   142f8:	movt	r1, #2
   142fc:	mov	ip, #1
   14300:	str	ip, [sp, #88]	; 0x58
   14304:	bl	12554 <ftello64@plt+0x1210>
   14308:	b	140b4 <ftello64@plt+0x2d70>
   1430c:	mov	r1, r9
   14310:	mov	r4, r0
   14314:	movw	r0, #7752	; 0x1e48
   14318:	movt	r0, #2
   1431c:	str	r9, [sp, #48]	; 0x30
   14320:	ldr	fp, [sp, #40]	; 0x28
   14324:	bl	12554 <ftello64@plt+0x1210>
   14328:	ldr	r9, [sp, #64]	; 0x40
   1432c:	ldr	r3, [r9]
   14330:	b	1377c <ftello64@plt+0x2438>
   14334:	str	r9, [sp, #48]	; 0x30
   14338:	b	14020 <ftello64@plt+0x2cdc>
   1433c:	ldr	r0, [sl]
   14340:	mov	r4, #11
   14344:	ldr	fp, [sp, #40]	; 0x28
   14348:	bl	11278 <fclose@plt>
   1434c:	ldr	r9, [sp, #88]	; 0x58
   14350:	movw	r0, #6196	; 0x1834
   14354:	ldr	r1, [sp, #48]	; 0x30
   14358:	movt	r0, #2
   1435c:	str	r9, [sl]
   14360:	bl	12554 <ftello64@plt+0x1210>
   14364:	ldr	ip, [sp, #64]	; 0x40
   14368:	ldr	r3, [ip]
   1436c:	b	1377c <ftello64@plt+0x2438>
   14370:	ldrb	r2, [sp, #148]	; 0x94
   14374:	ldrb	r3, [sp, #152]	; 0x98
   14378:	cmp	r2, r3
   1437c:	bne	13f58 <ftello64@plt+0x2c14>
   14380:	ldrb	r2, [sp, #149]	; 0x95
   14384:	ldrb	r3, [sp, #153]	; 0x99
   14388:	cmp	r2, r3
   1438c:	bne	13f58 <ftello64@plt+0x2c14>
   14390:	ldrb	r2, [sp, #150]	; 0x96
   14394:	ldrb	r3, [sp, #154]	; 0x9a
   14398:	cmp	r2, r3
   1439c:	bne	13f58 <ftello64@plt+0x2c14>
   143a0:	ldrb	r2, [sp, #151]	; 0x97
   143a4:	ldrb	r3, [sp, #155]	; 0x9b
   143a8:	cmp	r2, r3
   143ac:	bne	13f58 <ftello64@plt+0x2c14>
   143b0:	ldr	r0, [r5]
   143b4:	bl	11344 <ftello64@plt>
   143b8:	mov	r2, #1
   143bc:	ldr	r3, [r5]
   143c0:	strd	r0, [sp, #40]	; 0x28
   143c4:	add	r0, sp, #192	; 0xc0
   143c8:	mov	r1, #16
   143cc:	bl	11188 <fread@plt>
   143d0:	cmp	r0, #1
   143d4:	beq	145b8 <ftello64@plt+0x3274>
   143d8:	ldr	r0, [r5]
   143dc:	mov	r4, #11
   143e0:	bl	11278 <fclose@plt>
   143e4:	str	r7, [r5]
   143e8:	bl	11230 <__errno_location@plt>
   143ec:	ldr	r0, [r0]
   143f0:	bl	111c4 <strerror@plt>
   143f4:	mov	r1, r0
   143f8:	movw	r0, #6844	; 0x1abc
   143fc:	movt	r0, #2
   14400:	bl	12554 <ftello64@plt+0x1210>
   14404:	ldr	r8, [sp, #64]	; 0x40
   14408:	ldr	r3, [r8]
   1440c:	b	1377c <ftello64@plt+0x2438>
   14410:	cmp	r3, #6
   14414:	beq	14080 <ftello64@plt+0x2d3c>
   14418:	cmp	r3, #1
   1441c:	bne	14508 <ftello64@plt+0x31c4>
   14420:	cmp	r2, #2
   14424:	bne	14508 <ftello64@plt+0x31c4>
   14428:	movw	r3, #24092	; 0x5e1c
   1442c:	movt	r3, #3
   14430:	ldr	r3, [r3]
   14434:	cmp	r3, #0
   14438:	beq	14490 <ftello64@plt+0x314c>
   1443c:	ldr	r4, [r6]
   14440:	cmp	r4, #1
   14444:	bne	14490 <ftello64@plt+0x314c>
   14448:	ldr	r8, [sp, #68]	; 0x44
   1444c:	subs	r0, r0, #4
   14450:	movw	ip, #24632	; 0x6038
   14454:	movt	ip, #3
   14458:	sbc	r1, r1, #0
   1445c:	mov	r2, #0
   14460:	movw	r3, #7844	; 0x1ea4
   14464:	movt	r3, #2
   14468:	ldr	r5, [ip]
   1446c:	ldr	r7, [r8]
   14470:	bl	1eadc <ftello64@plt+0xd798>
   14474:	movw	r2, #8000	; 0x1f40
   14478:	mov	r1, r4
   1447c:	movt	r2, #2
   14480:	mov	r3, r7
   14484:	str	r0, [sp]
   14488:	mov	r0, r5
   1448c:	bl	1126c <__fprintf_chk@plt>
   14490:	add	r0, sp, #192	; 0xc0
   14494:	mov	r1, #42	; 0x2a
   14498:	mov	r2, #1
   1449c:	ldr	r3, [sl]
   144a0:	bl	11188 <fread@plt>
   144a4:	movw	r4, #23824	; 0x5d10
   144a8:	movt	r4, #3
   144ac:	cmp	r0, #1
   144b0:	mov	r9, r0
   144b4:	beq	14ca4 <ftello64@plt+0x3960>
   144b8:	bl	11230 <__errno_location@plt>
   144bc:	movw	r5, #24088	; 0x5e18
   144c0:	movt	r5, #3
   144c4:	ldr	r0, [r0]
   144c8:	bl	111c4 <strerror@plt>
   144cc:	mov	r1, r0
   144d0:	movw	r0, #8056	; 0x1f78
   144d4:	movt	r0, #2
   144d8:	bl	12554 <ftello64@plt+0x1210>
   144dc:	ldr	r3, [r6]
   144e0:	cmp	r3, #1
   144e4:	beq	149b4 <ftello64@plt+0x3670>
   144e8:	ldr	r0, [r4]
   144ec:	ldr	fp, [sp, #40]	; 0x28
   144f0:	bl	110c8 <ferror@plt>
   144f4:	ldr	r3, [r5]
   144f8:	cmp	r0, #0
   144fc:	bne	14b8c <ftello64@plt+0x3848>
   14500:	mov	r4, #2
   14504:	b	1377c <ftello64@plt+0x2438>
   14508:	ldr	r3, [r6]
   1450c:	movw	r5, #24088	; 0x5e18
   14510:	movt	r5, #3
   14514:	cmp	r3, #1
   14518:	beq	14b94 <ftello64@plt+0x3850>
   1451c:	ldr	r7, [sp, #68]	; 0x44
   14520:	subs	r0, r0, #4
   14524:	sbc	r1, r1, #0
   14528:	mov	r2, #0
   1452c:	movw	r3, #7844	; 0x1ea4
   14530:	movt	r3, #2
   14534:	ldr	r4, [r7]
   14538:	ldr	fp, [sp, #40]	; 0x28
   1453c:	bl	1eadc <ftello64@plt+0xd798>
   14540:	movw	r2, #5105	; 0x13f1
   14544:	mov	r1, #1
   14548:	str	r4, [sp]
   1454c:	movw	r3, #7896	; 0x1ed8
   14550:	movt	r3, #2
   14554:	mov	r4, #3
   14558:	str	r0, [sp, #4]
   1455c:	movw	r0, #24636	; 0x603c
   14560:	movt	r0, #3
   14564:	bl	11248 <__sprintf_chk@plt>
   14568:	movw	r0, #24636	; 0x603c
   1456c:	movw	r1, #8308	; 0x2074
   14570:	movt	r0, #3
   14574:	movt	r1, #2
   14578:	bl	12554 <ftello64@plt+0x1210>
   1457c:	ldr	r1, [sp, #48]	; 0x30
   14580:	movw	r0, #7936	; 0x1f00
   14584:	movt	r0, #2
   14588:	bl	12554 <ftello64@plt+0x1210>
   1458c:	movw	r0, #7968	; 0x1f20
   14590:	movw	r1, #8308	; 0x2074
   14594:	movt	r0, #2
   14598:	movt	r1, #2
   1459c:	bl	12554 <ftello64@plt+0x1210>
   145a0:	ldr	r0, [sl]
   145a4:	bl	11278 <fclose@plt>
   145a8:	mov	r2, #0
   145ac:	ldr	r3, [r5]
   145b0:	str	r2, [sl]
   145b4:	b	1377c <ftello64@plt+0x2438>
   145b8:	movw	r1, #6864	; 0x1ad0
   145bc:	ldr	r0, [r5]
   145c0:	movt	r1, #2
   145c4:	bl	12588 <ftello64@plt+0x1244>
   145c8:	subs	r8, r0, #0
   145cc:	beq	14a64 <ftello64@plt+0x3720>
   145d0:	ldrb	lr, [sp, #203]	; 0xcb
   145d4:	ldrb	r3, [sp, #202]	; 0xca
   145d8:	ldrb	ip, [sp, #201]	; 0xc9
   145dc:	ldrb	r1, [sp, #199]	; 0xc7
   145e0:	orr	lr, r3, lr, lsl #8
   145e4:	ldrb	r2, [sp, #200]	; 0xc8
   145e8:	ldrb	r3, [sp, #198]	; 0xc6
   145ec:	orr	ip, r2, ip, lsl #8
   145f0:	ldrb	r0, [sp, #207]	; 0xcf
   145f4:	ldrb	r2, [sp, #197]	; 0xc5
   145f8:	orr	r9, ip, lr, lsl #16
   145fc:	orr	r3, r3, r1, lsl #8
   14600:	ldrb	ip, [sp, #196]	; 0xc4
   14604:	ldrb	r1, [sp, #206]	; 0xce
   14608:	orr	r2, ip, r2, lsl #8
   1460c:	ldrb	lr, [sp, #204]	; 0xcc
   14610:	orr	r4, r1, r0, lsl #8
   14614:	ldrb	r0, [sp, #195]	; 0xc3
   14618:	ldrb	r1, [sp, #205]	; 0xcd
   1461c:	orr	ip, r2, r3, lsl #16
   14620:	ldrb	r3, [sp, #194]	; 0xc2
   14624:	orr	r2, r7, ip
   14628:	orr	r3, r3, r0, lsl #8
   1462c:	orr	r1, lr, r1, lsl #8
   14630:	str	r3, [sp, #48]	; 0x30
   14634:	orr	r1, r1, r4, lsl #16
   14638:	ldrb	lr, [sp, #193]	; 0xc1
   1463c:	mov	r3, r9
   14640:	ldr	r4, [sp, #80]	; 0x50
   14644:	ldr	ip, [sp, #48]	; 0x30
   14648:	ldrb	r0, [sp, #192]	; 0xc0
   1464c:	ldrd	r8, [sp, #56]	; 0x38
   14650:	orr	r0, r0, lr, lsl #8
   14654:	str	r1, [r4]
   14658:	adds	r8, r8, r2
   1465c:	sub	r1, r1, #1
   14660:	orr	r4, r0, ip, lsl #16
   14664:	ldr	ip, [sp, #68]	; 0x44
   14668:	adc	r9, r9, r3
   1466c:	cmp	r4, r1
   14670:	str	r1, [ip]
   14674:	beq	14a00 <ftello64@plt+0x36bc>
   14678:	ldr	r0, [r5]
   1467c:	bl	11278 <fclose@plt>
   14680:	ldr	ip, [sp, #36]	; 0x24
   14684:	mov	r1, r4
   14688:	str	r7, [r5]
   1468c:	ldr	r0, [ip]
   14690:	bl	1a4b8 <ftello64@plt+0x9174>
   14694:	mov	r5, r0
   14698:	movw	r1, #192	; 0xc0
   1469c:	mov	r0, r5
   146a0:	movt	r1, #2
   146a4:	bl	112d8 <fopen64@plt>
   146a8:	cmp	r0, #0
   146ac:	str	r0, [sl]
   146b0:	bne	149f4 <ftello64@plt+0x36b0>
   146b4:	mov	r0, r4
   146b8:	bl	1a5e4 <ftello64@plt+0x92a0>
   146bc:	cmp	r0, #0
   146c0:	bne	149e4 <ftello64@plt+0x36a0>
   146c4:	mov	r0, r5
   146c8:	bl	110b0 <free@plt>
   146cc:	ldr	r5, [sp, #36]	; 0x24
   146d0:	mov	r1, r4
   146d4:	ldr	r0, [r5]
   146d8:	bl	1a4b8 <ftello64@plt+0x9174>
   146dc:	mov	r5, r0
   146e0:	b	14698 <ftello64@plt+0x3354>
   146e4:	movw	r3, #23704	; 0x5c98
   146e8:	movt	r3, #3
   146ec:	ldr	r3, [r3]
   146f0:	cmp	r3, #0
   146f4:	beq	13c98 <ftello64@plt+0x2954>
   146f8:	b	13c64 <ftello64@plt+0x2920>
   146fc:	ldr	r0, [sl]
   14700:	mov	r4, #16
   14704:	bl	11278 <fclose@plt>
   14708:	movw	r0, #6652	; 0x19fc
   1470c:	movw	r1, #8308	; 0x2074
   14710:	movt	r0, #2
   14714:	movt	r1, #2
   14718:	str	r8, [sl]
   1471c:	bl	12554 <ftello64@plt+0x1210>
   14720:	movw	r3, #24088	; 0x5e18
   14724:	movt	r3, #3
   14728:	ldr	r3, [r3]
   1472c:	b	1377c <ftello64@plt+0x2438>
   14730:	ldr	r7, [r8]
   14734:	movw	r8, #17368	; 0x43d8
   14738:	movt	r8, #3
   1473c:	mov	r0, r7
   14740:	bl	1120c <feof@plt>
   14744:	cmp	r0, #0
   14748:	bne	148e0 <ftello64@plt+0x359c>
   1474c:	mov	r0, r7
   14750:	bl	12684 <ftello64@plt+0x1340>
   14754:	cmp	r0, #0
   14758:	beq	148e0 <ftello64@plt+0x359c>
   1475c:	ldrb	r3, [r6]
   14760:	cmp	r3, #80	; 0x50
   14764:	bne	1473c <ftello64@plt+0x33f8>
   14768:	ldrb	r3, [r8, #1]
   1476c:	cmp	r3, #75	; 0x4b
   14770:	bne	1473c <ftello64@plt+0x33f8>
   14774:	ldrb	r3, [r8, #2]
   14778:	cmp	r3, #1
   1477c:	bne	1473c <ftello64@plt+0x33f8>
   14780:	ldrb	r3, [r8, #3]
   14784:	cmp	r3, #2
   14788:	bne	1473c <ftello64@plt+0x33f8>
   1478c:	subs	r8, r4, #24
   14790:	ldr	r0, [sl]
   14794:	sbc	r9, r5, #0
   14798:	strd	r8, [sp, #40]	; 0x28
   1479c:	bl	11344 <ftello64@plt>
   147a0:	ldrd	r4, [sp, #48]	; 0x30
   147a4:	subs	r0, r0, r4
   147a8:	sbc	r1, r1, r5
   147ac:	subs	r8, r0, #4
   147b0:	sbc	r9, r1, #0
   147b4:	strd	r8, [sp, #56]	; 0x38
   147b8:	movw	r3, #17060	; 0x42a4
   147bc:	movt	r3, #3
   147c0:	ldr	r3, [r3]
   147c4:	cmp	r3, #0
   147c8:	beq	13dd8 <ftello64@plt+0x2a94>
   147cc:	ldrd	r8, [sp, #56]	; 0x38
   147d0:	orrs	r9, r8, r9
   147d4:	beq	14888 <ftello64@plt+0x3544>
   147d8:	mov	r2, #0
   147dc:	ldrd	r0, [sp, #56]	; 0x38
   147e0:	mov	r3, r2
   147e4:	bl	1eadc <ftello64@plt+0xd798>
   147e8:	movw	r3, #7040	; 0x1b80
   147ec:	mov	r1, #1
   147f0:	movt	r3, #2
   147f4:	movw	r2, #5105	; 0x13f1
   147f8:	str	r0, [sp]
   147fc:	movw	r0, #24636	; 0x603c
   14800:	movt	r0, #3
   14804:	bl	11248 <__sprintf_chk@plt>
   14808:	movw	r0, #24636	; 0x603c
   1480c:	movw	r1, #8308	; 0x2074
   14810:	movt	r0, #3
   14814:	movt	r1, #2
   14818:	bl	12340 <ftello64@plt+0xffc>
   1481c:	b	13dd8 <ftello64@plt+0x2a94>
   14820:	subs	r2, r4, #24
   14824:	str	r9, [sp]
   14828:	sbc	r3, r5, #0
   1482c:	strd	r2, [sp, #40]	; 0x28
   14830:	bl	11284 <fseeko64@plt>
   14834:	movw	r7, #23824	; 0x5d10
   14838:	movt	r7, #3
   1483c:	subs	r8, r0, #0
   14840:	beq	14918 <ftello64@plt+0x35d4>
   14844:	ldr	r0, [r7]
   14848:	movw	r5, #24088	; 0x5e18
   1484c:	bl	11278 <fclose@plt>
   14850:	ldr	r4, [sp, #64]	; 0x40
   14854:	str	r9, [r7]
   14858:	movt	r5, #3
   1485c:	ldr	r3, [r4]
   14860:	cmp	r3, #1
   14864:	bne	13d98 <ftello64@plt+0x2a54>
   14868:	bl	11230 <__errno_location@plt>
   1486c:	mov	r4, #3
   14870:	ldr	r0, [r0]
   14874:	bl	111c4 <strerror@plt>
   14878:	mov	r1, r0
   1487c:	movw	r0, #6796	; 0x1a8c
   14880:	movt	r0, #2
   14884:	b	13e90 <ftello64@plt+0x2b4c>
   14888:	movw	lr, #7100	; 0x1bbc
   1488c:	movt	lr, #2
   14890:	movw	ip, #24636	; 0x603c
   14894:	add	r5, lr, #32
   14898:	movt	ip, #3
   1489c:	mov	r4, lr
   148a0:	add	ip, ip, #16
   148a4:	ldm	r4!, {r0, r1, r2, r3}
   148a8:	add	lr, lr, #16
   148ac:	cmp	r4, r5
   148b0:	str	r0, [ip, #-16]
   148b4:	str	r1, [ip, #-12]
   148b8:	str	r2, [ip, #-8]
   148bc:	str	r3, [ip, #-4]
   148c0:	bne	1489c <ftello64@plt+0x3558>
   148c4:	ldm	lr!, {r0, r1}
   148c8:	mov	r4, #0
   148cc:	mov	r5, #0
   148d0:	strd	r4, [sp, #56]	; 0x38
   148d4:	str	r0, [ip]
   148d8:	str	r1, [ip, #4]
   148dc:	b	14808 <ftello64@plt+0x34c4>
   148e0:	movw	r0, #8348	; 0x209c
   148e4:	movw	r1, #8308	; 0x2074
   148e8:	movt	r0, #2
   148ec:	movt	r1, #2
   148f0:	bl	12554 <ftello64@plt+0x1210>
   148f4:	movw	r0, #6384	; 0x18f0
   148f8:	movw	r1, #8308	; 0x2074
   148fc:	movt	r0, #2
   14900:	movt	r1, #2
   14904:	mov	r4, #3
   14908:	bl	12554 <ftello64@plt+0x1210>
   1490c:	ldr	r9, [sp, #64]	; 0x40
   14910:	ldr	r3, [r9]
   14914:	b	1377c <ftello64@plt+0x2438>
   14918:	movw	r1, #6836	; 0x1ab4
   1491c:	ldr	r0, [r7]
   14920:	movt	r1, #2
   14924:	bl	12588 <ftello64@plt+0x1244>
   14928:	cmp	r0, #0
   1492c:	bne	14954 <ftello64@plt+0x3610>
   14930:	movw	r3, #17060	; 0x42a4
   14934:	movt	r3, #3
   14938:	ldr	r3, [r3]
   1493c:	cmp	r3, #0
   14940:	bne	14888 <ftello64@plt+0x3544>
   14944:	mov	r4, #0
   14948:	mov	r5, #0
   1494c:	strd	r4, [sp, #56]	; 0x38
   14950:	b	13dd8 <ftello64@plt+0x2a94>
   14954:	ldr	r0, [r7]
   14958:	bl	11344 <ftello64@plt>
   1495c:	mov	r2, #1
   14960:	ldr	r3, [r7]
   14964:	strd	r0, [sp, #56]	; 0x38
   14968:	add	r0, sp, #192	; 0xc0
   1496c:	mov	r1, #16
   14970:	bl	11188 <fread@plt>
   14974:	cmp	r0, #1
   14978:	beq	151c8 <ftello64@plt+0x3e84>
   1497c:	ldr	r0, [r7]
   14980:	mov	r4, #11
   14984:	bl	11278 <fclose@plt>
   14988:	str	r8, [r7]
   1498c:	bl	11230 <__errno_location@plt>
   14990:	ldr	r0, [r0]
   14994:	bl	111c4 <strerror@plt>
   14998:	mov	r1, r0
   1499c:	movw	r0, #6844	; 0x1abc
   149a0:	movt	r0, #2
   149a4:	bl	12554 <ftello64@plt+0x1210>
   149a8:	ldr	r5, [sp, #64]	; 0x40
   149ac:	ldr	r3, [r5]
   149b0:	b	1377c <ftello64@plt+0x2438>
   149b4:	movw	r0, #8084	; 0x1f94
   149b8:	movw	r1, #8308	; 0x2074
   149bc:	movt	r0, #2
   149c0:	movt	r1, #2
   149c4:	bl	12554 <ftello64@plt+0x1210>
   149c8:	movw	r0, #8132	; 0x1fc4
   149cc:	movw	r1, #8308	; 0x2074
   149d0:	movt	r0, #2
   149d4:	movt	r1, #2
   149d8:	bl	12554 <ftello64@plt+0x1210>
   149dc:	ldr	r0, [sl]
   149e0:	b	14038 <ftello64@plt+0x2cf4>
   149e4:	ldr	r4, [sp, #64]	; 0x40
   149e8:	ldr	r3, [r4]
   149ec:	mov	r4, #9
   149f0:	b	1377c <ftello64@plt+0x2438>
   149f4:	mov	r0, r5
   149f8:	bl	110b0 <free@plt>
   149fc:	ldr	ip, [sp, #68]	; 0x44
   14a00:	mov	r7, #0
   14a04:	ldr	r0, [sl]
   14a08:	str	r7, [sp]
   14a0c:	mov	r2, r8
   14a10:	mov	r3, r9
   14a14:	str	r4, [ip]
   14a18:	bl	11284 <fseeko64@plt>
   14a1c:	movw	r5, #23824	; 0x5d10
   14a20:	movt	r5, #3
   14a24:	cmp	r0, r7
   14a28:	beq	14a94 <ftello64@plt+0x3750>
   14a2c:	ldr	r0, [r5]
   14a30:	mov	r4, #3
   14a34:	bl	11278 <fclose@plt>
   14a38:	str	r7, [r5]
   14a3c:	bl	11230 <__errno_location@plt>
   14a40:	ldr	r0, [r0]
   14a44:	bl	111c4 <strerror@plt>
   14a48:	mov	r1, r0
   14a4c:	movw	r0, #5852	; 0x16dc
   14a50:	movt	r0, #2
   14a54:	bl	12554 <ftello64@plt+0x1210>
   14a58:	ldr	r5, [sp, #64]	; 0x40
   14a5c:	ldr	r3, [r5]
   14a60:	b	1377c <ftello64@plt+0x2438>
   14a64:	ldr	r0, [r5]
   14a68:	mov	r4, #11
   14a6c:	bl	11278 <fclose@plt>
   14a70:	ldr	r9, [sp, #36]	; 0x24
   14a74:	movw	r0, #6872	; 0x1ad8
   14a78:	movt	r0, #2
   14a7c:	str	r8, [r5]
   14a80:	ldr	r1, [r9]
   14a84:	bl	12554 <ftello64@plt+0x1210>
   14a88:	ldr	ip, [sp, #64]	; 0x40
   14a8c:	ldr	r3, [ip]
   14a90:	b	1377c <ftello64@plt+0x2438>
   14a94:	movw	r1, #6952	; 0x1b28
   14a98:	ldr	r0, [r5]
   14a9c:	movt	r1, #2
   14aa0:	bl	12588 <ftello64@plt+0x1244>
   14aa4:	subs	r4, r0, #0
   14aa8:	bne	14f58 <ftello64@plt+0x3c14>
   14aac:	ldrd	r2, [sp, #40]	; 0x28
   14ab0:	ldr	r0, [r5]
   14ab4:	subs	r2, r2, #84	; 0x54
   14ab8:	str	r4, [sp]
   14abc:	sbc	r3, r3, #0
   14ac0:	bl	11284 <fseeko64@plt>
   14ac4:	cmp	r0, #0
   14ac8:	ldr	r0, [r5]
   14acc:	beq	14eac <ftello64@plt+0x3b68>
   14ad0:	bl	11278 <fclose@plt>
   14ad4:	ldr	r7, [sp, #64]	; 0x40
   14ad8:	movw	r6, #24088	; 0x5e18
   14adc:	str	r4, [r5]
   14ae0:	movt	r6, #3
   14ae4:	ldr	r3, [r7]
   14ae8:	cmp	r3, #1
   14aec:	bne	13e20 <ftello64@plt+0x2adc>
   14af0:	bl	11230 <__errno_location@plt>
   14af4:	mov	r4, #3
   14af8:	ldr	r0, [r0]
   14afc:	bl	111c4 <strerror@plt>
   14b00:	mov	r1, r0
   14b04:	movw	r0, #7192	; 0x1c18
   14b08:	movt	r0, #2
   14b0c:	b	13efc <ftello64@plt+0x2bb8>
   14b10:	add	r0, r4, #1
   14b14:	bl	111ac <malloc@plt>
   14b18:	cmp	r0, #0
   14b1c:	mov	r9, r0
   14b20:	str	r0, [r7, #76]	; 0x4c
   14b24:	beq	15a70 <ftello64@plt+0x472c>
   14b28:	cmp	r8, #0
   14b2c:	bne	15a48 <ftello64@plt+0x4704>
   14b30:	cmp	r5, #0
   14b34:	bne	1593c <ftello64@plt+0x45f8>
   14b38:	mov	r2, #1
   14b3c:	ldr	r3, [sl]
   14b40:	mov	r0, r9
   14b44:	mov	r1, r4
   14b48:	bl	11188 <fread@plt>
   14b4c:	movw	r3, #23824	; 0x5d10
   14b50:	movt	r3, #3
   14b54:	cmp	r0, #1
   14b58:	mov	r2, r0
   14b5c:	beq	153cc <ftello64@plt+0x4088>
   14b60:	ldr	r3, [r6]
   14b64:	movw	r4, #24088	; 0x5e18
   14b68:	movt	r4, #3
   14b6c:	cmp	r3, #1
   14b70:	beq	153ac <ftello64@plt+0x4068>
   14b74:	ldr	r0, [sl]
   14b78:	ldr	fp, [sp, #40]	; 0x28
   14b7c:	bl	110c8 <ferror@plt>
   14b80:	ldr	r3, [r4]
   14b84:	cmp	r0, #0
   14b88:	beq	14500 <ftello64@plt+0x31bc>
   14b8c:	mov	r4, #11
   14b90:	b	1377c <ftello64@plt+0x2438>
   14b94:	movw	r4, #7800	; 0x1e78
   14b98:	movw	ip, #24636	; 0x603c
   14b9c:	movt	r4, #2
   14ba0:	movt	ip, #3
   14ba4:	mov	lr, r4
   14ba8:	ldr	r7, [pc, #3932]	; 15b0c <ftello64@plt+0x47c8>
   14bac:	ldm	lr!, {r0, r1, r2, r3}
   14bb0:	add	r4, r4, #16
   14bb4:	add	ip, ip, #16
   14bb8:	cmp	lr, r7
   14bbc:	str	r0, [ip, #-16]
   14bc0:	str	r1, [ip, #-12]
   14bc4:	str	r2, [ip, #-8]
   14bc8:	str	r3, [ip, #-4]
   14bcc:	bne	14ba4 <ftello64@plt+0x3860>
   14bd0:	ldr	r0, [r4]
   14bd4:	ldr	r4, [pc, #3892]	; 15b10 <ftello64@plt+0x47cc>
   14bd8:	str	r0, [ip]
   14bdc:	ldrb	ip, [r4, #1]!
   14be0:	mov	r1, #1
   14be4:	mov	r2, #40	; 0x28
   14be8:	movw	r3, #7836	; 0x1e9c
   14bec:	add	r0, sp, #152	; 0x98
   14bf0:	movt	r3, #2
   14bf4:	str	ip, [sp]
   14bf8:	ldr	r8, [pc, #3860]	; 15b14 <ftello64@plt+0x47d0>
   14bfc:	bl	11248 <__sprintf_chk@plt>
   14c00:	movw	r0, #24636	; 0x603c
   14c04:	add	r1, sp, #152	; 0x98
   14c08:	movt	r0, #3
   14c0c:	movw	r2, #5105	; 0x13f1
   14c10:	bl	1123c <__strcat_chk@plt>
   14c14:	cmp	r4, r8
   14c18:	bne	14bdc <ftello64@plt+0x3898>
   14c1c:	ldr	r9, [sp, #92]	; 0x5c
   14c20:	mov	r2, #0
   14c24:	ldr	ip, [sp, #68]	; 0x44
   14c28:	movw	r3, #7844	; 0x1ea4
   14c2c:	movt	r3, #2
   14c30:	ldrd	r0, [r9]
   14c34:	ldr	r4, [ip]
   14c38:	subs	r0, r0, #4
   14c3c:	sbc	r1, r1, #0
   14c40:	bl	1eadc <ftello64@plt+0xd798>
   14c44:	mov	r1, #1
   14c48:	str	r4, [sp]
   14c4c:	mov	r2, #40	; 0x28
   14c50:	movw	r3, #7848	; 0x1ea8
   14c54:	movt	r3, #2
   14c58:	str	r0, [sp, #4]
   14c5c:	add	r0, sp, #152	; 0x98
   14c60:	bl	11248 <__sprintf_chk@plt>
   14c64:	add	r1, sp, #152	; 0x98
   14c68:	movw	r2, #5105	; 0x13f1
   14c6c:	movw	r0, #24636	; 0x603c
   14c70:	movt	r0, #3
   14c74:	bl	1123c <__strcat_chk@plt>
   14c78:	movw	r0, #24636	; 0x603c
   14c7c:	movw	r1, #8308	; 0x2074
   14c80:	movt	r0, #3
   14c84:	movt	r1, #2
   14c88:	bl	12554 <ftello64@plt+0x1210>
   14c8c:	movw	r0, #7868	; 0x1ebc
   14c90:	movw	r1, #8308	; 0x2074
   14c94:	movt	r0, #2
   14c98:	movt	r1, #2
   14c9c:	bl	12554 <ftello64@plt+0x1210>
   14ca0:	b	149dc <ftello64@plt+0x3698>
   14ca4:	mov	r0, #120	; 0x78
   14ca8:	bl	111ac <malloc@plt>
   14cac:	subs	r7, r0, #0
   14cb0:	beq	15384 <ftello64@plt+0x4040>
   14cb4:	ldrb	lr, [sp, #203]	; 0xcb
   14cb8:	mov	r3, #0
   14cbc:	ldrb	r2, [sp, #202]	; 0xca
   14cc0:	ldrb	r5, [sp, #207]	; 0xcf
   14cc4:	ldrb	r1, [sp, #201]	; 0xc9
   14cc8:	orr	lr, r2, lr, lsl #8
   14ccc:	ldrb	r0, [sp, #206]	; 0xce
   14cd0:	ldrb	r4, [sp, #211]	; 0xd3
   14cd4:	ldrb	r2, [sp, #200]	; 0xc8
   14cd8:	orr	r5, r0, r5, lsl #8
   14cdc:	ldrb	r0, [sp, #210]	; 0xd2
   14ce0:	ldrb	ip, [sp, #215]	; 0xd7
   14ce4:	orr	r2, r2, r1, lsl #8
   14ce8:	ldrb	r1, [sp, #205]	; 0xcd
   14cec:	orr	r2, r2, lr, lsl #16
   14cf0:	orr	r4, r0, r4, lsl #8
   14cf4:	str	r2, [r7, #8]
   14cf8:	ldrb	r0, [sp, #214]	; 0xd6
   14cfc:	ldrb	r2, [sp, #204]	; 0xcc
   14d00:	orr	ip, r0, ip, lsl #8
   14d04:	ldrb	lr, [sp, #209]	; 0xd1
   14d08:	orr	r2, r2, r1, lsl #8
   14d0c:	ldrb	r0, [sp, #213]	; 0xd5
   14d10:	ldrb	r1, [sp, #208]	; 0xd0
   14d14:	orr	r5, r2, r5, lsl #16
   14d18:	ldrb	r2, [sp, #212]	; 0xd4
   14d1c:	orr	lr, r1, lr, lsl #8
   14d20:	ldrb	r1, [sp, #193]	; 0xc1
   14d24:	orr	r0, r2, r0, lsl #8
   14d28:	orr	lr, lr, r4, lsl #16
   14d2c:	orr	r0, r0, ip, lsl #16
   14d30:	ldrb	ip, [sp, #192]	; 0xc0
   14d34:	ldrb	r4, [sp, #199]	; 0xc7
   14d38:	ldrb	r2, [sp, #195]	; 0xc3
   14d3c:	orr	r1, ip, r1, lsl #8
   14d40:	str	r5, [r7, #12]
   14d44:	tst	r1, #65280	; 0xff00
   14d48:	ldrb	r5, [sp, #197]	; 0xc5
   14d4c:	str	lr, [r7, #16]
   14d50:	str	r0, [r7, #24]
   14d54:	ldrb	ip, [sp, #196]	; 0xc4
   14d58:	ldrb	r0, [sp, #194]	; 0xc2
   14d5c:	ldrb	lr, [sp, #198]	; 0xc6
   14d60:	orr	ip, ip, r5, lsl #8
   14d64:	orr	r2, r0, r2, lsl #8
   14d68:	strh	r1, [r7]
   14d6c:	orr	lr, lr, r4, lsl #8
   14d70:	strh	r2, [r7, #2]
   14d74:	strh	ip, [r7, #4]
   14d78:	movne	r1, #0
   14d7c:	moveq	r1, #1
   14d80:	strh	lr, [r7, #6]
   14d84:	str	r3, [r7, #20]
   14d88:	str	r3, [r7, #28]
   14d8c:	ldrb	r5, [sp, #229]	; 0xe5
   14d90:	ldrb	r2, [sp, #228]	; 0xe4
   14d94:	ldrb	r4, [sp, #217]	; 0xd9
   14d98:	ldrb	r0, [sp, #216]	; 0xd8
   14d9c:	orr	r5, r2, r5, lsl #8
   14da0:	ldrb	ip, [sp, #233]	; 0xe9
   14da4:	ldrb	r2, [sp, #232]	; 0xe8
   14da8:	orr	r4, r0, r4, lsl #8
   14dac:	ldrb	r0, [sp, #227]	; 0xe3
   14db0:	cmp	r4, r3
   14db4:	orr	ip, r2, ip, lsl #8
   14db8:	ldrb	r2, [sp, #226]	; 0xe2
   14dbc:	ldrb	lr, [sp, #231]	; 0xe7
   14dc0:	orr	r0, r2, r0, lsl #8
   14dc4:	ldrb	r2, [sp, #230]	; 0xe6
   14dc8:	orr	r0, r0, r5, lsl #16
   14dcc:	ldrb	r8, [sp, #219]	; 0xdb
   14dd0:	ldrb	r5, [sp, #221]	; 0xdd
   14dd4:	orr	r2, r2, lr, lsl #8
   14dd8:	orr	r2, r2, ip, lsl #16
   14ddc:	str	r0, [r7, #56]	; 0x38
   14de0:	str	r2, [r7, #48]	; 0x30
   14de4:	ldrb	r0, [sp, #218]	; 0xda
   14de8:	ldrb	r2, [sp, #220]	; 0xdc
   14dec:	ldrb	ip, [sp, #223]	; 0xdf
   14df0:	orr	r8, r0, r8, lsl #8
   14df4:	str	r1, [r7, #112]	; 0x70
   14df8:	orr	r5, r2, r5, lsl #8
   14dfc:	ldrb	r1, [sp, #225]	; 0xe1
   14e00:	ldrb	r0, [sp, #222]	; 0xde
   14e04:	ldrb	r2, [sp, #224]	; 0xe0
   14e08:	str	r3, [r7, #52]	; 0x34
   14e0c:	orr	r0, r0, ip, lsl #8
   14e10:	str	r3, [r7, #72]	; 0x48
   14e14:	orr	r2, r2, r1, lsl #8
   14e18:	str	r3, [r7, #68]	; 0x44
   14e1c:	str	r3, [r7, #64]	; 0x40
   14e20:	str	r3, [r7, #76]	; 0x4c
   14e24:	str	r3, [r7, #60]	; 0x3c
   14e28:	str	r3, [r7, #80]	; 0x50
   14e2c:	strh	r4, [r7, #32]
   14e30:	strh	r8, [r7, #36]	; 0x24
   14e34:	strh	r5, [r7, #38]	; 0x26
   14e38:	str	r0, [r7, #40]	; 0x28
   14e3c:	strh	r2, [r7, #44]	; 0x2c
   14e40:	str	r3, [r7, #84]	; 0x54
   14e44:	str	r3, [r7, #96]	; 0x60
   14e48:	str	r3, [r7, #92]	; 0x5c
   14e4c:	str	r3, [r7, #88]	; 0x58
   14e50:	bne	14b10 <ftello64@plt+0x37cc>
   14e54:	ldr	ip, [sp, #20]
   14e58:	mov	r1, r9
   14e5c:	movw	r0, #24636	; 0x603c
   14e60:	movw	r3, #8156	; 0x1fdc
   14e64:	movt	r0, #3
   14e68:	movt	r3, #2
   14e6c:	ldr	r2, [ip]
   14e70:	add	r2, r2, #1
   14e74:	str	r2, [sp]
   14e78:	movw	r2, #5105	; 0x13f1
   14e7c:	bl	11248 <__sprintf_chk@plt>
   14e80:	movw	r0, #8160	; 0x1fe0
   14e84:	movw	r1, #24636	; 0x603c
   14e88:	movt	r0, #2
   14e8c:	movt	r1, #3
   14e90:	bl	12554 <ftello64@plt+0x1210>
   14e94:	ldr	r3, [r6]
   14e98:	cmp	r3, #1
   14e9c:	beq	149c8 <ftello64@plt+0x3684>
   14ea0:	ldr	fp, [sp, #40]	; 0x28
   14ea4:	mov	r4, #3
   14ea8:	b	1377c <ftello64@plt+0x2438>
   14eac:	bl	12684 <ftello64@plt+0x1340>
   14eb0:	cmp	r0, #0
   14eb4:	beq	14ecc <ftello64@plt+0x3b88>
   14eb8:	movw	r0, #6952	; 0x1b28
   14ebc:	movt	r0, #2
   14ec0:	bl	12858 <ftello64@plt+0x1514>
   14ec4:	cmp	r0, #0
   14ec8:	bne	14f14 <ftello64@plt+0x3bd0>
   14ecc:	ldr	r0, [sl]
   14ed0:	movw	r5, #24088	; 0x5e18
   14ed4:	bl	11278 <fclose@plt>
   14ed8:	ldr	r7, [sp, #64]	; 0x40
   14edc:	mov	r3, #0
   14ee0:	movt	r5, #3
   14ee4:	str	r3, [sl]
   14ee8:	ldr	r2, [r7]
   14eec:	cmp	r2, #1
   14ef0:	beq	14fc0 <ftello64@plt+0x3c7c>
   14ef4:	ldr	r9, [sp, #36]	; 0x24
   14ef8:	movw	r0, #7372	; 0x1ccc
   14efc:	movt	r0, #2
   14f00:	mov	r4, #3
   14f04:	ldr	r1, [r9]
   14f08:	bl	12554 <ftello64@plt+0x1210>
   14f0c:	ldr	r3, [r5]
   14f10:	b	1377c <ftello64@plt+0x2438>
   14f14:	ldr	r0, [r5]
   14f18:	bl	11344 <ftello64@plt>
   14f1c:	subs	r8, r0, r8
   14f20:	sbc	r9, r1, r9
   14f24:	movw	r0, #7244	; 0x1c4c
   14f28:	subs	r4, r8, #4
   14f2c:	movt	r0, #2
   14f30:	movw	r1, #8308	; 0x2074
   14f34:	movt	r1, #2
   14f38:	sbc	r5, r9, #0
   14f3c:	strd	r4, [sp, #56]	; 0x38
   14f40:	bl	12554 <ftello64@plt+0x1210>
   14f44:	movw	r0, #7296	; 0x1c80
   14f48:	movw	r1, #8308	; 0x2074
   14f4c:	movt	r0, #2
   14f50:	movt	r1, #2
   14f54:	bl	12554 <ftello64@plt+0x1210>
   14f58:	add	r0, sp, #192	; 0xc0
   14f5c:	mov	r1, #1
   14f60:	mov	r2, #52	; 0x34
   14f64:	ldr	r3, [sl]
   14f68:	bl	11188 <fread@plt>
   14f6c:	movw	r5, #23824	; 0x5d10
   14f70:	movt	r5, #3
   14f74:	cmp	r0, #51	; 0x33
   14f78:	bhi	15004 <ftello64@plt+0x3cc0>
   14f7c:	ldr	ip, [sp, #64]	; 0x40
   14f80:	ldr	r3, [ip]
   14f84:	cmp	r3, #1
   14f88:	beq	14fd8 <ftello64@plt+0x3c94>
   14f8c:	movw	r0, #7468	; 0x1d2c
   14f90:	movw	r1, #8308	; 0x2074
   14f94:	movt	r0, #2
   14f98:	movt	r1, #2
   14f9c:	bl	12554 <ftello64@plt+0x1210>
   14fa0:	ldr	r0, [sl]
   14fa4:	mov	r4, #3
   14fa8:	bl	11278 <fclose@plt>
   14fac:	ldr	r5, [sp, #64]	; 0x40
   14fb0:	mov	r2, #0
   14fb4:	str	r2, [sl]
   14fb8:	ldr	r3, [r5]
   14fbc:	b	1377c <ftello64@plt+0x2438>
   14fc0:	ldr	r8, [sp, #36]	; 0x24
   14fc4:	movw	r0, #7324	; 0x1c9c
   14fc8:	mov	r4, #3
   14fcc:	movt	r0, #2
   14fd0:	ldr	r1, [r8]
   14fd4:	b	13e90 <ftello64@plt+0x2b4c>
   14fd8:	movw	r0, #7424	; 0x1d00
   14fdc:	movw	r1, #8308	; 0x2074
   14fe0:	movt	r0, #2
   14fe4:	movt	r1, #2
   14fe8:	bl	12554 <ftello64@plt+0x1210>
   14fec:	movw	r0, #6384	; 0x18f0
   14ff0:	movw	r1, #8308	; 0x2074
   14ff4:	movt	r0, #2
   14ff8:	movt	r1, #2
   14ffc:	bl	12554 <ftello64@plt+0x1210>
   15000:	b	14fa0 <ftello64@plt+0x3c5c>
   15004:	ldrb	ip, [sp, #227]	; 0xe3
   15008:	mov	r8, #0
   1500c:	ldrb	r3, [sp, #226]	; 0xe2
   15010:	ldrb	r0, [sp, #243]	; 0xf3
   15014:	orr	ip, r3, ip, lsl #8
   15018:	ldrb	r3, [sp, #242]	; 0xf2
   1501c:	ldrb	r4, [sp, #225]	; 0xe1
   15020:	ldrb	r1, [sp, #241]	; 0xf1
   15024:	orr	r0, r3, r0, lsl #8
   15028:	ldrb	r2, [sp, #224]	; 0xe0
   1502c:	ldrb	r3, [sp, #240]	; 0xf0
   15030:	orr	r2, r2, r4, lsl #8
   15034:	ldrb	r4, [sp, #239]	; 0xef
   15038:	orr	r1, r3, r1, lsl #8
   1503c:	orr	r9, r2, ip, lsl #16
   15040:	orr	r1, r1, r0, lsl #16
   15044:	ldrb	r2, [sp, #237]	; 0xed
   15048:	str	r1, [sp, #44]	; 0x2c
   1504c:	ldrb	r0, [sp, #203]	; 0xcb
   15050:	ldrb	r1, [sp, #211]	; 0xd3
   15054:	ldrb	ip, [sp, #238]	; 0xee
   15058:	ldrb	r3, [sp, #236]	; 0xec
   1505c:	str	r8, [sp, #40]	; 0x28
   15060:	orr	ip, ip, r4, lsl #8
   15064:	str	r0, [sp, #48]	; 0x30
   15068:	orr	r3, r3, r2, lsl #8
   1506c:	str	r1, [sp, #72]	; 0x48
   15070:	orr	ip, r3, ip, lsl #16
   15074:	ldrd	r0, [sp, #40]	; 0x28
   15078:	ldrb	r4, [sp, #223]	; 0xdf
   1507c:	orr	r0, r0, ip
   15080:	strd	r0, [sp, #40]	; 0x28
   15084:	ldrb	r1, [sp, #220]	; 0xdc
   15088:	ldrb	r2, [sp, #222]	; 0xde
   1508c:	ldr	r0, [sp, #48]	; 0x30
   15090:	str	r1, [sp, #96]	; 0x60
   15094:	orr	r4, r2, r4, lsl #8
   15098:	ldrb	r1, [sp, #209]	; 0xd1
   1509c:	ldrb	r2, [sp, #210]	; 0xd2
   150a0:	ldrb	r3, [sp, #202]	; 0xca
   150a4:	str	r1, [sp, #92]	; 0x5c
   150a8:	orr	ip, r3, r0, lsl #8
   150ac:	str	r2, [sp, #88]	; 0x58
   150b0:	ldrd	r0, [sp, #40]	; 0x28
   150b4:	ldrd	r2, [sp, #56]	; 0x38
   150b8:	ldrb	r7, [sp, #221]	; 0xdd
   150bc:	adds	r2, r2, r0
   150c0:	adc	r3, r3, r1
   150c4:	strd	r2, [sp, #48]	; 0x30
   150c8:	ldr	r2, [sp, #96]	; 0x60
   150cc:	cmp	ip, #46	; 0x2e
   150d0:	ldr	r3, [sp, #88]	; 0x58
   150d4:	orr	r1, r2, r7, lsl #8
   150d8:	ldr	r7, [sp, #72]	; 0x48
   150dc:	orr	r4, r1, r4, lsl #16
   150e0:	ldr	r1, [sp, #92]	; 0x5c
   150e4:	ldrb	r0, [sp, #208]	; 0xd0
   150e8:	orr	r2, r3, r7, lsl #8
   150ec:	orr	r3, r0, r1, lsl #8
   150f0:	orr	r0, r8, r4
   150f4:	mov	r1, r9
   150f8:	orr	r4, r3, r2, lsl #16
   150fc:	strd	r0, [sp, #72]	; 0x48
   15100:	bls	13f64 <ftello64@plt+0x2c20>
   15104:	movw	lr, #52429	; 0xcccd
   15108:	movt	lr, #52428	; 0xcccc
   1510c:	mvn	r7, #9
   15110:	movw	r2, #5105	; 0x13f1
   15114:	umull	r1, lr, lr, ip
   15118:	movw	r0, #24636	; 0x603c
   1511c:	mov	r1, #1
   15120:	movt	r0, #3
   15124:	movw	r3, #7504	; 0x1d50
   15128:	movt	r3, #2
   1512c:	lsr	lr, lr, #3
   15130:	str	lr, [sp]
   15134:	mla	ip, r7, lr, ip
   15138:	movw	r7, #24088	; 0x5e18
   1513c:	movt	r7, #3
   15140:	str	ip, [sp, #4]
   15144:	bl	11248 <__sprintf_chk@plt>
   15148:	movw	r0, #24636	; 0x603c
   1514c:	movw	r1, #8308	; 0x2074
   15150:	movt	r0, #3
   15154:	movt	r1, #2
   15158:	bl	12554 <ftello64@plt+0x1210>
   1515c:	movw	r0, #7540	; 0x1d74
   15160:	movw	r1, #8308	; 0x2074
   15164:	movt	r0, #2
   15168:	movt	r1, #2
   1516c:	bl	12554 <ftello64@plt+0x1210>
   15170:	movw	r0, #7596	; 0x1dac
   15174:	movw	r1, #8308	; 0x2074
   15178:	movt	r0, #2
   1517c:	movt	r1, #2
   15180:	bl	12554 <ftello64@plt+0x1210>
   15184:	ldr	ip, [sp, #64]	; 0x40
   15188:	ldr	r3, [ip]
   1518c:	cmp	r3, #1
   15190:	beq	1597c <ftello64@plt+0x4638>
   15194:	cmp	r3, #2
   15198:	beq	15964 <ftello64@plt+0x4620>
   1519c:	movw	r0, #7716	; 0x1e24
   151a0:	movw	r1, #8308	; 0x2074
   151a4:	movt	r0, #2
   151a8:	movt	r1, #2
   151ac:	bl	12554 <ftello64@plt+0x1210>
   151b0:	ldr	r0, [r5]
   151b4:	bl	11278 <fclose@plt>
   151b8:	mov	r4, #3
   151bc:	str	r8, [r5]
   151c0:	ldr	r3, [r7]
   151c4:	b	1377c <ftello64@plt+0x2438>
   151c8:	movw	r1, #6864	; 0x1ad0
   151cc:	ldr	r0, [r7]
   151d0:	movt	r1, #2
   151d4:	bl	12588 <ftello64@plt+0x1244>
   151d8:	subs	r5, r0, #0
   151dc:	beq	152d4 <ftello64@plt+0x3f90>
   151e0:	ldrb	r2, [sp, #203]	; 0xcb
   151e4:	ldrb	r3, [sp, #202]	; 0xca
   151e8:	ldrb	r1, [sp, #201]	; 0xc9
   151ec:	orr	r2, r3, r2, lsl #8
   151f0:	ldrb	ip, [sp, #207]	; 0xcf
   151f4:	ldrb	r3, [sp, #200]	; 0xc8
   151f8:	ldrb	r0, [sp, #206]	; 0xce
   151fc:	orr	r3, r3, r1, lsl #8
   15200:	ldrb	lr, [sp, #205]	; 0xcd
   15204:	orr	r9, r0, ip, lsl #8
   15208:	orr	r5, r3, r2, lsl #16
   1520c:	ldrb	ip, [sp, #199]	; 0xc7
   15210:	ldrb	r2, [sp, #204]	; 0xcc
   15214:	ldrb	r3, [sp, #198]	; 0xc6
   15218:	ldrb	r0, [sp, #197]	; 0xc5
   1521c:	orr	r2, r2, lr, lsl #8
   15220:	ldrb	r1, [sp, #196]	; 0xc4
   15224:	orr	r3, r3, ip, lsl #8
   15228:	orr	r2, r2, r9, lsl #16
   1522c:	ldr	ip, [sp, #80]	; 0x50
   15230:	orr	r1, r1, r0, lsl #8
   15234:	cmp	r2, #1
   15238:	orr	r3, r1, r3, lsl #16
   1523c:	orr	r4, r8, r3
   15240:	str	r2, [ip]
   15244:	beq	15280 <ftello64@plt+0x3f3c>
   15248:	ldr	r4, [sp, #36]	; 0x24
   1524c:	movw	r0, #6908	; 0x1afc
   15250:	movt	r0, #2
   15254:	ldr	r1, [r4]
   15258:	mov	r4, #3
   1525c:	bl	12554 <ftello64@plt+0x1210>
   15260:	movw	r0, #6384	; 0x18f0
   15264:	movw	r1, #8308	; 0x2074
   15268:	movt	r0, #2
   1526c:	movt	r1, #2
   15270:	bl	12554 <ftello64@plt+0x1210>
   15274:	ldr	r5, [sp, #64]	; 0x40
   15278:	ldr	r3, [r5]
   1527c:	b	1377c <ftello64@plt+0x2438>
   15280:	ldr	r0, [r7]
   15284:	mov	r2, r4
   15288:	mov	r3, r5
   1528c:	str	r8, [sp]
   15290:	bl	11284 <fseeko64@plt>
   15294:	cmp	r0, #0
   15298:	beq	15304 <ftello64@plt+0x3fc0>
   1529c:	ldr	r0, [r7]
   152a0:	mov	r4, #3
   152a4:	bl	11278 <fclose@plt>
   152a8:	str	r8, [r7]
   152ac:	bl	11230 <__errno_location@plt>
   152b0:	ldr	r0, [r0]
   152b4:	bl	111c4 <strerror@plt>
   152b8:	mov	r1, r0
   152bc:	movw	r0, #5852	; 0x16dc
   152c0:	movt	r0, #2
   152c4:	bl	12554 <ftello64@plt+0x1210>
   152c8:	ldr	r7, [sp, #64]	; 0x40
   152cc:	ldr	r3, [r7]
   152d0:	b	1377c <ftello64@plt+0x2438>
   152d4:	ldr	r0, [r7]
   152d8:	mov	r4, #11
   152dc:	bl	11278 <fclose@plt>
   152e0:	ldr	r8, [sp, #36]	; 0x24
   152e4:	movw	r0, #6872	; 0x1ad8
   152e8:	movt	r0, #2
   152ec:	str	r5, [r7]
   152f0:	ldr	r1, [r8]
   152f4:	bl	12554 <ftello64@plt+0x1210>
   152f8:	ldr	r9, [sp, #64]	; 0x40
   152fc:	ldr	r3, [r9]
   15300:	b	1377c <ftello64@plt+0x2438>
   15304:	movw	r1, #6952	; 0x1b28
   15308:	ldr	r0, [r7]
   1530c:	movt	r1, #2
   15310:	bl	12588 <ftello64@plt+0x1244>
   15314:	subs	r8, r0, #0
   15318:	bne	14930 <ftello64@plt+0x35ec>
   1531c:	ldrd	r2, [sp, #56]	; 0x38
   15320:	ldr	r0, [r7]
   15324:	subs	r2, r2, #84	; 0x54
   15328:	str	r8, [sp]
   1532c:	sbc	r3, r3, #0
   15330:	bl	11284 <fseeko64@plt>
   15334:	cmp	r0, #0
   15338:	ldr	r0, [r7]
   1533c:	beq	159d0 <ftello64@plt+0x468c>
   15340:	bl	11278 <fclose@plt>
   15344:	ldr	r9, [sp, #64]	; 0x40
   15348:	str	r8, [r7]
   1534c:	ldr	r3, [r9]
   15350:	cmp	r3, #1
   15354:	beq	15994 <ftello64@plt+0x4650>
   15358:	bl	11230 <__errno_location@plt>
   1535c:	mov	r4, #3
   15360:	ldr	r0, [r0]
   15364:	bl	111c4 <strerror@plt>
   15368:	mov	r1, r0
   1536c:	movw	r0, #5852	; 0x16dc
   15370:	movt	r0, #2
   15374:	bl	12554 <ftello64@plt+0x1210>
   15378:	ldr	ip, [sp, #64]	; 0x40
   1537c:	ldr	r3, [ip]
   15380:	b	1377c <ftello64@plt+0x2438>
   15384:	movw	r0, #8104	; 0x1fa8
   15388:	movw	r1, #8308	; 0x2074
   1538c:	movt	r0, #2
   15390:	movt	r1, #2
   15394:	ldr	fp, [sp, #40]	; 0x28
   15398:	bl	12554 <ftello64@plt+0x1210>
   1539c:	ldr	r9, [sp, #64]	; 0x40
   153a0:	mov	r4, #4
   153a4:	ldr	r3, [r9]
   153a8:	b	1377c <ftello64@plt+0x2438>
   153ac:	bl	11230 <__errno_location@plt>
   153b0:	ldr	r0, [r0]
   153b4:	bl	111c4 <strerror@plt>
   153b8:	mov	r1, r0
   153bc:	movw	r0, #8192	; 0x2000
   153c0:	movt	r0, #2
   153c4:	bl	12554 <ftello64@plt+0x1210>
   153c8:	b	149c8 <ftello64@plt+0x3684>
   153cc:	ldrh	r1, [r7, #36]	; 0x24
   153d0:	cmp	r1, #0
   153d4:	bne	15924 <ftello64@plt+0x45e0>
   153d8:	ldrh	r1, [r7, #38]	; 0x26
   153dc:	cmp	r1, #0
   153e0:	beq	153fc <ftello64@plt+0x40b8>
   153e4:	ldr	r0, [r7, #72]	; 0x48
   153e8:	mov	r2, #1
   153ec:	ldr	r3, [sl]
   153f0:	bl	11188 <fread@plt>
   153f4:	cmp	r0, #1
   153f8:	bne	14b60 <ftello64@plt+0x381c>
   153fc:	ldrh	r3, [r7, #32]
   15400:	movw	r4, #17040	; 0x4290
   15404:	ldr	r2, [r7, #76]	; 0x4c
   15408:	movt	r4, #3
   1540c:	mov	r1, #0
   15410:	strb	r1, [r2, r3]
   15414:	ldr	r3, [r4]
   15418:	cmp	r3, #3
   1541c:	beq	157d4 <ftello64@plt+0x4490>
   15420:	ldrh	r8, [r7, #4]
   15424:	and	r8, r8, #2048	; 0x800
   15428:	uxth	r8, r8
   1542c:	cmp	r8, #0
   15430:	beq	15784 <ftello64@plt+0x4440>
   15434:	ldr	r5, [r7, #76]	; 0x4c
   15438:	mov	r0, r5
   1543c:	bl	11218 <strlen@plt>
   15440:	add	r0, r0, #1
   15444:	bl	111ac <malloc@plt>
   15448:	cmp	r0, #0
   1544c:	mov	r4, r0
   15450:	str	r0, [r7, #88]	; 0x58
   15454:	beq	1575c <ftello64@plt+0x4418>
   15458:	mov	r1, r5
   1545c:	bl	11170 <strcpy@plt>
   15460:	mov	r0, r4
   15464:	bl	1d09c <ftello64@plt+0xbd58>
   15468:	subs	r4, r0, #0
   1546c:	beq	1573c <ftello64@plt+0x43f8>
   15470:	ldr	r0, [r7, #76]	; 0x4c
   15474:	mov	r8, r4
   15478:	bl	110b0 <free@plt>
   1547c:	ldr	r9, [r7, #68]	; 0x44
   15480:	ldrh	r5, [r7, #36]	; 0x24
   15484:	str	r4, [r7, #76]	; 0x4c
   15488:	movw	fp, #23888	; 0x5d50
   1548c:	movt	fp, #3
   15490:	mov	r1, r9
   15494:	mov	r2, r5
   15498:	mov	r0, #1
   1549c:	mov	r9, #0
   154a0:	str	r9, [fp]
   154a4:	bl	12d38 <ftello64@plt+0x19f4>
   154a8:	cmp	r0, #0
   154ac:	ldreq	r1, [r7, #40]	; 0x28
   154b0:	beq	15628 <ftello64@plt+0x42e4>
   154b4:	ldrd	r2, [r7, #24]
   154b8:	mvn	r4, #0
   154bc:	mov	r5, #0
   154c0:	mov	r1, #1
   154c4:	cmp	r3, r5
   154c8:	cmpeq	r2, r4
   154cc:	str	r1, [fp]
   154d0:	add	ip, r0, #4
   154d4:	bne	15528 <ftello64@plt+0x41e4>
   154d8:	ldrb	lr, [r0, #11]
   154dc:	add	ip, r0, #12
   154e0:	ldrb	r3, [r0, #10]
   154e4:	ldrb	r1, [r0, #9]
   154e8:	orr	lr, r3, lr, lsl #8
   154ec:	ldrb	r3, [r0, #8]
   154f0:	ldrb	r2, [r0, #7]
   154f4:	orr	r1, r3, r1, lsl #8
   154f8:	ldrb	r3, [r0, #6]
   154fc:	orr	r1, r1, lr, lsl #16
   15500:	str	r1, [sp, #116]	; 0x74
   15504:	ldrb	r1, [r0, #5]
   15508:	orr	r3, r3, r2, lsl #8
   1550c:	ldrb	r0, [r0, #4]
   15510:	str	r9, [sp, #112]	; 0x70
   15514:	orr	r1, r0, r1, lsl #8
   15518:	orr	r1, r1, r3, lsl #16
   1551c:	ldrd	r2, [sp, #112]	; 0x70
   15520:	orr	r2, r2, r1
   15524:	strd	r2, [r7, #24]
   15528:	ldrd	r2, [r7, #16]
   1552c:	mvn	r0, #0
   15530:	mov	r1, #0
   15534:	cmp	r3, r1
   15538:	cmpeq	r2, r0
   1553c:	bne	15590 <ftello64@plt+0x424c>
   15540:	ldrb	r1, [ip, #7]
   15544:	mov	r9, #0
   15548:	ldrb	r3, [ip, #6]
   1554c:	ldrb	r2, [ip, #5]
   15550:	orr	r1, r3, r1, lsl #8
   15554:	ldrb	r3, [ip, #4]
   15558:	ldrb	lr, [ip, #3]
   1555c:	ldrb	r0, [ip, #2]
   15560:	orr	r2, r3, r2, lsl #8
   15564:	ldrb	r3, [ip, #1]
   15568:	orr	r2, r2, r1, lsl #16
   1556c:	str	r2, [sp, #124]	; 0x7c
   15570:	orr	r0, r0, lr, lsl #8
   15574:	ldrb	r2, [ip], #8
   15578:	str	r9, [sp, #120]	; 0x78
   1557c:	orr	r3, r2, r3, lsl #8
   15580:	orr	r0, r3, r0, lsl #16
   15584:	ldrd	r2, [sp, #120]	; 0x78
   15588:	orr	r2, r2, r0
   1558c:	strd	r2, [r7, #16]
   15590:	ldrd	r2, [r7, #48]	; 0x30
   15594:	mvn	r0, #0
   15598:	mov	r1, #0
   1559c:	cmp	r3, r1
   155a0:	cmpeq	r2, r0
   155a4:	bne	155f8 <ftello64@plt+0x42b4>
   155a8:	ldrb	r1, [ip, #7]
   155ac:	ldrb	r3, [ip, #6]
   155b0:	ldrb	r2, [ip, #5]
   155b4:	orr	r1, r3, r1, lsl #8
   155b8:	ldrb	r3, [ip, #4]
   155bc:	ldrb	lr, [ip, #3]
   155c0:	ldrb	r0, [ip, #2]
   155c4:	orr	r2, r3, r2, lsl #8
   155c8:	ldrb	r3, [ip, #1]
   155cc:	orr	r2, r2, r1, lsl #16
   155d0:	str	r2, [sp, #132]	; 0x84
   155d4:	orr	r0, r0, lr, lsl #8
   155d8:	ldrb	r2, [ip], #8
   155dc:	mov	lr, #0
   155e0:	str	lr, [sp, #128]	; 0x80
   155e4:	orr	r3, r2, r3, lsl #8
   155e8:	orr	r0, r3, r0, lsl #16
   155ec:	ldrd	r2, [sp, #128]	; 0x80
   155f0:	orr	r2, r2, r0
   155f4:	strd	r2, [r7, #48]	; 0x30
   155f8:	ldr	r1, [r7, #40]	; 0x28
   155fc:	movw	r3, #65535	; 0xffff
   15600:	cmp	r1, r3
   15604:	bne	15628 <ftello64@plt+0x42e4>
   15608:	ldrb	r1, [ip, #3]
   1560c:	ldrb	r2, [ip, #2]
   15610:	ldrb	r3, [ip, #1]
   15614:	ldrb	r0, [ip]
   15618:	orr	r1, r2, r1, lsl #8
   1561c:	orr	r3, r0, r3, lsl #8
   15620:	orr	r1, r3, r1, lsl #16
   15624:	str	r1, [r7, #40]	; 0x28
   15628:	ldr	r3, [r6]
   1562c:	cmp	r3, #1
   15630:	beq	156e4 <ftello64@plt+0x43a0>
   15634:	movw	r3, #24080	; 0x5e10
   15638:	movt	r3, #3
   1563c:	ldr	r3, [r3]
   15640:	cmp	r3, #0
   15644:	beq	1565c <ftello64@plt+0x4318>
   15648:	ldrd	r2, [r7, #48]	; 0x30
   1564c:	ldrd	r4, [sp, #56]	; 0x38
   15650:	adds	r2, r2, r4
   15654:	adc	r3, r3, r5
   15658:	strd	r2, [r7, #48]	; 0x30
   1565c:	cmp	r1, #0
   15660:	bne	15688 <ftello64@plt+0x4344>
   15664:	ldr	r5, [sp, #100]	; 0x64
   15668:	cmp	r5, #0
   1566c:	bne	156f8 <ftello64@plt+0x43b4>
   15670:	ldr	r2, [r7, #48]	; 0x30
   15674:	ldr	r3, [r7, #52]	; 0x34
   15678:	ldr	r4, [sp, #24]
   1567c:	mov	ip, #1
   15680:	str	ip, [sp, #100]	; 0x64
   15684:	stm	r4, {r2, r3}
   15688:	ldr	r5, [sp, #20]
   1568c:	mov	r4, #0
   15690:	str	r8, [r7, #60]	; 0x3c
   15694:	mov	r0, r8
   15698:	str	r8, [r7, #80]	; 0x50
   1569c:	ldr	r3, [r5]
   156a0:	str	r4, [r7, #100]	; 0x64
   156a4:	str	r4, [r7, #104]	; 0x68
   156a8:	add	r3, r3, #1
   156ac:	str	r3, [r5]
   156b0:	bl	11218 <strlen@plt>
   156b4:	add	r0, r0, #1
   156b8:	bl	111ac <malloc@plt>
   156bc:	cmp	r0, r4
   156c0:	str	r0, [r7, #84]	; 0x54
   156c4:	beq	15714 <ftello64@plt+0x43d0>
   156c8:	mov	r1, r8
   156cc:	bl	11170 <strcpy@plt>
   156d0:	ldr	r8, [sp, #84]	; 0x54
   156d4:	str	r7, [r8]
   156d8:	str	r4, [r7, #116]!	; 0x74
   156dc:	str	r7, [sp, #84]	; 0x54
   156e0:	b	149dc <ftello64@plt+0x3698>
   156e4:	ldr	r4, [sp, #80]	; 0x50
   156e8:	ldr	r3, [r4]
   156ec:	cmp	r3, #1
   156f0:	bne	15634 <ftello64@plt+0x42f0>
   156f4:	b	15648 <ftello64@plt+0x4304>
   156f8:	ldr	r9, [sp, #24]
   156fc:	ldrd	r2, [r7, #48]	; 0x30
   15700:	ldrd	r4, [r9]
   15704:	cmp	r3, r5
   15708:	cmpeq	r2, r4
   1570c:	bcs	15688 <ftello64@plt+0x4344>
   15710:	b	15678 <ftello64@plt+0x4334>
   15714:	movw	r0, #8216	; 0x2018
   15718:	movw	r1, #8308	; 0x2074
   1571c:	movt	r0, #2
   15720:	movt	r1, #2
   15724:	ldr	fp, [sp, #40]	; 0x28
   15728:	bl	12554 <ftello64@plt+0x1210>
   1572c:	ldr	r7, [sp, #64]	; 0x40
   15730:	mov	r4, #4
   15734:	ldr	r3, [r7]
   15738:	b	1377c <ftello64@plt+0x2438>
   1573c:	movw	r0, #8256	; 0x2040
   15740:	ldr	r1, [r7, #88]	; 0x58
   15744:	movt	r0, #2
   15748:	bl	12554 <ftello64@plt+0x1210>
   1574c:	ldr	r8, [r7, #76]	; 0x4c
   15750:	ldr	r9, [r7, #68]	; 0x44
   15754:	ldrh	r5, [r7, #36]	; 0x24
   15758:	b	15488 <ftello64@plt+0x4144>
   1575c:	movw	r0, #8216	; 0x2018
   15760:	movw	r1, #8308	; 0x2074
   15764:	movt	r0, #2
   15768:	movt	r1, #2
   1576c:	ldr	fp, [sp, #40]	; 0x28
   15770:	bl	12554 <ftello64@plt+0x1210>
   15774:	ldr	r8, [sp, #64]	; 0x40
   15778:	mov	r4, #4
   1577c:	ldr	r3, [r8]
   15780:	b	1377c <ftello64@plt+0x2438>
   15784:	ldr	r9, [r7, #68]	; 0x44
   15788:	movw	r0, #28789	; 0x7075
   1578c:	ldrh	r5, [r7, #36]	; 0x24
   15790:	mov	r1, r9
   15794:	mov	r2, r5
   15798:	bl	12d38 <ftello64@plt+0x19f4>
   1579c:	str	r8, [r7, #88]	; 0x58
   157a0:	cmp	r0, #0
   157a4:	ldreq	r8, [r7, #76]	; 0x4c
   157a8:	beq	15488 <ftello64@plt+0x4144>
   157ac:	ldrb	r3, [r0, #4]
   157b0:	ldrb	r9, [r0, #3]
   157b4:	cmp	r3, #1
   157b8:	ldrb	r3, [r0, #2]
   157bc:	orr	r9, r3, r9, lsl #8
   157c0:	bls	157e4 <ftello64@plt+0x44a0>
   157c4:	movw	r0, #5504	; 0x1580
   157c8:	ldr	r1, [r7, #84]	; 0x54
   157cc:	movt	r0, #2
   157d0:	bl	12554 <ftello64@plt+0x1210>
   157d4:	ldr	r8, [r7, #76]	; 0x4c
   157d8:	ldr	r9, [r7, #68]	; 0x44
   157dc:	ldrh	r5, [r7, #36]	; 0x24
   157e0:	b	15488 <ftello64@plt+0x4144>
   157e4:	ldrb	fp, [r0, #8]
   157e8:	add	r8, r0, #9
   157ec:	ldrb	r1, [r0, #7]
   157f0:	ldrb	r2, [r0, #6]
   157f4:	orr	fp, r1, fp, lsl #8
   157f8:	ldr	r1, [r7, #76]	; 0x4c
   157fc:	ldrb	r3, [r0, #5]
   15800:	mov	r0, r1
   15804:	orr	r3, r3, r2, lsl #8
   15808:	str	r1, [sp, #16]
   1580c:	orr	fp, r3, fp, lsl #16
   15810:	bl	11218 <strlen@plt>
   15814:	add	r0, r0, #1
   15818:	bl	111ac <malloc@plt>
   1581c:	ldr	r1, [sp, #16]
   15820:	subs	r5, r0, #0
   15824:	bne	1583c <ftello64@plt+0x44f8>
   15828:	movw	r1, #5552	; 0x15b0
   1582c:	mov	r0, #4
   15830:	movt	r1, #2
   15834:	bl	123cc <ftello64@plt+0x1088>
   15838:	ldr	r1, [r7, #76]	; 0x4c
   1583c:	mov	r0, r5
   15840:	bl	110f8 <stpcpy@plt>
   15844:	mov	r1, r5
   15848:	rsb	r2, r5, r0
   1584c:	mov	r0, #0
   15850:	bl	1f300 <ftello64@plt+0xdfbc>
   15854:	mov	r3, r0
   15858:	mov	r0, r5
   1585c:	str	r3, [sp, #16]
   15860:	bl	110b0 <free@plt>
   15864:	ldr	r3, [sp, #16]
   15868:	cmp	fp, r3
   1586c:	beq	15aa4 <ftello64@plt+0x4760>
   15870:	movw	r1, #8280	; 0x2058
   15874:	mov	r0, #1
   15878:	movt	r1, #2
   1587c:	ldr	r2, [r4]
   15880:	bl	11260 <__printf_chk@plt>
   15884:	ldr	r3, [r4]
   15888:	cmp	r3, #1
   1588c:	beq	15a84 <ftello64@plt+0x4740>
   15890:	cmp	r3, #0
   15894:	bne	157d4 <ftello64@plt+0x4490>
   15898:	ldr	r2, [r7, #84]	; 0x54
   1589c:	movw	r4, #24636	; 0x603c
   158a0:	movt	r4, #3
   158a4:	mov	r1, #1
   158a8:	movw	r3, #5620	; 0x15f4
   158ac:	movt	r3, #2
   158b0:	str	r2, [sp]
   158b4:	mov	r0, r4
   158b8:	movw	r2, #5105	; 0x13f1
   158bc:	bl	11248 <__sprintf_chk@plt>
   158c0:	mov	r0, r4
   158c4:	bl	11218 <strlen@plt>
   158c8:	mov	r2, #72	; 0x48
   158cc:	movw	r1, #5656	; 0x1618
   158d0:	movt	r1, #2
   158d4:	add	r3, r4, r0
   158d8:	mov	r0, r3
   158dc:	bl	110d4 <memcpy@plt>
   158e0:	mov	r2, #74	; 0x4a
   158e4:	movw	r1, #5728	; 0x1660
   158e8:	movt	r1, #2
   158ec:	add	r0, r0, #71	; 0x47
   158f0:	bl	110d4 <memcpy@plt>
   158f4:	mov	r0, r4
   158f8:	movw	r1, #8308	; 0x2074
   158fc:	movt	r1, #2
   15900:	bl	12554 <ftello64@plt+0x1210>
   15904:	movw	r1, #5804	; 0x16ac
   15908:	mov	r0, #3
   1590c:	movt	r1, #2
   15910:	bl	123cc <ftello64@plt+0x1088>
   15914:	ldr	r8, [r7, #76]	; 0x4c
   15918:	ldr	r9, [r7, #68]	; 0x44
   1591c:	ldrh	r5, [r7, #36]	; 0x24
   15920:	b	15488 <ftello64@plt+0x4144>
   15924:	ldr	r3, [r3]
   15928:	ldr	r0, [r7, #68]	; 0x44
   1592c:	bl	11188 <fread@plt>
   15930:	cmp	r0, #1
   15934:	bne	14b60 <ftello64@plt+0x381c>
   15938:	b	153d8 <ftello64@plt+0x4094>
   1593c:	mov	r0, r5
   15940:	bl	111ac <malloc@plt>
   15944:	cmp	r0, #0
   15948:	str	r0, [r7, #72]	; 0x48
   1594c:	bne	14b38 <ftello64@plt+0x37f4>
   15950:	ldr	r7, [sp, #64]	; 0x40
   15954:	mov	r4, #4
   15958:	ldr	fp, [sp, #40]	; 0x28
   1595c:	ldr	r3, [r7]
   15960:	b	1377c <ftello64@plt+0x2438>
   15964:	movw	r0, #7684	; 0x1e04
   15968:	movw	r1, #8308	; 0x2074
   1596c:	movt	r0, #2
   15970:	movt	r1, #2
   15974:	bl	12554 <ftello64@plt+0x1210>
   15978:	b	13f64 <ftello64@plt+0x2c20>
   1597c:	movw	r0, #7636	; 0x1dd4
   15980:	movw	r1, #8308	; 0x2074
   15984:	movt	r0, #2
   15988:	movt	r1, #2
   1598c:	bl	12554 <ftello64@plt+0x1210>
   15990:	b	13f64 <ftello64@plt+0x2c20>
   15994:	bl	11230 <__errno_location@plt>
   15998:	mov	r4, #3
   1599c:	ldr	r0, [r0]
   159a0:	bl	111c4 <strerror@plt>
   159a4:	mov	r1, r0
   159a8:	movw	r0, #6960	; 0x1b30
   159ac:	movt	r0, #2
   159b0:	bl	12554 <ftello64@plt+0x1210>
   159b4:	movw	r0, #6384	; 0x18f0
   159b8:	movw	r1, #8308	; 0x2074
   159bc:	movt	r0, #2
   159c0:	movt	r1, #2
   159c4:	bl	12554 <ftello64@plt+0x1210>
   159c8:	ldr	r3, [r9]
   159cc:	b	1377c <ftello64@plt+0x2438>
   159d0:	bl	12684 <ftello64@plt+0x1340>
   159d4:	cmp	r0, #0
   159d8:	beq	159f0 <ftello64@plt+0x46ac>
   159dc:	movw	r0, #6952	; 0x1b28
   159e0:	movt	r0, #2
   159e4:	bl	12858 <ftello64@plt+0x1514>
   159e8:	cmp	r0, #0
   159ec:	bne	15a28 <ftello64@plt+0x46e4>
   159f0:	movw	r0, #7000	; 0x1b58
   159f4:	movw	r1, #8308	; 0x2074
   159f8:	movt	r0, #2
   159fc:	movt	r1, #2
   15a00:	bl	12554 <ftello64@plt+0x1210>
   15a04:	movw	r0, #6384	; 0x18f0
   15a08:	movw	r1, #8308	; 0x2074
   15a0c:	movt	r0, #2
   15a10:	movt	r1, #2
   15a14:	mov	r4, #3
   15a18:	bl	12554 <ftello64@plt+0x1210>
   15a1c:	ldr	r5, [sp, #64]	; 0x40
   15a20:	ldr	r3, [r5]
   15a24:	b	1377c <ftello64@plt+0x2438>
   15a28:	ldr	r0, [sl]
   15a2c:	bl	11344 <ftello64@plt>
   15a30:	subs	r0, r0, r4
   15a34:	sbc	r1, r1, r5
   15a38:	subs	r4, r0, #4
   15a3c:	sbc	r5, r1, #0
   15a40:	strd	r4, [sp, #56]	; 0x38
   15a44:	b	147b8 <ftello64@plt+0x3474>
   15a48:	mov	r0, r8
   15a4c:	bl	111ac <malloc@plt>
   15a50:	cmp	r0, #0
   15a54:	str	r0, [r7, #68]	; 0x44
   15a58:	bne	14b30 <ftello64@plt+0x37ec>
   15a5c:	ldr	r5, [sp, #64]	; 0x40
   15a60:	mov	r4, #4
   15a64:	ldr	fp, [sp, #40]	; 0x28
   15a68:	ldr	r3, [r5]
   15a6c:	b	1377c <ftello64@plt+0x2438>
   15a70:	ldr	r4, [sp, #64]	; 0x40
   15a74:	ldr	fp, [sp, #40]	; 0x28
   15a78:	ldr	r3, [r4]
   15a7c:	mov	r4, #4
   15a80:	b	1377c <ftello64@plt+0x2438>
   15a84:	movw	r0, #5568	; 0x15c0
   15a88:	ldr	r1, [r7, #84]	; 0x54
   15a8c:	movt	r0, #2
   15a90:	bl	12554 <ftello64@plt+0x1210>
   15a94:	ldr	r8, [r7, #76]	; 0x4c
   15a98:	ldr	r9, [r7, #68]	; 0x44
   15a9c:	ldrh	r5, [r7, #36]	; 0x24
   15aa0:	b	15488 <ftello64@plt+0x4144>
   15aa4:	sub	r5, r9, #5
   15aa8:	uxth	r5, r5
   15aac:	cmp	r5, #0
   15ab0:	bne	15ae4 <ftello64@plt+0x47a0>
   15ab4:	ldrh	r0, [r7, #32]
   15ab8:	add	r0, r0, #1
   15abc:	bl	111ac <malloc@plt>
   15ac0:	subs	r4, r0, #0
   15ac4:	beq	157d4 <ftello64@plt+0x4490>
   15ac8:	ldr	r1, [r7, #60]	; 0x3c
   15acc:	bl	11170 <strcpy@plt>
   15ad0:	ldr	r8, [r7, #76]	; 0x4c
   15ad4:	ldr	r9, [r7, #68]	; 0x44
   15ad8:	ldrh	r5, [r7, #36]	; 0x24
   15adc:	str	r4, [r7, #88]	; 0x58
   15ae0:	b	15488 <ftello64@plt+0x4144>
   15ae4:	add	r0, r5, #1
   15ae8:	bl	111ac <malloc@plt>
   15aec:	subs	r4, r0, #0
   15af0:	beq	157d4 <ftello64@plt+0x4490>
   15af4:	mov	r1, r8
   15af8:	mov	r2, r5
   15afc:	bl	11254 <strncpy@plt>
   15b00:	mov	r3, #0
   15b04:	strb	r3, [r4, r5]
   15b08:	b	15ad0 <ftello64@plt+0x478c>
   15b0c:	muleq	r2, r8, lr
   15b10:	ldrdeq	r4, [r3], -r7
   15b14:	ldrdeq	r4, [r3], -fp
   15b18:	ldr	r3, [r0, #60]	; 0x3c
   15b1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15b20:	mov	r9, r1
   15b24:	ldrb	r1, [r3]
   15b28:	sub	sp, sp, #20
   15b2c:	mov	r6, r0
   15b30:	ldrh	r7, [r0, #32]
   15b34:	subs	r1, r1, #45	; 0x2d
   15b38:	ldrbeq	r1, [r3, #1]
   15b3c:	rsbs	r1, r1, #1
   15b40:	movcc	r1, #0
   15b44:	cmp	r9, #0
   15b48:	bne	15c80 <ftello64@plt+0x493c>
   15b4c:	ldrd	r2, [r0, #16]
   15b50:	mvn	r4, #0
   15b54:	mov	r5, #0
   15b58:	movw	r8, #23888	; 0x5d50
   15b5c:	cmp	r3, r5
   15b60:	cmpeq	r2, r4
   15b64:	movt	r8, #3
   15b68:	str	r9, [r8]
   15b6c:	bls	15ffc <ftello64@plt+0x4cb8>
   15b70:	movw	r3, #17048	; 0x4298
   15b74:	movt	r3, #3
   15b78:	ldr	r3, [r3]
   15b7c:	cmp	r3, #0
   15b80:	bne	15ba4 <ftello64@plt+0x4860>
   15b84:	ldr	r1, [r6, #84]	; 0x54
   15b88:	movw	r0, #8408	; 0x20d8
   15b8c:	movt	r0, #2
   15b90:	bl	12554 <ftello64@plt+0x1210>
   15b94:	movw	r1, #8424	; 0x20e8
   15b98:	mov	r0, #6
   15b9c:	movt	r1, #2
   15ba0:	bl	123cc <ftello64@plt+0x1088>
   15ba4:	ldrh	r3, [r6, #2]
   15ba8:	mov	r2, #1
   15bac:	str	r2, [r8]
   15bb0:	cmp	r3, #44	; 0x2c
   15bb4:	movls	r3, #45	; 0x2d
   15bb8:	strhls	r3, [r6, #2]
   15bbc:	ldrh	r0, [r6, #34]	; 0x22
   15bc0:	cmp	r0, #0
   15bc4:	beq	165d0 <ftello64@plt+0x528c>
   15bc8:	ldr	fp, [r6, #64]	; 0x40
   15bcc:	cmp	fp, #0
   15bd0:	beq	165d0 <ftello64@plt+0x528c>
   15bd4:	sub	r2, r0, #4
   15bd8:	mov	sl, r0
   15bdc:	add	r2, fp, r2
   15be0:	cmp	fp, r2
   15be4:	bcs	15c40 <ftello64@plt+0x48fc>
   15be8:	ldrb	r1, [fp, #1]
   15bec:	mov	r4, fp
   15bf0:	ldrb	r3, [fp]
   15bf4:	ldrb	r5, [fp, #3]
   15bf8:	orr	r1, r3, r1, lsl #8
   15bfc:	ldrb	r3, [fp, #2]
   15c00:	cmp	r1, #1
   15c04:	orr	r5, r3, r5, lsl #8
   15c08:	bne	15c30 <ftello64@plt+0x48ec>
   15c0c:	b	167f0 <ftello64@plt+0x54ac>
   15c10:	ldrb	r1, [r4, #1]
   15c14:	ldrb	r3, [r4]
   15c18:	ldrb	r5, [r4, #3]
   15c1c:	orr	r1, r3, r1, lsl #8
   15c20:	ldrb	r3, [r4, #2]
   15c24:	cmp	r1, #1
   15c28:	orr	r5, r3, r5, lsl #8
   15c2c:	beq	167f0 <ftello64@plt+0x54ac>
   15c30:	add	r5, r5, #4
   15c34:	add	r4, r4, r5
   15c38:	cmp	r4, r2
   15c3c:	bcc	15c10 <ftello64@plt+0x48cc>
   15c40:	add	r0, r0, #20
   15c44:	bl	111ac <malloc@plt>
   15c48:	subs	r4, r0, #0
   15c4c:	beq	169ac <ftello64@plt+0x5668>
   15c50:	mov	r1, fp
   15c54:	mov	r2, sl
   15c58:	mov	r0, r4
   15c5c:	bl	110a4 <memmove@plt>
   15c60:	ldr	r0, [r6, #64]	; 0x40
   15c64:	bl	110b0 <free@plt>
   15c68:	ldrh	r3, [r6, #34]	; 0x22
   15c6c:	str	r4, [r6, #64]	; 0x40
   15c70:	add	r4, r4, r3
   15c74:	add	r3, r3, #20
   15c78:	strh	r3, [r6, #34]	; 0x22
   15c7c:	b	165f0 <ftello64@plt+0x52ac>
   15c80:	ldrd	r4, [r0, #16]
   15c84:	mvn	r2, #0
   15c88:	mov	r3, #0
   15c8c:	movw	r8, #23888	; 0x5d50
   15c90:	cmp	r5, r3
   15c94:	cmpeq	r4, r2
   15c98:	movt	r8, #3
   15c9c:	mov	r0, #0
   15ca0:	ldr	sl, [r8]
   15ca4:	str	r0, [r8]
   15ca8:	bls	16034 <ftello64@plt+0x4cf0>
   15cac:	movw	r4, #17048	; 0x4298
   15cb0:	movt	r4, #3
   15cb4:	movw	r5, #23888	; 0x5d50
   15cb8:	mov	r2, #1
   15cbc:	ldr	r3, [r4]
   15cc0:	movt	r5, #3
   15cc4:	str	r2, [r8]
   15cc8:	cmp	r3, #0
   15ccc:	bne	16074 <ftello64@plt+0x4d30>
   15cd0:	ldr	r1, [r6, #84]	; 0x54
   15cd4:	movw	r0, #8408	; 0x20d8
   15cd8:	movt	r0, #2
   15cdc:	bl	12554 <ftello64@plt+0x1210>
   15ce0:	movw	r1, #8748	; 0x222c
   15ce4:	mov	r0, #6
   15ce8:	movt	r1, #2
   15cec:	bl	123cc <ftello64@plt+0x1088>
   15cf0:	cmp	sl, #0
   15cf4:	ldr	r1, [r5]
   15cf8:	beq	160bc <ftello64@plt+0x4d78>
   15cfc:	cmp	r1, #0
   15d00:	beq	15d24 <ftello64@plt+0x49e0>
   15d04:	ldrh	r0, [r6, #2]
   15d08:	movw	r3, #23884	; 0x5d4c
   15d0c:	movt	r3, #3
   15d10:	mov	r2, #1
   15d14:	cmp	r0, #44	; 0x2c
   15d18:	str	r2, [r3]
   15d1c:	movls	r3, #45	; 0x2d
   15d20:	strhls	r3, [r6, #2]
   15d24:	cmp	sl, #0
   15d28:	beq	15d40 <ftello64@plt+0x49fc>
   15d2c:	cmp	r1, #1
   15d30:	orreq	r1, sl, #1
   15d34:	orrne	r1, r1, sl
   15d38:	movne	r3, #20
   15d3c:	strhne	r3, [r6, #2]
   15d40:	cmp	r1, #0
   15d44:	bne	15bbc <ftello64@plt+0x4878>
   15d48:	ldr	r0, [r6, #88]	; 0x58
   15d4c:	cmp	r0, #0
   15d50:	beq	16698 <ftello64@plt+0x5354>
   15d54:	movw	r3, #23872	; 0x5d40
   15d58:	movt	r3, #3
   15d5c:	ldr	r3, [r3]
   15d60:	cmp	r3, #0
   15d64:	bne	160c8 <ftello64@plt+0x4d84>
   15d68:	movw	r3, #24060	; 0x5dfc
   15d6c:	movt	r3, #3
   15d70:	ldr	r3, [r3]
   15d74:	cmp	r3, #0
   15d78:	bne	160c8 <ftello64@plt+0x4d84>
   15d7c:	ldrh	r3, [r6, #4]
   15d80:	tst	r3, #2048	; 0x800
   15d84:	beq	160e8 <ftello64@plt+0x4da4>
   15d88:	bl	11218 <strlen@plt>
   15d8c:	mov	r4, #1
   15d90:	uxth	r7, r0
   15d94:	mov	r0, #1024	; 0x400
   15d98:	bl	111ac <malloc@plt>
   15d9c:	subs	sl, r0, #0
   15da0:	beq	16998 <ftello64@plt+0x5654>
   15da4:	mov	r2, #80	; 0x50
   15da8:	mov	r3, #75	; 0x4b
   15dac:	strb	r2, [sl]
   15db0:	mov	r2, #3
   15db4:	strb	r3, [sl, #1]
   15db8:	mov	r3, #4
   15dbc:	strb	r2, [sl, #2]
   15dc0:	strb	r3, [sl, #3]
   15dc4:	ldrh	r3, [r6, #2]
   15dc8:	ldr	r2, [r8]
   15dcc:	strb	r3, [sl, #4]
   15dd0:	lsr	r3, r3, #8
   15dd4:	strb	r3, [sl, #5]
   15dd8:	cmp	r2, #0
   15ddc:	ldrh	r3, [r6, #46]	; 0x2e
   15de0:	strb	r3, [sl, #6]
   15de4:	lsr	r3, r3, #8
   15de8:	strb	r3, [sl, #7]
   15dec:	ldrh	r3, [r6, #6]
   15df0:	strb	r3, [sl, #8]
   15df4:	lsr	r3, r3, #8
   15df8:	strb	r3, [sl, #9]
   15dfc:	ldr	r3, [r6, #8]
   15e00:	ubfx	r2, r3, #8, #8
   15e04:	strb	r2, [sl, #11]
   15e08:	lsr	r2, r3, #16
   15e0c:	strb	r3, [sl, #10]
   15e10:	strb	r2, [sl, #12]
   15e14:	lsr	r2, r2, #8
   15e18:	strb	r2, [sl, #13]
   15e1c:	ldr	r3, [r6, #12]
   15e20:	ubfx	r2, r3, #8, #8
   15e24:	strb	r2, [sl, #15]
   15e28:	lsr	r2, r3, #16
   15e2c:	strb	r3, [sl, #14]
   15e30:	strb	r2, [sl, #16]
   15e34:	lsr	r2, r2, #8
   15e38:	strb	r2, [sl, #17]
   15e3c:	beq	16404 <ftello64@plt+0x50c0>
   15e40:	mvn	r3, #0
   15e44:	strb	r3, [sl, #18]
   15e48:	strb	r3, [sl, #19]
   15e4c:	strb	r3, [sl, #20]
   15e50:	strb	r3, [sl, #21]
   15e54:	strb	r3, [sl, #22]
   15e58:	strb	r3, [sl, #23]
   15e5c:	strb	r3, [sl, #24]
   15e60:	strb	r3, [sl, #25]
   15e64:	lsr	r3, r7, #8
   15e68:	strb	r7, [sl, #26]
   15e6c:	strb	r3, [sl, #27]
   15e70:	cmp	r4, #0
   15e74:	ldrh	r3, [r6, #34]	; 0x22
   15e78:	strb	r3, [sl, #28]
   15e7c:	lsr	r3, r3, #8
   15e80:	strb	r3, [sl, #29]
   15e84:	beq	161fc <ftello64@plt+0x4eb8>
   15e88:	ldr	r3, [r6, #88]	; 0x58
   15e8c:	cmp	r3, #0
   15e90:	beq	167ac <ftello64@plt+0x5468>
   15e94:	add	r8, r7, #30
   15e98:	cmp	r8, #1024	; 0x400
   15e9c:	bcs	16724 <ftello64@plt+0x53e0>
   15ea0:	cmp	r7, #0
   15ea4:	mov	fp, #1024	; 0x400
   15ea8:	beq	15f9c <ftello64@plt+0x4c58>
   15eac:	add	r1, sl, #30
   15eb0:	add	r2, r3, #8
   15eb4:	add	ip, sl, #38	; 0x26
   15eb8:	orr	r0, r1, r3
   15ebc:	cmp	r1, r2
   15ec0:	cmpcc	r3, ip
   15ec4:	movcc	r2, #0
   15ec8:	movcs	r2, #1
   15ecc:	cmp	r7, #10
   15ed0:	movls	r2, #0
   15ed4:	andhi	r2, r2, #1
   15ed8:	tst	r0, #7
   15edc:	movne	r2, #0
   15ee0:	andeq	r2, r2, #1
   15ee4:	cmp	r2, #0
   15ee8:	beq	167d4 <ftello64@plt+0x5490>
   15eec:	lsr	ip, r7, #3
   15ef0:	sub	lr, r3, #8
   15ef4:	mov	r0, #0
   15ef8:	lsl	r2, ip, #3
   15efc:	add	r0, r0, #1
   15f00:	ldrd	r4, [lr, #8]!
   15f04:	cmp	ip, r0
   15f08:	strd	r4, [r1], #8
   15f0c:	bhi	15efc <ftello64@plt+0x4bb8>
   15f10:	cmp	r7, r2
   15f14:	beq	15f9c <ftello64@plt+0x4c58>
   15f18:	ldrb	ip, [r3, ip, lsl #3]
   15f1c:	add	r0, r2, #1
   15f20:	add	r1, sl, r2
   15f24:	cmp	r0, r7
   15f28:	strb	ip, [r1, #30]
   15f2c:	bcs	15f9c <ftello64@plt+0x4c58>
   15f30:	ldrb	ip, [r3, r0]
   15f34:	add	r0, r2, #2
   15f38:	cmp	r7, r0
   15f3c:	strb	ip, [r1, #31]
   15f40:	bls	15f9c <ftello64@plt+0x4c58>
   15f44:	ldrb	ip, [r3, r0]
   15f48:	add	r0, r2, #3
   15f4c:	cmp	r0, r7
   15f50:	strb	ip, [r1, #32]
   15f54:	bcs	15f9c <ftello64@plt+0x4c58>
   15f58:	ldrb	ip, [r3, r0]
   15f5c:	add	r0, r2, #4
   15f60:	cmp	r7, r0
   15f64:	strb	ip, [r1, #33]	; 0x21
   15f68:	bls	15f9c <ftello64@plt+0x4c58>
   15f6c:	ldrb	ip, [r3, r0]
   15f70:	add	r0, r2, #5
   15f74:	cmp	r7, r0
   15f78:	strb	ip, [r1, #34]	; 0x22
   15f7c:	bls	15f9c <ftello64@plt+0x4c58>
   15f80:	add	r2, r2, #6
   15f84:	ldrb	ip, [r3, r0]
   15f88:	cmp	r2, r7
   15f8c:	strb	ip, [r1, #35]	; 0x23
   15f90:	ldrbcc	r3, [r3, r2]
   15f94:	addcc	r0, sl, r0
   15f98:	strbcc	r3, [r0, #31]
   15f9c:	ldrh	r4, [r6, #34]	; 0x22
   15fa0:	cmp	r4, #0
   15fa4:	bne	16324 <ftello64@plt+0x4fe0>
   15fa8:	cmp	r9, #1
   15fac:	bne	161cc <ftello64@plt+0x4e88>
   15fb0:	movw	r3, #23704	; 0x5c98
   15fb4:	movt	r3, #3
   15fb8:	ldr	r3, [r3]
   15fbc:	cmp	r3, #1
   15fc0:	beq	166b8 <ftello64@plt+0x5374>
   15fc4:	movw	r3, #23828	; 0x5d14
   15fc8:	movt	r3, #3
   15fcc:	mov	r1, r9
   15fd0:	mov	r0, sl
   15fd4:	ldr	r3, [r3]
   15fd8:	mov	r2, r8
   15fdc:	bl	1114c <fwrite@plt>
   15fe0:	cmp	r0, r8
   15fe4:	beq	161e8 <ftello64@plt+0x4ea4>
   15fe8:	mov	r0, sl
   15fec:	bl	110b0 <free@plt>
   15ff0:	mov	r0, #10
   15ff4:	add	sp, sp, #20
   15ff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15ffc:	ldrd	r2, [r0, #24]
   16000:	cmp	r3, r5
   16004:	cmpeq	r2, r4
   16008:	bhi	15b70 <ftello64@plt+0x482c>
   1600c:	movw	r3, #17048	; 0x4298
   16010:	movt	r3, #3
   16014:	ldr	r3, [r3]
   16018:	cmp	r3, #1
   1601c:	beq	15ba4 <ftello64@plt+0x4860>
   16020:	cmp	r3, #0
   16024:	beq	15d48 <ftello64@plt+0x4a04>
   16028:	cmp	r1, #0
   1602c:	bne	15ba4 <ftello64@plt+0x4860>
   16030:	b	15d48 <ftello64@plt+0x4a04>
   16034:	ldrd	r4, [r6, #24]
   16038:	cmp	r5, r3
   1603c:	cmpeq	r4, r2
   16040:	bhi	15cac <ftello64@plt+0x4968>
   16044:	movw	r4, #17048	; 0x4298
   16048:	movt	r4, #3
   1604c:	ldr	r3, [r4]
   16050:	cmp	r3, #1
   16054:	beq	1606c <ftello64@plt+0x4d28>
   16058:	cmp	r3, #0
   1605c:	moveq	r1, r3
   16060:	beq	15d24 <ftello64@plt+0x49e0>
   16064:	cmp	r1, #0
   16068:	beq	15d24 <ftello64@plt+0x49e0>
   1606c:	mov	r3, #1
   16070:	str	r3, [r8]
   16074:	cmp	sl, #0
   16078:	movne	r1, #1
   1607c:	bne	15d04 <ftello64@plt+0x49c0>
   16080:	ldr	r1, [r6, #84]	; 0x54
   16084:	movw	r0, #8408	; 0x20d8
   16088:	movt	r0, #2
   1608c:	bl	12554 <ftello64@plt+0x1210>
   16090:	ldr	r3, [r4]
   16094:	cmp	r3, #0
   16098:	movweq	r1, #8476	; 0x211c
   1609c:	movwne	r1, #8540	; 0x215c
   160a0:	moveq	r0, #6
   160a4:	movne	r0, #6
   160a8:	movteq	r1, #2
   160ac:	movtne	r1, #2
   160b0:	bl	123cc <ftello64@plt+0x1088>
   160b4:	ldr	r1, [r8]
   160b8:	b	15cfc <ftello64@plt+0x49b8>
   160bc:	cmp	r1, #1
   160c0:	bne	15cfc <ftello64@plt+0x49b8>
   160c4:	b	16080 <ftello64@plt+0x4d3c>
   160c8:	ldrh	r3, [r6, #4]
   160cc:	ldrh	r2, [r6, #46]	; 0x2e
   160d0:	orr	r3, r3, #2048	; 0x800
   160d4:	strh	r3, [r6, #4]
   160d8:	tst	r3, #2048	; 0x800
   160dc:	orr	r2, r2, #2048	; 0x800
   160e0:	strh	r2, [r6, #46]	; 0x2e
   160e4:	bne	15d88 <ftello64@plt+0x4a44>
   160e8:	bl	11218 <strlen@plt>
   160ec:	ldrh	lr, [r6, #34]	; 0x22
   160f0:	cmp	lr, #0
   160f4:	uxth	r0, r0
   160f8:	str	r0, [sp, #8]
   160fc:	add	sl, r0, #9
   16100:	uxth	sl, sl
   16104:	beq	16460 <ftello64@plt+0x511c>
   16108:	ldr	r1, [r6, #64]	; 0x40
   1610c:	cmp	r1, #0
   16110:	beq	16460 <ftello64@plt+0x511c>
   16114:	sub	fp, lr, #4
   16118:	str	lr, [sp, #12]
   1611c:	add	ip, r1, fp
   16120:	cmp	ip, r1
   16124:	bls	1618c <ftello64@plt+0x4e48>
   16128:	ldrb	r2, [r1, #1]
   1612c:	movw	r0, #28789	; 0x7075
   16130:	ldrb	r3, [r1]
   16134:	mov	r4, r1
   16138:	ldrb	r5, [r1, #3]
   1613c:	orr	r3, r3, r2, lsl #8
   16140:	ldrb	r2, [r1, #2]
   16144:	sxth	r3, r3
   16148:	orr	r5, r2, r5, lsl #8
   1614c:	cmp	r3, r0
   16150:	bne	1617c <ftello64@plt+0x4e38>
   16154:	b	16878 <ftello64@plt+0x5534>
   16158:	ldrb	r2, [r4, #1]
   1615c:	ldrb	r3, [r4]
   16160:	ldrb	r5, [r4, #3]
   16164:	orr	r3, r3, r2, lsl #8
   16168:	ldrb	r2, [r4, #2]
   1616c:	sxth	r3, r3
   16170:	orr	r5, r2, r5, lsl #8
   16174:	cmp	r3, r0
   16178:	beq	16878 <ftello64@plt+0x5534>
   1617c:	add	r5, r5, #4
   16180:	add	r4, r4, r5
   16184:	cmp	ip, r4
   16188:	bhi	16158 <ftello64@plt+0x4e14>
   1618c:	add	r0, sl, lr
   16190:	str	r1, [sp, #4]
   16194:	bl	111ac <malloc@plt>
   16198:	ldr	r1, [sp, #4]
   1619c:	subs	r4, r0, #0
   161a0:	beq	169c8 <ftello64@plt+0x5684>
   161a4:	ldr	r2, [sp, #12]
   161a8:	mov	r0, r4
   161ac:	bl	110a4 <memmove@plt>
   161b0:	ldr	r0, [r6, #64]	; 0x40
   161b4:	bl	110b0 <free@plt>
   161b8:	ldrh	r3, [r6, #34]	; 0x22
   161bc:	str	r4, [r6, #64]	; 0x40
   161c0:	add	sl, sl, r3
   161c4:	add	r4, r4, r3
   161c8:	b	16478 <ftello64@plt+0x5134>
   161cc:	mov	r1, #1
   161d0:	mov	r0, sl
   161d4:	mov	r3, r1
   161d8:	mov	r2, r8
   161dc:	bl	1b188 <ftello64@plt+0x9e44>
   161e0:	cmp	r0, r8
   161e4:	bne	15fe8 <ftello64@plt+0x4ca4>
   161e8:	mov	r0, sl
   161ec:	bl	110b0 <free@plt>
   161f0:	mov	r0, #0
   161f4:	add	sp, sp, #20
   161f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   161fc:	ldr	r7, [r6, #76]	; 0x4c
   16200:	ldrh	r3, [r6, #32]
   16204:	cmp	r7, #0
   16208:	beq	167ac <ftello64@plt+0x5468>
   1620c:	add	r8, r3, #30
   16210:	cmp	r8, #1024	; 0x400
   16214:	bcs	16768 <ftello64@plt+0x5424>
   16218:	cmp	r3, #0
   1621c:	mov	fp, #1024	; 0x400
   16220:	beq	15f9c <ftello64@plt+0x4c58>
   16224:	add	r1, sl, #30
   16228:	add	r2, r7, #8
   1622c:	add	ip, sl, #38	; 0x26
   16230:	orr	r0, r1, r7
   16234:	cmp	r1, r2
   16238:	cmpcc	r7, ip
   1623c:	movcc	r2, #0
   16240:	movcs	r2, #1
   16244:	cmp	r3, #10
   16248:	movls	r2, #0
   1624c:	andhi	r2, r2, #1
   16250:	tst	r0, #7
   16254:	movne	r2, #0
   16258:	andeq	r2, r2, #1
   1625c:	cmp	r2, #0
   16260:	beq	167b8 <ftello64@plt+0x5474>
   16264:	lsr	ip, r3, #3
   16268:	sub	lr, r7, #8
   1626c:	mov	r0, #0
   16270:	lsl	r2, ip, #3
   16274:	add	r0, r0, #1
   16278:	ldrd	r4, [lr, #8]!
   1627c:	cmp	ip, r0
   16280:	strd	r4, [r1], #8
   16284:	bhi	16274 <ftello64@plt+0x4f30>
   16288:	cmp	r2, r3
   1628c:	beq	15f9c <ftello64@plt+0x4c58>
   16290:	ldrb	ip, [r7, ip, lsl #3]
   16294:	add	r0, r2, #1
   16298:	add	r1, sl, r2
   1629c:	cmp	r3, r0
   162a0:	strb	ip, [r1, #30]
   162a4:	bls	15f9c <ftello64@plt+0x4c58>
   162a8:	ldrb	ip, [r7, r0]
   162ac:	add	r0, r2, #2
   162b0:	cmp	r3, r0
   162b4:	strb	ip, [r1, #31]
   162b8:	bls	15f9c <ftello64@plt+0x4c58>
   162bc:	ldrb	ip, [r7, r0]
   162c0:	add	r0, r2, #3
   162c4:	cmp	r0, r3
   162c8:	strb	ip, [r1, #32]
   162cc:	bcs	15f9c <ftello64@plt+0x4c58>
   162d0:	ldrb	ip, [r7, r0]
   162d4:	add	r0, r2, #4
   162d8:	cmp	r0, r3
   162dc:	strb	ip, [r1, #33]	; 0x21
   162e0:	bcs	15f9c <ftello64@plt+0x4c58>
   162e4:	ldrb	ip, [r7, r0]
   162e8:	add	r0, r2, #5
   162ec:	cmp	r0, r3
   162f0:	strb	ip, [r1, #34]	; 0x22
   162f4:	bcs	15f9c <ftello64@plt+0x4c58>
   162f8:	add	r2, r2, #6
   162fc:	ldrb	ip, [r7, r0]
   16300:	cmp	r3, r2
   16304:	strb	ip, [r1, #35]	; 0x23
   16308:	bls	15f9c <ftello64@plt+0x4c58>
   1630c:	ldrb	r3, [r7, r2]
   16310:	add	r0, sl, r0
   16314:	strb	r3, [r0, #31]
   16318:	ldrh	r4, [r6, #34]	; 0x22
   1631c:	cmp	r4, #0
   16320:	beq	15fa8 <ftello64@plt+0x4c64>
   16324:	ldr	r5, [r6, #64]	; 0x40
   16328:	cmp	r5, #0
   1632c:	beq	15fa8 <ftello64@plt+0x4c64>
   16330:	cmp	r4, #1024	; 0x400
   16334:	movcs	r1, r4
   16338:	movcc	r1, #1024	; 0x400
   1633c:	cmp	sl, #0
   16340:	beq	16920 <ftello64@plt+0x55dc>
   16344:	add	r6, r8, r4
   16348:	sub	r3, fp, #1
   1634c:	cmp	r6, r3
   16350:	bhi	165a8 <ftello64@plt+0x5264>
   16354:	add	r3, r5, #4
   16358:	add	r2, sl, r8
   1635c:	cmp	r3, r2
   16360:	add	r1, r2, #4
   16364:	movhi	r3, #0
   16368:	movls	r3, #1
   1636c:	cmp	r5, r1
   16370:	orrcs	r3, r3, #1
   16374:	orr	r1, r5, r2
   16378:	cmp	r4, #9
   1637c:	movls	r3, #0
   16380:	andhi	r3, r3, #1
   16384:	tst	r1, #3
   16388:	movne	r3, #0
   1638c:	andeq	r3, r3, #1
   16390:	cmp	r3, #0
   16394:	beq	16448 <ftello64@plt+0x5104>
   16398:	lsr	r0, r4, #2
   1639c:	mov	r3, #0
   163a0:	mov	r1, r3
   163a4:	lsl	ip, r0, #2
   163a8:	ldr	lr, [r5, r3]
   163ac:	add	r1, r1, #1
   163b0:	cmp	r0, r1
   163b4:	str	lr, [r2, r3]
   163b8:	add	r3, r3, #4
   163bc:	bhi	163a8 <ftello64@plt+0x5064>
   163c0:	cmp	ip, r4
   163c4:	beq	163fc <ftello64@plt+0x50b8>
   163c8:	ldrb	r0, [r5, r0, lsl #2]
   163cc:	add	r3, ip, #1
   163d0:	add	r1, sl, ip
   163d4:	cmp	r4, r3
   163d8:	strb	r0, [r1, r8]
   163dc:	bls	163fc <ftello64@plt+0x50b8>
   163e0:	add	ip, ip, #2
   163e4:	ldrb	r1, [r5, r3]
   163e8:	cmp	ip, r4
   163ec:	strb	r1, [r2, r3]
   163f0:	ldrbcc	r3, [r5, ip]
   163f4:	addcc	ip, sl, ip
   163f8:	strbcc	r3, [ip, r8]
   163fc:	mov	r8, r6
   16400:	b	15fa8 <ftello64@plt+0x4c64>
   16404:	ldr	r3, [r6, #16]
   16408:	ubfx	r2, r3, #8, #8
   1640c:	strb	r2, [sl, #19]
   16410:	lsr	r2, r3, #16
   16414:	strb	r3, [sl, #18]
   16418:	strb	r2, [sl, #20]
   1641c:	lsr	r2, r2, #8
   16420:	strb	r2, [sl, #21]
   16424:	ldr	r3, [r6, #24]
   16428:	ubfx	r2, r3, #8, #8
   1642c:	strb	r2, [sl, #23]
   16430:	lsr	r2, r3, #16
   16434:	strb	r3, [sl, #22]
   16438:	strb	r2, [sl, #24]
   1643c:	lsr	r2, r2, #8
   16440:	strb	r2, [sl, #25]
   16444:	b	15e64 <ftello64@plt+0x4b20>
   16448:	ldrb	r1, [r5, r3]
   1644c:	strb	r1, [r2, r3]
   16450:	add	r3, r3, #1
   16454:	cmp	r3, r4
   16458:	bcc	16448 <ftello64@plt+0x5104>
   1645c:	b	163fc <ftello64@plt+0x50b8>
   16460:	mov	r0, sl
   16464:	bl	111ac <malloc@plt>
   16468:	cmp	r0, #0
   1646c:	mov	r4, r0
   16470:	str	r0, [r6, #64]	; 0x40
   16474:	beq	1694c <ftello64@plt+0x5608>
   16478:	strh	sl, [r6, #34]	; 0x22
   1647c:	ldr	r5, [r6, #76]	; 0x4c
   16480:	add	sl, r4, #9
   16484:	mov	r0, r5
   16488:	bl	11218 <strlen@plt>
   1648c:	mov	r1, r5
   16490:	mov	r2, r0
   16494:	mov	r0, #0
   16498:	bl	1f300 <ftello64@plt+0xdfbc>
   1649c:	ldr	r2, [sp, #8]
   164a0:	add	r3, r2, #5
   164a4:	uxth	r3, r3
   164a8:	strb	r3, [r4, #2]
   164ac:	lsr	r3, r3, #8
   164b0:	strb	r3, [r4, #3]
   164b4:	mov	r3, #117	; 0x75
   164b8:	strb	r3, [r4]
   164bc:	mov	r3, #1
   164c0:	strb	r3, [r4, #4]
   164c4:	lsr	r2, r0, #16
   164c8:	strb	r0, [r4, #5]
   164cc:	strb	r2, [r4, #7]
   164d0:	ubfx	r0, r0, #8, #8
   164d4:	lsr	r2, r2, #8
   164d8:	strb	r0, [r4, #6]
   164dc:	strb	r2, [r4, #8]
   164e0:	mov	r2, #112	; 0x70
   164e4:	strb	r2, [r4, #1]
   164e8:	ldr	r5, [r6, #88]	; 0x58
   164ec:	cmp	r5, #0
   164f0:	beq	165a0 <ftello64@plt+0x525c>
   164f4:	mov	r0, r5
   164f8:	bl	11218 <strlen@plt>
   164fc:	cmp	r0, #0
   16500:	ble	165a0 <ftello64@plt+0x525c>
   16504:	orr	r3, sl, r5
   16508:	add	r1, r4, #13
   1650c:	tst	r3, #3
   16510:	add	r3, r5, #4
   16514:	movne	r2, #0
   16518:	moveq	r2, #1
   1651c:	cmp	sl, r3
   16520:	cmpcc	r5, r1
   16524:	movcc	r3, #0
   16528:	movcs	r3, #1
   1652c:	and	r3, r2, r3
   16530:	cmp	r0, #9
   16534:	movls	r3, #0
   16538:	andhi	r3, r3, #1
   1653c:	cmp	r3, #0
   16540:	beq	16900 <ftello64@plt+0x55bc>
   16544:	lsr	r2, r0, #2
   16548:	sub	ip, r5, #4
   1654c:	mov	r1, sl
   16550:	mov	r3, #0
   16554:	lsl	lr, r2, #2
   16558:	add	r3, r3, #1
   1655c:	ldr	r4, [ip, #4]!
   16560:	cmp	r2, r3
   16564:	str	r4, [r1], #4
   16568:	bhi	16558 <ftello64@plt+0x5214>
   1656c:	cmp	lr, r0
   16570:	beq	165a0 <ftello64@plt+0x525c>
   16574:	ldrb	r1, [r5, r2, lsl #2]
   16578:	add	r3, lr, #1
   1657c:	cmp	r0, r3
   16580:	strb	r1, [sl, r2, lsl #2]
   16584:	ble	165a0 <ftello64@plt+0x525c>
   16588:	add	lr, lr, #2
   1658c:	ldrb	r2, [r5, r3]
   16590:	cmp	r0, lr
   16594:	strb	r2, [sl, r3]
   16598:	ldrbgt	r3, [r5, lr]
   1659c:	strbgt	r3, [sl, lr]
   165a0:	mov	r4, #0
   165a4:	b	15d94 <ftello64@plt+0x4a50>
   165a8:	mov	r0, sl
   165ac:	add	r1, fp, r1
   165b0:	bl	11128 <realloc@plt>
   165b4:	subs	sl, r0, #0
   165b8:	bne	16354 <ftello64@plt+0x5010>
   165bc:	movw	r1, #8724	; 0x2214
   165c0:	mov	r0, #4
   165c4:	movt	r1, #2
   165c8:	bl	123cc <ftello64@plt+0x1088>
   165cc:	b	16354 <ftello64@plt+0x5010>
   165d0:	mov	r0, #20
   165d4:	bl	111ac <malloc@plt>
   165d8:	cmp	r0, #0
   165dc:	mov	r4, r0
   165e0:	str	r0, [r6, #64]	; 0x40
   165e4:	beq	16938 <ftello64@plt+0x55f4>
   165e8:	mov	r3, #20
   165ec:	strh	r3, [r6, #34]	; 0x22
   165f0:	mov	r3, #0
   165f4:	mov	r2, #1
   165f8:	strb	r3, [r4, #1]
   165fc:	strb	r2, [r4]
   16600:	mov	r2, #16
   16604:	strb	r3, [r4, #3]
   16608:	strb	r2, [r4, #2]
   1660c:	ldr	r2, [r6, #24]
   16610:	ldr	r3, [r6, #28]
   16614:	ubfx	r1, r2, #8, #8
   16618:	strb	r1, [r4, #5]
   1661c:	strb	r2, [r4, #4]
   16620:	lsr	r1, r2, #16
   16624:	lsr	r2, r3, #16
   16628:	strb	r1, [r4, #6]
   1662c:	strb	r3, [r4, #8]
   16630:	lsr	r1, r1, #8
   16634:	strb	r2, [r4, #10]
   16638:	ubfx	r3, r3, #8, #8
   1663c:	strb	r1, [r4, #7]
   16640:	lsr	r1, r2, #8
   16644:	strb	r3, [r4, #9]
   16648:	strb	r1, [r4, #11]
   1664c:	ldr	r2, [r6, #16]
   16650:	ldr	r3, [r6, #20]
   16654:	ubfx	r1, r2, #8, #8
   16658:	strb	r1, [r4, #13]
   1665c:	strb	r2, [r4, #12]
   16660:	lsr	r1, r2, #16
   16664:	lsr	r2, r3, #16
   16668:	strb	r1, [r4, #14]
   1666c:	strb	r3, [r4, #16]
   16670:	lsr	r1, r1, #8
   16674:	strb	r2, [r4, #18]
   16678:	ubfx	r3, r3, #8, #8
   1667c:	strb	r1, [r4, #15]
   16680:	lsr	r1, r2, #8
   16684:	strb	r3, [r4, #17]
   16688:	strb	r1, [r4, #19]
   1668c:	ldr	r0, [r6, #88]	; 0x58
   16690:	cmp	r0, #0
   16694:	bne	15d54 <ftello64@plt+0x4a10>
   16698:	ldrh	r2, [r6, #4]
   1669c:	mov	r4, r0
   166a0:	ldrh	r3, [r6, #46]	; 0x2e
   166a4:	bic	r2, r2, #2048	; 0x800
   166a8:	strh	r2, [r6, #4]
   166ac:	bic	r3, r3, #2048	; 0x800
   166b0:	strh	r3, [r6, #46]	; 0x2e
   166b4:	b	15d94 <ftello64@plt+0x4a50>
   166b8:	movw	r4, #23728	; 0x5cb0
   166bc:	movt	r4, #3
   166c0:	mov	r1, r9
   166c4:	mov	r0, sl
   166c8:	ldr	r3, [r4]
   166cc:	mov	r2, r8
   166d0:	bl	1114c <fwrite@plt>
   166d4:	cmp	r0, r8
   166d8:	bne	15fe8 <ftello64@plt+0x4ca4>
   166dc:	movw	r2, #23780	; 0x5ce4
   166e0:	movw	r3, #23776	; 0x5ce0
   166e4:	movt	r2, #3
   166e8:	movt	r3, #3
   166ec:	ldr	r0, [r2]
   166f0:	ldr	r3, [r3]
   166f4:	cmp	r0, r3
   166f8:	beq	161e8 <ftello64@plt+0x4ea4>
   166fc:	movw	r5, #23732	; 0x5cb4
   16700:	movt	r5, #3
   16704:	ldr	r1, [r4]
   16708:	ldr	r2, [r5]
   1670c:	bl	1b05c <ftello64@plt+0x9d18>
   16710:	ldr	r0, [r5]
   16714:	mov	r3, #0
   16718:	str	r3, [r4]
   1671c:	bl	110b0 <free@plt>
   16720:	b	161e8 <ftello64@plt+0x4ea4>
   16724:	cmp	r7, #1024	; 0x400
   16728:	movcs	fp, r7
   1672c:	movcc	fp, #1024	; 0x400
   16730:	mov	r0, sl
   16734:	add	fp, fp, #1024	; 0x400
   16738:	str	r3, [sp]
   1673c:	mov	r1, fp
   16740:	bl	11128 <realloc@plt>
   16744:	ldr	r3, [sp]
   16748:	subs	sl, r0, #0
   1674c:	bne	15eac <ftello64@plt+0x4b68>
   16750:	movw	r1, #8724	; 0x2214
   16754:	mov	r0, #4
   16758:	movt	r1, #2
   1675c:	bl	123cc <ftello64@plt+0x1088>
   16760:	ldr	r3, [sp]
   16764:	b	15eac <ftello64@plt+0x4b68>
   16768:	cmp	r3, #1024	; 0x400
   1676c:	movcs	fp, r3
   16770:	movcc	fp, #1024	; 0x400
   16774:	mov	r0, sl
   16778:	add	fp, fp, #1024	; 0x400
   1677c:	str	r3, [sp]
   16780:	mov	r1, fp
   16784:	bl	11128 <realloc@plt>
   16788:	ldr	r3, [sp]
   1678c:	subs	sl, r0, #0
   16790:	bne	16224 <ftello64@plt+0x4ee0>
   16794:	movw	r1, #8724	; 0x2214
   16798:	mov	r0, #4
   1679c:	movt	r1, #2
   167a0:	bl	123cc <ftello64@plt+0x1088>
   167a4:	ldr	r3, [sp]
   167a8:	b	16224 <ftello64@plt+0x4ee0>
   167ac:	mov	fp, #1024	; 0x400
   167b0:	mov	r8, #30
   167b4:	b	15f9c <ftello64@plt+0x4c58>
   167b8:	add	r1, sl, #29
   167bc:	ldrb	r0, [r7, r2]
   167c0:	add	r2, r2, #1
   167c4:	cmp	r2, r3
   167c8:	strb	r0, [r1, #1]!
   167cc:	bcc	167bc <ftello64@plt+0x5478>
   167d0:	b	15f9c <ftello64@plt+0x4c58>
   167d4:	add	r1, sl, #29
   167d8:	ldrb	r0, [r3, r2]
   167dc:	add	r2, r2, #1
   167e0:	cmp	r7, r2
   167e4:	strb	r0, [r1, #1]!
   167e8:	bhi	167d8 <ftello64@plt+0x5494>
   167ec:	b	15f9c <ftello64@plt+0x4c58>
   167f0:	cmp	r5, #16
   167f4:	beq	165f0 <ftello64@plt+0x52ac>
   167f8:	add	sl, r0, #16
   167fc:	rsb	sl, r5, sl
   16800:	uxth	sl, sl
   16804:	mov	r0, sl
   16808:	bl	111ac <malloc@plt>
   1680c:	subs	r3, r0, #0
   16810:	movne	r1, fp
   16814:	beq	16960 <ftello64@plt+0x561c>
   16818:	rsb	ip, r1, r4
   1681c:	mov	r0, r3
   16820:	str	ip, [sp, #4]
   16824:	uxth	r2, ip
   16828:	add	fp, r3, r2
   1682c:	bl	110d4 <memcpy@plt>
   16830:	ldrh	r2, [r6, #34]	; 0x22
   16834:	add	r1, r5, #4
   16838:	ldr	ip, [sp, #4]
   1683c:	add	r1, r4, r1
   16840:	rsb	r2, ip, r2
   16844:	rsb	r2, r5, r2
   16848:	uxth	r2, r2
   1684c:	add	r4, fp, r2
   16850:	mov	r3, r0
   16854:	mov	r0, fp
   16858:	str	r3, [sp]
   1685c:	bl	110d4 <memcpy@plt>
   16860:	strh	sl, [r6, #34]	; 0x22
   16864:	ldr	r0, [r6, #64]	; 0x40
   16868:	bl	110b0 <free@plt>
   1686c:	ldr	r3, [sp]
   16870:	str	r3, [r6, #64]	; 0x40
   16874:	b	165f0 <ftello64@plt+0x52ac>
   16878:	sub	r3, sl, #4
   1687c:	cmp	r5, r3
   16880:	beq	1647c <ftello64@plt+0x5138>
   16884:	add	fp, sl, fp
   16888:	str	r1, [sp, #4]
   1688c:	rsb	fp, r5, fp
   16890:	uxth	fp, fp
   16894:	mov	r0, fp
   16898:	bl	111ac <malloc@plt>
   1689c:	ldr	r1, [sp, #4]
   168a0:	subs	sl, r0, #0
   168a4:	beq	16980 <ftello64@plt+0x563c>
   168a8:	rsb	ip, r1, r4
   168ac:	mov	r0, sl
   168b0:	uxth	r2, ip
   168b4:	add	r3, sl, r2
   168b8:	stm	sp, {r3, ip}
   168bc:	bl	110d4 <memcpy@plt>
   168c0:	ldr	ip, [sp, #4]
   168c4:	ldrh	r2, [r6, #34]	; 0x22
   168c8:	add	r1, r5, #4
   168cc:	ldr	r3, [sp]
   168d0:	add	r1, r4, r1
   168d4:	rsb	r2, ip, r2
   168d8:	rsb	r2, r5, r2
   168dc:	mov	r0, r3
   168e0:	uxth	r2, r2
   168e4:	add	r4, r3, r2
   168e8:	bl	110d4 <memcpy@plt>
   168ec:	strh	fp, [r6, #34]	; 0x22
   168f0:	ldr	r0, [r6, #64]	; 0x40
   168f4:	bl	110b0 <free@plt>
   168f8:	str	sl, [r6, #64]	; 0x40
   168fc:	b	1647c <ftello64@plt+0x5138>
   16900:	sub	r5, r5, #1
   16904:	add	r0, r4, r0
   16908:	ldrb	r3, [r5, #1]!
   1690c:	add	r4, r4, #1
   16910:	strb	r3, [r4, #8]
   16914:	cmp	r4, r0
   16918:	bne	16908 <ftello64@plt+0x55c4>
   1691c:	b	165a0 <ftello64@plt+0x525c>
   16920:	mov	r0, r1
   16924:	bl	111ac <malloc@plt>
   16928:	subs	sl, r0, #0
   1692c:	beq	169e8 <ftello64@plt+0x56a4>
   16930:	add	r6, r8, r4
   16934:	b	16354 <ftello64@plt+0x5010>
   16938:	movw	r1, #8604	; 0x219c
   1693c:	mov	r0, #4
   16940:	movt	r1, #2
   16944:	bl	123cc <ftello64@plt+0x1088>
   16948:	b	165e8 <ftello64@plt+0x52a4>
   1694c:	movw	r1, #8648	; 0x21c8
   16950:	mov	r0, #4
   16954:	movt	r1, #2
   16958:	bl	123cc <ftello64@plt+0x1088>
   1695c:	b	16478 <ftello64@plt+0x5134>
   16960:	movw	r1, #8628	; 0x21b4
   16964:	mov	r0, #4
   16968:	movt	r1, #2
   1696c:	str	r3, [sp]
   16970:	bl	123cc <ftello64@plt+0x1088>
   16974:	ldr	r1, [r6, #64]	; 0x40
   16978:	ldr	r3, [sp]
   1697c:	b	16818 <ftello64@plt+0x54d4>
   16980:	movw	r1, #8680	; 0x21e8
   16984:	mov	r0, #4
   16988:	movt	r1, #2
   1698c:	bl	123cc <ftello64@plt+0x1088>
   16990:	ldr	r1, [r6, #64]	; 0x40
   16994:	b	168a8 <ftello64@plt+0x5564>
   16998:	movw	r1, #8704	; 0x2200
   1699c:	mov	r0, #4
   169a0:	movt	r1, #2
   169a4:	bl	123cc <ftello64@plt+0x1088>
   169a8:	b	15da4 <ftello64@plt+0x4a60>
   169ac:	movw	r1, #8628	; 0x21b4
   169b0:	mov	r0, #4
   169b4:	movt	r1, #2
   169b8:	bl	123cc <ftello64@plt+0x1088>
   169bc:	ldr	r1, [r6, #64]	; 0x40
   169c0:	ldrh	sl, [r6, #34]	; 0x22
   169c4:	b	15c54 <ftello64@plt+0x4910>
   169c8:	movw	r1, #8680	; 0x21e8
   169cc:	mov	r0, #4
   169d0:	movt	r1, #2
   169d4:	bl	123cc <ftello64@plt+0x1088>
   169d8:	ldrh	r2, [r6, #34]	; 0x22
   169dc:	ldr	r1, [r6, #64]	; 0x40
   169e0:	str	r2, [sp, #12]
   169e4:	b	161a8 <ftello64@plt+0x4e64>
   169e8:	movw	r1, #8724	; 0x2214
   169ec:	mov	r0, #4
   169f0:	movt	r1, #2
   169f4:	bl	123cc <ftello64@plt+0x1088>
   169f8:	b	16930 <ftello64@plt+0x55ec>
   169fc:	push	{r4, r5, r6, lr}
   16a00:	mov	r5, r0
   16a04:	mov	r0, #1024	; 0x400
   16a08:	bl	111ac <malloc@plt>
   16a0c:	subs	r4, r0, #0
   16a10:	beq	16b58 <ftello64@plt+0x5814>
   16a14:	movw	r2, #23888	; 0x5d50
   16a18:	movt	r2, #3
   16a1c:	movw	r3, #19280	; 0x4b50
   16a20:	movt	r3, #2055	; 0x807
   16a24:	str	r3, [r4]
   16a28:	ldr	r3, [r5, #12]
   16a2c:	ldr	r1, [r2]
   16a30:	ubfx	r2, r3, #8, #8
   16a34:	strb	r2, [r4, #5]
   16a38:	cmp	r1, #0
   16a3c:	lsr	r2, r3, #16
   16a40:	strb	r3, [r4, #4]
   16a44:	strb	r2, [r4, #6]
   16a48:	lsr	r2, r2, #8
   16a4c:	strb	r2, [r4, #7]
   16a50:	beq	16b04 <ftello64@plt+0x57c0>
   16a54:	ldr	r2, [r5, #16]
   16a58:	mov	r6, #24
   16a5c:	ldr	r3, [r5, #20]
   16a60:	ubfx	r1, r2, #8, #8
   16a64:	strb	r1, [r4, #9]
   16a68:	strb	r2, [r4, #8]
   16a6c:	lsr	r1, r2, #16
   16a70:	lsr	r2, r3, #16
   16a74:	strb	r1, [r4, #10]
   16a78:	strb	r3, [r4, #12]
   16a7c:	lsr	r1, r1, #8
   16a80:	strb	r2, [r4, #14]
   16a84:	ubfx	r3, r3, #8, #8
   16a88:	strb	r1, [r4, #11]
   16a8c:	lsr	r1, r2, #8
   16a90:	strb	r3, [r4, #13]
   16a94:	strb	r1, [r4, #15]
   16a98:	ldr	r2, [r5, #24]
   16a9c:	ldr	r3, [r5, #28]
   16aa0:	ubfx	r1, r2, #8, #8
   16aa4:	strb	r1, [r4, #17]
   16aa8:	strb	r2, [r4, #16]
   16aac:	lsr	r1, r2, #16
   16ab0:	lsr	r2, r3, #16
   16ab4:	strb	r3, [r4, #20]
   16ab8:	strb	r1, [r4, #18]
   16abc:	ubfx	r3, r3, #8, #8
   16ac0:	lsr	r1, r1, #8
   16ac4:	strb	r2, [r4, #22]
   16ac8:	strb	r1, [r4, #19]
   16acc:	lsr	r2, r2, #8
   16ad0:	strb	r3, [r4, #21]
   16ad4:	strb	r2, [r4, #23]
   16ad8:	mov	r0, r4
   16adc:	mov	r1, #1
   16ae0:	mov	r2, r6
   16ae4:	mov	r3, #3
   16ae8:	bl	1b188 <ftello64@plt+0x9e44>
   16aec:	cmp	r0, r6
   16af0:	mov	r0, r4
   16af4:	beq	16b4c <ftello64@plt+0x5808>
   16af8:	bl	110b0 <free@plt>
   16afc:	mov	r0, #10
   16b00:	pop	{r4, r5, r6, pc}
   16b04:	ldr	r3, [r5, #16]
   16b08:	mov	r6, #16
   16b0c:	ubfx	r2, r3, #8, #8
   16b10:	strb	r2, [r4, #9]
   16b14:	lsr	r2, r3, r6
   16b18:	strb	r3, [r4, #8]
   16b1c:	strb	r2, [r4, #10]
   16b20:	lsr	r2, r2, #8
   16b24:	strb	r2, [r4, #11]
   16b28:	ldr	r3, [r5, #24]
   16b2c:	ubfx	r2, r3, #8, #8
   16b30:	strb	r2, [r4, #13]
   16b34:	lsr	r2, r3, r6
   16b38:	strb	r3, [r4, #12]
   16b3c:	strb	r2, [r4, #14]
   16b40:	lsr	r2, r2, #8
   16b44:	strb	r2, [r4, #15]
   16b48:	b	16ad8 <ftello64@plt+0x5794>
   16b4c:	bl	110b0 <free@plt>
   16b50:	mov	r0, #0
   16b54:	pop	{r4, r5, r6, pc}
   16b58:	movw	r1, #8704	; 0x2200
   16b5c:	mov	r0, #4
   16b60:	movt	r1, #2
   16b64:	bl	123cc <ftello64@plt+0x1088>
   16b68:	b	16a14 <ftello64@plt+0x56d0>
   16b6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16b70:	mov	r6, r0
   16b74:	ldr	r0, [r0, #88]	; 0x58
   16b78:	sub	sp, sp, #28
   16b7c:	ldrh	r8, [r6, #32]
   16b80:	cmp	r0, #0
   16b84:	beq	178b0 <ftello64@plt+0x656c>
   16b88:	movw	r3, #23872	; 0x5d40
   16b8c:	movt	r3, #3
   16b90:	ldr	r3, [r3]
   16b94:	cmp	r3, #0
   16b98:	ldrh	r3, [r6, #4]
   16b9c:	orrne	r3, r3, #2048	; 0x800
   16ba0:	strhne	r3, [r6, #4]
   16ba4:	tst	r3, #2048	; 0x800
   16ba8:	beq	17228 <ftello64@plt+0x5ee4>
   16bac:	bl	11218 <strlen@plt>
   16bb0:	mov	r7, #1
   16bb4:	uxth	r8, r0
   16bb8:	ldrd	sl, [r6, #16]
   16bbc:	mvn	r2, #0
   16bc0:	ldrd	r0, [r6, #48]	; 0x30
   16bc4:	mov	r3, #0
   16bc8:	cmp	fp, r3
   16bcc:	cmpeq	sl, r2
   16bd0:	ldrd	r4, [r6, #24]
   16bd4:	strd	r0, [sp, #8]
   16bd8:	bhi	17218 <ftello64@plt+0x5ed4>
   16bdc:	cmp	r5, r3
   16be0:	cmpeq	r4, r2
   16be4:	bls	17160 <ftello64@plt+0x5e1c>
   16be8:	ldr	r4, [r6, #40]	; 0x28
   16bec:	mov	r1, #32
   16bf0:	mov	lr, #16
   16bf4:	str	r1, [sp, #20]
   16bf8:	mov	r0, #24
   16bfc:	mov	r9, #28
   16c00:	mov	r5, #20
   16c04:	mov	r1, #1
   16c08:	mov	ip, #12
   16c0c:	mvn	r2, #0
   16c10:	mov	r3, #0
   16c14:	cmp	fp, r3
   16c18:	cmpeq	sl, r2
   16c1c:	ldrd	sl, [sp, #8]
   16c20:	mvn	r2, #0
   16c24:	mov	r3, #0
   16c28:	movhi	lr, r0
   16c2c:	movhi	ip, r5
   16c30:	movhi	r1, #1
   16c34:	ldrhi	r0, [sp, #20]
   16c38:	movhi	r5, r9
   16c3c:	cmp	fp, r3
   16c40:	cmpeq	sl, r2
   16c44:	movls	r0, lr
   16c48:	movls	r5, ip
   16c4c:	movhi	r1, #1
   16c50:	cmp	r4, #65536	; 0x10000
   16c54:	bcs	171e0 <ftello64@plt+0x5e9c>
   16c58:	cmp	r1, #0
   16c5c:	bne	171dc <ftello64@plt+0x5e98>
   16c60:	ldr	fp, [r6, #68]	; 0x44
   16c64:	cmp	fp, #0
   16c68:	beq	17698 <ftello64@plt+0x6354>
   16c6c:	ldrh	sl, [r6, #36]	; 0x24
   16c70:	sub	r2, sl, #4
   16c74:	add	r2, fp, r2
   16c78:	cmp	fp, r2
   16c7c:	bcs	16cd8 <ftello64@plt+0x5994>
   16c80:	ldrb	r0, [fp, #1]
   16c84:	mov	r4, fp
   16c88:	ldrb	r3, [fp]
   16c8c:	ldrb	r9, [fp, #3]
   16c90:	orr	r0, r3, r0, lsl #8
   16c94:	ldrb	r3, [fp, #2]
   16c98:	cmp	r0, #1
   16c9c:	orr	r9, r3, r9, lsl #8
   16ca0:	bne	16cc8 <ftello64@plt+0x5984>
   16ca4:	b	171ac <ftello64@plt+0x5e68>
   16ca8:	ldrb	r1, [r4, #1]
   16cac:	ldrb	r3, [r4]
   16cb0:	ldrb	r9, [r4, #3]
   16cb4:	orr	r1, r3, r1, lsl #8
   16cb8:	ldrb	r3, [r4, #2]
   16cbc:	cmp	r1, #1
   16cc0:	orr	r9, r3, r9, lsl #8
   16cc4:	beq	171ac <ftello64@plt+0x5e68>
   16cc8:	add	r9, r9, #4
   16ccc:	add	r4, r4, r9
   16cd0:	cmp	r4, r2
   16cd4:	bcc	16ca8 <ftello64@plt+0x5964>
   16cd8:	add	r0, r5, sl
   16cdc:	bl	111ac <malloc@plt>
   16ce0:	subs	r4, r0, #0
   16ce4:	beq	171d0 <ftello64@plt+0x5e8c>
   16ce8:	mov	r1, fp
   16cec:	mov	r2, sl
   16cf0:	bl	110a4 <memmove@plt>
   16cf4:	ldr	r0, [r6, #68]	; 0x44
   16cf8:	bl	110b0 <free@plt>
   16cfc:	ldrh	r3, [r6, #36]	; 0x24
   16d00:	str	r4, [r6, #68]	; 0x44
   16d04:	add	r4, r4, r3
   16d08:	add	r3, r5, r3
   16d0c:	strh	r3, [r6, #36]	; 0x24
   16d10:	mov	r3, #0
   16d14:	mov	r2, #1
   16d18:	sub	r5, r5, #4
   16d1c:	strb	r2, [r4]
   16d20:	strb	r5, [r4, #2]
   16d24:	mvn	r0, #0
   16d28:	strb	r3, [r4, #1]
   16d2c:	mov	r1, #0
   16d30:	strb	r3, [r4, #3]
   16d34:	ldrd	r2, [r6, #24]
   16d38:	cmp	r3, r1
   16d3c:	cmpeq	r2, r0
   16d40:	bhi	17330 <ftello64@plt+0x5fec>
   16d44:	movw	r1, #17048	; 0x4298
   16d48:	movt	r1, #3
   16d4c:	ldr	r1, [r1]
   16d50:	cmp	r1, #1
   16d54:	movne	r5, #20
   16d58:	movne	lr, #12
   16d5c:	movne	ip, #4
   16d60:	beq	17330 <ftello64@plt+0x5fec>
   16d64:	ldrd	r2, [r6, #16]
   16d68:	mvn	r0, #0
   16d6c:	mov	r1, #0
   16d70:	cmp	r3, r1
   16d74:	cmpeq	r2, r0
   16d78:	bls	16dc0 <ftello64@plt+0x5a7c>
   16d7c:	add	r1, r4, ip
   16d80:	lsr	r9, r2, #16
   16d84:	lsr	r0, r3, #16
   16d88:	strb	r2, [r4, ip]
   16d8c:	mov	ip, lr
   16d90:	mov	lr, r5
   16d94:	ubfx	r2, r2, #8, #8
   16d98:	strb	r3, [r1, #4]
   16d9c:	strb	r9, [r1, #2]
   16da0:	lsr	r9, r9, #8
   16da4:	strb	r2, [r1, #1]
   16da8:	ubfx	r2, r3, #8, #8
   16dac:	strb	r9, [r1, #3]
   16db0:	lsr	r3, r0, #8
   16db4:	strb	r2, [r1, #5]
   16db8:	strb	r0, [r1, #6]
   16dbc:	strb	r3, [r1, #7]
   16dc0:	ldrd	r2, [r6, #48]	; 0x30
   16dc4:	mvn	r0, #0
   16dc8:	mov	r1, #0
   16dcc:	cmp	r3, r1
   16dd0:	cmpeq	r2, r0
   16dd4:	bls	16e18 <ftello64@plt+0x5ad4>
   16dd8:	add	r1, r4, ip
   16ddc:	lsr	r5, r2, #16
   16de0:	lsr	r0, r3, #16
   16de4:	strb	r2, [r4, ip]
   16de8:	mov	ip, lr
   16dec:	strb	r3, [r1, #4]
   16df0:	ubfx	r2, r2, #8, #8
   16df4:	ubfx	r3, r3, #8, #8
   16df8:	strb	r5, [r1, #2]
   16dfc:	lsr	r5, r5, #8
   16e00:	strb	r3, [r1, #5]
   16e04:	lsr	r3, r0, #8
   16e08:	strb	r2, [r1, #1]
   16e0c:	strb	r5, [r1, #3]
   16e10:	strb	r0, [r1, #6]
   16e14:	strb	r3, [r1, #7]
   16e18:	ldr	r3, [r6, #40]	; 0x28
   16e1c:	cmp	r3, #65536	; 0x10000
   16e20:	bcc	16e44 <ftello64@plt+0x5b00>
   16e24:	add	r2, r4, ip
   16e28:	lsr	r1, r3, #16
   16e2c:	strb	r3, [r4, ip]
   16e30:	ubfx	r3, r3, #8, #8
   16e34:	strb	r1, [r2, #2]
   16e38:	lsr	r1, r1, #8
   16e3c:	strb	r3, [r2, #1]
   16e40:	strb	r1, [r2, #3]
   16e44:	mov	r0, #1024	; 0x400
   16e48:	bl	111ac <malloc@plt>
   16e4c:	subs	r4, r0, #0
   16e50:	beq	17aec <ftello64@plt+0x67a8>
   16e54:	mov	r2, #80	; 0x50
   16e58:	mov	r3, #75	; 0x4b
   16e5c:	strb	r2, [r4]
   16e60:	mov	r2, #1
   16e64:	strb	r3, [r4, #1]
   16e68:	mov	r3, #2
   16e6c:	strb	r2, [r4, #2]
   16e70:	mvn	r0, #0
   16e74:	strb	r3, [r4, #3]
   16e78:	mov	r1, #0
   16e7c:	ldrh	r3, [r6]
   16e80:	strb	r3, [r4, #4]
   16e84:	lsr	r3, r3, #8
   16e88:	strb	r3, [r4, #5]
   16e8c:	ldrh	r3, [r6, #2]
   16e90:	strb	r3, [r4, #6]
   16e94:	lsr	r3, r3, #8
   16e98:	strb	r3, [r4, #7]
   16e9c:	ldrh	r3, [r6, #4]
   16ea0:	strb	r3, [r4, #8]
   16ea4:	lsr	r3, r3, #8
   16ea8:	strb	r3, [r4, #9]
   16eac:	ldrh	r3, [r6, #6]
   16eb0:	strb	r3, [r4, #10]
   16eb4:	lsr	r3, r3, #8
   16eb8:	strb	r3, [r4, #11]
   16ebc:	ldr	r3, [r6, #8]
   16ec0:	ubfx	r2, r3, #8, #8
   16ec4:	strb	r2, [r4, #13]
   16ec8:	lsr	r2, r3, #16
   16ecc:	strb	r3, [r4, #12]
   16ed0:	strb	r2, [r4, #14]
   16ed4:	lsr	r2, r2, #8
   16ed8:	strb	r2, [r4, #15]
   16edc:	ldr	r3, [r6, #12]
   16ee0:	ubfx	r2, r3, #8, #8
   16ee4:	strb	r2, [r4, #17]
   16ee8:	lsr	r2, r3, #16
   16eec:	strb	r3, [r4, #16]
   16ef0:	strb	r2, [r4, #18]
   16ef4:	lsr	r2, r2, #8
   16ef8:	strb	r2, [r4, #19]
   16efc:	ldrd	r2, [r6, #16]
   16f00:	cmp	r3, r1
   16f04:	cmpeq	r2, r0
   16f08:	mvn	r0, #0
   16f0c:	lsrls	r3, r2, #16
   16f10:	strbls	r2, [r4, #20]
   16f14:	mvnhi	r3, #0
   16f18:	strbls	r3, [r4, #22]
   16f1c:	ubfxls	r2, r2, #8, #8
   16f20:	lsrls	r3, r3, #8
   16f24:	strhi	r3, [r4, #20]
   16f28:	mov	r1, #0
   16f2c:	strbls	r2, [r4, #21]
   16f30:	strbls	r3, [r4, #23]
   16f34:	ldrd	r2, [r6, #24]
   16f38:	cmp	r3, r1
   16f3c:	cmpeq	r2, r0
   16f40:	bhi	17378 <ftello64@plt+0x6034>
   16f44:	movw	r1, #17048	; 0x4298
   16f48:	movt	r1, #3
   16f4c:	ldr	r1, [r1]
   16f50:	cmp	r1, #1
   16f54:	beq	17378 <ftello64@plt+0x6034>
   16f58:	lsr	r3, r2, #16
   16f5c:	strb	r2, [r4, #24]
   16f60:	strb	r3, [r4, #26]
   16f64:	ubfx	r2, r2, #8, #8
   16f68:	lsr	r3, r3, #8
   16f6c:	strb	r2, [r4, #25]
   16f70:	strb	r3, [r4, #27]
   16f74:	strb	r8, [r4, #28]
   16f78:	lsr	r3, r8, #8
   16f7c:	strb	r3, [r4, #29]
   16f80:	mvn	r2, #0
   16f84:	ldrh	r3, [r6, #36]	; 0x24
   16f88:	ldrd	sl, [sp, #8]
   16f8c:	strb	r3, [r4, #30]
   16f90:	lsr	r3, r3, #8
   16f94:	strb	r3, [r4, #31]
   16f98:	ldrh	r3, [r6, #38]	; 0x26
   16f9c:	strb	r3, [r4, #32]
   16fa0:	lsr	r3, r3, #8
   16fa4:	strb	r3, [r4, #33]	; 0x21
   16fa8:	ldr	r3, [r6, #40]	; 0x28
   16fac:	cmp	r3, #65536	; 0x10000
   16fb0:	strbcc	r3, [r4, #34]	; 0x22
   16fb4:	ubfxcc	r3, r3, #8, #8
   16fb8:	mvncs	r3, #0
   16fbc:	strbcs	r3, [r4, #34]	; 0x22
   16fc0:	strb	r3, [r4, #35]	; 0x23
   16fc4:	mov	r3, #0
   16fc8:	ldrh	r1, [r6, #44]	; 0x2c
   16fcc:	cmp	fp, r3
   16fd0:	cmpeq	sl, r2
   16fd4:	strb	r1, [r4, #36]	; 0x24
   16fd8:	lsr	r1, r1, #8
   16fdc:	strb	r1, [r4, #37]	; 0x25
   16fe0:	ldr	r3, [r6, #56]	; 0x38
   16fe4:	ubfx	r2, r3, #8, #8
   16fe8:	strb	r2, [r4, #39]	; 0x27
   16fec:	lsr	r2, r3, #16
   16ff0:	strb	r3, [r4, #38]	; 0x26
   16ff4:	strb	r2, [r4, #40]	; 0x28
   16ff8:	lsr	r2, r2, #8
   16ffc:	strb	r2, [r4, #41]	; 0x29
   17000:	bls	17670 <ftello64@plt+0x632c>
   17004:	mvn	r3, #0
   17008:	strb	r3, [r4, #42]	; 0x2a
   1700c:	strb	r3, [r4, #43]	; 0x2b
   17010:	strb	r3, [r4, #44]	; 0x2c
   17014:	strb	r3, [r4, #45]	; 0x2d
   17018:	cmp	r7, #0
   1701c:	beq	17384 <ftello64@plt+0x6040>
   17020:	ldr	r7, [r6, #88]	; 0x58
   17024:	cmp	r7, #0
   17028:	beq	17950 <ftello64@plt+0x660c>
   1702c:	add	r5, r8, #46	; 0x2e
   17030:	cmp	r5, #1024	; 0x400
   17034:	bcs	17918 <ftello64@plt+0x65d4>
   17038:	cmp	r8, #0
   1703c:	mov	r9, #1024	; 0x400
   17040:	beq	17118 <ftello64@plt+0x5dd4>
   17044:	add	r2, r4, #46	; 0x2e
   17048:	add	r3, r7, #8
   1704c:	add	r0, r4, #54	; 0x36
   17050:	orr	r1, r2, r7
   17054:	cmp	r2, r3
   17058:	cmpcc	r7, r0
   1705c:	movcc	r3, #0
   17060:	movcs	r3, #1
   17064:	cmp	r8, #10
   17068:	movls	r3, #0
   1706c:	andhi	r3, r3, #1
   17070:	tst	r1, #7
   17074:	movne	r3, #0
   17078:	andeq	r3, r3, #1
   1707c:	cmp	r3, #0
   17080:	beq	179fc <ftello64@plt+0x66b8>
   17084:	lsr	lr, r8, #3
   17088:	sub	sl, r7, #8
   1708c:	mov	ip, #0
   17090:	lsl	r3, lr, #3
   17094:	add	ip, ip, #1
   17098:	ldrd	r0, [sl, #8]!
   1709c:	cmp	lr, ip
   170a0:	strd	r0, [r2], #8
   170a4:	bhi	17094 <ftello64@plt+0x5d50>
   170a8:	cmp	r8, r3
   170ac:	beq	17118 <ftello64@plt+0x5dd4>
   170b0:	ldrb	r0, [r7, lr, lsl #3]
   170b4:	add	r1, r3, #1
   170b8:	add	r2, r4, r3
   170bc:	cmp	r8, r1
   170c0:	strb	r0, [r2, #46]	; 0x2e
   170c4:	bls	17118 <ftello64@plt+0x5dd4>
   170c8:	ldrb	r0, [r7, r1]
   170cc:	add	r1, r3, #2
   170d0:	cmp	r8, r1
   170d4:	strb	r0, [r2, #47]	; 0x2f
   170d8:	bls	17118 <ftello64@plt+0x5dd4>
   170dc:	ldrb	r0, [r7, r1]
   170e0:	add	r1, r3, #3
   170e4:	cmp	r1, r8
   170e8:	strb	r0, [r2, #48]	; 0x30
   170ec:	bcs	17118 <ftello64@plt+0x5dd4>
   170f0:	ldrb	r0, [r7, r1]
   170f4:	add	r1, r3, #4
   170f8:	cmp	r8, r1
   170fc:	strb	r0, [r2, #49]	; 0x31
   17100:	bls	17118 <ftello64@plt+0x5dd4>
   17104:	ldrb	r0, [r7, r1]
   17108:	add	r1, r3, #5
   1710c:	cmp	r1, r8
   17110:	strb	r0, [r2, #50]	; 0x32
   17114:	bcc	17480 <ftello64@plt+0x613c>
   17118:	ldrh	r7, [r6, #36]	; 0x24
   1711c:	cmp	r7, #0
   17120:	bne	174ac <ftello64@plt+0x6168>
   17124:	ldrh	r7, [r6, #38]	; 0x26
   17128:	cmp	r7, #0
   1712c:	bne	17594 <ftello64@plt+0x6250>
   17130:	mov	r0, r4
   17134:	mov	r1, #1
   17138:	mov	r2, r5
   1713c:	mov	r3, #2
   17140:	bl	1b188 <ftello64@plt+0x9e44>
   17144:	cmp	r0, r5
   17148:	mov	r0, r4
   1714c:	beq	178d0 <ftello64@plt+0x658c>
   17150:	bl	110b0 <free@plt>
   17154:	mov	r0, #10
   17158:	add	sp, sp, #28
   1715c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17160:	ldrd	r0, [sp, #8]
   17164:	cmp	r1, r3
   17168:	cmpeq	r0, r2
   1716c:	bls	176c0 <ftello64@plt+0x637c>
   17170:	movw	r3, #17048	; 0x4298
   17174:	movt	r3, #3
   17178:	ldr	r4, [r6, #40]	; 0x28
   1717c:	ldr	r3, [r3]
   17180:	cmp	r3, #1
   17184:	beq	16bec <ftello64@plt+0x58a8>
   17188:	mov	r2, #24
   1718c:	mov	lr, #8
   17190:	mov	r0, #16
   17194:	str	r2, [sp, #20]
   17198:	mov	r9, #20
   1719c:	mov	r5, #12
   171a0:	mov	r1, #0
   171a4:	mov	ip, #4
   171a8:	b	16c0c <ftello64@plt+0x58c8>
   171ac:	add	r9, r9, #4
   171b0:	cmp	sl, r9
   171b4:	beq	17308 <ftello64@plt+0x5fc4>
   171b8:	uxth	r9, r9
   171bc:	rsb	r0, r9, sl
   171c0:	add	r0, r0, r5
   171c4:	bl	111ac <malloc@plt>
   171c8:	subs	sl, r0, #0
   171cc:	bne	176e4 <ftello64@plt+0x63a0>
   171d0:	mov	r0, #4
   171d4:	add	sp, sp, #28
   171d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   171dc:	mov	r0, r5
   171e0:	movw	r3, #17048	; 0x4298
   171e4:	movt	r3, #3
   171e8:	ldr	r3, [r3]
   171ec:	cmp	r3, #0
   171f0:	movne	r5, r0
   171f4:	bne	16c60 <ftello64@plt+0x591c>
   171f8:	movw	r0, #8832	; 0x2280
   171fc:	movw	r1, #8308	; 0x2074
   17200:	movt	r0, #2
   17204:	movt	r1, #2
   17208:	bl	12554 <ftello64@plt+0x1210>
   1720c:	mov	r0, #6
   17210:	add	sp, sp, #28
   17214:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17218:	cmp	r5, r3
   1721c:	cmpeq	r4, r2
   17220:	bls	17170 <ftello64@plt+0x5e2c>
   17224:	b	16be8 <ftello64@plt+0x58a4>
   17228:	bl	11218 <strlen@plt>
   1722c:	ldrh	r2, [r6, #36]	; 0x24
   17230:	cmp	r2, #0
   17234:	uxth	r7, r0
   17238:	add	r9, r7, #9
   1723c:	uxth	r9, r9
   17240:	beq	1773c <ftello64@plt+0x63f8>
   17244:	ldr	fp, [r6, #68]	; 0x44
   17248:	cmp	fp, #0
   1724c:	beq	1773c <ftello64@plt+0x63f8>
   17250:	sub	r1, r2, #4
   17254:	mov	sl, r2
   17258:	add	ip, fp, r1
   1725c:	cmp	fp, ip
   17260:	bcs	172cc <ftello64@plt+0x5f88>
   17264:	ldrb	r0, [fp, #1]
   17268:	movw	lr, #28789	; 0x7075
   1726c:	ldrb	r3, [fp]
   17270:	mov	r4, fp
   17274:	ldrb	r5, [fp, #3]
   17278:	orr	r3, r3, r0, lsl #8
   1727c:	ldrb	r0, [fp, #2]
   17280:	sxth	r3, r3
   17284:	orr	r5, r0, r5, lsl #8
   17288:	cmp	r3, lr
   1728c:	beq	17960 <ftello64@plt+0x661c>
   17290:	mov	r3, r5
   17294:	b	172bc <ftello64@plt+0x5f78>
   17298:	ldrb	r0, [r4, #1]
   1729c:	ldrb	r3, [r4]
   172a0:	ldrb	r5, [r4, #3]
   172a4:	orr	r0, r3, r0, lsl #8
   172a8:	ldrb	r3, [r4, #2]
   172ac:	sxth	r0, r0
   172b0:	orr	r3, r3, r5, lsl #8
   172b4:	cmp	r0, lr
   172b8:	beq	1795c <ftello64@plt+0x6618>
   172bc:	add	r3, r3, #4
   172c0:	add	r4, r4, r3
   172c4:	cmp	r4, ip
   172c8:	bcc	17298 <ftello64@plt+0x5f54>
   172cc:	add	r0, r9, r2
   172d0:	bl	111ac <malloc@plt>
   172d4:	subs	r4, r0, #0
   172d8:	beq	17b00 <ftello64@plt+0x67bc>
   172dc:	mov	r1, fp
   172e0:	mov	r2, sl
   172e4:	mov	r0, r4
   172e8:	bl	110a4 <memmove@plt>
   172ec:	ldr	r0, [r6, #68]	; 0x44
   172f0:	bl	110b0 <free@plt>
   172f4:	ldrh	r3, [r6, #36]	; 0x24
   172f8:	str	r4, [r6, #68]	; 0x44
   172fc:	add	r9, r9, r3
   17300:	add	r4, r4, r3
   17304:	b	17754 <ftello64@plt+0x6410>
   17308:	cmp	r5, sl
   1730c:	beq	16d10 <ftello64@plt+0x59cc>
   17310:	mov	r0, r5
   17314:	bl	111ac <malloc@plt>
   17318:	subs	r4, r0, #0
   1731c:	beq	171d0 <ftello64@plt+0x5e8c>
   17320:	mov	r0, fp
   17324:	bl	110b0 <free@plt>
   17328:	str	r4, [r6, #68]	; 0x44
   1732c:	b	176b8 <ftello64@plt+0x6374>
   17330:	lsr	r0, r2, #16
   17334:	lsr	r1, r3, #16
   17338:	strb	r2, [r4, #4]
   1733c:	mov	r5, #28
   17340:	lsr	ip, r0, #8
   17344:	ubfx	r2, r2, #8, #8
   17348:	strb	r3, [r4, #8]
   1734c:	mov	lr, #20
   17350:	strb	r0, [r4, #6]
   17354:	ubfx	r3, r3, #8, #8
   17358:	lsr	r0, r1, #8
   1735c:	strb	ip, [r4, #7]
   17360:	strb	r1, [r4, #10]
   17364:	mov	ip, #12
   17368:	strb	r0, [r4, #11]
   1736c:	strb	r2, [r4, #5]
   17370:	strb	r3, [r4, #9]
   17374:	b	16d64 <ftello64@plt+0x5a20>
   17378:	mvn	r3, #0
   1737c:	str	r3, [r4, #24]
   17380:	b	16f74 <ftello64@plt+0x5c30>
   17384:	ldr	r7, [r6, #76]	; 0x4c
   17388:	ldrh	r8, [r6, #32]
   1738c:	cmp	r7, #0
   17390:	beq	17950 <ftello64@plt+0x660c>
   17394:	add	r5, r8, #46	; 0x2e
   17398:	cmp	r5, #1024	; 0x400
   1739c:	bcs	178e0 <ftello64@plt+0x659c>
   173a0:	cmp	r8, #0
   173a4:	mov	r9, #1024	; 0x400
   173a8:	beq	17118 <ftello64@plt+0x5dd4>
   173ac:	add	r2, r4, #46	; 0x2e
   173b0:	add	r3, r7, #8
   173b4:	add	r0, r4, #54	; 0x36
   173b8:	orr	r1, r2, r7
   173bc:	cmp	r2, r3
   173c0:	cmpcc	r7, r0
   173c4:	movcc	r3, #0
   173c8:	movcs	r3, #1
   173cc:	cmp	r8, #10
   173d0:	movls	r3, #0
   173d4:	andhi	r3, r3, #1
   173d8:	tst	r1, #7
   173dc:	movne	r3, #0
   173e0:	andeq	r3, r3, #1
   173e4:	cmp	r3, #0
   173e8:	beq	179e0 <ftello64@plt+0x669c>
   173ec:	lsr	lr, r8, #3
   173f0:	sub	sl, r7, #8
   173f4:	mov	ip, #0
   173f8:	lsl	r3, lr, #3
   173fc:	add	ip, ip, #1
   17400:	ldrd	r0, [sl, #8]!
   17404:	cmp	lr, ip
   17408:	strd	r0, [r2], #8
   1740c:	bhi	173fc <ftello64@plt+0x60b8>
   17410:	cmp	r3, r8
   17414:	beq	17118 <ftello64@plt+0x5dd4>
   17418:	ldrb	r0, [r7, lr, lsl #3]
   1741c:	add	r1, r3, #1
   17420:	add	r2, r4, r3
   17424:	cmp	r1, r8
   17428:	strb	r0, [r2, #46]	; 0x2e
   1742c:	bcs	17118 <ftello64@plt+0x5dd4>
   17430:	ldrb	r0, [r7, r1]
   17434:	add	r1, r3, #2
   17438:	cmp	r8, r1
   1743c:	strb	r0, [r2, #47]	; 0x2f
   17440:	bls	17118 <ftello64@plt+0x5dd4>
   17444:	ldrb	r0, [r7, r1]
   17448:	add	r1, r3, #3
   1744c:	cmp	r1, r8
   17450:	strb	r0, [r2, #48]	; 0x30
   17454:	bcs	17118 <ftello64@plt+0x5dd4>
   17458:	ldrb	r0, [r7, r1]
   1745c:	add	r1, r3, #4
   17460:	cmp	r1, r8
   17464:	strb	r0, [r2, #49]	; 0x31
   17468:	bcs	17118 <ftello64@plt+0x5dd4>
   1746c:	ldrb	r0, [r7, r1]
   17470:	add	r1, r3, #5
   17474:	cmp	r8, r1
   17478:	strb	r0, [r2, #50]	; 0x32
   1747c:	bls	17118 <ftello64@plt+0x5dd4>
   17480:	add	r3, r3, #6
   17484:	ldrb	r0, [r7, r1]
   17488:	cmp	r3, r8
   1748c:	strb	r0, [r2, #51]	; 0x33
   17490:	bcs	17118 <ftello64@plt+0x5dd4>
   17494:	ldrb	r3, [r7, r3]
   17498:	add	r1, r4, r1
   1749c:	strb	r3, [r1, #47]	; 0x2f
   174a0:	ldrh	r7, [r6, #36]	; 0x24
   174a4:	cmp	r7, #0
   174a8:	beq	17124 <ftello64@plt+0x5de0>
   174ac:	ldr	r8, [r6, #68]	; 0x44
   174b0:	cmp	r8, #0
   174b4:	beq	17124 <ftello64@plt+0x5de0>
   174b8:	cmp	r7, #1024	; 0x400
   174bc:	movcs	fp, r7
   174c0:	movcc	fp, #1024	; 0x400
   174c4:	cmp	r4, #0
   174c8:	beq	17ab8 <ftello64@plt+0x6774>
   174cc:	add	sl, r5, r7
   174d0:	sub	r3, r9, #1
   174d4:	cmp	sl, r3
   174d8:	bhi	17a18 <ftello64@plt+0x66d4>
   174dc:	add	r2, r4, r5
   174e0:	add	r3, r8, #4
   174e4:	add	r0, r2, #4
   174e8:	orr	r1, r2, r8
   174ec:	cmp	r2, r3
   174f0:	cmpcc	r8, r0
   174f4:	movcc	r3, #0
   174f8:	movcs	r3, #1
   174fc:	cmp	r7, #9
   17500:	movls	r3, #0
   17504:	andhi	r3, r3, #1
   17508:	tst	r1, #3
   1750c:	movne	r3, #0
   17510:	andeq	r3, r3, #1
   17514:	cmp	r3, #0
   17518:	beq	17898 <ftello64@plt+0x6554>
   1751c:	lsr	r0, r7, #2
   17520:	mov	r3, #0
   17524:	mov	r1, r3
   17528:	lsl	ip, r0, #2
   1752c:	ldr	lr, [r8, r3]
   17530:	add	r1, r1, #1
   17534:	cmp	r0, r1
   17538:	str	lr, [r2, r3]
   1753c:	add	r3, r3, #4
   17540:	bhi	1752c <ftello64@plt+0x61e8>
   17544:	cmp	r7, ip
   17548:	beq	17584 <ftello64@plt+0x6240>
   1754c:	ldrb	r1, [r8, r0, lsl #2]
   17550:	add	r3, ip, #1
   17554:	add	r2, r4, ip
   17558:	cmp	r3, r7
   1755c:	strb	r1, [r2, r5]
   17560:	bcs	17584 <ftello64@plt+0x6240>
   17564:	ldrb	r2, [r8, r3]
   17568:	add	ip, ip, #2
   1756c:	add	r3, r4, r3
   17570:	cmp	r7, ip
   17574:	strb	r2, [r3, r5]
   17578:	ldrbhi	r3, [r8, ip]
   1757c:	addhi	ip, r4, ip
   17580:	strbhi	r3, [ip, r5]
   17584:	ldrh	r7, [r6, #38]	; 0x26
   17588:	mov	r5, sl
   1758c:	cmp	r7, #0
   17590:	beq	17130 <ftello64@plt+0x5dec>
   17594:	ldr	r6, [r6, #72]	; 0x48
   17598:	cmp	r6, #0
   1759c:	beq	17130 <ftello64@plt+0x5dec>
   175a0:	cmp	r7, #1024	; 0x400
   175a4:	movcs	r1, r7
   175a8:	movcc	r1, #1024	; 0x400
   175ac:	cmp	r4, #0
   175b0:	beq	17aa0 <ftello64@plt+0x675c>
   175b4:	add	r8, r5, r7
   175b8:	sub	r3, r9, #1
   175bc:	cmp	r8, r3
   175c0:	bhi	17a44 <ftello64@plt+0x6700>
   175c4:	add	r3, r6, #4
   175c8:	add	r2, r4, r5
   175cc:	cmp	r3, r2
   175d0:	add	r1, r2, #4
   175d4:	movhi	r3, #0
   175d8:	movls	r3, #1
   175dc:	cmp	r6, r1
   175e0:	orrcs	r3, r3, #1
   175e4:	orr	r1, r6, r2
   175e8:	cmp	r7, #9
   175ec:	movls	r3, #0
   175f0:	andhi	r3, r3, #1
   175f4:	tst	r1, #3
   175f8:	movne	r3, #0
   175fc:	andeq	r3, r3, #1
   17600:	cmp	r3, #0
   17604:	beq	17880 <ftello64@plt+0x653c>
   17608:	lsr	r0, r7, #2
   1760c:	mov	r3, #0
   17610:	mov	r1, r3
   17614:	lsl	ip, r0, #2
   17618:	ldr	lr, [r6, r3]
   1761c:	add	r1, r1, #1
   17620:	cmp	r0, r1
   17624:	str	lr, [r2, r3]
   17628:	add	r3, r3, #4
   1762c:	bhi	17618 <ftello64@plt+0x62d4>
   17630:	cmp	ip, r7
   17634:	beq	17668 <ftello64@plt+0x6324>
   17638:	ldrb	r0, [r6, r0, lsl #2]
   1763c:	add	r3, ip, #1
   17640:	add	r1, r4, ip
   17644:	cmp	r7, r3
   17648:	strb	r0, [r1, r5]
   1764c:	bls	17668 <ftello64@plt+0x6324>
   17650:	add	ip, ip, #2
   17654:	ldrb	r1, [r6, r3]
   17658:	cmp	r7, ip
   1765c:	strb	r1, [r2, r3]
   17660:	ldrbhi	r3, [r6, ip]
   17664:	strbhi	r3, [r2, ip]
   17668:	mov	r5, r8
   1766c:	b	17130 <ftello64@plt+0x5dec>
   17670:	ldr	fp, [sp, #8]
   17674:	ldrb	r0, [sp, #8]
   17678:	ubfx	r2, fp, #8, #8
   1767c:	strb	r2, [r4, #43]	; 0x2b
   17680:	lsr	r3, fp, #16
   17684:	strb	r3, [r4, #44]	; 0x2c
   17688:	strb	r0, [r4, #42]	; 0x2a
   1768c:	lsr	r3, r3, #8
   17690:	strb	r3, [r4, #45]	; 0x2d
   17694:	b	17018 <ftello64@plt+0x5cd4>
   17698:	cmp	r5, #4
   1769c:	beq	16e44 <ftello64@plt+0x5b00>
   176a0:	mov	r0, r5
   176a4:	bl	111ac <malloc@plt>
   176a8:	cmp	r0, #0
   176ac:	mov	r4, r0
   176b0:	str	r0, [r6, #68]	; 0x44
   176b4:	beq	171d0 <ftello64@plt+0x5e8c>
   176b8:	strh	r5, [r6, #36]	; 0x24
   176bc:	b	16d10 <ftello64@plt+0x59cc>
   176c0:	ldr	r4, [r6, #40]	; 0x28
   176c4:	movw	r3, #17048	; 0x4298
   176c8:	movt	r3, #3
   176cc:	cmp	r4, #65536	; 0x10000
   176d0:	ldr	r3, [r3]
   176d4:	bcs	17180 <ftello64@plt+0x5e3c>
   176d8:	cmp	r3, #1
   176dc:	bne	16e44 <ftello64@plt+0x5b00>
   176e0:	b	16bec <ftello64@plt+0x58a8>
   176e4:	rsb	r3, fp, r4
   176e8:	mov	r1, fp
   176ec:	str	r3, [sp, #4]
   176f0:	mov	r2, r3
   176f4:	bl	110d4 <memcpy@plt>
   176f8:	ldrh	r2, [r6, #36]	; 0x24
   176fc:	ldr	r3, [sp, #4]
   17700:	add	r1, r4, r9
   17704:	rsb	r2, r9, r2
   17708:	rsb	r2, r3, r2
   1770c:	add	r0, sl, r3
   17710:	bl	110d4 <memcpy@plt>
   17714:	ldrh	r4, [r6, #36]	; 0x24
   17718:	ldr	r0, [r6, #68]	; 0x44
   1771c:	rsb	r4, r9, r4
   17720:	uxth	r4, r4
   17724:	add	r3, r4, r5
   17728:	strh	r3, [r6, #36]	; 0x24
   1772c:	bl	110b0 <free@plt>
   17730:	add	r4, sl, r4
   17734:	str	sl, [r6, #68]	; 0x44
   17738:	b	16d10 <ftello64@plt+0x59cc>
   1773c:	mov	r0, r9
   17740:	bl	111ac <malloc@plt>
   17744:	cmp	r0, #0
   17748:	mov	r4, r0
   1774c:	str	r0, [r6, #68]	; 0x44
   17750:	beq	17a8c <ftello64@plt+0x6748>
   17754:	strh	r9, [r6, #36]	; 0x24
   17758:	ldr	r9, [r6, #76]	; 0x4c
   1775c:	add	r7, r7, #5
   17760:	add	r5, r4, #9
   17764:	uxth	r7, r7
   17768:	mov	r0, r9
   1776c:	bl	11218 <strlen@plt>
   17770:	mov	r1, r9
   17774:	mov	r2, r0
   17778:	mov	r0, #0
   1777c:	bl	1f300 <ftello64@plt+0xdfbc>
   17780:	strb	r7, [r4, #2]
   17784:	mov	r2, #112	; 0x70
   17788:	lsr	r7, r7, #8
   1778c:	strb	r2, [r4, #1]
   17790:	strb	r7, [r4, #3]
   17794:	lsr	r3, r0, #16
   17798:	strb	r0, [r4, #5]
   1779c:	strb	r3, [r4, #7]
   177a0:	ubfx	r0, r0, #8, #8
   177a4:	lsr	r3, r3, #8
   177a8:	strb	r0, [r4, #6]
   177ac:	strb	r3, [r4, #8]
   177b0:	mov	r3, #117	; 0x75
   177b4:	strb	r3, [r4]
   177b8:	mov	r3, #1
   177bc:	strb	r3, [r4, #4]
   177c0:	ldr	r7, [r6, #88]	; 0x58
   177c4:	cmp	r7, #0
   177c8:	beq	16bb8 <ftello64@plt+0x5874>
   177cc:	mov	r0, r7
   177d0:	bl	11218 <strlen@plt>
   177d4:	cmp	r0, #0
   177d8:	ble	17878 <ftello64@plt+0x6534>
   177dc:	orr	r3, r5, r7
   177e0:	add	r1, r4, #13
   177e4:	tst	r3, #3
   177e8:	add	r3, r7, #4
   177ec:	movne	r2, #0
   177f0:	moveq	r2, #1
   177f4:	cmp	r5, r3
   177f8:	cmpcc	r7, r1
   177fc:	movcc	r3, #0
   17800:	movcs	r3, #1
   17804:	and	r3, r2, r3
   17808:	cmp	r0, #9
   1780c:	movls	r3, #0
   17810:	andhi	r3, r3, #1
   17814:	cmp	r3, #0
   17818:	beq	17a6c <ftello64@plt+0x6728>
   1781c:	lsr	r2, r0, #2
   17820:	sub	ip, r7, #4
   17824:	mov	r1, r5
   17828:	mov	r3, #0
   1782c:	lsl	lr, r2, #2
   17830:	add	r3, r3, #1
   17834:	ldr	r4, [ip, #4]!
   17838:	cmp	r2, r3
   1783c:	str	r4, [r1], #4
   17840:	bhi	17830 <ftello64@plt+0x64ec>
   17844:	cmp	r0, lr
   17848:	beq	17878 <ftello64@plt+0x6534>
   1784c:	ldrb	r1, [r7, r2, lsl #2]
   17850:	add	r3, lr, #1
   17854:	cmp	r0, r3
   17858:	strb	r1, [r5, r2, lsl #2]
   1785c:	ble	17878 <ftello64@plt+0x6534>
   17860:	add	lr, lr, #2
   17864:	ldrb	r2, [r7, r3]
   17868:	cmp	r0, lr
   1786c:	strb	r2, [r5, r3]
   17870:	ldrbgt	r3, [r7, lr]
   17874:	strbgt	r3, [r5, lr]
   17878:	mov	r7, #0
   1787c:	b	16bb8 <ftello64@plt+0x5874>
   17880:	ldrb	r1, [r6, r3]
   17884:	strb	r1, [r2, r3]
   17888:	add	r3, r3, #1
   1788c:	cmp	r3, r7
   17890:	bcc	17880 <ftello64@plt+0x653c>
   17894:	b	17668 <ftello64@plt+0x6324>
   17898:	ldrb	r1, [r8, r3]
   1789c:	strb	r1, [r2, r3]
   178a0:	add	r3, r3, #1
   178a4:	cmp	r7, r3
   178a8:	bhi	17898 <ftello64@plt+0x6554>
   178ac:	b	17584 <ftello64@plt+0x6240>
   178b0:	ldrh	r2, [r6, #4]
   178b4:	mov	r7, r0
   178b8:	ldrh	r3, [r6, #46]	; 0x2e
   178bc:	bic	r2, r2, #2048	; 0x800
   178c0:	strh	r2, [r6, #4]
   178c4:	bic	r3, r3, #2048	; 0x800
   178c8:	strh	r3, [r6, #46]	; 0x2e
   178cc:	b	16bb8 <ftello64@plt+0x5874>
   178d0:	bl	110b0 <free@plt>
   178d4:	mov	r0, #0
   178d8:	add	sp, sp, #28
   178dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   178e0:	cmp	r8, #1024	; 0x400
   178e4:	movcs	r9, r8
   178e8:	movcc	r9, #1024	; 0x400
   178ec:	mov	r0, r4
   178f0:	add	r9, r9, #1024	; 0x400
   178f4:	mov	r1, r9
   178f8:	bl	11128 <realloc@plt>
   178fc:	subs	r4, r0, #0
   17900:	bne	173ac <ftello64@plt+0x6068>
   17904:	movw	r1, #8724	; 0x2214
   17908:	mov	r0, #4
   1790c:	movt	r1, #2
   17910:	bl	123cc <ftello64@plt+0x1088>
   17914:	b	173ac <ftello64@plt+0x6068>
   17918:	cmp	r8, #1024	; 0x400
   1791c:	movcs	r9, r8
   17920:	movcc	r9, #1024	; 0x400
   17924:	mov	r0, r4
   17928:	add	r9, r9, #1024	; 0x400
   1792c:	mov	r1, r9
   17930:	bl	11128 <realloc@plt>
   17934:	subs	r4, r0, #0
   17938:	bne	17044 <ftello64@plt+0x5d00>
   1793c:	movw	r1, #8724	; 0x2214
   17940:	mov	r0, #4
   17944:	movt	r1, #2
   17948:	bl	123cc <ftello64@plt+0x1088>
   1794c:	b	17044 <ftello64@plt+0x5d00>
   17950:	mov	r9, #1024	; 0x400
   17954:	mov	r5, #46	; 0x2e
   17958:	b	17118 <ftello64@plt+0x5dd4>
   1795c:	mov	r5, r3
   17960:	sub	r3, r9, #4
   17964:	cmp	r5, r3
   17968:	beq	17758 <ftello64@plt+0x6414>
   1796c:	add	r1, r9, r1
   17970:	rsb	sl, r5, r1
   17974:	uxth	sl, sl
   17978:	mov	r0, sl
   1797c:	bl	111ac <malloc@plt>
   17980:	subs	r9, r0, #0
   17984:	movne	r1, fp
   17988:	beq	17ad4 <ftello64@plt+0x6790>
   1798c:	rsb	r3, r1, r4
   17990:	mov	r0, r9
   17994:	str	r3, [sp, #4]
   17998:	uxth	r2, r3
   1799c:	add	fp, r9, r2
   179a0:	bl	110d4 <memcpy@plt>
   179a4:	ldrh	r2, [r6, #36]	; 0x24
   179a8:	add	r1, r5, #4
   179ac:	ldr	r3, [sp, #4]
   179b0:	add	r1, r4, r1
   179b4:	mov	r0, fp
   179b8:	rsb	r3, r3, r2
   179bc:	rsb	r2, r5, r3
   179c0:	uxth	r2, r2
   179c4:	add	r4, fp, r2
   179c8:	bl	110d4 <memcpy@plt>
   179cc:	strh	sl, [r6, #36]	; 0x24
   179d0:	ldr	r0, [r6, #68]	; 0x44
   179d4:	bl	110b0 <free@plt>
   179d8:	str	r9, [r6, #68]	; 0x44
   179dc:	b	17758 <ftello64@plt+0x6414>
   179e0:	add	r2, r4, #45	; 0x2d
   179e4:	ldrb	r1, [r7, r3]
   179e8:	add	r3, r3, #1
   179ec:	cmp	r3, r8
   179f0:	strb	r1, [r2, #1]!
   179f4:	bcc	179e4 <ftello64@plt+0x66a0>
   179f8:	b	17118 <ftello64@plt+0x5dd4>
   179fc:	add	r2, r4, #45	; 0x2d
   17a00:	ldrb	r1, [r7, r3]
   17a04:	add	r3, r3, #1
   17a08:	cmp	r8, r3
   17a0c:	strb	r1, [r2, #1]!
   17a10:	bhi	17a00 <ftello64@plt+0x66bc>
   17a14:	b	17118 <ftello64@plt+0x5dd4>
   17a18:	add	r9, r9, fp
   17a1c:	mov	r0, r4
   17a20:	mov	r1, r9
   17a24:	bl	11128 <realloc@plt>
   17a28:	subs	r4, r0, #0
   17a2c:	bne	174dc <ftello64@plt+0x6198>
   17a30:	movw	r1, #8724	; 0x2214
   17a34:	mov	r0, #4
   17a38:	movt	r1, #2
   17a3c:	bl	123cc <ftello64@plt+0x1088>
   17a40:	b	174dc <ftello64@plt+0x6198>
   17a44:	mov	r0, r4
   17a48:	add	r1, r9, r1
   17a4c:	bl	11128 <realloc@plt>
   17a50:	subs	r4, r0, #0
   17a54:	bne	175c4 <ftello64@plt+0x6280>
   17a58:	movw	r1, #8724	; 0x2214
   17a5c:	mov	r0, #4
   17a60:	movt	r1, #2
   17a64:	bl	123cc <ftello64@plt+0x1088>
   17a68:	b	175c4 <ftello64@plt+0x6280>
   17a6c:	sub	r7, r7, #1
   17a70:	add	r0, r4, r0
   17a74:	ldrb	r3, [r7, #1]!
   17a78:	add	r4, r4, #1
   17a7c:	strb	r3, [r4, #8]
   17a80:	cmp	r4, r0
   17a84:	bne	17a74 <ftello64@plt+0x6730>
   17a88:	b	17878 <ftello64@plt+0x6534>
   17a8c:	movw	r1, #8804	; 0x2264
   17a90:	mov	r0, #4
   17a94:	movt	r1, #2
   17a98:	bl	123cc <ftello64@plt+0x1088>
   17a9c:	b	17754 <ftello64@plt+0x6410>
   17aa0:	mov	r0, r1
   17aa4:	bl	111ac <malloc@plt>
   17aa8:	subs	r4, r0, #0
   17aac:	beq	17b1c <ftello64@plt+0x67d8>
   17ab0:	add	r8, r5, r7
   17ab4:	b	175c4 <ftello64@plt+0x6280>
   17ab8:	mov	r0, fp
   17abc:	bl	111ac <malloc@plt>
   17ac0:	subs	r4, r0, #0
   17ac4:	beq	17b30 <ftello64@plt+0x67ec>
   17ac8:	mov	r9, fp
   17acc:	add	sl, r5, r7
   17ad0:	b	174dc <ftello64@plt+0x6198>
   17ad4:	movw	r1, #8680	; 0x21e8
   17ad8:	mov	r0, #4
   17adc:	movt	r1, #2
   17ae0:	bl	123cc <ftello64@plt+0x1088>
   17ae4:	ldr	r1, [r6, #68]	; 0x44
   17ae8:	b	1798c <ftello64@plt+0x6648>
   17aec:	movw	r1, #8704	; 0x2200
   17af0:	mov	r0, #4
   17af4:	movt	r1, #2
   17af8:	bl	123cc <ftello64@plt+0x1088>
   17afc:	b	16e54 <ftello64@plt+0x5b10>
   17b00:	movw	r1, #8680	; 0x21e8
   17b04:	mov	r0, #4
   17b08:	movt	r1, #2
   17b0c:	bl	123cc <ftello64@plt+0x1088>
   17b10:	ldr	r1, [r6, #68]	; 0x44
   17b14:	ldrh	sl, [r6, #36]	; 0x24
   17b18:	b	172e0 <ftello64@plt+0x5f9c>
   17b1c:	movw	r1, #8724	; 0x2214
   17b20:	mov	r0, #4
   17b24:	movt	r1, #2
   17b28:	bl	123cc <ftello64@plt+0x1088>
   17b2c:	b	17ab0 <ftello64@plt+0x676c>
   17b30:	movw	r1, #8724	; 0x2214
   17b34:	mov	r0, #4
   17b38:	movt	r1, #2
   17b3c:	mov	r9, fp
   17b40:	bl	123cc <ftello64@plt+0x1088>
   17b44:	add	sl, r5, r7
   17b48:	b	174dc <ftello64@plt+0x6198>
   17b4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17b50:	sub	sp, sp, #60	; 0x3c
   17b54:	movw	r6, #17336	; 0x43b8
   17b58:	movw	lr, #23712	; 0x5ca0
   17b5c:	strd	r2, [sp, #16]
   17b60:	mvn	r2, #0
   17b64:	ldrd	r4, [sp, #16]
   17b68:	mov	r3, #0
   17b6c:	strd	r0, [sp, #24]
   17b70:	movt	r6, #3
   17b74:	cmp	r5, r3
   17b78:	cmpeq	r4, r2
   17b7c:	movt	lr, #3
   17b80:	movw	r5, #23776	; 0x5ce0
   17b84:	movt	r5, #3
   17b88:	movls	r8, #0
   17b8c:	movhi	r8, #1
   17b90:	str	r8, [sp, #32]
   17b94:	ldrd	r8, [sp, #24]
   17b98:	movw	r0, #65535	; 0xffff
   17b9c:	ldr	r4, [sp, #32]
   17ba0:	mov	r1, #0
   17ba4:	cmp	r9, r1
   17ba8:	cmpeq	r8, r0
   17bac:	ldr	ip, [r6]
   17bb0:	orrhi	r4, r4, #1
   17bb4:	ldr	r7, [r5]
   17bb8:	ldrd	r0, [lr]
   17bbc:	cmp	r4, #0
   17bc0:	ldr	r9, [sp, #108]	; 0x6c
   17bc4:	movw	fp, #23744	; 0x5cc0
   17bc8:	movw	sl, #23736	; 0x5cb8
   17bcc:	movt	fp, #3
   17bd0:	movt	sl, #3
   17bd4:	str	ip, [sp, #52]	; 0x34
   17bd8:	str	r7, [fp]
   17bdc:	mov	ip, #0
   17be0:	strd	r0, [sl]
   17be4:	str	ip, [sp, #40]	; 0x28
   17be8:	str	ip, [sp, #44]	; 0x2c
   17bec:	ldr	r4, [sp, #104]	; 0x68
   17bf0:	str	r9, [sp, #36]	; 0x24
   17bf4:	bne	17c08 <ftello64@plt+0x68c4>
   17bf8:	ldrd	r0, [sp, #96]	; 0x60
   17bfc:	cmp	r1, r3
   17c00:	cmpeq	r0, r2
   17c04:	bls	18260 <ftello64@plt+0x6f1c>
   17c08:	mov	r0, #1024	; 0x400
   17c0c:	str	r0, [sp, #48]	; 0x30
   17c10:	bl	111ac <malloc@plt>
   17c14:	cmp	r0, #0
   17c18:	str	r0, [sp, #40]	; 0x28
   17c1c:	movne	r2, #0
   17c20:	beq	18b94 <ftello64@plt+0x7850>
   17c24:	add	r3, r0, r2
   17c28:	mov	r1, #80	; 0x50
   17c2c:	strb	r1, [r0, r2]
   17c30:	mov	r2, #6
   17c34:	mov	r1, #75	; 0x4b
   17c38:	strb	r2, [r3, #2]
   17c3c:	strb	r1, [r3, #1]
   17c40:	strb	r2, [r3, #3]
   17c44:	ldr	r0, [sp, #40]	; 0x28
   17c48:	ldr	r7, [sp, #44]	; 0x2c
   17c4c:	cmp	r0, #0
   17c50:	add	r7, r7, #4
   17c54:	str	r7, [sp, #44]	; 0x2c
   17c58:	beq	18804 <ftello64@plt+0x74c0>
   17c5c:	ldr	r1, [sp, #48]	; 0x30
   17c60:	sub	r3, r1, #9
   17c64:	cmp	r7, r3
   17c68:	bhi	182d4 <ftello64@plt+0x6f90>
   17c6c:	add	r3, r0, r7
   17c70:	mov	r2, #44	; 0x2c
   17c74:	strb	r2, [r0, r7]
   17c78:	mov	r2, #0
   17c7c:	strb	r2, [r3, #1]
   17c80:	strb	r2, [r3, #2]
   17c84:	strb	r2, [r3, #3]
   17c88:	ldr	r0, [sp, #40]	; 0x28
   17c8c:	ldr	r7, [sp, #44]	; 0x2c
   17c90:	cmp	r0, r2
   17c94:	strb	r2, [r3, #4]
   17c98:	add	r7, r7, #8
   17c9c:	strb	r2, [r3, #5]
   17ca0:	strb	r2, [r3, #6]
   17ca4:	strb	r2, [r3, #7]
   17ca8:	str	r7, [sp, #44]	; 0x2c
   17cac:	beq	18894 <ftello64@plt+0x7550>
   17cb0:	ldr	r1, [sp, #48]	; 0x30
   17cb4:	sub	r3, r1, #3
   17cb8:	cmp	r7, r3
   17cbc:	bhi	18314 <ftello64@plt+0x6fd0>
   17cc0:	add	r3, r0, r7
   17cc4:	mov	r2, #30
   17cc8:	strb	r2, [r0, r7]
   17ccc:	mov	r2, #3
   17cd0:	strb	r2, [r3, #1]
   17cd4:	ldr	r0, [sp, #40]	; 0x28
   17cd8:	ldr	r7, [sp, #44]	; 0x2c
   17cdc:	cmp	r0, #0
   17ce0:	add	r7, r7, #2
   17ce4:	str	r7, [sp, #44]	; 0x2c
   17ce8:	beq	188c4 <ftello64@plt+0x7580>
   17cec:	ldr	r1, [sp, #48]	; 0x30
   17cf0:	sub	r3, r1, #3
   17cf4:	cmp	r7, r3
   17cf8:	bhi	182f4 <ftello64@plt+0x6fb0>
   17cfc:	add	r3, r0, r7
   17d00:	mov	r2, #45	; 0x2d
   17d04:	strb	r2, [r0, r7]
   17d08:	mov	r2, #0
   17d0c:	strb	r2, [r3, #1]
   17d10:	ldr	r0, [sp, #40]	; 0x28
   17d14:	ldr	r8, [sp, #44]	; 0x2c
   17d18:	cmp	r0, r2
   17d1c:	ldr	r7, [r5]
   17d20:	add	r8, r8, #2
   17d24:	str	r8, [sp, #44]	; 0x2c
   17d28:	beq	18864 <ftello64@plt+0x7520>
   17d2c:	ldr	r1, [sp, #48]	; 0x30
   17d30:	sub	r3, r1, #5
   17d34:	cmp	r8, r3
   17d38:	bhi	18394 <ftello64@plt+0x7050>
   17d3c:	add	r3, r0, r8
   17d40:	lsr	r2, r7, #16
   17d44:	strb	r7, [r0, r8]
   17d48:	ubfx	r7, r7, #8, #8
   17d4c:	strb	r2, [r3, #2]
   17d50:	lsr	r2, r2, #8
   17d54:	strb	r7, [r3, #1]
   17d58:	movw	r9, #17028	; 0x4284
   17d5c:	strb	r2, [r3, #3]
   17d60:	movt	r9, #3
   17d64:	ldr	r0, [sp, #40]	; 0x28
   17d68:	ldr	r8, [sp, #44]	; 0x2c
   17d6c:	cmp	r0, #0
   17d70:	ldr	r7, [r9]
   17d74:	add	r8, r8, #4
   17d78:	str	r8, [sp, #44]	; 0x2c
   17d7c:	beq	1879c <ftello64@plt+0x7458>
   17d80:	ldr	r1, [sp, #48]	; 0x30
   17d84:	sub	r3, r1, #5
   17d88:	cmp	r8, r3
   17d8c:	bhi	18374 <ftello64@plt+0x7030>
   17d90:	mov	r1, r8
   17d94:	add	r3, r0, r1
   17d98:	lsr	r2, r7, #16
   17d9c:	strb	r7, [r0, r1]
   17da0:	movw	r8, #23760	; 0x5cd0
   17da4:	strb	r2, [r3, #2]
   17da8:	ubfx	r7, r7, #8, #8
   17dac:	lsr	r2, r2, #8
   17db0:	strb	r7, [r3, #1]
   17db4:	strb	r2, [r3, #3]
   17db8:	movt	r8, #3
   17dbc:	ldr	ip, [sp, #44]	; 0x2c
   17dc0:	add	r7, sp, #48	; 0x30
   17dc4:	ldrd	r0, [r8]
   17dc8:	add	r2, sp, #40	; 0x28
   17dcc:	add	r3, sp, #44	; 0x2c
   17dd0:	str	r7, [sp]
   17dd4:	add	ip, ip, #4
   17dd8:	str	ip, [sp, #44]	; 0x2c
   17ddc:	bl	12778 <ftello64@plt+0x1434>
   17de0:	ldrd	r0, [sp, #24]
   17de4:	add	r2, sp, #40	; 0x28
   17de8:	add	r3, sp, #44	; 0x2c
   17dec:	str	r7, [sp]
   17df0:	bl	12778 <ftello64@plt+0x1434>
   17df4:	ldrd	r0, [sp, #16]
   17df8:	add	r2, sp, #40	; 0x28
   17dfc:	add	r3, sp, #44	; 0x2c
   17e00:	str	r7, [sp]
   17e04:	bl	12778 <ftello64@plt+0x1434>
   17e08:	movw	r1, #23768	; 0x5cd8
   17e0c:	movt	r1, #3
   17e10:	str	r7, [sp]
   17e14:	add	r2, sp, #40	; 0x28
   17e18:	add	r3, sp, #44	; 0x2c
   17e1c:	ldrd	r0, [r1]
   17e20:	bl	12778 <ftello64@plt+0x1434>
   17e24:	ldr	r0, [sp, #40]	; 0x28
   17e28:	cmp	r0, #0
   17e2c:	beq	188f4 <ftello64@plt+0x75b0>
   17e30:	ldr	r1, [sp, #48]	; 0x30
   17e34:	ldr	r2, [sp, #44]	; 0x2c
   17e38:	sub	r3, r1, #5
   17e3c:	cmp	r2, r3
   17e40:	bhi	18354 <ftello64@plt+0x7010>
   17e44:	add	r3, r0, r2
   17e48:	mov	r1, #80	; 0x50
   17e4c:	strb	r1, [r0, r2]
   17e50:	mov	r2, #6
   17e54:	mov	r1, #75	; 0x4b
   17e58:	strb	r2, [r3, #2]
   17e5c:	strb	r1, [r3, #1]
   17e60:	mov	r2, #7
   17e64:	strb	r2, [r3, #3]
   17e68:	ldr	r0, [sp, #40]	; 0x28
   17e6c:	ldr	r3, [sp, #44]	; 0x2c
   17e70:	cmp	r0, #0
   17e74:	ldr	fp, [fp]
   17e78:	add	r3, r3, #4
   17e7c:	str	r3, [sp, #44]	; 0x2c
   17e80:	beq	187cc <ftello64@plt+0x7488>
   17e84:	ldr	r1, [sp, #48]	; 0x30
   17e88:	sub	r2, r1, #5
   17e8c:	cmp	r3, r2
   17e90:	bhi	18334 <ftello64@plt+0x6ff0>
   17e94:	mov	r2, r3
   17e98:	add	r3, r0, r2
   17e9c:	lsr	r1, fp, #16
   17ea0:	strb	fp, [r0, r2]
   17ea4:	ubfx	fp, fp, #8, #8
   17ea8:	strb	r1, [r3, #2]
   17eac:	lsr	r1, r1, #8
   17eb0:	strb	fp, [r3, #1]
   17eb4:	add	r2, sp, #40	; 0x28
   17eb8:	strb	r1, [r3, #3]
   17ebc:	add	r3, sp, #44	; 0x2c
   17ec0:	ldr	ip, [sp, #44]	; 0x2c
   17ec4:	ldrd	r0, [sl]
   17ec8:	str	r7, [sp]
   17ecc:	add	ip, ip, #4
   17ed0:	str	ip, [sp, #44]	; 0x2c
   17ed4:	bl	12778 <ftello64@plt+0x1434>
   17ed8:	ldr	r0, [sp, #40]	; 0x28
   17edc:	ldr	r7, [r5]
   17ee0:	cmp	r0, #0
   17ee4:	add	r7, r7, #1
   17ee8:	beq	18834 <ftello64@plt+0x74f0>
   17eec:	ldr	r3, [sp, #48]	; 0x30
   17ef0:	ldr	r1, [sp, #44]	; 0x2c
   17ef4:	sub	r2, r3, #5
   17ef8:	cmp	r1, r2
   17efc:	bhi	182b4 <ftello64@plt+0x6f70>
   17f00:	add	r3, r0, r1
   17f04:	lsr	r2, r7, #16
   17f08:	strb	r7, [r0, r1]
   17f0c:	ubfx	r7, r7, #8, #8
   17f10:	strb	r2, [r3, #2]
   17f14:	lsr	r2, r2, #8
   17f18:	strb	r7, [r3, #1]
   17f1c:	strb	r2, [r3, #3]
   17f20:	ldr	r3, [sp, #44]	; 0x2c
   17f24:	ldr	r0, [sp, #40]	; 0x28
   17f28:	add	r3, r3, #4
   17f2c:	str	r3, [sp, #44]	; 0x2c
   17f30:	cmp	r0, #0
   17f34:	moveq	r7, r3
   17f38:	beq	18284 <ftello64@plt+0x6f40>
   17f3c:	ldr	r1, [sp, #48]	; 0x30
   17f40:	sub	r2, r1, #5
   17f44:	cmp	r3, r2
   17f48:	movls	r7, r3
   17f4c:	bhi	184e0 <ftello64@plt+0x719c>
   17f50:	add	r3, r0, r7
   17f54:	mov	r2, #80	; 0x50
   17f58:	mov	r1, #75	; 0x4b
   17f5c:	strb	r2, [r0, r7]
   17f60:	strb	r1, [r3, #1]
   17f64:	mov	r2, #5
   17f68:	strb	r2, [r3, #2]
   17f6c:	mov	r2, #6
   17f70:	strb	r2, [r3, #3]
   17f74:	movw	r3, #65534	; 0xfffe
   17f78:	ldr	r7, [r5]
   17f7c:	ldr	r5, [sp, #44]	; 0x2c
   17f80:	cmp	r7, r3
   17f84:	ldr	r0, [sp, #40]	; 0x28
   17f88:	add	r5, r5, #4
   17f8c:	str	r5, [sp, #44]	; 0x2c
   17f90:	bhi	17fd0 <ftello64@plt+0x6c8c>
   17f94:	cmp	r0, #0
   17f98:	uxth	sl, r7
   17f9c:	beq	18954 <ftello64@plt+0x7610>
   17fa0:	ldr	r1, [sp, #48]	; 0x30
   17fa4:	sub	r3, r1, #3
   17fa8:	cmp	r5, r3
   17fac:	bhi	18640 <ftello64@plt+0x72fc>
   17fb0:	add	r3, r0, r5
   17fb4:	strb	r7, [r0, r5]
   17fb8:	lsr	sl, sl, #8
   17fbc:	strb	sl, [r3, #1]
   17fc0:	ldr	r5, [sp, #44]	; 0x2c
   17fc4:	add	r5, r5, #2
   17fc8:	str	r5, [sp, #44]	; 0x2c
   17fcc:	b	18004 <ftello64@plt+0x6cc0>
   17fd0:	cmp	r0, #0
   17fd4:	beq	18984 <ftello64@plt+0x7640>
   17fd8:	ldr	r1, [sp, #48]	; 0x30
   17fdc:	sub	r3, r1, #3
   17fe0:	cmp	r5, r3
   17fe4:	bhi	18740 <ftello64@plt+0x73fc>
   17fe8:	add	r2, r0, r5
   17fec:	mvn	r3, #0
   17ff0:	strb	r3, [r0, r5]
   17ff4:	strb	r3, [r2, #1]
   17ff8:	ldr	r5, [sp, #44]	; 0x2c
   17ffc:	add	r5, r5, #2
   18000:	str	r5, [sp, #44]	; 0x2c
   18004:	ldr	r2, [r9]
   18008:	movw	r3, #17028	; 0x4284
   1800c:	movt	r3, #3
   18010:	cmn	r2, #1
   18014:	moveq	r9, #0
   18018:	streq	r9, [r3]
   1801c:	moveq	r7, r9
   18020:	beq	18488 <ftello64@plt+0x7144>
   18024:	movw	r3, #65534	; 0xfffe
   18028:	cmp	r2, r3
   1802c:	bls	18480 <ftello64@plt+0x713c>
   18030:	ldr	r0, [sp, #40]	; 0x28
   18034:	cmp	r0, #0
   18038:	beq	18a44 <ftello64@plt+0x7700>
   1803c:	ldr	r1, [sp, #48]	; 0x30
   18040:	sub	r3, r1, #3
   18044:	cmp	r3, r5
   18048:	bcc	18720 <ftello64@plt+0x73dc>
   1804c:	add	r2, r0, r5
   18050:	mvn	r3, #0
   18054:	strb	r3, [r0, r5]
   18058:	strb	r3, [r2, #1]
   1805c:	ldr	r5, [sp, #44]	; 0x2c
   18060:	add	r5, r5, #2
   18064:	str	r5, [sp, #44]	; 0x2c
   18068:	ldrd	r8, [r8]
   1806c:	movw	r2, #65534	; 0xfffe
   18070:	mov	r3, #0
   18074:	ldr	r0, [sp, #40]	; 0x28
   18078:	cmp	r9, r3
   1807c:	cmpeq	r8, r2
   18080:	bhi	18448 <ftello64@plt+0x7104>
   18084:	cmp	r0, #0
   18088:	uxth	r7, r8
   1808c:	beq	189b4 <ftello64@plt+0x7670>
   18090:	ldr	r1, [sp, #48]	; 0x30
   18094:	sub	r3, r1, #3
   18098:	cmp	r3, r5
   1809c:	bcc	18700 <ftello64@plt+0x73bc>
   180a0:	add	r3, r0, r5
   180a4:	strb	r8, [r0, r5]
   180a8:	lsr	r7, r7, #8
   180ac:	strb	r7, [r3, #1]
   180b0:	ldr	r5, [sp, #44]	; 0x2c
   180b4:	add	r5, r5, #2
   180b8:	str	r5, [sp, #44]	; 0x2c
   180bc:	movw	r1, #23752	; 0x5cc8
   180c0:	movt	r1, #3
   180c4:	movw	r2, #65534	; 0xfffe
   180c8:	mov	r3, #0
   180cc:	ldrd	r8, [r1]
   180d0:	ldr	r0, [sp, #40]	; 0x28
   180d4:	cmp	r9, r3
   180d8:	cmpeq	r8, r2
   180dc:	bhi	183b4 <ftello64@plt+0x7070>
   180e0:	cmp	r0, #0
   180e4:	uxth	r7, r8
   180e8:	beq	189e4 <ftello64@plt+0x76a0>
   180ec:	ldr	r1, [sp, #48]	; 0x30
   180f0:	sub	r3, r1, #3
   180f4:	cmp	r3, r5
   180f8:	bcc	186e0 <ftello64@plt+0x739c>
   180fc:	add	r3, r0, r5
   18100:	strb	r8, [r0, r5]
   18104:	ldr	r8, [sp, #32]
   18108:	lsr	r7, r7, #8
   1810c:	strb	r7, [r3, #1]
   18110:	ldr	r5, [sp, #44]	; 0x2c
   18114:	cmp	r8, #0
   18118:	ldr	r0, [sp, #40]	; 0x28
   1811c:	add	r5, r5, #2
   18120:	str	r5, [sp, #44]	; 0x2c
   18124:	beq	183f8 <ftello64@plt+0x70b4>
   18128:	cmp	r0, #0
   1812c:	beq	18b04 <ftello64@plt+0x77c0>
   18130:	ldr	r1, [sp, #48]	; 0x30
   18134:	sub	r3, r1, #5
   18138:	cmp	r3, r5
   1813c:	bcc	186c0 <ftello64@plt+0x737c>
   18140:	add	r2, r0, r5
   18144:	mvn	r3, #0
   18148:	strb	r3, [r0, r5]
   1814c:	strb	r3, [r2, #1]
   18150:	strb	r3, [r2, #2]
   18154:	strb	r3, [r2, #3]
   18158:	ldr	r5, [sp, #44]	; 0x2c
   1815c:	add	r5, r5, #4
   18160:	str	r5, [sp, #44]	; 0x2c
   18164:	movw	r3, #17048	; 0x4298
   18168:	movt	r3, #3
   1816c:	ldr	r0, [sp, #40]	; 0x28
   18170:	ldr	r3, [r3]
   18174:	cmp	r3, #1
   18178:	beq	1819c <ftello64@plt+0x6e58>
   1817c:	movw	r1, #23768	; 0x5cd8
   18180:	movt	r1, #3
   18184:	mvn	r2, #0
   18188:	mov	r3, #0
   1818c:	ldrd	r8, [r1]
   18190:	cmp	r9, r3
   18194:	cmpeq	r8, r2
   18198:	bls	18598 <ftello64@plt+0x7254>
   1819c:	cmp	r0, #0
   181a0:	beq	18924 <ftello64@plt+0x75e0>
   181a4:	ldr	r1, [sp, #48]	; 0x30
   181a8:	sub	r3, r1, #5
   181ac:	cmp	r3, r5
   181b0:	bcc	18578 <ftello64@plt+0x7234>
   181b4:	add	r2, r0, r5
   181b8:	mvn	r3, #0
   181bc:	strb	r3, [r0, r5]
   181c0:	strb	r3, [r2, #1]
   181c4:	strb	r3, [r2, #2]
   181c8:	strb	r3, [r2, #3]
   181cc:	ldr	r5, [sp, #44]	; 0x2c
   181d0:	add	r5, r5, #4
   181d4:	str	r5, [sp, #44]	; 0x2c
   181d8:	ldr	r0, [sp, #40]	; 0x28
   181dc:	uxth	r7, r4
   181e0:	cmp	r0, #0
   181e4:	beq	1876c <ftello64@plt+0x7428>
   181e8:	ldr	r1, [sp, #48]	; 0x30
   181ec:	sub	r3, r1, #3
   181f0:	cmp	r3, r5
   181f4:	bcc	184c0 <ftello64@plt+0x717c>
   181f8:	add	r3, r0, r5
   181fc:	strb	r4, [r0, r5]
   18200:	lsr	r7, r7, #8
   18204:	cmp	r4, #0
   18208:	strb	r7, [r3, #1]
   1820c:	ldr	r2, [sp, #44]	; 0x2c
   18210:	add	r5, r2, #2
   18214:	str	r5, [sp, #44]	; 0x2c
   18218:	bne	18500 <ftello64@plt+0x71bc>
   1821c:	mov	r2, r5
   18220:	mov	r3, #3
   18224:	ldr	r0, [sp, #40]	; 0x28
   18228:	mov	r1, #1
   1822c:	bl	1b188 <ftello64@plt+0x9e44>
   18230:	ldr	r3, [sp, #44]	; 0x2c
   18234:	cmp	r0, r3
   18238:	ldr	r0, [sp, #40]	; 0x28
   1823c:	beq	18760 <ftello64@plt+0x741c>
   18240:	bl	110b0 <free@plt>
   18244:	mov	r0, #10
   18248:	ldr	r2, [sp, #52]	; 0x34
   1824c:	ldr	r3, [r6]
   18250:	cmp	r2, r3
   18254:	bne	18bb0 <ftello64@plt+0x786c>
   18258:	add	sp, sp, #60	; 0x3c
   1825c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18260:	movw	r3, #23884	; 0x5d4c
   18264:	movt	r3, #3
   18268:	ldr	r7, [r3]
   1826c:	cmp	r7, ip
   18270:	bne	17c08 <ftello64@plt+0x68c4>
   18274:	movw	r9, #17028	; 0x4284
   18278:	movw	r8, #23760	; 0x5cd0
   1827c:	movt	r9, #3
   18280:	movt	r8, #3
   18284:	mov	r0, #1024	; 0x400
   18288:	str	r0, [sp, #48]	; 0x30
   1828c:	bl	111ac <malloc@plt>
   18290:	cmp	r0, #0
   18294:	str	r0, [sp, #40]	; 0x28
   18298:	bne	17f50 <ftello64@plt+0x6c0c>
   1829c:	mov	r0, #4
   182a0:	movw	r1, #8704	; 0x2200
   182a4:	movt	r1, #2
   182a8:	bl	123cc <ftello64@plt+0x1088>
   182ac:	ldr	r0, [sp, #40]	; 0x28
   182b0:	b	184f8 <ftello64@plt+0x71b4>
   182b4:	add	r1, r3, #1024	; 0x400
   182b8:	str	r1, [sp, #48]	; 0x30
   182bc:	bl	11128 <realloc@plt>
   182c0:	cmp	r0, #0
   182c4:	str	r0, [sp, #40]	; 0x28
   182c8:	beq	1884c <ftello64@plt+0x7508>
   182cc:	ldr	r1, [sp, #44]	; 0x2c
   182d0:	b	17f00 <ftello64@plt+0x6bbc>
   182d4:	add	r1, r1, #1024	; 0x400
   182d8:	str	r1, [sp, #48]	; 0x30
   182dc:	bl	11128 <realloc@plt>
   182e0:	cmp	r0, #0
   182e4:	str	r0, [sp, #40]	; 0x28
   182e8:	beq	1881c <ftello64@plt+0x74d8>
   182ec:	ldr	r7, [sp, #44]	; 0x2c
   182f0:	b	17c6c <ftello64@plt+0x6928>
   182f4:	add	r1, r1, #1024	; 0x400
   182f8:	str	r1, [sp, #48]	; 0x30
   182fc:	bl	11128 <realloc@plt>
   18300:	cmp	r0, #0
   18304:	str	r0, [sp, #40]	; 0x28
   18308:	beq	188dc <ftello64@plt+0x7598>
   1830c:	ldr	r7, [sp, #44]	; 0x2c
   18310:	b	17cfc <ftello64@plt+0x69b8>
   18314:	add	r1, r1, #1024	; 0x400
   18318:	str	r1, [sp, #48]	; 0x30
   1831c:	bl	11128 <realloc@plt>
   18320:	cmp	r0, #0
   18324:	str	r0, [sp, #40]	; 0x28
   18328:	beq	188ac <ftello64@plt+0x7568>
   1832c:	ldr	r7, [sp, #44]	; 0x2c
   18330:	b	17cc0 <ftello64@plt+0x697c>
   18334:	add	r1, r1, #1024	; 0x400
   18338:	str	r1, [sp, #48]	; 0x30
   1833c:	bl	11128 <realloc@plt>
   18340:	cmp	r0, #0
   18344:	str	r0, [sp, #40]	; 0x28
   18348:	beq	187ec <ftello64@plt+0x74a8>
   1834c:	ldr	r2, [sp, #44]	; 0x2c
   18350:	b	17e98 <ftello64@plt+0x6b54>
   18354:	add	r1, r1, #1024	; 0x400
   18358:	str	r1, [sp, #48]	; 0x30
   1835c:	bl	11128 <realloc@plt>
   18360:	cmp	r0, #0
   18364:	str	r0, [sp, #40]	; 0x28
   18368:	beq	1890c <ftello64@plt+0x75c8>
   1836c:	ldr	r2, [sp, #44]	; 0x2c
   18370:	b	17e44 <ftello64@plt+0x6b00>
   18374:	add	r1, r1, #1024	; 0x400
   18378:	str	r1, [sp, #48]	; 0x30
   1837c:	bl	11128 <realloc@plt>
   18380:	cmp	r0, #0
   18384:	str	r0, [sp, #40]	; 0x28
   18388:	beq	187b4 <ftello64@plt+0x7470>
   1838c:	ldr	r1, [sp, #44]	; 0x2c
   18390:	b	17d94 <ftello64@plt+0x6a50>
   18394:	add	r1, r1, #1024	; 0x400
   18398:	str	r1, [sp, #48]	; 0x30
   1839c:	bl	11128 <realloc@plt>
   183a0:	cmp	r0, #0
   183a4:	str	r0, [sp, #40]	; 0x28
   183a8:	beq	1887c <ftello64@plt+0x7538>
   183ac:	ldr	r8, [sp, #44]	; 0x2c
   183b0:	b	17d3c <ftello64@plt+0x69f8>
   183b4:	cmp	r0, #0
   183b8:	beq	18ad4 <ftello64@plt+0x7790>
   183bc:	ldr	r1, [sp, #48]	; 0x30
   183c0:	sub	r3, r1, #3
   183c4:	cmp	r3, r5
   183c8:	bcc	18660 <ftello64@plt+0x731c>
   183cc:	add	r2, r0, r5
   183d0:	ldr	r8, [sp, #32]
   183d4:	mvn	r3, #0
   183d8:	strb	r3, [r0, r5]
   183dc:	strb	r3, [r2, #1]
   183e0:	cmp	r8, #0
   183e4:	ldr	r5, [sp, #44]	; 0x2c
   183e8:	ldr	r0, [sp, #40]	; 0x28
   183ec:	add	r5, r5, #2
   183f0:	str	r5, [sp, #44]	; 0x2c
   183f4:	bne	18128 <ftello64@plt+0x6de4>
   183f8:	cmp	r0, #0
   183fc:	beq	18a14 <ftello64@plt+0x76d0>
   18400:	ldr	r1, [sp, #48]	; 0x30
   18404:	sub	r3, r1, #5
   18408:	cmp	r3, r5
   1840c:	bcc	18620 <ftello64@plt+0x72dc>
   18410:	ldr	r9, [sp, #16]
   18414:	add	r3, r0, r5
   18418:	ldrb	ip, [sp, #16]
   1841c:	ubfx	r1, r9, #8, #8
   18420:	lsr	r2, r9, #16
   18424:	strb	ip, [r0, r5]
   18428:	strb	r2, [r3, #2]
   1842c:	lsr	r2, r2, #8
   18430:	strb	r1, [r3, #1]
   18434:	strb	r2, [r3, #3]
   18438:	ldr	r5, [sp, #44]	; 0x2c
   1843c:	add	r5, r5, #4
   18440:	str	r5, [sp, #44]	; 0x2c
   18444:	b	18164 <ftello64@plt+0x6e20>
   18448:	cmp	r0, #0
   1844c:	beq	18a74 <ftello64@plt+0x7730>
   18450:	ldr	r1, [sp, #48]	; 0x30
   18454:	sub	r3, r1, #3
   18458:	cmp	r3, r5
   1845c:	bcc	186a0 <ftello64@plt+0x735c>
   18460:	add	r2, r0, r5
   18464:	mvn	r3, #0
   18468:	strb	r3, [r0, r5]
   1846c:	strb	r3, [r2, #1]
   18470:	ldr	r5, [sp, #44]	; 0x2c
   18474:	add	r5, r5, #2
   18478:	str	r5, [sp, #44]	; 0x2c
   1847c:	b	180bc <ftello64@plt+0x6d78>
   18480:	uxtb	r7, r2
   18484:	ubfx	r9, r2, #8, #8
   18488:	ldr	r0, [sp, #40]	; 0x28
   1848c:	cmp	r0, #0
   18490:	beq	18aa4 <ftello64@plt+0x7760>
   18494:	ldr	r1, [sp, #48]	; 0x30
   18498:	sub	r3, r1, #3
   1849c:	cmp	r3, r5
   184a0:	bcc	18680 <ftello64@plt+0x733c>
   184a4:	add	r3, r0, r5
   184a8:	strb	r7, [r0, r5]
   184ac:	strb	r9, [r3, #1]
   184b0:	ldr	r5, [sp, #44]	; 0x2c
   184b4:	add	r5, r5, #2
   184b8:	str	r5, [sp, #44]	; 0x2c
   184bc:	b	18068 <ftello64@plt+0x6d24>
   184c0:	add	r1, r1, #1024	; 0x400
   184c4:	str	r1, [sp, #48]	; 0x30
   184c8:	bl	11128 <realloc@plt>
   184cc:	cmp	r0, #0
   184d0:	str	r0, [sp, #40]	; 0x28
   184d4:	beq	18784 <ftello64@plt+0x7440>
   184d8:	ldr	r5, [sp, #44]	; 0x2c
   184dc:	b	181f8 <ftello64@plt+0x6eb4>
   184e0:	add	r1, r1, #1024	; 0x400
   184e4:	str	r1, [sp, #48]	; 0x30
   184e8:	bl	11128 <realloc@plt>
   184ec:	cmp	r0, #0
   184f0:	str	r0, [sp, #40]	; 0x28
   184f4:	beq	1829c <ftello64@plt+0x6f58>
   184f8:	ldr	r7, [sp, #44]	; 0x2c
   184fc:	b	17f50 <ftello64@plt+0x6c0c>
   18500:	ldr	r8, [sp, #36]	; 0x24
   18504:	cmp	r8, #0
   18508:	beq	1821c <ftello64@plt+0x6ed8>
   1850c:	ldr	r0, [sp, #40]	; 0x28
   18510:	cmp	r4, #1024	; 0x400
   18514:	movcs	r1, r4
   18518:	movcc	r1, #1024	; 0x400
   1851c:	cmp	r0, #0
   18520:	beq	18b34 <ftello64@plt+0x77f0>
   18524:	ldr	r3, [sp, #48]	; 0x30
   18528:	add	lr, r4, r5
   1852c:	sub	ip, r3, #1
   18530:	cmp	lr, ip
   18534:	bhi	18600 <ftello64@plt+0x72bc>
   18538:	mov	r2, r5
   1853c:	mov	r3, #0
   18540:	ldr	ip, [sp, #36]	; 0x24
   18544:	b	18550 <ftello64@plt+0x720c>
   18548:	ldr	r0, [sp, #40]	; 0x28
   1854c:	ldr	r2, [sp, #44]	; 0x2c
   18550:	add	r0, r0, r3
   18554:	ldrb	r1, [ip, r3]
   18558:	add	r3, r3, #1
   1855c:	cmp	r3, r4
   18560:	strb	r1, [r0, r2]
   18564:	bne	18548 <ftello64@plt+0x7204>
   18568:	ldr	r2, [sp, #44]	; 0x2c
   1856c:	add	r2, r3, r2
   18570:	str	r2, [sp, #44]	; 0x2c
   18574:	b	18220 <ftello64@plt+0x6edc>
   18578:	add	r1, r1, #1024	; 0x400
   1857c:	str	r1, [sp, #48]	; 0x30
   18580:	bl	11128 <realloc@plt>
   18584:	cmp	r0, #0
   18588:	str	r0, [sp, #40]	; 0x28
   1858c:	beq	1893c <ftello64@plt+0x75f8>
   18590:	ldr	r5, [sp, #44]	; 0x2c
   18594:	b	181b4 <ftello64@plt+0x6e70>
   18598:	cmp	r0, #0
   1859c:	beq	18b64 <ftello64@plt+0x7820>
   185a0:	ldr	r1, [sp, #48]	; 0x30
   185a4:	sub	r3, r1, #5
   185a8:	cmp	r3, r5
   185ac:	bcc	185e0 <ftello64@plt+0x729c>
   185b0:	add	r3, r0, r5
   185b4:	lsr	r2, r8, #16
   185b8:	strb	r8, [r0, r5]
   185bc:	ubfx	r8, r8, #8, #8
   185c0:	strb	r2, [r3, #2]
   185c4:	lsr	r2, r2, #8
   185c8:	strb	r8, [r3, #1]
   185cc:	strb	r2, [r3, #3]
   185d0:	ldr	r5, [sp, #44]	; 0x2c
   185d4:	add	r5, r5, #4
   185d8:	str	r5, [sp, #44]	; 0x2c
   185dc:	b	181d8 <ftello64@plt+0x6e94>
   185e0:	add	r1, r1, #1024	; 0x400
   185e4:	str	r1, [sp, #48]	; 0x30
   185e8:	bl	11128 <realloc@plt>
   185ec:	cmp	r0, #0
   185f0:	str	r0, [sp, #40]	; 0x28
   185f4:	beq	18b7c <ftello64@plt+0x7838>
   185f8:	ldr	r5, [sp, #44]	; 0x2c
   185fc:	b	185b0 <ftello64@plt+0x726c>
   18600:	add	r1, r1, r3
   18604:	str	r1, [sp, #48]	; 0x30
   18608:	bl	11128 <realloc@plt>
   1860c:	cmp	r0, #0
   18610:	str	r0, [sp, #40]	; 0x28
   18614:	beq	18b4c <ftello64@plt+0x7808>
   18618:	ldr	r2, [sp, #44]	; 0x2c
   1861c:	b	1853c <ftello64@plt+0x71f8>
   18620:	add	r1, r1, #1024	; 0x400
   18624:	str	r1, [sp, #48]	; 0x30
   18628:	bl	11128 <realloc@plt>
   1862c:	cmp	r0, #0
   18630:	str	r0, [sp, #40]	; 0x28
   18634:	beq	18a2c <ftello64@plt+0x76e8>
   18638:	ldr	r5, [sp, #44]	; 0x2c
   1863c:	b	18410 <ftello64@plt+0x70cc>
   18640:	add	r1, r1, #1024	; 0x400
   18644:	str	r1, [sp, #48]	; 0x30
   18648:	bl	11128 <realloc@plt>
   1864c:	cmp	r0, #0
   18650:	str	r0, [sp, #40]	; 0x28
   18654:	beq	1896c <ftello64@plt+0x7628>
   18658:	ldr	r5, [sp, #44]	; 0x2c
   1865c:	b	17fb0 <ftello64@plt+0x6c6c>
   18660:	add	r1, r1, #1024	; 0x400
   18664:	str	r1, [sp, #48]	; 0x30
   18668:	bl	11128 <realloc@plt>
   1866c:	cmp	r0, #0
   18670:	str	r0, [sp, #40]	; 0x28
   18674:	beq	18aec <ftello64@plt+0x77a8>
   18678:	ldr	r5, [sp, #44]	; 0x2c
   1867c:	b	183cc <ftello64@plt+0x7088>
   18680:	add	r1, r1, #1024	; 0x400
   18684:	str	r1, [sp, #48]	; 0x30
   18688:	bl	11128 <realloc@plt>
   1868c:	cmp	r0, #0
   18690:	str	r0, [sp, #40]	; 0x28
   18694:	beq	18abc <ftello64@plt+0x7778>
   18698:	ldr	r5, [sp, #44]	; 0x2c
   1869c:	b	184a4 <ftello64@plt+0x7160>
   186a0:	add	r1, r1, #1024	; 0x400
   186a4:	str	r1, [sp, #48]	; 0x30
   186a8:	bl	11128 <realloc@plt>
   186ac:	cmp	r0, #0
   186b0:	str	r0, [sp, #40]	; 0x28
   186b4:	beq	18a8c <ftello64@plt+0x7748>
   186b8:	ldr	r5, [sp, #44]	; 0x2c
   186bc:	b	18460 <ftello64@plt+0x711c>
   186c0:	add	r1, r1, #1024	; 0x400
   186c4:	str	r1, [sp, #48]	; 0x30
   186c8:	bl	11128 <realloc@plt>
   186cc:	cmp	r0, #0
   186d0:	str	r0, [sp, #40]	; 0x28
   186d4:	beq	18b1c <ftello64@plt+0x77d8>
   186d8:	ldr	r5, [sp, #44]	; 0x2c
   186dc:	b	18140 <ftello64@plt+0x6dfc>
   186e0:	add	r1, r1, #1024	; 0x400
   186e4:	str	r1, [sp, #48]	; 0x30
   186e8:	bl	11128 <realloc@plt>
   186ec:	cmp	r0, #0
   186f0:	str	r0, [sp, #40]	; 0x28
   186f4:	beq	189fc <ftello64@plt+0x76b8>
   186f8:	ldr	r5, [sp, #44]	; 0x2c
   186fc:	b	180fc <ftello64@plt+0x6db8>
   18700:	add	r1, r1, #1024	; 0x400
   18704:	str	r1, [sp, #48]	; 0x30
   18708:	bl	11128 <realloc@plt>
   1870c:	cmp	r0, #0
   18710:	str	r0, [sp, #40]	; 0x28
   18714:	beq	189cc <ftello64@plt+0x7688>
   18718:	ldr	r5, [sp, #44]	; 0x2c
   1871c:	b	180a0 <ftello64@plt+0x6d5c>
   18720:	add	r1, r1, #1024	; 0x400
   18724:	str	r1, [sp, #48]	; 0x30
   18728:	bl	11128 <realloc@plt>
   1872c:	cmp	r0, #0
   18730:	str	r0, [sp, #40]	; 0x28
   18734:	beq	18a5c <ftello64@plt+0x7718>
   18738:	ldr	r5, [sp, #44]	; 0x2c
   1873c:	b	1804c <ftello64@plt+0x6d08>
   18740:	add	r1, r1, #1024	; 0x400
   18744:	str	r1, [sp, #48]	; 0x30
   18748:	bl	11128 <realloc@plt>
   1874c:	cmp	r0, #0
   18750:	str	r0, [sp, #40]	; 0x28
   18754:	beq	1899c <ftello64@plt+0x7658>
   18758:	ldr	r5, [sp, #44]	; 0x2c
   1875c:	b	17fe8 <ftello64@plt+0x6ca4>
   18760:	bl	110b0 <free@plt>
   18764:	mov	r0, #0
   18768:	b	18248 <ftello64@plt+0x6f04>
   1876c:	mov	r0, #1024	; 0x400
   18770:	str	r0, [sp, #48]	; 0x30
   18774:	bl	111ac <malloc@plt>
   18778:	cmp	r0, #0
   1877c:	str	r0, [sp, #40]	; 0x28
   18780:	bne	181f8 <ftello64@plt+0x6eb4>
   18784:	mov	r0, #4
   18788:	movw	r1, #8884	; 0x22b4
   1878c:	movt	r1, #2
   18790:	bl	123cc <ftello64@plt+0x1088>
   18794:	ldr	r0, [sp, #40]	; 0x28
   18798:	b	184d8 <ftello64@plt+0x7194>
   1879c:	mov	r0, #1024	; 0x400
   187a0:	str	r0, [sp, #48]	; 0x30
   187a4:	bl	111ac <malloc@plt>
   187a8:	cmp	r0, #0
   187ac:	str	r0, [sp, #40]	; 0x28
   187b0:	bne	17d90 <ftello64@plt+0x6a4c>
   187b4:	mov	r0, #4
   187b8:	movw	r1, #8704	; 0x2200
   187bc:	movt	r1, #2
   187c0:	bl	123cc <ftello64@plt+0x1088>
   187c4:	ldr	r0, [sp, #40]	; 0x28
   187c8:	b	1838c <ftello64@plt+0x7048>
   187cc:	mov	r0, #1024	; 0x400
   187d0:	str	r3, [sp, #12]
   187d4:	str	r0, [sp, #48]	; 0x30
   187d8:	bl	111ac <malloc@plt>
   187dc:	ldr	r3, [sp, #12]
   187e0:	cmp	r0, #0
   187e4:	str	r0, [sp, #40]	; 0x28
   187e8:	bne	17e94 <ftello64@plt+0x6b50>
   187ec:	mov	r0, #4
   187f0:	movw	r1, #8704	; 0x2200
   187f4:	movt	r1, #2
   187f8:	bl	123cc <ftello64@plt+0x1088>
   187fc:	ldr	r0, [sp, #40]	; 0x28
   18800:	b	1834c <ftello64@plt+0x7008>
   18804:	mov	r0, #1024	; 0x400
   18808:	str	r0, [sp, #48]	; 0x30
   1880c:	bl	111ac <malloc@plt>
   18810:	cmp	r0, #0
   18814:	str	r0, [sp, #40]	; 0x28
   18818:	bne	17c6c <ftello64@plt+0x6928>
   1881c:	mov	r0, #4
   18820:	movw	r1, #5484	; 0x156c
   18824:	movt	r1, #2
   18828:	bl	123cc <ftello64@plt+0x1088>
   1882c:	ldr	r0, [sp, #40]	; 0x28
   18830:	b	182ec <ftello64@plt+0x6fa8>
   18834:	mov	r0, #1024	; 0x400
   18838:	str	r0, [sp, #48]	; 0x30
   1883c:	bl	111ac <malloc@plt>
   18840:	cmp	r0, #0
   18844:	str	r0, [sp, #40]	; 0x28
   18848:	bne	182cc <ftello64@plt+0x6f88>
   1884c:	mov	r0, #4
   18850:	movw	r1, #8704	; 0x2200
   18854:	movt	r1, #2
   18858:	bl	123cc <ftello64@plt+0x1088>
   1885c:	ldr	r0, [sp, #40]	; 0x28
   18860:	b	182cc <ftello64@plt+0x6f88>
   18864:	mov	r0, #1024	; 0x400
   18868:	str	r0, [sp, #48]	; 0x30
   1886c:	bl	111ac <malloc@plt>
   18870:	cmp	r0, #0
   18874:	str	r0, [sp, #40]	; 0x28
   18878:	bne	17d3c <ftello64@plt+0x69f8>
   1887c:	mov	r0, #4
   18880:	movw	r1, #8704	; 0x2200
   18884:	movt	r1, #2
   18888:	bl	123cc <ftello64@plt+0x1088>
   1888c:	ldr	r0, [sp, #40]	; 0x28
   18890:	b	183ac <ftello64@plt+0x7068>
   18894:	mov	r0, #1024	; 0x400
   18898:	str	r0, [sp, #48]	; 0x30
   1889c:	bl	111ac <malloc@plt>
   188a0:	cmp	r0, #0
   188a4:	str	r0, [sp, #40]	; 0x28
   188a8:	bne	17cc0 <ftello64@plt+0x697c>
   188ac:	mov	r0, #4
   188b0:	movw	r1, #8884	; 0x22b4
   188b4:	movt	r1, #2
   188b8:	bl	123cc <ftello64@plt+0x1088>
   188bc:	ldr	r0, [sp, #40]	; 0x28
   188c0:	b	1832c <ftello64@plt+0x6fe8>
   188c4:	mov	r0, #1024	; 0x400
   188c8:	str	r0, [sp, #48]	; 0x30
   188cc:	bl	111ac <malloc@plt>
   188d0:	cmp	r0, #0
   188d4:	str	r0, [sp, #40]	; 0x28
   188d8:	bne	17cfc <ftello64@plt+0x69b8>
   188dc:	mov	r0, #4
   188e0:	movw	r1, #8884	; 0x22b4
   188e4:	movt	r1, #2
   188e8:	bl	123cc <ftello64@plt+0x1088>
   188ec:	ldr	r0, [sp, #40]	; 0x28
   188f0:	b	1830c <ftello64@plt+0x6fc8>
   188f4:	mov	r0, #1024	; 0x400
   188f8:	str	r0, [sp, #48]	; 0x30
   188fc:	bl	111ac <malloc@plt>
   18900:	cmp	r0, #0
   18904:	str	r0, [sp, #40]	; 0x28
   18908:	bne	1836c <ftello64@plt+0x7028>
   1890c:	mov	r0, #4
   18910:	movw	r1, #8704	; 0x2200
   18914:	movt	r1, #2
   18918:	bl	123cc <ftello64@plt+0x1088>
   1891c:	ldr	r0, [sp, #40]	; 0x28
   18920:	b	1836c <ftello64@plt+0x7028>
   18924:	mov	r0, #1024	; 0x400
   18928:	str	r0, [sp, #48]	; 0x30
   1892c:	bl	111ac <malloc@plt>
   18930:	cmp	r0, #0
   18934:	str	r0, [sp, #40]	; 0x28
   18938:	bne	181b4 <ftello64@plt+0x6e70>
   1893c:	mov	r0, #4
   18940:	movw	r1, #8704	; 0x2200
   18944:	movt	r1, #2
   18948:	bl	123cc <ftello64@plt+0x1088>
   1894c:	ldr	r0, [sp, #40]	; 0x28
   18950:	b	18590 <ftello64@plt+0x724c>
   18954:	mov	r0, #1024	; 0x400
   18958:	str	r0, [sp, #48]	; 0x30
   1895c:	bl	111ac <malloc@plt>
   18960:	cmp	r0, #0
   18964:	str	r0, [sp, #40]	; 0x28
   18968:	bne	17fb0 <ftello64@plt+0x6c6c>
   1896c:	mov	r0, #4
   18970:	movw	r1, #8884	; 0x22b4
   18974:	movt	r1, #2
   18978:	bl	123cc <ftello64@plt+0x1088>
   1897c:	ldr	r0, [sp, #40]	; 0x28
   18980:	b	18658 <ftello64@plt+0x7314>
   18984:	mov	r0, #1024	; 0x400
   18988:	str	r0, [sp, #48]	; 0x30
   1898c:	bl	111ac <malloc@plt>
   18990:	cmp	r0, #0
   18994:	str	r0, [sp, #40]	; 0x28
   18998:	bne	17fe8 <ftello64@plt+0x6ca4>
   1899c:	mov	r0, #4
   189a0:	movw	r1, #8884	; 0x22b4
   189a4:	movt	r1, #2
   189a8:	bl	123cc <ftello64@plt+0x1088>
   189ac:	ldr	r0, [sp, #40]	; 0x28
   189b0:	b	18758 <ftello64@plt+0x7414>
   189b4:	mov	r0, #1024	; 0x400
   189b8:	str	r0, [sp, #48]	; 0x30
   189bc:	bl	111ac <malloc@plt>
   189c0:	cmp	r0, #0
   189c4:	str	r0, [sp, #40]	; 0x28
   189c8:	bne	180a0 <ftello64@plt+0x6d5c>
   189cc:	mov	r0, #4
   189d0:	movw	r1, #8884	; 0x22b4
   189d4:	movt	r1, #2
   189d8:	bl	123cc <ftello64@plt+0x1088>
   189dc:	ldr	r0, [sp, #40]	; 0x28
   189e0:	b	18718 <ftello64@plt+0x73d4>
   189e4:	mov	r0, #1024	; 0x400
   189e8:	str	r0, [sp, #48]	; 0x30
   189ec:	bl	111ac <malloc@plt>
   189f0:	cmp	r0, #0
   189f4:	str	r0, [sp, #40]	; 0x28
   189f8:	bne	180fc <ftello64@plt+0x6db8>
   189fc:	mov	r0, #4
   18a00:	movw	r1, #8884	; 0x22b4
   18a04:	movt	r1, #2
   18a08:	bl	123cc <ftello64@plt+0x1088>
   18a0c:	ldr	r0, [sp, #40]	; 0x28
   18a10:	b	186f8 <ftello64@plt+0x73b4>
   18a14:	mov	r0, #1024	; 0x400
   18a18:	str	r0, [sp, #48]	; 0x30
   18a1c:	bl	111ac <malloc@plt>
   18a20:	cmp	r0, #0
   18a24:	str	r0, [sp, #40]	; 0x28
   18a28:	bne	18410 <ftello64@plt+0x70cc>
   18a2c:	mov	r0, #4
   18a30:	movw	r1, #8704	; 0x2200
   18a34:	movt	r1, #2
   18a38:	bl	123cc <ftello64@plt+0x1088>
   18a3c:	ldr	r0, [sp, #40]	; 0x28
   18a40:	b	18638 <ftello64@plt+0x72f4>
   18a44:	mov	r0, #1024	; 0x400
   18a48:	str	r0, [sp, #48]	; 0x30
   18a4c:	bl	111ac <malloc@plt>
   18a50:	cmp	r0, #0
   18a54:	str	r0, [sp, #40]	; 0x28
   18a58:	bne	1804c <ftello64@plt+0x6d08>
   18a5c:	mov	r0, #4
   18a60:	movw	r1, #8884	; 0x22b4
   18a64:	movt	r1, #2
   18a68:	bl	123cc <ftello64@plt+0x1088>
   18a6c:	ldr	r0, [sp, #40]	; 0x28
   18a70:	b	18738 <ftello64@plt+0x73f4>
   18a74:	mov	r0, #1024	; 0x400
   18a78:	str	r0, [sp, #48]	; 0x30
   18a7c:	bl	111ac <malloc@plt>
   18a80:	cmp	r0, #0
   18a84:	str	r0, [sp, #40]	; 0x28
   18a88:	bne	18460 <ftello64@plt+0x711c>
   18a8c:	mov	r0, #4
   18a90:	movw	r1, #8884	; 0x22b4
   18a94:	movt	r1, #2
   18a98:	bl	123cc <ftello64@plt+0x1088>
   18a9c:	ldr	r0, [sp, #40]	; 0x28
   18aa0:	b	186b8 <ftello64@plt+0x7374>
   18aa4:	mov	r0, #1024	; 0x400
   18aa8:	str	r0, [sp, #48]	; 0x30
   18aac:	bl	111ac <malloc@plt>
   18ab0:	cmp	r0, #0
   18ab4:	str	r0, [sp, #40]	; 0x28
   18ab8:	bne	184a4 <ftello64@plt+0x7160>
   18abc:	mov	r0, #4
   18ac0:	movw	r1, #8884	; 0x22b4
   18ac4:	movt	r1, #2
   18ac8:	bl	123cc <ftello64@plt+0x1088>
   18acc:	ldr	r0, [sp, #40]	; 0x28
   18ad0:	b	18698 <ftello64@plt+0x7354>
   18ad4:	mov	r0, #1024	; 0x400
   18ad8:	str	r0, [sp, #48]	; 0x30
   18adc:	bl	111ac <malloc@plt>
   18ae0:	cmp	r0, #0
   18ae4:	str	r0, [sp, #40]	; 0x28
   18ae8:	bne	183cc <ftello64@plt+0x7088>
   18aec:	mov	r0, #4
   18af0:	movw	r1, #8884	; 0x22b4
   18af4:	movt	r1, #2
   18af8:	bl	123cc <ftello64@plt+0x1088>
   18afc:	ldr	r0, [sp, #40]	; 0x28
   18b00:	b	18678 <ftello64@plt+0x7334>
   18b04:	mov	r0, #1024	; 0x400
   18b08:	str	r0, [sp, #48]	; 0x30
   18b0c:	bl	111ac <malloc@plt>
   18b10:	cmp	r0, #0
   18b14:	str	r0, [sp, #40]	; 0x28
   18b18:	bne	18140 <ftello64@plt+0x6dfc>
   18b1c:	mov	r0, #4
   18b20:	movw	r1, #8704	; 0x2200
   18b24:	movt	r1, #2
   18b28:	bl	123cc <ftello64@plt+0x1088>
   18b2c:	ldr	r0, [sp, #40]	; 0x28
   18b30:	b	186d8 <ftello64@plt+0x7394>
   18b34:	mov	r0, r1
   18b38:	str	r1, [sp, #48]	; 0x30
   18b3c:	bl	111ac <malloc@plt>
   18b40:	cmp	r0, #0
   18b44:	str	r0, [sp, #40]	; 0x28
   18b48:	bne	18538 <ftello64@plt+0x71f4>
   18b4c:	mov	r0, #4
   18b50:	movw	r1, #8724	; 0x2214
   18b54:	movt	r1, #2
   18b58:	bl	123cc <ftello64@plt+0x1088>
   18b5c:	ldr	r0, [sp, #40]	; 0x28
   18b60:	b	18618 <ftello64@plt+0x72d4>
   18b64:	mov	r0, #1024	; 0x400
   18b68:	str	r0, [sp, #48]	; 0x30
   18b6c:	bl	111ac <malloc@plt>
   18b70:	cmp	r0, #0
   18b74:	str	r0, [sp, #40]	; 0x28
   18b78:	bne	185b0 <ftello64@plt+0x726c>
   18b7c:	mov	r0, #4
   18b80:	movw	r1, #8704	; 0x2200
   18b84:	movt	r1, #2
   18b88:	bl	123cc <ftello64@plt+0x1088>
   18b8c:	ldr	r0, [sp, #40]	; 0x28
   18b90:	b	185f8 <ftello64@plt+0x72b4>
   18b94:	mov	r0, #4
   18b98:	movw	r1, #8704	; 0x2200
   18b9c:	movt	r1, #2
   18ba0:	bl	123cc <ftello64@plt+0x1088>
   18ba4:	ldr	r0, [sp, #40]	; 0x28
   18ba8:	ldr	r2, [sp, #44]	; 0x2c
   18bac:	b	17c24 <ftello64@plt+0x68e0>
   18bb0:	bl	11104 <__stack_chk_fail@plt>
   18bb4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18bb8:	movw	r7, #24088	; 0x5e18
   18bbc:	movt	r7, #3
   18bc0:	movw	r5, #17336	; 0x43b8
   18bc4:	movt	r5, #3
   18bc8:	sub	sp, sp, #124	; 0x7c
   18bcc:	ldr	r3, [r7]
   18bd0:	ldr	r2, [r5]
   18bd4:	cmp	r3, #2
   18bd8:	str	r0, [sp, #72]	; 0x48
   18bdc:	addeq	r4, sp, #88	; 0x58
   18be0:	movweq	r8, #23824	; 0x5d10
   18be4:	str	r2, [sp, #116]	; 0x74
   18be8:	movteq	r8, #3
   18bec:	beq	18df4 <ftello64@plt+0x7ab0>
   18bf0:	movw	r6, #23800	; 0x5cf8
   18bf4:	movt	r6, #3
   18bf8:	ldr	r9, [r0, #40]	; 0x28
   18bfc:	movw	r8, #23824	; 0x5d10
   18c00:	ldr	r3, [r6]
   18c04:	movt	r8, #3
   18c08:	ldrd	sl, [r0, #48]	; 0x30
   18c0c:	cmp	r9, r3
   18c10:	strd	sl, [sp, #64]	; 0x40
   18c14:	beq	18c30 <ftello64@plt+0x78ec>
   18c18:	ldr	r0, [r8]
   18c1c:	cmp	r0, #0
   18c20:	beq	18c30 <ftello64@plt+0x78ec>
   18c24:	bl	11278 <fclose@plt>
   18c28:	mov	r3, #0
   18c2c:	str	r3, [r8]
   18c30:	movw	sl, #23820	; 0x5d0c
   18c34:	movt	sl, #3
   18c38:	mov	r1, r9
   18c3c:	str	r9, [r6]
   18c40:	ldr	r0, [sl]
   18c44:	bl	1a4b8 <ftello64@plt+0x9174>
   18c48:	mov	r6, r0
   18c4c:	ldr	r0, [r8]
   18c50:	cmp	r0, #0
   18c54:	movweq	fp, #17060	; 0x42a4
   18c58:	movteq	fp, #3
   18c5c:	beq	18d28 <ftello64@plt+0x79e4>
   18c60:	mov	r4, #0
   18c64:	ldrd	r2, [sp, #64]	; 0x40
   18c68:	str	r4, [sp]
   18c6c:	bl	11284 <fseeko64@plt>
   18c70:	cmp	r0, r4
   18c74:	bne	18d84 <ftello64@plt+0x7a40>
   18c78:	ldr	r3, [r7]
   18c7c:	cmp	r3, #2
   18c80:	addeq	r4, sp, #88	; 0x58
   18c84:	beq	18df4 <ftello64@plt+0x7ab0>
   18c88:	add	r4, sp, #88	; 0x58
   18c8c:	mov	ip, #4
   18c90:	mov	r2, ip
   18c94:	ldr	r3, [r8]
   18c98:	mov	r1, #1
   18c9c:	mov	r0, r4
   18ca0:	strb	ip, [sp, #87]	; 0x57
   18ca4:	mov	lr, #75	; 0x4b
   18ca8:	mov	ip, #80	; 0x50
   18cac:	strb	lr, [sp, #85]	; 0x55
   18cb0:	strb	ip, [sp, #84]	; 0x54
   18cb4:	mov	ip, #3
   18cb8:	strb	ip, [sp, #86]	; 0x56
   18cbc:	bl	11188 <fread@plt>
   18cc0:	cmp	r0, #4
   18cc4:	beq	18db4 <ftello64@plt+0x7a70>
   18cc8:	ldr	r0, [r8]
   18ccc:	bl	11278 <fclose@plt>
   18cd0:	ldr	ip, [sp, #72]	; 0x48
   18cd4:	movw	r0, #6044	; 0x179c
   18cd8:	movt	r0, #2
   18cdc:	mov	r3, #0
   18ce0:	str	r3, [r8]
   18ce4:	ldr	r1, [ip, #76]	; 0x4c
   18ce8:	bl	12554 <ftello64@plt+0x1210>
   18cec:	mov	r0, #3
   18cf0:	ldr	r2, [sp, #116]	; 0x74
   18cf4:	ldr	r3, [r5]
   18cf8:	cmp	r2, r3
   18cfc:	bne	19528 <ftello64@plt+0x81e4>
   18d00:	add	sp, sp, #124	; 0x7c
   18d04:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18d08:	cmp	r0, #3
   18d0c:	beq	18cf0 <ftello64@plt+0x79ac>
   18d10:	mov	r0, r6
   18d14:	bl	110b0 <free@plt>
   18d18:	ldr	r0, [sl]
   18d1c:	mov	r1, r9
   18d20:	bl	1a4b8 <ftello64@plt+0x9174>
   18d24:	mov	r6, r0
   18d28:	movw	r1, #192	; 0xc0
   18d2c:	mov	r0, r6
   18d30:	movt	r1, #2
   18d34:	bl	112d8 <fopen64@plt>
   18d38:	cmp	r0, #0
   18d3c:	str	r0, [r8]
   18d40:	bne	18c60 <ftello64@plt+0x791c>
   18d44:	ldr	r3, [fp]
   18d48:	cmp	r3, #0
   18d4c:	beq	18d74 <ftello64@plt+0x7a30>
   18d50:	mov	r0, r9
   18d54:	bl	1a5e4 <ftello64@plt+0x92a0>
   18d58:	cmp	r0, #9
   18d5c:	beq	18cf0 <ftello64@plt+0x79ac>
   18d60:	ldr	r3, [r7]
   18d64:	sub	r3, r3, #1
   18d68:	cmp	r3, #1
   18d6c:	bhi	18d10 <ftello64@plt+0x79cc>
   18d70:	b	18d08 <ftello64@plt+0x79c4>
   18d74:	mov	r0, #18
   18d78:	mov	r1, r6
   18d7c:	bl	123cc <ftello64@plt+0x1088>
   18d80:	b	18d50 <ftello64@plt+0x7a0c>
   18d84:	ldr	r0, [r8]
   18d88:	bl	11278 <fclose@plt>
   18d8c:	str	r4, [r8]
   18d90:	bl	11230 <__errno_location@plt>
   18d94:	ldr	r0, [r0]
   18d98:	bl	111c4 <strerror@plt>
   18d9c:	mov	r1, r0
   18da0:	movw	r0, #5852	; 0x16dc
   18da4:	movt	r0, #2
   18da8:	bl	12554 <ftello64@plt+0x1210>
   18dac:	mov	r0, #11
   18db0:	b	18cf0 <ftello64@plt+0x79ac>
   18db4:	ldrb	r2, [sp, #84]	; 0x54
   18db8:	ldrb	r3, [sp, #88]	; 0x58
   18dbc:	cmp	r2, r3
   18dc0:	bne	18cc8 <ftello64@plt+0x7984>
   18dc4:	ldrb	r2, [sp, #85]	; 0x55
   18dc8:	ldrb	r3, [sp, #89]	; 0x59
   18dcc:	cmp	r2, r3
   18dd0:	bne	18cc8 <ftello64@plt+0x7984>
   18dd4:	ldrb	r2, [sp, #86]	; 0x56
   18dd8:	ldrb	r3, [sp, #90]	; 0x5a
   18ddc:	cmp	r2, r3
   18de0:	bne	18cc8 <ftello64@plt+0x7984>
   18de4:	ldrb	r2, [sp, #87]	; 0x57
   18de8:	ldrb	r3, [sp, #91]	; 0x5b
   18dec:	cmp	r2, r3
   18df0:	bne	18cc8 <ftello64@plt+0x7984>
   18df4:	mov	r0, r4
   18df8:	mov	r1, #26
   18dfc:	mov	r2, #1
   18e00:	ldr	r3, [r8]
   18e04:	bl	11188 <fread@plt>
   18e08:	movw	r9, #23824	; 0x5d10
   18e0c:	movt	r9, #3
   18e10:	cmp	r0, #1
   18e14:	mov	r4, r0
   18e18:	beq	18e68 <ftello64@plt+0x7b24>
   18e1c:	ldr	r0, [r9]
   18e20:	bl	110c8 <ferror@plt>
   18e24:	mov	r4, r0
   18e28:	bl	11230 <__errno_location@plt>
   18e2c:	ldr	r0, [r0]
   18e30:	bl	111c4 <strerror@plt>
   18e34:	mov	r1, r0
   18e38:	movw	r0, #5876	; 0x16f4
   18e3c:	movt	r0, #2
   18e40:	bl	12554 <ftello64@plt+0x1210>
   18e44:	ldr	r3, [r7]
   18e48:	cmp	r3, #2
   18e4c:	beq	18e58 <ftello64@plt+0x7b14>
   18e50:	ldr	r0, [r9]
   18e54:	bl	11278 <fclose@plt>
   18e58:	cmp	r4, #0
   18e5c:	bne	18fa4 <ftello64@plt+0x7c60>
   18e60:	mov	r0, #2
   18e64:	b	18cf0 <ftello64@plt+0x79ac>
   18e68:	mov	r0, #120	; 0x78
   18e6c:	bl	111ac <malloc@plt>
   18e70:	subs	r6, r0, #0
   18e74:	beq	1945c <ftello64@plt+0x8118>
   18e78:	ldrb	lr, [sp, #97]	; 0x61
   18e7c:	ldrb	r2, [sp, #96]	; 0x60
   18e80:	ldrb	ip, [sp, #101]	; 0x65
   18e84:	ldrb	r3, [sp, #100]	; 0x64
   18e88:	orr	lr, r2, lr, lsl #8
   18e8c:	ldrb	r2, [sp, #99]	; 0x63
   18e90:	orr	ip, r3, ip, lsl #8
   18e94:	ldrb	r3, [sp, #98]	; 0x62
   18e98:	ldrb	r0, [sp, #95]	; 0x5f
   18e9c:	orr	r3, r3, r2, lsl #8
   18ea0:	ldrb	r1, [sp, #94]	; 0x5e
   18ea4:	ldrb	sl, [sp, #89]	; 0x59
   18ea8:	orr	ip, r3, ip, lsl #16
   18eac:	ldrb	r3, [sp, #88]	; 0x58
   18eb0:	orr	r1, r1, r0, lsl #8
   18eb4:	ldr	r9, [r7]
   18eb8:	orr	r1, r1, lr, lsl #16
   18ebc:	ldrb	r0, [sp, #91]	; 0x5b
   18ec0:	orr	sl, r3, sl, lsl #8
   18ec4:	ldrb	r2, [sp, #93]	; 0x5d
   18ec8:	cmp	r9, #2
   18ecc:	str	r1, [r6, #8]
   18ed0:	ldrb	r3, [sp, #92]	; 0x5c
   18ed4:	ldrb	r1, [sp, #90]	; 0x5a
   18ed8:	ldrb	lr, [sp, #111]	; 0x6f
   18edc:	orr	r3, r3, r2, lsl #8
   18ee0:	ldrb	r9, [sp, #113]	; 0x71
   18ee4:	orr	r1, r1, r0, lsl #8
   18ee8:	ldrb	r2, [sp, #112]	; 0x70
   18eec:	ldrb	r0, [sp, #110]	; 0x6e
   18ef0:	orr	r9, r2, r9, lsl #8
   18ef4:	str	ip, [r6, #12]
   18ef8:	orr	fp, r0, lr, lsl #8
   18efc:	strh	sl, [r6, #2]
   18f00:	strh	r1, [r6, #46]	; 0x2e
   18f04:	strh	r3, [r6, #6]
   18f08:	strh	fp, [r6, #32]
   18f0c:	strh	r9, [r6, #34]	; 0x22
   18f10:	beq	18fc8 <ftello64@plt+0x7c84>
   18f14:	mov	r3, #0
   18f18:	add	r0, fp, #1
   18f1c:	str	r3, [r6, #64]	; 0x40
   18f20:	str	r3, [r6, #60]	; 0x3c
   18f24:	str	r3, [r6, #80]	; 0x50
   18f28:	str	r3, [r6, #84]	; 0x54
   18f2c:	str	r3, [r6, #88]	; 0x58
   18f30:	bl	111ac <malloc@plt>
   18f34:	cmp	r0, #0
   18f38:	mov	r4, r0
   18f3c:	str	r0, [r6, #76]	; 0x4c
   18f40:	beq	18fc0 <ftello64@plt+0x7c7c>
   18f44:	cmp	r9, #0
   18f48:	bne	18fac <ftello64@plt+0x7c68>
   18f4c:	ldr	r3, [r8]
   18f50:	mov	r0, r4
   18f54:	mov	r1, fp
   18f58:	mov	r2, #1
   18f5c:	bl	11188 <fread@plt>
   18f60:	movw	r3, #23824	; 0x5d10
   18f64:	movt	r3, #3
   18f68:	cmp	r0, #1
   18f6c:	bne	18f94 <ftello64@plt+0x7c50>
   18f70:	ldrh	r1, [r6, #34]	; 0x22
   18f74:	cmp	r1, #0
   18f78:	beq	19138 <ftello64@plt+0x7df4>
   18f7c:	mov	r2, r0
   18f80:	ldr	r3, [r3]
   18f84:	ldr	r0, [r6, #64]	; 0x40
   18f88:	bl	11188 <fread@plt>
   18f8c:	cmp	r0, #1
   18f90:	beq	19138 <ftello64@plt+0x7df4>
   18f94:	ldr	r0, [r8]
   18f98:	bl	110c8 <ferror@plt>
   18f9c:	cmp	r0, #0
   18fa0:	beq	18e60 <ftello64@plt+0x7b1c>
   18fa4:	mov	r0, #11
   18fa8:	b	18cf0 <ftello64@plt+0x79ac>
   18fac:	mov	r0, r9
   18fb0:	bl	111ac <malloc@plt>
   18fb4:	cmp	r0, #0
   18fb8:	str	r0, [r6, #64]	; 0x40
   18fbc:	bne	18f4c <ftello64@plt+0x7c08>
   18fc0:	mov	r0, #4
   18fc4:	b	18cf0 <ftello64@plt+0x79ac>
   18fc8:	ldrb	r0, [sp, #105]	; 0x69
   18fcc:	lsr	r2, sl, #8
   18fd0:	ldrb	ip, [sp, #109]	; 0x6d
   18fd4:	rsb	sl, r2, sl
   18fd8:	ldrb	r1, [sp, #104]	; 0x68
   18fdc:	cmp	r2, #40	; 0x28
   18fe0:	ldrb	lr, [sp, #103]	; 0x67
   18fe4:	uxth	sl, sl
   18fe8:	orr	r1, r1, r0, lsl #8
   18fec:	ldrb	r0, [sp, #102]	; 0x66
   18ff0:	str	ip, [sp, #76]	; 0x4c
   18ff4:	orr	lr, r0, lr, lsl #8
   18ff8:	ldr	r0, [sp, #76]	; 0x4c
   18ffc:	str	r1, [sp, #64]	; 0x40
   19000:	ldrb	r1, [sp, #108]	; 0x6c
   19004:	ldrb	ip, [sp, #107]	; 0x6b
   19008:	orr	r1, r1, r0, lsl #8
   1900c:	ldr	r0, [sp, #64]	; 0x40
   19010:	orr	lr, lr, r0, lsl #16
   19014:	ldrb	r0, [sp, #106]	; 0x6a
   19018:	str	lr, [r6, #16]
   1901c:	mov	lr, #0
   19020:	orr	r0, r0, ip, lsl #8
   19024:	str	lr, [r6, #20]
   19028:	orr	r1, r0, r1, lsl #16
   1902c:	str	lr, [r6, #28]
   19030:	str	r1, [r6, #24]
   19034:	bhi	19098 <ftello64@plt+0x7d54>
   19038:	cmp	sl, #100	; 0x64
   1903c:	bhi	190e8 <ftello64@plt+0x7da4>
   19040:	cmp	r3, #200	; 0xc8
   19044:	bls	18f14 <ftello64@plt+0x7bd0>
   19048:	movw	r2, #5105	; 0x13f1
   1904c:	str	r3, [sp]
   19050:	mov	r1, r4
   19054:	movw	r0, #24636	; 0x603c
   19058:	movw	r3, #9020	; 0x233c
   1905c:	movt	r0, #3
   19060:	movt	r3, #2
   19064:	bl	11248 <__sprintf_chk@plt>
   19068:	movw	r0, #24636	; 0x603c
   1906c:	movw	r1, #8308	; 0x2074
   19070:	movt	r0, #3
   19074:	movt	r1, #2
   19078:	bl	12554 <ftello64@plt+0x1210>
   1907c:	ldr	fp, [sp, #72]	; 0x48
   19080:	movw	r0, #8960	; 0x2300
   19084:	movt	r0, #2
   19088:	ldr	r1, [fp, #76]	; 0x4c
   1908c:	bl	12554 <ftello64@plt+0x1210>
   19090:	mov	r0, #3
   19094:	b	18cf0 <ftello64@plt+0x79ac>
   19098:	str	r2, [sp]
   1909c:	mov	r1, r4
   190a0:	movw	r2, #5105	; 0x13f1
   190a4:	movw	r0, #24636	; 0x603c
   190a8:	movw	r3, #8908	; 0x22cc
   190ac:	movt	r0, #3
   190b0:	movt	r3, #2
   190b4:	bl	11248 <__sprintf_chk@plt>
   190b8:	movw	r0, #24636	; 0x603c
   190bc:	movw	r1, #8308	; 0x2074
   190c0:	movt	r0, #3
   190c4:	movt	r1, #2
   190c8:	bl	12554 <ftello64@plt+0x1210>
   190cc:	ldr	r9, [sp, #72]	; 0x48
   190d0:	movw	r0, #8960	; 0x2300
   190d4:	movt	r0, #2
   190d8:	ldr	r1, [r9, #76]	; 0x4c
   190dc:	bl	12554 <ftello64@plt+0x1210>
   190e0:	mov	r0, #3
   190e4:	b	18cf0 <ftello64@plt+0x79ac>
   190e8:	movw	r2, #5105	; 0x13f1
   190ec:	str	sl, [sp]
   190f0:	mov	r1, r4
   190f4:	movw	r0, #24636	; 0x603c
   190f8:	movw	r3, #8972	; 0x230c
   190fc:	movt	r0, #3
   19100:	movt	r3, #2
   19104:	bl	11248 <__sprintf_chk@plt>
   19108:	movw	r0, #24636	; 0x603c
   1910c:	movw	r1, #8308	; 0x2074
   19110:	movt	r0, #3
   19114:	movt	r1, #2
   19118:	bl	12554 <ftello64@plt+0x1210>
   1911c:	ldr	sl, [sp, #72]	; 0x48
   19120:	movw	r0, #8960	; 0x2300
   19124:	movt	r0, #2
   19128:	ldr	r1, [sl, #76]	; 0x4c
   1912c:	bl	12554 <ftello64@plt+0x1210>
   19130:	mov	r0, #3
   19134:	b	18cf0 <ftello64@plt+0x79ac>
   19138:	ldrh	r3, [r6, #32]
   1913c:	mov	r8, #0
   19140:	ldr	r2, [r6, #76]	; 0x4c
   19144:	strb	r8, [r2, r3]
   19148:	ldrh	r0, [r6, #32]
   1914c:	add	r0, r0, #1
   19150:	bl	111ac <malloc@plt>
   19154:	cmp	r0, r8
   19158:	str	r0, [r6, #60]	; 0x3c
   1915c:	beq	18fc0 <ftello64@plt+0x7c7c>
   19160:	ldr	r1, [r6, #76]	; 0x4c
   19164:	movw	r4, #23888	; 0x5d50
   19168:	bl	11170 <strcpy@plt>
   1916c:	mov	r0, r6
   19170:	bl	12918 <ftello64@plt+0x15d4>
   19174:	ldr	r3, [r7]
   19178:	movt	r4, #3
   1917c:	movw	r9, #24088	; 0x5e18
   19180:	cmp	r3, #2
   19184:	strh	r8, [r6]
   19188:	movt	r9, #3
   1918c:	str	r0, [r4]
   19190:	beq	19488 <ftello64@plt+0x8144>
   19194:	movw	r3, #17040	; 0x4290
   19198:	ldr	ip, [sp, #72]	; 0x48
   1919c:	movt	r3, #3
   191a0:	ldr	r3, [r3]
   191a4:	ldrh	r2, [ip]
   191a8:	cmp	r3, #3
   191ac:	strh	r2, [r6]
   191b0:	beq	191e4 <ftello64@plt+0x7ea0>
   191b4:	ldrh	r3, [ip, #4]
   191b8:	tst	r3, #2048	; 0x800
   191bc:	beq	19500 <ftello64@plt+0x81bc>
   191c0:	ldr	r0, [r6, #76]	; 0x4c
   191c4:	str	r0, [r6, #88]	; 0x58
   191c8:	bl	1d09c <ftello64@plt+0xbd58>
   191cc:	cmp	r0, #0
   191d0:	strne	r0, [r6, #76]	; 0x4c
   191d4:	ldrne	r3, [r9]
   191d8:	beq	1991c <ftello64@plt+0x85d8>
   191dc:	cmp	r3, #2
   191e0:	beq	19488 <ftello64@plt+0x8144>
   191e4:	ldr	fp, [sp, #72]	; 0x48
   191e8:	ldrh	r2, [r6, #2]
   191ec:	ldrh	r3, [fp, #2]
   191f0:	cmp	r2, r3
   191f4:	beq	19208 <ftello64@plt+0x7ec4>
   191f8:	movw	r0, #9076	; 0x2374
   191fc:	ldr	r1, [fp, #76]	; 0x4c
   19200:	movt	r0, #2
   19204:	bl	12554 <ftello64@plt+0x1210>
   19208:	ldr	ip, [sp, #72]	; 0x48
   1920c:	ldrh	r3, [r6, #46]	; 0x2e
   19210:	ldrh	r2, [ip, #4]
   19214:	cmp	r3, r2
   19218:	beq	19234 <ftello64@plt+0x7ef0>
   1921c:	movw	r0, #5968	; 0x1750
   19220:	ldr	r1, [ip, #76]	; 0x4c
   19224:	movt	r0, #2
   19228:	bl	12554 <ftello64@plt+0x1210>
   1922c:	ldr	r9, [sp, #72]	; 0x48
   19230:	ldrh	r3, [r9, #4]
   19234:	tst	r3, #8
   19238:	bne	19260 <ftello64@plt+0x7f1c>
   1923c:	ldr	sl, [sp, #72]	; 0x48
   19240:	ldr	r2, [r6, #12]
   19244:	ldr	r3, [sl, #12]
   19248:	cmp	r2, r3
   1924c:	beq	19260 <ftello64@plt+0x7f1c>
   19250:	movw	r0, #6008	; 0x1778
   19254:	ldr	r1, [sl, #76]	; 0x4c
   19258:	movt	r0, #2
   1925c:	bl	12554 <ftello64@plt+0x1210>
   19260:	ldr	sl, [r7]
   19264:	movw	r8, #24088	; 0x5e18
   19268:	movt	r8, #3
   1926c:	cmp	sl, #3
   19270:	beq	19290 <ftello64@plt+0x7f4c>
   19274:	ldr	fp, [sp, #72]	; 0x48
   19278:	ldr	r0, [r6, #76]	; 0x4c
   1927c:	ldr	r9, [fp, #76]	; 0x4c
   19280:	mov	r1, r9
   19284:	bl	11080 <strcmp@plt>
   19288:	cmp	r0, #0
   1928c:	bne	19510 <ftello64@plt+0x81cc>
   19290:	mov	r1, sl
   19294:	ldr	ip, [sp, #72]	; 0x48
   19298:	cmp	r1, #3
   1929c:	ldrd	r2, [ip, #24]
   192a0:	ldrd	r8, [ip, #16]
   192a4:	strd	r2, [r6, #24]
   192a8:	strd	r8, [r6, #16]
   192ac:	beq	1952c <ftello64@plt+0x81e8>
   192b0:	movw	r8, #23776	; 0x5ce0
   192b4:	movw	r9, #23712	; 0x5ca0
   192b8:	movt	r8, #3
   192bc:	movt	r9, #3
   192c0:	ldr	fp, [sp, #72]	; 0x48
   192c4:	cmp	r1, #2
   192c8:	ldr	r0, [r8]
   192cc:	ldrd	r2, [r9]
   192d0:	str	r0, [fp, #40]	; 0x28
   192d4:	strd	r2, [fp, #48]	; 0x30
   192d8:	beq	194d4 <ftello64@plt+0x8190>
   192dc:	ldrh	r0, [fp, #4]
   192e0:	tst	r0, #1
   192e4:	bne	194d4 <ftello64@plt+0x8190>
   192e8:	ldrh	ip, [r6, #46]	; 0x2e
   192ec:	movw	r3, #65527	; 0xfff7
   192f0:	and	r2, r0, r3
   192f4:	strh	r2, [fp, #4]
   192f8:	and	r3, ip, r3
   192fc:	strh	r2, [r6, #4]
   19300:	strh	r3, [r6, #46]	; 0x2e
   19304:	mov	r2, r3
   19308:	strh	r3, [fp, #46]	; 0x2e
   1930c:	tst	r2, #8
   19310:	beq	194e0 <ftello64@plt+0x819c>
   19314:	ldr	r3, [r4]
   19318:	cmp	r3, #0
   1931c:	beq	194f0 <ftello64@plt+0x81ac>
   19320:	mov	r2, #24
   19324:	mov	r3, #0
   19328:	strd	r2, [sp, #64]	; 0x40
   1932c:	ldr	r3, [sp, #72]	; 0x48
   19330:	movw	sl, #29760	; 0x7440
   19334:	movt	sl, #3
   19338:	ldrh	ip, [r6, #34]	; 0x22
   1933c:	str	sl, [sp, #76]	; 0x4c
   19340:	ldrd	r2, [r3, #16]
   19344:	ldrd	sl, [sl]
   19348:	ldrh	r0, [r6, #32]
   1934c:	adds	sl, sl, r2
   19350:	add	r0, r0, ip
   19354:	adc	fp, fp, r3
   19358:	add	r0, r0, #26
   1935c:	adds	r2, sl, #4
   19360:	adc	r3, fp, #0
   19364:	adds	sl, r2, r0
   19368:	adc	fp, r3, #0
   1936c:	ldrd	r2, [sp, #64]	; 0x40
   19370:	ldr	ip, [sp, #76]	; 0x4c
   19374:	adds	sl, sl, r2
   19378:	adc	fp, fp, r3
   1937c:	cmp	r1, #2
   19380:	strd	sl, [ip]
   19384:	beq	1957c <ftello64@plt+0x8238>
   19388:	ldr	fp, [sp, #72]	; 0x48
   1938c:	ldr	r3, [fp, #12]
   19390:	str	r3, [r6, #12]
   19394:	mov	r0, r6
   19398:	mov	r1, #0
   1939c:	bl	15b18 <ftello64@plt+0x47d4>
   193a0:	cmp	r0, #0
   193a4:	movne	r0, #10
   193a8:	bne	18cf0 <ftello64@plt+0x79ac>
   193ac:	ldr	r3, [r7]
   193b0:	cmp	r3, #2
   193b4:	bne	193c4 <ftello64@plt+0x8080>
   193b8:	ldrh	r3, [r6, #46]	; 0x2e
   193bc:	tst	r3, #8
   193c0:	bne	19850 <ftello64@plt+0x850c>
   193c4:	ldrd	r0, [r6, #16]
   193c8:	bl	1ba74 <ftello64@plt+0xa730>
   193cc:	mov	r4, r0
   193d0:	cmp	r4, #9
   193d4:	beq	19880 <ftello64@plt+0x853c>
   193d8:	cmp	r4, #2
   193dc:	beq	19818 <ftello64@plt+0x84d4>
   193e0:	movw	r3, #24056	; 0x5df8
   193e4:	movt	r3, #3
   193e8:	ldr	r3, [r3]
   193ec:	cmp	r3, #0
   193f0:	beq	195f4 <ftello64@plt+0x82b0>
   193f4:	ldr	ip, [sp, #72]	; 0x48
   193f8:	cmp	r4, #0
   193fc:	movw	r0, #9236	; 0x2414
   19400:	movt	r0, #2
   19404:	moveq	r4, #3
   19408:	ldr	r1, [ip, #84]	; 0x54
   1940c:	bl	12554 <ftello64@plt+0x1210>
   19410:	ldr	r3, [r7]
   19414:	cmp	r3, #2
   19418:	beq	19ac8 <ftello64@plt+0x8784>
   1941c:	ldrh	r3, [r6, #34]	; 0x22
   19420:	cmp	r3, #0
   19424:	beq	19430 <ftello64@plt+0x80ec>
   19428:	ldr	r0, [r6, #64]	; 0x40
   1942c:	bl	110b0 <free@plt>
   19430:	ldrh	r3, [r6, #32]
   19434:	cmp	r3, #0
   19438:	bne	19830 <ftello64@plt+0x84ec>
   1943c:	ldr	r0, [r6, #88]	; 0x58
   19440:	cmp	r0, #0
   19444:	beq	1944c <ftello64@plt+0x8108>
   19448:	bl	110b0 <free@plt>
   1944c:	mov	r0, r6
   19450:	bl	110b0 <free@plt>
   19454:	mov	r0, r4
   19458:	b	18cf0 <ftello64@plt+0x79ac>
   1945c:	movw	r0, #5900	; 0x170c
   19460:	movw	r1, #8308	; 0x2074
   19464:	movt	r0, #2
   19468:	movt	r1, #2
   1946c:	bl	12554 <ftello64@plt+0x1210>
   19470:	ldr	r3, [r7]
   19474:	cmp	r3, #2
   19478:	beq	18fc0 <ftello64@plt+0x7c7c>
   1947c:	ldr	r0, [r9]
   19480:	bl	11278 <fclose@plt>
   19484:	b	18fc0 <ftello64@plt+0x7c7c>
   19488:	ldrd	r2, [r6, #24]
   1948c:	movw	r8, #23776	; 0x5ce0
   19490:	ldrh	ip, [r6, #46]	; 0x2e
   19494:	movw	r9, #23712	; 0x5ca0
   19498:	ldrd	sl, [r6, #16]
   1949c:	movt	r8, #3
   194a0:	strd	r2, [sp, #32]
   194a4:	movt	r9, #3
   194a8:	ldr	r3, [sp, #72]	; 0x48
   194ac:	mov	r1, #2
   194b0:	ldr	r0, [r8]
   194b4:	strh	ip, [r3, #4]
   194b8:	ldr	ip, [sp, #72]	; 0x48
   194bc:	ldrd	r2, [sp, #32]
   194c0:	str	r0, [ip, #40]	; 0x28
   194c4:	strd	r2, [ip, #24]
   194c8:	ldrd	r2, [r9]
   194cc:	strd	sl, [ip, #16]
   194d0:	strd	r2, [ip, #48]	; 0x30
   194d4:	ldr	ip, [sp, #72]	; 0x48
   194d8:	ldrh	r2, [ip, #46]	; 0x2e
   194dc:	b	1930c <ftello64@plt+0x7fc8>
   194e0:	mov	sl, #0
   194e4:	mov	fp, #0
   194e8:	strd	sl, [sp, #64]	; 0x40
   194ec:	b	1932c <ftello64@plt+0x7fe8>
   194f0:	mov	r2, #16
   194f4:	mov	r3, #0
   194f8:	strd	r2, [sp, #64]	; 0x40
   194fc:	b	1932c <ftello64@plt+0x7fe8>
   19500:	mov	r0, r6
   19504:	bl	12a68 <ftello64@plt+0x1724>
   19508:	ldr	r3, [r9]
   1950c:	b	191dc <ftello64@plt+0x7e98>
   19510:	mov	r1, r9
   19514:	movw	r0, #9128	; 0x23a8
   19518:	movt	r0, #2
   1951c:	bl	12554 <ftello64@plt+0x1210>
   19520:	ldr	r1, [r8]
   19524:	b	19294 <ftello64@plt+0x7f50>
   19528:	bl	11104 <__stack_chk_fail@plt>
   1952c:	ldr	r0, [ip, #76]	; 0x4c
   19530:	bl	11218 <strlen@plt>
   19534:	ldr	r9, [sp, #72]	; 0x48
   19538:	uxth	r3, r0
   1953c:	ldr	r0, [r6, #76]	; 0x4c
   19540:	strh	r3, [r9, #32]
   19544:	strh	r3, [r6, #32]
   19548:	bl	110b0 <free@plt>
   1954c:	ldr	r0, [r9, #76]	; 0x4c
   19550:	bl	11218 <strlen@plt>
   19554:	add	r0, r0, #1
   19558:	bl	111ac <malloc@plt>
   1955c:	cmp	r0, #0
   19560:	str	r0, [r6, #76]	; 0x4c
   19564:	beq	19864 <ftello64@plt+0x8520>
   19568:	ldr	sl, [sp, #72]	; 0x48
   1956c:	ldr	r1, [sl, #76]	; 0x4c
   19570:	bl	11170 <strcpy@plt>
   19574:	ldr	r1, [r7]
   19578:	b	192b0 <ftello64@plt+0x7f6c>
   1957c:	ldr	r4, [r6, #76]	; 0x4c
   19580:	mov	r0, r4
   19584:	bl	11218 <strlen@plt>
   19588:	add	r0, r0, #1
   1958c:	bl	111ac <malloc@plt>
   19590:	ldr	sl, [sp, #72]	; 0x48
   19594:	cmp	r0, #0
   19598:	str	r0, [sl, #84]	; 0x54
   1959c:	beq	18fc0 <ftello64@plt+0x7c7c>
   195a0:	mov	r1, r4
   195a4:	bl	11170 <strcpy@plt>
   195a8:	ldr	r2, [sl, #84]	; 0x54
   195ac:	mov	r1, #1
   195b0:	movw	r0, #24636	; 0x603c
   195b4:	movw	r3, #9196	; 0x23ec
   195b8:	movt	r0, #3
   195bc:	movt	r3, #2
   195c0:	str	r2, [sp]
   195c4:	movw	r2, #5105	; 0x13f1
   195c8:	bl	11248 <__sprintf_chk@plt>
   195cc:	movw	r0, #24636	; 0x603c
   195d0:	mov	r1, #0
   195d4:	movt	r0, #3
   195d8:	bl	122c8 <ftello64@plt+0xf84>
   195dc:	ldr	r3, [r7]
   195e0:	cmp	r3, #2
   195e4:	bne	19388 <ftello64@plt+0x8044>
   195e8:	ldr	r3, [r6, #12]
   195ec:	str	r3, [sl, #12]
   195f0:	b	19394 <ftello64@plt+0x8050>
   195f4:	ldr	r3, [r7]
   195f8:	cmp	r3, #2
   195fc:	beq	197c0 <ftello64@plt+0x847c>
   19600:	ldr	sl, [sp, #72]	; 0x48
   19604:	ldrh	ip, [sl, #4]
   19608:	tst	ip, #8
   1960c:	beq	19618 <ftello64@plt+0x82d4>
   19610:	mov	r0, r6
   19614:	bl	169fc <ftello64@plt+0x56b8>
   19618:	movw	r3, #23704	; 0x5c98
   1961c:	movt	r3, #3
   19620:	ldr	r3, [r3]
   19624:	cmp	r3, #1
   19628:	beq	19778 <ftello64@plt+0x8434>
   1962c:	ldr	r3, [r7]
   19630:	cmp	r3, #2
   19634:	beq	1967c <ftello64@plt+0x8338>
   19638:	ldrh	r3, [r6, #34]	; 0x22
   1963c:	cmp	r3, #0
   19640:	bne	19910 <ftello64@plt+0x85cc>
   19644:	ldrh	r3, [r6, #32]
   19648:	cmp	r3, #0
   1964c:	bne	198f0 <ftello64@plt+0x85ac>
   19650:	ldr	r0, [r6, #88]	; 0x58
   19654:	cmp	r0, #0
   19658:	beq	19660 <ftello64@plt+0x831c>
   1965c:	bl	110b0 <free@plt>
   19660:	mov	r0, r6
   19664:	bl	110b0 <free@plt>
   19668:	ldr	r3, [r7]
   1966c:	cmp	r3, #2
   19670:	beq	199f4 <ftello64@plt+0x86b0>
   19674:	mov	r0, r4
   19678:	b	18cf0 <ftello64@plt+0x79ac>
   1967c:	ldrd	sl, [r6, #24]
   19680:	mov	r3, #0
   19684:	ldr	r2, [r6, #12]
   19688:	ldrh	r1, [r6, #46]	; 0x2e
   1968c:	ldrh	ip, [r6, #34]	; 0x22
   19690:	ldrh	r8, [r6, #2]
   19694:	ldr	r9, [sp, #72]	; 0x48
   19698:	strd	sl, [sp, #24]
   1969c:	ldr	fp, [sp, #72]	; 0x48
   196a0:	ldrh	r0, [r6, #6]
   196a4:	str	r2, [sp, #60]	; 0x3c
   196a8:	ldr	lr, [r6, #8]
   196ac:	ldrh	r2, [r6, #32]
   196b0:	strh	r1, [r9, #46]	; 0x2e
   196b4:	ldrh	r1, [r6, #46]	; 0x2e
   196b8:	strh	r8, [r9, #2]
   196bc:	ldrd	r8, [r6, #16]
   196c0:	strh	ip, [fp, #34]	; 0x22
   196c4:	ldr	ip, [sp, #60]	; 0x3c
   196c8:	strh	r0, [fp, #6]
   196cc:	ldrh	r0, [r6, #34]	; 0x22
   196d0:	str	lr, [fp, #8]
   196d4:	ldr	lr, [r6, #64]	; 0x40
   196d8:	cmp	r0, r3
   196dc:	str	ip, [fp, #12]
   196e0:	strh	r1, [fp, #4]
   196e4:	ldr	ip, [sp, #72]	; 0x48
   196e8:	ldrd	sl, [sp, #24]
   196ec:	strd	r8, [ip, #16]
   196f0:	strd	sl, [ip, #24]
   196f4:	strh	r2, [ip, #32]
   196f8:	strh	r0, [ip, #36]	; 0x24
   196fc:	str	lr, [ip, #64]	; 0x40
   19700:	str	r3, [ip, #68]	; 0x44
   19704:	beq	19728 <ftello64@plt+0x83e4>
   19708:	add	r0, r0, #1
   1970c:	bl	111ac <malloc@plt>
   19710:	ldr	r9, [sp, #72]	; 0x48
   19714:	cmp	r0, #0
   19718:	str	r0, [r9, #68]	; 0x44
   1971c:	beq	18fc0 <ftello64@plt+0x7c7c>
   19720:	ldr	r1, [r6, #64]	; 0x40
   19724:	bl	11170 <strcpy@plt>
   19728:	ldr	sl, [sp, #72]	; 0x48
   1972c:	mov	r3, #0
   19730:	ldr	r1, [r6, #60]	; 0x3c
   19734:	ldr	r8, [r6, #76]	; 0x4c
   19738:	ldr	r2, [r6, #88]	; 0x58
   1973c:	ldrh	r0, [r6, #32]
   19740:	str	r1, [sl, #60]	; 0x3c
   19744:	str	r8, [sl, #76]	; 0x4c
   19748:	add	r0, r0, #1
   1974c:	str	r2, [sl, #88]	; 0x58
   19750:	strh	r3, [sl, #38]	; 0x26
   19754:	strh	r3, [sl, #44]	; 0x2c
   19758:	str	r3, [sl, #56]	; 0x38
   1975c:	bl	111ac <malloc@plt>
   19760:	cmp	r0, #0
   19764:	str	r0, [sl, #80]	; 0x50
   19768:	beq	18fc0 <ftello64@plt+0x7c7c>
   1976c:	mov	r1, r8
   19770:	bl	11170 <strcpy@plt>
   19774:	b	19668 <ftello64@plt+0x8324>
   19778:	movw	r3, #23780	; 0x5ce4
   1977c:	movt	r3, #3
   19780:	ldr	r2, [r8]
   19784:	ldr	r0, [r3]
   19788:	cmp	r0, r2
   1978c:	beq	1962c <ftello64@plt+0x82e8>
   19790:	movw	r9, #23728	; 0x5cb0
   19794:	movw	r8, #23732	; 0x5cb4
   19798:	movt	r9, #3
   1979c:	movt	r8, #3
   197a0:	ldr	r1, [r9]
   197a4:	ldr	r2, [r8]
   197a8:	bl	1b05c <ftello64@plt+0x9d18>
   197ac:	ldr	r0, [r8]
   197b0:	mov	r3, #0
   197b4:	str	r3, [r9]
   197b8:	bl	110b0 <free@plt>
   197bc:	b	1962c <ftello64@plt+0x82e8>
   197c0:	ldr	fp, [sp, #72]	; 0x48
   197c4:	ldrh	ip, [fp, #4]
   197c8:	tst	ip, #8
   197cc:	beq	19618 <ftello64@plt+0x82d4>
   197d0:	movw	r3, #24052	; 0x5df4
   197d4:	movt	r3, #3
   197d8:	ldr	r9, [r3]
   197dc:	cmp	r9, #0
   197e0:	beq	1994c <ftello64@plt+0x8608>
   197e4:	movw	r2, #24048	; 0x5df0
   197e8:	movw	r3, #24040	; 0x5de8
   197ec:	movt	r2, #3
   197f0:	movt	r3, #3
   197f4:	movw	r1, #24032	; 0x5de0
   197f8:	movt	r1, #3
   197fc:	ldr	lr, [r2]
   19800:	ldrd	r0, [r1]
   19804:	ldrd	r2, [r3]
   19808:	str	lr, [r6, #12]
   1980c:	strd	r0, [r6, #24]
   19810:	strd	r2, [r6, #16]
   19814:	b	19608 <ftello64@plt+0x82c4>
   19818:	ldr	sl, [sp, #72]	; 0x48
   1981c:	movw	r0, #9236	; 0x2414
   19820:	movt	r0, #2
   19824:	ldr	r1, [sl, #84]	; 0x54
   19828:	bl	12554 <ftello64@plt+0x1210>
   1982c:	b	19410 <ftello64@plt+0x80cc>
   19830:	ldr	r0, [r6, #76]	; 0x4c
   19834:	bl	110b0 <free@plt>
   19838:	ldrh	r3, [r6, #32]
   1983c:	cmp	r3, #0
   19840:	beq	1943c <ftello64@plt+0x80f8>
   19844:	ldr	r0, [r6, #60]	; 0x3c
   19848:	bl	110b0 <free@plt>
   1984c:	b	1943c <ftello64@plt+0x80f8>
   19850:	mvn	r0, #1
   19854:	mvn	r1, #0
   19858:	bl	1ba74 <ftello64@plt+0xa730>
   1985c:	mov	r4, r0
   19860:	b	193d0 <ftello64@plt+0x808c>
   19864:	movw	r0, #9168	; 0x23d0
   19868:	movw	r1, #8308	; 0x2074
   1986c:	movt	r0, #2
   19870:	movt	r1, #2
   19874:	bl	12554 <ftello64@plt+0x1210>
   19878:	mov	r0, #4
   1987c:	b	18cf0 <ftello64@plt+0x79ac>
   19880:	ldrh	r3, [r6, #34]	; 0x22
   19884:	cmp	r3, #0
   19888:	bne	198e4 <ftello64@plt+0x85a0>
   1988c:	ldrh	r3, [r6, #32]
   19890:	cmp	r3, #0
   19894:	bne	198c4 <ftello64@plt+0x8580>
   19898:	ldr	r0, [r6, #88]	; 0x58
   1989c:	cmp	r0, #0
   198a0:	beq	198a8 <ftello64@plt+0x8564>
   198a4:	bl	110b0 <free@plt>
   198a8:	mov	r0, r6
   198ac:	bl	110b0 <free@plt>
   198b0:	movw	r1, #9212	; 0x23fc
   198b4:	mov	r0, #9
   198b8:	movt	r1, #2
   198bc:	bl	123cc <ftello64@plt+0x1088>
   198c0:	b	193e0 <ftello64@plt+0x809c>
   198c4:	ldr	r0, [r6, #76]	; 0x4c
   198c8:	bl	110b0 <free@plt>
   198cc:	ldrh	r3, [r6, #32]
   198d0:	cmp	r3, #0
   198d4:	beq	19898 <ftello64@plt+0x8554>
   198d8:	ldr	r0, [r6, #60]	; 0x3c
   198dc:	bl	110b0 <free@plt>
   198e0:	b	19898 <ftello64@plt+0x8554>
   198e4:	ldr	r0, [r6, #64]	; 0x40
   198e8:	bl	110b0 <free@plt>
   198ec:	b	1988c <ftello64@plt+0x8548>
   198f0:	ldr	r0, [r6, #76]	; 0x4c
   198f4:	bl	110b0 <free@plt>
   198f8:	ldrh	r3, [r6, #32]
   198fc:	cmp	r3, #0
   19900:	beq	19650 <ftello64@plt+0x830c>
   19904:	ldr	r0, [r6, #60]	; 0x3c
   19908:	bl	110b0 <free@plt>
   1990c:	b	19650 <ftello64@plt+0x830c>
   19910:	ldr	r0, [r6, #64]	; 0x40
   19914:	bl	110b0 <free@plt>
   19918:	b	19644 <ftello64@plt+0x8300>
   1991c:	ldr	r8, [r6, #88]	; 0x58
   19920:	mov	r0, r8
   19924:	bl	11218 <strlen@plt>
   19928:	add	r0, r0, #1
   1992c:	bl	111ac <malloc@plt>
   19930:	cmp	r0, #0
   19934:	str	r0, [r6, #76]	; 0x4c
   19938:	beq	18fc0 <ftello64@plt+0x7c7c>
   1993c:	mov	r1, r8
   19940:	bl	11170 <strcpy@plt>
   19944:	ldr	r3, [r9]
   19948:	b	191dc <ftello64@plt+0x7e98>
   1994c:	ldr	ip, [sp, #72]	; 0x48
   19950:	movw	r0, #9276	; 0x243c
   19954:	movt	r0, #2
   19958:	ldr	r1, [ip, #84]	; 0x54
   1995c:	bl	12554 <ftello64@plt+0x1210>
   19960:	movw	r0, #9308	; 0x245c
   19964:	movw	r1, #8308	; 0x2074
   19968:	movt	r0, #2
   1996c:	movt	r1, #2
   19970:	bl	12554 <ftello64@plt+0x1210>
   19974:	movw	r2, #23828	; 0x5d14
   19978:	movw	r3, #23720	; 0x5ca8
   1997c:	movt	r2, #3
   19980:	movt	r3, #3
   19984:	str	r9, [sp]
   19988:	ldr	r0, [r2]
   1998c:	ldrd	r2, [r3]
   19990:	bl	11284 <fseeko64@plt>
   19994:	ldrh	r3, [r6, #34]	; 0x22
   19998:	cmp	r3, #0
   1999c:	beq	199a8 <ftello64@plt+0x8664>
   199a0:	ldr	r0, [r6, #64]	; 0x40
   199a4:	bl	110b0 <free@plt>
   199a8:	ldrh	r3, [r6, #32]
   199ac:	cmp	r3, #0
   199b0:	bne	199d4 <ftello64@plt+0x8690>
   199b4:	ldr	r0, [r6, #88]	; 0x58
   199b8:	cmp	r0, #0
   199bc:	beq	199c4 <ftello64@plt+0x8680>
   199c0:	bl	110b0 <free@plt>
   199c4:	mov	r0, r6
   199c8:	bl	110b0 <free@plt>
   199cc:	mov	r0, #3
   199d0:	b	18cf0 <ftello64@plt+0x79ac>
   199d4:	ldr	r0, [r6, #76]	; 0x4c
   199d8:	bl	110b0 <free@plt>
   199dc:	ldrh	r3, [r6, #32]
   199e0:	cmp	r3, #0
   199e4:	beq	199b4 <ftello64@plt+0x8670>
   199e8:	ldr	r0, [r6, #60]	; 0x3c
   199ec:	bl	110b0 <free@plt>
   199f0:	b	199b4 <ftello64@plt+0x8670>
   199f4:	ldr	fp, [sp, #72]	; 0x48
   199f8:	mov	r2, #0
   199fc:	movw	r3, #7844	; 0x1ea4
   19a00:	movt	r3, #2
   19a04:	ldrd	r0, [fp, #16]
   19a08:	bl	1eadc <ftello64@plt+0xd798>
   19a0c:	mov	r1, #1
   19a10:	movw	r2, #5105	; 0x13f1
   19a14:	movw	r3, #9352	; 0x2488
   19a18:	movt	r3, #2
   19a1c:	str	r0, [sp]
   19a20:	movw	r0, #24636	; 0x603c
   19a24:	movt	r0, #3
   19a28:	bl	11248 <__sprintf_chk@plt>
   19a2c:	movw	r0, #24636	; 0x603c
   19a30:	mov	r1, #1
   19a34:	movt	r0, #3
   19a38:	bl	122c8 <ftello64@plt+0xf84>
   19a3c:	cmp	r4, #11
   19a40:	bne	19674 <ftello64@plt+0x8330>
   19a44:	ldr	r1, [fp, #84]	; 0x54
   19a48:	movw	r0, #9364	; 0x2494
   19a4c:	movt	r0, #2
   19a50:	bl	12554 <ftello64@plt+0x1210>
   19a54:	ldrd	r0, [r6, #16]
   19a58:	mov	r2, #0
   19a5c:	movw	r3, #7844	; 0x1ea4
   19a60:	movt	r3, #2
   19a64:	bl	1eadc <ftello64@plt+0xd798>
   19a68:	movw	r1, #23672	; 0x5c78
   19a6c:	movt	r1, #3
   19a70:	mov	r2, #0
   19a74:	movw	r3, #7844	; 0x1ea4
   19a78:	movt	r3, #2
   19a7c:	mov	r6, r0
   19a80:	ldrd	r0, [r1]
   19a84:	bl	1eadc <ftello64@plt+0xd798>
   19a88:	mov	r1, #1
   19a8c:	movw	r2, #5105	; 0x13f1
   19a90:	str	r6, [sp]
   19a94:	movw	r3, #9384	; 0x24a8
   19a98:	movt	r3, #2
   19a9c:	str	r0, [sp, #4]
   19aa0:	movw	r0, #24636	; 0x603c
   19aa4:	movt	r0, #3
   19aa8:	bl	11248 <__sprintf_chk@plt>
   19aac:	movw	r0, #24636	; 0x603c
   19ab0:	movw	r1, #8308	; 0x2074
   19ab4:	movt	r0, #3
   19ab8:	movt	r1, #2
   19abc:	bl	12554 <ftello64@plt+0x1210>
   19ac0:	mov	r0, r4
   19ac4:	b	18cf0 <ftello64@plt+0x79ac>
   19ac8:	movw	r3, #23828	; 0x5d14
   19acc:	movw	r7, #23720	; 0x5ca8
   19ad0:	movt	r3, #3
   19ad4:	movt	r7, #3
   19ad8:	movw	r1, #24056	; 0x5df8
   19adc:	movt	r1, #3
   19ae0:	ldr	r0, [r3]
   19ae4:	mov	ip, #0
   19ae8:	ldrd	r2, [r7]
   19aec:	str	ip, [sp]
   19af0:	str	ip, [r1]
   19af4:	bl	11284 <fseeko64@plt>
   19af8:	cmp	r0, #0
   19afc:	beq	19b10 <ftello64@plt+0x87cc>
   19b00:	movw	r1, #9248	; 0x2420
   19b04:	mov	r0, #14
   19b08:	movt	r1, #2
   19b0c:	bl	123cc <ftello64@plt+0x1088>
   19b10:	ldrd	r2, [r7]
   19b14:	strd	r2, [r9]
   19b18:	ldr	r9, [sp, #76]	; 0x4c
   19b1c:	strd	r2, [r9]
   19b20:	b	1941c <ftello64@plt+0x80d8>
   19b24:	b	1111c <unlink@plt>
   19b28:	push	{r4, lr}
   19b2c:	movw	r4, #17336	; 0x43b8
   19b30:	movt	r4, #3
   19b34:	sub	sp, sp, #112	; 0x70
   19b38:	mov	r1, r0
   19b3c:	mov	r0, #3
   19b40:	ldr	r3, [r4]
   19b44:	mov	r2, sp
   19b48:	str	r3, [sp, #108]	; 0x6c
   19b4c:	bl	11308 <__xstat64@plt>
   19b50:	ldr	r2, [sp, #108]	; 0x6c
   19b54:	ldr	r3, [r4]
   19b58:	cmp	r0, #0
   19b5c:	ldreq	r0, [sp, #16]
   19b60:	movne	r0, #0
   19b64:	cmp	r2, r3
   19b68:	bne	19b74 <ftello64@plt+0x8830>
   19b6c:	add	sp, sp, #112	; 0x70
   19b70:	pop	{r4, pc}
   19b74:	bl	11104 <__stack_chk_fail@plt>
   19b78:	b	112f0 <chmod@plt>
   19b7c:	movw	r3, #23876	; 0x5d44
   19b80:	movt	r3, #3
   19b84:	push	{r4, r5, r6, lr}
   19b88:	ldr	r5, [r3]
   19b8c:	cmp	r5, #0
   19b90:	beq	19c20 <ftello64@plt+0x88dc>
   19b94:	mov	r0, r5
   19b98:	bl	11218 <strlen@plt>
   19b9c:	mov	r6, r0
   19ba0:	add	r0, r0, #12
   19ba4:	bl	111ac <malloc@plt>
   19ba8:	subs	r4, r0, #0
   19bac:	beq	19c34 <ftello64@plt+0x88f0>
   19bb0:	mov	r1, r5
   19bb4:	add	r2, r6, #1
   19bb8:	bl	110d4 <memcpy@plt>
   19bbc:	ldrb	r3, [r4]
   19bc0:	cmp	r3, #0
   19bc4:	beq	19bd8 <ftello64@plt+0x8894>
   19bc8:	add	r3, r4, r6
   19bcc:	ldrb	r3, [r3, #-1]
   19bd0:	cmp	r3, #47	; 0x2f
   19bd4:	beq	19be8 <ftello64@plt+0x88a4>
   19bd8:	movw	r3, #768	; 0x300
   19bdc:	movt	r3, #2
   19be0:	ldrh	r3, [r3]
   19be4:	strh	r3, [r4, r6]
   19be8:	mov	r0, r4
   19bec:	mov	r5, r4
   19bf0:	bl	11218 <strlen@plt>
   19bf4:	movw	r3, #772	; 0x304
   19bf8:	movt	r3, #2
   19bfc:	add	r2, r4, r0
   19c00:	mov	ip, r0
   19c04:	ldm	r3!, {r0, r1}
   19c08:	ldrb	r3, [r3]
   19c0c:	str	r0, [r4, ip]
   19c10:	str	r1, [r2, #4]
   19c14:	strb	r3, [r2, #8]
   19c18:	mov	r0, r5
   19c1c:	pop	{r4, r5, r6, pc}
   19c20:	mov	r0, #12
   19c24:	bl	111ac <malloc@plt>
   19c28:	subs	r4, r0, #0
   19c2c:	strbne	r5, [r4]
   19c30:	bne	19be8 <ftello64@plt+0x88a4>
   19c34:	mov	r5, #0
   19c38:	b	19c18 <ftello64@plt+0x88d4>
   19c3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19c40:	sub	sp, sp, #20
   19c44:	mov	r8, r0
   19c48:	mov	r0, #16384	; 0x4000
   19c4c:	str	r1, [sp, #12]
   19c50:	mov	sl, r2
   19c54:	mov	fp, r3
   19c58:	bl	111ac <malloc@plt>
   19c5c:	subs	r6, r0, #0
   19c60:	moveq	r0, #4
   19c64:	beq	19d4c <ftello64@plt+0x8a08>
   19c68:	and	r7, sl, fp
   19c6c:	cmn	r7, #1
   19c70:	movne	r7, #0
   19c74:	moveq	r7, #1
   19c78:	orrs	r3, sl, fp
   19c7c:	beq	19d40 <ftello64@plt+0x89fc>
   19c80:	mvn	r2, #0
   19c84:	mvn	r3, #0
   19c88:	cmp	fp, r3
   19c8c:	cmpeq	sl, r2
   19c90:	mov	r4, #0
   19c94:	mov	r5, #0
   19c98:	strne	r8, [sp, #8]
   19c9c:	bne	19cd0 <ftello64@plt+0x898c>
   19ca0:	b	19d88 <ftello64@plt+0x8a44>
   19ca4:	bl	1114c <fwrite@plt>
   19ca8:	cmp	r0, r9
   19cac:	bne	19d54 <ftello64@plt+0x8a10>
   19cb0:	adds	r4, r4, r0
   19cb4:	adc	r5, r5, #0
   19cb8:	cmp	fp, r5
   19cbc:	cmpeq	sl, r4
   19cc0:	movls	r3, r7
   19cc4:	orrhi	r3, r7, #1
   19cc8:	cmp	r3, #0
   19ccc:	beq	19d40 <ftello64@plt+0x89fc>
   19cd0:	mov	r2, sl
   19cd4:	mov	r3, fp
   19cd8:	subs	r2, r2, r4
   19cdc:	sbc	r3, r3, r5
   19ce0:	mov	r9, #0
   19ce4:	movw	r8, #16383	; 0x3fff
   19ce8:	cmp	r3, r9
   19cec:	cmpeq	r2, r8
   19cf0:	ldr	r9, [sp, #8]
   19cf4:	rsb	r0, r4, sl
   19cf8:	movhi	r0, #16384	; 0x4000
   19cfc:	mov	r1, #16384	; 0x4000
   19d00:	mov	r3, r0
   19d04:	mov	r2, #1
   19d08:	str	r9, [sp]
   19d0c:	mov	r0, r6
   19d10:	bl	1129c <__fread_chk@plt>
   19d14:	mov	r1, #1
   19d18:	ldr	r3, [sp, #12]
   19d1c:	subs	r9, r0, #0
   19d20:	mov	r0, r6
   19d24:	mov	r2, r9
   19d28:	bne	19ca4 <ftello64@plt+0x8960>
   19d2c:	ldr	r8, [sp, #8]
   19d30:	mov	r0, r8
   19d34:	bl	110c8 <ferror@plt>
   19d38:	cmp	r0, #0
   19d3c:	bne	19dec <ftello64@plt+0x8aa8>
   19d40:	mov	r0, r6
   19d44:	bl	110b0 <free@plt>
   19d48:	mov	r0, #0
   19d4c:	add	sp, sp, #20
   19d50:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19d54:	mov	r0, r6
   19d58:	bl	110b0 <free@plt>
   19d5c:	movw	r3, #24632	; 0x6038
   19d60:	movt	r3, #3
   19d64:	mov	r1, #1
   19d68:	mov	r2, #20
   19d6c:	movw	r0, #9684	; 0x25d4
   19d70:	ldr	r3, [r3]
   19d74:	movt	r0, #2
   19d78:	bl	1114c <fwrite@plt>
   19d7c:	mov	r0, #10
   19d80:	add	sp, sp, #20
   19d84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19d88:	ldr	sl, [sp, #12]
   19d8c:	b	19db8 <ftello64@plt+0x8a74>
   19d90:	bl	1114c <fwrite@plt>
   19d94:	cmp	r0, r9
   19d98:	bne	19d54 <ftello64@plt+0x8a10>
   19d9c:	adds	r4, r4, r0
   19da0:	adc	r5, r5, #0
   19da4:	and	r3, r4, r5
   19da8:	adds	r3, r3, #1
   19dac:	movne	r3, #1
   19db0:	orrs	r3, r7, r3
   19db4:	beq	19d40 <ftello64@plt+0x89fc>
   19db8:	mov	r1, #16384	; 0x4000
   19dbc:	mov	r2, #1
   19dc0:	mov	r3, r1
   19dc4:	str	r8, [sp]
   19dc8:	mov	r0, r6
   19dcc:	bl	1129c <__fread_chk@plt>
   19dd0:	mov	r1, #1
   19dd4:	mov	r3, sl
   19dd8:	subs	r9, r0, #0
   19ddc:	mov	r0, r6
   19de0:	mov	r2, r9
   19de4:	bne	19d90 <ftello64@plt+0x8a4c>
   19de8:	b	19d30 <ftello64@plt+0x89ec>
   19dec:	mov	r0, r6
   19df0:	bl	110b0 <free@plt>
   19df4:	mov	r0, #11
   19df8:	add	sp, sp, #20
   19dfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e00:	push	{r4, r5, r6, r7, r8, r9, lr}
   19e04:	movw	r4, #17336	; 0x43b8
   19e08:	movt	r4, #3
   19e0c:	sub	sp, sp, #116	; 0x74
   19e10:	mov	r5, r0
   19e14:	mov	r7, r1
   19e18:	ldr	r3, [r4]
   19e1c:	mov	r1, r0
   19e20:	mov	r2, sp
   19e24:	mov	r0, #3
   19e28:	str	r3, [sp, #108]	; 0x6c
   19e2c:	bl	11338 <__lxstat64@plt>
   19e30:	cmp	r0, #0
   19e34:	bne	19efc <ftello64@plt+0x8bb8>
   19e38:	ldr	r3, [sp, #20]
   19e3c:	cmp	r3, #1
   19e40:	bls	19edc <ftello64@plt+0x8b98>
   19e44:	movw	r1, #192	; 0xc0
   19e48:	mov	r0, r7
   19e4c:	movt	r1, #2
   19e50:	bl	112d8 <fopen64@plt>
   19e54:	subs	r6, r0, #0
   19e58:	beq	19f34 <ftello64@plt+0x8bf0>
   19e5c:	movw	r1, #784	; 0x310
   19e60:	mov	r0, r5
   19e64:	movt	r1, #2
   19e68:	bl	112d8 <fopen64@plt>
   19e6c:	subs	r8, r0, #0
   19e70:	mov	r0, r6
   19e74:	beq	19f28 <ftello64@plt+0x8be4>
   19e78:	mov	r1, r8
   19e7c:	mvn	r2, #0
   19e80:	mov	r3, #0
   19e84:	bl	19c3c <ftello64@plt+0x88f8>
   19e88:	mov	r9, r0
   19e8c:	mov	r0, r6
   19e90:	bl	11278 <fclose@plt>
   19e94:	mov	r0, r8
   19e98:	bl	11278 <fclose@plt>
   19e9c:	subs	r6, r0, #0
   19ea0:	bne	19f5c <ftello64@plt+0x8c18>
   19ea4:	cmp	r9, #0
   19ea8:	beq	19f74 <ftello64@plt+0x8c30>
   19eac:	mov	r0, r5
   19eb0:	bl	1111c <unlink@plt>
   19eb4:	cmp	r9, #10
   19eb8:	movne	r6, r9
   19ebc:	moveq	r6, #14
   19ec0:	ldr	r2, [sp, #108]	; 0x6c
   19ec4:	mov	r0, r6
   19ec8:	ldr	r3, [r4]
   19ecc:	cmp	r2, r3
   19ed0:	bne	19f80 <ftello64@plt+0x8c3c>
   19ed4:	add	sp, sp, #116	; 0x74
   19ed8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   19edc:	ldr	r3, [sp, #16]
   19ee0:	and	r3, r3, #61440	; 0xf000
   19ee4:	cmp	r3, #40960	; 0xa000
   19ee8:	beq	19e44 <ftello64@plt+0x8b00>
   19eec:	mov	r0, r5
   19ef0:	bl	1111c <unlink@plt>
   19ef4:	cmp	r0, #0
   19ef8:	bne	19f20 <ftello64@plt+0x8bdc>
   19efc:	mov	r0, r7
   19f00:	mov	r1, r5
   19f04:	bl	111e8 <rename@plt>
   19f08:	subs	r6, r0, #0
   19f0c:	beq	19ec0 <ftello64@plt+0x8b7c>
   19f10:	bl	11230 <__errno_location@plt>
   19f14:	ldr	r3, [r0]
   19f18:	cmp	r3, #18
   19f1c:	beq	19e44 <ftello64@plt+0x8b00>
   19f20:	mov	r6, #15
   19f24:	b	19ec0 <ftello64@plt+0x8b7c>
   19f28:	mov	r6, #15
   19f2c:	bl	11278 <fclose@plt>
   19f30:	b	19ec0 <ftello64@plt+0x8b7c>
   19f34:	movw	r1, #24632	; 0x6038
   19f38:	movt	r1, #3
   19f3c:	mov	r3, r7
   19f40:	movw	r2, #9708	; 0x25ec
   19f44:	ldr	r0, [r1]
   19f48:	movt	r2, #2
   19f4c:	mov	r1, #1
   19f50:	mov	r6, #10
   19f54:	bl	1126c <__fprintf_chk@plt>
   19f58:	b	19ec0 <ftello64@plt+0x8b7c>
   19f5c:	mov	r0, r5
   19f60:	bl	1111c <unlink@plt>
   19f64:	cmp	r9, #0
   19f68:	moveq	r6, #14
   19f6c:	beq	19ec0 <ftello64@plt+0x8b7c>
   19f70:	b	19eb4 <ftello64@plt+0x8b70>
   19f74:	mov	r0, r7
   19f78:	bl	1111c <unlink@plt>
   19f7c:	b	19ec0 <ftello64@plt+0x8b7c>
   19f80:	bl	11104 <__stack_chk_fail@plt>
   19f84:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19f88:	movw	r6, #23812	; 0x5d04
   19f8c:	movt	r6, #3
   19f90:	movw	r9, #17336	; 0x43b8
   19f94:	movt	r9, #3
   19f98:	sub	sp, sp, #1072	; 0x430
   19f9c:	ldr	sl, [r6]
   19fa0:	sub	sp, sp, #4
   19fa4:	ldr	r3, [r9]
   19fa8:	add	r8, r0, #1
   19fac:	mov	r0, sl
   19fb0:	str	r3, [sp, #1068]	; 0x42c
   19fb4:	bl	11218 <strlen@plt>
   19fb8:	add	r0, r0, #40	; 0x28
   19fbc:	bl	111ac <malloc@plt>
   19fc0:	subs	r4, r0, #0
   19fc4:	beq	1a49c <ftello64@plt+0x9158>
   19fc8:	mov	r0, r4
   19fcc:	mov	r1, sl
   19fd0:	bl	110f8 <stpcpy@plt>
   19fd4:	subs	r7, r0, r4
   19fd8:	bmi	1a01c <ftello64@plt+0x8cd8>
   19fdc:	ldrb	r3, [r0]
   19fe0:	cmp	r3, #92	; 0x5c
   19fe4:	cmpne	r3, #47	; 0x2f
   19fe8:	beq	1a414 <ftello64@plt+0x90d0>
   19fec:	cmp	r3, #58	; 0x3a
   19ff0:	addne	r3, r4, r7
   19ff4:	bne	1a014 <ftello64@plt+0x8cd0>
   19ff8:	b	1a414 <ftello64@plt+0x90d0>
   19ffc:	ldrb	r2, [r3, #-1]!
   1a000:	cmp	r2, #47	; 0x2f
   1a004:	cmpne	r2, #92	; 0x5c
   1a008:	beq	1a414 <ftello64@plt+0x90d0>
   1a00c:	cmp	r2, #58	; 0x3a
   1a010:	beq	1a414 <ftello64@plt+0x90d0>
   1a014:	subs	r7, r7, #1
   1a018:	bcs	19ffc <ftello64@plt+0x8cb8>
   1a01c:	mov	r0, sl
   1a020:	bl	11218 <strlen@plt>
   1a024:	add	r0, r0, #1
   1a028:	bl	111ac <malloc@plt>
   1a02c:	subs	r5, r0, #0
   1a030:	beq	1a484 <ftello64@plt+0x9140>
   1a034:	mov	r0, sl
   1a038:	bl	11218 <strlen@plt>
   1a03c:	mov	fp, r0
   1a040:	mov	r0, r4
   1a044:	bl	11218 <strlen@plt>
   1a048:	cmp	fp, r0
   1a04c:	moveq	r3, #0
   1a050:	strbeq	r3, [r5]
   1a054:	beq	1a064 <ftello64@plt+0x8d20>
   1a058:	add	r1, sl, r0
   1a05c:	mov	r0, r5
   1a060:	bl	11170 <strcpy@plt>
   1a064:	cmp	r7, #0
   1a068:	blt	1a44c <ftello64@plt+0x9108>
   1a06c:	movw	r3, #23664	; 0x5c70
   1a070:	movt	r3, #3
   1a074:	movw	r7, #24632	; 0x6038
   1a078:	movt	r7, #3
   1a07c:	ldr	r3, [r3]
   1a080:	cmp	r3, #0
   1a084:	bne	1a43c <ftello64@plt+0x90f8>
   1a088:	mov	r3, r8
   1a08c:	mov	r1, #1
   1a090:	movw	r2, #9768	; 0x2628
   1a094:	ldr	r0, [r7]
   1a098:	movt	r2, #2
   1a09c:	movw	r8, #17352	; 0x43c8
   1a0a0:	bl	1126c <__fprintf_chk@plt>
   1a0a4:	mov	r1, #1
   1a0a8:	mov	r2, #38	; 0x26
   1a0ac:	ldr	r3, [r7]
   1a0b0:	movw	r0, #9788	; 0x263c
   1a0b4:	movt	r0, #2
   1a0b8:	bl	1114c <fwrite@plt>
   1a0bc:	mov	r1, #1
   1a0c0:	mov	r3, r4
   1a0c4:	movw	r2, #9940	; 0x26d4
   1a0c8:	ldr	r0, [r7]
   1a0cc:	movt	r2, #2
   1a0d0:	bl	1126c <__fprintf_chk@plt>
   1a0d4:	movw	r0, #9828	; 0x2664
   1a0d8:	mov	r1, #1
   1a0dc:	movt	r0, #2
   1a0e0:	mov	r2, #60	; 0x3c
   1a0e4:	ldr	r3, [r7]
   1a0e8:	bl	1114c <fwrite@plt>
   1a0ec:	movw	sl, #23812	; 0x5d04
   1a0f0:	movt	r8, #3
   1a0f4:	movt	sl, #3
   1a0f8:	mov	r1, #1
   1a0fc:	mov	r2, #34	; 0x22
   1a100:	ldr	r3, [r7]
   1a104:	movw	r0, #9892	; 0x26a4
   1a108:	movt	r0, #2
   1a10c:	bl	1114c <fwrite@plt>
   1a110:	ldr	r0, [r7]
   1a114:	bl	11098 <fflush@plt>
   1a118:	mov	r1, #1024	; 0x400
   1a11c:	mov	r0, sp
   1a120:	ldr	r2, [r8]
   1a124:	bl	110bc <fgets@plt>
   1a128:	ldrb	r1, [sp]
   1a12c:	cmp	r1, #0
   1a130:	beq	1a380 <ftello64@plt+0x903c>
   1a134:	cmp	r1, #10
   1a138:	movne	r3, #0
   1a13c:	bne	1a14c <ftello64@plt+0x8e08>
   1a140:	b	1a360 <ftello64@plt+0x901c>
   1a144:	cmp	r2, #10
   1a148:	beq	1a364 <ftello64@plt+0x9020>
   1a14c:	add	r3, r3, #1
   1a150:	ldrb	r2, [sp, r3]
   1a154:	cmp	r2, #0
   1a158:	bne	1a144 <ftello64@plt+0x8e00>
   1a15c:	cmp	r1, #46	; 0x2e
   1a160:	beq	1a3d4 <ftello64@plt+0x9090>
   1a164:	mov	r0, sp
   1a168:	bl	11218 <strlen@plt>
   1a16c:	cmp	r0, #0
   1a170:	blt	1a1c0 <ftello64@plt+0x8e7c>
   1a174:	add	r2, sp, #1072	; 0x430
   1a178:	add	r3, r2, r0
   1a17c:	ldrb	r3, [r3, #-1072]	; 0xfffffbd0
   1a180:	cmp	r3, #92	; 0x5c
   1a184:	cmpne	r3, #47	; 0x2f
   1a188:	beq	1a2b8 <ftello64@plt+0x8f74>
   1a18c:	cmp	r3, #58	; 0x3a
   1a190:	addne	r2, sp, #0
   1a194:	addne	r3, r2, r0
   1a198:	bne	1a1b8 <ftello64@plt+0x8e74>
   1a19c:	b	1a2b8 <ftello64@plt+0x8f74>
   1a1a0:	ldrb	r2, [r3, #-1]!
   1a1a4:	cmp	r2, #47	; 0x2f
   1a1a8:	cmpne	r2, #92	; 0x5c
   1a1ac:	beq	1a2b8 <ftello64@plt+0x8f74>
   1a1b0:	cmp	r2, #58	; 0x3a
   1a1b4:	beq	1a2b8 <ftello64@plt+0x8f74>
   1a1b8:	subs	r0, r0, #1
   1a1bc:	bcs	1a1a0 <ftello64@plt+0x8e5c>
   1a1c0:	ldr	r0, [r6]
   1a1c4:	bl	110b0 <free@plt>
   1a1c8:	movw	ip, #9748	; 0x2614
   1a1cc:	movt	ip, #2
   1a1d0:	mov	lr, sp
   1a1d4:	ldm	ip!, {r0, r1, r2, r3}
   1a1d8:	ldr	ip, [ip]
   1a1dc:	stmia	lr!, {r0, r1, r2, r3}
   1a1e0:	mov	r0, r5
   1a1e4:	str	ip, [lr]
   1a1e8:	bl	11218 <strlen@plt>
   1a1ec:	add	r0, r0, #40	; 0x28
   1a1f0:	bl	111ac <malloc@plt>
   1a1f4:	cmp	r0, #0
   1a1f8:	str	r0, [r6]
   1a1fc:	beq	1a46c <ftello64@plt+0x9128>
   1a200:	mov	r1, r5
   1a204:	bl	11170 <strcpy@plt>
   1a208:	mov	r1, #1
   1a20c:	mov	r3, sp
   1a210:	movw	r2, #9928	; 0x26c8
   1a214:	ldr	r0, [r7]
   1a218:	movt	r2, #2
   1a21c:	bl	1126c <__fprintf_chk@plt>
   1a220:	mov	r0, r5
   1a224:	bl	110b0 <free@plt>
   1a228:	mov	r0, r4
   1a22c:	bl	110b0 <free@plt>
   1a230:	ldr	fp, [r6]
   1a234:	mov	r0, fp
   1a238:	bl	11218 <strlen@plt>
   1a23c:	add	r0, r0, #40	; 0x28
   1a240:	bl	111ac <malloc@plt>
   1a244:	subs	r4, r0, #0
   1a248:	beq	1a3e4 <ftello64@plt+0x90a0>
   1a24c:	mov	r0, r4
   1a250:	mov	r1, fp
   1a254:	bl	110f8 <stpcpy@plt>
   1a258:	subs	r3, r0, r4
   1a25c:	bmi	1a288 <ftello64@plt+0x8f44>
   1a260:	ldrb	r2, [r0]
   1a264:	cmp	r2, #47	; 0x2f
   1a268:	addne	r2, r4, r3
   1a26c:	bne	1a280 <ftello64@plt+0x8f3c>
   1a270:	b	1a3b0 <ftello64@plt+0x906c>
   1a274:	ldrb	r1, [r2, #-1]!
   1a278:	cmp	r1, #47	; 0x2f
   1a27c:	beq	1a3b0 <ftello64@plt+0x906c>
   1a280:	subs	r3, r3, #1
   1a284:	bcs	1a274 <ftello64@plt+0x8f30>
   1a288:	mov	r0, fp
   1a28c:	bl	11218 <strlen@plt>
   1a290:	add	r0, r0, #1
   1a294:	bl	111ac <malloc@plt>
   1a298:	subs	r5, r0, #0
   1a29c:	beq	1a3fc <ftello64@plt+0x90b8>
   1a2a0:	mov	r0, r4
   1a2a4:	bl	11218 <strlen@plt>
   1a2a8:	add	r1, fp, r0
   1a2ac:	mov	r0, r5
   1a2b0:	bl	11170 <strcpy@plt>
   1a2b4:	b	1a0f8 <ftello64@plt+0x8db4>
   1a2b8:	add	r2, sp, #1072	; 0x430
   1a2bc:	add	r3, r2, r0
   1a2c0:	ldr	r0, [r6]
   1a2c4:	mov	r2, #0
   1a2c8:	strb	r2, [r3, #-1071]	; 0xfffffbd1
   1a2cc:	bl	110b0 <free@plt>
   1a2d0:	mov	r0, sp
   1a2d4:	bl	11218 <strlen@plt>
   1a2d8:	cmp	r0, #0
   1a2dc:	blt	1a314 <ftello64@plt+0x8fd0>
   1a2e0:	add	r2, sp, #1072	; 0x430
   1a2e4:	add	r3, r2, r0
   1a2e8:	ldrb	r3, [r3, #-1072]	; 0xfffffbd0
   1a2ec:	cmp	r3, #47	; 0x2f
   1a2f0:	addne	r2, sp, #0
   1a2f4:	addne	r3, r2, r0
   1a2f8:	bne	1a30c <ftello64@plt+0x8fc8>
   1a2fc:	b	1a3c0 <ftello64@plt+0x907c>
   1a300:	ldrb	r2, [r3, #-1]!
   1a304:	cmp	r2, #47	; 0x2f
   1a308:	beq	1a3c0 <ftello64@plt+0x907c>
   1a30c:	subs	r0, r0, #1
   1a310:	bcs	1a300 <ftello64@plt+0x8fbc>
   1a314:	mov	r3, #0
   1a318:	strb	r3, [sp]
   1a31c:	mov	r0, sp
   1a320:	bl	11218 <strlen@plt>
   1a324:	mov	fp, r0
   1a328:	mov	r0, r5
   1a32c:	bl	11218 <strlen@plt>
   1a330:	add	r0, fp, r0
   1a334:	add	r0, r0, #40	; 0x28
   1a338:	bl	111ac <malloc@plt>
   1a33c:	cmp	r0, #0
   1a340:	str	r0, [r6]
   1a344:	beq	1a424 <ftello64@plt+0x90e0>
   1a348:	mov	r1, sp
   1a34c:	bl	11170 <strcpy@plt>
   1a350:	ldr	r0, [r6]
   1a354:	mov	r1, r5
   1a358:	bl	11158 <strcat@plt>
   1a35c:	b	1a208 <ftello64@plt+0x8ec4>
   1a360:	mov	r3, #0
   1a364:	add	r2, sp, #1072	; 0x430
   1a368:	add	r3, r2, r3
   1a36c:	mov	r2, #0
   1a370:	strb	r2, [r3, #-1072]	; 0xfffffbd0
   1a374:	ldrb	r1, [sp]
   1a378:	cmp	r1, r2
   1a37c:	bne	1a15c <ftello64@plt+0x8e18>
   1a380:	mov	r0, r4
   1a384:	bl	110b0 <free@plt>
   1a388:	mov	r0, r5
   1a38c:	bl	110b0 <free@plt>
   1a390:	ldr	r2, [sp, #1068]	; 0x42c
   1a394:	ldr	r3, [r9]
   1a398:	mov	r0, #1
   1a39c:	cmp	r2, r3
   1a3a0:	bne	1a4b4 <ftello64@plt+0x9170>
   1a3a4:	add	sp, sp, #1072	; 0x430
   1a3a8:	add	sp, sp, #4
   1a3ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a3b0:	add	r3, r4, r3
   1a3b4:	mov	r2, #0
   1a3b8:	strb	r2, [r3, #1]
   1a3bc:	b	1a288 <ftello64@plt+0x8f44>
   1a3c0:	add	r3, sp, #1072	; 0x430
   1a3c4:	add	r0, r3, r0
   1a3c8:	mov	r3, #0
   1a3cc:	strb	r3, [r0, #-1071]	; 0xfffffbd1
   1a3d0:	b	1a31c <ftello64@plt+0x8fd8>
   1a3d4:	ldrb	r3, [sp, #1]
   1a3d8:	cmp	r3, #0
   1a3dc:	strbeq	r3, [sp]
   1a3e0:	b	1a164 <ftello64@plt+0x8e20>
   1a3e4:	movw	r1, #9736	; 0x2608
   1a3e8:	mov	r0, #4
   1a3ec:	movt	r1, #2
   1a3f0:	bl	123cc <ftello64@plt+0x1088>
   1a3f4:	ldr	fp, [sl]
   1a3f8:	b	1a24c <ftello64@plt+0x8f08>
   1a3fc:	movw	r1, #9736	; 0x2608
   1a400:	mov	r0, #4
   1a404:	movt	r1, #2
   1a408:	bl	123cc <ftello64@plt+0x1088>
   1a40c:	ldr	fp, [r6]
   1a410:	b	1a2a0 <ftello64@plt+0x8f5c>
   1a414:	add	r3, r4, r7
   1a418:	mov	r2, #0
   1a41c:	strb	r2, [r3, #1]
   1a420:	b	1a01c <ftello64@plt+0x8cd8>
   1a424:	mov	r0, #4
   1a428:	movw	r1, #9736	; 0x2608
   1a42c:	movt	r1, #2
   1a430:	bl	123cc <ftello64@plt+0x1088>
   1a434:	ldr	r0, [sl]
   1a438:	b	1a348 <ftello64@plt+0x9004>
   1a43c:	ldr	r1, [r7]
   1a440:	mov	r0, #10
   1a444:	bl	112c0 <fputc@plt>
   1a448:	b	1a088 <ftello64@plt+0x8d44>
   1a44c:	movw	ip, #9748	; 0x2614
   1a450:	movt	ip, #2
   1a454:	mov	lr, r4
   1a458:	ldm	ip!, {r0, r1, r2, r3}
   1a45c:	ldr	ip, [ip]
   1a460:	stmia	lr!, {r0, r1, r2, r3}
   1a464:	str	ip, [lr]
   1a468:	b	1a06c <ftello64@plt+0x8d28>
   1a46c:	mov	r0, #4
   1a470:	movw	r1, #9736	; 0x2608
   1a474:	movt	r1, #2
   1a478:	bl	123cc <ftello64@plt+0x1088>
   1a47c:	ldr	r0, [sl]
   1a480:	b	1a200 <ftello64@plt+0x8ebc>
   1a484:	movw	r1, #9736	; 0x2608
   1a488:	mov	r0, #4
   1a48c:	movt	r1, #2
   1a490:	bl	123cc <ftello64@plt+0x1088>
   1a494:	ldr	sl, [r6]
   1a498:	b	1a034 <ftello64@plt+0x8cf0>
   1a49c:	movw	r1, #9736	; 0x2608
   1a4a0:	mov	r0, #4
   1a4a4:	movt	r1, #2
   1a4a8:	bl	123cc <ftello64@plt+0x1088>
   1a4ac:	ldr	sl, [r6]
   1a4b0:	b	19fc8 <ftello64@plt+0x8c84>
   1a4b4:	bl	11104 <__stack_chk_fail@plt>
   1a4b8:	movw	r3, #23804	; 0x5cfc
   1a4bc:	movt	r3, #3
   1a4c0:	push	{r4, r5, r6, r7, lr}
   1a4c4:	movw	r4, #17336	; 0x43b8
   1a4c8:	movt	r4, #3
   1a4cc:	ldr	r3, [r3]
   1a4d0:	add	r5, r1, #1
   1a4d4:	sub	sp, sp, #28
   1a4d8:	ldr	r2, [r4]
   1a4dc:	cmp	r5, r3
   1a4e0:	mov	r6, r0
   1a4e4:	str	r2, [sp, #20]
   1a4e8:	beq	1a590 <ftello64@plt+0x924c>
   1a4ec:	movw	r3, #34463	; 0x869f
   1a4f0:	movt	r3, #1
   1a4f4:	cmp	r5, r3
   1a4f8:	bhi	1a57c <ftello64@plt+0x9238>
   1a4fc:	mov	r1, #1
   1a500:	mov	r2, #6
   1a504:	str	r5, [sp]
   1a508:	movw	r3, #9992	; 0x2708
   1a50c:	add	r0, sp, #12
   1a510:	movt	r3, #2
   1a514:	bl	11248 <__sprintf_chk@plt>
   1a518:	mov	r0, r6
   1a51c:	bl	11218 <strlen@plt>
   1a520:	sub	r7, r0, #3
   1a524:	add	r0, sp, #12
   1a528:	bl	11218 <strlen@plt>
   1a52c:	add	r0, r7, r0
   1a530:	add	r0, r0, #1
   1a534:	bl	111ac <malloc@plt>
   1a538:	subs	r5, r0, #0
   1a53c:	beq	1a5b8 <ftello64@plt+0x9274>
   1a540:	mov	r1, r6
   1a544:	mov	r0, r5
   1a548:	bl	11170 <strcpy@plt>
   1a54c:	mov	r3, #0
   1a550:	add	r1, sp, #12
   1a554:	mov	r0, r5
   1a558:	strb	r3, [r5, r7]
   1a55c:	bl	11158 <strcat@plt>
   1a560:	mov	r0, r5
   1a564:	ldr	r2, [sp, #20]
   1a568:	ldr	r3, [r4]
   1a56c:	cmp	r2, r3
   1a570:	bne	1a5e0 <ftello64@plt+0x929c>
   1a574:	add	sp, sp, #28
   1a578:	pop	{r4, r5, r6, r7, pc}
   1a57c:	movw	r1, #9960	; 0x26e8
   1a580:	mov	r0, #6
   1a584:	movt	r1, #2
   1a588:	bl	123cc <ftello64@plt+0x1088>
   1a58c:	b	1a4fc <ftello64@plt+0x91b8>
   1a590:	bl	11218 <strlen@plt>
   1a594:	add	r0, r0, #1
   1a598:	bl	111ac <malloc@plt>
   1a59c:	subs	r5, r0, #0
   1a5a0:	beq	1a5cc <ftello64@plt+0x9288>
   1a5a4:	mov	r1, r6
   1a5a8:	mov	r0, r5
   1a5ac:	bl	11170 <strcpy@plt>
   1a5b0:	mov	r0, r5
   1a5b4:	b	1a564 <ftello64@plt+0x9220>
   1a5b8:	movw	r1, #9736	; 0x2608
   1a5bc:	mov	r0, #4
   1a5c0:	movt	r1, #2
   1a5c4:	bl	123cc <ftello64@plt+0x1088>
   1a5c8:	b	1a540 <ftello64@plt+0x91fc>
   1a5cc:	movw	r1, #9948	; 0x26dc
   1a5d0:	mov	r0, #4
   1a5d4:	movt	r1, #2
   1a5d8:	bl	123cc <ftello64@plt+0x1088>
   1a5dc:	b	1a5a4 <ftello64@plt+0x9260>
   1a5e0:	bl	11104 <__stack_chk_fail@plt>
   1a5e4:	movw	ip, #17336	; 0x43b8
   1a5e8:	movt	ip, #3
   1a5ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a5f0:	sub	sp, sp, #5120	; 0x1400
   1a5f4:	sub	sp, sp, #52	; 0x34
   1a5f8:	ldr	r3, [ip]
   1a5fc:	movw	r6, #23820	; 0x5d0c
   1a600:	movt	r6, #3
   1a604:	add	lr, sp, #8192	; 0x2000
   1a608:	mov	r1, r0
   1a60c:	str	r0, [sp, #16]
   1a610:	ldr	r0, [r6]
   1a614:	str	ip, [sp, #12]
   1a618:	str	r3, [lr, #-3028]	; 0xfffff42c
   1a61c:	bl	1a4b8 <ftello64@plt+0x9174>
   1a620:	ldr	r5, [r6]
   1a624:	mov	r7, r0
   1a628:	mov	r0, r5
   1a62c:	bl	11218 <strlen@plt>
   1a630:	add	r0, r0, #40	; 0x28
   1a634:	bl	111ac <malloc@plt>
   1a638:	subs	r4, r0, #0
   1a63c:	beq	1af2c <ftello64@plt+0x9be8>
   1a640:	mov	r0, r4
   1a644:	mov	r1, r5
   1a648:	bl	110f8 <stpcpy@plt>
   1a64c:	mvn	sl, r4
   1a650:	adds	sl, r0, sl
   1a654:	bpl	1a66c <ftello64@plt+0x9328>
   1a658:	b	1ae6c <ftello64@plt+0x9b28>
   1a65c:	cmp	r3, #58	; 0x3a
   1a660:	beq	1a67c <ftello64@plt+0x9338>
   1a664:	subs	sl, sl, #1
   1a668:	bcc	1ae6c <ftello64@plt+0x9b28>
   1a66c:	ldrb	r3, [r4, sl]
   1a670:	cmp	r3, #47	; 0x2f
   1a674:	cmpne	r3, #92	; 0x5c
   1a678:	bne	1a65c <ftello64@plt+0x9318>
   1a67c:	add	r3, r4, sl
   1a680:	mov	r2, #0
   1a684:	strb	r2, [r3, #1]
   1a688:	mov	r0, r5
   1a68c:	bl	11218 <strlen@plt>
   1a690:	add	r0, r0, #1
   1a694:	bl	111ac <malloc@plt>
   1a698:	subs	r9, r0, #0
   1a69c:	beq	1af14 <ftello64@plt+0x9bd0>
   1a6a0:	mov	r0, r5
   1a6a4:	bl	11218 <strlen@plt>
   1a6a8:	mov	fp, r0
   1a6ac:	mov	r0, r4
   1a6b0:	bl	11218 <strlen@plt>
   1a6b4:	cmp	fp, r0
   1a6b8:	mov	r8, r0
   1a6bc:	moveq	r3, #0
   1a6c0:	strbeq	r3, [r9]
   1a6c4:	beq	1a6d4 <ftello64@plt+0x9390>
   1a6c8:	mov	r0, r9
   1a6cc:	add	r1, r5, r8
   1a6d0:	bl	11170 <strcpy@plt>
   1a6d4:	mov	r0, r7
   1a6d8:	bl	11218 <strlen@plt>
   1a6dc:	add	r0, r0, #1
   1a6e0:	bl	111ac <malloc@plt>
   1a6e4:	cmp	r0, #0
   1a6e8:	str	r0, [sp, #20]
   1a6ec:	beq	1af44 <ftello64@plt+0x9c00>
   1a6f0:	mov	r0, r5
   1a6f4:	bl	11218 <strlen@plt>
   1a6f8:	cmp	r8, r0
   1a6fc:	beq	1add8 <ftello64@plt+0x9a94>
   1a700:	add	r1, r7, r8
   1a704:	ldr	r0, [sp, #20]
   1a708:	bl	11170 <strcpy@plt>
   1a70c:	cmp	sl, #0
   1a710:	blt	1adec <ftello64@plt+0x9aa8>
   1a714:	movw	r5, #24632	; 0x6038
   1a718:	movt	r5, #3
   1a71c:	mov	r1, #1
   1a720:	mov	r2, #18
   1a724:	ldr	r3, [r5]
   1a728:	movw	r0, #10000	; 0x2710
   1a72c:	movt	r0, #2
   1a730:	movw	ip, #17352	; 0x43c8
   1a734:	str	ip, [sp, #8]
   1a738:	bl	1114c <fwrite@plt>
   1a73c:	ldr	ip, [sp, #8]
   1a740:	mov	r1, #1
   1a744:	mov	r3, r7
   1a748:	ldr	r0, [r5]
   1a74c:	movw	r2, #9940	; 0x26d4
   1a750:	movt	r2, #2
   1a754:	movt	ip, #3
   1a758:	str	ip, [sp, #8]
   1a75c:	bl	1126c <__fprintf_chk@plt>
   1a760:	movw	r8, #24088	; 0x5e18
   1a764:	bl	111d0 <__ctype_toupper_loc@plt>
   1a768:	movt	r8, #3
   1a76c:	mov	ip, #0
   1a770:	str	ip, [sp, #4]
   1a774:	mov	fp, r0
   1a778:	cmp	ip, #0
   1a77c:	bne	1aa68 <ftello64@plt+0x9724>
   1a780:	ldr	sl, [r8]
   1a784:	movw	r0, #10020	; 0x2724
   1a788:	cmp	sl, #1
   1a78c:	beq	1ae0c <ftello64@plt+0x9ac8>
   1a790:	cmp	sl, #2
   1a794:	mov	r1, #1
   1a798:	movt	r0, #2
   1a79c:	mov	r2, #53	; 0x35
   1a7a0:	ldr	r3, [r5]
   1a7a4:	beq	1ac9c <ftello64@plt+0x9958>
   1a7a8:	bl	1114c <fwrite@plt>
   1a7ac:	movw	r0, #10076	; 0x275c
   1a7b0:	movt	r0, #2
   1a7b4:	mov	r1, #1
   1a7b8:	mov	r2, #34	; 0x22
   1a7bc:	ldr	r3, [r5]
   1a7c0:	bl	1114c <fwrite@plt>
   1a7c4:	movw	r0, #10188	; 0x27cc
   1a7c8:	mov	r1, #1
   1a7cc:	movt	r0, #2
   1a7d0:	mov	r2, #44	; 0x2c
   1a7d4:	ldr	r3, [r5]
   1a7d8:	bl	1114c <fwrite@plt>
   1a7dc:	ldr	r0, [r5]
   1a7e0:	bl	11098 <fflush@plt>
   1a7e4:	ldr	ip, [sp, #8]
   1a7e8:	add	r0, sp, #24
   1a7ec:	movw	r1, #5034	; 0x13aa
   1a7f0:	ldr	r2, [ip]
   1a7f4:	bl	110bc <fgets@plt>
   1a7f8:	add	r0, sp, #5120	; 0x1400
   1a7fc:	movw	r3, #60392	; 0xebe8
   1a800:	add	r0, r0, #48	; 0x30
   1a804:	movt	r3, #65535	; 0xffff
   1a808:	ldrb	r3, [r0, r3]
   1a80c:	uxtb	sl, r3
   1a810:	cmp	sl, #0
   1a814:	beq	1a848 <ftello64@plt+0x9504>
   1a818:	cmp	sl, #10
   1a81c:	movne	r3, #0
   1a820:	bne	1a830 <ftello64@plt+0x94ec>
   1a824:	b	1aab4 <ftello64@plt+0x9770>
   1a828:	cmp	r2, #10
   1a82c:	beq	1aab8 <ftello64@plt+0x9774>
   1a830:	add	r3, r3, #1
   1a834:	add	r1, sp, #24
   1a838:	ldrb	r1, [r1, r3]
   1a83c:	uxtb	r2, r1
   1a840:	cmp	r2, #0
   1a844:	bne	1a828 <ftello64@plt+0x94e4>
   1a848:	ldr	r3, [fp]
   1a84c:	ldr	r2, [r3, sl, lsl #2]
   1a850:	cmp	r2, #81	; 0x51
   1a854:	beq	1af0c <ftello64@plt+0x9bc8>
   1a858:	ldr	r3, [r8]
   1a85c:	sub	r1, r3, #1
   1a860:	cmp	r1, #1
   1a864:	bls	1ab80 <ftello64@plt+0x983c>
   1a868:	cmp	r2, #67	; 0x43
   1a86c:	beq	1ad34 <ftello64@plt+0x99f0>
   1a870:	cmp	r3, #2
   1a874:	beq	1abac <ftello64@plt+0x9868>
   1a878:	cmp	sl, #0
   1a87c:	beq	1ab0c <ftello64@plt+0x97c8>
   1a880:	cmp	sl, #46	; 0x2e
   1a884:	beq	1ac7c <ftello64@plt+0x9938>
   1a888:	add	r0, sp, #24
   1a88c:	bl	11218 <strlen@plt>
   1a890:	cmp	r0, #0
   1a894:	blt	1ac28 <ftello64@plt+0x98e4>
   1a898:	add	r2, sp, #24
   1a89c:	add	ip, sp, #24
   1a8a0:	ldrb	r2, [r2, r0]
   1a8a4:	uxtb	r3, r2
   1a8a8:	add	r2, ip, r0
   1a8ac:	cmp	r3, #92	; 0x5c
   1a8b0:	cmpne	r3, #47	; 0x2f
   1a8b4:	bne	1a8d4 <ftello64@plt+0x9590>
   1a8b8:	b	1a8dc <ftello64@plt+0x9598>
   1a8bc:	subs	r0, r0, #1
   1a8c0:	bcc	1ac28 <ftello64@plt+0x98e4>
   1a8c4:	ldrb	r3, [r2, #-1]!
   1a8c8:	cmp	r3, #47	; 0x2f
   1a8cc:	cmpne	r3, #92	; 0x5c
   1a8d0:	beq	1a8dc <ftello64@plt+0x9598>
   1a8d4:	cmp	r3, #58	; 0x3a
   1a8d8:	bne	1a8bc <ftello64@plt+0x9578>
   1a8dc:	add	lr, sp, #5120	; 0x1400
   1a8e0:	mov	r2, #0
   1a8e4:	add	lr, lr, #48	; 0x30
   1a8e8:	add	r3, lr, r0
   1a8ec:	ldr	r0, [r6]
   1a8f0:	sub	r3, r3, #5120	; 0x1400
   1a8f4:	strb	r2, [r3, #-23]	; 0xffffffe9
   1a8f8:	bl	110b0 <free@plt>
   1a8fc:	add	r0, sp, #24
   1a900:	bl	11218 <strlen@plt>
   1a904:	cmp	r0, #0
   1a908:	blt	1a940 <ftello64@plt+0x95fc>
   1a90c:	add	r1, sp, #24
   1a910:	add	ip, sp, #24
   1a914:	add	r3, ip, r0
   1a918:	ldrb	r1, [r1, r0]
   1a91c:	uxtb	r2, r1
   1a920:	cmp	r2, #47	; 0x2f
   1a924:	bne	1a938 <ftello64@plt+0x95f4>
   1a928:	b	1aaf0 <ftello64@plt+0x97ac>
   1a92c:	ldrb	r2, [r3, #-1]!
   1a930:	cmp	r2, #47	; 0x2f
   1a934:	beq	1aaf0 <ftello64@plt+0x97ac>
   1a938:	subs	r0, r0, #1
   1a93c:	bcs	1a92c <ftello64@plt+0x95e8>
   1a940:	add	lr, sp, #5120	; 0x1400
   1a944:	movw	r3, #60392	; 0xebe8
   1a948:	add	lr, lr, #48	; 0x30
   1a94c:	movt	r3, #65535	; 0xffff
   1a950:	mov	r2, #0
   1a954:	strb	r2, [lr, r3]
   1a958:	add	r0, sp, #24
   1a95c:	movw	sl, #23820	; 0x5d0c
   1a960:	bl	11218 <strlen@plt>
   1a964:	movt	sl, #3
   1a968:	mov	r3, r0
   1a96c:	mov	r0, r9
   1a970:	str	r3, [sp]
   1a974:	bl	11218 <strlen@plt>
   1a978:	ldr	r3, [sp]
   1a97c:	add	r0, r3, r0
   1a980:	add	r0, r0, #40	; 0x28
   1a984:	bl	111ac <malloc@plt>
   1a988:	cmp	r0, #0
   1a98c:	str	r0, [r6]
   1a990:	beq	1aef4 <ftello64@plt+0x9bb0>
   1a994:	add	r1, sp, #24
   1a998:	bl	11170 <strcpy@plt>
   1a99c:	ldr	r0, [r6]
   1a9a0:	mov	r1, r9
   1a9a4:	bl	11158 <strcat@plt>
   1a9a8:	mov	r0, r7
   1a9ac:	movw	sl, #23820	; 0x5d0c
   1a9b0:	bl	110b0 <free@plt>
   1a9b4:	ldr	r1, [sp, #16]
   1a9b8:	ldr	r0, [r6]
   1a9bc:	movt	sl, #3
   1a9c0:	bl	1a4b8 <ftello64@plt+0x9174>
   1a9c4:	mov	r7, r0
   1a9c8:	mov	r0, r4
   1a9cc:	bl	110b0 <free@plt>
   1a9d0:	ldr	r1, [r6]
   1a9d4:	mov	r0, r1
   1a9d8:	str	r1, [sp]
   1a9dc:	bl	11218 <strlen@plt>
   1a9e0:	add	r0, r0, #40	; 0x28
   1a9e4:	bl	111ac <malloc@plt>
   1a9e8:	ldr	r1, [sp]
   1a9ec:	subs	r4, r0, #0
   1a9f0:	beq	1aedc <ftello64@plt+0x9b98>
   1a9f4:	mov	r0, r4
   1a9f8:	bl	110f8 <stpcpy@plt>
   1a9fc:	subs	r3, r0, r4
   1aa00:	bmi	1aa2c <ftello64@plt+0x96e8>
   1aa04:	ldrb	r2, [r0]
   1aa08:	cmp	r2, #47	; 0x2f
   1aa0c:	addne	r2, r4, r3
   1aa10:	bne	1aa24 <ftello64@plt+0x96e0>
   1aa14:	b	1aae0 <ftello64@plt+0x979c>
   1aa18:	ldrb	r1, [r2, #-1]!
   1aa1c:	cmp	r1, #47	; 0x2f
   1aa20:	beq	1aae0 <ftello64@plt+0x979c>
   1aa24:	subs	r3, r3, #1
   1aa28:	bcs	1aa18 <ftello64@plt+0x96d4>
   1aa2c:	movw	r1, #192	; 0xc0
   1aa30:	mov	r0, r7
   1aa34:	movt	r1, #2
   1aa38:	bl	112d8 <fopen64@plt>
   1aa3c:	cmp	r0, #0
   1aa40:	beq	1acfc <ftello64@plt+0x99b8>
   1aa44:	bl	11278 <fclose@plt>
   1aa48:	movw	r2, #10436	; 0x28c4
   1aa4c:	ldr	r0, [r5]
   1aa50:	movt	r2, #2
   1aa54:	mov	r1, #1
   1aa58:	mov	r3, r7
   1aa5c:	bl	1126c <__fprintf_chk@plt>
   1aa60:	mov	ip, #1
   1aa64:	str	ip, [sp, #4]
   1aa68:	ldr	r3, [r5]
   1aa6c:	mov	r1, #1
   1aa70:	mov	r2, #53	; 0x35
   1aa74:	movw	r0, #10020	; 0x2724
   1aa78:	movt	r0, #2
   1aa7c:	bl	1114c <fwrite@plt>
   1aa80:	ldr	r3, [r5]
   1aa84:	mov	r1, #1
   1aa88:	mov	r2, #34	; 0x22
   1aa8c:	movw	r0, #10076	; 0x275c
   1aa90:	movt	r0, #2
   1aa94:	bl	1114c <fwrite@plt>
   1aa98:	movw	r0, #10112	; 0x2780
   1aa9c:	mov	r1, #1
   1aaa0:	mov	r2, #40	; 0x28
   1aaa4:	ldr	r3, [r5]
   1aaa8:	movt	r0, #2
   1aaac:	bl	1114c <fwrite@plt>
   1aab0:	b	1a7dc <ftello64@plt+0x9498>
   1aab4:	mov	r3, #0
   1aab8:	add	r0, sp, #5120	; 0x1400
   1aabc:	movw	r2, #60392	; 0xebe8
   1aac0:	add	ip, sp, #24
   1aac4:	movt	r2, #65535	; 0xffff
   1aac8:	add	r0, r0, #48	; 0x30
   1aacc:	mov	r1, #0
   1aad0:	strb	r1, [ip, r3]
   1aad4:	ldrb	r2, [r0, r2]
   1aad8:	uxtb	sl, r2
   1aadc:	b	1a848 <ftello64@plt+0x9504>
   1aae0:	add	r3, r4, r3
   1aae4:	mov	r2, #0
   1aae8:	strb	r2, [r3, #1]
   1aaec:	b	1aa2c <ftello64@plt+0x96e8>
   1aaf0:	add	lr, sp, #5120	; 0x1400
   1aaf4:	mov	r3, #0
   1aaf8:	add	lr, lr, #48	; 0x30
   1aafc:	add	r0, lr, r0
   1ab00:	sub	r0, r0, #5120	; 0x1400
   1ab04:	strb	r3, [r0, #-23]	; 0xffffffe9
   1ab08:	b	1a958 <ftello64@plt+0x9614>
   1ab0c:	movw	r1, #192	; 0xc0
   1ab10:	mov	r0, r7
   1ab14:	movt	r1, #2
   1ab18:	bl	112d8 <fopen64@plt>
   1ab1c:	cmp	r0, #0
   1ab20:	beq	1acfc <ftello64@plt+0x99b8>
   1ab24:	bl	11278 <fclose@plt>
   1ab28:	mov	r3, r7
   1ab2c:	mov	r1, #1
   1ab30:	ldr	r0, [r5]
   1ab34:	movw	r2, #10448	; 0x28d0
   1ab38:	movt	r2, #2
   1ab3c:	bl	1126c <__fprintf_chk@plt>
   1ab40:	mov	r0, r9
   1ab44:	bl	110b0 <free@plt>
   1ab48:	mov	r0, r4
   1ab4c:	bl	110b0 <free@plt>
   1ab50:	ldr	r0, [sp, #20]
   1ab54:	bl	110b0 <free@plt>
   1ab58:	mov	r0, sl
   1ab5c:	ldr	ip, [sp, #12]
   1ab60:	add	r1, sp, #8192	; 0x2000
   1ab64:	ldr	r2, [r1, #-3028]	; 0xfffff42c
   1ab68:	ldr	r3, [ip]
   1ab6c:	cmp	r2, r3
   1ab70:	bne	1af7c <ftello64@plt+0x9c38>
   1ab74:	add	sp, sp, #5120	; 0x1400
   1ab78:	add	sp, sp, #52	; 0x34
   1ab7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ab80:	cmp	r2, #83	; 0x53
   1ab84:	bne	1a868 <ftello64@plt+0x9524>
   1ab88:	movw	r2, #23800	; 0x5cf8
   1ab8c:	movt	r2, #3
   1ab90:	movw	r3, #24056	; 0x5df8
   1ab94:	movt	r3, #3
   1ab98:	ldr	r2, [r2]
   1ab9c:	mov	r0, #3
   1aba0:	add	r2, r2, #1
   1aba4:	str	r2, [r3]
   1aba8:	b	1ab5c <ftello64@plt+0x9818>
   1abac:	cmp	r2, #69	; 0x45
   1abb0:	beq	1af5c <ftello64@plt+0x9c18>
   1abb4:	cmp	r2, #90	; 0x5a
   1abb8:	bne	1a878 <ftello64@plt+0x9534>
   1abbc:	ldr	ip, [sp, #16]
   1abc0:	movw	r3, #23804	; 0x5cfc
   1abc4:	movt	r3, #3
   1abc8:	mov	r0, r7
   1abcc:	add	r2, ip, #1
   1abd0:	movw	sl, #60392	; 0xebe8
   1abd4:	str	r2, [r3]
   1abd8:	bl	110b0 <free@plt>
   1abdc:	ldr	r1, [sp, #16]
   1abe0:	movt	sl, #65535	; 0xffff
   1abe4:	ldr	r0, [r6]
   1abe8:	bl	1a4b8 <ftello64@plt+0x9174>
   1abec:	add	lr, sp, #5120	; 0x1400
   1abf0:	add	lr, lr, #48	; 0x30
   1abf4:	movw	r2, #5034	; 0x13aa
   1abf8:	movw	r3, #5134	; 0x140e
   1abfc:	mov	ip, #0
   1ac00:	strb	ip, [lr, sl]
   1ac04:	mov	r1, r0
   1ac08:	mov	r7, r0
   1ac0c:	add	r0, sp, #24
   1ac10:	bl	11068 <__strncat_chk@plt>
   1ac14:	add	r0, sp, #5120	; 0x1400
   1ac18:	add	r0, r0, #48	; 0x30
   1ac1c:	ldrb	sl, [r0, sl]
   1ac20:	uxtb	sl, sl
   1ac24:	b	1a878 <ftello64@plt+0x9534>
   1ac28:	ldr	r0, [r6]
   1ac2c:	movw	sl, #23820	; 0x5d0c
   1ac30:	bl	110b0 <free@plt>
   1ac34:	movw	ip, #9748	; 0x2614
   1ac38:	movt	ip, #2
   1ac3c:	add	lr, sp, #24
   1ac40:	movt	sl, #3
   1ac44:	ldm	ip!, {r0, r1, r2, r3}
   1ac48:	ldr	ip, [ip]
   1ac4c:	stmia	lr!, {r0, r1, r2, r3}
   1ac50:	mov	r0, r9
   1ac54:	str	ip, [lr]
   1ac58:	bl	11218 <strlen@plt>
   1ac5c:	add	r0, r0, #40	; 0x28
   1ac60:	bl	111ac <malloc@plt>
   1ac64:	cmp	r0, #0
   1ac68:	str	r0, [r6]
   1ac6c:	beq	1af64 <ftello64@plt+0x9c20>
   1ac70:	mov	r1, r9
   1ac74:	bl	11170 <strcpy@plt>
   1ac78:	b	1a9a8 <ftello64@plt+0x9664>
   1ac7c:	ldrb	r2, [sp, #25]
   1ac80:	movw	r3, #60392	; 0xebe8
   1ac84:	movt	r3, #65535	; 0xffff
   1ac88:	cmp	r2, #0
   1ac8c:	addeq	r1, sp, #5120	; 0x1400
   1ac90:	addeq	r1, r1, #48	; 0x30
   1ac94:	strbeq	r2, [r1, r3]
   1ac98:	b	1a888 <ftello64@plt+0x9544>
   1ac9c:	bl	1114c <fwrite@plt>
   1aca0:	mov	r1, #1
   1aca4:	mov	r2, #29
   1aca8:	ldr	r3, [r5]
   1acac:	movw	r0, #10156	; 0x27ac
   1acb0:	movt	r0, #2
   1acb4:	bl	1114c <fwrite@plt>
   1acb8:	mov	r1, #1
   1acbc:	mov	r2, #34	; 0x22
   1acc0:	ldr	r3, [r5]
   1acc4:	movw	r0, #10076	; 0x275c
   1acc8:	movt	r0, #2
   1accc:	bl	1114c <fwrite@plt>
   1acd0:	mov	r1, #1
   1acd4:	mov	r2, #47	; 0x2f
   1acd8:	movw	r0, #10236	; 0x27fc
   1acdc:	ldr	r3, [r5]
   1ace0:	movt	r0, #2
   1ace4:	bl	1114c <fwrite@plt>
   1ace8:	movw	r0, #10284	; 0x282c
   1acec:	mov	r1, #1
   1acf0:	movt	r0, #2
   1acf4:	mov	r2, #50	; 0x32
   1acf8:	b	1a7bc <ftello64@plt+0x9478>
   1acfc:	mov	r1, #1
   1ad00:	mov	r2, #24
   1ad04:	ldr	r3, [r5]
   1ad08:	movw	r0, #10408	; 0x28a8
   1ad0c:	movt	r0, #2
   1ad10:	bl	1114c <fwrite@plt>
   1ad14:	movw	r2, #9940	; 0x26d4
   1ad18:	ldr	r0, [r5]
   1ad1c:	movt	r2, #2
   1ad20:	mov	r1, #1
   1ad24:	mov	r3, r7
   1ad28:	bl	1126c <__fprintf_chk@plt>
   1ad2c:	ldr	ip, [sp, #4]
   1ad30:	b	1a778 <ftello64@plt+0x9434>
   1ad34:	mov	r1, #1
   1ad38:	ldr	r3, [r5]
   1ad3c:	movw	r0, #10336	; 0x2860
   1ad40:	movt	r0, #2
   1ad44:	bl	1114c <fwrite@plt>
   1ad48:	ldr	r3, [r5]
   1ad4c:	mov	r1, #1
   1ad50:	mov	r2, #3
   1ad54:	movw	r0, #10404	; 0x28a4
   1ad58:	movt	r0, #2
   1ad5c:	bl	1114c <fwrite@plt>
   1ad60:	ldr	r0, [r5]
   1ad64:	bl	11098 <fflush@plt>
   1ad68:	ldr	ip, [sp, #8]
   1ad6c:	add	r0, sp, #24
   1ad70:	movw	r1, #5034	; 0x13aa
   1ad74:	ldr	r2, [ip]
   1ad78:	bl	110bc <fgets@plt>
   1ad7c:	add	lr, sp, #5120	; 0x1400
   1ad80:	movw	r3, #60392	; 0xebe8
   1ad84:	add	lr, lr, #48	; 0x30
   1ad88:	movt	r3, #65535	; 0xffff
   1ad8c:	ldrb	r3, [lr, r3]
   1ad90:	uxtb	sl, r3
   1ad94:	cmp	sl, #0
   1ad98:	beq	1aea8 <ftello64@plt+0x9b64>
   1ad9c:	cmp	sl, #10
   1ada0:	movne	r3, #0
   1ada4:	bne	1adb4 <ftello64@plt+0x9a70>
   1ada8:	b	1ae78 <ftello64@plt+0x9b34>
   1adac:	cmp	r2, #10
   1adb0:	beq	1ae7c <ftello64@plt+0x9b38>
   1adb4:	add	r3, r3, #1
   1adb8:	add	ip, sp, #24
   1adbc:	ldrb	ip, [ip, r3]
   1adc0:	uxtb	r2, ip
   1adc4:	cmp	r2, #0
   1adc8:	bne	1adac <ftello64@plt+0x9a68>
   1adcc:	mov	ip, #0
   1add0:	str	ip, [sp, #4]
   1add4:	b	1a880 <ftello64@plt+0x953c>
   1add8:	ldr	ip, [sp, #20]
   1addc:	cmp	sl, #0
   1ade0:	mov	r3, #0
   1ade4:	strb	r3, [ip]
   1ade8:	bge	1a714 <ftello64@plt+0x93d0>
   1adec:	movw	ip, #9748	; 0x2614
   1adf0:	movt	ip, #2
   1adf4:	mov	lr, r4
   1adf8:	ldm	ip!, {r0, r1, r2, r3}
   1adfc:	ldr	ip, [ip]
   1ae00:	stmia	lr!, {r0, r1, r2, r3}
   1ae04:	str	ip, [lr]
   1ae08:	b	1a714 <ftello64@plt+0x93d0>
   1ae0c:	mov	r1, sl
   1ae10:	ldr	r3, [r5]
   1ae14:	mov	r2, #53	; 0x35
   1ae18:	movt	r0, #2
   1ae1c:	bl	1114c <fwrite@plt>
   1ae20:	mov	r1, sl
   1ae24:	ldr	r3, [r5]
   1ae28:	mov	r2, #29
   1ae2c:	movw	r0, #10156	; 0x27ac
   1ae30:	movt	r0, #2
   1ae34:	bl	1114c <fwrite@plt>
   1ae38:	mov	r1, sl
   1ae3c:	ldr	r3, [r5]
   1ae40:	mov	r2, #34	; 0x22
   1ae44:	movw	r0, #10076	; 0x275c
   1ae48:	movt	r0, #2
   1ae4c:	bl	1114c <fwrite@plt>
   1ae50:	mov	r1, sl
   1ae54:	movw	r0, #10188	; 0x27cc
   1ae58:	mov	r2, #44	; 0x2c
   1ae5c:	ldr	r3, [r5]
   1ae60:	movt	r0, #2
   1ae64:	bl	1114c <fwrite@plt>
   1ae68:	b	1a7dc <ftello64@plt+0x9498>
   1ae6c:	mov	r3, #0
   1ae70:	strb	r3, [r4]
   1ae74:	b	1a688 <ftello64@plt+0x9344>
   1ae78:	mov	r3, #0
   1ae7c:	add	r0, sp, #24
   1ae80:	mov	r1, #0
   1ae84:	movw	r2, #60392	; 0xebe8
   1ae88:	movt	r2, #65535	; 0xffff
   1ae8c:	strb	r1, [r0, r3]
   1ae90:	add	r1, sp, #5120	; 0x1400
   1ae94:	add	r1, r1, #48	; 0x30
   1ae98:	ldrb	r2, [r1, r2]
   1ae9c:	uxtb	sl, r2
   1aea0:	cmp	sl, #0
   1aea4:	bne	1adcc <ftello64@plt+0x9a88>
   1aea8:	add	r0, sp, #24
   1aeac:	mov	r1, r7
   1aeb0:	movw	r2, #5134	; 0x140e
   1aeb4:	mov	ip, #0
   1aeb8:	str	ip, [sp, #4]
   1aebc:	bl	1117c <__strcpy_chk@plt>
   1aec0:	add	lr, sp, #5120	; 0x1400
   1aec4:	movw	r3, #60392	; 0xebe8
   1aec8:	add	lr, lr, #48	; 0x30
   1aecc:	movt	r3, #65535	; 0xffff
   1aed0:	ldrb	r3, [lr, r3]
   1aed4:	uxtb	sl, r3
   1aed8:	b	1a878 <ftello64@plt+0x9534>
   1aedc:	movw	r1, #9736	; 0x2608
   1aee0:	mov	r0, #4
   1aee4:	movt	r1, #2
   1aee8:	bl	123cc <ftello64@plt+0x1088>
   1aeec:	ldr	r1, [sl]
   1aef0:	b	1a9f4 <ftello64@plt+0x96b0>
   1aef4:	mov	r0, #4
   1aef8:	movw	r1, #9736	; 0x2608
   1aefc:	movt	r1, #2
   1af00:	bl	123cc <ftello64@plt+0x1088>
   1af04:	ldr	r0, [sl]
   1af08:	b	1a994 <ftello64@plt+0x9650>
   1af0c:	mov	r0, #9
   1af10:	b	1ab5c <ftello64@plt+0x9818>
   1af14:	movw	r1, #9736	; 0x2608
   1af18:	mov	r0, #4
   1af1c:	movt	r1, #2
   1af20:	bl	123cc <ftello64@plt+0x1088>
   1af24:	ldr	r5, [r6]
   1af28:	b	1a6a0 <ftello64@plt+0x935c>
   1af2c:	movw	r1, #9736	; 0x2608
   1af30:	mov	r0, #4
   1af34:	movt	r1, #2
   1af38:	bl	123cc <ftello64@plt+0x1088>
   1af3c:	ldr	r5, [r6]
   1af40:	b	1a640 <ftello64@plt+0x92fc>
   1af44:	movw	r1, #9736	; 0x2608
   1af48:	mov	r0, #4
   1af4c:	movt	r1, #2
   1af50:	bl	123cc <ftello64@plt+0x1088>
   1af54:	ldr	r5, [r6]
   1af58:	b	1a6f0 <ftello64@plt+0x93ac>
   1af5c:	mov	r0, r3
   1af60:	b	1ab5c <ftello64@plt+0x9818>
   1af64:	mov	r0, #4
   1af68:	movw	r1, #9736	; 0x2608
   1af6c:	movt	r1, #2
   1af70:	bl	123cc <ftello64@plt+0x1088>
   1af74:	ldr	r0, [sl]
   1af78:	b	1ac70 <ftello64@plt+0x992c>
   1af7c:	bl	11104 <__stack_chk_fail@plt>
   1af80:	push	{r4, r5, r6, r7, lr}
   1af84:	movw	r4, #17336	; 0x43b8
   1af88:	movt	r4, #3
   1af8c:	add	r5, r1, #1
   1af90:	movw	r3, #34463	; 0x869f
   1af94:	movt	r3, #1
   1af98:	ldr	r2, [r4]
   1af9c:	sub	sp, sp, #28
   1afa0:	cmp	r5, r3
   1afa4:	mov	r7, r0
   1afa8:	str	r2, [sp, #20]
   1afac:	bhi	1b030 <ftello64@plt+0x9cec>
   1afb0:	mov	r1, #1
   1afb4:	mov	r2, #6
   1afb8:	str	r5, [sp]
   1afbc:	movw	r3, #9992	; 0x2708
   1afc0:	add	r0, sp, #12
   1afc4:	movt	r3, #2
   1afc8:	bl	11248 <__sprintf_chk@plt>
   1afcc:	mov	r0, r7
   1afd0:	bl	11218 <strlen@plt>
   1afd4:	sub	r6, r0, #3
   1afd8:	add	r0, sp, #12
   1afdc:	bl	11218 <strlen@plt>
   1afe0:	add	r0, r6, r0
   1afe4:	add	r0, r0, #1
   1afe8:	bl	111ac <malloc@plt>
   1afec:	subs	r5, r0, #0
   1aff0:	beq	1b044 <ftello64@plt+0x9d00>
   1aff4:	mov	r1, r7
   1aff8:	mov	r0, r5
   1affc:	bl	11170 <strcpy@plt>
   1b000:	mov	r3, #0
   1b004:	add	r1, sp, #12
   1b008:	strb	r3, [r5, r6]
   1b00c:	mov	r0, r5
   1b010:	bl	11158 <strcat@plt>
   1b014:	ldr	r2, [sp, #20]
   1b018:	ldr	r3, [r4]
   1b01c:	mov	r0, r5
   1b020:	cmp	r2, r3
   1b024:	bne	1b058 <ftello64@plt+0x9d14>
   1b028:	add	sp, sp, #28
   1b02c:	pop	{r4, r5, r6, r7, pc}
   1b030:	movw	r1, #9960	; 0x26e8
   1b034:	mov	r0, #6
   1b038:	movt	r1, #2
   1b03c:	bl	123cc <ftello64@plt+0x1088>
   1b040:	b	1afb0 <ftello64@plt+0x9c6c>
   1b044:	movw	r1, #9736	; 0x2608
   1b048:	mov	r0, #4
   1b04c:	movt	r1, #2
   1b050:	bl	123cc <ftello64@plt+0x1088>
   1b054:	b	1aff4 <ftello64@plt+0x9cb0>
   1b058:	bl	11104 <__stack_chk_fail@plt>
   1b05c:	push	{r4, r5, r6, r7, r8, r9, lr}
   1b060:	movw	r5, #17336	; 0x43b8
   1b064:	movt	r5, #3
   1b068:	add	r4, r0, #1
   1b06c:	movw	r3, #34463	; 0x869f
   1b070:	movt	r3, #1
   1b074:	ldr	r0, [r5]
   1b078:	sub	sp, sp, #28
   1b07c:	cmp	r4, r3
   1b080:	movw	r3, #23812	; 0x5d04
   1b084:	movt	r3, #3
   1b088:	mov	r9, r1
   1b08c:	mov	r8, r2
   1b090:	str	r0, [sp, #20]
   1b094:	ldr	r7, [r3]
   1b098:	bhi	1b15c <ftello64@plt+0x9e18>
   1b09c:	mov	r1, #1
   1b0a0:	mov	r2, #6
   1b0a4:	str	r4, [sp]
   1b0a8:	movw	r3, #9992	; 0x2708
   1b0ac:	add	r0, sp, #12
   1b0b0:	movt	r3, #2
   1b0b4:	bl	11248 <__sprintf_chk@plt>
   1b0b8:	mov	r0, r7
   1b0bc:	bl	11218 <strlen@plt>
   1b0c0:	sub	r6, r0, #3
   1b0c4:	add	r0, sp, #12
   1b0c8:	bl	11218 <strlen@plt>
   1b0cc:	add	r0, r6, r0
   1b0d0:	add	r0, r0, #1
   1b0d4:	bl	111ac <malloc@plt>
   1b0d8:	subs	r4, r0, #0
   1b0dc:	beq	1b170 <ftello64@plt+0x9e2c>
   1b0e0:	mov	r1, r7
   1b0e4:	mov	r0, r4
   1b0e8:	bl	11170 <strcpy@plt>
   1b0ec:	mov	r3, #0
   1b0f0:	add	r1, sp, #12
   1b0f4:	strb	r3, [r4, r6]
   1b0f8:	mov	r0, r4
   1b0fc:	bl	11158 <strcat@plt>
   1b100:	movw	r3, #23668	; 0x5c74
   1b104:	movt	r3, #3
   1b108:	ldr	r3, [r3]
   1b10c:	cmp	r3, #0
   1b110:	beq	1b124 <ftello64@plt+0x9de0>
   1b114:	movw	r0, #10464	; 0x28e0
   1b118:	mov	r1, r4
   1b11c:	movt	r0, #2
   1b120:	bl	12340 <ftello64@plt+0xffc>
   1b124:	mov	r0, r9
   1b128:	bl	11278 <fclose@plt>
   1b12c:	mov	r1, r4
   1b130:	mov	r0, r8
   1b134:	bl	124b8 <ftello64@plt+0x1174>
   1b138:	mov	r0, r4
   1b13c:	bl	122c0 <ftello64@plt+0xf7c>
   1b140:	ldr	r2, [sp, #20]
   1b144:	ldr	r3, [r5]
   1b148:	mov	r0, #0
   1b14c:	cmp	r2, r3
   1b150:	bne	1b184 <ftello64@plt+0x9e40>
   1b154:	add	sp, sp, #28
   1b158:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1b15c:	movw	r1, #9960	; 0x26e8
   1b160:	mov	r0, #6
   1b164:	movt	r1, #2
   1b168:	bl	123cc <ftello64@plt+0x1088>
   1b16c:	b	1b09c <ftello64@plt+0x9d58>
   1b170:	movw	r1, #9736	; 0x2608
   1b174:	mov	r0, #4
   1b178:	movt	r1, #2
   1b17c:	bl	123cc <ftello64@plt+0x1088>
   1b180:	b	1b0e0 <ftello64@plt+0x9d9c>
   1b184:	bl	11104 <__stack_chk_fail@plt>
   1b188:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b18c:	cmp	r3, #1
   1b190:	sub	sp, sp, #52	; 0x34
   1b194:	mov	r4, r3
   1b198:	mul	fp, r2, r1
   1b19c:	str	r1, [sp, #12]
   1b1a0:	str	r2, [sp, #16]
   1b1a4:	str	r0, [sp, #24]
   1b1a8:	beq	1b674 <ftello64@plt+0xa330>
   1b1ac:	movw	r3, #23696	; 0x5c90
   1b1b0:	movt	r3, #3
   1b1b4:	ldrd	r8, [r3]
   1b1b8:	orrs	r0, r8, r9
   1b1bc:	beq	1b374 <ftello64@plt+0xa030>
   1b1c0:	movw	r3, #23712	; 0x5ca0
   1b1c4:	movt	r3, #3
   1b1c8:	ldrd	r2, [r3]
   1b1cc:	subs	r8, r8, r2
   1b1d0:	sbc	r9, r9, r3
   1b1d4:	mov	r2, fp
   1b1d8:	mov	r3, #0
   1b1dc:	cmp	r9, r3
   1b1e0:	cmpeq	r8, r2
   1b1e4:	bcs	1b374 <ftello64@plt+0xa030>
   1b1e8:	bic	r3, r4, #2
   1b1ec:	cmp	r3, #1
   1b1f0:	bne	1b664 <ftello64@plt+0xa320>
   1b1f4:	cmp	r4, #2
   1b1f8:	mov	r8, #0
   1b1fc:	bne	1b380 <ftello64@plt+0xa03c>
   1b200:	movw	r3, #17028	; 0x4284
   1b204:	movt	r3, #3
   1b208:	ldr	r2, [r3]
   1b20c:	cmn	r2, #1
   1b210:	beq	1b810 <ftello64@plt+0xa4cc>
   1b214:	movw	r2, #23760	; 0x5cd0
   1b218:	movt	r2, #3
   1b21c:	movw	r3, #23752	; 0x5cc8
   1b220:	movt	r3, #3
   1b224:	ldrd	r0, [r2]
   1b228:	ldrd	r6, [r3]
   1b22c:	adds	r0, r0, #1
   1b230:	adc	r1, r1, #0
   1b234:	strd	r0, [r2]
   1b238:	adds	r0, r6, #1
   1b23c:	adc	r1, r7, #0
   1b240:	cmp	r8, #0
   1b244:	strd	r0, [r3]
   1b248:	streq	fp, [sp, #8]
   1b24c:	beq	1b38c <ftello64@plt+0xa048>
   1b250:	movw	r6, #23828	; 0x5d14
   1b254:	movt	r6, #3
   1b258:	mov	r2, r8
   1b25c:	ldr	r1, [sp, #12]
   1b260:	ldr	r3, [r6]
   1b264:	ldr	r0, [sp, #24]
   1b268:	bl	1114c <fwrite@plt>
   1b26c:	movw	ip, #23712	; 0x5ca0
   1b270:	movt	ip, #3
   1b274:	mov	r1, #0
   1b278:	mov	r8, r0
   1b27c:	rsb	r2, r8, fp
   1b280:	str	r2, [sp, #8]
   1b284:	ldrd	r2, [ip]
   1b288:	adds	r2, r2, r0
   1b28c:	adc	r3, r3, r1
   1b290:	cmp	r4, #0
   1b294:	strd	r2, [ip]
   1b298:	bne	1b38c <ftello64@plt+0xa048>
   1b29c:	movw	ip, #23672	; 0x5c78
   1b2a0:	movt	ip, #3
   1b2a4:	ldrd	r2, [ip]
   1b2a8:	adds	r2, r2, r0
   1b2ac:	adc	r3, r3, r1
   1b2b0:	strd	r2, [ip]
   1b2b4:	ldr	ip, [sp, #8]
   1b2b8:	cmp	ip, #0
   1b2bc:	bne	1b398 <ftello64@plt+0xa054>
   1b2c0:	movw	r3, #24004	; 0x5dc4
   1b2c4:	movt	r3, #3
   1b2c8:	ldr	r3, [r3]
   1b2cc:	cmp	r3, #0
   1b2d0:	beq	1b368 <ftello64@plt+0xa024>
   1b2d4:	movw	r4, #24024	; 0x5dd8
   1b2d8:	movt	r4, #3
   1b2dc:	ldrd	r2, [r4]
   1b2e0:	cmp	r2, #1
   1b2e4:	sbcs	r0, r3, #0
   1b2e8:	blt	1b34c <ftello64@plt+0xa008>
   1b2ec:	movw	r9, #24016	; 0x5dd0
   1b2f0:	movt	r9, #3
   1b2f4:	mvn	r0, #0
   1b2f8:	mvn	r1, #0
   1b2fc:	ldrd	r6, [r9]
   1b300:	cmp	r7, r1
   1b304:	cmpeq	r6, r0
   1b308:	beq	1b960 <ftello64@plt+0xa61c>
   1b30c:	cmp	fp, #1000	; 0x3e8
   1b310:	bls	1b34c <ftello64@plt+0xa008>
   1b314:	ldr	ip, [sp, #12]
   1b318:	adds	r6, r6, #1
   1b31c:	adc	r7, r7, #0
   1b320:	umull	r0, r1, r6, ip
   1b324:	mla	r1, ip, r7, r1
   1b328:	ldr	ip, [sp, #16]
   1b32c:	umull	r4, r5, r0, ip
   1b330:	mla	r5, ip, r1, r5
   1b334:	cmp	r4, r2
   1b338:	sbcs	r0, r5, r3
   1b33c:	strdlt	r6, [r9]
   1b340:	movge	r0, #0
   1b344:	movge	r1, #0
   1b348:	strdge	r0, [r9]
   1b34c:	orrs	r1, r2, r3
   1b350:	beq	1b368 <ftello64@plt+0xa024>
   1b354:	movw	ip, #24016	; 0x5dd0
   1b358:	movt	ip, #3
   1b35c:	ldrd	r2, [ip]
   1b360:	orrs	r0, r2, r3
   1b364:	beq	1b738 <ftello64@plt+0xa3f4>
   1b368:	mov	r0, r8
   1b36c:	add	sp, sp, #52	; 0x34
   1b370:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b374:	cmp	r4, #2
   1b378:	mov	r8, fp
   1b37c:	beq	1b200 <ftello64@plt+0x9ebc>
   1b380:	cmp	r8, #0
   1b384:	streq	fp, [sp, #8]
   1b388:	bne	1b250 <ftello64@plt+0x9f0c>
   1b38c:	ldr	ip, [sp, #8]
   1b390:	cmp	ip, #0
   1b394:	beq	1b2c0 <ftello64@plt+0x9f7c>
   1b398:	movw	sl, #23704	; 0x5c98
   1b39c:	movt	sl, #3
   1b3a0:	ldr	ip, [sl]
   1b3a4:	cmp	ip, #0
   1b3a8:	beq	1b77c <ftello64@plt+0xa438>
   1b3ac:	movw	lr, #23680	; 0x5c80
   1b3b0:	movw	r9, #23712	; 0x5ca0
   1b3b4:	movt	lr, #3
   1b3b8:	movt	r9, #3
   1b3bc:	movw	r6, #23828	; 0x5d14
   1b3c0:	movt	r6, #3
   1b3c4:	ldrd	r2, [lr]
   1b3c8:	ldrd	r0, [r9]
   1b3cc:	adds	r2, r2, r0
   1b3d0:	adc	r3, r3, r1
   1b3d4:	cmp	ip, #1
   1b3d8:	strd	r2, [lr]
   1b3dc:	beq	1b99c <ftello64@plt+0xa658>
   1b3e0:	cmp	ip, #2
   1b3e4:	beq	1b9b4 <ftello64@plt+0xa670>
   1b3e8:	cmp	ip, #1
   1b3ec:	beq	1b6d4 <ftello64@plt+0xa390>
   1b3f0:	movw	ip, #23776	; 0x5ce0
   1b3f4:	movt	ip, #3
   1b3f8:	str	ip, [sp, #20]
   1b3fc:	ldr	r0, [ip]
   1b400:	movw	r7, #23832	; 0x5d18
   1b404:	movt	r7, #3
   1b408:	ldr	r1, [r6]
   1b40c:	mov	r5, #0
   1b410:	ldr	r2, [r7]
   1b414:	bl	1b05c <ftello64@plt+0x9d18>
   1b418:	ldr	r0, [r7]
   1b41c:	str	r5, [r6]
   1b420:	bl	110b0 <free@plt>
   1b424:	ldr	r0, [sp, #20]
   1b428:	movw	r1, #23760	; 0x5cd0
   1b42c:	ldr	ip, [sl]
   1b430:	movt	r1, #3
   1b434:	mov	r2, #0
   1b438:	str	r5, [r7]
   1b43c:	ldr	r3, [r0]
   1b440:	cmp	ip, #2
   1b444:	movw	r5, #23704	; 0x5c98
   1b448:	movt	r5, #3
   1b44c:	add	r3, r3, #1
   1b450:	str	r3, [r0]
   1b454:	mov	r3, #0
   1b458:	strd	r2, [r1]
   1b45c:	strd	r2, [r9]
   1b460:	beq	1b7d0 <ftello64@plt+0xa48c>
   1b464:	movw	r5, #23876	; 0x5d44
   1b468:	movt	r5, #3
   1b46c:	str	fp, [sp, #44]	; 0x2c
   1b470:	sub	r4, r4, #1
   1b474:	mov	fp, r5
   1b478:	movw	r1, #29788	; 0x745c
   1b47c:	movw	r2, #23832	; 0x5d18
   1b480:	movt	r1, #3
   1b484:	movt	r2, #3
   1b488:	movw	r3, #768	; 0x300
   1b48c:	str	r4, [sp, #32]
   1b490:	movt	r3, #2
   1b494:	str	r1, [sp, #40]	; 0x28
   1b498:	str	r2, [sp, #36]	; 0x24
   1b49c:	str	r3, [sp, #28]
   1b4a0:	cmp	ip, #2
   1b4a4:	beq	1b8c8 <ftello64@plt+0xa584>
   1b4a8:	ldr	r4, [fp]
   1b4ac:	cmp	r4, #0
   1b4b0:	beq	1b83c <ftello64@plt+0xa4f8>
   1b4b4:	mov	r0, r4
   1b4b8:	bl	11218 <strlen@plt>
   1b4bc:	add	r0, r0, #12
   1b4c0:	bl	111ac <malloc@plt>
   1b4c4:	cmp	r0, #0
   1b4c8:	str	r0, [r7]
   1b4cc:	movne	r1, r4
   1b4d0:	beq	1b9f8 <ftello64@plt+0xa6b4>
   1b4d4:	bl	11170 <strcpy@plt>
   1b4d8:	ldr	r4, [r7]
   1b4dc:	ldrb	r3, [r4]
   1b4e0:	mov	r0, r4
   1b4e4:	cmp	r3, #0
   1b4e8:	beq	1b7c4 <ftello64@plt+0xa480>
   1b4ec:	bl	11218 <strlen@plt>
   1b4f0:	mov	r2, r0
   1b4f4:	add	r0, r4, r0
   1b4f8:	ldrb	r3, [r0, #-1]
   1b4fc:	cmp	r3, #47	; 0x2f
   1b500:	beq	1b520 <ftello64@plt+0xa1dc>
   1b504:	ldr	ip, [sp, #28]
   1b508:	ldrh	r3, [ip]
   1b50c:	strh	r3, [r0]
   1b510:	ldr	r4, [r7]
   1b514:	mov	r0, r4
   1b518:	bl	11218 <strlen@plt>
   1b51c:	mov	r2, r0
   1b520:	movw	r3, #772	; 0x304
   1b524:	movt	r3, #2
   1b528:	add	ip, r4, r2
   1b52c:	ldm	r3!, {r0, r1}
   1b530:	ldrb	r3, [r3]
   1b534:	str	r0, [r4, r2]
   1b538:	str	r1, [ip, #4]
   1b53c:	strb	r3, [ip, #8]
   1b540:	ldr	r0, [r7]
   1b544:	bl	11194 <mkstemp64@plt>
   1b548:	cmn	r0, #1
   1b54c:	mov	r4, r0
   1b550:	beq	1b8f0 <ftello64@plt+0xa5ac>
   1b554:	mov	r0, r4
   1b558:	movw	r1, #784	; 0x310
   1b55c:	movt	r1, #2
   1b560:	movw	r4, #23828	; 0x5d14
   1b564:	bl	11050 <fdopen@plt>
   1b568:	movt	r4, #3
   1b56c:	cmp	r0, #0
   1b570:	str	r0, [r6]
   1b574:	movne	r3, r0
   1b578:	beq	1b9e4 <ftello64@plt+0xa6a0>
   1b57c:	ldr	ip, [sp, #24]
   1b580:	mov	r1, #1
   1b584:	ldr	r2, [sp, #8]
   1b588:	mov	r5, #0
   1b58c:	add	r0, ip, r8
   1b590:	bl	1114c <fwrite@plt>
   1b594:	ldrd	r2, [r9]
   1b598:	ldr	ip, [sp, #32]
   1b59c:	adds	r2, r2, r0
   1b5a0:	add	r8, r8, r0
   1b5a4:	adc	r3, r3, r5
   1b5a8:	cmp	ip, #2
   1b5ac:	strd	r2, [r9]
   1b5b0:	bls	1b5cc <ftello64@plt+0xa288>
   1b5b4:	movw	r1, #23672	; 0x5c78
   1b5b8:	movt	r1, #3
   1b5bc:	ldrd	r2, [r1]
   1b5c0:	adds	r2, r2, r0
   1b5c4:	adc	r3, r3, r5
   1b5c8:	strd	r2, [r1]
   1b5cc:	ldr	ip, [sp, #8]
   1b5d0:	cmp	ip, r0
   1b5d4:	bls	1ba20 <ftello64@plt+0xa6dc>
   1b5d8:	ldr	r3, [sl]
   1b5dc:	movw	r4, #23704	; 0x5c98
   1b5e0:	movt	r4, #3
   1b5e4:	cmp	r3, #2
   1b5e8:	beq	1b7a8 <ftello64@plt+0xa464>
   1b5ec:	movw	r1, #10560	; 0x2940
   1b5f0:	mov	r0, #14
   1b5f4:	movt	r1, #2
   1b5f8:	ldr	fp, [sp, #44]	; 0x2c
   1b5fc:	bl	123cc <ftello64@plt+0x1088>
   1b600:	ldr	ip, [sp, #32]
   1b604:	cmp	ip, #2
   1b608:	bhi	1b2c0 <ftello64@plt+0x9f7c>
   1b60c:	ldr	r3, [sl]
   1b610:	movw	r9, #23728	; 0x5cb0
   1b614:	movt	r9, #3
   1b618:	cmp	r3, #1
   1b61c:	beq	1b904 <ftello64@plt+0xa5c0>
   1b620:	ldr	ip, [sp, #20]
   1b624:	movw	r5, #23780	; 0x5ce4
   1b628:	movw	r3, #23732	; 0x5cb4
   1b62c:	movt	r5, #3
   1b630:	movt	r3, #3
   1b634:	ldr	r0, [ip]
   1b638:	ldr	r4, [r7]
   1b63c:	movw	r2, #23720	; 0x5ca8
   1b640:	ldr	ip, [r6]
   1b644:	movt	r2, #3
   1b648:	str	r0, [r5]
   1b64c:	mov	r1, #0
   1b650:	mov	r0, #0
   1b654:	str	r4, [r3]
   1b658:	str	ip, [r9]
   1b65c:	strd	r0, [r2]
   1b660:	b	1b2c0 <ftello64@plt+0x9f7c>
   1b664:	cmp	r4, #2
   1b668:	bne	1b380 <ftello64@plt+0xa03c>
   1b66c:	mov	r8, #0
   1b670:	b	1b200 <ftello64@plt+0x9ebc>
   1b674:	movw	r6, #23828	; 0x5d14
   1b678:	movw	r2, #23776	; 0x5ce0
   1b67c:	movt	r6, #3
   1b680:	movt	r2, #3
   1b684:	movw	r3, #23712	; 0x5ca0
   1b688:	movt	r3, #3
   1b68c:	ldr	r0, [r6]
   1b690:	movw	r9, #23728	; 0x5cb0
   1b694:	ldr	r1, [r2]
   1b698:	movt	r9, #3
   1b69c:	ldrd	r2, [r3]
   1b6a0:	movw	r5, #23780	; 0x5ce4
   1b6a4:	movw	r6, #23720	; 0x5ca8
   1b6a8:	movt	r5, #3
   1b6ac:	movt	r6, #3
   1b6b0:	movw	ip, #23672	; 0x5c78
   1b6b4:	movt	ip, #3
   1b6b8:	str	r0, [r9]
   1b6bc:	str	r1, [r5]
   1b6c0:	mov	r0, #0
   1b6c4:	mov	r1, #0
   1b6c8:	strd	r2, [r6]
   1b6cc:	strd	r0, [ip]
   1b6d0:	b	1b1ac <ftello64@plt+0x9e68>
   1b6d4:	movw	r5, #23780	; 0x5ce4
   1b6d8:	movw	r0, #23776	; 0x5ce0
   1b6dc:	movt	r5, #3
   1b6e0:	movt	r0, #3
   1b6e4:	str	r0, [sp, #20]
   1b6e8:	ldr	r1, [r5]
   1b6ec:	ldr	r0, [r0]
   1b6f0:	cmp	r1, r0
   1b6f4:	bne	1b400 <ftello64@plt+0xa0bc>
   1b6f8:	movw	r7, #23832	; 0x5d18
   1b6fc:	movt	r7, #3
   1b700:	ldr	r0, [sp, #20]
   1b704:	movw	r3, #23732	; 0x5cb4
   1b708:	ldr	lr, [r7]
   1b70c:	movw	r2, #23760	; 0x5cd0
   1b710:	movt	r3, #3
   1b714:	movt	r2, #3
   1b718:	add	r1, r1, #1
   1b71c:	str	r1, [r0]
   1b720:	str	lr, [r3]
   1b724:	mov	r0, #0
   1b728:	mov	r1, #0
   1b72c:	strd	r0, [r2]
   1b730:	strd	r0, [r9]
   1b734:	b	1b464 <ftello64@plt+0xa120>
   1b738:	movw	r4, #24632	; 0x6038
   1b73c:	movt	r4, #3
   1b740:	mov	r0, #46	; 0x2e
   1b744:	mov	r2, #1
   1b748:	ldr	r1, [r4]
   1b74c:	mov	r3, #0
   1b750:	strd	r2, [ip]
   1b754:	bl	11140 <_IO_putc@plt>
   1b758:	ldr	r0, [r4]
   1b75c:	bl	11098 <fflush@plt>
   1b760:	movw	r3, #23664	; 0x5c70
   1b764:	movt	r3, #3
   1b768:	mov	r2, #1
   1b76c:	mov	r0, r8
   1b770:	str	r2, [r3]
   1b774:	add	sp, sp, #52	; 0x34
   1b778:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b77c:	movw	r3, #23828	; 0x5d14
   1b780:	movt	r3, #3
   1b784:	ldr	r0, [r3]
   1b788:	bl	110c8 <ferror@plt>
   1b78c:	cmp	r0, #0
   1b790:	beq	1b2c0 <ftello64@plt+0x9f7c>
   1b794:	movw	r1, #10584	; 0x2958
   1b798:	mov	r0, #14
   1b79c:	movt	r1, #2
   1b7a0:	bl	123cc <ftello64@plt+0x1088>
   1b7a4:	b	1b2c0 <ftello64@plt+0x9f7c>
   1b7a8:	movw	r0, #10560	; 0x2940
   1b7ac:	movw	r1, #8308	; 0x2074
   1b7b0:	movt	r0, #2
   1b7b4:	movt	r1, #2
   1b7b8:	bl	12554 <ftello64@plt+0x1210>
   1b7bc:	ldr	ip, [r4]
   1b7c0:	b	1b4a0 <ftello64@plt+0xa15c>
   1b7c4:	bl	11218 <strlen@plt>
   1b7c8:	add	r0, r4, r0
   1b7cc:	b	1b504 <ftello64@plt+0xa1c0>
   1b7d0:	movw	r3, #23688	; 0x5c88
   1b7d4:	movt	r3, #3
   1b7d8:	ldr	r3, [r3]
   1b7dc:	cmp	r3, #0
   1b7e0:	beq	1b464 <ftello64@plt+0xa120>
   1b7e4:	movw	r3, #24632	; 0x6038
   1b7e8:	movt	r3, #3
   1b7ec:	mov	r0, #7
   1b7f0:	ldr	r1, [r3]
   1b7f4:	str	r3, [sp, #4]
   1b7f8:	bl	11140 <_IO_putc@plt>
   1b7fc:	ldr	r3, [sp, #4]
   1b800:	ldr	r0, [r3]
   1b804:	bl	11098 <fflush@plt>
   1b808:	ldr	ip, [r5]
   1b80c:	b	1b464 <ftello64@plt+0xa120>
   1b810:	movw	r0, #23776	; 0x5ce0
   1b814:	movw	r1, #23712	; 0x5ca0
   1b818:	movt	r0, #3
   1b81c:	movt	r1, #3
   1b820:	movw	r2, #23768	; 0x5cd8
   1b824:	movt	r2, #3
   1b828:	ldr	ip, [r0]
   1b82c:	ldrd	r0, [r1]
   1b830:	str	ip, [r3]
   1b834:	strd	r0, [r2]
   1b838:	b	1b214 <ftello64@plt+0x9ed0>
   1b83c:	ldr	ip, [sp, #40]	; 0x28
   1b840:	ldr	r4, [ip]
   1b844:	mov	r0, r4
   1b848:	bl	11218 <strlen@plt>
   1b84c:	add	r0, r0, #12
   1b850:	bl	111ac <malloc@plt>
   1b854:	cmp	r0, #0
   1b858:	str	r0, [r7]
   1b85c:	movne	r1, r4
   1b860:	beq	1ba50 <ftello64@plt+0xa70c>
   1b864:	bl	11170 <strcpy@plt>
   1b868:	ldr	r4, [r7]
   1b86c:	mov	r0, r4
   1b870:	bl	11218 <strlen@plt>
   1b874:	cmp	r0, #0
   1b878:	ble	1b8ac <ftello64@plt+0xa568>
   1b87c:	add	r3, r4, r0
   1b880:	ldrb	r2, [r3, #-1]
   1b884:	cmp	r2, #47	; 0x2f
   1b888:	moveq	r0, r0
   1b88c:	bne	1b8a0 <ftello64@plt+0xa55c>
   1b890:	b	1b8ac <ftello64@plt+0xa568>
   1b894:	ldrb	r2, [r3, #-1]
   1b898:	cmp	r2, #47	; 0x2f
   1b89c:	beq	1b8ac <ftello64@plt+0xa568>
   1b8a0:	subs	r0, r0, #1
   1b8a4:	sub	r3, r3, #1
   1b8a8:	bne	1b894 <ftello64@plt+0xa550>
   1b8ac:	mov	r3, #0
   1b8b0:	strb	r3, [r4, r0]
   1b8b4:	ldr	r4, [r7]
   1b8b8:	mov	r0, r4
   1b8bc:	bl	11218 <strlen@plt>
   1b8c0:	mov	r2, r0
   1b8c4:	b	1b520 <ftello64@plt+0xa1dc>
   1b8c8:	ldr	ip, [sp, #20]
   1b8cc:	ldr	r0, [ip]
   1b8d0:	bl	19f84 <ftello64@plt+0x8c40>
   1b8d4:	cmp	r0, #0
   1b8d8:	bne	1b4a8 <ftello64@plt+0xa164>
   1b8dc:	movw	r1, #10536	; 0x2928
   1b8e0:	mov	r0, #9
   1b8e4:	movt	r1, #2
   1b8e8:	bl	123cc <ftello64@plt+0x1088>
   1b8ec:	b	1b4a8 <ftello64@plt+0xa164>
   1b8f0:	ldr	ip, [sp, #36]	; 0x24
   1b8f4:	mov	r0, #10
   1b8f8:	ldr	r1, [ip]
   1b8fc:	bl	123cc <ftello64@plt+0x1088>
   1b900:	b	1b554 <ftello64@plt+0xa210>
   1b904:	ldr	r1, [r9]
   1b908:	cmp	r1, #0
   1b90c:	beq	1b620 <ftello64@plt+0xa2dc>
   1b910:	ldr	ip, [sp, #20]
   1b914:	movw	r5, #23780	; 0x5ce4
   1b918:	movt	r5, #3
   1b91c:	movw	r4, #23776	; 0x5ce0
   1b920:	movt	r4, #3
   1b924:	ldr	r3, [ip]
   1b928:	ldr	r0, [r5]
   1b92c:	cmp	r0, r3
   1b930:	movw	r3, #23732	; 0x5cb4
   1b934:	movt	r3, #3
   1b938:	beq	1b638 <ftello64@plt+0xa2f4>
   1b93c:	ldr	r2, [r3]
   1b940:	str	r3, [sp, #4]
   1b944:	bl	1b05c <ftello64@plt+0x9d18>
   1b948:	ldr	r3, [sp, #4]
   1b94c:	ldr	r0, [r3]
   1b950:	bl	110b0 <free@plt>
   1b954:	ldr	r0, [r4]
   1b958:	ldr	r3, [sp, #4]
   1b95c:	b	1b638 <ftello64@plt+0xa2f4>
   1b960:	movw	r5, #24632	; 0x6038
   1b964:	movt	r5, #3
   1b968:	mov	r0, #32
   1b96c:	ldr	r1, [r5]
   1b970:	bl	11140 <_IO_putc@plt>
   1b974:	ldr	r0, [r5]
   1b978:	bl	11098 <fflush@plt>
   1b97c:	mov	r2, #1
   1b980:	mov	r3, #0
   1b984:	mov	r6, r2
   1b988:	str	r2, [r9]
   1b98c:	mov	r7, r3
   1b990:	str	r3, [r9, #4]
   1b994:	ldrd	r2, [r4]
   1b998:	b	1b30c <ftello64@plt+0x9fc8>
   1b99c:	ldr	r0, [r6]
   1b9a0:	bl	110c8 <ferror@plt>
   1b9a4:	cmp	r0, #0
   1b9a8:	bne	1ba28 <ftello64@plt+0xa6e4>
   1b9ac:	ldr	ip, [sl]
   1b9b0:	b	1b3e0 <ftello64@plt+0xa09c>
   1b9b4:	ldr	r0, [r6]
   1b9b8:	bl	110c8 <ferror@plt>
   1b9bc:	cmp	r0, #0
   1b9c0:	beq	1b9dc <ftello64@plt+0xa698>
   1b9c4:	ldrd	r2, [r9]
   1b9c8:	movw	r0, #65535	; 0xffff
   1b9cc:	mov	r1, #0
   1b9d0:	cmp	r3, r1
   1b9d4:	cmpeq	r2, r0
   1b9d8:	bls	1ba3c <ftello64@plt+0xa6f8>
   1b9dc:	ldr	ip, [sl]
   1b9e0:	b	1b3e8 <ftello64@plt+0xa0a4>
   1b9e4:	mov	r0, #10
   1b9e8:	ldr	r1, [r7]
   1b9ec:	bl	123cc <ftello64@plt+0x1088>
   1b9f0:	ldr	r3, [r4]
   1b9f4:	b	1b57c <ftello64@plt+0xa238>
   1b9f8:	mov	r0, #4
   1b9fc:	movw	r1, #740	; 0x2e4
   1ba00:	movt	r1, #2
   1ba04:	bl	123cc <ftello64@plt+0x1088>
   1ba08:	ldr	ip, [sp, #36]	; 0x24
   1ba0c:	movw	r2, #23876	; 0x5d44
   1ba10:	movt	r2, #3
   1ba14:	ldr	r0, [ip]
   1ba18:	ldr	r1, [r2]
   1ba1c:	b	1b4d4 <ftello64@plt+0xa190>
   1ba20:	ldr	fp, [sp, #44]	; 0x2c
   1ba24:	b	1b600 <ftello64@plt+0xa2bc>
   1ba28:	movw	r1, #10480	; 0x28f0
   1ba2c:	mov	r0, #14
   1ba30:	movt	r1, #2
   1ba34:	bl	123cc <ftello64@plt+0x1088>
   1ba38:	b	1b9ac <ftello64@plt+0xa668>
   1ba3c:	movw	r1, #10504	; 0x2908
   1ba40:	mov	r0, #14
   1ba44:	movt	r1, #2
   1ba48:	bl	123cc <ftello64@plt+0x1088>
   1ba4c:	b	1b9dc <ftello64@plt+0xa698>
   1ba50:	mov	r0, #4
   1ba54:	movw	r1, #740	; 0x2e4
   1ba58:	movt	r1, #2
   1ba5c:	bl	123cc <ftello64@plt+0x1088>
   1ba60:	ldr	ip, [sp, #36]	; 0x24
   1ba64:	ldr	r0, [ip]
   1ba68:	ldr	ip, [sp, #40]	; 0x28
   1ba6c:	ldr	r1, [ip]
   1ba70:	b	1b864 <ftello64@plt+0xa520>
   1ba74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ba78:	sub	sp, sp, #140	; 0x8c
   1ba7c:	strd	r0, [sp, #48]	; 0x30
   1ba80:	mov	r0, #16384	; 0x4000
   1ba84:	bl	111ac <malloc@plt>
   1ba88:	subs	fp, r0, #0
   1ba8c:	moveq	r0, #4
   1ba90:	beq	1bf7c <ftello64@plt+0xac38>
   1ba94:	movw	r4, #23900	; 0x5d5c
   1ba98:	movt	r4, #3
   1ba9c:	str	r4, [sp, #56]	; 0x38
   1baa0:	ldr	r3, [r4]
   1baa4:	cmp	r3, #0
   1baa8:	bne	1c19c <ftello64@plt+0xae58>
   1baac:	movw	r5, #24088	; 0x5e18
   1bab0:	movt	r5, #3
   1bab4:	str	r5, [sp, #104]	; 0x68
   1bab8:	ldr	r3, [r5]
   1babc:	cmp	r3, #2
   1bac0:	beq	1c274 <ftello64@plt+0xaf30>
   1bac4:	ldr	ip, [sp, #48]	; 0x30
   1bac8:	mov	r2, #0
   1bacc:	ldr	lr, [sp, #52]	; 0x34
   1bad0:	mov	r5, #0
   1bad4:	str	r2, [sp, #44]	; 0x2c
   1bad8:	and	r1, ip, lr
   1badc:	cmn	r1, #1
   1bae0:	movne	r4, #0
   1bae4:	moveq	r4, #1
   1bae8:	str	r4, [sp, #64]	; 0x40
   1baec:	mov	r4, #0
   1baf0:	strd	r4, [sp, #96]	; 0x60
   1baf4:	mov	r3, #0
   1baf8:	adds	r1, r1, #1
   1bafc:	movw	r7, #24052	; 0x5df4
   1bb00:	movt	r7, #3
   1bb04:	mov	r6, r3
   1bb08:	mov	r9, r3
   1bb0c:	mov	r8, r3
   1bb10:	movne	r1, #1
   1bb14:	movw	ip, #23824	; 0x5d10
   1bb18:	orr	r1, r2, r1
   1bb1c:	movt	ip, #3
   1bb20:	str	r1, [sp, #76]	; 0x4c
   1bb24:	movw	r4, #23800	; 0x5cf8
   1bb28:	str	ip, [sp, #40]	; 0x28
   1bb2c:	movt	r4, #3
   1bb30:	movw	ip, #23804	; 0x5cfc
   1bb34:	str	r4, [sp, #60]	; 0x3c
   1bb38:	movt	ip, #3
   1bb3c:	movw	r4, #24056	; 0x5df8
   1bb40:	mov	r0, #0
   1bb44:	movt	r4, #3
   1bb48:	mov	r1, #0
   1bb4c:	str	r3, [r7]
   1bb50:	str	ip, [sp, #68]	; 0x44
   1bb54:	str	r4, [sp, #72]	; 0x48
   1bb58:	strd	r0, [sp, #24]
   1bb5c:	ldr	r4, [sp, #64]	; 0x40
   1bb60:	cmp	r4, #0
   1bb64:	bne	1bee0 <ftello64@plt+0xab9c>
   1bb68:	ldrd	r4, [sp, #24]
   1bb6c:	ldrd	r0, [sp, #48]	; 0x30
   1bb70:	cmp	r5, r1
   1bb74:	cmpeq	r4, r0
   1bb78:	bcs	1c230 <ftello64@plt+0xaeec>
   1bb7c:	subs	r0, r0, r4
   1bb80:	sbc	r1, r1, r5
   1bb84:	mov	r3, #0
   1bb88:	movw	r2, #16383	; 0x3fff
   1bb8c:	cmp	r1, r3
   1bb90:	cmpeq	r0, r2
   1bb94:	movw	sl, #23824	; 0x5d10
   1bb98:	movt	sl, #3
   1bb9c:	ldrls	r5, [sp, #48]	; 0x30
   1bba0:	movhi	r4, #16384	; 0x4000
   1bba4:	ldrls	ip, [sp, #24]
   1bba8:	rsbls	r4, ip, r5
   1bbac:	ldr	r5, [sp, #40]	; 0x28
   1bbb0:	ldr	r0, [r5]
   1bbb4:	bl	11344 <ftello64@plt>
   1bbb8:	ldr	r3, [r5]
   1bbbc:	strd	r0, [sp, #32]
   1bbc0:	str	r3, [sp]
   1bbc4:	mov	r0, fp
   1bbc8:	mov	r1, #16384	; 0x4000
   1bbcc:	mov	r2, #1
   1bbd0:	mov	r3, r4
   1bbd4:	bl	1129c <__fread_chk@plt>
   1bbd8:	subs	r5, r0, #0
   1bbdc:	beq	1bf48 <ftello64@plt+0xac04>
   1bbe0:	ldr	r4, [sp, #44]	; 0x2c
   1bbe4:	cmp	r4, #0
   1bbe8:	beq	1bcc0 <ftello64@plt+0xa97c>
   1bbec:	ldrb	r3, [fp]
   1bbf0:	movw	r0, #24048	; 0x5df0
   1bbf4:	movw	lr, #24040	; 0x5de8
   1bbf8:	movt	r0, #3
   1bbfc:	movt	lr, #3
   1bc00:	movw	r1, #24032	; 0x5de0
   1bc04:	cmp	r3, #80	; 0x50
   1bc08:	movt	r1, #3
   1bc0c:	mov	r2, #0
   1bc10:	mov	r3, #0
   1bc14:	mov	ip, #0
   1bc18:	strd	r2, [lr]
   1bc1c:	str	ip, [r0]
   1bc20:	strd	r2, [r1]
   1bc24:	beq	1bf84 <ftello64@plt+0xac40>
   1bc28:	mov	r2, r6
   1bc2c:	mov	r3, #0
   1bc30:	b	1bc4c <ftello64@plt+0xa908>
   1bc34:	add	r3, r3, #1
   1bc38:	mov	r9, r8
   1bc3c:	cmp	r3, r5
   1bc40:	beq	1bf04 <ftello64@plt+0xabc0>
   1bc44:	mov	r8, r2
   1bc48:	mov	r2, r6
   1bc4c:	cmp	r9, #80	; 0x50
   1bc50:	ldrb	r6, [fp, r3]
   1bc54:	bne	1bc34 <ftello64@plt+0xa8f0>
   1bc58:	cmp	r8, #75	; 0x4b
   1bc5c:	bne	1bc34 <ftello64@plt+0xa8f0>
   1bc60:	cmp	r2, #7
   1bc64:	bne	1bc34 <ftello64@plt+0xa8f0>
   1bc68:	cmp	r6, #8
   1bc6c:	bne	1bc34 <ftello64@plt+0xa8f0>
   1bc70:	movw	r2, #23712	; 0x5ca0
   1bc74:	movt	r2, #3
   1bc78:	sub	r5, r3, #3
   1bc7c:	mov	r1, #0
   1bc80:	ldrd	r2, [r2]
   1bc84:	ldr	r0, [sl]
   1bc88:	adds	r2, r2, r5
   1bc8c:	str	r1, [sp]
   1bc90:	adc	r3, r3, #0
   1bc94:	bl	11284 <fseeko64@plt>
   1bc98:	cmp	r0, #0
   1bc9c:	beq	1bcb0 <ftello64@plt+0xa96c>
   1bca0:	movw	r1, #10608	; 0x2970
   1bca4:	mov	r0, #11
   1bca8:	movt	r1, #2
   1bcac:	bl	123cc <ftello64@plt+0x1088>
   1bcb0:	ldr	r0, [sl]
   1bcb4:	mov	r8, #7
   1bcb8:	bl	11344 <ftello64@plt>
   1bcbc:	mov	r9, #75	; 0x4b
   1bcc0:	ldr	r3, [r7]
   1bcc4:	cmp	r3, #0
   1bcc8:	beq	1bf18 <ftello64@plt+0xabd4>
   1bccc:	ldr	r4, [sp, #56]	; 0x38
   1bcd0:	ldr	r3, [r4]
   1bcd4:	cmp	r3, #0
   1bcd8:	beq	1bda4 <ftello64@plt+0xaa60>
   1bcdc:	movw	r3, #24004	; 0x5dc4
   1bce0:	movt	r3, #3
   1bce4:	ldr	r3, [r3]
   1bce8:	cmp	r3, #0
   1bcec:	bne	1bda4 <ftello64@plt+0xaa60>
   1bcf0:	movw	ip, #24024	; 0x5dd8
   1bcf4:	movt	ip, #3
   1bcf8:	ldrd	r0, [ip]
   1bcfc:	strd	r0, [sp, #32]
   1bd00:	cmp	r0, #1
   1bd04:	sbcs	r1, r1, #0
   1bd08:	blt	1bd5c <ftello64@plt+0xaa18>
   1bd0c:	movw	r2, #17060	; 0x42a4
   1bd10:	movt	r2, #3
   1bd14:	ldr	r2, [r2]
   1bd18:	cmp	r2, #0
   1bd1c:	bne	1c12c <ftello64@plt+0xade8>
   1bd20:	movw	r2, #24016	; 0x5dd0
   1bd24:	movt	r2, #3
   1bd28:	str	r2, [sp, #88]	; 0x58
   1bd2c:	ldrd	r0, [r2]
   1bd30:	adds	r0, r0, r5
   1bd34:	ldrd	r4, [sp, #32]
   1bd38:	adc	r1, r1, #0
   1bd3c:	cmp	r0, r4
   1bd40:	sbcs	r5, r1, r5
   1bd44:	ldrlt	ip, [sp, #88]	; 0x58
   1bd48:	movge	r0, #0
   1bd4c:	ldrge	r2, [sp, #88]	; 0x58
   1bd50:	movge	r1, #0
   1bd54:	strdlt	r0, [ip]
   1bd58:	strdge	r0, [r2]
   1bd5c:	movw	r3, #24092	; 0x5e1c
   1bd60:	movt	r3, #3
   1bd64:	ldr	r3, [r3]
   1bd68:	cmp	r3, #0
   1bd6c:	bne	1bd84 <ftello64@plt+0xaa40>
   1bd70:	movw	r3, #17060	; 0x42a4
   1bd74:	movt	r3, #3
   1bd78:	ldr	r3, [r3]
   1bd7c:	cmp	r3, #0
   1bd80:	beq	1bda4 <ftello64@plt+0xaa60>
   1bd84:	ldrd	r4, [sp, #32]
   1bd88:	orrs	r5, r4, r5
   1bd8c:	beq	1bda4 <ftello64@plt+0xaa60>
   1bd90:	movw	r3, #24016	; 0x5dd0
   1bd94:	movt	r3, #3
   1bd98:	ldrd	r2, [r3]
   1bd9c:	orrs	ip, r2, r3
   1bda0:	beq	1c244 <ftello64@plt+0xaf00>
   1bda4:	ldr	r3, [r7]
   1bda8:	cmp	r3, #0
   1bdac:	bne	1c230 <ftello64@plt+0xaeec>
   1bdb0:	ldr	r4, [sp, #44]	; 0x2c
   1bdb4:	cmp	r4, #0
   1bdb8:	bne	1bb5c <ftello64@plt+0xa818>
   1bdbc:	ldr	r5, [sp, #76]	; 0x4c
   1bdc0:	cmp	r5, #0
   1bdc4:	beq	1bb5c <ftello64@plt+0xa818>
   1bdc8:	ldrd	r4, [sp, #24]
   1bdcc:	ldrd	r0, [sp, #48]	; 0x30
   1bdd0:	cmp	r5, r1
   1bdd4:	cmpeq	r4, r0
   1bdd8:	bcs	1bb5c <ftello64@plt+0xa818>
   1bddc:	ldr	r0, [sl]
   1bde0:	bl	1120c <feof@plt>
   1bde4:	cmp	r0, #0
   1bde8:	beq	1bb5c <ftello64@plt+0xa818>
   1bdec:	ldr	r4, [sp, #60]	; 0x3c
   1bdf0:	ldr	r5, [sp, #68]	; 0x44
   1bdf4:	ldr	r1, [r4]
   1bdf8:	ldr	r3, [r5]
   1bdfc:	add	r1, r1, #1
   1be00:	str	r1, [r4]
   1be04:	cmp	r1, r3
   1be08:	bcs	1c230 <ftello64@plt+0xaeec>
   1be0c:	sub	r3, r3, #1
   1be10:	movw	r5, #23820	; 0x5d0c
   1be14:	cmp	r1, r3
   1be18:	movt	r5, #3
   1be1c:	beq	1c34c <ftello64@plt+0xb008>
   1be20:	ldr	r0, [r5]
   1be24:	bl	1a4b8 <ftello64@plt+0x9174>
   1be28:	mov	r4, r0
   1be2c:	ldr	r0, [sl]
   1be30:	movw	ip, #29788	; 0x745c
   1be34:	str	ip, [sp, #32]
   1be38:	bl	11278 <fclose@plt>
   1be3c:	str	r6, [sp, #80]	; 0x50
   1be40:	ldr	r6, [sp, #104]	; 0x68
   1be44:	ldr	r3, [sp, #32]
   1be48:	movt	r3, #3
   1be4c:	str	r3, [sp, #32]
   1be50:	movw	r1, #192	; 0xc0
   1be54:	mov	r0, r4
   1be58:	movt	r1, #2
   1be5c:	bl	112d8 <fopen64@plt>
   1be60:	cmp	r0, #0
   1be64:	str	r0, [sl]
   1be68:	bne	1c31c <ftello64@plt+0xafd8>
   1be6c:	ldr	r3, [r6]
   1be70:	cmp	r3, #1
   1be74:	bne	1be88 <ftello64@plt+0xab44>
   1be78:	ldr	ip, [sp, #72]	; 0x48
   1be7c:	ldr	r3, [ip]
   1be80:	cmp	r3, #0
   1be84:	bne	1c398 <ftello64@plt+0xb054>
   1be88:	ldr	ip, [sp, #60]	; 0x3c
   1be8c:	ldr	r0, [ip]
   1be90:	bl	1a5e4 <ftello64@plt+0x92a0>
   1be94:	cmp	r0, #9
   1be98:	beq	1c2b8 <ftello64@plt+0xaf74>
   1be9c:	cmp	r0, #2
   1bea0:	beq	1c2f0 <ftello64@plt+0xafac>
   1bea4:	ldr	r3, [r6]
   1bea8:	cmp	r3, #2
   1beac:	beq	1c1fc <ftello64@plt+0xaeb8>
   1beb0:	ldr	r4, [sp, #60]	; 0x3c
   1beb4:	ldr	r1, [r4]
   1beb8:	ldr	ip, [sp, #68]	; 0x44
   1bebc:	ldr	r3, [ip]
   1bec0:	sub	r3, r3, #1
   1bec4:	cmp	r3, r1
   1bec8:	beq	1c1c4 <ftello64@plt+0xae80>
   1becc:	ldr	r3, [sp, #32]
   1bed0:	ldr	r0, [r3]
   1bed4:	bl	1a4b8 <ftello64@plt+0x9174>
   1bed8:	mov	r4, r0
   1bedc:	b	1be50 <ftello64@plt+0xab0c>
   1bee0:	ldr	r4, [sp, #40]	; 0x28
   1bee4:	movw	sl, #23824	; 0x5d10
   1bee8:	movt	sl, #3
   1beec:	ldr	r0, [r4]
   1bef0:	bl	11344 <ftello64@plt>
   1bef4:	ldr	r3, [r4]
   1bef8:	mov	r4, #16384	; 0x4000
   1befc:	strd	r0, [sp, #32]
   1bf00:	b	1bbc0 <ftello64@plt+0xa87c>
   1bf04:	ldr	r3, [r7]
   1bf08:	mov	r9, r8
   1bf0c:	mov	r8, r2
   1bf10:	cmp	r3, #0
   1bf14:	bne	1bccc <ftello64@plt+0xa988>
   1bf18:	mov	r0, fp
   1bf1c:	mov	r1, #1
   1bf20:	mov	r2, r5
   1bf24:	mov	r3, #0
   1bf28:	bl	1b188 <ftello64@plt+0x9e44>
   1bf2c:	cmp	r5, r0
   1bf30:	bne	1c3b0 <ftello64@plt+0xb06c>
   1bf34:	ldrd	r0, [sp, #24]
   1bf38:	adds	r0, r0, r5
   1bf3c:	adc	r1, r1, #0
   1bf40:	strd	r0, [sp, #24]
   1bf44:	b	1bccc <ftello64@plt+0xa988>
   1bf48:	ldr	ip, [sp, #104]	; 0x68
   1bf4c:	ldr	r3, [ip]
   1bf50:	cmp	r3, #2
   1bf54:	bne	1bf60 <ftello64@plt+0xac1c>
   1bf58:	cmp	r4, #0
   1bf5c:	bne	1bf70 <ftello64@plt+0xac2c>
   1bf60:	ldr	r0, [sl]
   1bf64:	bl	110c8 <ferror@plt>
   1bf68:	cmp	r0, #0
   1bf6c:	beq	1c230 <ftello64@plt+0xaeec>
   1bf70:	mov	r0, fp
   1bf74:	bl	110b0 <free@plt>
   1bf78:	mov	r0, #11
   1bf7c:	add	sp, sp, #140	; 0x8c
   1bf80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bf84:	ldrb	r3, [fp, #1]
   1bf88:	cmp	r3, #75	; 0x4b
   1bf8c:	bne	1bc28 <ftello64@plt+0xa8e4>
   1bf90:	ldrb	r3, [fp, #2]
   1bf94:	cmp	r3, #7
   1bf98:	bne	1bc28 <ftello64@plt+0xa8e4>
   1bf9c:	ldrb	r3, [fp, #3]
   1bfa0:	cmp	r3, #8
   1bfa4:	bne	1bc28 <ftello64@plt+0xa8e4>
   1bfa8:	movw	r3, #23888	; 0x5d50
   1bfac:	movt	r3, #3
   1bfb0:	mov	r2, #0
   1bfb4:	movw	r4, #24052	; 0x5df4
   1bfb8:	ldr	r3, [r3]
   1bfbc:	movt	r4, #3
   1bfc0:	str	r2, [r7]
   1bfc4:	cmp	r3, r2
   1bfc8:	str	r4, [sp, #80]	; 0x50
   1bfcc:	str	r3, [sp, #88]	; 0x58
   1bfd0:	beq	1c3e0 <ftello64@plt+0xb09c>
   1bfd4:	cmp	r5, #23
   1bfd8:	bls	1bf18 <ftello64@plt+0xabd4>
   1bfdc:	ldrb	ip, [fp, #15]
   1bfe0:	ldrb	r3, [fp, #14]
   1bfe4:	ldrb	r5, [fp, #13]
   1bfe8:	orr	r4, r3, ip, lsl #8
   1bfec:	ldrb	ip, [fp, #12]
   1bff0:	ldrb	r2, [fp, #11]
   1bff4:	ldrb	r3, [fp, #10]
   1bff8:	orr	ip, ip, r5, lsl #8
   1bffc:	ldrb	r5, [fp, #9]
   1c000:	orr	ip, ip, r4, lsl #16
   1c004:	str	ip, [sp, #124]	; 0x7c
   1c008:	orr	r3, r3, r2, lsl #8
   1c00c:	ldrb	ip, [fp, #8]
   1c010:	mov	r4, #0
   1c014:	ldrb	r2, [fp, #23]
   1c018:	orr	r5, ip, r5, lsl #8
   1c01c:	ldrb	ip, [fp, #22]
   1c020:	orr	r5, r5, r3, lsl #16
   1c024:	ldrb	r3, [fp, #21]
   1c028:	str	r4, [sp, #120]	; 0x78
   1c02c:	orr	ip, ip, r2, lsl #8
   1c030:	ldrb	r4, [fp, #19]
   1c034:	str	r3, [sp, #12]
   1c038:	ldrd	r2, [sp, #120]	; 0x78
   1c03c:	str	r4, [sp, #112]	; 0x70
   1c040:	orr	r2, r2, r5
   1c044:	ldrd	r4, [sp, #96]	; 0x60
   1c048:	strd	r2, [sp, #88]	; 0x58
   1c04c:	strd	r2, [lr]
   1c050:	ldrd	r2, [sp, #32]
   1c054:	str	ip, [sp, #108]	; 0x6c
   1c058:	subs	r2, r2, r4
   1c05c:	sbc	r3, r3, r5
   1c060:	ldr	r5, [sp, #12]
   1c064:	ldrb	ip, [fp, #20]
   1c068:	ldr	lr, [sp, #108]	; 0x6c
   1c06c:	orr	ip, ip, r5, lsl #8
   1c070:	ldrd	r4, [sp, #88]	; 0x58
   1c074:	cmp	r5, r3
   1c078:	cmpeq	r4, r2
   1c07c:	ldr	r2, [sp, #112]	; 0x70
   1c080:	ldrb	r5, [fp, #18]
   1c084:	orr	ip, ip, lr, lsl #16
   1c088:	ldrb	lr, [fp, #17]
   1c08c:	mov	r3, #0
   1c090:	str	ip, [sp, #132]	; 0x84
   1c094:	orr	r5, r5, r2, lsl #8
   1c098:	ldrb	ip, [fp, #7]
   1c09c:	ldrb	r2, [fp, #16]
   1c0a0:	str	r3, [sp, #128]	; 0x80
   1c0a4:	ldrb	r3, [fp, #6]
   1c0a8:	orr	r2, r2, lr, lsl #8
   1c0ac:	ldrb	lr, [fp, #5]
   1c0b0:	orr	r2, r2, r5, lsl #16
   1c0b4:	orr	r3, r3, ip, lsl #8
   1c0b8:	ldrb	ip, [fp, #4]
   1c0bc:	ldrd	r4, [sp, #128]	; 0x80
   1c0c0:	orr	ip, ip, lr, lsl #8
   1c0c4:	orr	r4, r4, r2
   1c0c8:	orr	r3, ip, r3, lsl #16
   1c0cc:	strd	r4, [r1]
   1c0d0:	str	r3, [r0]
   1c0d4:	ldr	r0, [sl]
   1c0d8:	beq	1c4d8 <ftello64@plt+0xb194>
   1c0dc:	ldrd	r2, [sp, #32]
   1c0e0:	mov	r5, #0
   1c0e4:	str	r5, [sp]
   1c0e8:	adds	r2, r2, #4
   1c0ec:	adc	r3, r3, #0
   1c0f0:	bl	11284 <fseeko64@plt>
   1c0f4:	cmp	r0, r5
   1c0f8:	bne	1c4b0 <ftello64@plt+0xb16c>
   1c0fc:	mov	r0, fp
   1c100:	mov	r1, #1
   1c104:	mov	r2, #4
   1c108:	mov	r3, #0
   1c10c:	bl	1b188 <ftello64@plt+0x9e44>
   1c110:	cmp	r0, #4
   1c114:	bne	1c3b0 <ftello64@plt+0xb06c>
   1c118:	ldrd	r4, [sp, #24]
   1c11c:	adds	r4, r4, #4
   1c120:	adc	r5, r5, #0
   1c124:	strd	r4, [sp, #24]
   1c128:	b	1bb5c <ftello64@plt+0xa818>
   1c12c:	movw	r3, #24016	; 0x5dd0
   1c130:	movt	r3, #3
   1c134:	mvn	r2, #0
   1c138:	str	r3, [sp, #88]	; 0x58
   1c13c:	ldrd	r0, [r3]
   1c140:	mvn	r3, #0
   1c144:	cmp	r1, r3
   1c148:	cmpeq	r0, r2
   1c14c:	strd	r0, [sp, #80]	; 0x50
   1c150:	bne	1bd30 <ftello64@plt+0xa9ec>
   1c154:	movw	r4, #24632	; 0x6038
   1c158:	movt	r4, #3
   1c15c:	mov	r0, #32
   1c160:	ldr	r1, [r4]
   1c164:	str	ip, [sp, #20]
   1c168:	bl	11140 <_IO_putc@plt>
   1c16c:	ldr	r0, [r4]
   1c170:	bl	11098 <fflush@plt>
   1c174:	ldr	r3, [sp, #88]	; 0x58
   1c178:	ldr	ip, [sp, #20]
   1c17c:	ldrd	r0, [r3]
   1c180:	ldrd	r2, [ip]
   1c184:	adds	r0, r0, #1
   1c188:	adc	r1, r1, #0
   1c18c:	strd	r2, [sp, #32]
   1c190:	ldr	r3, [sp, #88]	; 0x58
   1c194:	strd	r0, [r3]
   1c198:	b	1bd30 <ftello64@plt+0xa9ec>
   1c19c:	movw	r3, #24004	; 0x5dc4
   1c1a0:	movt	r3, #3
   1c1a4:	ldr	r3, [r3]
   1c1a8:	cmp	r3, #0
   1c1ac:	movweq	r1, #24016	; 0x5dd0
   1c1b0:	movteq	r1, #3
   1c1b4:	mvneq	r2, #0
   1c1b8:	mvneq	r3, #0
   1c1bc:	strdeq	r2, [r1]
   1c1c0:	b	1baac <ftello64@plt+0xa768>
   1c1c4:	ldr	r1, [r5]
   1c1c8:	mov	r0, r1
   1c1cc:	str	r1, [sp, #16]
   1c1d0:	bl	11218 <strlen@plt>
   1c1d4:	add	r2, r0, #1
   1c1d8:	str	r2, [sp, #20]
   1c1dc:	mov	r0, r2
   1c1e0:	bl	111ac <malloc@plt>
   1c1e4:	ldr	r1, [sp, #16]
   1c1e8:	ldr	r2, [sp, #20]
   1c1ec:	subs	r4, r0, #0
   1c1f0:	beq	1c384 <ftello64@plt+0xb040>
   1c1f4:	bl	110d4 <memcpy@plt>
   1c1f8:	b	1be50 <ftello64@plt+0xab0c>
   1c1fc:	ldr	ip, [sp, #72]	; 0x48
   1c200:	ldr	r3, [ip]
   1c204:	cmp	r3, #0
   1c208:	beq	1beb0 <ftello64@plt+0xab6c>
   1c20c:	mov	r1, r4
   1c210:	movw	r0, #10680	; 0x29b8
   1c214:	movt	r0, #2
   1c218:	bl	12554 <ftello64@plt+0x1210>
   1c21c:	ldr	r4, [sp, #60]	; 0x3c
   1c220:	ldr	r1, [r4]
   1c224:	add	r1, r1, #1
   1c228:	str	r1, [r4]
   1c22c:	b	1beb8 <ftello64@plt+0xab74>
   1c230:	mov	r0, fp
   1c234:	bl	110b0 <free@plt>
   1c238:	mov	r0, #0
   1c23c:	add	sp, sp, #140	; 0x8c
   1c240:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c244:	movw	r4, #24632	; 0x6038
   1c248:	movt	r4, #3
   1c24c:	mov	r0, #46	; 0x2e
   1c250:	ldr	r1, [r4]
   1c254:	bl	11140 <_IO_putc@plt>
   1c258:	ldr	r0, [r4]
   1c25c:	bl	11098 <fflush@plt>
   1c260:	movw	r3, #23664	; 0x5c70
   1c264:	movt	r3, #3
   1c268:	mov	r2, #1
   1c26c:	str	r2, [r3]
   1c270:	b	1bda4 <ftello64@plt+0xaa60>
   1c274:	ldrd	r4, [sp, #48]	; 0x30
   1c278:	mvn	r2, #1
   1c27c:	mvn	r3, #0
   1c280:	cmp	r5, r3
   1c284:	cmpeq	r4, r2
   1c288:	bne	1bac4 <ftello64@plt+0xa780>
   1c28c:	movw	r3, #23824	; 0x5d10
   1c290:	movt	r3, #3
   1c294:	mov	r5, #1
   1c298:	str	r5, [sp, #64]	; 0x40
   1c29c:	ldr	r0, [r3]
   1c2a0:	str	r5, [sp, #44]	; 0x2c
   1c2a4:	bl	11344 <ftello64@plt>
   1c2a8:	ldr	r2, [sp, #64]	; 0x40
   1c2ac:	strd	r0, [sp, #96]	; 0x60
   1c2b0:	mvn	r1, #1
   1c2b4:	b	1baf4 <ftello64@plt+0xa7b0>
   1c2b8:	mov	r3, r0
   1c2bc:	movw	r0, #7752	; 0x1e48
   1c2c0:	movt	r0, #2
   1c2c4:	mov	r1, r4
   1c2c8:	str	r3, [sp, #20]
   1c2cc:	bl	12554 <ftello64@plt+0x1210>
   1c2d0:	mov	r0, r4
   1c2d4:	bl	110b0 <free@plt>
   1c2d8:	mov	r0, fp
   1c2dc:	bl	110b0 <free@plt>
   1c2e0:	ldr	r3, [sp, #20]
   1c2e4:	mov	r0, r3
   1c2e8:	add	sp, sp, #140	; 0x8c
   1c2ec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c2f0:	mov	r3, r0
   1c2f4:	mov	r1, #1
   1c2f8:	movw	r0, #8308	; 0x2074
   1c2fc:	movt	r0, #2
   1c300:	str	r3, [sp, #20]
   1c304:	bl	122c8 <ftello64@plt+0xf84>
   1c308:	movw	r0, #10640	; 0x2990
   1c30c:	movw	r1, #8308	; 0x2074
   1c310:	movt	r0, #2
   1c314:	movt	r1, #2
   1c318:	b	1c2cc <ftello64@plt+0xaf88>
   1c31c:	ldr	r5, [sp, #104]	; 0x68
   1c320:	mov	r0, r4
   1c324:	ldr	r6, [sp, #80]	; 0x50
   1c328:	ldr	r3, [r5]
   1c32c:	cmp	r3, #2
   1c330:	bne	1c344 <ftello64@plt+0xb000>
   1c334:	ldr	ip, [sp, #72]	; 0x48
   1c338:	ldr	r3, [ip]
   1c33c:	cmp	r3, #0
   1c340:	bne	1c4c4 <ftello64@plt+0xb180>
   1c344:	bl	110b0 <free@plt>
   1c348:	b	1bb5c <ftello64@plt+0xa818>
   1c34c:	ldr	r1, [r5]
   1c350:	mov	r0, r1
   1c354:	str	r1, [sp, #16]
   1c358:	bl	11218 <strlen@plt>
   1c35c:	add	r2, r0, #1
   1c360:	str	r2, [sp, #20]
   1c364:	mov	r0, r2
   1c368:	bl	111ac <malloc@plt>
   1c36c:	ldr	r1, [sp, #16]
   1c370:	ldr	r2, [sp, #20]
   1c374:	subs	r4, r0, #0
   1c378:	beq	1c384 <ftello64@plt+0xb040>
   1c37c:	bl	110d4 <memcpy@plt>
   1c380:	b	1be2c <ftello64@plt+0xaae8>
   1c384:	movw	r0, #6844	; 0x1abc
   1c388:	movt	r0, #2
   1c38c:	bl	12554 <ftello64@plt+0x1210>
   1c390:	mov	r0, #4
   1c394:	b	1bf7c <ftello64@plt+0xac38>
   1c398:	mov	r0, r4
   1c39c:	bl	110b0 <free@plt>
   1c3a0:	mov	r0, fp
   1c3a4:	bl	110b0 <free@plt>
   1c3a8:	mov	r0, #3
   1c3ac:	b	1bf7c <ftello64@plt+0xac38>
   1c3b0:	mov	r0, fp
   1c3b4:	bl	110b0 <free@plt>
   1c3b8:	movw	r3, #24632	; 0x6038
   1c3bc:	movt	r3, #3
   1c3c0:	movw	r0, #9684	; 0x25d4
   1c3c4:	mov	r1, #1
   1c3c8:	movt	r0, #2
   1c3cc:	ldr	r3, [r3]
   1c3d0:	mov	r2, #20
   1c3d4:	bl	1114c <fwrite@plt>
   1c3d8:	mov	r0, #10
   1c3dc:	b	1bf7c <ftello64@plt+0xac38>
   1c3e0:	cmp	r5, #15
   1c3e4:	bls	1bf18 <ftello64@plt+0xabd4>
   1c3e8:	ldrb	r4, [fp, #11]
   1c3ec:	ldrb	ip, [fp, #10]
   1c3f0:	ldrb	r2, [fp, #9]
   1c3f4:	orr	ip, ip, r4, lsl #8
   1c3f8:	ldrb	r5, [fp, #15]
   1c3fc:	ldrb	r4, [fp, #7]
   1c400:	ldrb	r3, [fp, #8]
   1c404:	str	r5, [sp, #12]
   1c408:	orr	r3, r3, r2, lsl #8
   1c40c:	str	r4, [sp, #108]	; 0x6c
   1c410:	orr	ip, r3, ip, lsl #16
   1c414:	ldrd	r4, [sp, #32]
   1c418:	ldrd	r2, [sp, #96]	; 0x60
   1c41c:	subs	r4, r4, r2
   1c420:	sbc	r5, r5, r3
   1c424:	strd	r4, [sp, #112]	; 0x70
   1c428:	ldr	r4, [sp, #88]	; 0x58
   1c42c:	mov	r2, ip
   1c430:	ldr	ip, [sp, #12]
   1c434:	mov	r3, #0
   1c438:	strd	r2, [lr]
   1c43c:	str	r4, [r1, #4]
   1c440:	ldrd	r4, [sp, #112]	; 0x70
   1c444:	ldrb	lr, [fp, #5]
   1c448:	cmp	r3, r5
   1c44c:	cmpeq	r2, r4
   1c450:	ldrb	r3, [fp, #14]
   1c454:	ldrb	r2, [fp, #4]
   1c458:	ldr	r5, [sp, #108]	; 0x6c
   1c45c:	orr	r3, r3, ip, lsl #8
   1c460:	ldrb	r4, [fp, #6]
   1c464:	orr	lr, r2, lr, lsl #8
   1c468:	ldrb	ip, [fp, #13]
   1c46c:	ldrb	r2, [fp, #12]
   1c470:	orr	r4, r4, r5, lsl #8
   1c474:	orr	r2, r2, ip, lsl #8
   1c478:	orr	lr, lr, r4, lsl #16
   1c47c:	orr	r3, r2, r3, lsl #16
   1c480:	str	lr, [r0]
   1c484:	str	r3, [r1]
   1c488:	ldr	r0, [sl]
   1c48c:	beq	1c530 <ftello64@plt+0xb1ec>
   1c490:	ldrd	r2, [sp, #32]
   1c494:	ldr	r4, [sp, #88]	; 0x58
   1c498:	adds	r2, r2, #4
   1c49c:	adc	r3, r3, #0
   1c4a0:	str	r4, [sp]
   1c4a4:	bl	11284 <fseeko64@plt>
   1c4a8:	cmp	r0, #0
   1c4ac:	beq	1c0fc <ftello64@plt+0xadb8>
   1c4b0:	movw	r1, #10608	; 0x2970
   1c4b4:	mov	r0, #11
   1c4b8:	movt	r1, #2
   1c4bc:	bl	123cc <ftello64@plt+0x1088>
   1c4c0:	b	1c0fc <ftello64@plt+0xadb8>
   1c4c4:	bl	110b0 <free@plt>
   1c4c8:	mov	r0, fp
   1c4cc:	bl	110b0 <free@plt>
   1c4d0:	mov	r0, #3
   1c4d4:	b	1bf7c <ftello64@plt+0xac38>
   1c4d8:	ldr	r5, [sp, #80]	; 0x50
   1c4dc:	mov	r3, #1
   1c4e0:	str	r3, [r5]
   1c4e4:	bl	11344 <ftello64@plt>
   1c4e8:	ldrd	r2, [sp, #32]
   1c4ec:	mov	ip, #0
   1c4f0:	ldr	r0, [sl]
   1c4f4:	adds	r2, r2, #24
   1c4f8:	str	ip, [sp]
   1c4fc:	adc	r3, r3, #0
   1c500:	bl	11284 <fseeko64@plt>
   1c504:	cmp	r0, #0
   1c508:	beq	1c51c <ftello64@plt+0xb1d8>
   1c50c:	movw	r1, #10608	; 0x2970
   1c510:	mov	r0, #11
   1c514:	movt	r1, #2
   1c518:	bl	123cc <ftello64@plt+0x1088>
   1c51c:	ldr	r0, [sl]
   1c520:	mov	r5, #24
   1c524:	bl	11344 <ftello64@plt>
   1c528:	strd	r0, [sp, #96]	; 0x60
   1c52c:	b	1bcc0 <ftello64@plt+0xa97c>
   1c530:	ldr	r5, [sp, #80]	; 0x50
   1c534:	mov	r3, #1
   1c538:	str	r3, [r5]
   1c53c:	bl	11344 <ftello64@plt>
   1c540:	ldrd	r2, [sp, #32]
   1c544:	ldr	ip, [sp, #88]	; 0x58
   1c548:	adds	r2, r2, #16
   1c54c:	ldr	r0, [sl]
   1c550:	adc	r3, r3, #0
   1c554:	str	ip, [sp]
   1c558:	bl	11284 <fseeko64@plt>
   1c55c:	cmp	r0, #0
   1c560:	beq	1c574 <ftello64@plt+0xb230>
   1c564:	movw	r1, #10608	; 0x2970
   1c568:	mov	r0, #11
   1c56c:	movt	r1, #2
   1c570:	bl	123cc <ftello64@plt+0x1088>
   1c574:	ldr	r0, [sl]
   1c578:	mov	r5, #16
   1c57c:	bl	11344 <ftello64@plt>
   1c580:	strd	r0, [sp, #96]	; 0x60
   1c584:	b	1bcc0 <ftello64@plt+0xa97c>
   1c588:	cmp	r0, #0
   1c58c:	bxeq	lr
   1c590:	ldrb	r3, [r0]
   1c594:	cmp	r3, #0
   1c598:	bne	1c5ac <ftello64@plt+0xb268>
   1c59c:	b	1c5bc <ftello64@plt+0xb278>
   1c5a0:	ldrb	r3, [r0, #1]!
   1c5a4:	cmp	r3, #0
   1c5a8:	beq	1c5bc <ftello64@plt+0xb278>
   1c5ac:	tst	r3, #128	; 0x80
   1c5b0:	beq	1c5a0 <ftello64@plt+0xb25c>
   1c5b4:	mov	r0, #0
   1c5b8:	bx	lr
   1c5bc:	mov	r0, #1
   1c5c0:	bx	lr
   1c5c4:	push	{r4, r5, r6, r7, lr}
   1c5c8:	movw	r7, #17336	; 0x43b8
   1c5cc:	movt	r7, #3
   1c5d0:	sub	sp, sp, #36	; 0x24
   1c5d4:	cmp	r0, #0
   1c5d8:	mov	r2, #0
   1c5dc:	ldr	r3, [r7]
   1c5e0:	str	r2, [sp, #16]
   1c5e4:	str	r3, [sp, #28]
   1c5e8:	beq	1c6ac <ftello64@plt+0xb368>
   1c5ec:	lsrs	r2, r0, #8
   1c5f0:	strb	r0, [sp, #16]
   1c5f4:	beq	1c6b4 <ftello64@plt+0xb370>
   1c5f8:	lsrs	r3, r0, #16
   1c5fc:	strb	r2, [sp, #17]
   1c600:	beq	1c6bc <ftello64@plt+0xb378>
   1c604:	lsrs	r0, r0, #24
   1c608:	strb	r3, [sp, #18]
   1c60c:	beq	1c6c4 <ftello64@plt+0xb380>
   1c610:	mov	r4, #4
   1c614:	strb	r0, [sp, #19]
   1c618:	mov	r0, #16
   1c61c:	bl	111ac <malloc@plt>
   1c620:	subs	r5, r0, #0
   1c624:	beq	1c6cc <ftello64@plt+0xb388>
   1c628:	cmp	r4, #2
   1c62c:	mov	r3, #35	; 0x23
   1c630:	strh	r3, [r5]
   1c634:	add	r6, sp, #16
   1c638:	movwle	r3, #10732	; 0x29ec
   1c63c:	movwgt	r3, #10736	; 0x29f0
   1c640:	movtle	r3, #2
   1c644:	movtgt	r3, #2
   1c648:	movle	r4, #1
   1c64c:	movgt	r4, #2
   1c650:	ldrh	r3, [r3]
   1c654:	strh	r3, [r5, #1]
   1c658:	ldrb	ip, [r6, r4]
   1c65c:	mov	r1, #1
   1c660:	mov	r2, #7
   1c664:	movw	r3, #10740	; 0x29f4
   1c668:	add	r0, sp, #8
   1c66c:	movt	r3, #2
   1c670:	str	ip, [sp]
   1c674:	bl	11248 <__sprintf_chk@plt>
   1c678:	mov	r0, r5
   1c67c:	add	r1, sp, #8
   1c680:	mov	r2, #16
   1c684:	bl	1123c <__strcat_chk@plt>
   1c688:	subs	r4, r4, #1
   1c68c:	bpl	1c658 <ftello64@plt+0xb314>
   1c690:	ldr	r2, [sp, #28]
   1c694:	mov	r0, r5
   1c698:	ldr	r3, [r7]
   1c69c:	cmp	r2, r3
   1c6a0:	bne	1c6e0 <ftello64@plt+0xb39c>
   1c6a4:	add	sp, sp, #36	; 0x24
   1c6a8:	pop	{r4, r5, r6, r7, pc}
   1c6ac:	mov	r4, r0
   1c6b0:	b	1c618 <ftello64@plt+0xb2d4>
   1c6b4:	mov	r4, #1
   1c6b8:	b	1c618 <ftello64@plt+0xb2d4>
   1c6bc:	mov	r4, #2
   1c6c0:	b	1c618 <ftello64@plt+0xb2d4>
   1c6c4:	mov	r4, #3
   1c6c8:	b	1c618 <ftello64@plt+0xb2d4>
   1c6cc:	movw	r1, #10704	; 0x29d0
   1c6d0:	mov	r0, #4
   1c6d4:	movt	r1, #2
   1c6d8:	bl	123cc <ftello64@plt+0x1088>
   1c6dc:	b	1c628 <ftello64@plt+0xb2e4>
   1c6e0:	bl	11104 <__stack_chk_fail@plt>
   1c6e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c6e8:	movw	sl, #17336	; 0x43b8
   1c6ec:	movt	sl, #3
   1c6f0:	sub	sp, sp, #28
   1c6f4:	mov	r6, r0
   1c6f8:	ldr	r3, [sl]
   1c6fc:	str	r3, [sp, #20]
   1c700:	bl	11164 <__ctype_get_mb_cur_max@plt>
   1c704:	ldr	r4, [r6]
   1c708:	cmp	r4, #0
   1c70c:	beq	1c728 <ftello64@plt+0xb3e4>
   1c710:	mov	r3, r6
   1c714:	mov	r4, #0
   1c718:	ldr	r2, [r3, #4]!
   1c71c:	add	r4, r4, #1
   1c720:	cmp	r2, #0
   1c724:	bne	1c718 <ftello64@plt+0xb3d4>
   1c728:	cmp	r0, #8
   1c72c:	movlt	r0, #8
   1c730:	mul	r0, r0, r4
   1c734:	add	r0, r0, #1
   1c738:	bl	111ac <malloc@plt>
   1c73c:	subs	r7, r0, #0
   1c740:	beq	1c8b4 <ftello64@plt+0xb570>
   1c744:	mov	r5, #0
   1c748:	mov	r1, #97	; 0x61
   1c74c:	strb	r5, [r7]
   1c750:	mov	r0, r5
   1c754:	bl	11074 <wctomb@plt>
   1c758:	cmp	r4, r5
   1c75c:	beq	1c810 <ftello64@plt+0xb4cc>
   1c760:	movw	r8, #23868	; 0x5d3c
   1c764:	movw	r9, #23656	; 0x5c68
   1c768:	movw	r3, #10772	; 0x2a14
   1c76c:	movt	r8, #3
   1c770:	movt	r3, #2
   1c774:	movt	r9, #3
   1c778:	str	r3, [sp, #4]
   1c77c:	b	1c7c0 <ftello64@plt+0xb47c>
   1c780:	cmp	r0, #1
   1c784:	bne	1c794 <ftello64@plt+0xb450>
   1c788:	ldrsb	r3, [sp, #8]
   1c78c:	cmp	r3, #0
   1c790:	bge	1c858 <ftello64@plt+0xb514>
   1c794:	ldr	r0, [r6, #-4]
   1c798:	bl	1c5c4 <ftello64@plt+0xb280>
   1c79c:	mov	fp, r0
   1c7a0:	mov	r0, r7
   1c7a4:	mov	r1, fp
   1c7a8:	bl	11158 <strcat@plt>
   1c7ac:	mov	r0, fp
   1c7b0:	bl	110b0 <free@plt>
   1c7b4:	add	r5, r5, #1
   1c7b8:	cmp	r5, r4
   1c7bc:	beq	1c810 <ftello64@plt+0xb4cc>
   1c7c0:	add	r0, sp, #8
   1c7c4:	ldr	r1, [r6], #4
   1c7c8:	mov	r2, #9
   1c7cc:	bl	11290 <__wctomb_chk@plt>
   1c7d0:	ldr	r3, [r8]
   1c7d4:	cmp	r3, #0
   1c7d8:	bne	1c780 <ftello64@plt+0xb43c>
   1c7dc:	cmp	r0, #0
   1c7e0:	bgt	1c858 <ftello64@plt+0xb514>
   1c7e4:	ldr	r3, [r9]
   1c7e8:	cmp	r3, #0
   1c7ec:	beq	1c86c <ftello64@plt+0xb528>
   1c7f0:	mov	r0, r7
   1c7f4:	add	r5, r5, #1
   1c7f8:	bl	11218 <strlen@plt>
   1c7fc:	ldr	r2, [sp, #4]
   1c800:	cmp	r5, r4
   1c804:	ldrh	r3, [r2]
   1c808:	strh	r3, [r7, r0]
   1c80c:	bne	1c7c0 <ftello64@plt+0xb47c>
   1c810:	mov	r0, r7
   1c814:	bl	11218 <strlen@plt>
   1c818:	add	r0, r0, #1
   1c81c:	bl	111ac <malloc@plt>
   1c820:	subs	r4, r0, #0
   1c824:	beq	1c898 <ftello64@plt+0xb554>
   1c828:	mov	r1, r7
   1c82c:	mov	r0, r4
   1c830:	bl	11170 <strcpy@plt>
   1c834:	mov	r0, r7
   1c838:	bl	110b0 <free@plt>
   1c83c:	ldr	r2, [sp, #20]
   1c840:	ldr	r3, [sl]
   1c844:	mov	r0, r4
   1c848:	cmp	r2, r3
   1c84c:	bne	1c8c8 <ftello64@plt+0xb584>
   1c850:	add	sp, sp, #28
   1c854:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c858:	mov	r2, r0
   1c85c:	add	r1, sp, #8
   1c860:	mov	r0, r7
   1c864:	bl	112fc <strncat@plt>
   1c868:	b	1c7b4 <ftello64@plt+0xb470>
   1c86c:	ldr	r0, [r6, #-4]
   1c870:	bl	1c5c4 <ftello64@plt+0xb280>
   1c874:	mov	r3, r0
   1c878:	mov	r0, r7
   1c87c:	mov	r1, r3
   1c880:	str	r3, [sp]
   1c884:	bl	11158 <strcat@plt>
   1c888:	ldr	r3, [sp]
   1c88c:	mov	r0, r3
   1c890:	bl	110b0 <free@plt>
   1c894:	b	1c7b4 <ftello64@plt+0xb470>
   1c898:	mov	r0, r7
   1c89c:	bl	110b0 <free@plt>
   1c8a0:	movw	r1, #10748	; 0x29fc
   1c8a4:	mov	r0, #4
   1c8a8:	movt	r1, #2
   1c8ac:	bl	123cc <ftello64@plt+0x1088>
   1c8b0:	b	1c828 <ftello64@plt+0xb4e4>
   1c8b4:	movw	r1, #10748	; 0x29fc
   1c8b8:	mov	r0, #4
   1c8bc:	movt	r1, #2
   1c8c0:	bl	123cc <ftello64@plt+0x1088>
   1c8c4:	b	1c744 <ftello64@plt+0xb400>
   1c8c8:	bl	11104 <__stack_chk_fail@plt>
   1c8cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c8d0:	movw	r8, #17336	; 0x43b8
   1c8d4:	movt	r8, #3
   1c8d8:	ldr	r5, [r0]
   1c8dc:	sub	sp, sp, #16
   1c8e0:	mov	r7, r0
   1c8e4:	ldr	r3, [r8]
   1c8e8:	cmp	r5, #0
   1c8ec:	str	r3, [sp, #12]
   1c8f0:	beq	1ca08 <ftello64@plt+0xb6c4>
   1c8f4:	mov	r3, r0
   1c8f8:	mov	r5, #0
   1c8fc:	ldr	r2, [r3, #4]!
   1c900:	add	r5, r5, #1
   1c904:	cmp	r2, #0
   1c908:	bne	1c8fc <ftello64@plt+0xb5b8>
   1c90c:	lsl	r0, r5, #3
   1c910:	add	r0, r0, #1
   1c914:	bl	111ac <malloc@plt>
   1c918:	subs	r9, r0, #0
   1c91c:	beq	1ca10 <ftello64@plt+0xb6cc>
   1c920:	cmp	r5, #0
   1c924:	mov	r6, #0
   1c928:	subne	r7, r7, #4
   1c92c:	strb	r6, [r9]
   1c930:	movne	sl, r6
   1c934:	bne	1c968 <ftello64@plt+0xb624>
   1c938:	b	1c9ac <ftello64@plt+0xb668>
   1c93c:	mov	r0, r4
   1c940:	add	r6, r6, #1
   1c944:	bl	1c5c4 <ftello64@plt+0xb280>
   1c948:	mov	r4, r0
   1c94c:	mov	r0, r9
   1c950:	mov	r1, r4
   1c954:	bl	11158 <strcat@plt>
   1c958:	mov	r0, r4
   1c95c:	bl	110b0 <free@plt>
   1c960:	cmp	r6, r5
   1c964:	beq	1c9ac <ftello64@plt+0xb668>
   1c968:	ldr	r4, [r7, #4]!
   1c96c:	cmp	r4, #127	; 0x7f
   1c970:	bhi	1c93c <ftello64@plt+0xb5f8>
   1c974:	bl	111f4 <__ctype_b_loc@plt>
   1c978:	lsl	r3, r4, #1
   1c97c:	ldr	r2, [r0]
   1c980:	ldrh	r3, [r2, r3]
   1c984:	tst	r3, #16384	; 0x4000
   1c988:	beq	1c93c <ftello64@plt+0xb5f8>
   1c98c:	mov	r0, r9
   1c990:	mov	r1, sp
   1c994:	add	r6, r6, #1
   1c998:	strb	r4, [sp]
   1c99c:	strb	sl, [sp, #1]
   1c9a0:	bl	11158 <strcat@plt>
   1c9a4:	cmp	r6, r5
   1c9a8:	bne	1c968 <ftello64@plt+0xb624>
   1c9ac:	mov	r0, r9
   1c9b0:	bl	11218 <strlen@plt>
   1c9b4:	add	r0, r0, #1
   1c9b8:	bl	111ac <malloc@plt>
   1c9bc:	subs	r4, r0, #0
   1c9c0:	beq	1c9f4 <ftello64@plt+0xb6b0>
   1c9c4:	mov	r1, r9
   1c9c8:	mov	r0, r4
   1c9cc:	bl	11170 <strcpy@plt>
   1c9d0:	mov	r0, r9
   1c9d4:	bl	110b0 <free@plt>
   1c9d8:	ldr	r2, [sp, #12]
   1c9dc:	ldr	r3, [r8]
   1c9e0:	mov	r0, r4
   1c9e4:	cmp	r2, r3
   1c9e8:	bne	1ca24 <ftello64@plt+0xb6e0>
   1c9ec:	add	sp, sp, #16
   1c9f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c9f4:	movw	r1, #10776	; 0x2a18
   1c9f8:	mov	r0, #4
   1c9fc:	movt	r1, #2
   1ca00:	bl	123cc <ftello64@plt+0x1088>
   1ca04:	b	1c9c4 <ftello64@plt+0xb680>
   1ca08:	mov	r0, #1
   1ca0c:	b	1c914 <ftello64@plt+0xb5d0>
   1ca10:	movw	r1, #10776	; 0x2a18
   1ca14:	mov	r0, #4
   1ca18:	movt	r1, #2
   1ca1c:	bl	123cc <ftello64@plt+0x1088>
   1ca20:	b	1c920 <ftello64@plt+0xb5dc>
   1ca24:	bl	11104 <__stack_chk_fail@plt>
   1ca28:	push	{r3, r4, r5, lr}
   1ca2c:	mov	r4, r0
   1ca30:	bl	11218 <strlen@plt>
   1ca34:	lsl	r0, r0, #1
   1ca38:	add	r0, r0, #1
   1ca3c:	bl	111ac <malloc@plt>
   1ca40:	subs	r5, r0, #0
   1ca44:	beq	1cad4 <ftello64@plt+0xb790>
   1ca48:	mov	ip, r4
   1ca4c:	mov	r3, r5
   1ca50:	mov	r4, #94	; 0x5e
   1ca54:	b	1ca78 <ftello64@plt+0xb734>
   1ca58:	cmp	r2, #31
   1ca5c:	strbls	r4, [lr], #2
   1ca60:	strbhi	r2, [r3]
   1ca64:	addhi	r3, r3, #1
   1ca68:	ldrbls	r2, [ip, #-1]
   1ca6c:	addls	r2, r2, #64	; 0x40
   1ca70:	strbls	r2, [r3, #1]
   1ca74:	movls	r3, lr
   1ca78:	ldrb	r2, [ip], #1
   1ca7c:	mov	lr, r3
   1ca80:	cmp	r2, #0
   1ca84:	bne	1ca58 <ftello64@plt+0xb714>
   1ca88:	strb	r2, [r3]
   1ca8c:	mov	r0, r5
   1ca90:	bl	11218 <strlen@plt>
   1ca94:	add	r0, r0, #1
   1ca98:	bl	111ac <malloc@plt>
   1ca9c:	subs	r4, r0, #0
   1caa0:	beq	1cac0 <ftello64@plt+0xb77c>
   1caa4:	mov	r1, r5
   1caa8:	mov	r0, r4
   1caac:	bl	11170 <strcpy@plt>
   1cab0:	mov	r0, r5
   1cab4:	bl	110b0 <free@plt>
   1cab8:	mov	r0, r4
   1cabc:	pop	{r3, r4, r5, pc}
   1cac0:	movw	r1, #10800	; 0x2a30
   1cac4:	mov	r0, #4
   1cac8:	movt	r1, #2
   1cacc:	bl	123cc <ftello64@plt+0x1088>
   1cad0:	b	1caa4 <ftello64@plt+0xb760>
   1cad4:	movw	r1, #10800	; 0x2a30
   1cad8:	mov	r0, #4
   1cadc:	movt	r1, #2
   1cae0:	bl	123cc <ftello64@plt+0x1088>
   1cae4:	b	1ca48 <ftello64@plt+0xb704>
   1cae8:	push	{r3, r4, r5, lr}
   1caec:	mov	r5, r0
   1caf0:	bl	11164 <__ctype_get_mb_cur_max@plt>
   1caf4:	mov	r1, r5
   1caf8:	mov	r2, r0
   1cafc:	mov	r0, #0
   1cb00:	bl	112cc <mbstowcs@plt>
   1cb04:	cmn	r0, #1
   1cb08:	beq	1cb98 <ftello64@plt+0xb854>
   1cb0c:	add	r0, r0, #1
   1cb10:	lsl	r0, r0, #2
   1cb14:	bl	111ac <malloc@plt>
   1cb18:	subs	r4, r0, #0
   1cb1c:	beq	1cba8 <ftello64@plt+0xb864>
   1cb20:	mov	r0, r5
   1cb24:	bl	11218 <strlen@plt>
   1cb28:	mov	r1, r5
   1cb2c:	add	r2, r0, #1
   1cb30:	mov	r0, r4
   1cb34:	bl	112cc <mbstowcs@plt>
   1cb38:	mov	r2, #0
   1cb3c:	add	r3, r0, #1
   1cb40:	str	r2, [r4, r0, lsl #2]
   1cb44:	lsl	r0, r3, #2
   1cb48:	bl	111ac <malloc@plt>
   1cb4c:	subs	r5, r0, #0
   1cb50:	beq	1cbbc <ftello64@plt+0xb878>
   1cb54:	ldr	r3, [r4]
   1cb58:	cmp	r3, #0
   1cb5c:	str	r3, [r5]
   1cb60:	beq	1cba0 <ftello64@plt+0xb85c>
   1cb64:	add	r3, r5, #4
   1cb68:	mov	r1, r4
   1cb6c:	ldr	r2, [r1, #4]!
   1cb70:	mov	ip, r3
   1cb74:	cmp	r2, #0
   1cb78:	str	r2, [r3], #4
   1cb7c:	bne	1cb6c <ftello64@plt+0xb828>
   1cb80:	mov	r0, r4
   1cb84:	mov	r3, #0
   1cb88:	str	r3, [ip]
   1cb8c:	bl	110b0 <free@plt>
   1cb90:	mov	r0, r5
   1cb94:	pop	{r3, r4, r5, pc}
   1cb98:	mov	r0, #0
   1cb9c:	pop	{r3, r4, r5, pc}
   1cba0:	mov	ip, r5
   1cba4:	b	1cb80 <ftello64@plt+0xb83c>
   1cba8:	movw	r1, #10824	; 0x2a48
   1cbac:	mov	r0, #4
   1cbb0:	movt	r1, #2
   1cbb4:	bl	123cc <ftello64@plt+0x1088>
   1cbb8:	b	1cb20 <ftello64@plt+0xb7dc>
   1cbbc:	movw	r1, #10824	; 0x2a48
   1cbc0:	mov	r0, #4
   1cbc4:	movt	r1, #2
   1cbc8:	bl	123cc <ftello64@plt+0x1088>
   1cbcc:	b	1cb54 <ftello64@plt+0xb810>
   1cbd0:	push	{r3, r4, r5, lr}
   1cbd4:	bl	1cae8 <ftello64@plt+0xb7a4>
   1cbd8:	mov	r5, r0
   1cbdc:	bl	1c8cc <ftello64@plt+0xb588>
   1cbe0:	mov	r4, r0
   1cbe4:	mov	r0, r5
   1cbe8:	bl	110b0 <free@plt>
   1cbec:	mov	r0, r4
   1cbf0:	pop	{r3, r4, r5, pc}
   1cbf4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1cbf8:	movw	r4, #17336	; 0x43b8
   1cbfc:	movt	r4, #3
   1cc00:	sub	sp, sp, #16
   1cc04:	subs	r6, r0, #0
   1cc08:	ldr	r3, [r4]
   1cc0c:	str	r3, [sp, #12]
   1cc10:	beq	1ccb4 <ftello64@plt+0xb970>
   1cc14:	ldr	r0, [r6]
   1cc18:	cmp	r0, #0
   1cc1c:	blt	1ccb4 <ftello64@plt+0xb970>
   1cc20:	mov	r7, r6
   1cc24:	mov	r8, #0
   1cc28:	cmp	r0, #126	; 0x7e
   1cc2c:	bls	1ccd0 <ftello64@plt+0xb98c>
   1cc30:	mov	r2, r0
   1cc34:	mov	r3, #63	; 0x3f
   1cc38:	mov	ip, #128	; 0x80
   1cc3c:	mov	r1, #0
   1cc40:	b	1cc48 <ftello64@plt+0xb904>
   1cc44:	mov	r1, r5
   1cc48:	asr	r3, r3, #1
   1cc4c:	lsr	r2, r2, #6
   1cc50:	bics	r5, r2, r3
   1cc54:	asr	ip, ip, #1
   1cc58:	orr	ip, ip, #128	; 0x80
   1cc5c:	add	r5, r1, #1
   1cc60:	bne	1cc44 <ftello64@plt+0xb900>
   1cc64:	add	r3, r1, r1, lsl #1
   1cc68:	add	r2, r5, r5, lsl #1
   1cc6c:	add	r1, r1, #2
   1cc70:	add	r5, sp, #16
   1cc74:	lsl	r3, r3, #1
   1cc78:	lsl	r2, r2, #1
   1cc7c:	orr	ip, ip, r0, lsr r2
   1cc80:	strb	ip, [r5, #-16]!
   1cc84:	lsr	r2, r0, r3
   1cc88:	sub	r3, r3, #6
   1cc8c:	and	r2, r2, #63	; 0x3f
   1cc90:	cmn	r3, #6
   1cc94:	mvn	r2, r2, lsl #25
   1cc98:	mvn	r2, r2, lsr #25
   1cc9c:	strb	r2, [r5, #1]!
   1cca0:	bne	1cc84 <ftello64@plt+0xb940>
   1cca4:	ldr	r0, [r7, #4]!
   1cca8:	add	r8, r8, r1
   1ccac:	cmp	r0, #0
   1ccb0:	bge	1cc28 <ftello64@plt+0xb8e4>
   1ccb4:	mov	r0, #0
   1ccb8:	ldr	r2, [sp, #12]
   1ccbc:	ldr	r3, [r4]
   1ccc0:	cmp	r2, r3
   1ccc4:	bne	1ce24 <ftello64@plt+0xbae0>
   1ccc8:	add	sp, sp, #16
   1cccc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ccd0:	uxtb	r0, r0
   1ccd4:	strb	r0, [sp]
   1ccd8:	cmp	r0, #0
   1ccdc:	beq	1ccf8 <ftello64@plt+0xb9b4>
   1cce0:	ldr	r0, [r7, #4]!
   1cce4:	mov	r1, #1
   1cce8:	add	r8, r8, r1
   1ccec:	cmp	r0, #0
   1ccf0:	bge	1cc28 <ftello64@plt+0xb8e4>
   1ccf4:	b	1ccb4 <ftello64@plt+0xb970>
   1ccf8:	add	r8, r8, #1
   1ccfc:	mov	r0, r8
   1cd00:	bl	111ac <malloc@plt>
   1cd04:	subs	r7, r0, #0
   1cd08:	beq	1ce10 <ftello64@plt+0xbacc>
   1cd0c:	ldr	r0, [r6]
   1cd10:	cmp	r0, #0
   1cd14:	blt	1ccb4 <ftello64@plt+0xb970>
   1cd18:	adds	r9, r7, #0
   1cd1c:	mov	r5, #0
   1cd20:	movne	r9, #1
   1cd24:	cmp	r0, #126	; 0x7e
   1cd28:	strbls	r0, [sp]
   1cd2c:	movls	sl, #1
   1cd30:	bls	1cdac <ftello64@plt+0xba68>
   1cd34:	mov	r2, r0
   1cd38:	mov	r3, #63	; 0x3f
   1cd3c:	mov	ip, #128	; 0x80
   1cd40:	mov	r1, #0
   1cd44:	b	1cd4c <ftello64@plt+0xba08>
   1cd48:	mov	r1, sl
   1cd4c:	asr	r3, r3, #1
   1cd50:	lsr	r2, r2, #6
   1cd54:	bics	sl, r2, r3
   1cd58:	asr	ip, ip, #1
   1cd5c:	orr	ip, ip, #128	; 0x80
   1cd60:	add	sl, r1, #1
   1cd64:	bne	1cd48 <ftello64@plt+0xba04>
   1cd68:	add	r3, r1, r1, lsl #1
   1cd6c:	add	r2, sl, sl, lsl #1
   1cd70:	add	r1, r1, #2
   1cd74:	add	sl, sp, #16
   1cd78:	lsl	r3, r3, #1
   1cd7c:	lsl	r2, r2, #1
   1cd80:	orr	ip, ip, r0, lsr r2
   1cd84:	strb	ip, [sl, #-16]!
   1cd88:	lsr	r2, r0, r3
   1cd8c:	sub	r3, r3, #6
   1cd90:	and	r2, r2, #63	; 0x3f
   1cd94:	cmn	r3, #6
   1cd98:	mvn	r2, r2, lsl #25
   1cd9c:	mvn	r2, r2, lsr #25
   1cda0:	strb	r2, [sl, #1]!
   1cda4:	bne	1cd88 <ftello64@plt+0xba44>
   1cda8:	mov	sl, r1
   1cdac:	cmp	r8, r5
   1cdb0:	movle	r3, #0
   1cdb4:	andgt	r3, r9, #1
   1cdb8:	cmp	r3, #0
   1cdbc:	bne	1cddc <ftello64@plt+0xba98>
   1cdc0:	cmp	sl, #1
   1cdc4:	beq	1cdfc <ftello64@plt+0xbab8>
   1cdc8:	ldr	r0, [r6, #4]!
   1cdcc:	add	r5, r5, sl
   1cdd0:	cmp	r0, #0
   1cdd4:	bge	1cd24 <ftello64@plt+0xb9e0>
   1cdd8:	b	1ccb4 <ftello64@plt+0xb970>
   1cddc:	rsb	r2, r5, r8
   1cde0:	add	r0, r7, r5
   1cde4:	cmp	r2, sl
   1cde8:	movge	r2, sl
   1cdec:	mov	r1, sp
   1cdf0:	bl	11254 <strncpy@plt>
   1cdf4:	cmp	sl, #1
   1cdf8:	bne	1cdc8 <ftello64@plt+0xba84>
   1cdfc:	ldrb	r3, [sp]
   1ce00:	cmp	r3, #0
   1ce04:	bne	1cdc8 <ftello64@plt+0xba84>
   1ce08:	mov	r0, r7
   1ce0c:	b	1ccb8 <ftello64@plt+0xb974>
   1ce10:	movw	r1, #10848	; 0x2a60
   1ce14:	mov	r0, #4
   1ce18:	movt	r1, #2
   1ce1c:	bl	123cc <ftello64@plt+0x1088>
   1ce20:	b	1cd0c <ftello64@plt+0xb9c8>
   1ce24:	bl	11104 <__stack_chk_fail@plt>
   1ce28:	push	{r3, r4, r5, lr}
   1ce2c:	bl	1cae8 <ftello64@plt+0xb7a4>
   1ce30:	mov	r5, r0
   1ce34:	bl	1cbf4 <ftello64@plt+0xb8b0>
   1ce38:	mov	r4, r0
   1ce3c:	mov	r0, r5
   1ce40:	bl	110b0 <free@plt>
   1ce44:	mov	r0, r4
   1ce48:	pop	{r3, r4, r5, pc}
   1ce4c:	push	{r3, r4, r5, r6, r7, lr}
   1ce50:	subs	r4, r0, #0
   1ce54:	beq	1d094 <ftello64@plt+0xbd50>
   1ce58:	mov	r2, r4
   1ce5c:	mov	r5, #0
   1ce60:	mov	r6, #127	; 0x7f
   1ce64:	ldrb	ip, [r2]
   1ce68:	cmp	ip, #127	; 0x7f
   1ce6c:	mov	r1, ip
   1ce70:	bls	1cec0 <ftello64@plt+0xbb7c>
   1ce74:	cmp	ip, #191	; 0xbf
   1ce78:	bls	1ceb8 <ftello64@plt+0xbb74>
   1ce7c:	cmp	ip, #223	; 0xdf
   1ce80:	bls	1cee8 <ftello64@plt+0xbba4>
   1ce84:	cmp	ip, #239	; 0xef
   1ce88:	bls	1cf48 <ftello64@plt+0xbc04>
   1ce8c:	cmp	ip, #247	; 0xf7
   1ce90:	bls	1cf50 <ftello64@plt+0xbc0c>
   1ce94:	cmp	ip, #251	; 0xfb
   1ce98:	bls	1cf58 <ftello64@plt+0xbc14>
   1ce9c:	cmp	ip, #253	; 0xfd
   1cea0:	bhi	1ceb8 <ftello64@plt+0xbb74>
   1cea4:	ldrb	r3, [r2, #1]
   1cea8:	mov	r1, #6
   1ceac:	eor	r3, r3, #128	; 0x80
   1ceb0:	cmp	r3, #63	; 0x3f
   1ceb4:	bls	1cefc <ftello64@plt+0xbbb8>
   1ceb8:	mov	r0, #0
   1cebc:	pop	{r3, r4, r5, r6, r7, pc}
   1cec0:	add	r2, r2, #1
   1cec4:	cmn	r1, #1
   1cec8:	beq	1ceb8 <ftello64@plt+0xbb74>
   1cecc:	cmp	r1, #0
   1ced0:	beq	1cf60 <ftello64@plt+0xbc1c>
   1ced4:	cmp	r2, #0
   1ced8:	add	r5, r5, #1
   1cedc:	bne	1ce64 <ftello64@plt+0xbb20>
   1cee0:	mov	r0, r2
   1cee4:	pop	{r3, r4, r5, r6, r7, pc}
   1cee8:	mov	r1, #2
   1ceec:	ldrb	r3, [r2, #1]
   1cef0:	eor	r3, r3, #128	; 0x80
   1cef4:	cmp	r3, #63	; 0x3f
   1cef8:	bhi	1ceb8 <ftello64@plt+0xbb74>
   1cefc:	mov	r3, #1
   1cf00:	b	1cf14 <ftello64@plt+0xbbd0>
   1cf04:	ldrb	r0, [r2, r3]
   1cf08:	eor	r0, r0, #128	; 0x80
   1cf0c:	cmp	r0, #63	; 0x3f
   1cf10:	bhi	1ceb8 <ftello64@plt+0xbb74>
   1cf14:	add	r3, r3, #1
   1cf18:	cmp	r3, r1
   1cf1c:	blt	1cf04 <ftello64@plt+0xbbc0>
   1cf20:	add	r3, r2, #1
   1cf24:	sub	r2, r1, #1
   1cf28:	add	r2, r3, r2
   1cf2c:	and	r1, ip, r6, asr r1
   1cf30:	ldrb	r0, [r3], #1
   1cf34:	cmp	r2, r3
   1cf38:	and	r0, r0, #63	; 0x3f
   1cf3c:	orr	r1, r0, r1, lsl #6
   1cf40:	bne	1cf30 <ftello64@plt+0xbbec>
   1cf44:	b	1cec4 <ftello64@plt+0xbb80>
   1cf48:	mov	r1, #3
   1cf4c:	b	1ceec <ftello64@plt+0xbba8>
   1cf50:	mov	r1, #4
   1cf54:	b	1ceec <ftello64@plt+0xbba8>
   1cf58:	mov	r1, #5
   1cf5c:	b	1ceec <ftello64@plt+0xbba8>
   1cf60:	add	r0, r5, #2
   1cf64:	lsl	r0, r0, #2
   1cf68:	bl	111ac <malloc@plt>
   1cf6c:	subs	r6, r0, #0
   1cf70:	beq	1d080 <ftello64@plt+0xbd3c>
   1cf74:	mov	r2, #0
   1cf78:	mov	r0, #127	; 0x7f
   1cf7c:	ldrb	r7, [r4]
   1cf80:	cmp	r7, #127	; 0x7f
   1cf84:	mov	r1, r7
   1cf88:	bls	1d058 <ftello64@plt+0xbd14>
   1cf8c:	cmp	r7, #191	; 0xbf
   1cf90:	bls	1d050 <ftello64@plt+0xbd0c>
   1cf94:	cmp	r7, #223	; 0xdf
   1cf98:	bls	1d060 <ftello64@plt+0xbd1c>
   1cf9c:	cmp	r7, #239	; 0xef
   1cfa0:	bls	1d068 <ftello64@plt+0xbd24>
   1cfa4:	cmp	r7, #247	; 0xf7
   1cfa8:	bls	1d070 <ftello64@plt+0xbd2c>
   1cfac:	cmp	r7, #251	; 0xfb
   1cfb0:	bls	1d078 <ftello64@plt+0xbd34>
   1cfb4:	cmp	r7, #253	; 0xfd
   1cfb8:	bhi	1d050 <ftello64@plt+0xbd0c>
   1cfbc:	mov	r1, #6
   1cfc0:	ldrb	r3, [r4, #1]
   1cfc4:	eor	r3, r3, #128	; 0x80
   1cfc8:	cmp	r3, #63	; 0x3f
   1cfcc:	bhi	1d050 <ftello64@plt+0xbd0c>
   1cfd0:	mov	r3, #1
   1cfd4:	b	1cfe8 <ftello64@plt+0xbca4>
   1cfd8:	ldrb	ip, [r4, r3]
   1cfdc:	eor	ip, ip, #128	; 0x80
   1cfe0:	cmp	ip, #63	; 0x3f
   1cfe4:	bhi	1d050 <ftello64@plt+0xbd0c>
   1cfe8:	add	r3, r3, #1
   1cfec:	cmp	r3, r1
   1cff0:	blt	1cfd8 <ftello64@plt+0xbc94>
   1cff4:	add	r3, r4, #1
   1cff8:	sub	r4, r1, #1
   1cffc:	add	r4, r3, r4
   1d000:	and	r1, r7, r0, asr r1
   1d004:	ldrb	ip, [r3], #1
   1d008:	cmp	r3, r4
   1d00c:	and	ip, ip, #63	; 0x3f
   1d010:	orr	r1, ip, r1, lsl #6
   1d014:	bne	1d004 <ftello64@plt+0xbcc0>
   1d018:	cmn	r1, #1
   1d01c:	beq	1d050 <ftello64@plt+0xbd0c>
   1d020:	cmp	r2, r5
   1d024:	movgt	r3, #0
   1d028:	movle	r3, #1
   1d02c:	cmp	r6, #0
   1d030:	moveq	r3, #0
   1d034:	cmp	r3, #0
   1d038:	strne	r1, [r6, r2, lsl #2]
   1d03c:	cmp	r1, #0
   1d040:	beq	1d050 <ftello64@plt+0xbd0c>
   1d044:	cmp	r4, #0
   1d048:	add	r2, r2, #1
   1d04c:	bne	1cf7c <ftello64@plt+0xbc38>
   1d050:	mov	r0, r6
   1d054:	pop	{r3, r4, r5, r6, r7, pc}
   1d058:	add	r4, r4, #1
   1d05c:	b	1d018 <ftello64@plt+0xbcd4>
   1d060:	mov	r1, #2
   1d064:	b	1cfc0 <ftello64@plt+0xbc7c>
   1d068:	mov	r1, #3
   1d06c:	b	1cfc0 <ftello64@plt+0xbc7c>
   1d070:	mov	r1, #4
   1d074:	b	1cfc0 <ftello64@plt+0xbc7c>
   1d078:	mov	r1, #5
   1d07c:	b	1cfc0 <ftello64@plt+0xbc7c>
   1d080:	movw	r1, #10868	; 0x2a74
   1d084:	mov	r0, #4
   1d088:	movt	r1, #2
   1d08c:	bl	123cc <ftello64@plt+0x1088>
   1d090:	b	1cf74 <ftello64@plt+0xbc30>
   1d094:	mov	r0, r4
   1d098:	pop	{r3, r4, r5, r6, r7, pc}
   1d09c:	push	{r3, r4, r5, lr}
   1d0a0:	bl	1ce4c <ftello64@plt+0xbb08>
   1d0a4:	mov	r4, r0
   1d0a8:	bl	1c6e4 <ftello64@plt+0xb3a0>
   1d0ac:	cmp	r4, #0
   1d0b0:	mov	r5, r0
   1d0b4:	beq	1d0c0 <ftello64@plt+0xbd7c>
   1d0b8:	mov	r0, r4
   1d0bc:	bl	110b0 <free@plt>
   1d0c0:	mov	r0, r5
   1d0c4:	pop	{r3, r4, r5, pc}
   1d0c8:	push	{r3, r4, r5, lr}
   1d0cc:	bl	1ce4c <ftello64@plt+0xbb08>
   1d0d0:	mov	r5, r0
   1d0d4:	bl	1c8cc <ftello64@plt+0xb588>
   1d0d8:	mov	r4, r0
   1d0dc:	mov	r0, r5
   1d0e0:	bl	110b0 <free@plt>
   1d0e4:	mov	r0, r4
   1d0e8:	pop	{r3, r4, r5, pc}
   1d0ec:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d0f0:	subs	r9, r0, #0
   1d0f4:	mov	r8, r1
   1d0f8:	beq	1d254 <ftello64@plt+0xbf10>
   1d0fc:	ldr	r5, [r9]
   1d100:	cmp	r5, #0
   1d104:	beq	1d234 <ftello64@plt+0xbef0>
   1d108:	cmp	r1, #0
   1d10c:	movne	r0, #0
   1d110:	moveq	r0, #1
   1d114:	blt	1d234 <ftello64@plt+0xbef0>
   1d118:	mov	r2, r9
   1d11c:	mov	r3, #0
   1d120:	b	1d138 <ftello64@plt+0xbdf4>
   1d124:	cmp	r8, r3
   1d128:	movle	r1, r0
   1d12c:	orrgt	r1, r0, #1
   1d130:	cmp	r1, #0
   1d134:	beq	1d148 <ftello64@plt+0xbe04>
   1d138:	ldr	r1, [r2, #4]!
   1d13c:	add	r3, r3, #1
   1d140:	cmp	r1, #0
   1d144:	bne	1d124 <ftello64@plt+0xbde0>
   1d148:	add	r3, r3, #1
   1d14c:	lsl	r0, r3, #2
   1d150:	bl	111ac <malloc@plt>
   1d154:	subs	r7, r0, #0
   1d158:	beq	1d23c <ftello64@plt+0xbef8>
   1d15c:	cmp	r5, #0
   1d160:	beq	1d220 <ftello64@plt+0xbedc>
   1d164:	cmp	r8, #0
   1d168:	mov	fp, #0
   1d16c:	movne	sl, #0
   1d170:	moveq	sl, #1
   1d174:	blt	1d224 <ftello64@plt+0xbee0>
   1d178:	add	r6, r9, #4
   1d17c:	mov	r4, fp
   1d180:	b	1d1b8 <ftello64@plt+0xbe74>
   1d184:	ldr	r1, [r9]
   1d188:	mov	r9, r6
   1d18c:	bl	11170 <strcpy@plt>
   1d190:	ldr	r5, [r6], #4
   1d194:	add	r4, r4, #1
   1d198:	cmp	r5, #0
   1d19c:	lsl	fp, r4, #2
   1d1a0:	beq	1d224 <ftello64@plt+0xbee0>
   1d1a4:	cmp	r8, r4
   1d1a8:	movle	r3, sl
   1d1ac:	orrgt	r3, sl, #1
   1d1b0:	cmp	r3, #0
   1d1b4:	beq	1d224 <ftello64@plt+0xbee0>
   1d1b8:	mov	r0, r5
   1d1bc:	add	r5, r7, fp
   1d1c0:	bl	11218 <strlen@plt>
   1d1c4:	add	r0, r0, #1
   1d1c8:	bl	111ac <malloc@plt>
   1d1cc:	cmp	r0, #0
   1d1d0:	str	r0, [r7, fp]
   1d1d4:	bne	1d184 <ftello64@plt+0xbe40>
   1d1d8:	cmp	r7, #0
   1d1dc:	beq	1d208 <ftello64@plt+0xbec4>
   1d1e0:	ldr	r0, [r7]
   1d1e4:	cmp	r0, #0
   1d1e8:	movne	fp, r7
   1d1ec:	beq	1d200 <ftello64@plt+0xbebc>
   1d1f0:	bl	110b0 <free@plt>
   1d1f4:	ldr	r0, [fp, #4]!
   1d1f8:	cmp	r0, #0
   1d1fc:	bne	1d1f0 <ftello64@plt+0xbeac>
   1d200:	mov	r0, r7
   1d204:	bl	110b0 <free@plt>
   1d208:	mov	r0, #4
   1d20c:	movw	r1, #10888	; 0x2a88
   1d210:	movt	r1, #2
   1d214:	bl	123cc <ftello64@plt+0x1088>
   1d218:	ldr	r0, [r5]
   1d21c:	b	1d184 <ftello64@plt+0xbe40>
   1d220:	mov	fp, r5
   1d224:	mov	r3, #0
   1d228:	mov	r0, r7
   1d22c:	str	r3, [r7, fp]
   1d230:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d234:	mov	r0, #4
   1d238:	b	1d150 <ftello64@plt+0xbe0c>
   1d23c:	movw	r1, #10888	; 0x2a88
   1d240:	mov	r0, #4
   1d244:	movt	r1, #2
   1d248:	bl	123cc <ftello64@plt+0x1088>
   1d24c:	ldr	r5, [r9]
   1d250:	b	1d15c <ftello64@plt+0xbe18>
   1d254:	mov	r0, r9
   1d258:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d25c:	push	{r4, r5, r6, lr}
   1d260:	subs	r6, r0, #0
   1d264:	beq	1d2a0 <ftello64@plt+0xbf5c>
   1d268:	ldr	r0, [r6]
   1d26c:	cmp	r0, #0
   1d270:	beq	1d2a8 <ftello64@plt+0xbf64>
   1d274:	mov	r5, r6
   1d278:	mov	r4, #0
   1d27c:	bl	110b0 <free@plt>
   1d280:	ldr	r0, [r5, #4]!
   1d284:	add	r4, r4, #1
   1d288:	cmp	r0, #0
   1d28c:	bne	1d27c <ftello64@plt+0xbf38>
   1d290:	mov	r0, r6
   1d294:	bl	110b0 <free@plt>
   1d298:	mov	r0, r4
   1d29c:	pop	{r4, r5, r6, pc}
   1d2a0:	mov	r0, r6
   1d2a4:	pop	{r4, r5, r6, pc}
   1d2a8:	mov	r4, r0
   1d2ac:	b	1d290 <ftello64@plt+0xbf4c>
   1d2b0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d2b4:	subs	r6, r0, #0
   1d2b8:	sub	sp, sp, #20
   1d2bc:	mov	r9, r1
   1d2c0:	mov	sl, r2
   1d2c4:	str	r3, [sp, #8]
   1d2c8:	beq	1d424 <ftello64@plt+0xc0e0>
   1d2cc:	ldr	r8, [r6]
   1d2d0:	cmp	r8, #0
   1d2d4:	moveq	ip, r8
   1d2d8:	beq	1d300 <ftello64@plt+0xbfbc>
   1d2dc:	ldr	ip, [r8]
   1d2e0:	cmp	ip, #0
   1d2e4:	beq	1d300 <ftello64@plt+0xbfbc>
   1d2e8:	mov	r4, r8
   1d2ec:	mov	ip, #0
   1d2f0:	ldr	r5, [r4, #4]!
   1d2f4:	add	ip, ip, #1
   1d2f8:	cmp	r5, #0
   1d2fc:	bne	1d2f0 <ftello64@plt+0xbfac>
   1d300:	cmp	r9, #0
   1d304:	moveq	r0, ip
   1d308:	beq	1d3f8 <ftello64@plt+0xc0b4>
   1d30c:	add	r0, ip, #2
   1d310:	lsl	r0, r0, #2
   1d314:	bl	111ac <malloc@plt>
   1d318:	subs	r5, r0, #0
   1d31c:	beq	1d430 <ftello64@plt+0xc0ec>
   1d320:	cmp	r8, #0
   1d324:	beq	1d40c <ftello64@plt+0xc0c8>
   1d328:	ldr	ip, [r8]
   1d32c:	cmp	ip, #0
   1d330:	beq	1d460 <ftello64@plt+0xc11c>
   1d334:	cmp	sl, #0
   1d338:	ble	1d478 <ftello64@plt+0xc134>
   1d33c:	sub	r1, r5, #4
   1d340:	mov	r2, r8
   1d344:	mov	r4, #0
   1d348:	b	1d354 <ftello64@plt+0xc010>
   1d34c:	cmp	r4, sl
   1d350:	beq	1d36c <ftello64@plt+0xc028>
   1d354:	str	ip, [r1, #4]!
   1d358:	add	r4, r4, #1
   1d35c:	ldr	ip, [r2, #4]!
   1d360:	lsl	r7, r4, #2
   1d364:	cmp	ip, #0
   1d368:	bne	1d34c <ftello64@plt+0xc008>
   1d36c:	add	sl, r7, #4
   1d370:	add	fp, r4, #1
   1d374:	str	r7, [sp, #12]
   1d378:	mov	r0, r9
   1d37c:	bl	11218 <strlen@plt>
   1d380:	add	r0, r0, #1
   1d384:	bl	111ac <malloc@plt>
   1d388:	subs	r2, r0, #0
   1d38c:	beq	1d444 <ftello64@plt+0xc100>
   1d390:	mov	r1, r9
   1d394:	mov	r0, r2
   1d398:	bl	11170 <strcpy@plt>
   1d39c:	ldr	r3, [sp, #12]
   1d3a0:	cmp	r8, #0
   1d3a4:	str	r0, [r5, r3]
   1d3a8:	beq	1d3dc <ftello64@plt+0xc098>
   1d3ac:	ldr	r2, [r8, r7]
   1d3b0:	cmp	r2, #0
   1d3b4:	beq	1d3dc <ftello64@plt+0xc098>
   1d3b8:	sub	r3, fp, #-1073741823	; 0xc0000001
   1d3bc:	add	r4, r8, r4, lsl #2
   1d3c0:	add	r3, r5, r3, lsl #2
   1d3c4:	str	r2, [r3, #4]!
   1d3c8:	add	fp, fp, #1
   1d3cc:	ldr	r2, [r4, #4]!
   1d3d0:	cmp	r2, #0
   1d3d4:	bne	1d3c4 <ftello64@plt+0xc080>
   1d3d8:	lsl	sl, fp, #2
   1d3dc:	ldr	r3, [sp, #8]
   1d3e0:	cmp	r3, #0
   1d3e4:	mov	r3, #0
   1d3e8:	str	r3, [r5, sl]
   1d3ec:	bne	1d400 <ftello64@plt+0xc0bc>
   1d3f0:	mov	r0, fp
   1d3f4:	str	r5, [r6]
   1d3f8:	add	sp, sp, #20
   1d3fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d400:	mov	r0, r8
   1d404:	bl	110b0 <free@plt>
   1d408:	b	1d3f0 <ftello64@plt+0xc0ac>
   1d40c:	mov	r7, r8
   1d410:	mov	sl, #4
   1d414:	str	r8, [sp, #12]
   1d418:	mov	fp, #1
   1d41c:	mov	r4, r8
   1d420:	b	1d378 <ftello64@plt+0xc034>
   1d424:	mov	r0, r6
   1d428:	add	sp, sp, #20
   1d42c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d430:	movw	r1, #10892	; 0x2a8c
   1d434:	mov	r0, #4
   1d438:	movt	r1, #2
   1d43c:	bl	123cc <ftello64@plt+0x1088>
   1d440:	b	1d320 <ftello64@plt+0xbfdc>
   1d444:	movw	r1, #10892	; 0x2a8c
   1d448:	mov	r0, #4
   1d44c:	movt	r1, #2
   1d450:	str	r2, [sp, #4]
   1d454:	bl	123cc <ftello64@plt+0x1088>
   1d458:	ldr	r2, [sp, #4]
   1d45c:	b	1d390 <ftello64@plt+0xc04c>
   1d460:	mov	r7, ip
   1d464:	mov	sl, #4
   1d468:	str	ip, [sp, #12]
   1d46c:	mov	r4, ip
   1d470:	mov	fp, #1
   1d474:	b	1d378 <ftello64@plt+0xc034>
   1d478:	mov	r7, #0
   1d47c:	mov	sl, #4
   1d480:	str	r7, [sp, #12]
   1d484:	mov	r4, r7
   1d488:	mov	fp, #1
   1d48c:	b	1d378 <ftello64@plt+0xc034>
   1d490:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d494:	movw	r7, #17336	; 0x43b8
   1d498:	sub	sp, sp, #140	; 0x8c
   1d49c:	movt	r7, #3
   1d4a0:	cmp	r0, #0
   1d4a4:	ldr	ip, [sp, #176]	; 0xb0
   1d4a8:	str	r7, [sp, #28]
   1d4ac:	str	r0, [sp, #44]	; 0x2c
   1d4b0:	ldr	r0, [r7]
   1d4b4:	ldr	r7, [sp, #180]	; 0xb4
   1d4b8:	str	ip, [sp, #24]
   1d4bc:	str	r3, [sp, #60]	; 0x3c
   1d4c0:	mov	r3, #0
   1d4c4:	str	r7, [sp, #52]	; 0x34
   1d4c8:	str	r3, [ip]
   1d4cc:	ldr	r7, [sp, #188]	; 0xbc
   1d4d0:	ldr	ip, [sp, #184]	; 0xb8
   1d4d4:	str	r1, [sp, #48]	; 0x30
   1d4d8:	str	r2, [sp, #56]	; 0x38
   1d4dc:	str	r0, [sp, #132]	; 0x84
   1d4e0:	str	ip, [sp, #64]	; 0x40
   1d4e4:	str	r7, [sp, #40]	; 0x28
   1d4e8:	beq	1d9d0 <ftello64@plt+0xc68c>
   1d4ec:	ldr	r7, [sp, #44]	; 0x2c
   1d4f0:	ldr	r4, [r7]
   1d4f4:	cmp	r4, #0
   1d4f8:	str	r4, [sp, #76]	; 0x4c
   1d4fc:	beq	1d9d0 <ftello64@plt+0xc68c>
   1d500:	ldr	r2, [r4]
   1d504:	cmp	r2, #0
   1d508:	beq	1d6cc <ftello64@plt+0xc388>
   1d50c:	mov	fp, r3
   1d510:	mov	r3, r4
   1d514:	ldr	r2, [r3, #4]!
   1d518:	add	fp, fp, #1
   1d51c:	cmp	r2, #0
   1d520:	bne	1d514 <ftello64@plt+0xc1d0>
   1d524:	ldr	ip, [sp, #192]	; 0xc0
   1d528:	cmp	fp, #1
   1d52c:	cmple	ip, #0
   1d530:	movne	r2, #0
   1d534:	moveq	r2, #1
   1d538:	beq	1d6c8 <ftello64@plt+0xc384>
   1d53c:	ldr	ip, [sp, #52]	; 0x34
   1d540:	ldr	r7, [sp, #56]	; 0x38
   1d544:	str	r2, [ip]
   1d548:	ldr	r5, [r7]
   1d54c:	ldr	ip, [sp, #64]	; 0x40
   1d550:	ldr	r7, [sp, #60]	; 0x3c
   1d554:	cmn	r5, #1
   1d558:	ldr	r6, [ip]
   1d55c:	ldr	r3, [r7]
   1d560:	beq	1d570 <ftello64@plt+0xc22c>
   1d564:	ldr	ip, [sp, #192]	; 0xc0
   1d568:	orrs	ip, ip, r5
   1d56c:	bne	1da5c <ftello64@plt+0xc718>
   1d570:	ldr	ip, [sp, #40]	; 0x28
   1d574:	mvn	r7, #1
   1d578:	mvn	r6, #0
   1d57c:	str	r6, [ip]
   1d580:	mov	ip, #0
   1d584:	str	ip, [sp, #20]
   1d588:	cmn	r3, #7
   1d58c:	beq	1d888 <ftello64@plt+0xc544>
   1d590:	movw	ip, #16984	; 0x4258
   1d594:	movt	ip, #3
   1d598:	str	ip, [sp, #16]
   1d59c:	movw	ip, #16908	; 0x420c
   1d5a0:	movt	ip, #3
   1d5a4:	str	ip, [sp, #32]
   1d5a8:	ldr	ip, [sp, #16]
   1d5ac:	ldr	r3, [ip]
   1d5b0:	b	1d630 <ftello64@plt+0xc2ec>
   1d5b4:	add	r3, r7, #4
   1d5b8:	cmp	r3, #3
   1d5bc:	bls	1d6f4 <ftello64@plt+0xc3b0>
   1d5c0:	cmn	r7, #6
   1d5c4:	beq	1d6f4 <ftello64@plt+0xc3b0>
   1d5c8:	cmn	r7, #1
   1d5cc:	addeq	r5, r5, #2
   1d5d0:	moveq	r7, #0
   1d5d4:	bne	1d7f8 <ftello64@plt+0xc4b4>
   1d5d8:	cmp	r5, fp
   1d5dc:	bgt	1d698 <ftello64@plt+0xc354>
   1d5e0:	ldr	r8, [r4, r5, lsl #2]
   1d5e4:	add	sl, r4, r5, lsl #2
   1d5e8:	cmp	r8, #0
   1d5ec:	movne	r9, r5
   1d5f0:	beq	1d804 <ftello64@plt+0xc4c0>
   1d5f4:	cmp	r6, #0
   1d5f8:	blt	1d608 <ftello64@plt+0xc2c4>
   1d5fc:	ldr	r3, [r4, r6, lsl #2]
   1d600:	cmp	r3, #0
   1d604:	beq	1dbd0 <ftello64@plt+0xc88c>
   1d608:	ldrb	r3, [r8]
   1d60c:	cmp	r3, #45	; 0x2d
   1d610:	beq	1d798 <ftello64@plt+0xc454>
   1d614:	ldr	ip, [sp, #16]
   1d618:	ldr	r3, [ip]
   1d61c:	cmp	r3, #0
   1d620:	beq	1dbf4 <ftello64@plt+0xc8b0>
   1d624:	cmp	r6, #0
   1d628:	movlt	r6, r5
   1d62c:	add	r5, r5, #1
   1d630:	cmp	r3, #0
   1d634:	bne	1d5b4 <ftello64@plt+0xc270>
   1d638:	cmn	r7, #5
   1d63c:	beq	1d688 <ftello64@plt+0xc344>
   1d640:	cmn	r7, #6
   1d644:	beq	1d688 <ftello64@plt+0xc344>
   1d648:	add	r3, r7, #4
   1d64c:	cmp	r3, #1
   1d650:	bhi	1d5c8 <ftello64@plt+0xc284>
   1d654:	cmn	r7, #3
   1d658:	addeq	r5, r5, #1
   1d65c:	add	r8, r5, #1
   1d660:	ldr	r0, [r4, r8, lsl #2]
   1d664:	lsl	r7, r8, #2
   1d668:	cmp	r0, #0
   1d66c:	beq	1d9e8 <ftello64@plt+0xc6a4>
   1d670:	ldrb	r3, [r0]
   1d674:	cmp	r3, #64	; 0x40
   1d678:	beq	1d990 <ftello64@plt+0xc64c>
   1d67c:	cmp	r3, #45	; 0x2d
   1d680:	bne	1d99c <ftello64@plt+0xc658>
   1d684:	sub	r5, r8, #1
   1d688:	add	r5, r5, #1
   1d68c:	mov	r7, #0
   1d690:	cmp	r5, fp
   1d694:	ble	1d5e0 <ftello64@plt+0xc29c>
   1d698:	ldr	ip, [sp, #44]	; 0x2c
   1d69c:	ldr	r0, [sp, #20]
   1d6a0:	str	r4, [ip]
   1d6a4:	ldr	ip, [sp, #48]	; 0x30
   1d6a8:	str	fp, [ip]
   1d6ac:	ldr	ip, [sp, #64]	; 0x40
   1d6b0:	str	r6, [ip]
   1d6b4:	ldr	ip, [sp, #56]	; 0x38
   1d6b8:	str	r5, [ip]
   1d6bc:	ldr	ip, [sp, #60]	; 0x3c
   1d6c0:	str	r7, [ip]
   1d6c4:	b	1d6d8 <ftello64@plt+0xc394>
   1d6c8:	mov	r2, #1
   1d6cc:	ldr	r7, [sp, #48]	; 0x30
   1d6d0:	mov	r0, #0
   1d6d4:	str	r2, [r7]
   1d6d8:	ldr	r7, [sp, #28]
   1d6dc:	ldr	r2, [sp, #132]	; 0x84
   1d6e0:	ldr	r3, [r7]
   1d6e4:	cmp	r2, r3
   1d6e8:	bne	1e498 <ftello64@plt+0xd154>
   1d6ec:	add	sp, sp, #140	; 0x8c
   1d6f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d6f4:	cmp	r6, #0
   1d6f8:	blt	1d640 <ftello64@plt+0xc2fc>
   1d6fc:	ldr	r8, [r4, r6, lsl #2]
   1d700:	lsl	r9, r6, #2
   1d704:	cmp	r8, #0
   1d708:	beq	1d640 <ftello64@plt+0xc2fc>
   1d70c:	bic	r3, r7, #2
   1d710:	cmn	r3, #3
   1d714:	movne	r3, #0
   1d718:	moveq	r3, #1
   1d71c:	cmp	r6, r5
   1d720:	str	r3, [sp, #36]	; 0x24
   1d724:	bge	1d7e8 <ftello64@plt+0xc4a4>
   1d728:	add	ip, r3, r5
   1d72c:	mov	r2, r6
   1d730:	lsl	sl, ip, #2
   1d734:	cmp	r6, ip
   1d738:	addge	r4, r4, r9
   1d73c:	bge	1d77c <ftello64@plt+0xc438>
   1d740:	mov	r1, r9
   1d744:	mov	r3, r6
   1d748:	str	r2, [sp, #12]
   1d74c:	b	1d758 <ftello64@plt+0xc414>
   1d750:	ldr	r4, [sp, #76]	; 0x4c
   1d754:	mov	r1, r0
   1d758:	add	r0, r1, #4
   1d75c:	add	r3, r3, #1
   1d760:	cmp	r3, ip
   1d764:	ldr	r2, [r4, r0]
   1d768:	str	r2, [r4, r1]
   1d76c:	bne	1d750 <ftello64@plt+0xc40c>
   1d770:	ldr	r4, [sp, #76]	; 0x4c
   1d774:	ldr	r2, [sp, #12]
   1d778:	add	r4, r4, sl
   1d77c:	add	r2, r2, #1
   1d780:	str	r8, [r4]
   1d784:	cmp	r2, r5
   1d788:	ldr	r4, [sp, #76]	; 0x4c
   1d78c:	beq	1d7e8 <ftello64@plt+0xc4a4>
   1d790:	ldr	r8, [r4, r9]
   1d794:	b	1d734 <ftello64@plt+0xc3f0>
   1d798:	ldrb	r3, [r8, #1]
   1d79c:	cmp	r3, #0
   1d7a0:	bne	1d84c <ftello64@plt+0xc508>
   1d7a4:	ldr	ip, [sp, #40]	; 0x28
   1d7a8:	mvn	r3, #0
   1d7ac:	str	r3, [ip]
   1d7b0:	ldr	ip, [sp, #16]
   1d7b4:	ldr	r3, [ip]
   1d7b8:	cmp	r3, #0
   1d7bc:	bne	1d624 <ftello64@plt+0xc2e0>
   1d7c0:	mov	r0, r8
   1d7c4:	bl	11218 <strlen@plt>
   1d7c8:	add	r0, r0, #1
   1d7cc:	bl	111ac <malloc@plt>
   1d7d0:	ldr	r7, [sp, #24]
   1d7d4:	cmp	r0, #0
   1d7d8:	str	r0, [r7]
   1d7dc:	beq	1e7f8 <ftello64@plt+0xd4b4>
   1d7e0:	mov	r1, r8
   1d7e4:	b	1dde0 <ftello64@plt+0xca9c>
   1d7e8:	ldr	ip, [sp, #36]	; 0x24
   1d7ec:	add	r3, ip, #1
   1d7f0:	add	r6, r6, r3
   1d7f4:	b	1d640 <ftello64@plt+0xc2fc>
   1d7f8:	cmn	r7, #2
   1d7fc:	bne	1d5d8 <ftello64@plt+0xc294>
   1d800:	b	1d688 <ftello64@plt+0xc344>
   1d804:	cmp	r6, #0
   1d808:	blt	1d9e0 <ftello64@plt+0xc69c>
   1d80c:	ldr	r3, [r4, r6, lsl #2]
   1d810:	cmp	r3, #0
   1d814:	beq	1dbec <ftello64@plt+0xc8a8>
   1d818:	cmn	r7, #5
   1d81c:	addeq	r6, r6, #1
   1d820:	cmp	r6, fp
   1d824:	bgt	1e1b4 <ftello64@plt+0xce70>
   1d828:	ldr	r8, [r4, r6, lsl #2]
   1d82c:	mov	r3, r6
   1d830:	add	sl, r4, r6, lsl #2
   1d834:	cmp	r8, #0
   1d838:	beq	1e218 <ftello64@plt+0xced4>
   1d83c:	mov	r9, r6
   1d840:	mov	r6, r5
   1d844:	mov	r5, r3
   1d848:	b	1d5f4 <ftello64@plt+0xc2b0>
   1d84c:	cmp	r3, #45	; 0x2d
   1d850:	bne	1d8e4 <ftello64@plt+0xc5a0>
   1d854:	ldrb	r3, [r8, #2]
   1d858:	cmp	r3, #0
   1d85c:	bne	1dff0 <ftello64@plt+0xccac>
   1d860:	ldr	ip, [sp, #16]
   1d864:	movw	r3, #16984	; 0x4258
   1d868:	movt	r3, #3
   1d86c:	ldr	r2, [ip, #4]
   1d870:	cmp	r2, #0
   1d874:	beq	1da40 <ftello64@plt+0xc6fc>
   1d878:	cmp	r6, #0
   1d87c:	mvn	r7, #6
   1d880:	suble	r5, r5, #1
   1d884:	subgt	r5, r6, #1
   1d888:	add	r5, r5, #1
   1d88c:	cmp	r5, fp
   1d890:	bgt	1dbe0 <ftello64@plt+0xc89c>
   1d894:	ldr	r8, [r4, r5, lsl #2]
   1d898:	cmp	r8, #0
   1d89c:	beq	1d9e0 <ftello64@plt+0xc69c>
   1d8a0:	mov	r0, r8
   1d8a4:	bl	11218 <strlen@plt>
   1d8a8:	add	r0, r0, #1
   1d8ac:	bl	111ac <malloc@plt>
   1d8b0:	ldr	ip, [sp, #24]
   1d8b4:	cmp	r0, #0
   1d8b8:	str	r0, [ip]
   1d8bc:	beq	1e8bc <ftello64@plt+0xd578>
   1d8c0:	mov	r1, r8
   1d8c4:	bl	11170 <strcpy@plt>
   1d8c8:	movw	ip, #65535	; 0xffff
   1d8cc:	str	ip, [sp, #20]
   1d8d0:	mvn	r3, #0
   1d8d4:	ldr	ip, [sp, #40]	; 0x28
   1d8d8:	ldr	r4, [sp, #76]	; 0x4c
   1d8dc:	str	r3, [ip]
   1d8e0:	b	1d698 <ftello64@plt+0xc354>
   1d8e4:	ldr	ip, [sp, #24]
   1d8e8:	add	sl, r7, #1
   1d8ec:	mov	r1, #0
   1d8f0:	add	r0, r8, sl
   1d8f4:	str	r0, [sp, #20]
   1d8f8:	str	r1, [ip]
   1d8fc:	ldrb	ip, [r8, sl]
   1d900:	cmp	ip, r1
   1d904:	beq	1dbb4 <ftello64@plt+0xc870>
   1d908:	ldr	r2, [sp, #32]
   1d90c:	ldr	r3, [r2, #16]
   1d910:	cmp	r3, r1
   1d914:	beq	1de88 <ftello64@plt+0xcb44>
   1d918:	movw	r3, #16908	; 0x420c
   1d91c:	mvn	r0, #0
   1d920:	movt	r3, #3
   1d924:	str	r0, [sp, #12]
   1d928:	str	r7, [sp, #36]	; 0x24
   1d92c:	b	1d944 <ftello64@plt+0xc600>
   1d930:	add	r3, r3, #24
   1d934:	ldr	r2, [r3, #16]
   1d938:	add	r1, r1, #1
   1d93c:	cmp	r2, #0
   1d940:	beq	1da98 <ftello64@plt+0xc754>
   1d944:	ldr	r2, [r3]
   1d948:	cmp	r2, #0
   1d94c:	beq	1d930 <ftello64@plt+0xc5ec>
   1d950:	ldrb	r0, [r2]
   1d954:	cmp	r0, ip
   1d958:	bne	1d930 <ftello64@plt+0xc5ec>
   1d95c:	ldrb	r2, [r2, #1]
   1d960:	cmp	r2, #0
   1d964:	beq	1da90 <ftello64@plt+0xc74c>
   1d968:	ldr	r7, [sp, #20]
   1d96c:	ldrb	r0, [r7, #1]
   1d970:	cmp	r0, r2
   1d974:	bne	1d930 <ftello64@plt+0xc5ec>
   1d978:	ldr	r7, [sp, #36]	; 0x24
   1d97c:	str	r1, [sp, #12]
   1d980:	add	sl, r7, #2
   1d984:	add	ip, r8, sl
   1d988:	str	ip, [sp, #20]
   1d98c:	b	1daa4 <ftello64@plt+0xc760>
   1d990:	ldrb	r3, [r0, #1]
   1d994:	cmp	r3, #0
   1d998:	beq	1da2c <ftello64@plt+0xc6e8>
   1d99c:	bl	11218 <strlen@plt>
   1d9a0:	add	r0, r0, #1
   1d9a4:	bl	111ac <malloc@plt>
   1d9a8:	ldr	ip, [sp, #24]
   1d9ac:	cmp	r0, #0
   1d9b0:	str	r0, [ip]
   1d9b4:	beq	1e780 <ftello64@plt+0xd43c>
   1d9b8:	ldr	r1, [r4, r7]
   1d9bc:	mov	r5, r8
   1d9c0:	bl	11170 <strcpy@plt>
   1d9c4:	mvn	r7, #3
   1d9c8:	ldr	r4, [sp, #76]	; 0x4c
   1d9cc:	b	1d698 <ftello64@plt+0xc354>
   1d9d0:	ldr	ip, [sp, #48]	; 0x30
   1d9d4:	mov	r0, #0
   1d9d8:	str	r0, [ip]
   1d9dc:	b	1d6d8 <ftello64@plt+0xc394>
   1d9e0:	str	r8, [sp, #20]
   1d9e4:	b	1d698 <ftello64@plt+0xc354>
   1d9e8:	cmp	r6, #0
   1d9ec:	blt	1d684 <ftello64@plt+0xc340>
   1d9f0:	mov	r2, r6
   1d9f4:	movw	r1, #10900	; 0x2a94
   1d9f8:	add	r0, sp, #76	; 0x4c
   1d9fc:	movt	r1, #2
   1da00:	mov	r3, #1
   1da04:	add	r7, r7, #4
   1da08:	bl	1d2b0 <ftello64@plt+0xbf6c>
   1da0c:	ldr	r4, [sp, #76]	; 0x4c
   1da10:	add	r8, r5, #2
   1da14:	add	r6, r6, #1
   1da18:	mov	fp, r0
   1da1c:	ldr	r0, [r4, r7]
   1da20:	cmp	r0, #0
   1da24:	beq	1d684 <ftello64@plt+0xc340>
   1da28:	b	1d670 <ftello64@plt+0xc32c>
   1da2c:	ldr	r7, [sp, #16]
   1da30:	mov	r5, r8
   1da34:	ldr	r3, [r7]
   1da38:	mvn	r7, #5
   1da3c:	b	1d630 <ftello64@plt+0xc2ec>
   1da40:	ldr	ip, [sp, #40]	; 0x28
   1da44:	mvn	r2, #0
   1da48:	str	r2, [ip]
   1da4c:	ldr	r3, [r3]
   1da50:	cmp	r3, #0
   1da54:	bne	1d624 <ftello64@plt+0xc2e0>
   1da58:	b	1d7c0 <ftello64@plt+0xc47c>
   1da5c:	ldr	r7, [sp, #40]	; 0x28
   1da60:	ldr	r1, [r7]
   1da64:	cmn	r1, #1
   1da68:	streq	r2, [sp, #20]
   1da6c:	addne	r1, r1, r1, lsl #1
   1da70:	movwne	r2, #16908	; 0x420c
   1da74:	movtne	r2, #3
   1da78:	addne	r2, r2, r1, lsl #3
   1da7c:	movne	r7, r3
   1da80:	moveq	r7, r3
   1da84:	ldrne	r2, [r2, #16]
   1da88:	strne	r2, [sp, #20]
   1da8c:	b	1d588 <ftello64@plt+0xc244>
   1da90:	str	r1, [sp, #12]
   1da94:	b	1d930 <ftello64@plt+0xc5ec>
   1da98:	ldr	r7, [sp, #12]
   1da9c:	cmn	r7, #1
   1daa0:	beq	1de88 <ftello64@plt+0xcb44>
   1daa4:	ldr	ip, [sp, #20]
   1daa8:	mov	r1, #1
   1daac:	ldrb	r3, [ip, #1]
   1dab0:	cmp	r3, #45	; 0x2d
   1dab4:	beq	1dce4 <ftello64@plt+0xc9a0>
   1dab8:	ldr	r7, [sp, #12]
   1dabc:	ldr	ip, [sp, #12]
   1dac0:	lsl	r7, r7, r1
   1dac4:	str	r7, [sp, #20]
   1dac8:	add	r3, r7, ip
   1dacc:	ldr	r7, [sp, #32]
   1dad0:	add	r3, r7, r3, lsl #3
   1dad4:	ldr	r7, [r3, #8]
   1dad8:	cmp	r7, #4
   1dadc:	beq	1dc3c <ftello64@plt+0xc8f8>
   1dae0:	cmp	r7, #5
   1dae4:	beq	1dec8 <ftello64@plt+0xcb84>
   1dae8:	cmp	r7, #2
   1daec:	beq	1df54 <ftello64@plt+0xcc10>
   1daf0:	bic	r1, r7, #2
   1daf4:	cmp	r1, #1
   1daf8:	bne	1db68 <ftello64@plt+0xc824>
   1dafc:	add	r3, r8, sl
   1db00:	ldrb	r3, [r3, #1]
   1db04:	cmp	r3, #0
   1db08:	bne	1ddf8 <ftello64@plt+0xcab4>
   1db0c:	add	r9, r9, #1
   1db10:	ldr	r0, [r4, r9, lsl #2]
   1db14:	add	r4, r4, r9, lsl #2
   1db18:	cmp	r0, #0
   1db1c:	beq	1e810 <ftello64@plt+0xd4cc>
   1db20:	bl	11218 <strlen@plt>
   1db24:	add	r0, r0, #1
   1db28:	bl	111ac <malloc@plt>
   1db2c:	ldr	ip, [sp, #24]
   1db30:	cmp	r0, #0
   1db34:	str	r0, [ip]
   1db38:	beq	1e8d8 <ftello64@plt+0xd594>
   1db3c:	ldr	r1, [r4]
   1db40:	bl	11170 <strcpy@plt>
   1db44:	ldr	ip, [sp, #20]
   1db48:	ldr	r7, [sp, #12]
   1db4c:	add	r3, ip, r7
   1db50:	ldr	ip, [sp, #32]
   1db54:	add	r3, ip, r3, lsl #3
   1db58:	ldr	r3, [r3, #8]
   1db5c:	cmp	r3, #3
   1db60:	mvnne	sl, #0
   1db64:	mvneq	sl, #2
   1db68:	ldr	ip, [sp, #20]
   1db6c:	movw	r3, #65534	; 0xfffe
   1db70:	ldr	r7, [sp, #12]
   1db74:	add	r2, ip, r7
   1db78:	ldr	ip, [sp, #40]	; 0x28
   1db7c:	str	r7, [ip]
   1db80:	ldr	r7, [sp, #32]
   1db84:	add	r2, r7, r2, lsl #3
   1db88:	ldr	r2, [r2, #16]
   1db8c:	cmp	r2, r3
   1db90:	str	r2, [sp, #20]
   1db94:	beq	1e89c <ftello64@plt+0xd558>
   1db98:	ldr	r4, [sp, #76]	; 0x4c
   1db9c:	cmp	sl, #0
   1dba0:	bne	1dfe8 <ftello64@plt+0xcca4>
   1dba4:	ldr	r7, [sp, #16]
   1dba8:	ldr	r3, [r7]
   1dbac:	mvn	r7, #1
   1dbb0:	b	1d630 <ftello64@plt+0xc2ec>
   1dbb4:	ldr	r7, [sp, #40]	; 0x28
   1dbb8:	mov	sl, ip
   1dbbc:	mvn	r3, #0
   1dbc0:	str	r3, [r7]
   1dbc4:	mov	ip, #0
   1dbc8:	str	ip, [sp, #20]
   1dbcc:	b	1db9c <ftello64@plt+0xc858>
   1dbd0:	cmn	r7, #5
   1dbd4:	addeq	r5, r5, #1
   1dbd8:	cmp	r5, fp
   1dbdc:	ble	1dda8 <ftello64@plt+0xca64>
   1dbe0:	mov	ip, #0
   1dbe4:	str	ip, [sp, #20]
   1dbe8:	b	1d698 <ftello64@plt+0xc354>
   1dbec:	str	r3, [sp, #20]
   1dbf0:	b	1d698 <ftello64@plt+0xc354>
   1dbf4:	mov	r0, r8
   1dbf8:	bl	11218 <strlen@plt>
   1dbfc:	add	r0, r0, #1
   1dc00:	bl	111ac <malloc@plt>
   1dc04:	ldr	r7, [sp, #24]
   1dc08:	cmp	r0, #0
   1dc0c:	str	r0, [r7]
   1dc10:	beq	1e8a4 <ftello64@plt+0xd560>
   1dc14:	mov	r1, r8
   1dc18:	mvn	r7, #4
   1dc1c:	bl	11170 <strcpy@plt>
   1dc20:	ldr	ip, [sp, #40]	; 0x28
   1dc24:	mvn	r3, #0
   1dc28:	ldr	r4, [sp, #76]	; 0x4c
   1dc2c:	str	r3, [ip]
   1dc30:	movw	ip, #65535	; 0xffff
   1dc34:	str	ip, [sp, #20]
   1dc38:	b	1d698 <ftello64@plt+0xc354>
   1dc3c:	add	r4, sl, #1
   1dc40:	ldrb	r3, [r8, r4]
   1dc44:	cmp	r3, #0
   1dc48:	bne	1de50 <ftello64@plt+0xcb0c>
   1dc4c:	ldr	r7, [sp, #20]
   1dc50:	ldr	ip, [sp, #12]
   1dc54:	add	r2, r7, ip
   1dc58:	ldr	r7, [sp, #32]
   1dc5c:	add	r3, r7, r2, lsl #3
   1dc60:	ldr	r3, [r3, #20]
   1dc64:	cmp	r3, #0
   1dc68:	beq	1dfb0 <ftello64@plt+0xcc6c>
   1dc6c:	ldrb	r1, [r3]
   1dc70:	cmp	r1, #0
   1dc74:	beq	1dfb0 <ftello64@plt+0xcc6c>
   1dc78:	ldr	r2, [r7, r2, lsl #3]
   1dc7c:	add	r7, sp, #80	; 0x50
   1dc80:	str	r3, [sp, #4]
   1dc84:	mov	r1, #1
   1dc88:	movw	r3, #10908	; 0x2a9c
   1dc8c:	mov	r0, r7
   1dc90:	str	r2, [sp]
   1dc94:	movt	r3, #2
   1dc98:	mov	r2, #50	; 0x32
   1dc9c:	bl	11248 <__sprintf_chk@plt>
   1dca0:	str	r7, [sp]
   1dca4:	movw	r0, #17372	; 0x43dc
   1dca8:	mov	r1, #1
   1dcac:	movt	r0, #3
   1dcb0:	movw	r2, #6049	; 0x17a1
   1dcb4:	ldr	r3, [pc, #3412]	; 1ea10 <ftello64@plt+0xd6cc>
   1dcb8:	bl	11248 <__sprintf_chk@plt>
   1dcbc:	ldr	r7, [sp, #192]	; 0xc0
   1dcc0:	cmp	r7, #0
   1dcc4:	ble	1e888 <ftello64@plt+0xd544>
   1dcc8:	movw	r0, #17372	; 0x43dc
   1dccc:	movw	r1, #8308	; 0x2074
   1dcd0:	movt	r0, #3
   1dcd4:	movt	r1, #2
   1dcd8:	bl	12554 <ftello64@plt+0x1210>
   1dcdc:	movw	r0, #65534	; 0xfffe
   1dce0:	b	1d6d8 <ftello64@plt+0xc394>
   1dce4:	ldr	ip, [sp, #12]
   1dce8:	ldr	r7, [sp, #12]
   1dcec:	lsl	ip, ip, #1
   1dcf0:	str	ip, [sp, #20]
   1dcf4:	add	r2, ip, r7
   1dcf8:	ldr	ip, [sp, #32]
   1dcfc:	add	r3, ip, r2, lsl #3
   1dd00:	ldr	r0, [r3, #12]
   1dd04:	cmp	r0, #0
   1dd08:	bne	1de3c <ftello64@plt+0xcaf8>
   1dd0c:	ldr	r7, [r3, #8]
   1dd10:	cmp	r7, #0
   1dd14:	bne	1dad8 <ftello64@plt+0xc794>
   1dd18:	ldr	r3, [r3, #20]
   1dd1c:	cmp	r3, #0
   1dd20:	beq	1e7c0 <ftello64@plt+0xd47c>
   1dd24:	ldrb	r0, [r3]
   1dd28:	cmp	r0, #0
   1dd2c:	beq	1e7c0 <ftello64@plt+0xd47c>
   1dd30:	ldr	r2, [ip, r2, lsl #3]
   1dd34:	add	r7, sp, #80	; 0x50
   1dd38:	str	r3, [sp, #4]
   1dd3c:	movw	r3, #10908	; 0x2a9c
   1dd40:	mov	r0, r7
   1dd44:	movt	r3, #2
   1dd48:	str	r2, [sp]
   1dd4c:	mov	r2, #50	; 0x32
   1dd50:	bl	11248 <__sprintf_chk@plt>
   1dd54:	str	r7, [sp]
   1dd58:	movw	r0, #17372	; 0x43dc
   1dd5c:	mov	r1, #1
   1dd60:	movt	r0, #3
   1dd64:	movw	r2, #6049	; 0x17a1
   1dd68:	ldr	r3, [pc, #3236]	; 1ea14 <ftello64@plt+0xd6d0>
   1dd6c:	bl	11248 <__sprintf_chk@plt>
   1dd70:	ldr	r7, [sp, #192]	; 0xc0
   1dd74:	cmp	r7, #0
   1dd78:	bgt	1dcc8 <ftello64@plt+0xc984>
   1dd7c:	movw	r1, #17372	; 0x43dc
   1dd80:	mov	r0, #16
   1dd84:	movt	r1, #3
   1dd88:	bl	123cc <ftello64@plt+0x1088>
   1dd8c:	ldr	ip, [sp, #20]
   1dd90:	ldr	r7, [sp, #12]
   1dd94:	add	r3, ip, r7
   1dd98:	ldr	ip, [sp, #32]
   1dd9c:	add	r3, ip, r3, lsl #3
   1dda0:	ldr	r7, [r3, #8]
   1dda4:	b	1dad8 <ftello64@plt+0xc794>
   1dda8:	ldr	r0, [r4, r5, lsl #2]
   1ddac:	lsl	r8, r5, #2
   1ddb0:	add	r9, r4, r8
   1ddb4:	cmp	r0, #0
   1ddb8:	streq	r0, [sp, #20]
   1ddbc:	beq	1d698 <ftello64@plt+0xc354>
   1ddc0:	bl	11218 <strlen@plt>
   1ddc4:	add	r0, r0, #1
   1ddc8:	bl	111ac <malloc@plt>
   1ddcc:	ldr	r7, [sp, #24]
   1ddd0:	cmp	r0, #0
   1ddd4:	str	r0, [r7]
   1ddd8:	beq	1e7a0 <ftello64@plt+0xd45c>
   1dddc:	ldr	r1, [r9]
   1dde0:	bl	11170 <strcpy@plt>
   1dde4:	mvn	r7, #4
   1dde8:	movw	ip, #65535	; 0xffff
   1ddec:	ldr	r4, [sp, #76]	; 0x4c
   1ddf0:	str	ip, [sp, #20]
   1ddf4:	b	1d698 <ftello64@plt+0xc354>
   1ddf8:	cmp	r3, #61	; 0x3d
   1ddfc:	moveq	r3, #2
   1de00:	movne	r3, #1
   1de04:	add	r3, r3, sl
   1de08:	add	r8, r8, r3
   1de0c:	mov	r0, r8
   1de10:	bl	11218 <strlen@plt>
   1de14:	add	r0, r0, #1
   1de18:	bl	111ac <malloc@plt>
   1de1c:	ldr	ip, [sp, #24]
   1de20:	cmp	r0, #0
   1de24:	str	r0, [ip]
   1de28:	beq	1e744 <ftello64@plt+0xd400>
   1de2c:	mov	r1, r8
   1de30:	mvn	sl, #1
   1de34:	bl	11170 <strcpy@plt>
   1de38:	b	1db68 <ftello64@plt+0xc824>
   1de3c:	ldr	r7, [sp, #52]	; 0x34
   1de40:	add	sl, sl, #1
   1de44:	str	r1, [r7]
   1de48:	ldr	r7, [r3, #8]
   1de4c:	b	1dad8 <ftello64@plt+0xc794>
   1de50:	mov	r0, #2
   1de54:	bl	111ac <malloc@plt>
   1de58:	ldr	ip, [sp, #24]
   1de5c:	cmp	r0, #0
   1de60:	str	r0, [ip]
   1de64:	beq	1e760 <ftello64@plt+0xd41c>
   1de68:	add	r8, r8, sl
   1de6c:	mov	r2, #0
   1de70:	mov	sl, r4
   1de74:	ldrb	r3, [r8, #1]
   1de78:	strb	r3, [r0]
   1de7c:	ldr	r3, [ip]
   1de80:	strb	r2, [r3, #1]
   1de84:	b	1db68 <ftello64@plt+0xc824>
   1de88:	str	ip, [sp]
   1de8c:	movw	r0, #17372	; 0x43dc
   1de90:	mov	r1, #1
   1de94:	movt	r0, #3
   1de98:	movw	r2, #6049	; 0x17a1
   1de9c:	ldr	r3, [pc, #2932]	; 1ea18 <ftello64@plt+0xd6d4>
   1dea0:	bl	11248 <__sprintf_chk@plt>
   1dea4:	ldr	ip, [sp, #192]	; 0xc0
   1dea8:	cmp	ip, #0
   1deac:	bgt	1dcc8 <ftello64@plt+0xc984>
   1deb0:	movw	r1, #17372	; 0x43dc
   1deb4:	mov	r0, #16
   1deb8:	movt	r1, #3
   1debc:	bl	123cc <ftello64@plt+0x1088>
   1dec0:	ldr	r4, [sp, #76]	; 0x4c
   1dec4:	b	1dbc4 <ftello64@plt+0xc880>
   1dec8:	add	r3, sl, #1
   1decc:	add	r4, r8, r3
   1ded0:	ldrb	r3, [r8, r3]
   1ded4:	cmp	r3, #43	; 0x2b
   1ded8:	cmpne	r3, #45	; 0x2d
   1dedc:	addeq	r7, r4, #1
   1dee0:	movne	r7, r4
   1dee4:	bl	111f4 <__ctype_b_loc@plt>
   1dee8:	mov	r3, r7
   1deec:	ldr	r1, [r0]
   1def0:	mov	r8, r3
   1def4:	add	r3, r3, #1
   1def8:	ldrb	r2, [r8]
   1defc:	lsl	r2, r2, #1
   1df00:	ldrh	r2, [r1, r2]
   1df04:	tst	r2, #2048	; 0x800
   1df08:	bne	1def0 <ftello64@plt+0xcbac>
   1df0c:	cmp	r8, r7
   1df10:	beq	1e910 <ftello64@plt+0xd5cc>
   1df14:	rsb	r8, r4, r8
   1df18:	add	r0, r8, #1
   1df1c:	bl	111ac <malloc@plt>
   1df20:	ldr	ip, [sp, #24]
   1df24:	cmp	r0, #0
   1df28:	str	r0, [ip]
   1df2c:	beq	1e8f4 <ftello64@plt+0xd5b0>
   1df30:	mov	r2, r8
   1df34:	mov	r1, r4
   1df38:	bl	11254 <strncpy@plt>
   1df3c:	ldr	ip, [sp, #24]
   1df40:	mov	r2, #0
   1df44:	add	sl, sl, r8
   1df48:	ldr	r3, [ip]
   1df4c:	strb	r2, [r3, r8]
   1df50:	b	1db68 <ftello64@plt+0xc824>
   1df54:	add	r3, r8, sl
   1df58:	ldrb	r2, [r3, #1]
   1df5c:	cmp	r2, #0
   1df60:	beq	1e1cc <ftello64@plt+0xce88>
   1df64:	cmp	r2, #61	; 0x3d
   1df68:	movne	r7, #1
   1df6c:	beq	1e730 <ftello64@plt+0xd3ec>
   1df70:	add	r7, r7, sl
   1df74:	add	r8, r8, r7
   1df78:	mov	r0, r8
   1df7c:	bl	11218 <strlen@plt>
   1df80:	add	r0, r0, #1
   1df84:	bl	111ac <malloc@plt>
   1df88:	ldr	r7, [sp, #24]
   1df8c:	cmp	r0, #0
   1df90:	str	r0, [r7]
   1df94:	bne	1de2c <ftello64@plt+0xcae8>
   1df98:	mov	r0, #4
   1df9c:	movw	r1, #10928	; 0x2ab0
   1dfa0:	movt	r1, #2
   1dfa4:	bl	123cc <ftello64@plt+0x1088>
   1dfa8:	ldr	r0, [r7]
   1dfac:	b	1de2c <ftello64@plt+0xcae8>
   1dfb0:	ldr	ip, [sp, #20]
   1dfb4:	movw	r3, #10920	; 0x2aa8
   1dfb8:	ldr	r7, [sp, #12]
   1dfbc:	mov	r1, #1
   1dfc0:	ldr	r0, [sp, #32]
   1dfc4:	movt	r3, #2
   1dfc8:	add	r2, ip, r7
   1dfcc:	add	r7, sp, #80	; 0x50
   1dfd0:	ldr	ip, [r0, r2, lsl #3]
   1dfd4:	mov	r0, r7
   1dfd8:	mov	r2, #50	; 0x32
   1dfdc:	str	ip, [sp]
   1dfe0:	bl	11248 <__sprintf_chk@plt>
   1dfe4:	b	1dca0 <ftello64@plt+0xc95c>
   1dfe8:	mov	r7, sl
   1dfec:	b	1d698 <ftello64@plt+0xc354>
   1dff0:	ldr	ip, [sp, #24]
   1dff4:	cmp	r4, #0
   1dff8:	mov	r3, #0
   1dffc:	str	r9, [sp, #36]	; 0x24
   1e000:	str	r3, [ip]
   1e004:	beq	1e718 <ftello64@plt+0xd3d4>
   1e008:	ldr	r8, [sl]
   1e00c:	cmp	r8, #0
   1e010:	beq	1e718 <ftello64@plt+0xd3d4>
   1e014:	mov	r0, r8
   1e018:	bl	11218 <strlen@plt>
   1e01c:	add	r0, r0, #1
   1e020:	bl	111ac <malloc@plt>
   1e024:	subs	r9, r0, #0
   1e028:	bne	1e040 <ftello64@plt+0xccfc>
   1e02c:	movw	r1, #10904	; 0x2a98
   1e030:	mov	r0, #4
   1e034:	movt	r1, #2
   1e038:	bl	123cc <ftello64@plt+0x1088>
   1e03c:	ldr	r8, [sl]
   1e040:	mov	r1, r8
   1e044:	mov	r0, r9
   1e048:	bl	11170 <strcpy@plt>
   1e04c:	ldr	r7, [sp, #24]
   1e050:	mov	r3, #0
   1e054:	str	r3, [r7]
   1e058:	add	r7, r9, #2
   1e05c:	ldrb	r3, [r9, #2]
   1e060:	mov	r2, r7
   1e064:	cmp	r3, #61	; 0x3d
   1e068:	cmpne	r3, #0
   1e06c:	bne	1e078 <ftello64@plt+0xcd34>
   1e070:	b	1e4b8 <ftello64@plt+0xd174>
   1e074:	mov	r2, r1
   1e078:	ldrb	r3, [r2, #1]
   1e07c:	add	r1, r2, #1
   1e080:	cmp	r3, #61	; 0x3d
   1e084:	cmpne	r3, #0
   1e088:	bne	1e074 <ftello64@plt+0xcd30>
   1e08c:	cmp	r3, #0
   1e090:	streq	r3, [sp, #12]
   1e094:	movne	r3, #0
   1e098:	strbne	r3, [r1], #1
   1e09c:	ldrb	r3, [r2]
   1e0a0:	strne	r1, [sp, #12]
   1e0a4:	cmp	r3, #45	; 0x2d
   1e0a8:	beq	1e480 <ftello64@plt+0xd13c>
   1e0ac:	ldr	ip, [sp, #52]	; 0x34
   1e0b0:	mov	r3, #0
   1e0b4:	str	r3, [ip]
   1e0b8:	movw	sl, #16908	; 0x420c
   1e0bc:	movt	sl, #3
   1e0c0:	ldr	r3, [sl, #16]
   1e0c4:	cmp	r3, #0
   1e0c8:	beq	1e434 <ftello64@plt+0xd0f0>
   1e0cc:	ldr	ip, [sp, #192]	; 0xc0
   1e0d0:	cmp	ip, #0
   1e0d4:	bgt	1e228 <ftello64@plt+0xcee4>
   1e0d8:	add	r0, sl, #4
   1e0dc:	mvn	r8, #0
   1e0e0:	mov	ip, #0
   1e0e4:	str	r6, [sp, #16]
   1e0e8:	str	r5, [sp, #20]
   1e0ec:	mov	r6, r8
   1e0f0:	str	r4, [sp, #32]
   1e0f4:	mov	r5, ip
   1e0f8:	str	r0, [sp, #68]	; 0x44
   1e0fc:	mov	r4, r0
   1e100:	b	1e17c <ftello64@plt+0xce38>
   1e104:	mov	r0, r7
   1e108:	bl	11218 <strlen@plt>
   1e10c:	mov	r1, r7
   1e110:	mov	r2, r0
   1e114:	mov	r0, r8
   1e118:	bl	11320 <strncmp@plt>
   1e11c:	cmp	r0, #0
   1e120:	bne	1e168 <ftello64@plt+0xce24>
   1e124:	cmn	r6, #1
   1e128:	moveq	r6, r5
   1e12c:	beq	1e168 <ftello64@plt+0xce24>
   1e130:	mov	r1, #1
   1e134:	movw	r2, #6049	; 0x17a1
   1e138:	ldr	r3, [pc, #2268]	; 1ea1c <ftello64@plt+0xd6d8>
   1e13c:	movw	r0, #17372	; 0x43dc
   1e140:	str	r7, [sp]
   1e144:	movt	r0, #3
   1e148:	bl	11248 <__sprintf_chk@plt>
   1e14c:	mov	r0, r9
   1e150:	bl	110b0 <free@plt>
   1e154:	movw	r1, #17372	; 0x43dc
   1e158:	mov	r0, #16
   1e15c:	movt	r1, #3
   1e160:	bl	123cc <ftello64@plt+0x1088>
   1e164:	mov	r6, r5
   1e168:	add	r4, r4, #24
   1e16c:	ldr	r2, [r4, #12]
   1e170:	add	r5, r5, #1
   1e174:	cmp	r2, #0
   1e178:	beq	1e2d4 <ftello64@plt+0xcf90>
   1e17c:	ldr	r8, [r4]
   1e180:	cmp	r8, #0
   1e184:	beq	1e168 <ftello64@plt+0xce24>
   1e188:	mov	r0, r8
   1e18c:	mov	r1, r7
   1e190:	bl	11080 <strcmp@plt>
   1e194:	cmp	r0, #0
   1e198:	bne	1e104 <ftello64@plt+0xcdc0>
   1e19c:	mov	ip, r5
   1e1a0:	ldr	r6, [sp, #16]
   1e1a4:	ldr	r5, [sp, #20]
   1e1a8:	mov	r8, ip
   1e1ac:	ldr	r4, [sp, #32]
   1e1b0:	b	1e2ec <ftello64@plt+0xcfa8>
   1e1b4:	mov	r3, r6
   1e1b8:	mov	ip, #0
   1e1bc:	mov	r6, r5
   1e1c0:	str	ip, [sp, #20]
   1e1c4:	mov	r5, r3
   1e1c8:	b	1d698 <ftello64@plt+0xc354>
   1e1cc:	add	r9, r9, #1
   1e1d0:	ldr	r0, [r4, r9, lsl #2]
   1e1d4:	add	r4, r4, r9, lsl #2
   1e1d8:	cmp	r0, #0
   1e1dc:	beq	1db68 <ftello64@plt+0xc824>
   1e1e0:	ldrb	r3, [r0]
   1e1e4:	cmp	r3, #45	; 0x2d
   1e1e8:	beq	1db68 <ftello64@plt+0xc824>
   1e1ec:	bl	11218 <strlen@plt>
   1e1f0:	add	r0, r0, #1
   1e1f4:	bl	111ac <malloc@plt>
   1e1f8:	ldr	ip, [sp, #24]
   1e1fc:	cmp	r0, #0
   1e200:	str	r0, [ip]
   1e204:	beq	1e49c <ftello64@plt+0xd158>
   1e208:	ldr	r1, [r4]
   1e20c:	mvn	sl, #0
   1e210:	bl	11170 <strcpy@plt>
   1e214:	b	1db68 <ftello64@plt+0xc824>
   1e218:	mov	r6, r5
   1e21c:	str	r8, [sp, #20]
   1e220:	mov	r5, r3
   1e224:	b	1d698 <ftello64@plt+0xc354>
   1e228:	add	r3, sl, #4
   1e22c:	mvn	r8, #0
   1e230:	mov	ip, #0
   1e234:	str	r6, [sp, #16]
   1e238:	str	r5, [sp, #20]
   1e23c:	mov	r6, r8
   1e240:	str	r4, [sp, #32]
   1e244:	mov	r5, ip
   1e248:	mov	r4, r3
   1e24c:	ldr	r8, [r4]
   1e250:	cmp	r8, #0
   1e254:	beq	1e2c0 <ftello64@plt+0xcf7c>
   1e258:	mov	r0, r8
   1e25c:	mov	r1, r7
   1e260:	bl	11080 <strcmp@plt>
   1e264:	cmp	r0, #0
   1e268:	beq	1e19c <ftello64@plt+0xce58>
   1e26c:	mov	r0, r7
   1e270:	bl	11218 <strlen@plt>
   1e274:	mov	r1, r7
   1e278:	mov	r2, r0
   1e27c:	mov	r0, r8
   1e280:	bl	11320 <strncmp@plt>
   1e284:	cmp	r0, #0
   1e288:	bne	1e2c0 <ftello64@plt+0xcf7c>
   1e28c:	cmn	r6, #1
   1e290:	beq	1e2bc <ftello64@plt+0xcf78>
   1e294:	str	r7, [sp]
   1e298:	mov	r1, #1
   1e29c:	movw	r2, #6049	; 0x17a1
   1e2a0:	ldr	r3, [pc, #1908]	; 1ea1c <ftello64@plt+0xd6d8>
   1e2a4:	movw	r0, #17372	; 0x43dc
   1e2a8:	movt	r0, #3
   1e2ac:	bl	11248 <__sprintf_chk@plt>
   1e2b0:	mov	r0, r9
   1e2b4:	bl	110b0 <free@plt>
   1e2b8:	b	1dcc8 <ftello64@plt+0xc984>
   1e2bc:	mov	r6, r5
   1e2c0:	add	r4, r4, #24
   1e2c4:	ldr	r2, [r4, #12]
   1e2c8:	add	r5, r5, #1
   1e2cc:	cmp	r2, #0
   1e2d0:	bne	1e24c <ftello64@plt+0xcf08>
   1e2d4:	mov	r8, r6
   1e2d8:	cmn	r8, #1
   1e2dc:	ldr	r6, [sp, #16]
   1e2e0:	ldr	r5, [sp, #20]
   1e2e4:	ldr	r4, [sp, #32]
   1e2e8:	beq	1e434 <ftello64@plt+0xd0f0>
   1e2ec:	ldr	r7, [sp, #52]	; 0x34
   1e2f0:	ldr	r3, [r7]
   1e2f4:	cmp	r3, #0
   1e2f8:	bne	1e60c <ftello64@plt+0xd2c8>
   1e2fc:	lsl	ip, r8, #1
   1e300:	str	ip, [sp, #16]
   1e304:	mov	r7, ip
   1e308:	add	r2, r7, r8
   1e30c:	add	r2, sl, r2, lsl #3
   1e310:	ldr	r3, [r2, #8]
   1e314:	cmp	r3, #2
   1e318:	beq	1e4c0 <ftello64@plt+0xd17c>
   1e31c:	cmp	r3, #1
   1e320:	beq	1e4d4 <ftello64@plt+0xd190>
   1e324:	sub	r1, r3, #3
   1e328:	cmp	r1, #2
   1e32c:	bls	1e4d4 <ftello64@plt+0xd190>
   1e330:	cmp	r3, #0
   1e334:	bne	1e4cc <ftello64@plt+0xd188>
   1e338:	ldr	r7, [sp, #12]
   1e33c:	cmp	r7, #0
   1e340:	beq	1e4cc <ftello64@plt+0xd188>
   1e344:	ldr	r3, [r2, #20]
   1e348:	cmp	r3, #0
   1e34c:	beq	1e400 <ftello64@plt+0xd0bc>
   1e350:	ldrb	r1, [r3]
   1e354:	cmp	r1, #0
   1e358:	beq	1e400 <ftello64@plt+0xd0bc>
   1e35c:	ldr	r2, [r2, #4]
   1e360:	add	r7, sp, #80	; 0x50
   1e364:	str	r3, [sp, #4]
   1e368:	mov	r1, #1
   1e36c:	movw	r3, #10908	; 0x2a9c
   1e370:	mov	r0, r7
   1e374:	str	r2, [sp]
   1e378:	movt	r3, #2
   1e37c:	mov	r2, #50	; 0x32
   1e380:	bl	11248 <__sprintf_chk@plt>
   1e384:	ldr	r3, [pc, #1684]	; 1ea20 <ftello64@plt+0xd6dc>
   1e388:	movw	r0, #17372	; 0x43dc
   1e38c:	movt	r0, #3
   1e390:	mov	r1, #1
   1e394:	movw	r2, #6049	; 0x17a1
   1e398:	str	r7, [sp]
   1e39c:	bl	11248 <__sprintf_chk@plt>
   1e3a0:	mov	r0, r9
   1e3a4:	bl	110b0 <free@plt>
   1e3a8:	ldr	ip, [sp, #192]	; 0xc0
   1e3ac:	cmp	ip, #0
   1e3b0:	bgt	1dcc8 <ftello64@plt+0xc984>
   1e3b4:	movw	r1, #17372	; 0x43dc
   1e3b8:	mov	r0, #16
   1e3bc:	movt	r1, #3
   1e3c0:	mvn	r7, #1
   1e3c4:	bl	123cc <ftello64@plt+0x1088>
   1e3c8:	mov	r0, r9
   1e3cc:	bl	110b0 <free@plt>
   1e3d0:	ldr	ip, [sp, #16]
   1e3d4:	movw	r3, #65534	; 0xfffe
   1e3d8:	add	r2, ip, r8
   1e3dc:	ldr	ip, [sp, #40]	; 0x28
   1e3e0:	add	sl, sl, r2, lsl #3
   1e3e4:	str	r8, [ip]
   1e3e8:	ldr	sl, [sl, #16]
   1e3ec:	cmp	sl, r3
   1e3f0:	str	sl, [sp, #20]
   1e3f4:	beq	1e89c <ftello64@plt+0xd558>
   1e3f8:	ldr	r4, [sp, #76]	; 0x4c
   1e3fc:	b	1d698 <ftello64@plt+0xc354>
   1e400:	ldr	r7, [sp, #16]
   1e404:	movw	r3, #10920	; 0x2aa8
   1e408:	mov	r1, #1
   1e40c:	movt	r3, #2
   1e410:	add	ip, r7, r8
   1e414:	add	r7, sp, #80	; 0x50
   1e418:	mov	r2, #50	; 0x32
   1e41c:	add	ip, sl, ip, lsl #3
   1e420:	mov	r0, r7
   1e424:	ldr	ip, [ip, #4]
   1e428:	str	ip, [sp]
   1e42c:	bl	11248 <__sprintf_chk@plt>
   1e430:	b	1e384 <ftello64@plt+0xd040>
   1e434:	str	r7, [sp]
   1e438:	mov	r1, #1
   1e43c:	movw	r2, #6049	; 0x17a1
   1e440:	movw	r0, #17372	; 0x43dc
   1e444:	movw	r3, #9432	; 0x24d8
   1e448:	movt	r0, #3
   1e44c:	movt	r3, #2
   1e450:	bl	11248 <__sprintf_chk@plt>
   1e454:	mov	r0, r9
   1e458:	bl	110b0 <free@plt>
   1e45c:	ldr	r7, [sp, #192]	; 0xc0
   1e460:	cmp	r7, #0
   1e464:	bgt	1dcc8 <ftello64@plt+0xc984>
   1e468:	movw	r1, #17372	; 0x43dc
   1e46c:	mov	r0, #16
   1e470:	movt	r1, #3
   1e474:	mvn	r8, #0
   1e478:	bl	123cc <ftello64@plt+0x1088>
   1e47c:	b	1e2ec <ftello64@plt+0xcfa8>
   1e480:	ldr	ip, [sp, #52]	; 0x34
   1e484:	mov	r3, #1
   1e488:	str	r3, [ip]
   1e48c:	mov	r3, #0
   1e490:	strb	r3, [r2]
   1e494:	b	1e0b8 <ftello64@plt+0xcd74>
   1e498:	bl	11104 <__stack_chk_fail@plt>
   1e49c:	mov	r0, #4
   1e4a0:	movw	r1, #10928	; 0x2ab0
   1e4a4:	movt	r1, #2
   1e4a8:	bl	123cc <ftello64@plt+0x1088>
   1e4ac:	ldr	r7, [sp, #24]
   1e4b0:	ldr	r0, [r7]
   1e4b4:	b	1e208 <ftello64@plt+0xcec4>
   1e4b8:	mov	r1, r7
   1e4bc:	b	1e08c <ftello64@plt+0xcd48>
   1e4c0:	ldr	ip, [sp, #12]
   1e4c4:	cmp	ip, #0
   1e4c8:	bne	1e4e0 <ftello64@plt+0xd19c>
   1e4cc:	mvn	r7, #1
   1e4d0:	b	1e3c8 <ftello64@plt+0xd084>
   1e4d4:	ldr	ip, [sp, #12]
   1e4d8:	cmp	ip, #0
   1e4dc:	beq	1e52c <ftello64@plt+0xd1e8>
   1e4e0:	mov	r0, ip
   1e4e4:	bl	11218 <strlen@plt>
   1e4e8:	add	r0, r0, #1
   1e4ec:	bl	111ac <malloc@plt>
   1e4f0:	ldr	r7, [sp, #24]
   1e4f4:	cmp	r0, #0
   1e4f8:	str	r0, [r7]
   1e4fc:	bne	1e51c <ftello64@plt+0xd1d8>
   1e500:	mov	r0, r9
   1e504:	bl	110b0 <free@plt>
   1e508:	mov	r0, #4
   1e50c:	movw	r1, #10904	; 0x2a98
   1e510:	movt	r1, #2
   1e514:	bl	123cc <ftello64@plt+0x1088>
   1e518:	ldr	r0, [r7]
   1e51c:	ldr	r1, [sp, #12]
   1e520:	mvn	r7, #1
   1e524:	bl	11170 <strcpy@plt>
   1e528:	b	1e3c8 <ftello64@plt+0xd084>
   1e52c:	ldr	ip, [sp, #36]	; 0x24
   1e530:	add	r7, ip, #1
   1e534:	ldr	r0, [r4, r7, lsl #2]
   1e538:	cmp	r0, #0
   1e53c:	beq	1e5a4 <ftello64@plt+0xd260>
   1e540:	bl	11218 <strlen@plt>
   1e544:	add	r0, r0, #1
   1e548:	bl	111ac <malloc@plt>
   1e54c:	ldr	ip, [sp, #24]
   1e550:	cmp	r0, #0
   1e554:	str	r0, [ip]
   1e558:	bne	1e57c <ftello64@plt+0xd238>
   1e55c:	mov	r0, r9
   1e560:	bl	110b0 <free@plt>
   1e564:	mov	r0, #4
   1e568:	movw	r1, #10904	; 0x2a98
   1e56c:	movt	r1, #2
   1e570:	bl	123cc <ftello64@plt+0x1088>
   1e574:	ldr	ip, [sp, #24]
   1e578:	ldr	r0, [ip]
   1e57c:	ldr	r1, [r4, r7, lsl #2]
   1e580:	bl	11170 <strcpy@plt>
   1e584:	ldr	r7, [sp, #16]
   1e588:	add	r3, r7, r8
   1e58c:	add	r3, sl, r3, lsl #3
   1e590:	ldr	r3, [r3, #8]
   1e594:	cmp	r3, #3
   1e598:	mvnne	r7, #0
   1e59c:	mvneq	r7, #2
   1e5a0:	b	1e3c8 <ftello64@plt+0xd084>
   1e5a4:	ldr	ip, [sp, #16]
   1e5a8:	add	r2, ip, r8
   1e5ac:	add	r2, sl, r2, lsl #3
   1e5b0:	ldr	r3, [r2, #20]
   1e5b4:	cmp	r3, #0
   1e5b8:	beq	1e6b0 <ftello64@plt+0xd36c>
   1e5bc:	ldrb	r1, [r3]
   1e5c0:	cmp	r1, #0
   1e5c4:	beq	1e6b0 <ftello64@plt+0xd36c>
   1e5c8:	ldr	r2, [r2, #4]
   1e5cc:	add	r7, sp, #80	; 0x50
   1e5d0:	str	r3, [sp, #4]
   1e5d4:	mov	r1, #1
   1e5d8:	movw	r3, #10908	; 0x2a9c
   1e5dc:	mov	r0, r7
   1e5e0:	str	r2, [sp]
   1e5e4:	movt	r3, #2
   1e5e8:	mov	r2, #50	; 0x32
   1e5ec:	bl	11248 <__sprintf_chk@plt>
   1e5f0:	movw	r0, #17372	; 0x43dc
   1e5f4:	str	r7, [sp]
   1e5f8:	mov	r1, #1
   1e5fc:	movt	r0, #3
   1e600:	movw	r2, #6049	; 0x17a1
   1e604:	ldr	r3, [pc, #1048]	; 1ea24 <ftello64@plt+0xd6e0>
   1e608:	b	1e39c <ftello64@plt+0xd058>
   1e60c:	lsl	r7, r8, #1
   1e610:	str	r7, [sp, #16]
   1e614:	add	r2, r7, r8
   1e618:	add	r2, sl, r2, lsl #3
   1e61c:	ldr	r3, [r2, #12]
   1e620:	cmp	r3, #0
   1e624:	bne	1e308 <ftello64@plt+0xcfc4>
   1e628:	ldr	r3, [r2, #20]
   1e62c:	cmp	r3, #0
   1e630:	beq	1e6e4 <ftello64@plt+0xd3a0>
   1e634:	ldrb	r1, [r3]
   1e638:	cmp	r1, #0
   1e63c:	beq	1e6e4 <ftello64@plt+0xd3a0>
   1e640:	ldr	r2, [r2, #4]
   1e644:	add	r7, sp, #80	; 0x50
   1e648:	str	r3, [sp, #4]
   1e64c:	mov	r1, #1
   1e650:	movw	r3, #10908	; 0x2a9c
   1e654:	mov	r0, r7
   1e658:	str	r2, [sp]
   1e65c:	movt	r3, #2
   1e660:	mov	r2, #50	; 0x32
   1e664:	bl	11248 <__sprintf_chk@plt>
   1e668:	mov	r1, #1
   1e66c:	movw	r2, #6049	; 0x17a1
   1e670:	ldr	r3, [pc, #924]	; 1ea14 <ftello64@plt+0xd6d0>
   1e674:	movw	r0, #17372	; 0x43dc
   1e678:	str	r7, [sp]
   1e67c:	movt	r0, #3
   1e680:	bl	11248 <__sprintf_chk@plt>
   1e684:	mov	r0, r9
   1e688:	bl	110b0 <free@plt>
   1e68c:	ldr	ip, [sp, #192]	; 0xc0
   1e690:	cmp	ip, #0
   1e694:	bgt	1dcc8 <ftello64@plt+0xc984>
   1e698:	movw	r1, #17372	; 0x43dc
   1e69c:	mov	r0, #16
   1e6a0:	movt	r1, #3
   1e6a4:	bl	123cc <ftello64@plt+0x1088>
   1e6a8:	ldr	r7, [sp, #16]
   1e6ac:	b	1e308 <ftello64@plt+0xcfc4>
   1e6b0:	ldr	r7, [sp, #16]
   1e6b4:	movw	r3, #10920	; 0x2aa8
   1e6b8:	mov	r1, #1
   1e6bc:	movt	r3, #2
   1e6c0:	add	ip, r7, r8
   1e6c4:	add	r7, sp, #80	; 0x50
   1e6c8:	mov	r2, #50	; 0x32
   1e6cc:	add	ip, sl, ip, lsl #3
   1e6d0:	mov	r0, r7
   1e6d4:	ldr	ip, [ip, #4]
   1e6d8:	str	ip, [sp]
   1e6dc:	bl	11248 <__sprintf_chk@plt>
   1e6e0:	b	1e5f0 <ftello64@plt+0xd2ac>
   1e6e4:	ldr	r7, [sp, #16]
   1e6e8:	movw	r3, #10920	; 0x2aa8
   1e6ec:	mov	r1, #1
   1e6f0:	movt	r3, #2
   1e6f4:	add	ip, r7, r8
   1e6f8:	add	r7, sp, #80	; 0x50
   1e6fc:	mov	r2, #50	; 0x32
   1e700:	add	ip, sl, ip, lsl #3
   1e704:	mov	r0, r7
   1e708:	ldr	ip, [ip, #4]
   1e70c:	str	ip, [sp]
   1e710:	bl	11248 <__sprintf_chk@plt>
   1e714:	b	1e668 <ftello64@plt+0xd324>
   1e718:	ldr	ip, [sp, #40]	; 0x28
   1e71c:	mvn	r3, #0
   1e720:	str	r3, [ip]
   1e724:	mov	ip, #0
   1e728:	str	ip, [sp, #20]
   1e72c:	b	1d698 <ftello64@plt+0xc354>
   1e730:	ldrb	r3, [r3, #2]
   1e734:	cmp	r3, #0
   1e738:	mvneq	sl, #1
   1e73c:	beq	1db68 <ftello64@plt+0xc824>
   1e740:	b	1df70 <ftello64@plt+0xcc2c>
   1e744:	mov	r0, #4
   1e748:	movw	r1, #10928	; 0x2ab0
   1e74c:	movt	r1, #2
   1e750:	bl	123cc <ftello64@plt+0x1088>
   1e754:	ldr	r7, [sp, #24]
   1e758:	ldr	r0, [r7]
   1e75c:	b	1de2c <ftello64@plt+0xcae8>
   1e760:	mov	r0, r7
   1e764:	movw	r1, #10928	; 0x2ab0
   1e768:	movt	r1, #2
   1e76c:	bl	123cc <ftello64@plt+0x1088>
   1e770:	ldr	r7, [sp, #24]
   1e774:	ldr	r0, [r7]
   1e778:	mov	ip, r7
   1e77c:	b	1de68 <ftello64@plt+0xcb24>
   1e780:	mov	r0, #4
   1e784:	movw	r1, #10896	; 0x2a90
   1e788:	movt	r1, #2
   1e78c:	bl	123cc <ftello64@plt+0x1088>
   1e790:	ldr	ip, [sp, #24]
   1e794:	ldr	r4, [sp, #76]	; 0x4c
   1e798:	ldr	r0, [ip]
   1e79c:	b	1d9b8 <ftello64@plt+0xc674>
   1e7a0:	mov	r0, #4
   1e7a4:	movw	r1, #10896	; 0x2a90
   1e7a8:	movt	r1, #2
   1e7ac:	bl	123cc <ftello64@plt+0x1088>
   1e7b0:	ldr	r9, [sp, #76]	; 0x4c
   1e7b4:	ldr	r0, [r7]
   1e7b8:	add	r9, r9, r8
   1e7bc:	b	1dddc <ftello64@plt+0xca98>
   1e7c0:	ldr	r7, [sp, #20]
   1e7c4:	movw	r3, #10920	; 0x2aa8
   1e7c8:	ldr	ip, [sp, #12]
   1e7cc:	mov	r1, #1
   1e7d0:	ldr	r0, [sp, #32]
   1e7d4:	movt	r3, #2
   1e7d8:	add	r2, r7, ip
   1e7dc:	add	r7, sp, #80	; 0x50
   1e7e0:	ldr	ip, [r0, r2, lsl #3]
   1e7e4:	mov	r0, r7
   1e7e8:	mov	r2, #50	; 0x32
   1e7ec:	str	ip, [sp]
   1e7f0:	bl	11248 <__sprintf_chk@plt>
   1e7f4:	b	1dd54 <ftello64@plt+0xca10>
   1e7f8:	mov	r0, #4
   1e7fc:	movw	r1, #10896	; 0x2a90
   1e800:	movt	r1, #2
   1e804:	bl	123cc <ftello64@plt+0x1088>
   1e808:	ldr	r0, [r7]
   1e80c:	b	1d7e0 <ftello64@plt+0xc49c>
   1e810:	ldr	r7, [sp, #20]
   1e814:	ldr	ip, [sp, #12]
   1e818:	add	r2, r7, ip
   1e81c:	ldr	r7, [sp, #32]
   1e820:	add	r3, r7, r2, lsl #3
   1e824:	ldr	r3, [r3, #20]
   1e828:	cmp	r3, #0
   1e82c:	beq	1e9a0 <ftello64@plt+0xd65c>
   1e830:	ldrb	r0, [r3]
   1e834:	cmp	r0, #0
   1e838:	beq	1e9a0 <ftello64@plt+0xd65c>
   1e83c:	ldr	r2, [r7, r2, lsl #3]
   1e840:	add	r7, sp, #80	; 0x50
   1e844:	str	r3, [sp, #4]
   1e848:	movw	r3, #10908	; 0x2a9c
   1e84c:	mov	r0, r7
   1e850:	movt	r3, #2
   1e854:	str	r2, [sp]
   1e858:	mov	r2, #50	; 0x32
   1e85c:	bl	11248 <__sprintf_chk@plt>
   1e860:	str	r7, [sp]
   1e864:	movw	r0, #17372	; 0x43dc
   1e868:	mov	r1, #1
   1e86c:	movt	r0, #3
   1e870:	movw	r2, #6049	; 0x17a1
   1e874:	ldr	r3, [pc, #424]	; 1ea24 <ftello64@plt+0xd6e0>
   1e878:	bl	11248 <__sprintf_chk@plt>
   1e87c:	ldr	r7, [sp, #192]	; 0xc0
   1e880:	cmp	r7, #0
   1e884:	bgt	1dcc8 <ftello64@plt+0xc984>
   1e888:	movw	r1, #17372	; 0x43dc
   1e88c:	mov	r0, #16
   1e890:	movt	r1, #3
   1e894:	bl	123cc <ftello64@plt+0x1088>
   1e898:	b	1db68 <ftello64@plt+0xc824>
   1e89c:	movw	r0, #65534	; 0xfffe
   1e8a0:	b	1d6d8 <ftello64@plt+0xc394>
   1e8a4:	mov	r0, #4
   1e8a8:	movw	r1, #10896	; 0x2a90
   1e8ac:	movt	r1, #2
   1e8b0:	bl	123cc <ftello64@plt+0x1088>
   1e8b4:	ldr	r0, [r7]
   1e8b8:	b	1dc14 <ftello64@plt+0xc8d0>
   1e8bc:	mov	r0, #4
   1e8c0:	movw	r1, #10896	; 0x2a90
   1e8c4:	movt	r1, #2
   1e8c8:	bl	123cc <ftello64@plt+0x1088>
   1e8cc:	ldr	ip, [sp, #24]
   1e8d0:	ldr	r0, [ip]
   1e8d4:	b	1d8c0 <ftello64@plt+0xc57c>
   1e8d8:	mov	r0, #4
   1e8dc:	movw	r1, #10928	; 0x2ab0
   1e8e0:	movt	r1, #2
   1e8e4:	bl	123cc <ftello64@plt+0x1088>
   1e8e8:	ldr	r7, [sp, #24]
   1e8ec:	ldr	r0, [r7]
   1e8f0:	b	1db3c <ftello64@plt+0xc7f8>
   1e8f4:	mov	r0, #4
   1e8f8:	movw	r1, #10928	; 0x2ab0
   1e8fc:	movt	r1, #2
   1e900:	bl	123cc <ftello64@plt+0x1088>
   1e904:	ldr	r7, [sp, #24]
   1e908:	ldr	r0, [r7]
   1e90c:	b	1df30 <ftello64@plt+0xcbec>
   1e910:	ldr	ip, [sp, #20]
   1e914:	ldr	r7, [sp, #12]
   1e918:	add	r2, ip, r7
   1e91c:	ldr	ip, [sp, #32]
   1e920:	add	r3, ip, r2, lsl #3
   1e924:	ldr	r3, [r3, #20]
   1e928:	cmp	r3, #0
   1e92c:	beq	1e9d8 <ftello64@plt+0xd694>
   1e930:	ldrb	r1, [r3]
   1e934:	cmp	r1, #0
   1e938:	beq	1e9d8 <ftello64@plt+0xd694>
   1e93c:	ldr	r2, [ip, r2, lsl #3]
   1e940:	add	r7, sp, #80	; 0x50
   1e944:	str	r3, [sp, #4]
   1e948:	mov	r1, #1
   1e94c:	movw	r3, #10908	; 0x2a9c
   1e950:	mov	r0, r7
   1e954:	str	r2, [sp]
   1e958:	movt	r3, #2
   1e95c:	mov	r2, #50	; 0x32
   1e960:	bl	11248 <__sprintf_chk@plt>
   1e964:	str	r7, [sp]
   1e968:	movw	r0, #17372	; 0x43dc
   1e96c:	mov	r1, #1
   1e970:	movt	r0, #3
   1e974:	movw	r2, #6049	; 0x17a1
   1e978:	ldr	r3, [pc, #168]	; 1ea28 <ftello64@plt+0xd6e4>
   1e97c:	bl	11248 <__sprintf_chk@plt>
   1e980:	ldr	r7, [sp, #192]	; 0xc0
   1e984:	cmp	r7, #0
   1e988:	bgt	1dcc8 <ftello64@plt+0xc984>
   1e98c:	movw	r1, #17372	; 0x43dc
   1e990:	mov	r0, #16
   1e994:	movt	r1, #3
   1e998:	bl	123cc <ftello64@plt+0x1088>
   1e99c:	b	1df14 <ftello64@plt+0xcbd0>
   1e9a0:	ldr	ip, [sp, #20]
   1e9a4:	movw	r3, #10920	; 0x2aa8
   1e9a8:	ldr	r7, [sp, #12]
   1e9ac:	mov	r1, #1
   1e9b0:	ldr	r0, [sp, #32]
   1e9b4:	movt	r3, #2
   1e9b8:	add	r2, ip, r7
   1e9bc:	add	r7, sp, #80	; 0x50
   1e9c0:	ldr	ip, [r0, r2, lsl #3]
   1e9c4:	mov	r0, r7
   1e9c8:	mov	r2, #50	; 0x32
   1e9cc:	str	ip, [sp]
   1e9d0:	bl	11248 <__sprintf_chk@plt>
   1e9d4:	b	1e860 <ftello64@plt+0xd51c>
   1e9d8:	ldr	r7, [sp, #20]
   1e9dc:	movw	r3, #10920	; 0x2aa8
   1e9e0:	ldr	ip, [sp, #12]
   1e9e4:	mov	r1, #1
   1e9e8:	ldr	r0, [sp, #32]
   1e9ec:	movt	r3, #2
   1e9f0:	add	r2, r7, ip
   1e9f4:	add	r7, sp, #80	; 0x50
   1e9f8:	ldr	ip, [r0, r2, lsl #3]
   1e9fc:	mov	r0, r7
   1ea00:	mov	r2, #50	; 0x32
   1ea04:	str	ip, [sp]
   1ea08:	bl	11248 <__sprintf_chk@plt>
   1ea0c:	b	1e964 <ftello64@plt+0xd620>
   1ea10:	andeq	r2, r2, ip, ror #10
   1ea14:	andeq	r2, r2, r4, lsl r5
   1ea18:			; <UNDEFINED> instruction: 0x000225b4
   1ea1c:	strdeq	r2, [r2], -r8
   1ea20:	andeq	r2, r2, r8, asr #10
   1ea24:	andeq	r2, r2, ip, lsr #10
   1ea28:	muleq	r2, r4, r5
   1ea2c:	movw	r1, #24368	; 0x5f30
   1ea30:	movw	r0, #24112	; 0x5e30
   1ea34:	movt	r1, #3
   1ea38:	movt	r0, #3
   1ea3c:	mov	r3, #0
   1ea40:	uxtb	r2, r3
   1ea44:	strb	r2, [r1, r3]
   1ea48:	strb	r2, [r0, r3]
   1ea4c:	add	r3, r3, #1
   1ea50:	cmp	r3, #256	; 0x100
   1ea54:	bne	1ea40 <ftello64@plt+0xd6fc>
   1ea58:	mov	r3, #97	; 0x61
   1ea5c:	sub	r2, r3, #32
   1ea60:	strb	r2, [r0, r3]
   1ea64:	add	r3, r3, #1
   1ea68:	cmp	r3, #123	; 0x7b
   1ea6c:	bne	1ea5c <ftello64@plt+0xd718>
   1ea70:	mov	r3, #65	; 0x41
   1ea74:	add	r2, r3, #32
   1ea78:	strb	r2, [r1, r3]
   1ea7c:	add	r3, r3, #1
   1ea80:	cmp	r3, #91	; 0x5b
   1ea84:	bne	1ea74 <ftello64@plt+0xd730>
   1ea88:	bx	lr
   1ea8c:	ldrb	r3, [r0]
   1ea90:	mov	ip, r0
   1ea94:	ldrb	r2, [r1]
   1ea98:	subs	r0, r3, r2
   1ea9c:	bxne	lr
   1eaa0:	cmp	r3, #0
   1eaa4:	bxeq	lr
   1eaa8:	cmp	r2, #0
   1eaac:	bne	1eac4 <ftello64@plt+0xd780>
   1eab0:	b	1ead8 <ftello64@plt+0xd794>
   1eab4:	cmp	r3, #0
   1eab8:	bxeq	lr
   1eabc:	cmp	r2, #0
   1eac0:	bxeq	lr
   1eac4:	ldrb	r3, [ip, #1]!
   1eac8:	ldrb	r2, [r1, #1]!
   1eacc:	subs	r0, r3, r2
   1ead0:	beq	1eab4 <ftello64@plt+0xd770>
   1ead4:	bx	lr
   1ead8:	bx	lr
   1eadc:	push	{r4, r5, r6, r7, lr}
   1eae0:	cmn	r2, #1
   1eae4:	movw	r6, #16992	; 0x4260
   1eae8:	movt	r6, #3
   1eaec:	mov	r7, r3
   1eaf0:	sub	sp, sp, #12
   1eaf4:	mov	r3, #0
   1eaf8:	mov	r4, r0
   1eafc:	mov	r5, r1
   1eb00:	strb	r3, [r6, #1]
   1eb04:	beq	1ebdc <ftello64@plt+0xd898>
   1eb08:	cmn	r2, #2
   1eb0c:	beq	1ebf4 <ftello64@plt+0xd8b0>
   1eb10:	cmp	r2, #0
   1eb14:	beq	1eb28 <ftello64@plt+0xd7e4>
   1eb18:	mov	r1, r2
   1eb1c:	mov	r0, r6
   1eb20:	mov	r2, #16
   1eb24:	bl	1123c <__strcat_chk@plt>
   1eb28:	movw	r0, #16992	; 0x4260
   1eb2c:	movt	r0, #3
   1eb30:	bl	11218 <strlen@plt>
   1eb34:	movw	r2, #10936	; 0x2ab8
   1eb38:	movt	r2, #2
   1eb3c:	cmp	r7, #0
   1eb40:	ldrh	ip, [r2]
   1eb44:	ldrb	r1, [r2, #2]
   1eb48:	add	r3, r6, r0
   1eb4c:	strh	ip, [r6, r0]
   1eb50:	mov	r2, r3
   1eb54:	strb	r1, [r2, #2]!
   1eb58:	movweq	r2, #9988	; 0x2704
   1eb5c:	movteq	r2, #2
   1eb60:	ldrheq	r2, [r2]
   1eb64:	strheq	r2, [r3, #2]
   1eb68:	beq	1eb7c <ftello64@plt+0xd838>
   1eb6c:	mov	r0, r2
   1eb70:	mov	r1, r7
   1eb74:	mov	r2, #16
   1eb78:	bl	1117c <__strcpy_chk@plt>
   1eb7c:	movw	r6, #23424	; 0x5b80
   1eb80:	movt	r6, #3
   1eb84:	strd	r4, [sp]
   1eb88:	mov	r1, #1
   1eb8c:	ldr	lr, [r6]
   1eb90:	mov	r4, r6
   1eb94:	mvn	r2, #0
   1eb98:	movw	r3, #16992	; 0x4260
   1eb9c:	add	lr, lr, r1
   1eba0:	movt	r3, #3
   1eba4:	asr	ip, lr, #31
   1eba8:	lsr	ip, ip, #30
   1ebac:	add	r0, lr, ip
   1ebb0:	and	r0, r0, #3
   1ebb4:	rsb	r0, ip, r0
   1ebb8:	str	r0, [r4], #4
   1ebbc:	add	r0, r0, r0, lsl #1
   1ebc0:	add	r0, r4, r0, lsl #3
   1ebc4:	bl	11248 <__sprintf_chk@plt>
   1ebc8:	ldr	r0, [r6]
   1ebcc:	add	r0, r0, r0, lsl #1
   1ebd0:	add	r0, r4, r0, lsl #3
   1ebd4:	add	sp, sp, #12
   1ebd8:	pop	{r4, r5, r6, r7, pc}
   1ebdc:	movw	r1, #10932	; 0x2ab4
   1ebe0:	mov	r0, r6
   1ebe4:	movt	r1, #2
   1ebe8:	mov	r2, #16
   1ebec:	bl	1123c <__strcat_chk@plt>
   1ebf0:	b	1eb28 <ftello64@plt+0xd7e4>
   1ebf4:	mov	r0, r6
   1ebf8:	bl	11218 <strlen@plt>
   1ebfc:	movw	r2, #4496	; 0x1190
   1ec00:	movw	r3, #10932	; 0x2ab4
   1ec04:	movt	r2, #2
   1ec08:	movt	r3, #2
   1ec0c:	ldrh	ip, [r2]
   1ec10:	ldrh	r2, [r3]
   1ec14:	ldrb	r3, [r3, #2]
   1ec18:	add	r1, r6, r0
   1ec1c:	strh	ip, [r6, r0]
   1ec20:	strh	r2, [r1, #1]
   1ec24:	strb	r3, [r1, #3]
   1ec28:	b	1eb28 <ftello64@plt+0xd7e4>
   1ec2c:	movw	ip, #16992	; 0x4260
   1ec30:	cmn	r2, #1
   1ec34:	movt	ip, #3
   1ec38:	push	{r4, r5, r6, r7, lr}
   1ec3c:	mov	r7, r3
   1ec40:	sub	sp, sp, #12
   1ec44:	mov	r3, #0
   1ec48:	mov	r4, r0
   1ec4c:	mov	r5, r1
   1ec50:	strb	r3, [ip, #17]
   1ec54:	add	r6, ip, #16
   1ec58:	beq	1ed28 <ftello64@plt+0xd9e4>
   1ec5c:	cmn	r2, #2
   1ec60:	beq	1ed40 <ftello64@plt+0xd9fc>
   1ec64:	cmp	r2, #0
   1ec68:	beq	1ec7c <ftello64@plt+0xd938>
   1ec6c:	mov	r1, r2
   1ec70:	mov	r0, r6
   1ec74:	mov	r2, #16
   1ec78:	bl	1123c <__strcat_chk@plt>
   1ec7c:	ldr	r0, [pc, #244]	; 1ed78 <ftello64@plt+0xda34>
   1ec80:	bl	11218 <strlen@plt>
   1ec84:	movw	r2, #10936	; 0x2ab8
   1ec88:	movt	r2, #2
   1ec8c:	cmp	r7, #0
   1ec90:	ldrh	ip, [r2]
   1ec94:	ldrb	r1, [r2, #2]
   1ec98:	add	r3, r6, r0
   1ec9c:	strh	ip, [r6, r0]
   1eca0:	mov	r2, r3
   1eca4:	strb	r1, [r2, #2]!
   1eca8:	movweq	r2, #7844	; 0x1ea4
   1ecac:	movteq	r2, #2
   1ecb0:	ldrheq	r2, [r2]
   1ecb4:	strheq	r2, [r3, #2]
   1ecb8:	beq	1eccc <ftello64@plt+0xd988>
   1ecbc:	mov	r0, r2
   1ecc0:	mov	r1, r7
   1ecc4:	mov	r2, #16
   1ecc8:	bl	1117c <__strcpy_chk@plt>
   1eccc:	movw	r6, #23424	; 0x5b80
   1ecd0:	movt	r6, #3
   1ecd4:	strd	r4, [sp]
   1ecd8:	mov	r1, #1
   1ecdc:	ldr	lr, [r6, #100]	; 0x64
   1ece0:	add	r7, r6, #104	; 0x68
   1ece4:	mvn	r2, #0
   1ece8:	ldr	r3, [pc, #136]	; 1ed78 <ftello64@plt+0xda34>
   1ecec:	add	lr, lr, r1
   1ecf0:	asr	r0, lr, #31
   1ecf4:	lsr	r0, r0, #30
   1ecf8:	add	ip, lr, r0
   1ecfc:	and	ip, ip, #3
   1ed00:	rsb	ip, r0, ip
   1ed04:	str	ip, [r6, #100]	; 0x64
   1ed08:	add	r0, ip, ip, lsl #1
   1ed0c:	add	r0, r7, r0, lsl #3
   1ed10:	bl	11248 <__sprintf_chk@plt>
   1ed14:	ldr	r0, [r6, #100]	; 0x64
   1ed18:	add	r0, r0, r0, lsl #1
   1ed1c:	add	r0, r7, r0, lsl #3
   1ed20:	add	sp, sp, #12
   1ed24:	pop	{r4, r5, r6, r7, pc}
   1ed28:	movw	r1, #10932	; 0x2ab4
   1ed2c:	mov	r2, #16
   1ed30:	movt	r1, #2
   1ed34:	mov	r0, r6
   1ed38:	bl	1123c <__strcat_chk@plt>
   1ed3c:	b	1ec7c <ftello64@plt+0xd938>
   1ed40:	mov	r0, r6
   1ed44:	bl	11218 <strlen@plt>
   1ed48:	movw	r2, #4496	; 0x1190
   1ed4c:	movw	r3, #10932	; 0x2ab4
   1ed50:	movt	r2, #2
   1ed54:	movt	r3, #2
   1ed58:	ldrh	ip, [r2]
   1ed5c:	ldrh	r2, [r3]
   1ed60:	ldrb	r3, [r3, #2]
   1ed64:	add	r1, r6, r0
   1ed68:	strh	ip, [r6, r0]
   1ed6c:	strh	r2, [r1, #1]
   1ed70:	strb	r3, [r1, #3]
   1ed74:	b	1ec7c <ftello64@plt+0xd938>
   1ed78:	andeq	r4, r3, r0, ror r2
   1ed7c:	push	{r4, r5, r6, lr}
   1ed80:	subs	r6, r0, #0
   1ed84:	beq	1ee54 <ftello64@plt+0xdb10>
   1ed88:	ldrb	r3, [r6]
   1ed8c:	sub	r3, r3, #48	; 0x30
   1ed90:	cmp	r3, #9
   1ed94:	bhi	1edc0 <ftello64@plt+0xda7c>
   1ed98:	bl	11218 <strlen@plt>
   1ed9c:	cmp	r0, #8
   1eda0:	bls	1eddc <ftello64@plt+0xda98>
   1eda4:	mov	r1, r6
   1eda8:	movw	r0, #11036	; 0x2b1c
   1edac:	movt	r0, #2
   1edb0:	bl	12554 <ftello64@plt+0x1210>
   1edb4:	mvn	r0, #0
   1edb8:	mvn	r1, #0
   1edbc:	pop	{r4, r5, r6, pc}
   1edc0:	mov	r1, r6
   1edc4:	movw	r0, #10988	; 0x2aec
   1edc8:	movt	r0, #2
   1edcc:	bl	12554 <ftello64@plt+0x1210>
   1edd0:	mvn	r0, #0
   1edd4:	mvn	r1, #0
   1edd8:	pop	{r4, r5, r6, pc}
   1eddc:	mov	r0, r6
   1ede0:	mov	r1, #0
   1ede4:	mov	r2, #10
   1ede8:	bl	1108c <strtol@plt>
   1edec:	ldrb	r4, [r6]
   1edf0:	cmp	r4, #0
   1edf4:	mov	r5, r0
   1edf8:	beq	1ee74 <ftello64@plt+0xdb30>
   1edfc:	bl	111f4 <__ctype_b_loc@plt>
   1ee00:	mov	r1, #0
   1ee04:	mov	r3, r1
   1ee08:	mov	ip, r6
   1ee0c:	ldr	r0, [r0]
   1ee10:	b	1ee24 <ftello64@plt+0xdae0>
   1ee14:	ldrb	r4, [ip, #1]!
   1ee18:	mov	r1, r3
   1ee1c:	cmp	r4, #0
   1ee20:	beq	1ee74 <ftello64@plt+0xdb30>
   1ee24:	lsl	r2, r4, #1
   1ee28:	add	r3, r3, #1
   1ee2c:	ldrh	r2, [r0, r2]
   1ee30:	tst	r2, #2048	; 0x800
   1ee34:	bne	1ee14 <ftello64@plt+0xdad0>
   1ee38:	add	r1, r6, r1
   1ee3c:	ldrb	r6, [r1, #1]
   1ee40:	cmp	r6, #0
   1ee44:	beq	1ee80 <ftello64@plt+0xdb3c>
   1ee48:	mvn	r0, #0
   1ee4c:	mvn	r1, #0
   1ee50:	pop	{r4, r5, r6, pc}
   1ee54:	movw	r0, #10940	; 0x2abc
   1ee58:	movw	r1, #8308	; 0x2074
   1ee5c:	movt	r0, #2
   1ee60:	movt	r1, #2
   1ee64:	bl	12554 <ftello64@plt+0x1210>
   1ee68:	mvn	r0, #0
   1ee6c:	mvn	r1, #0
   1ee70:	pop	{r4, r5, r6, pc}
   1ee74:	mov	r0, r5
   1ee78:	asr	r1, r5, #31
   1ee7c:	pop	{r4, r5, r6, pc}
   1ee80:	bl	111d0 <__ctype_toupper_loc@plt>
   1ee84:	ldr	r3, [r0]
   1ee88:	ldrb	r3, [r3, r4, lsl #2]
   1ee8c:	cmp	r3, #75	; 0x4b
   1ee90:	beq	1eecc <ftello64@plt+0xdb88>
   1ee94:	cmp	r3, #77	; 0x4d
   1ee98:	beq	1eed4 <ftello64@plt+0xdb90>
   1ee9c:	cmp	r3, #71	; 0x47
   1eea0:	beq	1eedc <ftello64@plt+0xdb98>
   1eea4:	cmp	r3, #84	; 0x54
   1eea8:	moveq	ip, r6
   1eeac:	moveq	r6, #256	; 0x100
   1eeb0:	bne	1ee48 <ftello64@plt+0xdb04>
   1eeb4:	asr	r3, r5, #31
   1eeb8:	umull	r0, r1, ip, r5
   1eebc:	mul	ip, ip, r3
   1eec0:	mla	r5, r5, r6, ip
   1eec4:	add	r1, r5, r1
   1eec8:	pop	{r4, r5, r6, pc}
   1eecc:	mov	ip, #1024	; 0x400
   1eed0:	b	1eeb4 <ftello64@plt+0xdb70>
   1eed4:	mov	ip, #1048576	; 0x100000
   1eed8:	b	1eeb4 <ftello64@plt+0xdb70>
   1eedc:	mov	ip, #1073741824	; 0x40000000
   1eee0:	b	1eeb4 <ftello64@plt+0xdb70>
   1eee4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1eee8:	movw	sl, #17336	; 0x43b8
   1eeec:	movt	sl, #3
   1eef0:	mov	r4, r0
   1eef4:	mov	r5, r1
   1eef8:	sub	sp, sp, #8
   1eefc:	ldr	r3, [sl]
   1ef00:	movw	r0, #10239	; 0x27ff
   1ef04:	mov	r1, #0
   1ef08:	cmp	r5, r1
   1ef0c:	cmpeq	r4, r0
   1ef10:	mov	r8, #0
   1ef14:	mov	r9, r2
   1ef18:	strb	r8, [r2]
   1ef1c:	str	r3, [sp, #4]
   1ef20:	bls	1ef50 <ftello64@plt+0xdc0c>
   1ef24:	mov	r2, r0
   1ef28:	mov	r3, r1
   1ef2c:	lsr	r1, r4, #10
   1ef30:	lsr	r0, r5, #10
   1ef34:	orr	r1, r1, r5, lsl #22
   1ef38:	add	r8, r8, #1
   1ef3c:	mov	r5, r0
   1ef40:	mov	r4, r1
   1ef44:	cmp	r5, r3
   1ef48:	cmpeq	r4, r2
   1ef4c:	bhi	1ef2c <ftello64@plt+0xdbe8>
   1ef50:	movw	r2, #999	; 0x3e7
   1ef54:	mov	r3, #0
   1ef58:	cmp	r5, r3
   1ef5c:	cmpeq	r4, r2
   1ef60:	movw	r1, #8240	; 0x2030
   1ef64:	movt	r1, #8224	; 0x2020
   1ef68:	str	r1, [sp]
   1ef6c:	bhi	1f0ac <ftello64@plt+0xdd68>
   1ef70:	orrs	r0, r4, r5
   1ef74:	beq	1f024 <ftello64@plt+0xdce0>
   1ef78:	mov	r2, #10
   1ef7c:	mov	r3, #0
   1ef80:	mov	r0, r4
   1ef84:	mov	r1, r5
   1ef88:	bl	1f448 <ftello64@plt+0xe104>
   1ef8c:	mov	r2, #10
   1ef90:	mov	r3, #0
   1ef94:	mov	r6, r0
   1ef98:	mov	r7, r1
   1ef9c:	mov	r0, r4
   1efa0:	mov	r1, r5
   1efa4:	bl	1f448 <ftello64@plt+0xe104>
   1efa8:	orrs	r3, r6, r7
   1efac:	moveq	r3, #1
   1efb0:	add	r2, r2, #48	; 0x30
   1efb4:	strb	r2, [sp]
   1efb8:	beq	1f10c <ftello64@plt+0xddc8>
   1efbc:	mov	r2, #10
   1efc0:	mov	r3, #0
   1efc4:	mov	r0, r6
   1efc8:	mov	r1, r7
   1efcc:	bl	1f448 <ftello64@plt+0xe104>
   1efd0:	mov	r2, #10
   1efd4:	mov	r3, #0
   1efd8:	mov	r4, r0
   1efdc:	mov	r5, r1
   1efe0:	mov	r0, r6
   1efe4:	mov	r1, r7
   1efe8:	bl	1f448 <ftello64@plt+0xe104>
   1efec:	orrs	r0, r4, r5
   1eff0:	moveq	r3, #2
   1eff4:	add	r2, r2, #48	; 0x30
   1eff8:	strb	r2, [sp, #1]
   1effc:	beq	1f10c <ftello64@plt+0xddc8>
   1f000:	mov	r0, r4
   1f004:	mov	r1, r5
   1f008:	mov	r2, #10
   1f00c:	mov	r3, #0
   1f010:	bl	1f448 <ftello64@plt+0xe104>
   1f014:	mov	r3, #3
   1f018:	add	r2, r2, #48	; 0x30
   1f01c:	strb	r2, [sp, #2]
   1f020:	b	1f10c <ftello64@plt+0xddc8>
   1f024:	ldrb	r2, [sp]
   1f028:	mov	r3, #1
   1f02c:	strb	r2, [r9]
   1f030:	cmp	r3, #1
   1f034:	movge	r0, r3
   1f038:	movlt	r0, #1
   1f03c:	cmp	r8, #0
   1f040:	add	r9, r9, r0
   1f044:	beq	1f08c <ftello64@plt+0xdd48>
   1f048:	cmp	r8, #1
   1f04c:	add	r0, r0, #1
   1f050:	moveq	r3, #75	; 0x4b
   1f054:	strbeq	r3, [r9], #1
   1f058:	beq	1f08c <ftello64@plt+0xdd48>
   1f05c:	cmp	r8, #2
   1f060:	moveq	r3, #77	; 0x4d
   1f064:	strbeq	r3, [r9], #1
   1f068:	beq	1f08c <ftello64@plt+0xdd48>
   1f06c:	cmp	r8, #3
   1f070:	moveq	r3, #71	; 0x47
   1f074:	strbeq	r3, [r9], #1
   1f078:	beq	1f08c <ftello64@plt+0xdd48>
   1f07c:	cmp	r8, #4
   1f080:	moveq	r3, #84	; 0x54
   1f084:	movne	r3, #63	; 0x3f
   1f088:	strb	r3, [r9], #1
   1f08c:	mov	r3, #0
   1f090:	ldr	r2, [sp, #4]
   1f094:	strb	r3, [r9]
   1f098:	ldr	r3, [sl]
   1f09c:	cmp	r2, r3
   1f0a0:	bne	1f14c <ftello64@plt+0xde08>
   1f0a4:	add	sp, sp, #8
   1f0a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f0ac:	mov	r1, #10
   1f0b0:	mov	r2, #10
   1f0b4:	umull	r6, r7, r4, r1
   1f0b8:	mov	r3, #0
   1f0bc:	add	r8, r8, #1
   1f0c0:	mla	r7, r1, r5, r7
   1f0c4:	lsr	r4, r6, r1
   1f0c8:	lsr	r5, r7, r1
   1f0cc:	orr	r4, r4, r7, lsl #22
   1f0d0:	mov	r1, r5
   1f0d4:	mov	r0, r4
   1f0d8:	bl	1f448 <ftello64@plt+0xe104>
   1f0dc:	mov	r3, #46	; 0x2e
   1f0e0:	mov	r0, r4
   1f0e4:	strb	r3, [sp, #1]
   1f0e8:	mov	r1, r5
   1f0ec:	mov	r3, #0
   1f0f0:	add	ip, r2, #48	; 0x30
   1f0f4:	mov	r2, #10
   1f0f8:	strb	ip, [sp]
   1f0fc:	bl	1f448 <ftello64@plt+0xe104>
   1f100:	mov	r3, #3
   1f104:	add	r0, r0, #48	; 0x30
   1f108:	strb	r0, [sp, #2]
   1f10c:	sub	r2, r3, #1
   1f110:	add	r0, sp, #8
   1f114:	add	r1, r0, r2
   1f118:	cmp	r2, #0
   1f11c:	ldrb	r2, [r1, #-8]
   1f120:	strb	r2, [r9]
   1f124:	beq	1f030 <ftello64@plt+0xdcec>
   1f128:	sub	r2, r3, #2
   1f12c:	add	r0, sp, #8
   1f130:	add	r1, r0, r2
   1f134:	cmp	r2, #1
   1f138:	ldrb	r2, [r1, #-8]
   1f13c:	strb	r2, [r9, #1]
   1f140:	ldrbeq	r2, [sp]
   1f144:	strbeq	r2, [r9, #2]
   1f148:	b	1f030 <ftello64@plt+0xdcec>
   1f14c:	bl	11104 <__stack_chk_fail@plt>
   1f150:	push	{r4, r5, lr}
   1f154:	movw	r4, #17336	; 0x43b8
   1f158:	movt	r4, #3
   1f15c:	sub	sp, sp, #108	; 0x6c
   1f160:	mov	r1, r3
   1f164:	mov	r5, r0
   1f168:	ldr	ip, [r4]
   1f16c:	mov	r0, r2
   1f170:	mov	r2, sp
   1f174:	str	ip, [sp, #100]	; 0x64
   1f178:	bl	1eee4 <ftello64@plt+0xdba0>
   1f17c:	ldrb	r3, [sp]
   1f180:	cmp	r3, #32
   1f184:	bne	1f1c8 <ftello64@plt+0xde84>
   1f188:	ldrb	r3, [sp, #1]
   1f18c:	cmp	r3, #32
   1f190:	bne	1f1d0 <ftello64@plt+0xde8c>
   1f194:	ldrb	r3, [sp, #2]
   1f198:	cmp	r3, #32
   1f19c:	addne	r0, sp, #2
   1f1a0:	addeq	r0, sp, #3
   1f1a4:	mov	r1, r5
   1f1a8:	bl	11314 <fputs@plt>
   1f1ac:	ldr	r2, [sp, #100]	; 0x64
   1f1b0:	ldr	r3, [r4]
   1f1b4:	mov	r0, #0
   1f1b8:	cmp	r2, r3
   1f1bc:	bne	1f1d8 <ftello64@plt+0xde94>
   1f1c0:	add	sp, sp, #108	; 0x6c
   1f1c4:	pop	{r4, r5, pc}
   1f1c8:	mov	r0, sp
   1f1cc:	b	1f1a4 <ftello64@plt+0xde60>
   1f1d0:	add	r0, sp, #1
   1f1d4:	b	1f1a4 <ftello64@plt+0xde60>
   1f1d8:	bl	11104 <__stack_chk_fail@plt>
   1f1dc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1f1e0:	mov	r9, r2
   1f1e4:	ldrb	r4, [r0]
   1f1e8:	mov	r8, r3
   1f1ec:	cmp	r4, #0
   1f1f0:	beq	1f2b0 <ftello64@plt+0xdf6c>
   1f1f4:	ldrb	r5, [r1]
   1f1f8:	cmp	r5, #0
   1f1fc:	beq	1f294 <ftello64@plt+0xdf50>
   1f200:	cmp	r2, #0
   1f204:	bne	1f258 <ftello64@plt+0xdf14>
   1f208:	add	r6, r1, #1
   1f20c:	mov	r7, r0
   1f210:	bl	111d0 <__ctype_toupper_loc@plt>
   1f214:	mov	r2, r9
   1f218:	ldr	ip, [r0]
   1f21c:	b	1f238 <ftello64@plt+0xdef4>
   1f220:	ldrb	r4, [r7, #1]!
   1f224:	cmp	r4, #0
   1f228:	beq	1f298 <ftello64@plt+0xdf54>
   1f22c:	ldrb	r5, [r6], #1
   1f230:	cmp	r5, #0
   1f234:	beq	1f298 <ftello64@plt+0xdf54>
   1f238:	ldr	r4, [ip, r4, lsl #2]
   1f23c:	add	r2, r2, #1
   1f240:	ldr	r0, [ip, r5, lsl #2]
   1f244:	mov	r1, r6
   1f248:	cmp	r4, r0
   1f24c:	beq	1f220 <ftello64@plt+0xdedc>
   1f250:	mov	r0, #0
   1f254:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1f258:	add	ip, r1, #1
   1f25c:	mov	r7, r0
   1f260:	mov	r2, #0
   1f264:	b	1f280 <ftello64@plt+0xdf3c>
   1f268:	ldrb	r4, [r7, #1]!
   1f26c:	cmp	r4, #0
   1f270:	beq	1f298 <ftello64@plt+0xdf54>
   1f274:	ldrb	r5, [ip], #1
   1f278:	cmp	r5, #0
   1f27c:	beq	1f298 <ftello64@plt+0xdf54>
   1f280:	cmp	r4, r5
   1f284:	add	r2, r2, #1
   1f288:	mov	r1, ip
   1f28c:	beq	1f268 <ftello64@plt+0xdf24>
   1f290:	b	1f250 <ftello64@plt+0xdf0c>
   1f294:	mov	r2, r5
   1f298:	cmp	r8, r2
   1f29c:	bgt	1f250 <ftello64@plt+0xdf0c>
   1f2a0:	ldrb	r0, [r1]
   1f2a4:	rsbs	r0, r0, #1
   1f2a8:	movcc	r0, #0
   1f2ac:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1f2b0:	mov	r2, r4
   1f2b4:	b	1f298 <ftello64@plt+0xdf54>
   1f2b8:	push	{lr}		; (str lr, [sp, #-4]!)
   1f2bc:	sub	sp, sp, #12
   1f2c0:	movw	r3, #11876	; 0x2e64
   1f2c4:	movw	r1, #11788	; 0x2e0c
   1f2c8:	movt	r3, #2
   1f2cc:	movt	r1, #2
   1f2d0:	str	r3, [sp]
   1f2d4:	movw	r2, #11824	; 0x2e30
   1f2d8:	movw	r3, #11864	; 0x2e58
   1f2dc:	movt	r2, #2
   1f2e0:	movt	r3, #2
   1f2e4:	mov	r0, #1
   1f2e8:	bl	11260 <__printf_chk@plt>
   1f2ec:	add	sp, sp, #12
   1f2f0:	pop	{pc}		; (ldr pc, [sp], #4)
   1f2f4:	movw	r0, #11892	; 0x2e74
   1f2f8:	movt	r0, #2
   1f2fc:	bx	lr
   1f300:	cmp	r1, #0
   1f304:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   1f308:	sub	sp, sp, #8
   1f30c:	beq	1f438 <ftello64@plt+0xe0f4>
   1f310:	cmp	r2, #7
   1f314:	mvn	r4, r0
   1f318:	bls	1f3f8 <ftello64@plt+0xe0b4>
   1f31c:	sub	r0, r2, #8
   1f320:	movw	ip, #11892	; 0x2e74
   1f324:	movt	ip, #2
   1f328:	mov	r3, r1
   1f32c:	lsr	r0, r0, #3
   1f330:	str	r0, [sp, #4]
   1f334:	add	fp, r1, r0, lsl #3
   1f338:	add	fp, fp, #8
   1f33c:	ldrb	r0, [r3]
   1f340:	add	r3, r3, #8
   1f344:	ldrb	sl, [r3, #-7]
   1f348:	eor	r0, r0, r4
   1f34c:	ldrb	r9, [r3, #-6]
   1f350:	ldrb	r8, [r3, #-5]
   1f354:	uxtb	r0, r0
   1f358:	ldrb	r7, [r3, #-4]
   1f35c:	ldrb	r6, [r3, #-3]
   1f360:	ldr	r0, [ip, r0, lsl #2]
   1f364:	ldrb	r5, [r3, #-2]
   1f368:	eor	r4, r0, r4, lsr #8
   1f36c:	ldrb	r0, [r3, #-1]
   1f370:	eor	sl, r4, sl
   1f374:	cmp	r3, fp
   1f378:	uxtb	sl, sl
   1f37c:	ldr	sl, [ip, sl, lsl #2]
   1f380:	eor	r4, sl, r4, lsr #8
   1f384:	eor	r9, r4, r9
   1f388:	uxtb	r9, r9
   1f38c:	ldr	r9, [ip, r9, lsl #2]
   1f390:	eor	r4, r9, r4, lsr #8
   1f394:	eor	r8, r4, r8
   1f398:	uxtb	r8, r8
   1f39c:	ldr	r8, [ip, r8, lsl #2]
   1f3a0:	eor	r4, r8, r4, lsr #8
   1f3a4:	eor	r7, r4, r7
   1f3a8:	uxtb	r7, r7
   1f3ac:	ldr	r7, [ip, r7, lsl #2]
   1f3b0:	eor	r4, r7, r4, lsr #8
   1f3b4:	eor	r6, r4, r6
   1f3b8:	uxtb	r6, r6
   1f3bc:	ldr	r6, [ip, r6, lsl #2]
   1f3c0:	eor	r4, r6, r4, lsr #8
   1f3c4:	eor	r5, r4, r5
   1f3c8:	uxtb	r5, r5
   1f3cc:	ldr	r5, [ip, r5, lsl #2]
   1f3d0:	eor	r4, r5, r4, lsr #8
   1f3d4:	eor	r0, r4, r0
   1f3d8:	uxtb	r0, r0
   1f3dc:	ldr	r0, [ip, r0, lsl #2]
   1f3e0:	eor	r4, r0, r4, lsr #8
   1f3e4:	bne	1f33c <ftello64@plt+0xdff8>
   1f3e8:	ldr	r0, [sp, #4]
   1f3ec:	and	r2, r2, #7
   1f3f0:	add	r3, r0, #1
   1f3f4:	add	r1, r1, r3, lsl #3
   1f3f8:	cmp	r2, #0
   1f3fc:	beq	1f428 <ftello64@plt+0xe0e4>
   1f400:	movw	ip, #11892	; 0x2e74
   1f404:	add	r2, r1, r2
   1f408:	movt	ip, #2
   1f40c:	ldrb	r3, [r1], #1
   1f410:	eor	r3, r4, r3
   1f414:	cmp	r1, r2
   1f418:	uxtb	r3, r3
   1f41c:	ldr	r3, [ip, r3, lsl #2]
   1f420:	eor	r4, r3, r4, lsr #8
   1f424:	bne	1f40c <ftello64@plt+0xe0c8>
   1f428:	mvn	r0, r4
   1f42c:	add	sp, sp, #8
   1f430:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1f434:	bx	lr
   1f438:	mov	r0, r1
   1f43c:	add	sp, sp, #8
   1f440:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   1f444:	bx	lr
   1f448:	cmp	r3, #0
   1f44c:	cmpeq	r2, #0
   1f450:	bne	1f468 <ftello64@plt+0xe124>
   1f454:	cmp	r1, #0
   1f458:	cmpeq	r0, #0
   1f45c:	mvnne	r1, #0
   1f460:	mvnne	r0, #0
   1f464:	b	1f484 <ftello64@plt+0xe140>
   1f468:	sub	sp, sp, #8
   1f46c:	push	{sp, lr}
   1f470:	bl	1f4d0 <ftello64@plt+0xe18c>
   1f474:	ldr	lr, [sp, #4]
   1f478:	add	sp, sp, #8
   1f47c:	pop	{r2, r3}
   1f480:	bx	lr
   1f484:	push	{r1, lr}
   1f488:	mov	r0, #8
   1f48c:	bl	1105c <raise@plt>
   1f490:	pop	{r1, pc}
   1f494:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1f498:	mov	r8, r2
   1f49c:	mov	r6, r0
   1f4a0:	mov	r7, r1
   1f4a4:	mov	sl, r3
   1f4a8:	ldr	r9, [sp, #32]
   1f4ac:	bl	1f50c <ftello64@plt+0xe1c8>
   1f4b0:	umull	r4, r5, r8, r0
   1f4b4:	mul	r8, r8, r1
   1f4b8:	mla	r2, r0, sl, r8
   1f4bc:	add	r5, r2, r5
   1f4c0:	subs	r4, r6, r4
   1f4c4:	sbc	r5, r7, r5
   1f4c8:	strd	r4, [r9]
   1f4cc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1f4d0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1f4d4:	mov	r8, r2
   1f4d8:	mov	r6, r0
   1f4dc:	mov	r7, r1
   1f4e0:	mov	r5, r3
   1f4e4:	ldr	r9, [sp, #32]
   1f4e8:	bl	1f998 <ftello64@plt+0xe654>
   1f4ec:	mul	r3, r0, r5
   1f4f0:	umull	r4, r5, r0, r8
   1f4f4:	mla	r8, r8, r1, r3
   1f4f8:	add	r5, r8, r5
   1f4fc:	subs	r4, r6, r4
   1f500:	sbc	r5, r7, r5
   1f504:	strd	r4, [r9]
   1f508:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1f50c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f510:	rsbs	r4, r0, #0
   1f514:	rsc	r5, r1, #0
   1f518:	cmp	r1, #0
   1f51c:	mvn	r6, #0
   1f520:	sub	sp, sp, #12
   1f524:	movge	r4, r0
   1f528:	movge	r5, r1
   1f52c:	movge	r6, #0
   1f530:	cmp	r3, #0
   1f534:	blt	1f76c <ftello64@plt+0xe428>
   1f538:	cmp	r3, #0
   1f53c:	mov	sl, r4
   1f540:	mov	ip, r5
   1f544:	mov	r0, r2
   1f548:	mov	r1, r3
   1f54c:	mov	r8, r2
   1f550:	mov	r7, r4
   1f554:	mov	r9, r5
   1f558:	bne	1f650 <ftello64@plt+0xe30c>
   1f55c:	cmp	r2, r5
   1f560:	bls	1f68c <ftello64@plt+0xe348>
   1f564:	clz	r3, r2
   1f568:	cmp	r3, #0
   1f56c:	rsbne	r2, r3, #32
   1f570:	lslne	r8, r0, r3
   1f574:	lsrne	r2, r4, r2
   1f578:	lslne	r7, r4, r3
   1f57c:	orrne	r9, r2, r5, lsl r3
   1f580:	lsr	r4, r8, #16
   1f584:	uxth	sl, r8
   1f588:	mov	r1, r4
   1f58c:	mov	r0, r9
   1f590:	bl	1fdc8 <ftello64@plt+0xea84>
   1f594:	mov	r1, r4
   1f598:	mov	fp, r0
   1f59c:	mov	r0, r9
   1f5a0:	bl	1ffb4 <ftello64@plt+0xec70>
   1f5a4:	mul	r0, sl, fp
   1f5a8:	lsr	r2, r7, #16
   1f5ac:	orr	r1, r2, r1, lsl #16
   1f5b0:	cmp	r0, r1
   1f5b4:	bls	1f5d8 <ftello64@plt+0xe294>
   1f5b8:	adds	r1, r1, r8
   1f5bc:	sub	r3, fp, #1
   1f5c0:	bcs	1f5d4 <ftello64@plt+0xe290>
   1f5c4:	cmp	r0, r1
   1f5c8:	subhi	fp, fp, #2
   1f5cc:	addhi	r1, r1, r8
   1f5d0:	bhi	1f5d8 <ftello64@plt+0xe294>
   1f5d4:	mov	fp, r3
   1f5d8:	rsb	r9, r0, r1
   1f5dc:	mov	r1, r4
   1f5e0:	uxth	r7, r7
   1f5e4:	mov	r0, r9
   1f5e8:	bl	1fdc8 <ftello64@plt+0xea84>
   1f5ec:	mov	r1, r4
   1f5f0:	mov	r5, r0
   1f5f4:	mov	r0, r9
   1f5f8:	bl	1ffb4 <ftello64@plt+0xec70>
   1f5fc:	mul	sl, sl, r5
   1f600:	orr	r1, r7, r1, lsl #16
   1f604:	cmp	sl, r1
   1f608:	bls	1f628 <ftello64@plt+0xe2e4>
   1f60c:	adds	r8, r1, r8
   1f610:	sub	r3, r5, #1
   1f614:	bcs	1f624 <ftello64@plt+0xe2e0>
   1f618:	cmp	sl, r8
   1f61c:	subhi	r5, r5, #2
   1f620:	bhi	1f628 <ftello64@plt+0xe2e4>
   1f624:	mov	r5, r3
   1f628:	orr	r3, r5, fp, lsl #16
   1f62c:	mov	r4, #0
   1f630:	cmp	r6, #0
   1f634:	mov	r0, r3
   1f638:	mov	r1, r4
   1f63c:	beq	1f648 <ftello64@plt+0xe304>
   1f640:	rsbs	r0, r0, #0
   1f644:	rsc	r1, r1, #0
   1f648:	add	sp, sp, #12
   1f64c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f650:	cmp	r3, r5
   1f654:	movhi	r4, #0
   1f658:	movhi	r3, r4
   1f65c:	bhi	1f630 <ftello64@plt+0xe2ec>
   1f660:	clz	r5, r1
   1f664:	cmp	r5, #0
   1f668:	bne	1f858 <ftello64@plt+0xe514>
   1f66c:	cmp	r1, ip
   1f670:	cmpcs	r2, sl
   1f674:	movhi	r4, #0
   1f678:	movls	r4, #1
   1f67c:	movls	r3, #1
   1f680:	movls	r4, r5
   1f684:	movhi	r3, r4
   1f688:	b	1f630 <ftello64@plt+0xe2ec>
   1f68c:	cmp	r2, #0
   1f690:	bne	1f6a4 <ftello64@plt+0xe360>
   1f694:	mov	r1, r2
   1f698:	mov	r0, #1
   1f69c:	bl	1fdc8 <ftello64@plt+0xea84>
   1f6a0:	mov	r8, r0
   1f6a4:	clz	r3, r8
   1f6a8:	cmp	r3, #0
   1f6ac:	bne	1f77c <ftello64@plt+0xe438>
   1f6b0:	rsb	r9, r8, r9
   1f6b4:	lsr	r5, r8, #16
   1f6b8:	uxth	sl, r8
   1f6bc:	mov	r4, #1
   1f6c0:	mov	r1, r5
   1f6c4:	mov	r0, r9
   1f6c8:	bl	1fdc8 <ftello64@plt+0xea84>
   1f6cc:	mov	r1, r5
   1f6d0:	mov	fp, r0
   1f6d4:	mov	r0, r9
   1f6d8:	bl	1ffb4 <ftello64@plt+0xec70>
   1f6dc:	mul	r0, sl, fp
   1f6e0:	lsr	r2, r7, #16
   1f6e4:	orr	r1, r2, r1, lsl #16
   1f6e8:	cmp	r0, r1
   1f6ec:	bls	1f70c <ftello64@plt+0xe3c8>
   1f6f0:	adds	r1, r1, r8
   1f6f4:	sub	r3, fp, #1
   1f6f8:	bcs	1f978 <ftello64@plt+0xe634>
   1f6fc:	cmp	r0, r1
   1f700:	subhi	fp, fp, #2
   1f704:	addhi	r1, r1, r8
   1f708:	bls	1f978 <ftello64@plt+0xe634>
   1f70c:	rsb	r2, r0, r1
   1f710:	mov	r1, r5
   1f714:	str	r2, [sp]
   1f718:	uxth	r7, r7
   1f71c:	mov	r0, r2
   1f720:	bl	1fdc8 <ftello64@plt+0xea84>
   1f724:	ldr	r2, [sp]
   1f728:	mov	r1, r5
   1f72c:	mov	r9, r0
   1f730:	mov	r0, r2
   1f734:	bl	1ffb4 <ftello64@plt+0xec70>
   1f738:	mul	sl, sl, r9
   1f73c:	orr	r1, r7, r1, lsl #16
   1f740:	cmp	sl, r1
   1f744:	bls	1f764 <ftello64@plt+0xe420>
   1f748:	adds	r8, r1, r8
   1f74c:	sub	r3, r9, #1
   1f750:	bcs	1f760 <ftello64@plt+0xe41c>
   1f754:	cmp	sl, r8
   1f758:	subhi	r9, r9, #2
   1f75c:	bhi	1f764 <ftello64@plt+0xe420>
   1f760:	mov	r9, r3
   1f764:	orr	r3, r9, fp, lsl #16
   1f768:	b	1f630 <ftello64@plt+0xe2ec>
   1f76c:	mvn	r6, r6
   1f770:	rsbs	r2, r2, #0
   1f774:	rsc	r3, r3, #0
   1f778:	b	1f538 <ftello64@plt+0xe1f4>
   1f77c:	lsl	r8, r8, r3
   1f780:	rsb	fp, r3, #32
   1f784:	lsr	r4, r9, fp
   1f788:	lsr	fp, r7, fp
   1f78c:	lsr	r5, r8, #16
   1f790:	orr	fp, fp, r9, lsl r3
   1f794:	mov	r0, r4
   1f798:	lsl	r7, r7, r3
   1f79c:	mov	r1, r5
   1f7a0:	uxth	sl, r8
   1f7a4:	bl	1fdc8 <ftello64@plt+0xea84>
   1f7a8:	mov	r1, r5
   1f7ac:	mov	r3, r0
   1f7b0:	mov	r0, r4
   1f7b4:	str	r3, [sp]
   1f7b8:	bl	1ffb4 <ftello64@plt+0xec70>
   1f7bc:	ldr	r3, [sp]
   1f7c0:	lsr	r2, fp, #16
   1f7c4:	mul	r0, sl, r3
   1f7c8:	orr	r1, r2, r1, lsl #16
   1f7cc:	cmp	r0, r1
   1f7d0:	bls	1f7f0 <ftello64@plt+0xe4ac>
   1f7d4:	adds	r1, r1, r8
   1f7d8:	sub	r2, r3, #1
   1f7dc:	bcs	1f990 <ftello64@plt+0xe64c>
   1f7e0:	cmp	r0, r1
   1f7e4:	subhi	r3, r3, #2
   1f7e8:	addhi	r1, r1, r8
   1f7ec:	bls	1f990 <ftello64@plt+0xe64c>
   1f7f0:	rsb	r9, r0, r1
   1f7f4:	mov	r1, r5
   1f7f8:	str	r3, [sp]
   1f7fc:	uxth	fp, fp
   1f800:	mov	r0, r9
   1f804:	bl	1fdc8 <ftello64@plt+0xea84>
   1f808:	mov	r1, r5
   1f80c:	mov	r4, r0
   1f810:	mov	r0, r9
   1f814:	bl	1ffb4 <ftello64@plt+0xec70>
   1f818:	mul	r9, sl, r4
   1f81c:	ldr	r3, [sp]
   1f820:	orr	r1, fp, r1, lsl #16
   1f824:	cmp	r9, r1
   1f828:	bls	1f84c <ftello64@plt+0xe508>
   1f82c:	adds	r1, r1, r8
   1f830:	sub	r2, r4, #1
   1f834:	bcs	1f848 <ftello64@plt+0xe504>
   1f838:	cmp	r9, r1
   1f83c:	subhi	r4, r4, #2
   1f840:	addhi	r1, r1, r8
   1f844:	bhi	1f84c <ftello64@plt+0xe508>
   1f848:	mov	r4, r2
   1f84c:	rsb	r9, r9, r1
   1f850:	orr	r4, r4, r3, lsl #16
   1f854:	b	1f6c0 <ftello64@plt+0xe37c>
   1f858:	rsb	sl, r5, #32
   1f85c:	lsl	r3, r2, r5
   1f860:	lsr	r0, r2, sl
   1f864:	lsr	r2, ip, sl
   1f868:	orr	r4, r0, r1, lsl r5
   1f86c:	lsr	sl, r7, sl
   1f870:	mov	r0, r2
   1f874:	orr	sl, sl, ip, lsl r5
   1f878:	lsr	r9, r4, #16
   1f87c:	str	r3, [sp, #4]
   1f880:	str	r2, [sp]
   1f884:	uxth	fp, r4
   1f888:	mov	r1, r9
   1f88c:	bl	1fdc8 <ftello64@plt+0xea84>
   1f890:	ldr	r2, [sp]
   1f894:	mov	r1, r9
   1f898:	mov	r8, r0
   1f89c:	mov	r0, r2
   1f8a0:	bl	1ffb4 <ftello64@plt+0xec70>
   1f8a4:	mul	r0, fp, r8
   1f8a8:	lsr	r2, sl, #16
   1f8ac:	orr	r1, r2, r1, lsl #16
   1f8b0:	cmp	r0, r1
   1f8b4:	bls	1f8d4 <ftello64@plt+0xe590>
   1f8b8:	adds	r1, r1, r4
   1f8bc:	sub	r2, r8, #1
   1f8c0:	bcs	1f988 <ftello64@plt+0xe644>
   1f8c4:	cmp	r0, r1
   1f8c8:	subhi	r8, r8, #2
   1f8cc:	addhi	r1, r1, r4
   1f8d0:	bls	1f988 <ftello64@plt+0xe644>
   1f8d4:	rsb	ip, r0, r1
   1f8d8:	mov	r1, r9
   1f8dc:	str	ip, [sp]
   1f8e0:	mov	r0, ip
   1f8e4:	bl	1fdc8 <ftello64@plt+0xea84>
   1f8e8:	ldr	ip, [sp]
   1f8ec:	mov	r1, r9
   1f8f0:	mov	r2, r0
   1f8f4:	mov	r0, ip
   1f8f8:	str	r2, [sp]
   1f8fc:	bl	1ffb4 <ftello64@plt+0xec70>
   1f900:	ldr	r2, [sp]
   1f904:	uxth	ip, sl
   1f908:	mul	fp, fp, r2
   1f90c:	orr	ip, ip, r1, lsl #16
   1f910:	cmp	fp, ip
   1f914:	bls	1f934 <ftello64@plt+0xe5f0>
   1f918:	adds	ip, ip, r4
   1f91c:	sub	r1, r2, #1
   1f920:	bcs	1f980 <ftello64@plt+0xe63c>
   1f924:	cmp	fp, ip
   1f928:	subhi	r2, r2, #2
   1f92c:	addhi	ip, ip, r4
   1f930:	bls	1f980 <ftello64@plt+0xe63c>
   1f934:	ldr	r0, [sp, #4]
   1f938:	orr	r1, r2, r8, lsl #16
   1f93c:	rsb	fp, fp, ip
   1f940:	umull	r2, r3, r1, r0
   1f944:	cmp	fp, r3
   1f948:	bcc	1f96c <ftello64@plt+0xe628>
   1f94c:	movne	r4, #0
   1f950:	moveq	r4, #1
   1f954:	cmp	r2, r7, lsl r5
   1f958:	movls	r4, #0
   1f95c:	andhi	r4, r4, #1
   1f960:	cmp	r4, #0
   1f964:	moveq	r3, r1
   1f968:	beq	1f630 <ftello64@plt+0xe2ec>
   1f96c:	sub	r3, r1, #1
   1f970:	mov	r4, #0
   1f974:	b	1f630 <ftello64@plt+0xe2ec>
   1f978:	mov	fp, r3
   1f97c:	b	1f70c <ftello64@plt+0xe3c8>
   1f980:	mov	r2, r1
   1f984:	b	1f934 <ftello64@plt+0xe5f0>
   1f988:	mov	r8, r2
   1f98c:	b	1f8d4 <ftello64@plt+0xe590>
   1f990:	mov	r3, r2
   1f994:	b	1f7f0 <ftello64@plt+0xe4ac>
   1f998:	cmp	r3, #0
   1f99c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f9a0:	mov	r6, r0
   1f9a4:	sub	sp, sp, #12
   1f9a8:	mov	r5, r1
   1f9ac:	mov	r7, r0
   1f9b0:	mov	r4, r2
   1f9b4:	mov	r8, r1
   1f9b8:	bne	1fa98 <ftello64@plt+0xe754>
   1f9bc:	cmp	r2, r1
   1f9c0:	bls	1fad4 <ftello64@plt+0xe790>
   1f9c4:	clz	r3, r2
   1f9c8:	cmp	r3, #0
   1f9cc:	rsbne	r8, r3, #32
   1f9d0:	lslne	r4, r2, r3
   1f9d4:	lsrne	r8, r0, r8
   1f9d8:	lslne	r7, r0, r3
   1f9dc:	orrne	r8, r8, r1, lsl r3
   1f9e0:	lsr	r5, r4, #16
   1f9e4:	uxth	sl, r4
   1f9e8:	mov	r1, r5
   1f9ec:	mov	r0, r8
   1f9f0:	bl	1fdc8 <ftello64@plt+0xea84>
   1f9f4:	mov	r1, r5
   1f9f8:	mov	r9, r0
   1f9fc:	mov	r0, r8
   1fa00:	bl	1ffb4 <ftello64@plt+0xec70>
   1fa04:	mul	r0, sl, r9
   1fa08:	lsr	r3, r7, #16
   1fa0c:	orr	r1, r3, r1, lsl #16
   1fa10:	cmp	r0, r1
   1fa14:	bls	1fa38 <ftello64@plt+0xe6f4>
   1fa18:	adds	r1, r1, r4
   1fa1c:	sub	r2, r9, #1
   1fa20:	bcs	1fa34 <ftello64@plt+0xe6f0>
   1fa24:	cmp	r0, r1
   1fa28:	subhi	r9, r9, #2
   1fa2c:	addhi	r1, r1, r4
   1fa30:	bhi	1fa38 <ftello64@plt+0xe6f4>
   1fa34:	mov	r9, r2
   1fa38:	rsb	r8, r0, r1
   1fa3c:	mov	r1, r5
   1fa40:	uxth	r7, r7
   1fa44:	mov	r0, r8
   1fa48:	bl	1fdc8 <ftello64@plt+0xea84>
   1fa4c:	mov	r1, r5
   1fa50:	mov	r6, r0
   1fa54:	mov	r0, r8
   1fa58:	bl	1ffb4 <ftello64@plt+0xec70>
   1fa5c:	mul	sl, sl, r6
   1fa60:	orr	r1, r7, r1, lsl #16
   1fa64:	cmp	sl, r1
   1fa68:	bls	1fa84 <ftello64@plt+0xe740>
   1fa6c:	adds	r4, r1, r4
   1fa70:	sub	r3, r6, #1
   1fa74:	bcs	1fd80 <ftello64@plt+0xea3c>
   1fa78:	cmp	sl, r4
   1fa7c:	subhi	r6, r6, #2
   1fa80:	bls	1fd80 <ftello64@plt+0xea3c>
   1fa84:	orr	r0, r6, r9, lsl #16
   1fa88:	mov	r6, #0
   1fa8c:	mov	r1, r6
   1fa90:	add	sp, sp, #12
   1fa94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fa98:	cmp	r3, r1
   1fa9c:	movhi	r6, #0
   1faa0:	movhi	r0, r6
   1faa4:	bhi	1fa8c <ftello64@plt+0xe748>
   1faa8:	clz	r7, r3
   1faac:	cmp	r7, #0
   1fab0:	bne	1fbb0 <ftello64@plt+0xe86c>
   1fab4:	cmp	r3, r1
   1fab8:	cmpcs	r2, r6
   1fabc:	movhi	r6, #0
   1fac0:	movls	r6, #1
   1fac4:	movls	r0, #1
   1fac8:	movls	r6, r7
   1facc:	movhi	r0, r6
   1fad0:	b	1fa8c <ftello64@plt+0xe748>
   1fad4:	cmp	r2, #0
   1fad8:	bne	1faec <ftello64@plt+0xe7a8>
   1fadc:	mov	r1, r2
   1fae0:	mov	r0, #1
   1fae4:	bl	1fdc8 <ftello64@plt+0xea84>
   1fae8:	mov	r4, r0
   1faec:	clz	r3, r4
   1faf0:	cmp	r3, #0
   1faf4:	bne	1fcac <ftello64@plt+0xe968>
   1faf8:	rsb	r5, r4, r5
   1fafc:	lsr	r8, r4, #16
   1fb00:	uxth	sl, r4
   1fb04:	mov	r6, #1
   1fb08:	mov	r1, r8
   1fb0c:	mov	r0, r5
   1fb10:	bl	1fdc8 <ftello64@plt+0xea84>
   1fb14:	mov	r1, r8
   1fb18:	mov	r9, r0
   1fb1c:	mov	r0, r5
   1fb20:	bl	1ffb4 <ftello64@plt+0xec70>
   1fb24:	mul	r0, sl, r9
   1fb28:	lsr	r3, r7, #16
   1fb2c:	orr	r1, r3, r1, lsl #16
   1fb30:	cmp	r0, r1
   1fb34:	bls	1fb54 <ftello64@plt+0xe810>
   1fb38:	adds	r1, r1, r4
   1fb3c:	sub	r2, r9, #1
   1fb40:	bcs	1fd88 <ftello64@plt+0xea44>
   1fb44:	cmp	r0, r1
   1fb48:	subhi	r9, r9, #2
   1fb4c:	addhi	r1, r1, r4
   1fb50:	bls	1fd88 <ftello64@plt+0xea44>
   1fb54:	rsb	fp, r0, r1
   1fb58:	mov	r1, r8
   1fb5c:	uxth	r7, r7
   1fb60:	mov	r0, fp
   1fb64:	bl	1fdc8 <ftello64@plt+0xea84>
   1fb68:	mov	r1, r8
   1fb6c:	mov	r5, r0
   1fb70:	mov	r0, fp
   1fb74:	bl	1ffb4 <ftello64@plt+0xec70>
   1fb78:	mul	sl, sl, r5
   1fb7c:	orr	r1, r7, r1, lsl #16
   1fb80:	cmp	sl, r1
   1fb84:	bls	1fba0 <ftello64@plt+0xe85c>
   1fb88:	adds	r4, r1, r4
   1fb8c:	sub	r3, r5, #1
   1fb90:	bcs	1fd90 <ftello64@plt+0xea4c>
   1fb94:	cmp	sl, r4
   1fb98:	subhi	r5, r5, #2
   1fb9c:	bls	1fd90 <ftello64@plt+0xea4c>
   1fba0:	orr	r0, r5, r9, lsl #16
   1fba4:	mov	r1, r6
   1fba8:	add	sp, sp, #12
   1fbac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fbb0:	rsb	r1, r7, #32
   1fbb4:	lsl	r0, r2, r7
   1fbb8:	lsr	r2, r2, r1
   1fbbc:	lsr	fp, r5, r1
   1fbc0:	orr	r8, r2, r3, lsl r7
   1fbc4:	lsr	r1, r6, r1
   1fbc8:	str	r0, [sp, #4]
   1fbcc:	orr	r5, r1, r5, lsl r7
   1fbd0:	lsr	r9, r8, #16
   1fbd4:	mov	r0, fp
   1fbd8:	uxth	sl, r8
   1fbdc:	mov	r1, r9
   1fbe0:	bl	1fdc8 <ftello64@plt+0xea84>
   1fbe4:	mov	r1, r9
   1fbe8:	mov	r4, r0
   1fbec:	mov	r0, fp
   1fbf0:	bl	1ffb4 <ftello64@plt+0xec70>
   1fbf4:	mul	r0, sl, r4
   1fbf8:	lsr	ip, r5, #16
   1fbfc:	orr	r1, ip, r1, lsl #16
   1fc00:	cmp	r0, r1
   1fc04:	bls	1fc18 <ftello64@plt+0xe8d4>
   1fc08:	adds	r1, r1, r8
   1fc0c:	sub	r2, r4, #1
   1fc10:	bcc	1fdac <ftello64@plt+0xea68>
   1fc14:	mov	r4, r2
   1fc18:	rsb	ip, r0, r1
   1fc1c:	mov	r1, r9
   1fc20:	str	ip, [sp]
   1fc24:	uxth	r5, r5
   1fc28:	mov	r0, ip
   1fc2c:	bl	1fdc8 <ftello64@plt+0xea84>
   1fc30:	ldr	ip, [sp]
   1fc34:	mov	r1, r9
   1fc38:	mov	fp, r0
   1fc3c:	mov	r0, ip
   1fc40:	bl	1ffb4 <ftello64@plt+0xec70>
   1fc44:	mul	sl, sl, fp
   1fc48:	orr	r1, r5, r1, lsl #16
   1fc4c:	cmp	sl, r1
   1fc50:	bls	1fc64 <ftello64@plt+0xe920>
   1fc54:	adds	r1, r1, r8
   1fc58:	sub	r2, fp, #1
   1fc5c:	bcc	1fd98 <ftello64@plt+0xea54>
   1fc60:	mov	fp, r2
   1fc64:	ldr	r3, [sp, #4]
   1fc68:	orr	r0, fp, r4, lsl #16
   1fc6c:	rsb	sl, sl, r1
   1fc70:	umull	r4, r5, r0, r3
   1fc74:	cmp	sl, r5
   1fc78:	bcc	1fc98 <ftello64@plt+0xe954>
   1fc7c:	movne	r3, #0
   1fc80:	moveq	r3, #1
   1fc84:	cmp	r4, r6, lsl r7
   1fc88:	movls	r6, #0
   1fc8c:	andhi	r6, r3, #1
   1fc90:	cmp	r6, #0
   1fc94:	beq	1fa8c <ftello64@plt+0xe748>
   1fc98:	mov	r6, #0
   1fc9c:	sub	r0, r0, #1
   1fca0:	mov	r1, r6
   1fca4:	add	sp, sp, #12
   1fca8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1fcac:	lsl	r4, r4, r3
   1fcb0:	rsb	r9, r3, #32
   1fcb4:	lsr	r2, r5, r9
   1fcb8:	lsr	r9, r6, r9
   1fcbc:	lsr	r8, r4, #16
   1fcc0:	orr	r9, r9, r5, lsl r3
   1fcc4:	mov	r0, r2
   1fcc8:	lsl	r7, r6, r3
   1fccc:	mov	r1, r8
   1fcd0:	str	r2, [sp]
   1fcd4:	bl	1fdc8 <ftello64@plt+0xea84>
   1fcd8:	ldr	r2, [sp]
   1fcdc:	mov	r1, r8
   1fce0:	uxth	sl, r4
   1fce4:	mov	fp, r0
   1fce8:	mov	r0, r2
   1fcec:	bl	1ffb4 <ftello64@plt+0xec70>
   1fcf0:	mul	r0, sl, fp
   1fcf4:	lsr	r3, r9, #16
   1fcf8:	orr	r1, r3, r1, lsl #16
   1fcfc:	cmp	r0, r1
   1fd00:	bls	1fd20 <ftello64@plt+0xe9dc>
   1fd04:	adds	r1, r1, r4
   1fd08:	sub	r3, fp, #1
   1fd0c:	bcs	1fdc0 <ftello64@plt+0xea7c>
   1fd10:	cmp	r0, r1
   1fd14:	subhi	fp, fp, #2
   1fd18:	addhi	r1, r1, r4
   1fd1c:	bls	1fdc0 <ftello64@plt+0xea7c>
   1fd20:	rsb	r5, r0, r1
   1fd24:	mov	r1, r8
   1fd28:	uxth	r9, r9
   1fd2c:	mov	r0, r5
   1fd30:	bl	1fdc8 <ftello64@plt+0xea84>
   1fd34:	mov	r1, r8
   1fd38:	mov	r6, r0
   1fd3c:	mov	r0, r5
   1fd40:	bl	1ffb4 <ftello64@plt+0xec70>
   1fd44:	mul	r5, sl, r6
   1fd48:	orr	r1, r9, r1, lsl #16
   1fd4c:	cmp	r5, r1
   1fd50:	bls	1fd74 <ftello64@plt+0xea30>
   1fd54:	adds	r1, r1, r4
   1fd58:	sub	r3, r6, #1
   1fd5c:	bcs	1fd70 <ftello64@plt+0xea2c>
   1fd60:	cmp	r5, r1
   1fd64:	subhi	r6, r6, #2
   1fd68:	addhi	r1, r1, r4
   1fd6c:	bhi	1fd74 <ftello64@plt+0xea30>
   1fd70:	mov	r6, r3
   1fd74:	rsb	r5, r5, r1
   1fd78:	orr	r6, r6, fp, lsl #16
   1fd7c:	b	1fb08 <ftello64@plt+0xe7c4>
   1fd80:	mov	r6, r3
   1fd84:	b	1fa84 <ftello64@plt+0xe740>
   1fd88:	mov	r9, r2
   1fd8c:	b	1fb54 <ftello64@plt+0xe810>
   1fd90:	mov	r5, r3
   1fd94:	b	1fba0 <ftello64@plt+0xe85c>
   1fd98:	cmp	sl, r1
   1fd9c:	subhi	fp, fp, #2
   1fda0:	addhi	r1, r1, r8
   1fda4:	bhi	1fc64 <ftello64@plt+0xe920>
   1fda8:	b	1fc60 <ftello64@plt+0xe91c>
   1fdac:	cmp	r0, r1
   1fdb0:	subhi	r4, r4, #2
   1fdb4:	addhi	r1, r1, r8
   1fdb8:	bhi	1fc18 <ftello64@plt+0xe8d4>
   1fdbc:	b	1fc14 <ftello64@plt+0xe8d0>
   1fdc0:	mov	fp, r3
   1fdc4:	b	1fd20 <ftello64@plt+0xe9dc>
   1fdc8:	subs	r2, r1, #1
   1fdcc:	bxeq	lr
   1fdd0:	bcc	1ffa8 <ftello64@plt+0xec64>
   1fdd4:	cmp	r0, r1
   1fdd8:	bls	1ff8c <ftello64@plt+0xec48>
   1fddc:	tst	r1, r2
   1fde0:	beq	1ff98 <ftello64@plt+0xec54>
   1fde4:	clz	r3, r0
   1fde8:	clz	r2, r1
   1fdec:	sub	r3, r2, r3
   1fdf0:	rsbs	r3, r3, #31
   1fdf4:	addne	r3, r3, r3, lsl #1
   1fdf8:	mov	r2, #0
   1fdfc:	addne	pc, pc, r3, lsl #2
   1fe00:	nop	{0}
   1fe04:	cmp	r0, r1, lsl #31
   1fe08:	adc	r2, r2, r2
   1fe0c:	subcs	r0, r0, r1, lsl #31
   1fe10:	cmp	r0, r1, lsl #30
   1fe14:	adc	r2, r2, r2
   1fe18:	subcs	r0, r0, r1, lsl #30
   1fe1c:	cmp	r0, r1, lsl #29
   1fe20:	adc	r2, r2, r2
   1fe24:	subcs	r0, r0, r1, lsl #29
   1fe28:	cmp	r0, r1, lsl #28
   1fe2c:	adc	r2, r2, r2
   1fe30:	subcs	r0, r0, r1, lsl #28
   1fe34:	cmp	r0, r1, lsl #27
   1fe38:	adc	r2, r2, r2
   1fe3c:	subcs	r0, r0, r1, lsl #27
   1fe40:	cmp	r0, r1, lsl #26
   1fe44:	adc	r2, r2, r2
   1fe48:	subcs	r0, r0, r1, lsl #26
   1fe4c:	cmp	r0, r1, lsl #25
   1fe50:	adc	r2, r2, r2
   1fe54:	subcs	r0, r0, r1, lsl #25
   1fe58:	cmp	r0, r1, lsl #24
   1fe5c:	adc	r2, r2, r2
   1fe60:	subcs	r0, r0, r1, lsl #24
   1fe64:	cmp	r0, r1, lsl #23
   1fe68:	adc	r2, r2, r2
   1fe6c:	subcs	r0, r0, r1, lsl #23
   1fe70:	cmp	r0, r1, lsl #22
   1fe74:	adc	r2, r2, r2
   1fe78:	subcs	r0, r0, r1, lsl #22
   1fe7c:	cmp	r0, r1, lsl #21
   1fe80:	adc	r2, r2, r2
   1fe84:	subcs	r0, r0, r1, lsl #21
   1fe88:	cmp	r0, r1, lsl #20
   1fe8c:	adc	r2, r2, r2
   1fe90:	subcs	r0, r0, r1, lsl #20
   1fe94:	cmp	r0, r1, lsl #19
   1fe98:	adc	r2, r2, r2
   1fe9c:	subcs	r0, r0, r1, lsl #19
   1fea0:	cmp	r0, r1, lsl #18
   1fea4:	adc	r2, r2, r2
   1fea8:	subcs	r0, r0, r1, lsl #18
   1feac:	cmp	r0, r1, lsl #17
   1feb0:	adc	r2, r2, r2
   1feb4:	subcs	r0, r0, r1, lsl #17
   1feb8:	cmp	r0, r1, lsl #16
   1febc:	adc	r2, r2, r2
   1fec0:	subcs	r0, r0, r1, lsl #16
   1fec4:	cmp	r0, r1, lsl #15
   1fec8:	adc	r2, r2, r2
   1fecc:	subcs	r0, r0, r1, lsl #15
   1fed0:	cmp	r0, r1, lsl #14
   1fed4:	adc	r2, r2, r2
   1fed8:	subcs	r0, r0, r1, lsl #14
   1fedc:	cmp	r0, r1, lsl #13
   1fee0:	adc	r2, r2, r2
   1fee4:	subcs	r0, r0, r1, lsl #13
   1fee8:	cmp	r0, r1, lsl #12
   1feec:	adc	r2, r2, r2
   1fef0:	subcs	r0, r0, r1, lsl #12
   1fef4:	cmp	r0, r1, lsl #11
   1fef8:	adc	r2, r2, r2
   1fefc:	subcs	r0, r0, r1, lsl #11
   1ff00:	cmp	r0, r1, lsl #10
   1ff04:	adc	r2, r2, r2
   1ff08:	subcs	r0, r0, r1, lsl #10
   1ff0c:	cmp	r0, r1, lsl #9
   1ff10:	adc	r2, r2, r2
   1ff14:	subcs	r0, r0, r1, lsl #9
   1ff18:	cmp	r0, r1, lsl #8
   1ff1c:	adc	r2, r2, r2
   1ff20:	subcs	r0, r0, r1, lsl #8
   1ff24:	cmp	r0, r1, lsl #7
   1ff28:	adc	r2, r2, r2
   1ff2c:	subcs	r0, r0, r1, lsl #7
   1ff30:	cmp	r0, r1, lsl #6
   1ff34:	adc	r2, r2, r2
   1ff38:	subcs	r0, r0, r1, lsl #6
   1ff3c:	cmp	r0, r1, lsl #5
   1ff40:	adc	r2, r2, r2
   1ff44:	subcs	r0, r0, r1, lsl #5
   1ff48:	cmp	r0, r1, lsl #4
   1ff4c:	adc	r2, r2, r2
   1ff50:	subcs	r0, r0, r1, lsl #4
   1ff54:	cmp	r0, r1, lsl #3
   1ff58:	adc	r2, r2, r2
   1ff5c:	subcs	r0, r0, r1, lsl #3
   1ff60:	cmp	r0, r1, lsl #2
   1ff64:	adc	r2, r2, r2
   1ff68:	subcs	r0, r0, r1, lsl #2
   1ff6c:	cmp	r0, r1, lsl #1
   1ff70:	adc	r2, r2, r2
   1ff74:	subcs	r0, r0, r1, lsl #1
   1ff78:	cmp	r0, r1
   1ff7c:	adc	r2, r2, r2
   1ff80:	subcs	r0, r0, r1
   1ff84:	mov	r0, r2
   1ff88:	bx	lr
   1ff8c:	moveq	r0, #1
   1ff90:	movne	r0, #0
   1ff94:	bx	lr
   1ff98:	clz	r2, r1
   1ff9c:	rsb	r2, r2, #31
   1ffa0:	lsr	r0, r0, r2
   1ffa4:	bx	lr
   1ffa8:	cmp	r0, #0
   1ffac:	mvnne	r0, #0
   1ffb0:	b	1f484 <ftello64@plt+0xe140>
   1ffb4:	cmp	r1, #0
   1ffb8:	beq	1ffa8 <ftello64@plt+0xec64>
   1ffbc:	push	{r0, r1, lr}
   1ffc0:	bl	1fdc8 <ftello64@plt+0xea84>
   1ffc4:	pop	{r1, r2, lr}
   1ffc8:	mul	r3, r2, r0
   1ffcc:	sub	r1, r1, r3
   1ffd0:	bx	lr
   1ffd4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1ffd8:	mov	r7, r0
   1ffdc:	ldr	r6, [pc, #76]	; 20030 <ftello64@plt+0xecec>
   1ffe0:	mov	r8, r1
   1ffe4:	ldr	r5, [pc, #72]	; 20034 <ftello64@plt+0xecf0>
   1ffe8:	mov	r9, r2
   1ffec:	add	r6, pc, r6
   1fff0:	bl	11030 <_init@@Base>
   1fff4:	add	r5, pc, r5
   1fff8:	rsb	r6, r5, r6
   1fffc:	asrs	r6, r6, #2
   20000:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   20004:	sub	r5, r5, #4
   20008:	mov	r4, #0
   2000c:	add	r4, r4, #1
   20010:	ldr	r3, [r5, #4]!
   20014:	mov	r0, r7
   20018:	mov	r1, r8
   2001c:	mov	r2, r9
   20020:	blx	r3
   20024:	cmp	r4, r6
   20028:	bne	2000c <ftello64@plt+0xecc8>
   2002c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   20030:	andeq	r3, r1, r4, lsl #30
   20034:	strdeq	r3, [r1], -r8
   20038:	bx	lr

Disassembly of section .fini:

0002003c <_fini@@Base>:
   2003c:	push	{r3, lr}
   20040:	pop	{r3, pc}
