#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec  4 14:45:13 2018
# Process ID: 13200
# Current directory: C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17812 C:\Users\Alex\Desktop\WSU_Sem_3\EE_214\Labs\Project11\proj11_task2\proj11_task2.xpr
# Log file: C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/vivado.log
# Journal file: C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 788.973 ; gain = 75.645
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue Dec  4 14:48:19 2018] Launched synth_1...
Run output will be captured here: C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue Dec  4 14:49:54 2018] Launched impl_1...
Run output will be captured here: C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Dec  4 14:51:34 2018] Launched impl_1...
Run output will be captured here: C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000082A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1496.266 ; gain = 668.688
set_property PROGRAM.FILE {C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.runs/impl_1/stopwatch.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.runs/impl_1/stopwatch.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z007sclg400-1
Top: stopwatch
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1618.039 ; gain = 116.578
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/stopwatch.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/clk_divider.v:3]
	Parameter constantNumber bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/clk_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'state_machine' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/state_machine.v:3]
	Parameter init bound to: 2'b00 
	Parameter left bound to: 2'b10 
	Parameter right bound to: 2'b11 
	Parameter right2 bound to: 2'b01 
INFO: [Synth 8-226] default block is never used [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/state_machine.v:23]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (2#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/state_machine.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_counter' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/BCD_counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'BCD_counter' (3#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/BCD_counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/display_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/counter_2bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (5#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/counter_2bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_2_4' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/decoder_2_4.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/decoder_2_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2_4' (6#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/decoder_2_4.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_4_1' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/mux_4_1.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/mux_4_1.v:14]
WARNING: [Synth 8-567] referenced signal 'I2' should be on the sensitivity list [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/mux_4_1.v:12]
WARNING: [Synth 8-567] referenced signal 'I3' should be on the sensitivity list [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/mux_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_1' (7#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/mux_4_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_7_seg' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/decoder_7_seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7_seg' (8#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/decoder_7_seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (9#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/display_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (10#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/stopwatch.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.984 ; gain = 155.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.984 ; gain = 155.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.984 ; gain = 155.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2_master.xdc]
Finished Parsing XDC File [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2_master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1991.141 ; gain = 489.680
27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1991.141 ; gain = 489.680
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z007sclg400-1
Top: stopwatch
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1996.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stopwatch' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/stopwatch.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/clk_divider.v:3]
	Parameter constantNumber bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (1#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/clk_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'state_machine' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/state_machine.v:3]
	Parameter init bound to: 2'b00 
	Parameter left bound to: 2'b10 
	Parameter right bound to: 2'b11 
	Parameter right2 bound to: 2'b01 
INFO: [Synth 8-226] default block is never used [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/state_machine.v:23]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (2#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/state_machine.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCD_counter' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/BCD_counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'BCD_counter' (3#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/BCD_counter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_controller' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/display_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/counter_2bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (5#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/counter_2bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_2_4' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/decoder_2_4.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/decoder_2_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2_4' (6#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/decoder_2_4.v:3]
INFO: [Synth 8-6157] synthesizing module 'mux_4_1' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/mux_4_1.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/mux_4_1.v:14]
WARNING: [Synth 8-567] referenced signal 'I2' should be on the sensitivity list [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/mux_4_1.v:12]
WARNING: [Synth 8-567] referenced signal 'I3' should be on the sensitivity list [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/mux_4_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_1' (7#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/mux_4_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_7_seg' [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/decoder_7_seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7_seg' (8#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/decoder_7_seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'display_controller' (9#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/display_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch' (10#1) [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2/proj11_task2.srcs/sources_1/new/stopwatch.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1996.391 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1996.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1996.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2_master.xdc]
Finished Parsing XDC File [C:/Users/Alex/Desktop/WSU_Sem_3/EE_214/Labs/Project11/proj11_task2_master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2006.605 ; gain = 10.215
26 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2006.605 ; gain = 10.215
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 16:01:43 2018...
