
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003618                       # Number of seconds simulated
sim_ticks                                  3618165135                       # Number of ticks simulated
final_tick                               531628944435                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 155672                       # Simulator instruction rate (inst/s)
host_op_rate                                   196739                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 278370                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888500                       # Number of bytes of host memory used
host_seconds                                 12997.70                       # Real time elapsed on the host
sim_insts                                  2023379115                       # Number of instructions simulated
sim_ops                                    2557158807                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       219776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       165760                       # Number of bytes read from this memory
system.physmem.bytes_read::total               395648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10112                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       145536                       # Number of bytes written to this memory
system.physmem.bytes_written::total            145536                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1717                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1295                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3091                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1137                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1137                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1450459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     60742391                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1344328                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     45813277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109350454                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1450459                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1344328                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2794787                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40223703                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40223703                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40223703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1450459                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     60742391                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1344328                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     45813277                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              149574157                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8676656                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3191766                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2598943                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211454                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1333195                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1242275                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          340727                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9357                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3285628                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17429990                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3191766                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583002                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3652752                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1138781                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        565748                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1611832                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90950                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8428357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.561909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.366467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4775605     56.66%     56.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          254477      3.02%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          265892      3.15%     62.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          419896      4.98%     67.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          197296      2.34%     70.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          282185      3.35%     73.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          189208      2.24%     75.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          139008      1.65%     77.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1904790     22.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8428357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367857                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.008837                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3460061                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       520500                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3495267                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        29484                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        923034                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       542693                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1196                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20823692                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4455                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        923034                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3634813                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         105362                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       188543                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3348147                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       228448                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      20074636                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           55                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        132623                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        66987                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     28102017                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93594186                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93594186                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17160386                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10941566                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3462                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1770                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           596420                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1866254                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       965443                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        10423                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       354876                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18817819                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3474                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14950964                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26745                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6476918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19987647                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8428357                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.773888                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.927246                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2959897     35.12%     35.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1806757     21.44%     56.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1201481     14.26%     70.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       797717      9.46%     80.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       727096      8.63%     88.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       408704      4.85%     93.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       367976      4.37%     98.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        81498      0.97%     99.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        77231      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8428357                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         112806     78.07%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15882     10.99%     89.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15801     10.94%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12478317     83.46%     83.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       198729      1.33%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1483984      9.93%     94.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       788246      5.27%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14950964                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723125                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             144489                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009664                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38501514                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25298340                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14525111                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15095453                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        21282                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       743179                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       254631                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        923034                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          63260                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        12413                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18821296                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        47129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1866254                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       965443                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1760                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10090                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127616                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       118347                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       245963                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14680701                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1384234                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       270258                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2145215                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2086919                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            760981                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.691977                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14536200                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14525111                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9534158                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         27105826                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.674045                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351738                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12312361                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6508946                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3441                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213292                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7505323                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.640484                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.168967                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2910967     38.79%     38.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2106004     28.06%     66.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837010     11.15%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       421248      5.61%     83.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       388631      5.18%     88.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       178368      2.38%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191864      2.56%     93.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        98803      1.32%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372428      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7505323                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12312361                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1833887                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123075                       # Number of loads committed
system.switch_cpus0.commit.membars               1714                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777839                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11091626                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253860                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372428                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25954033                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38566697                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4068                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 248299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12312361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.867666                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.867666                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.152518                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.152518                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65918746                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20139057                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19172639                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus1.numCycles                 8676656                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3165962                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2579230                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       214222                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1299649                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1236991                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          334011                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9464                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3318684                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17269128                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3165962                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1571002                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3831830                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1101133                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        577900                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1625514                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86510                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8613403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.480334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.315016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4781573     55.51%     55.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          396410      4.60%     60.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          396871      4.61%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          494749      5.74%     70.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          153186      1.78%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          192750      2.24%     74.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          160681      1.87%     76.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          148328      1.72%     78.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1888855     21.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8613403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364883                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.990298                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3480326                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       550821                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3663083                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34528                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        884644                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       535830                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          331                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20592407                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1961                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        884644                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3637567                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          51254                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       317177                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3538141                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       184614                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19887883                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        114518                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        49778                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27916172                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92664233                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92664233                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17347217                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10568952                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3691                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1968                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           507678                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1843611                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       954560                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8727                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       343341                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18699660                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15057889                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30773                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6229747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18822960                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          186                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8613403                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.748193                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.905226                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3121204     36.24%     36.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1757130     20.40%     56.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1205404     13.99%     70.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       825967      9.59%     80.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       807601      9.38%     89.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       394991      4.59%     94.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       371246      4.31%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        59665      0.69%     99.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70195      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8613403                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95578     75.78%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15853     12.57%     88.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14695     11.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12588219     83.60%     83.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188751      1.25%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1721      0.01%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1490218      9.90%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       788980      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15057889                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735448                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             126126                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008376                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38886080                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24933227                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14639910                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15184015                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18784                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       711224                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       235508                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        884644                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          28470                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4571                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18703372                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40352                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1843611                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       954560                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1951                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3619                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          115                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       129458                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121002                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250460                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14799623                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1391314                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       258266                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2155703                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2113970                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            764389                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.705683                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14657061                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14639910                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9508504                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26828614                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.687276                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354417                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10090984                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12439160                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6264225                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3522                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       215780                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7728758                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.609464                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.154357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3103848     40.16%     40.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2082983     26.95%     67.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       845771     10.94%     78.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       460006      5.95%     84.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       405856      5.25%     89.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       165990      2.15%     91.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       187156      2.42%     93.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       108877      1.41%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       368271      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7728758                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10090984                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12439160                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1851439                       # Number of memory references committed
system.switch_cpus1.commit.loads              1132387                       # Number of loads committed
system.switch_cpus1.commit.membars               1750                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1805057                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11197797                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257106                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       368271                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26063690                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38292259                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  63253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10090984                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12439160                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10090984                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.859842                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.859842                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.163004                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.163004                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66433480                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20347989                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19018368                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3516                       # number of misc regfile writes
system.l20.replacements                          1760                       # number of replacements
system.l20.tagsinuse                      1022.814745                       # Cycle average of tags in use
system.l20.total_refs                           49661                       # Total number of references to valid blocks.
system.l20.sampled_refs                          2784                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.838003                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            9.844379                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    16.363577                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   548.074522                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           448.532267                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009614                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.015980                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.535229                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.438020                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.998843                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2614                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2616                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             919                       # number of Writeback hits
system.l20.Writeback_hits::total                  919                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           52                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2666                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2668                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2666                       # number of overall hits
system.l20.overall_hits::total                   2668                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1717                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1758                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1717                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1758                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1717                       # number of overall misses
system.l20.overall_misses::total                 1758                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5414304                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    156406944                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      161821248                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5414304                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    156406944                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       161821248                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5414304                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    156406944                       # number of overall miss cycles
system.l20.overall_miss_latency::total      161821248                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         4331                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               4374                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          919                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              919                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           52                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         4383                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                4426                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         4383                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               4426                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.953488                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.396444                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.401920                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.953488                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.391741                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.397198                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.953488                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.391741                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.397198                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 132056.195122                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 91093.153174                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 92048.491468                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 132056.195122                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 91093.153174                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 92048.491468                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 132056.195122                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 91093.153174                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 92048.491468                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 596                       # number of writebacks
system.l20.writebacks::total                      596                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1717                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1758                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1717                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1758                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1717                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1758                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5111288                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    143604117                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    148715405                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5111288                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    143604117                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    148715405                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5111288                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    143604117                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    148715405                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.396444                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.401920                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.953488                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.391741                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.397198                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.953488                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.391741                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.397198                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124665.560976                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83636.643564                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 84593.518203                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 124665.560976                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 83636.643564                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 84593.518203                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 124665.560976                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 83636.643564                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 84593.518203                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1333                       # number of replacements
system.l21.tagsinuse                      1023.002135                       # Cycle average of tags in use
system.l21.total_refs                           62259                       # Total number of references to valid blocks.
system.l21.sampled_refs                          2357                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.414510                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.992037                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    18.677324                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   469.643426                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           523.689348                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010734                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.018240                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.458636                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.511415                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999026                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2624                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2625                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             855                       # number of Writeback hits
system.l21.Writeback_hits::total                  855                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           41                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   41                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2665                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2666                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2665                       # number of overall hits
system.l21.overall_hits::total                   2666                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1295                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1333                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1295                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1333                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1295                       # number of overall misses
system.l21.overall_misses::total                 1333                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6441471                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    114244903                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      120686374                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6441471                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    114244903                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       120686374                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6441471                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    114244903                       # number of overall miss cycles
system.l21.overall_miss_latency::total      120686374                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3919                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3958                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          855                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              855                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           41                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               41                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3960                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3999                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3960                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3999                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.330441                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.336786                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.327020                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.333333                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.327020                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.333333                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 169512.394737                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 88220.002317                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90537.414854                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 169512.394737                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 88220.002317                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 90537.414854                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 169512.394737                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 88220.002317                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 90537.414854                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 541                       # number of writebacks
system.l21.writebacks::total                      541                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1295                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1333                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1295                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1333                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1295                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1333                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6148351                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    104159827                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    110308178                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6148351                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    104159827                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    110308178                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6148351                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    104159827                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    110308178                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.330441                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.336786                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.327020                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.333333                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.327020                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161798.710526                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80432.298842                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 82751.821455                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 161798.710526                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 80432.298842                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 82751.821455                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 161798.710526                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 80432.298842                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 82751.821455                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               500.832106                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001620590                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1983407.108911                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.832106                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          462                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.062231                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.740385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.802616                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1611775                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1611775                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1611775                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1611775                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1611775                       # number of overall hits
system.cpu0.icache.overall_hits::total        1611775                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7763695                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7763695                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7763695                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7763695                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7763695                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7763695                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1611832                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1611832                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1611832                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1611832                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1611832                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1611832                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 136205.175439                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 136205.175439                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 136205.175439                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 136205.175439                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 136205.175439                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 136205.175439                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5578439                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5578439                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5578439                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5578439                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5578439                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5578439                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 129731.139535                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 129731.139535                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 129731.139535                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 129731.139535                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 129731.139535                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 129731.139535                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4383                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153341320                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4639                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              33054.822160                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.800308                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.199692                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.862501                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.137499                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1083744                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1083744                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707197                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707197                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1716                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1790941                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1790941                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1790941                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1790941                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10936                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          166                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        11102                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         11102                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        11102                       # number of overall misses
system.cpu0.dcache.overall_misses::total        11102                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    640247233                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    640247233                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5297517                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5297517                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    645544750                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    645544750                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    645544750                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    645544750                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1094680                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1094680                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802043                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802043                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802043                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802043                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009990                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009990                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000235                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006161                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006161                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006161                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006161                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 58544.918892                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58544.918892                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31912.753012                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31912.753012                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 58146.707800                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 58146.707800                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 58146.707800                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 58146.707800                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          919                       # number of writebacks
system.cpu0.dcache.writebacks::total              919                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6605                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6605                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6719                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6719                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4331                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4331                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4383                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4383                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4383                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    180092170                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    180092170                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1145622                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1145622                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    181237792                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    181237792                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    181237792                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    181237792                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003956                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003956                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002432                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002432                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002432                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002432                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41582.121912                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 41582.121912                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22031.192308                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22031.192308                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 41350.169290                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 41350.169290                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 41350.169290                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 41350.169290                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.071661                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004922366                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1982095.396450                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.071661                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.809410                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1625465                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1625465                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1625465                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1625465                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1625465                       # number of overall hits
system.cpu1.icache.overall_hits::total        1625465                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7545100                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7545100                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7545100                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7545100                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7545100                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7545100                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1625514                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1625514                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1625514                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1625514                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1625514                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1625514                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153981.632653                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153981.632653                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153981.632653                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153981.632653                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153981.632653                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153981.632653                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6520216                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6520216                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6520216                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6520216                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6520216                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6520216                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 167185.025641                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 167185.025641                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 167185.025641                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 167185.025641                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 167185.025641                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 167185.025641                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3960                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148419433                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4216                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35203.850332                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.671446                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.328554                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.865904                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.134096                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1090171                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1090171                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       715250                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        715250                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1892                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1892                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1758                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1758                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1805421                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1805421                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1805421                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1805421                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7824                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7824                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          169                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          169                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7993                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7993                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7993                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7993                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    357590785                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    357590785                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5461135                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5461135                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    363051920                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    363051920                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    363051920                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    363051920                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1097995                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1097995                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       715419                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       715419                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1758                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1758                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1813414                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1813414                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1813414                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1813414                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007126                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007126                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000236                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000236                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004408                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004408                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004408                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004408                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 45704.343686                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45704.343686                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32314.408284                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32314.408284                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45421.233579                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45421.233579                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45421.233579                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45421.233579                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          855                       # number of writebacks
system.cpu1.dcache.writebacks::total              855                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3905                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3905                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          128                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          128                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         4033                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         4033                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         4033                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         4033                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3919                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3919                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3960                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3960                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3960                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3960                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    139500162                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    139500162                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       906533                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       906533                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    140406695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    140406695                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    140406695                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    140406695                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003569                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003569                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002184                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002184                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002184                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002184                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 35595.856596                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 35595.856596                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22110.560976                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22110.560976                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 35456.236111                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35456.236111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 35456.236111                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35456.236111                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
