# UVM_INFO @ 36719.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36719.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36719.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36719.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36719.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36719.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36719.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36719.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36719.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36719.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36719.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36719.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36719.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36719.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36729.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36729.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36729.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36729.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36729.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36729.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36729.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36729.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36729.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36729.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36729.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36729.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36729.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36729.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36739.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36739.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36739.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36739.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36739.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36739.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36739.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36739.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36739.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36739.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36739.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36739.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36739.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36739.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36749.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36749.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36749.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 36749.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36749.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36749.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36749.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36749.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36749.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36749.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36749.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36749.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36749.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36749.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36759.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36759.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36759.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36759.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36759.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36759.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36759.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36759.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36759.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36759.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36759.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36759.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36759.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36759.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36769.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36769.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36769.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36769.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36769.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36769.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36769.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36769.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36769.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36769.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36769.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36769.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36769.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36769.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36779.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36779.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36779.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36779.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36779.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36779.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36779.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36779.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36779.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36779.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36779.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36779.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36779.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36779.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36789.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36789.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36789.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 36789.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36789.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36789.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36789.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36789.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36789.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36789.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36789.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36789.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36789.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36789.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36799.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36799.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36799.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36799.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36799.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36799.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36799.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36799.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36799.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36799.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36799.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36799.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36799.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36799.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36809.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36809.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36809.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36809.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36809.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36809.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36809.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36809.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36809.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36809.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36809.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36809.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36809.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36809.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36819.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36819.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36819.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36819.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36819.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36819.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36819.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36819.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36819.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36819.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36819.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36819.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36819.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36819.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36829.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36829.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36829.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 36829.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36829.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36829.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36829.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36829.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36829.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36829.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36829.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36829.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36829.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36829.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36839.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36839.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36839.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36839.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36839.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36839.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36839.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36839.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36839.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36839.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36839.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36839.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36839.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36839.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36849.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36849.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36849.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36849.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36849.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36849.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36849.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36849.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36849.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36849.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36849.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36849.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36849.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36849.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36859.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36859.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36859.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36859.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36859.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36859.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36859.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36859.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36859.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36859.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36859.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36859.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36859.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36859.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36869.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36869.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36869.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 36869.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36869.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36869.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36869.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36869.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36869.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36869.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36869.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36869.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36869.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36869.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36879.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36879.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36879.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36879.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36879.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36879.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36879.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36879.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36879.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36879.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36879.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36879.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36879.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36879.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36889.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36889.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36889.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36889.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36889.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36889.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36889.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36889.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36889.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36889.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36889.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36889.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36889.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36889.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36899.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36899.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36899.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36899.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36899.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36899.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36899.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36899.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36899.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36899.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36899.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36899.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36899.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36899.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36909.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36909.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36909.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 36909.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36909.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36909.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36909.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36909.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36909.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36909.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36909.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36909.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36909.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36909.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36919.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36919.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36919.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36919.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36919.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36919.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36919.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36919.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36919.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36919.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36919.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36919.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36919.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36919.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36929.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36929.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36929.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36929.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36929.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36929.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36929.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36929.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36929.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36929.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36929.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36929.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36929.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36929.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36939.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36939.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36939.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36939.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36939.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36939.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36939.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36939.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36939.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36939.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36939.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36939.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36939.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36939.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36949.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36949.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36949.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 36949.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36949.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36949.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36949.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36949.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36949.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36949.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36949.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36949.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36949.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36949.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36959.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36959.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36959.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36959.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36959.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36959.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36959.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36959.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36959.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36959.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36959.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36959.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36959.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36959.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36969.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36969.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36969.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36969.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36969.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36969.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36969.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36969.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36969.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36969.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36969.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36969.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36969.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36969.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36979.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36979.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36979.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36979.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36979.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36979.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36979.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36979.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36979.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36979.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36979.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36979.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36979.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36979.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36989.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36989.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36989.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 36989.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36989.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36989.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36989.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36989.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36989.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36989.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36989.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36989.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36989.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36989.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 36999.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 36999.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 36999.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 36999.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36999.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 36999.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 36999.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 36999.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36999.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 36999.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36999.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 36999.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 36999.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 36999.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37009.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37009.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37009.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37009.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37009.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37009.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37009.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37009.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37009.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37009.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37009.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37009.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37009.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37009.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37019.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37019.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37019.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37019.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37019.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37019.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37019.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37019.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37019.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37019.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37019.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37019.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37019.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37019.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37029.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37029.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37029.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37029.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37029.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37029.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37029.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37029.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37029.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37029.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37029.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37029.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37029.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37029.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37039.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37039.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37039.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37039.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37039.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37039.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37039.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37039.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37039.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37039.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37039.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37039.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37039.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37039.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37049.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37049.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37049.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37049.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37049.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37049.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37049.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37049.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37049.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37049.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37049.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37049.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37049.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37049.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37059.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37059.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37059.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37059.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37059.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37059.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37059.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37059.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37059.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37059.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37059.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37059.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37059.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37059.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37069.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37069.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37069.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37069.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37069.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37069.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37069.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37069.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37069.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37069.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37069.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37069.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37069.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37069.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37079.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37079.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37079.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37079.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37079.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37079.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37079.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37079.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37079.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37079.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37079.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37079.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37079.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37079.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37089.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37089.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37089.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37089.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37089.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37089.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37089.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37089.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37089.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37089.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37089.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37089.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37089.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37089.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37099.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37099.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37099.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37099.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37099.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37099.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37099.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37099.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37099.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37099.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37099.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37099.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37099.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37099.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37109.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37109.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37109.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37109.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37109.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37109.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37109.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37109.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37109.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37109.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37109.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37109.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37109.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37109.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37119.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37119.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37119.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37119.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37119.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37119.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37119.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37119.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37119.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37119.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37119.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37119.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37119.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37119.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37129.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37129.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37129.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37129.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37129.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37129.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37129.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37129.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37129.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37129.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37129.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37129.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37129.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37129.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37139.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37139.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37139.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37139.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37139.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37139.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37139.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37139.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37139.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37139.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37139.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37139.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37139.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37139.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37149.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37149.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37149.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37149.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37149.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37149.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37149.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37149.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37149.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37149.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37149.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37149.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37149.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37149.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37159.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37159.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37159.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37159.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37159.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37159.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37159.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37159.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37159.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37159.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37159.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37159.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37159.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37159.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37169.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37169.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37169.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37169.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37169.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37169.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37169.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37169.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37169.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37169.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37169.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37169.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37169.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37169.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37179.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37179.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37179.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37179.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37179.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37179.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37179.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37179.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37179.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37179.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37179.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37179.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37179.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37179.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37189.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37189.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37189.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37189.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37189.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37189.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37189.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37189.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37189.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37189.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37189.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37189.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37189.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37189.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37199.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37199.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37199.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37199.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37199.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37199.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37199.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37199.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37199.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37199.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37199.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37199.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37199.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37199.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37209.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37209.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37209.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37209.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37209.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37209.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37209.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37209.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37209.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37209.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37209.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37209.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37209.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37209.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37219.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37219.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37219.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37219.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37219.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37219.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37219.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37219.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37219.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37219.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37219.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37219.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37219.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37219.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37229.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37229.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37229.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37229.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37229.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37229.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37229.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37229.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37229.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37229.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37229.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37229.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37229.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37229.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37239.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37239.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37239.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37239.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37239.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37239.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37239.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37239.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37239.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37239.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37239.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37239.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37239.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37239.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37249.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37249.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37249.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37249.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37249.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37249.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37249.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37249.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37249.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37249.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37249.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37249.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37249.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37249.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37259.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37259.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37259.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37259.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37259.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37259.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37259.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37259.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37259.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37259.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37259.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37259.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37259.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37259.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37269.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37269.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37269.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37269.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37269.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37269.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37269.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37269.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37269.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37269.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37269.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37269.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37269.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37269.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37279.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37279.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37279.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37279.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37279.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37279.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37279.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37279.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37279.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37279.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37279.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37279.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37279.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37279.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37289.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37289.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37289.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37289.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37289.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37289.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37289.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37289.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37289.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37289.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37289.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37289.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37289.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37289.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37299.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37299.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37299.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37299.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37299.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37299.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37299.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37299.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37299.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37299.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37299.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37299.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37299.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37299.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37309.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37309.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37309.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37309.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37309.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37309.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37309.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37309.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37309.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37309.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37309.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37309.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37309.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37309.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37319.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37319.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37319.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37319.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37319.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37319.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37319.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37319.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37319.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37319.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37319.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37319.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37319.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37319.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37329.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37329.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37329.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37329.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37329.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37329.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37329.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37329.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37329.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37329.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37329.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37329.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37329.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37329.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37339.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37339.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37339.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37339.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37339.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37339.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37339.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37339.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37339.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37339.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37339.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37339.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37339.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37339.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37349.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37349.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37349.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37349.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37349.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37349.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37349.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37349.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37349.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37349.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37349.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37349.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37349.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37349.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37359.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37359.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37359.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37359.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37359.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37359.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37359.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37359.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37359.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37359.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37359.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37359.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37359.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37359.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37369.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37369.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37369.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37369.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37369.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37369.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37369.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37369.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37369.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37369.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37369.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37369.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37369.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37369.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37379.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37379.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37379.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37379.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37379.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37379.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37379.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37379.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37379.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37379.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37379.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37379.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37379.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37379.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37389.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37389.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37389.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37389.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37389.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37389.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37389.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37389.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37389.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37389.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37389.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37389.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37389.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37389.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37399.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37399.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37399.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37399.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37399.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37399.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37399.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37399.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37399.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37399.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37399.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37399.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37399.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37399.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37409.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37409.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37409.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37409.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37409.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37409.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37409.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37409.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37409.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37409.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37409.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37409.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37409.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37409.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37419.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37419.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37419.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37419.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37419.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37419.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37419.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37419.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37419.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37419.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37419.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37419.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37419.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37419.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37429.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37429.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37429.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37429.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37429.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37429.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37429.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37429.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37429.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37429.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37429.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37429.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37429.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37429.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37439.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37439.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37439.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37439.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37439.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37439.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37439.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37439.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37439.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37439.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37439.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37439.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37439.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37439.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37449.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37449.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37449.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37449.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37449.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37449.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37449.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37449.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37449.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37449.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37449.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37449.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37449.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37449.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37459.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37459.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37459.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37459.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37459.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37459.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37459.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37459.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37459.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37459.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37459.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37459.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37459.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37459.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37469.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37469.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37469.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37469.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37469.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37469.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37469.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37469.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37469.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37469.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37469.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37469.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37469.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37469.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37479.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37479.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37479.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37479.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37479.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37479.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37479.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37479.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37479.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37479.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37479.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37479.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37479.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37479.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37489.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37489.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37489.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37489.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37489.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37489.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37489.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37489.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37489.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37489.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37489.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37489.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37489.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37489.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37499.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37499.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37499.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37499.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37499.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37499.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37499.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37499.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37499.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37499.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37499.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37499.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37499.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37499.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37509.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37509.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37509.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37509.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37509.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37509.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37509.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37509.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37509.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37509.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37509.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37509.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37509.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37509.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37519.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37519.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37519.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37519.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37519.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37519.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37519.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37519.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37519.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37519.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37519.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37519.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37519.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37519.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37529.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37529.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37529.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37529.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37529.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37529.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37529.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37529.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37529.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37529.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37529.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37529.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37529.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37529.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37539.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37539.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37539.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37539.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37539.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37539.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37539.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37539.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37539.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37539.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37539.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37539.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37539.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37539.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37549.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37549.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37549.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37549.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37549.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37549.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37549.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37549.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37549.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37549.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37549.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37549.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37549.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37549.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37559.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37559.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37559.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37559.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37559.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37559.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37559.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37559.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37559.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37559.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37559.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37559.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37559.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37559.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37569.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37569.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37569.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37569.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37569.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37569.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37569.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37569.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37569.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37569.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37569.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37569.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37569.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37569.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37579.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37579.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37579.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37579.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37579.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37579.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37579.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37579.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37579.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37579.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37579.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37579.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37579.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37579.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37589.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37589.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37589.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37589.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37589.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37589.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37589.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37589.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37589.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37589.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37589.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37589.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37589.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37589.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37599.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37599.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37599.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37599.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37599.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37599.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37599.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37599.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37599.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37599.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37599.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37599.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37599.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37599.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37609.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37609.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37609.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37609.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37609.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37609.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37609.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37609.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37609.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37609.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37609.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37609.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37609.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37609.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37619.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37619.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37619.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37619.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37619.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37619.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37619.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37619.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37619.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37619.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37619.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37619.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37619.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37619.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37629.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37629.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37629.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37629.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37629.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37629.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37629.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37629.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37629.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37629.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37629.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37629.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37629.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37629.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37639.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37639.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37639.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37639.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37639.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37639.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37639.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37639.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37639.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37639.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37639.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37639.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37639.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37639.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37649.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37649.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37649.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37649.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37649.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37649.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37649.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37649.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37649.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37649.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37649.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37649.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37649.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37649.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37659.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37659.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37659.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37659.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37659.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37659.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37659.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37659.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37659.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37659.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37659.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37659.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37659.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37659.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37669.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37669.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37669.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37669.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37669.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37669.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37669.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37669.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37669.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37669.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37669.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37669.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37669.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37669.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37679.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37679.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37679.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37679.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37679.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37679.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37679.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37679.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37679.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37679.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37679.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37679.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37679.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37679.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37689.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37689.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37689.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37689.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37689.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37689.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37689.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37689.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37689.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37689.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37689.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37689.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37689.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37689.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37699.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37699.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37699.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37699.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37699.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37699.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37699.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37699.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37699.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37699.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37699.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37699.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37699.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37699.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37709.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37709.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37709.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37709.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37709.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37709.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37709.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37709.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37709.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37709.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37709.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37709.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37709.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37709.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37719.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37719.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37719.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37719.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37719.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37719.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37719.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37719.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37719.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37719.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37719.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37719.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37719.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37719.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37729.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37729.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37729.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37729.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37729.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37729.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37729.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37729.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37729.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37729.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37729.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37729.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37729.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37729.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37739.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37739.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37739.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37739.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37739.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37739.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37739.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37739.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37739.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37739.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37739.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37739.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37739.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37739.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37749.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37749.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37749.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37749.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37749.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37749.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37749.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37749.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37749.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37749.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37749.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37749.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37749.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37749.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37759.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37759.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37759.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37759.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37759.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37759.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37759.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37759.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37759.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37759.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37759.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37759.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37759.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37759.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37769.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37769.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37769.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37769.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37769.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37769.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37769.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37769.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37769.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37769.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37769.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37769.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37769.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37769.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37779.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37779.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37779.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37779.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37779.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37779.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37779.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37779.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37779.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37779.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37779.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37779.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37779.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37779.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37789.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37789.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37789.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37789.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37789.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37789.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37789.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37789.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37789.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37789.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37789.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37789.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37789.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37789.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37799.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37799.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37799.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37799.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37799.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37799.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37799.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37799.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37799.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37799.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37799.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37799.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37799.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37799.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37809.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37809.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37809.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37809.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37809.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37809.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37809.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37809.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37809.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37809.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37809.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37809.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37809.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37809.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37819.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37819.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37819.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37819.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37819.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37819.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37819.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37819.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37819.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37819.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37819.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37819.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37819.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37819.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37829.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37829.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37829.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37829.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37829.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37829.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37829.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37829.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37829.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37829.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37829.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37829.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37829.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37829.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37839.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37839.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37839.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37839.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37839.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37839.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37839.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37839.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37839.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37839.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37839.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37839.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37839.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37839.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37849.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37849.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37849.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37849.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37849.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37849.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37849.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37849.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37849.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37849.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37849.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37849.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37849.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37849.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37859.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37859.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37859.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37859.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37859.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37859.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37859.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37859.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37859.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37859.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37859.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37859.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37859.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37859.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37869.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37869.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37869.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37869.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37869.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37869.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37869.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37869.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37869.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37869.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37869.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37869.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37869.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37869.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37879.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37879.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37879.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37879.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37879.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37879.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37879.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37879.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37879.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37879.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37879.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37879.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37879.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37879.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37889.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37889.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37889.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37889.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37889.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37889.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37889.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37889.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37889.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37889.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37889.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37889.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37889.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37889.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37899.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37899.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37899.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37899.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37899.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37899.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37899.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37899.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37899.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37899.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37899.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37899.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37899.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37899.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37909.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37909.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37909.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37909.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37909.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37909.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37909.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37909.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37909.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37909.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37909.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37909.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37909.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37909.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37919.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37919.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37919.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37919.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37919.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37919.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37919.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37919.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37919.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37919.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37919.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37919.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37919.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37919.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37929.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37929.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37929.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37929.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37929.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37929.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37929.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37929.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37929.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37929.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37929.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37929.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37929.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37929.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37939.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37939.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37939.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37939.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37939.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37939.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37939.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37939.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37939.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37939.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37939.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37939.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37939.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37939.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37949.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37949.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37949.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37949.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37949.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37949.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37949.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37949.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37949.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37949.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37949.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37949.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37949.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37949.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37959.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37959.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37959.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37959.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37959.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37959.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37959.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37959.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37959.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37959.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37959.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37959.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37959.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37959.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37969.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37969.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37969.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37969.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37969.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37969.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37969.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37969.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37969.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37969.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37969.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37969.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37969.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37969.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37979.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37979.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37979.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37979.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37979.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37979.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37979.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37979.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37979.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37979.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37979.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37979.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37979.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37979.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37989.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37989.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37989.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 37989.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37989.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37989.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37989.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37989.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37989.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37989.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37989.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37989.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37989.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37989.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 37999.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 37999.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 37999.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 37999.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37999.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 37999.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 37999.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 37999.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37999.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 37999.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37999.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 37999.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 37999.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 37999.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38009.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38009.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38009.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38009.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38009.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38009.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38009.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38009.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38009.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38009.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38009.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38009.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38009.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38009.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38019.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38019.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38019.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38019.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38019.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38019.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38019.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38019.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38019.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38019.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38019.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38019.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38019.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38019.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38029.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38029.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38029.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38029.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38029.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38029.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38029.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38029.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38029.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38029.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38029.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38029.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38029.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38029.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38039.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38039.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38039.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38039.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38039.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38039.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38039.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38039.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38039.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38039.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38039.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38039.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38039.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38039.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38049.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38049.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38049.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38049.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38049.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38049.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38049.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38049.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38049.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38049.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38049.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38049.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38049.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38049.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38059.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38059.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38059.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38059.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38059.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38059.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38059.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38059.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38059.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38059.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38059.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38059.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38059.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38059.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38069.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38069.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38069.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38069.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38069.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38069.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38069.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38069.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38069.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38069.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38069.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38069.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38069.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38069.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38079.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38079.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38079.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38079.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38079.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38079.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38079.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38079.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38079.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38079.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38079.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38079.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38079.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38079.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38089.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38089.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38089.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38089.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38089.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38089.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38089.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38089.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38089.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38089.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38089.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38089.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38089.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38089.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38099.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38099.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38099.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38099.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38099.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38099.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38099.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38099.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38099.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38099.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38099.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38099.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38099.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38099.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38109.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38109.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38109.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38109.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38109.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38109.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38109.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38109.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38109.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38109.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38109.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38109.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38109.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38109.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38119.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38119.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38119.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38119.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38119.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38119.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38119.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38119.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38119.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38119.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38119.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38119.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38119.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38119.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38129.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38129.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38129.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38129.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38129.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38129.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38129.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38129.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38129.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38129.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38129.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38129.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38129.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38129.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38139.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38139.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38139.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38139.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38139.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38139.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38139.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38139.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38139.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38139.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38139.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38139.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38139.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38139.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38149.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38149.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38149.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38149.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38149.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38149.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38149.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38149.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38149.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38149.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38149.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38149.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38149.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38149.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38159.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38159.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38159.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38159.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38159.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38159.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38159.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38159.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38159.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38159.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38159.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38159.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38159.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38159.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38169.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38169.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38169.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38169.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38169.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38169.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38169.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38169.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38169.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38169.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38169.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38169.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38169.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38169.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38179.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38179.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38179.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38179.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38179.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38179.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38179.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38179.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38179.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38179.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38179.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38179.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38179.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38179.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38189.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38189.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38189.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38189.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38189.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38189.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38189.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38189.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38189.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38189.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38189.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38189.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38189.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38189.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38199.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38199.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38199.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38199.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38199.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38199.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38199.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38199.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38199.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38199.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38199.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38199.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38199.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38199.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38209.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38209.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38209.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38209.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38209.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38209.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38209.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38209.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38209.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38209.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38209.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38209.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38209.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38209.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38219.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38219.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38219.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38219.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38219.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38219.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38219.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38219.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38219.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38219.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38219.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38219.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38219.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38219.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38229.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38229.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38229.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38229.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38229.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38229.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38229.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38229.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38229.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38229.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38229.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38229.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38229.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38229.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38239.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38239.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38239.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38239.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38239.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38239.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38239.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38239.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38239.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38239.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38239.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38239.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38239.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38239.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38249.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38249.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38249.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38249.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38249.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38249.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38249.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38249.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38249.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38249.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38249.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38249.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38249.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38249.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38259.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38259.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38259.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38259.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38259.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38259.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38259.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38259.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38259.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38259.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38259.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38259.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38259.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38259.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38269.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38269.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38269.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38269.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38269.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38269.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38269.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38269.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38269.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38269.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38269.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38269.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38269.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38269.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38279.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38279.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38279.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38279.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38279.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38279.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38279.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38279.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38279.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38279.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38279.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38279.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38279.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38279.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38289.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38289.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38289.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38289.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38289.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38289.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38289.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38289.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38289.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38289.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38289.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38289.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38289.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38289.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38299.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38299.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38299.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38299.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38299.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38299.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38299.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38299.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38299.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38299.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38299.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38299.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38299.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38299.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38309.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38309.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38309.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38309.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38309.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38309.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38309.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38309.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38309.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38309.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38309.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38309.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38309.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38309.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38319.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38319.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38319.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38319.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38319.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38319.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38319.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38319.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38319.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38319.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38319.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38319.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38319.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38319.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38329.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38329.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38329.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38329.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38329.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38329.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38329.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38329.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38329.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38329.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38329.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38329.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38329.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38329.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38339.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38339.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38339.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38339.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38339.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38339.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38339.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38339.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38339.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38339.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38339.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38339.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38339.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38339.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38349.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38349.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38349.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38349.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38349.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38349.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38349.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38349.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38349.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38349.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38349.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38349.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38349.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38349.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38359.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38359.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38359.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38359.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38359.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38359.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38359.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38359.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38359.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38359.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38359.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38359.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38359.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38359.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38369.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38369.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38369.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38369.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38369.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38369.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38369.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38369.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38369.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38369.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38369.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38369.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38369.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38369.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38379.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38379.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38379.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38379.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38379.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38379.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38379.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38379.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38379.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38379.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38379.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38379.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38379.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38379.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38389.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38389.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38389.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38389.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38389.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38389.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38389.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38389.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38389.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38389.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38389.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38389.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38389.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38389.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38399.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38399.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38399.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38399.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38399.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38399.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38399.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38399.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38399.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38399.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38399.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38399.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38399.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38399.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38409.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38409.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38409.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38409.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38409.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38409.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38409.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38409.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38409.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38409.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38409.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38409.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38409.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38409.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38419.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38419.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38419.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38419.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38419.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38419.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38419.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38419.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38419.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38419.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38419.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38419.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38419.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38419.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38429.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38429.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38429.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38429.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38429.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38429.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38429.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38429.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38429.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38429.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38429.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38429.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38429.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38429.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38439.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38439.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38439.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38439.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38439.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38439.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38439.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38439.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38439.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38439.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38439.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38439.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38439.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38439.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38449.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38449.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38449.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38449.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38449.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38449.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38449.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38449.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38449.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38449.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38449.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38449.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38449.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38449.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38459.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38459.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38459.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38459.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38459.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38459.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38459.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38459.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38459.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38459.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38459.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38459.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38459.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38459.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38469.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38469.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38469.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38469.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38469.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38469.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38469.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38469.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38469.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38469.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38469.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38469.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38469.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38469.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38479.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38479.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38479.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38479.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38479.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38479.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38479.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38479.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38479.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38479.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38479.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38479.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38479.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38479.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38489.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38489.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38489.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38489.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38489.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38489.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38489.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38489.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38489.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38489.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38489.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38489.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38489.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38489.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38499.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38499.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38499.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38499.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38499.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38499.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38499.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38499.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38499.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38499.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38499.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38499.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38499.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38499.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38509.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38509.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38509.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38509.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38509.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38509.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38509.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38509.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38509.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38509.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38509.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38509.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38509.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38509.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38519.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38519.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38519.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38519.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38519.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38519.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38519.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38519.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38519.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38519.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38519.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38519.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38519.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38519.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38529.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38529.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38529.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38529.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38529.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38529.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38529.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38529.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38529.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38529.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38529.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38529.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38529.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38529.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38539.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38539.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38539.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38539.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38539.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38539.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38539.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38539.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38539.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38539.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38539.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38539.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38539.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38539.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38549.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38549.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38549.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38549.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38549.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38549.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38549.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38549.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38549.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38549.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38549.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38549.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38549.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38549.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38559.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38559.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38559.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38559.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38559.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38559.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38559.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38559.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38559.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38559.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38559.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38559.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38559.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38559.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38569.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38569.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38569.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38569.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38569.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38569.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38569.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38569.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38569.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38569.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38569.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38569.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38569.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38569.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38579.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38579.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38579.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38579.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38579.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38579.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38579.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38579.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38579.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38579.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38579.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38579.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38579.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38579.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38589.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38589.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38589.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38589.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38589.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38589.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38589.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38589.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38589.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38589.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38589.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38589.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38589.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38589.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38599.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38599.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38599.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38599.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38599.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38599.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38599.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38599.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38599.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38599.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38599.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38599.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38599.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38599.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38609.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38609.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38609.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38609.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38609.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38609.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38609.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38609.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38609.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38609.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38609.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38609.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38609.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38609.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38619.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38619.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38619.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38619.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38619.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38619.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38619.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38619.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38619.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38619.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38619.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38619.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38619.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38619.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38629.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38629.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38629.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38629.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38629.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38629.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38629.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38629.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38629.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38629.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38629.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38629.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38629.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38629.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38639.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38639.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38639.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38639.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38639.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38639.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38639.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38639.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38639.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38639.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38639.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38639.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38639.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38639.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38649.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38649.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38649.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38649.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38649.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38649.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38649.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38649.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38649.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38649.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38649.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38649.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38649.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38649.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38659.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38659.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38659.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38659.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38659.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38659.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38659.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38659.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38659.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38659.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38659.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38659.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38659.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38659.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38669.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38669.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38669.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38669.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38669.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38669.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38669.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38669.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38669.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38669.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38669.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38669.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38669.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38669.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38679.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38679.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38679.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38679.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38679.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38679.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38679.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38679.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38679.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38679.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38679.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38679.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38679.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38679.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38689.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38689.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38689.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38689.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38689.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38689.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38689.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38689.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38689.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38689.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38689.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38689.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38689.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38689.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38699.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38699.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38699.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38699.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38699.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38699.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38699.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38699.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38699.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38699.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38699.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38699.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38699.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38699.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38709.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38709.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38709.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38709.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38709.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38709.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38709.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38709.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38709.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38709.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38709.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38709.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38709.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38709.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38719.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38719.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38719.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38719.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38719.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38719.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38719.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38719.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38719.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38719.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38719.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38719.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38719.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38719.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38729.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38729.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38729.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38729.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38729.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38729.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38729.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38729.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38729.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38729.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38729.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38729.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38729.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38729.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38739.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38739.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38739.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38739.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38739.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38739.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38739.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38739.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38739.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38739.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38739.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38739.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38739.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38739.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38749.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38749.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38749.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38749.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38749.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38749.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38749.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38749.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38749.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38749.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38749.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38749.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38749.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38749.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38759.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38759.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38759.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38759.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38759.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38759.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38759.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38759.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38759.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38759.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38759.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38759.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38759.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38759.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38769.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38769.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38769.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38769.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38769.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38769.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38769.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38769.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38769.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38769.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38769.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38769.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38769.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38769.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38779.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38779.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38779.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38779.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38779.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38779.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38779.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38779.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38779.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38779.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38779.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38779.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38779.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38779.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38789.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38789.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38789.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38789.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38789.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38789.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38789.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38789.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38789.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38789.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38789.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38789.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38789.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38789.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38799.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38799.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38799.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38799.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38799.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38799.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38799.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38799.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38799.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38799.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38799.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38799.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38799.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38799.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38809.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38809.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38809.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38809.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38809.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38809.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38809.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38809.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38809.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38809.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38809.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38809.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38809.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38809.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38819.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38819.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38819.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38819.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38819.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38819.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38819.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38819.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38819.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38819.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38819.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38819.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38819.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38819.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38829.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38829.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38829.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38829.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38829.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38829.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38829.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38829.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38829.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38829.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38829.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38829.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38829.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38829.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38839.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38839.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38839.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38839.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38839.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38839.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38839.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38839.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38839.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38839.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38839.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38839.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38839.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38839.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38849.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38849.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38849.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38849.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38849.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38849.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38849.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38849.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38849.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38849.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38849.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38849.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38849.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38849.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38859.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38859.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38859.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38859.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38859.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38859.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38859.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38859.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38859.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38859.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38859.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38859.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38859.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38859.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38869.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38869.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38869.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38869.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38869.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38869.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38869.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38869.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38869.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38869.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38869.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38869.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38869.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38869.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38879.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38879.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38879.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38879.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38879.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38879.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38879.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38879.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38879.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38879.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38879.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38879.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38879.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38879.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38889.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38889.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38889.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38889.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38889.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38889.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38889.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38889.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38889.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38889.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38889.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38889.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38889.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38889.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38899.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38899.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38899.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38899.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38899.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38899.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38899.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38899.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38899.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38899.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38899.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38899.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38899.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38899.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38909.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38909.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38909.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38909.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38909.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38909.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38909.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38909.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38909.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38909.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38909.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38909.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38909.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38909.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38919.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38919.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38919.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38919.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38919.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38919.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38919.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38919.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38919.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38919.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38919.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38919.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38919.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38919.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38929.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38929.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38929.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38929.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38929.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38929.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38929.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38929.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38929.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38929.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38929.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38929.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38929.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38929.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38939.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38939.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38939.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38939.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38939.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38939.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38939.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38939.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38939.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38939.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38939.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38939.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38939.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38939.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38949.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38949.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38949.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38949.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38949.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38949.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38949.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38949.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38949.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38949.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38949.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38949.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38949.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38949.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38959.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38959.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38959.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38959.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38959.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38959.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38959.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38959.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38959.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38959.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38959.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38959.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38959.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38959.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38969.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38969.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38969.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38969.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38969.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38969.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38969.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38969.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38969.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38969.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38969.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38969.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38969.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38969.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38979.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38979.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38979.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38979.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38979.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38979.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38979.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38979.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38979.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38979.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38979.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38979.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38979.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38979.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38989.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38989.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38989.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 38989.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38989.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38989.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38989.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38989.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38989.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38989.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38989.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38989.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38989.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38989.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 38999.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 38999.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 38999.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 38999.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38999.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 38999.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 38999.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 38999.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38999.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 38999.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38999.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 38999.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 38999.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 38999.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39009.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39009.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39009.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39009.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39009.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39009.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39009.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39009.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39009.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39009.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39009.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39009.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39009.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39009.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39019.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39019.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39019.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39019.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39019.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39019.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39019.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39019.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39019.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39019.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39019.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39019.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39019.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39019.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39029.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39029.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39029.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39029.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39029.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39029.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39029.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39029.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39029.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39029.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39029.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39029.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39029.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39029.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39039.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39039.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39039.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39039.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39039.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39039.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39039.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39039.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39039.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39039.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39039.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39039.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39039.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39039.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39049.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39049.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39049.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39049.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39049.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39049.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39049.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39049.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39049.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39049.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39049.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39049.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39049.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39049.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39059.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39059.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39059.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39059.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39059.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39059.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39059.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39059.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39059.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39059.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39059.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39059.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39059.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39059.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39069.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39069.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39069.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39069.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39069.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39069.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39069.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39069.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39069.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39069.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39069.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39069.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39069.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39069.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39079.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39079.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39079.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39079.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39079.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39079.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39079.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39079.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39079.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39079.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39079.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39079.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39079.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39079.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39089.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39089.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39089.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39089.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39089.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39089.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39089.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39089.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39089.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39089.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39089.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39089.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39089.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39089.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39099.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39099.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39099.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39099.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39099.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39099.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39099.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39099.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39099.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39099.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39099.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39099.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39099.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39099.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39109.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39109.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39109.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39109.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39109.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39109.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39109.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39109.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39109.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39109.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39109.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39109.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39109.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39109.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39119.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39119.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39119.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39119.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39119.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39119.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39119.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39119.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39119.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39119.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39119.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39119.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39119.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39119.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39129.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39129.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39129.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39129.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39129.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39129.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39129.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39129.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39129.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39129.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39129.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39129.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39129.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39129.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39139.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39139.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39139.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39139.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39139.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39139.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39139.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39139.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39139.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39139.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39139.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39139.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39139.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39139.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39149.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39149.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39149.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39149.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39149.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39149.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39149.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39149.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39149.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39149.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39149.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39149.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39149.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39149.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39159.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39159.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39159.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39159.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39159.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39159.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39159.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39159.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39159.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39159.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39159.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39159.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39159.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39159.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39169.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39169.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39169.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39169.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39169.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39169.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39169.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39169.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39169.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39169.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39169.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39169.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39169.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39169.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39179.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39179.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39179.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39179.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39179.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39179.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39179.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39179.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39179.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39179.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39179.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39179.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39179.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39179.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39189.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39189.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39189.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39189.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39189.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39189.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39189.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39189.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39189.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39189.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39189.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39189.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39189.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39189.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39199.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39199.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39199.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39199.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39199.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39199.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39199.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39199.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39199.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39199.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39199.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39199.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39199.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39199.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39209.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39209.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39209.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39209.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39209.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39209.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39209.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39209.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39209.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39209.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39209.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39209.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39209.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39209.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39219.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39219.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39219.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39219.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39219.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39219.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39219.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39219.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39219.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39219.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39219.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39219.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39219.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39219.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39229.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39229.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39229.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39229.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39229.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39229.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39229.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39229.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39229.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39229.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39229.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39229.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39229.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39229.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39239.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39239.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39239.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39239.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39239.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39239.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39239.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39239.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39239.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39239.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39239.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39239.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39239.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39239.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39249.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39249.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39249.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39249.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39249.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39249.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39249.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39249.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39249.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39249.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39249.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39249.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39249.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39249.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39259.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39259.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39259.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39259.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39259.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39259.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39259.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39259.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39259.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39259.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39259.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39259.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39259.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39259.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39269.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39269.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39269.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39269.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39269.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39269.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39269.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39269.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39269.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39269.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39269.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39269.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39269.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39269.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39279.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39279.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39279.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39279.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39279.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39279.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39279.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39279.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39279.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39279.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39279.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39279.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39279.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39279.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39289.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39289.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39289.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39289.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39289.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39289.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39289.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39289.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39289.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39289.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39289.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39289.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39289.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39289.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39299.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39299.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39299.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39299.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39299.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39299.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39299.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39299.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39299.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39299.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39299.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39299.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39299.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39299.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39309.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39309.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39309.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39309.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39309.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39309.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39309.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39309.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39309.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39309.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39309.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39309.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39309.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39309.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39319.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39319.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39319.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39319.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39319.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39319.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39319.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39319.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39319.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39319.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39319.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39319.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39319.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39319.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39329.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39329.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39329.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39329.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39329.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39329.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39329.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39329.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39329.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39329.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39329.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39329.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39329.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39329.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39339.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39339.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39339.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39339.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39339.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39339.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39339.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39339.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39339.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39339.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39339.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39339.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39339.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39339.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39349.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39349.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39349.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39349.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39349.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39349.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39349.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39349.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39349.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39349.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39349.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39349.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39349.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39349.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39359.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39359.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39359.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39359.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39359.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39359.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39359.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39359.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39359.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39359.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39359.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39359.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39359.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39359.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39369.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39369.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39369.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39369.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39369.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39369.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39369.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39369.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39369.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39369.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39369.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39369.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39369.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39369.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39379.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39379.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39379.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39379.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39379.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39379.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39379.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39379.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39379.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39379.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39379.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39379.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39379.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39379.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39389.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39389.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39389.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39389.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39389.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39389.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39389.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39389.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39389.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39389.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39389.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39389.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39389.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39389.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39399.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39399.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39399.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39399.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39399.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39399.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39399.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39399.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39399.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39399.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39399.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39399.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39399.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39399.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39409.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39409.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39409.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39409.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39409.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39409.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39409.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39409.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39409.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39409.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39409.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39409.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39409.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39409.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39419.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39419.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39419.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39419.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39419.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39419.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39419.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39419.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39419.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39419.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39419.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39419.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39419.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39419.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39429.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39429.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39429.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39429.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39429.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39429.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39429.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39429.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39429.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39429.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39429.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39429.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39429.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39429.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39439.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39439.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39439.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39439.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39439.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39439.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39439.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39439.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39439.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39439.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39439.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39439.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39439.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39439.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39449.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39449.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39449.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39449.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39449.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39449.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39449.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39449.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39449.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39449.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39449.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39449.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39449.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39449.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39459.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39459.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39459.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39459.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39459.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39459.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39459.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39459.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39459.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39459.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39459.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39459.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39459.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39459.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39469.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39469.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39469.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39469.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39469.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39469.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39469.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39469.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39469.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39469.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39469.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39469.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39469.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39469.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39479.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39479.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39479.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39479.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39479.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39479.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39479.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39479.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39479.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39479.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39479.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39479.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39479.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39479.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39489.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39489.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39489.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39489.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39489.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39489.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39489.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39489.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39489.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39489.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39489.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39489.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39489.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39489.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39499.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39499.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39499.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39499.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39499.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39499.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39499.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39499.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39499.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39499.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39499.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39499.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39499.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39499.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39509.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39509.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39509.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39509.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39509.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39509.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39509.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39509.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39509.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39509.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39509.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39509.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39509.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39509.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39519.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39519.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39519.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39519.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39519.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39519.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39519.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39519.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39519.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39519.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39519.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39519.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39519.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39519.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39529.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39529.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39529.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39529.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39529.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39529.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39529.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39529.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39529.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39529.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39529.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39529.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39529.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39529.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39539.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39539.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39539.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39539.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39539.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39539.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39539.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39539.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39539.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39539.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39539.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39539.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39539.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39539.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39549.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39549.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39549.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39549.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39549.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39549.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39549.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39549.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39549.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39549.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39549.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39549.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39549.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39549.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39559.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39559.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39559.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39559.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39559.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39559.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39559.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39559.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39559.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39559.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39559.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39559.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39559.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39559.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39569.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39569.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39569.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39569.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39569.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39569.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39569.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39569.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39569.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39569.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39569.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39569.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39569.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39569.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39579.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39579.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39579.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39579.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39579.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39579.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39579.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39579.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39579.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39579.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39579.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39579.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39579.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39579.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39589.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39589.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39589.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39589.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39589.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39589.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39589.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39589.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39589.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39589.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39589.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39589.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39589.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39589.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39599.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39599.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39599.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39599.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39599.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39599.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39599.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39599.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39599.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39599.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39599.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39599.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39599.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39599.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39609.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39609.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39609.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39609.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39609.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39609.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39609.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39609.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39609.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39609.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39609.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39609.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39609.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39609.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39619.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39619.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39619.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39619.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39619.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39619.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39619.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39619.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39619.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39619.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39619.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39619.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39619.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39619.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39629.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39629.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39629.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39629.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39629.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39629.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39629.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39629.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39629.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39629.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39629.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39629.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39629.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39629.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39639.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39639.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39639.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39639.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39639.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39639.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39639.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39639.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39639.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39639.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39639.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39639.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39639.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39639.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39649.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39649.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39649.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39649.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39649.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39649.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39649.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39649.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39649.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39649.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39649.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39649.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39649.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39649.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39659.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39659.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39659.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39659.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39659.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39659.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39659.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39659.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39659.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39659.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39659.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39659.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39659.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39659.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39669.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39669.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39669.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39669.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39669.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39669.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39669.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39669.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39669.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39669.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39669.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39669.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39669.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39669.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39679.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39679.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39679.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39679.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39679.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39679.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39679.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39679.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39679.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39679.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39679.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39679.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39679.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39679.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39689.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39689.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39689.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39689.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39689.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39689.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39689.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39689.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39689.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39689.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39689.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39689.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39689.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39689.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39699.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39699.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39699.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39699.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39699.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39699.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39699.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39699.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39699.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39699.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39699.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39699.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39699.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39699.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39709.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39709.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39709.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39709.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39709.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39709.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39709.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39709.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39709.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39709.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39709.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39709.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39709.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39709.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39719.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39719.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39719.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39719.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39719.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39719.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39719.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39719.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39719.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39719.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39719.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39719.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39719.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39719.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39729.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39729.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39729.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39729.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39729.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39729.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39729.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39729.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39729.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39729.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39729.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39729.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39729.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39729.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39739.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39739.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39739.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39739.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39739.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39739.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39739.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39739.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39739.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39739.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39739.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39739.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39739.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39739.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39749.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39749.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39749.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39749.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39749.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39749.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39749.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39749.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39749.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39749.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39749.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39749.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39749.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39749.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39759.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39759.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39759.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39759.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39759.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39759.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39759.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39759.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39759.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39759.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39759.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39759.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39759.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39759.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39769.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39769.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39769.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39769.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39769.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39769.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39769.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39769.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39769.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39769.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39769.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39769.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39769.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39769.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39779.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39779.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39779.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39779.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39779.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39779.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39779.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39779.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39779.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39779.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39779.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39779.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39779.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39779.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39789.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39789.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39789.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39789.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39789.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39789.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39789.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39789.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39789.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39789.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39789.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39789.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39789.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39789.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39799.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39799.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39799.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39799.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39799.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39799.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39799.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39799.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39799.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39799.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39799.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39799.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39799.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39799.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39809.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39809.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39809.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39809.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39809.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39809.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39809.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39809.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39809.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39809.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39809.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39809.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39809.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39809.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39819.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39819.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39819.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39819.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39819.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39819.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39819.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39819.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39819.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39819.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39819.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39819.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39819.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39819.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39829.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39829.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39829.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39829.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39829.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39829.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39829.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39829.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39829.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39829.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39829.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39829.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39829.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39829.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39839.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39839.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39839.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39839.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39839.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39839.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39839.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39839.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39839.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39839.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39839.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39839.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39839.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39839.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39849.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39849.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39849.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39849.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39849.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39849.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39849.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39849.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39849.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39849.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39849.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39849.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39849.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39849.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39859.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39859.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39859.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39859.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39859.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39859.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39859.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39859.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39859.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39859.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39859.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39859.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39859.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39859.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39869.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39869.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39869.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39869.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39869.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39869.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39869.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39869.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39869.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39869.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39869.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39869.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39869.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39869.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39879.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39879.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39879.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39879.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39879.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39879.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39879.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39879.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39879.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39879.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39879.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39879.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39879.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39879.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39889.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39889.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39889.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39889.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39889.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39889.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39889.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39889.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39889.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39889.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39889.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39889.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39889.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39889.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39899.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39899.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39899.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39899.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39899.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39899.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39899.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39899.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39899.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39899.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39899.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39899.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39899.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39899.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39909.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39909.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39909.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39909.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39909.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39909.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39909.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39909.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39909.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39909.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39909.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39909.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39909.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39909.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39919.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39919.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39919.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39919.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39919.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39919.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39919.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39919.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39919.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39919.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39919.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39919.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39919.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39919.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39929.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39929.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39929.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39929.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39929.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39929.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39929.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39929.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39929.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39929.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39929.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39929.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39929.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39929.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39939.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39939.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39939.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39939.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39939.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39939.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39939.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39939.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39939.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39939.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39939.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39939.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39939.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39939.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39949.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39949.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39949.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39949.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39949.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39949.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39949.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39949.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39949.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39949.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39949.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39949.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39949.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39949.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39959.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39959.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39959.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39959.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39959.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39959.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39959.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39959.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39959.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39959.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39959.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39959.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39959.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39959.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39969.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39969.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39969.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39969.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39969.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39969.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39969.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39969.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39969.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39969.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39969.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39969.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39969.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39969.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39979.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39979.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39979.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39979.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39979.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39979.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39979.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39979.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39979.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39979.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39979.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39979.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39979.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39979.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39989.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39989.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39989.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 39989.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39989.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39989.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39989.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39989.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39989.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39989.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39989.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39989.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39989.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39989.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 39999.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 39999.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 39999.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 39999.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39999.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 39999.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 39999.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 39999.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39999.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 39999.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39999.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 39999.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 39999.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 39999.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40009.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40009.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40009.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40009.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40009.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40009.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40009.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40009.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40009.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40009.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40009.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40009.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40009.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40009.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40019.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40019.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40019.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40019.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40019.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40019.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40019.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40019.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40019.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40019.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40019.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40019.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40019.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40019.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40029.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40029.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40029.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 40029.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40029.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40029.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40029.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40029.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40029.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40029.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40029.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40029.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40029.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40029.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40039.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40039.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40039.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40039.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40039.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40039.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40039.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40039.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40039.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40039.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40039.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40039.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40039.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40039.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40049.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40049.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40049.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40049.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40049.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40049.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40049.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40049.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40049.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40049.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40049.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40049.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40049.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40049.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40059.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40059.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40059.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40059.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40059.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40059.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40059.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40059.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40059.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40059.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40059.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40059.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40059.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40059.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40069.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40069.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40069.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 40069.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40069.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40069.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40069.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40069.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40069.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40069.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40069.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40069.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40069.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40069.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40079.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40079.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40079.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40079.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40079.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40079.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40079.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40079.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40079.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40079.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40079.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40079.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40079.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40079.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40089.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40089.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40089.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40089.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40089.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40089.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40089.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40089.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40089.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40089.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40089.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40089.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40089.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40089.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40099.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40099.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40099.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40099.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40099.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40099.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40099.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40099.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40099.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40099.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40099.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40099.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40099.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40099.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40109.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40109.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40109.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 40109.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40109.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40109.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40109.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40109.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40109.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40109.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40109.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40109.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40109.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40109.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40119.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40119.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40119.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40119.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40119.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40119.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40119.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40119.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40119.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40119.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40119.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40119.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40119.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40119.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40129.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40129.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40129.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40129.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40129.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40129.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40129.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40129.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40129.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40129.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40129.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40129.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40129.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40129.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40139.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40139.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40139.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40139.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40139.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40139.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40139.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40139.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40139.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40139.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40139.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40139.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40139.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40139.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40149.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40149.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40149.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 40149.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40149.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40149.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40149.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40149.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40149.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40149.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40149.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40149.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40149.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40149.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40159.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40159.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40159.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40159.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40159.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40159.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40159.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40159.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40159.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40159.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40159.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40159.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40159.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40159.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40169.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40169.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40169.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40169.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40169.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40169.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40169.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40169.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40169.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40169.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40169.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40169.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40169.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40169.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40179.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40179.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40179.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40179.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40179.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40179.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40179.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40179.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40179.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40179.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40179.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40179.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40179.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40179.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40189.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40189.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40189.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 40189.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40189.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40189.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40189.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40189.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40189.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40189.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40189.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40189.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40189.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40189.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40199.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40199.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40199.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40199.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40199.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40199.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40199.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40199.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40199.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40199.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40199.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40199.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40199.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40199.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40209.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40209.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40209.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40209.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40209.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40209.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40209.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40209.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40209.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40209.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40209.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40209.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40209.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40209.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40219.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40219.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40219.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40219.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40219.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40219.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40219.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40219.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40219.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40219.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40219.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40219.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40219.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40219.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40229.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40229.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x1 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40229.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 ACTUAL: npc:0x0ba5 pc:0x0ba4 instrmem_rd:0x1 
# UVM_INFO @ 40229.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40229.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40229.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40229.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40229.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40229.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40229.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40229.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40229.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40229.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40229.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x1 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40239.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40239.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40239.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40239.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40239.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40239.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40239.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40239.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40239.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40239.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40239.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40239.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40239.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40239.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x1 enable_execute:0x0 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40249.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40249.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x0 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x0 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40249.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40249.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40249.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40249.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40249.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x0 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40249.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40249.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40249.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40249.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40249.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40249.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x0 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40249.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x0 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x1 enable_writeback:0x0 br_taken:0x0 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED] Transaction Received through agent_analysis_export
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.fetch_environment.predictor [PRED]             Data: enable_updatePC:0x1 enable_fetch:0x0 taddr:0x0ba4 br_taken:0x1 opcode:0x0 sr1:0x0 sr2:0x0 dr:0x0 
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] MATCH! - EXPECTED: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 ACTUAL: npc:0x0ba6 pc:0x0ba5 instrmem_rd:0x0 
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.decode_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] MATCH! - EXPECTED: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 ACTUAL: IR:0xc040 npc_out:0x0ba6 E_control:0x0c W_control:0x0 Mem_control:0x0 
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.execute_environment.execute_pred [PRED] Transaction Received through execute_in_agent_ae
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] MATCH! - EXPECTED: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 ACTUAL: W_Control_out:0x0 Mem_Control_out:0x0 aluout:0x0ba4 pcout:0x0ba4 dr:0x0 sr1:0x1 sr2:0x0 IR_Exec:0xc040 NZP:0x7 M_Data:0x0c48 enable_execute_out:0x0 
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.writeback_environment.predictor [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] MATCH! - EXPECTED: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 ACTUAL: writeback_en_out:0x0 psr:0x1 VSR1:0x0ba4 VSR2:0x0c48 
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.memaccess_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] MATCH! - EXPECTED: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 ACTUAL: DMem_addr:0x0000 DMem_din:0x0000 DMem_rd:0x0 memout:0x0000 
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.controller_environment.pred [PRED] Transaction Received through analysis_export
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.controller_environment.pred [PRED]             Data: complete_data:0x0 complete_instr:0x1 IR:0xc040 NZP:0x7 psr:0x1 IR_Exec:0xc040 IMem_dout:0xc040 
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] MATCH! - EXPECTED: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 ACTUAL: enable_updatePC:0x1 enable_fetch:0x0 enable_decode:0x0 enable_execute:0x0 enable_writeback:0x0 br_taken:0x1 bypass_alu_1:0x0 bypass_alu_2:0x0 bypass_mem_1:0x0 bypass_mem_2:0x0 mem_state:0x3 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 40259.000ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.controller_environment.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=4026 MATCHES=3979 MISMATCHES=47
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.decode_environment.scbd [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=4026 MATCHES=4026 MISMATCHES=0
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.execute_environment.execute_sb [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=4026 MATCHES=4026 MISMATCHES=0
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.fetch_environment.fetch_scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=4026 MATCHES=4026 MISMATCHES=0
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.memaccess_environment.sb [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=4026 MATCHES=4026 MISMATCHES=0
# UVM_INFO @ 40259.000ns: uvm_test_top.environment.writeback_environment.scoreboard [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=4026 MATCHES=4026 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :56328
# UVM_WARNING :   13
# UVM_ERROR :   49
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE_MODEL_REVIEW]     7
# [PRED] 32208
# [PREDICTOR_REVIEW]     6
# [Questa UVM]     2
# [RNTST]     1
# [SCBD] 24162
# [TEST_DONE]     1
# [UVM_CMDLINE_PROC]     1
# [uvm_test_top.environment.imem_agent.sequencer.imem_agent_responder_seq]     2
# ** Note: $finish    : /mnt/apps/public/COE/mg_apps/questa2024.2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 40259 ns  Iteration: 63  Instance: /hvl_top
# Break in Task uvm_pkg/uvm_root::run_test at /mnt/apps/public/COE/mg_apps/questa2024.2/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
