Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 20 13:50:20 2024
| Host         : FEONIXY-WORKSTATION running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    7           
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (11)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: display/clkdiv_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.188        0.000                      0                   20        0.262        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.188        0.000                      0                   20        0.262        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.188ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 1.245ns (68.830%)  route 0.564ns (31.170%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.319     4.251    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  display/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.341     4.592 r  display/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.564     5.155    display/clkdiv_reg_n_0_[4]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.647 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.647    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.736 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.825 r  display/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.825    display/clkdiv_reg[12]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.059 r  display/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.059    display/clkdiv_reg[16]_i_1_n_4
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.217    13.995    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[19]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.056    14.247    display/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  8.188    

Slack (MET) :             8.192ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 1.241ns (68.761%)  route 0.564ns (31.239%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.319     4.251    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  display/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.341     4.592 r  display/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.564     5.155    display/clkdiv_reg_n_0_[4]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.647 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.647    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.736 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.825 r  display/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.825    display/clkdiv_reg[12]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.055 r  display/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.055    display/clkdiv_reg[16]_i_1_n_6
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.217    13.995    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[17]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.056    14.247    display/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                  8.192    

Slack (MET) :             8.241ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.756ns  (logic 1.192ns (67.890%)  route 0.564ns (32.110%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.319     4.251    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  display/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.341     4.592 r  display/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.564     5.155    display/clkdiv_reg_n_0_[4]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.647 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.647    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.736 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.825 r  display/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.825    display/clkdiv_reg[12]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.006 r  display/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.006    display/clkdiv_reg[16]_i_1_n_5
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.217    13.995    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[18]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.056    14.247    display/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -6.006    
  -------------------------------------------------------------------
                         slack                                  8.241    

Slack (MET) :             8.263ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 1.170ns (67.482%)  route 0.564ns (32.518%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.319     4.251    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  display/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.341     4.592 r  display/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.564     5.155    display/clkdiv_reg_n_0_[4]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.647 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.647    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.736 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.825 r  display/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.825    display/clkdiv_reg[12]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.984 r  display/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.984    display/clkdiv_reg[16]_i_1_n_7
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.217    13.995    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[16]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.056    14.247    display/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                  8.263    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 1.156ns (67.217%)  route 0.564ns (32.783%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.319     4.251    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  display/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.341     4.592 r  display/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.564     5.155    display/clkdiv_reg_n_0_[4]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.647 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.647    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.736 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.970 r  display/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.970    display/clkdiv_reg[12]_i_1_n_4
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.217    13.995    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[15]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.056    14.247    display/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -5.970    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.281ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 1.152ns (67.141%)  route 0.564ns (32.859%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.319     4.251    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  display/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.341     4.592 r  display/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.564     5.155    display/clkdiv_reg_n_0_[4]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.647 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.647    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.736 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.966 r  display/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.966    display/clkdiv_reg[12]_i_1_n_6
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.217    13.995    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[13]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.056    14.247    display/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  8.281    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 1.103ns (66.175%)  route 0.564ns (33.825%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.319     4.251    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  display/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.341     4.592 r  display/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.564     5.155    display/clkdiv_reg_n_0_[4]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.647 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.647    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.736 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.917 r  display/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.917    display/clkdiv_reg[12]_i_1_n_5
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.217    13.995    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[14]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.056    14.247    display/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                  8.330    

Slack (MET) :             8.352ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 1.081ns (65.723%)  route 0.564ns (34.277%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.319     4.251    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  display/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.341     4.592 r  display/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.564     5.155    display/clkdiv_reg_n_0_[4]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.647 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.647    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.736 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.736    display/clkdiv_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.895 r  display/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.895    display/clkdiv_reg[12]_i_1_n_7
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.217    13.995    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[12]/C
                         clock pessimism              0.232    14.227    
                         clock uncertainty           -0.035    14.191    
    SLICE_X4Y92          FDRE (Setup_fdre_C_D)        0.056    14.247    display/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                  8.352    

Slack (MET) :             8.365ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.631ns  (logic 1.067ns (65.428%)  route 0.564ns (34.572%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.319     4.251    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  display/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.341     4.592 r  display/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.564     5.155    display/clkdiv_reg_n_0_[4]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.647 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.647    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.881 r  display/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.881    display/clkdiv_reg[8]_i_1_n_4
    SLICE_X4Y91          FDRE                                         r  display/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.216    13.994    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  display/clkdiv_reg[11]/C
                         clock pessimism              0.232    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.056    14.246    display/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  8.365    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 1.063ns (65.343%)  route 0.564ns (34.657%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 13.994 - 10.000 ) 
    Source Clock Delay      (SCD):    4.251ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.319     4.251    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  display/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.341     4.592 r  display/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.564     5.155    display/clkdiv_reg_n_0_[4]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492     5.647 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.647    display/clkdiv_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.877 r  display/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.877    display/clkdiv_reg[8]_i_1_n_6
    SLICE_X4Y91          FDRE                                         r  display/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.216    13.994    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  display/clkdiv_reg[9]/C
                         clock pessimism              0.232    14.226    
                         clock uncertainty           -0.035    14.190    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.056    14.246    display/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -5.877    
  -------------------------------------------------------------------
                         slack                                  8.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.602     1.521    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  display/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.115     1.777    display/clkdiv_reg_n_0_[10]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  display/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    display/clkdiv_reg[8]_i_1_n_5
    SLICE_X4Y91          FDRE                                         r  display/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.873     2.038    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  display/clkdiv_reg[10]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    display/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.676%)  route 0.115ns (31.324%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.602     1.521    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.115     1.777    display/clkdiv_reg_n_0_[14]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  display/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    display/clkdiv_reg[12]_i_1_n_5
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.873     2.038    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[14]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    display/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.261%)  route 0.115ns (28.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.602     1.521    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  display/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.115     1.777    display/clkdiv_reg_n_0_[10]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.921 r  display/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    display/clkdiv_reg[8]_i_1_n_4
    SLICE_X4Y91          FDRE                                         r  display/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.873     2.038    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  display/clkdiv_reg[11]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    display/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.285ns (71.261%)  route 0.115ns (28.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.602     1.521    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.115     1.777    display/clkdiv_reg_n_0_[14]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.921 r  display/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    display/clkdiv_reg[12]_i_1_n_4
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.873     2.038    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[15]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    display/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.251ns (59.272%)  route 0.172ns (40.728%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.601     1.520    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.172     1.834    display/clkdiv_reg_n_0_[1]
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.944 r  display/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.944    display/clkdiv_reg[0]_i_1_n_6
    SLICE_X4Y89          FDRE                                         r  display/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  display/clkdiv_reg[1]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    display/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.251ns (59.272%)  route 0.172ns (40.728%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.602     1.521    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display/clkdiv_reg[13]/Q
                         net (fo=1, routed)           0.172     1.835    display/clkdiv_reg_n_0_[13]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.945 r  display/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.945    display/clkdiv_reg[12]_i_1_n_6
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.873     2.038    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  display/clkdiv_reg[13]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    display/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.251ns (59.272%)  route 0.172ns (40.728%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.602     1.521    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  display/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display/clkdiv_reg[5]/Q
                         net (fo=1, routed)           0.172     1.835    display/clkdiv_reg_n_0_[5]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.945 r  display/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.945    display/clkdiv_reg[4]_i_1_n_6
    SLICE_X4Y90          FDRE                                         r  display/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.873     2.038    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  display/clkdiv_reg[5]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.105     1.626    display/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.251ns (59.272%)  route 0.172ns (40.728%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.602     1.521    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  display/clkdiv_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  display/clkdiv_reg[9]/Q
                         net (fo=1, routed)           0.172     1.835    display/clkdiv_reg_n_0_[9]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.945 r  display/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.945    display/clkdiv_reg[8]_i_1_n_6
    SLICE_X4Y91          FDRE                                         r  display/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.873     2.038    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  display/clkdiv_reg[9]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    display/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.256ns (58.372%)  route 0.183ns (41.629%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.601     1.520    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  display/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  display/clkdiv_reg[0]/Q
                         net (fo=8, routed)           0.183     1.844    display/clkdiv_reg[0]
    SLICE_X4Y89          LUT1 (Prop_lut1_I0_O)        0.045     1.889 r  display/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.889    display/clkdiv[0]_i_2_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.959 r  display/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.959    display/clkdiv_reg[0]_i_1_n_7
    SLICE_X4Y89          FDRE                                         r  display/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  display/clkdiv_reg[0]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    display/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.251ns (56.280%)  route 0.195ns (43.720%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display/clkdiv_reg[17]/Q
                         net (fo=30, routed)          0.195     1.858    display/s[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.968 r  display/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.968    display/clkdiv_reg[16]_i_1_n_6
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.874     2.039    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[17]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.105     1.627    display/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.341    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     display/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     display/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y91     display/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     display/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     display/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     display/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     display/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     display/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y93     display/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     display/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     display/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     display/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     display/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     display/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     display/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     display/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     display/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     display/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     display/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     display/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     display/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     display/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     display/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     display/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y91     display/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     display/clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     display/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     display/clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y92     display/clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num1[0]
                            (input port)
  Destination:            display/A2G_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.178ns  (logic 12.391ns (34.250%)  route 23.787ns (65.750%))
  Logic Levels:           46  (CARRY4=25 IBUF=1 LUT2=1 LUT3=6 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  num1[0] (IN)
                         net (fo=0)                   0.000     0.000    num1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  num1_IBUF[0]_inst/O
                         net (fo=95, routed)          3.737     5.051    display/bin2bcd_result/num1_IBUF[0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.097     5.148 r  display/bin2bcd_result/ZF_LED_OBUF_inst_i_15/O
                         net (fo=6, routed)           0.745     5.893    display/bin2bcd_result/ZF_LED_OBUF_inst_i_15_n_0
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.097     5.990 f  display/bin2bcd_result/ZF_LED_OBUF_inst_i_11/O
                         net (fo=58, routed)          2.004     7.995    display/bin2bcd_result/A2G[6]_i_1813_n_0
    SLICE_X7Y88          LUT3 (Prop_lut3_I1_O)        0.102     8.097 r  display/bin2bcd_result/A2G[6]_i_828/O
                         net (fo=6, routed)           0.651     8.748    display/bin2bcd_result/A2G[6]_i_828_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.540     9.288 r  display/bin2bcd_result/A2G_reg[6]_i_1832/CO[3]
                         net (fo=1, routed)           0.000     9.288    display/bin2bcd_result/A2G_reg[6]_i_1832_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     9.475 r  display/bin2bcd_result/A2G_reg[6]_i_1403/CO[0]
                         net (fo=35, routed)          0.998    10.473    display/bin2bcd_result/A2G_reg[6]_i_1403_n_3
    SLICE_X11Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    11.096 r  display/bin2bcd_result/A2G_reg[6]_i_1402/CO[2]
                         net (fo=4, routed)           0.458    11.554    display/bin2bcd_result/A2G_reg[6]_i_1402_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.146 r  display/bin2bcd_result/A2G_reg[6]_i_1404/CO[2]
                         net (fo=3, routed)           0.342    12.488    display/bin2bcd_result/A2G_reg[6]_i_1404_n_1
    SLICE_X13Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.567    13.055 f  display/bin2bcd_result/A2G_reg[6]_i_1533/CO[2]
                         net (fo=34, routed)          0.900    13.955    display/bin2bcd_result/A2G_reg[6]_i_1533_n_1
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.241    14.196 r  display/bin2bcd_result/A2G[6]_i_2421/O
                         net (fo=2, routed)           0.559    14.755    display/bin2bcd_result/A2G[6]_i_2421_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I0_O)        0.239    14.994 r  display/bin2bcd_result/A2G[6]_i_2425/O
                         net (fo=1, routed)           0.000    14.994    display/bin2bcd_result/A2G[6]_i_2425_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.396 r  display/bin2bcd_result/A2G_reg[6]_i_2236/CO[3]
                         net (fo=1, routed)           0.000    15.396    display/bin2bcd_result/A2G_reg[6]_i_2236_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    15.553 r  display/bin2bcd_result/A2G_reg[6]_i_1865/O[0]
                         net (fo=2, routed)           0.814    16.366    display/bin2bcd_result/A2G_reg[6]_i_1865_n_7
    SLICE_X11Y95         LUT3 (Prop_lut3_I1_O)        0.209    16.575 r  display/bin2bcd_result/A2G[6]_i_1859/O
                         net (fo=2, routed)           0.602    17.178    display/bin2bcd_result/A2G[6]_i_1859_n_0
    SLICE_X10Y93         LUT4 (Prop_lut4_I3_O)        0.097    17.275 r  display/bin2bcd_result/A2G[6]_i_1863/O
                         net (fo=1, routed)           0.000    17.275    display/bin2bcd_result/A2G[6]_i_1863_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    17.677 r  display/bin2bcd_result/A2G_reg[6]_i_1435/CO[3]
                         net (fo=1, routed)           0.000    17.677    display/bin2bcd_result/A2G_reg[6]_i_1435_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.769 r  display/bin2bcd_result/A2G_reg[6]_i_894/CO[3]
                         net (fo=1, routed)           0.000    17.769    display/bin2bcd_result/A2G_reg[6]_i_894_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    17.992 r  display/bin2bcd_result/A2G_reg[6]_i_449/O[1]
                         net (fo=7, routed)           0.912    18.903    display/bin2bcd_result/A2G_reg[6]_i_449_n_6
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.216    19.119 r  display/bin2bcd_result/A2G[6]_i_889/O
                         net (fo=1, routed)           0.000    19.119    display/bin2bcd_result/A2G[6]_i_889_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.514 r  display/bin2bcd_result/A2G_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    19.514    display/bin2bcd_result/A2G_reg[6]_i_443_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    19.748 r  display/bin2bcd_result/A2G_reg[6]_i_227/O[3]
                         net (fo=3, routed)           0.692    20.440    display/bin2bcd_result/A2G_reg[6]_i_227_n_4
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.234    20.674 r  display/bin2bcd_result/A2G[6]_i_439/O
                         net (fo=1, routed)           0.000    20.674    display/bin2bcd_result/A2G[6]_i_439_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.973 r  display/bin2bcd_result/A2G_reg[6]_i_222/CO[3]
                         net (fo=1, routed)           0.000    20.973    display/bin2bcd_result/A2G_reg[6]_i_222_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.093 r  display/bin2bcd_result/A2G_reg[6]_i_109/CO[1]
                         net (fo=45, routed)          1.380    22.473    display/bin2bcd_result/A2G_reg[6]_i_109_n_2
    SLICE_X13Y95         LUT5 (Prop_lut5_I1_O)        0.249    22.722 r  display/bin2bcd_result/A2G[6]_i_1520/O
                         net (fo=27, routed)          2.100    24.822    display/bin2bcd_result/ten0[8]
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.097    24.919 r  display/bin2bcd_result/A2G[6]_i_936/O
                         net (fo=2, routed)           0.663    25.582    display/bin2bcd_result/A2G[6]_i_936_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    25.956 r  display/bin2bcd_result/A2G_reg[6]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    25.956    display/bin2bcd_result/A2G_reg[6]_i_1887_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.045 r  display/bin2bcd_result/A2G_reg[6]_i_1465/CO[3]
                         net (fo=1, routed)           0.000    26.045    display/bin2bcd_result/A2G_reg[6]_i_1465_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.134 r  display/bin2bcd_result/A2G_reg[6]_i_921/CO[3]
                         net (fo=1, routed)           0.000    26.134    display/bin2bcd_result/A2G_reg[6]_i_921_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    26.315 r  display/bin2bcd_result/A2G_reg[6]_i_1530/O[2]
                         net (fo=4, routed)           0.888    27.203    display/bin2bcd_result/A2G_reg[6]_i_1530_n_5
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.230    27.433 r  display/bin2bcd_result/A2G[6]_i_950/O
                         net (fo=1, routed)           0.426    27.859    display/bin2bcd_result/A2G[6]_i_950_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    28.144 r  display/bin2bcd_result/A2G_reg[6]_i_476/CO[3]
                         net (fo=1, routed)           0.000    28.144    display/bin2bcd_result/A2G_reg[6]_i_476_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    28.303 r  display/bin2bcd_result/A2G_reg[6]_i_482/O[0]
                         net (fo=3, routed)           0.727    29.030    display/bin2bcd_result/A2G_reg[6]_i_482_n_7
    SLICE_X3Y98          LUT3 (Prop_lut3_I1_O)        0.224    29.254 r  display/bin2bcd_result/A2G[6]_i_473/O
                         net (fo=2, routed)           0.590    29.844    display/bin2bcd_result/A2G[6]_i_473_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I1_O)        0.097    29.941 r  display/bin2bcd_result/A2G[6]_i_235/O
                         net (fo=2, routed)           0.477    30.418    display/bin2bcd_result/A2G[6]_i_235_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.239    30.657 r  display/bin2bcd_result/A2G[6]_i_239/O
                         net (fo=1, routed)           0.000    30.657    display/bin2bcd_result/A2G[6]_i_239_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    30.941 r  display/bin2bcd_result/A2G_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    30.941    display/bin2bcd_result/A2G_reg[6]_i_114_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    31.098 r  display/bin2bcd_result/A2G_reg[6]_i_231/O[0]
                         net (fo=2, routed)           0.557    31.655    display/bin2bcd_result/A2G_reg[6]_i_231_n_7
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.396    32.051 r  display/bin2bcd_result/A2G_reg[6]_i_113/O[0]
                         net (fo=1, routed)           0.749    32.799    display/bin2bcd_result/A2G_reg[6]_i_113_n_7
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.224    33.023 r  display/bin2bcd_result/A2G[6]_i_81/O
                         net (fo=1, routed)           0.000    33.023    display/bin2bcd_result/A2G[6]_i_81_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    33.324 r  display/bin2bcd_result/A2G_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.324    display/bin2bcd_result/A2G_reg[6]_i_28_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    33.483 f  display/bin2bcd_result/A2G_reg[6]_i_41/O[0]
                         net (fo=3, routed)           0.749    34.232    display/bin2bcd_result/A2G_reg[6]_i_41_n_7
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.242    34.474 f  display/bin2bcd_result/A2G[6]_i_39/O
                         net (fo=1, routed)           0.443    34.917    display/bin2bcd_result/A2G[6]_i_39_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.239    35.156 r  display/bin2bcd_result/A2G[6]_i_16/O
                         net (fo=1, routed)           0.000    35.156    display/bin2bcd_num1/A2G_reg[0]_2
    SLICE_X7Y87          MUXF7 (Prop_muxf7_I1_O)      0.167    35.323 r  display/bin2bcd_num1/A2G_reg[6]_i_6/O
                         net (fo=7, routed)           0.625    35.949    display/bin2bcd_num2/A2G_reg[2]_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I4_O)        0.229    36.178 r  display/bin2bcd_num2/A2G[6]_i_1/O
                         net (fo=1, routed)           0.000    36.178    display/bin2bcd_num2_n_0
    SLICE_X6Y87          FDRE                                         r  display/A2G_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[0]
                            (input port)
  Destination:            display/A2G_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.161ns  (logic 12.391ns (34.265%)  route 23.771ns (65.735%))
  Logic Levels:           46  (CARRY4=25 IBUF=1 LUT2=1 LUT3=6 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  num1[0] (IN)
                         net (fo=0)                   0.000     0.000    num1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  num1_IBUF[0]_inst/O
                         net (fo=95, routed)          3.737     5.051    display/bin2bcd_result/num1_IBUF[0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.097     5.148 r  display/bin2bcd_result/ZF_LED_OBUF_inst_i_15/O
                         net (fo=6, routed)           0.745     5.893    display/bin2bcd_result/ZF_LED_OBUF_inst_i_15_n_0
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.097     5.990 f  display/bin2bcd_result/ZF_LED_OBUF_inst_i_11/O
                         net (fo=58, routed)          2.004     7.995    display/bin2bcd_result/A2G[6]_i_1813_n_0
    SLICE_X7Y88          LUT3 (Prop_lut3_I1_O)        0.102     8.097 r  display/bin2bcd_result/A2G[6]_i_828/O
                         net (fo=6, routed)           0.651     8.748    display/bin2bcd_result/A2G[6]_i_828_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.540     9.288 r  display/bin2bcd_result/A2G_reg[6]_i_1832/CO[3]
                         net (fo=1, routed)           0.000     9.288    display/bin2bcd_result/A2G_reg[6]_i_1832_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     9.475 r  display/bin2bcd_result/A2G_reg[6]_i_1403/CO[0]
                         net (fo=35, routed)          0.998    10.473    display/bin2bcd_result/A2G_reg[6]_i_1403_n_3
    SLICE_X11Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    11.096 r  display/bin2bcd_result/A2G_reg[6]_i_1402/CO[2]
                         net (fo=4, routed)           0.458    11.554    display/bin2bcd_result/A2G_reg[6]_i_1402_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.146 r  display/bin2bcd_result/A2G_reg[6]_i_1404/CO[2]
                         net (fo=3, routed)           0.342    12.488    display/bin2bcd_result/A2G_reg[6]_i_1404_n_1
    SLICE_X13Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.567    13.055 f  display/bin2bcd_result/A2G_reg[6]_i_1533/CO[2]
                         net (fo=34, routed)          0.900    13.955    display/bin2bcd_result/A2G_reg[6]_i_1533_n_1
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.241    14.196 r  display/bin2bcd_result/A2G[6]_i_2421/O
                         net (fo=2, routed)           0.559    14.755    display/bin2bcd_result/A2G[6]_i_2421_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I0_O)        0.239    14.994 r  display/bin2bcd_result/A2G[6]_i_2425/O
                         net (fo=1, routed)           0.000    14.994    display/bin2bcd_result/A2G[6]_i_2425_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.396 r  display/bin2bcd_result/A2G_reg[6]_i_2236/CO[3]
                         net (fo=1, routed)           0.000    15.396    display/bin2bcd_result/A2G_reg[6]_i_2236_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    15.553 r  display/bin2bcd_result/A2G_reg[6]_i_1865/O[0]
                         net (fo=2, routed)           0.814    16.366    display/bin2bcd_result/A2G_reg[6]_i_1865_n_7
    SLICE_X11Y95         LUT3 (Prop_lut3_I1_O)        0.209    16.575 r  display/bin2bcd_result/A2G[6]_i_1859/O
                         net (fo=2, routed)           0.602    17.178    display/bin2bcd_result/A2G[6]_i_1859_n_0
    SLICE_X10Y93         LUT4 (Prop_lut4_I3_O)        0.097    17.275 r  display/bin2bcd_result/A2G[6]_i_1863/O
                         net (fo=1, routed)           0.000    17.275    display/bin2bcd_result/A2G[6]_i_1863_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    17.677 r  display/bin2bcd_result/A2G_reg[6]_i_1435/CO[3]
                         net (fo=1, routed)           0.000    17.677    display/bin2bcd_result/A2G_reg[6]_i_1435_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.769 r  display/bin2bcd_result/A2G_reg[6]_i_894/CO[3]
                         net (fo=1, routed)           0.000    17.769    display/bin2bcd_result/A2G_reg[6]_i_894_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    17.992 r  display/bin2bcd_result/A2G_reg[6]_i_449/O[1]
                         net (fo=7, routed)           0.912    18.903    display/bin2bcd_result/A2G_reg[6]_i_449_n_6
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.216    19.119 r  display/bin2bcd_result/A2G[6]_i_889/O
                         net (fo=1, routed)           0.000    19.119    display/bin2bcd_result/A2G[6]_i_889_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.514 r  display/bin2bcd_result/A2G_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    19.514    display/bin2bcd_result/A2G_reg[6]_i_443_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    19.748 r  display/bin2bcd_result/A2G_reg[6]_i_227/O[3]
                         net (fo=3, routed)           0.692    20.440    display/bin2bcd_result/A2G_reg[6]_i_227_n_4
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.234    20.674 r  display/bin2bcd_result/A2G[6]_i_439/O
                         net (fo=1, routed)           0.000    20.674    display/bin2bcd_result/A2G[6]_i_439_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.973 r  display/bin2bcd_result/A2G_reg[6]_i_222/CO[3]
                         net (fo=1, routed)           0.000    20.973    display/bin2bcd_result/A2G_reg[6]_i_222_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.093 r  display/bin2bcd_result/A2G_reg[6]_i_109/CO[1]
                         net (fo=45, routed)          1.380    22.473    display/bin2bcd_result/A2G_reg[6]_i_109_n_2
    SLICE_X13Y95         LUT5 (Prop_lut5_I1_O)        0.249    22.722 r  display/bin2bcd_result/A2G[6]_i_1520/O
                         net (fo=27, routed)          2.100    24.822    display/bin2bcd_result/ten0[8]
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.097    24.919 r  display/bin2bcd_result/A2G[6]_i_936/O
                         net (fo=2, routed)           0.663    25.582    display/bin2bcd_result/A2G[6]_i_936_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    25.956 r  display/bin2bcd_result/A2G_reg[6]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    25.956    display/bin2bcd_result/A2G_reg[6]_i_1887_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.045 r  display/bin2bcd_result/A2G_reg[6]_i_1465/CO[3]
                         net (fo=1, routed)           0.000    26.045    display/bin2bcd_result/A2G_reg[6]_i_1465_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.134 r  display/bin2bcd_result/A2G_reg[6]_i_921/CO[3]
                         net (fo=1, routed)           0.000    26.134    display/bin2bcd_result/A2G_reg[6]_i_921_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    26.315 r  display/bin2bcd_result/A2G_reg[6]_i_1530/O[2]
                         net (fo=4, routed)           0.888    27.203    display/bin2bcd_result/A2G_reg[6]_i_1530_n_5
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.230    27.433 r  display/bin2bcd_result/A2G[6]_i_950/O
                         net (fo=1, routed)           0.426    27.859    display/bin2bcd_result/A2G[6]_i_950_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    28.144 r  display/bin2bcd_result/A2G_reg[6]_i_476/CO[3]
                         net (fo=1, routed)           0.000    28.144    display/bin2bcd_result/A2G_reg[6]_i_476_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    28.303 r  display/bin2bcd_result/A2G_reg[6]_i_482/O[0]
                         net (fo=3, routed)           0.727    29.030    display/bin2bcd_result/A2G_reg[6]_i_482_n_7
    SLICE_X3Y98          LUT3 (Prop_lut3_I1_O)        0.224    29.254 r  display/bin2bcd_result/A2G[6]_i_473/O
                         net (fo=2, routed)           0.590    29.844    display/bin2bcd_result/A2G[6]_i_473_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I1_O)        0.097    29.941 r  display/bin2bcd_result/A2G[6]_i_235/O
                         net (fo=2, routed)           0.477    30.418    display/bin2bcd_result/A2G[6]_i_235_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.239    30.657 r  display/bin2bcd_result/A2G[6]_i_239/O
                         net (fo=1, routed)           0.000    30.657    display/bin2bcd_result/A2G[6]_i_239_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    30.941 r  display/bin2bcd_result/A2G_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    30.941    display/bin2bcd_result/A2G_reg[6]_i_114_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    31.098 r  display/bin2bcd_result/A2G_reg[6]_i_231/O[0]
                         net (fo=2, routed)           0.557    31.655    display/bin2bcd_result/A2G_reg[6]_i_231_n_7
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.396    32.051 r  display/bin2bcd_result/A2G_reg[6]_i_113/O[0]
                         net (fo=1, routed)           0.749    32.799    display/bin2bcd_result/A2G_reg[6]_i_113_n_7
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.224    33.023 r  display/bin2bcd_result/A2G[6]_i_81/O
                         net (fo=1, routed)           0.000    33.023    display/bin2bcd_result/A2G[6]_i_81_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    33.324 r  display/bin2bcd_result/A2G_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.324    display/bin2bcd_result/A2G_reg[6]_i_28_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    33.483 f  display/bin2bcd_result/A2G_reg[6]_i_41/O[0]
                         net (fo=3, routed)           0.749    34.232    display/bin2bcd_result/A2G_reg[6]_i_41_n_7
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.242    34.474 f  display/bin2bcd_result/A2G[6]_i_39/O
                         net (fo=1, routed)           0.443    34.917    display/bin2bcd_result/A2G[6]_i_39_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.239    35.156 r  display/bin2bcd_result/A2G[6]_i_16/O
                         net (fo=1, routed)           0.000    35.156    display/bin2bcd_num1/A2G_reg[0]_2
    SLICE_X7Y87          MUXF7 (Prop_muxf7_I1_O)      0.167    35.323 r  display/bin2bcd_num1/A2G_reg[6]_i_6/O
                         net (fo=7, routed)           0.609    35.932    display/bin2bcd_num1/clkdiv_reg[19]
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.229    36.161 r  display/bin2bcd_num1/A2G[0]_i_1/O
                         net (fo=1, routed)           0.000    36.161    display/bin2bcd_num1_n_2
    SLICE_X7Y89          FDRE                                         r  display/A2G_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[0]
                            (input port)
  Destination:            display/A2G_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.134ns  (logic 12.231ns (33.849%)  route 23.903ns (66.151%))
  Logic Levels:           46  (CARRY4=25 IBUF=1 LUT2=1 LUT3=6 LUT4=3 LUT5=2 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  num1[0] (IN)
                         net (fo=0)                   0.000     0.000    num1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  num1_IBUF[0]_inst/O
                         net (fo=95, routed)          3.737     5.051    display/bin2bcd_result/num1_IBUF[0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.097     5.148 r  display/bin2bcd_result/ZF_LED_OBUF_inst_i_15/O
                         net (fo=6, routed)           0.745     5.893    display/bin2bcd_result/ZF_LED_OBUF_inst_i_15_n_0
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.097     5.990 f  display/bin2bcd_result/ZF_LED_OBUF_inst_i_11/O
                         net (fo=58, routed)          2.004     7.995    display/bin2bcd_result/A2G[6]_i_1813_n_0
    SLICE_X7Y88          LUT3 (Prop_lut3_I1_O)        0.102     8.097 r  display/bin2bcd_result/A2G[6]_i_828/O
                         net (fo=6, routed)           0.651     8.748    display/bin2bcd_result/A2G[6]_i_828_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.540     9.288 r  display/bin2bcd_result/A2G_reg[6]_i_1832/CO[3]
                         net (fo=1, routed)           0.000     9.288    display/bin2bcd_result/A2G_reg[6]_i_1832_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     9.475 r  display/bin2bcd_result/A2G_reg[6]_i_1403/CO[0]
                         net (fo=35, routed)          0.998    10.473    display/bin2bcd_result/A2G_reg[6]_i_1403_n_3
    SLICE_X11Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    11.096 r  display/bin2bcd_result/A2G_reg[6]_i_1402/CO[2]
                         net (fo=4, routed)           0.458    11.554    display/bin2bcd_result/A2G_reg[6]_i_1402_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.146 r  display/bin2bcd_result/A2G_reg[6]_i_1404/CO[2]
                         net (fo=3, routed)           0.342    12.488    display/bin2bcd_result/A2G_reg[6]_i_1404_n_1
    SLICE_X13Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.567    13.055 f  display/bin2bcd_result/A2G_reg[6]_i_1533/CO[2]
                         net (fo=34, routed)          0.900    13.955    display/bin2bcd_result/A2G_reg[6]_i_1533_n_1
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.241    14.196 r  display/bin2bcd_result/A2G[6]_i_2421/O
                         net (fo=2, routed)           0.559    14.755    display/bin2bcd_result/A2G[6]_i_2421_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I0_O)        0.239    14.994 r  display/bin2bcd_result/A2G[6]_i_2425/O
                         net (fo=1, routed)           0.000    14.994    display/bin2bcd_result/A2G[6]_i_2425_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.396 r  display/bin2bcd_result/A2G_reg[6]_i_2236/CO[3]
                         net (fo=1, routed)           0.000    15.396    display/bin2bcd_result/A2G_reg[6]_i_2236_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    15.553 r  display/bin2bcd_result/A2G_reg[6]_i_1865/O[0]
                         net (fo=2, routed)           0.814    16.366    display/bin2bcd_result/A2G_reg[6]_i_1865_n_7
    SLICE_X11Y95         LUT3 (Prop_lut3_I1_O)        0.209    16.575 r  display/bin2bcd_result/A2G[6]_i_1859/O
                         net (fo=2, routed)           0.602    17.178    display/bin2bcd_result/A2G[6]_i_1859_n_0
    SLICE_X10Y93         LUT4 (Prop_lut4_I3_O)        0.097    17.275 r  display/bin2bcd_result/A2G[6]_i_1863/O
                         net (fo=1, routed)           0.000    17.275    display/bin2bcd_result/A2G[6]_i_1863_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    17.677 r  display/bin2bcd_result/A2G_reg[6]_i_1435/CO[3]
                         net (fo=1, routed)           0.000    17.677    display/bin2bcd_result/A2G_reg[6]_i_1435_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.769 r  display/bin2bcd_result/A2G_reg[6]_i_894/CO[3]
                         net (fo=1, routed)           0.000    17.769    display/bin2bcd_result/A2G_reg[6]_i_894_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    17.992 r  display/bin2bcd_result/A2G_reg[6]_i_449/O[1]
                         net (fo=7, routed)           0.912    18.903    display/bin2bcd_result/A2G_reg[6]_i_449_n_6
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.216    19.119 r  display/bin2bcd_result/A2G[6]_i_889/O
                         net (fo=1, routed)           0.000    19.119    display/bin2bcd_result/A2G[6]_i_889_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.514 r  display/bin2bcd_result/A2G_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    19.514    display/bin2bcd_result/A2G_reg[6]_i_443_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    19.748 r  display/bin2bcd_result/A2G_reg[6]_i_227/O[3]
                         net (fo=3, routed)           0.692    20.440    display/bin2bcd_result/A2G_reg[6]_i_227_n_4
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.234    20.674 r  display/bin2bcd_result/A2G[6]_i_439/O
                         net (fo=1, routed)           0.000    20.674    display/bin2bcd_result/A2G[6]_i_439_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.973 r  display/bin2bcd_result/A2G_reg[6]_i_222/CO[3]
                         net (fo=1, routed)           0.000    20.973    display/bin2bcd_result/A2G_reg[6]_i_222_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.093 r  display/bin2bcd_result/A2G_reg[6]_i_109/CO[1]
                         net (fo=45, routed)          1.380    22.473    display/bin2bcd_result/A2G_reg[6]_i_109_n_2
    SLICE_X13Y95         LUT5 (Prop_lut5_I1_O)        0.249    22.722 r  display/bin2bcd_result/A2G[6]_i_1520/O
                         net (fo=27, routed)          2.100    24.822    display/bin2bcd_result/ten0[8]
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.097    24.919 r  display/bin2bcd_result/A2G[6]_i_936/O
                         net (fo=2, routed)           0.663    25.582    display/bin2bcd_result/A2G[6]_i_936_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    25.956 r  display/bin2bcd_result/A2G_reg[6]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    25.956    display/bin2bcd_result/A2G_reg[6]_i_1887_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.045 r  display/bin2bcd_result/A2G_reg[6]_i_1465/CO[3]
                         net (fo=1, routed)           0.000    26.045    display/bin2bcd_result/A2G_reg[6]_i_1465_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.134 r  display/bin2bcd_result/A2G_reg[6]_i_921/CO[3]
                         net (fo=1, routed)           0.000    26.134    display/bin2bcd_result/A2G_reg[6]_i_921_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    26.315 r  display/bin2bcd_result/A2G_reg[6]_i_1530/O[2]
                         net (fo=4, routed)           0.888    27.203    display/bin2bcd_result/A2G_reg[6]_i_1530_n_5
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.230    27.433 r  display/bin2bcd_result/A2G[6]_i_950/O
                         net (fo=1, routed)           0.426    27.859    display/bin2bcd_result/A2G[6]_i_950_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    28.144 r  display/bin2bcd_result/A2G_reg[6]_i_476/CO[3]
                         net (fo=1, routed)           0.000    28.144    display/bin2bcd_result/A2G_reg[6]_i_476_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    28.303 r  display/bin2bcd_result/A2G_reg[6]_i_482/O[0]
                         net (fo=3, routed)           0.727    29.030    display/bin2bcd_result/A2G_reg[6]_i_482_n_7
    SLICE_X3Y98          LUT3 (Prop_lut3_I1_O)        0.224    29.254 r  display/bin2bcd_result/A2G[6]_i_473/O
                         net (fo=2, routed)           0.590    29.844    display/bin2bcd_result/A2G[6]_i_473_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I1_O)        0.097    29.941 r  display/bin2bcd_result/A2G[6]_i_235/O
                         net (fo=2, routed)           0.477    30.418    display/bin2bcd_result/A2G[6]_i_235_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.239    30.657 r  display/bin2bcd_result/A2G[6]_i_239/O
                         net (fo=1, routed)           0.000    30.657    display/bin2bcd_result/A2G[6]_i_239_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    30.941 r  display/bin2bcd_result/A2G_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    30.941    display/bin2bcd_result/A2G_reg[6]_i_114_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    31.098 r  display/bin2bcd_result/A2G_reg[6]_i_231/O[0]
                         net (fo=2, routed)           0.557    31.655    display/bin2bcd_result/A2G_reg[6]_i_231_n_7
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.396    32.051 r  display/bin2bcd_result/A2G_reg[6]_i_113/O[0]
                         net (fo=1, routed)           0.749    32.799    display/bin2bcd_result/A2G_reg[6]_i_113_n_7
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.224    33.023 r  display/bin2bcd_result/A2G[6]_i_81/O
                         net (fo=1, routed)           0.000    33.023    display/bin2bcd_result/A2G[6]_i_81_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    33.324 r  display/bin2bcd_result/A2G_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.324    display/bin2bcd_result/A2G_reg[6]_i_28_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    33.483 r  display/bin2bcd_result/A2G_reg[6]_i_41/O[0]
                         net (fo=3, routed)           0.749    34.232    display/bin2bcd_result/A2G_reg[6]_i_41_n_7
    SLICE_X6Y88          LUT4 (Prop_lut4_I0_O)        0.224    34.456 r  display/bin2bcd_result/A2G[6]_i_33/O
                         net (fo=1, routed)           0.464    34.920    display/bin2bcd_result/result_ten[1]
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.097    35.017 r  display/bin2bcd_result/A2G[6]_i_14/O
                         net (fo=1, routed)           0.000    35.017    display/bin2bcd_num2/A2G_reg[2]_2
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I1_O)      0.167    35.184 r  display/bin2bcd_num2/A2G_reg[6]_i_5/O
                         net (fo=7, routed)           0.720    35.905    display/bin2bcd_num2/clkdiv_reg[19]_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I3_O)        0.229    36.134 r  display/bin2bcd_num2/A2G[5]_i_1/O
                         net (fo=1, routed)           0.000    36.134    display/bin2bcd_num2_n_1
    SLICE_X6Y87          FDRE                                         r  display/A2G_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[0]
                            (input port)
  Destination:            display/A2G_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.131ns  (logic 12.231ns (33.851%)  route 23.900ns (66.149%))
  Logic Levels:           46  (CARRY4=25 IBUF=1 LUT2=1 LUT3=6 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  num1[0] (IN)
                         net (fo=0)                   0.000     0.000    num1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  num1_IBUF[0]_inst/O
                         net (fo=95, routed)          3.737     5.051    display/bin2bcd_result/num1_IBUF[0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.097     5.148 r  display/bin2bcd_result/ZF_LED_OBUF_inst_i_15/O
                         net (fo=6, routed)           0.745     5.893    display/bin2bcd_result/ZF_LED_OBUF_inst_i_15_n_0
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.097     5.990 f  display/bin2bcd_result/ZF_LED_OBUF_inst_i_11/O
                         net (fo=58, routed)          2.004     7.995    display/bin2bcd_result/A2G[6]_i_1813_n_0
    SLICE_X7Y88          LUT3 (Prop_lut3_I1_O)        0.102     8.097 r  display/bin2bcd_result/A2G[6]_i_828/O
                         net (fo=6, routed)           0.651     8.748    display/bin2bcd_result/A2G[6]_i_828_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.540     9.288 r  display/bin2bcd_result/A2G_reg[6]_i_1832/CO[3]
                         net (fo=1, routed)           0.000     9.288    display/bin2bcd_result/A2G_reg[6]_i_1832_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     9.475 r  display/bin2bcd_result/A2G_reg[6]_i_1403/CO[0]
                         net (fo=35, routed)          0.998    10.473    display/bin2bcd_result/A2G_reg[6]_i_1403_n_3
    SLICE_X11Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    11.096 r  display/bin2bcd_result/A2G_reg[6]_i_1402/CO[2]
                         net (fo=4, routed)           0.458    11.554    display/bin2bcd_result/A2G_reg[6]_i_1402_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.146 r  display/bin2bcd_result/A2G_reg[6]_i_1404/CO[2]
                         net (fo=3, routed)           0.342    12.488    display/bin2bcd_result/A2G_reg[6]_i_1404_n_1
    SLICE_X13Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.567    13.055 f  display/bin2bcd_result/A2G_reg[6]_i_1533/CO[2]
                         net (fo=34, routed)          0.900    13.955    display/bin2bcd_result/A2G_reg[6]_i_1533_n_1
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.241    14.196 r  display/bin2bcd_result/A2G[6]_i_2421/O
                         net (fo=2, routed)           0.559    14.755    display/bin2bcd_result/A2G[6]_i_2421_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I0_O)        0.239    14.994 r  display/bin2bcd_result/A2G[6]_i_2425/O
                         net (fo=1, routed)           0.000    14.994    display/bin2bcd_result/A2G[6]_i_2425_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.396 r  display/bin2bcd_result/A2G_reg[6]_i_2236/CO[3]
                         net (fo=1, routed)           0.000    15.396    display/bin2bcd_result/A2G_reg[6]_i_2236_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    15.553 r  display/bin2bcd_result/A2G_reg[6]_i_1865/O[0]
                         net (fo=2, routed)           0.814    16.366    display/bin2bcd_result/A2G_reg[6]_i_1865_n_7
    SLICE_X11Y95         LUT3 (Prop_lut3_I1_O)        0.209    16.575 r  display/bin2bcd_result/A2G[6]_i_1859/O
                         net (fo=2, routed)           0.602    17.178    display/bin2bcd_result/A2G[6]_i_1859_n_0
    SLICE_X10Y93         LUT4 (Prop_lut4_I3_O)        0.097    17.275 r  display/bin2bcd_result/A2G[6]_i_1863/O
                         net (fo=1, routed)           0.000    17.275    display/bin2bcd_result/A2G[6]_i_1863_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    17.677 r  display/bin2bcd_result/A2G_reg[6]_i_1435/CO[3]
                         net (fo=1, routed)           0.000    17.677    display/bin2bcd_result/A2G_reg[6]_i_1435_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.769 r  display/bin2bcd_result/A2G_reg[6]_i_894/CO[3]
                         net (fo=1, routed)           0.000    17.769    display/bin2bcd_result/A2G_reg[6]_i_894_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    17.992 r  display/bin2bcd_result/A2G_reg[6]_i_449/O[1]
                         net (fo=7, routed)           0.912    18.903    display/bin2bcd_result/A2G_reg[6]_i_449_n_6
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.216    19.119 r  display/bin2bcd_result/A2G[6]_i_889/O
                         net (fo=1, routed)           0.000    19.119    display/bin2bcd_result/A2G[6]_i_889_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.514 r  display/bin2bcd_result/A2G_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    19.514    display/bin2bcd_result/A2G_reg[6]_i_443_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    19.748 r  display/bin2bcd_result/A2G_reg[6]_i_227/O[3]
                         net (fo=3, routed)           0.692    20.440    display/bin2bcd_result/A2G_reg[6]_i_227_n_4
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.234    20.674 r  display/bin2bcd_result/A2G[6]_i_439/O
                         net (fo=1, routed)           0.000    20.674    display/bin2bcd_result/A2G[6]_i_439_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.973 r  display/bin2bcd_result/A2G_reg[6]_i_222/CO[3]
                         net (fo=1, routed)           0.000    20.973    display/bin2bcd_result/A2G_reg[6]_i_222_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.093 r  display/bin2bcd_result/A2G_reg[6]_i_109/CO[1]
                         net (fo=45, routed)          1.380    22.473    display/bin2bcd_result/A2G_reg[6]_i_109_n_2
    SLICE_X13Y95         LUT5 (Prop_lut5_I1_O)        0.249    22.722 r  display/bin2bcd_result/A2G[6]_i_1520/O
                         net (fo=27, routed)          2.100    24.822    display/bin2bcd_result/ten0[8]
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.097    24.919 r  display/bin2bcd_result/A2G[6]_i_936/O
                         net (fo=2, routed)           0.663    25.582    display/bin2bcd_result/A2G[6]_i_936_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    25.956 r  display/bin2bcd_result/A2G_reg[6]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    25.956    display/bin2bcd_result/A2G_reg[6]_i_1887_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.045 r  display/bin2bcd_result/A2G_reg[6]_i_1465/CO[3]
                         net (fo=1, routed)           0.000    26.045    display/bin2bcd_result/A2G_reg[6]_i_1465_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.134 r  display/bin2bcd_result/A2G_reg[6]_i_921/CO[3]
                         net (fo=1, routed)           0.000    26.134    display/bin2bcd_result/A2G_reg[6]_i_921_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    26.315 r  display/bin2bcd_result/A2G_reg[6]_i_1530/O[2]
                         net (fo=4, routed)           0.888    27.203    display/bin2bcd_result/A2G_reg[6]_i_1530_n_5
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.230    27.433 r  display/bin2bcd_result/A2G[6]_i_950/O
                         net (fo=1, routed)           0.426    27.859    display/bin2bcd_result/A2G[6]_i_950_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    28.144 r  display/bin2bcd_result/A2G_reg[6]_i_476/CO[3]
                         net (fo=1, routed)           0.000    28.144    display/bin2bcd_result/A2G_reg[6]_i_476_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    28.303 r  display/bin2bcd_result/A2G_reg[6]_i_482/O[0]
                         net (fo=3, routed)           0.727    29.030    display/bin2bcd_result/A2G_reg[6]_i_482_n_7
    SLICE_X3Y98          LUT3 (Prop_lut3_I1_O)        0.224    29.254 r  display/bin2bcd_result/A2G[6]_i_473/O
                         net (fo=2, routed)           0.590    29.844    display/bin2bcd_result/A2G[6]_i_473_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I1_O)        0.097    29.941 r  display/bin2bcd_result/A2G[6]_i_235/O
                         net (fo=2, routed)           0.477    30.418    display/bin2bcd_result/A2G[6]_i_235_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.239    30.657 r  display/bin2bcd_result/A2G[6]_i_239/O
                         net (fo=1, routed)           0.000    30.657    display/bin2bcd_result/A2G[6]_i_239_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    30.941 r  display/bin2bcd_result/A2G_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    30.941    display/bin2bcd_result/A2G_reg[6]_i_114_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    31.098 r  display/bin2bcd_result/A2G_reg[6]_i_231/O[0]
                         net (fo=2, routed)           0.557    31.655    display/bin2bcd_result/A2G_reg[6]_i_231_n_7
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.396    32.051 r  display/bin2bcd_result/A2G_reg[6]_i_113/O[0]
                         net (fo=1, routed)           0.749    32.799    display/bin2bcd_result/A2G_reg[6]_i_113_n_7
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.224    33.023 r  display/bin2bcd_result/A2G[6]_i_81/O
                         net (fo=1, routed)           0.000    33.023    display/bin2bcd_result/A2G[6]_i_81_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    33.324 r  display/bin2bcd_result/A2G_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.324    display/bin2bcd_result/A2G_reg[6]_i_28_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    33.483 r  display/bin2bcd_result/A2G_reg[6]_i_41/O[0]
                         net (fo=3, routed)           0.749    34.232    display/bin2bcd_result/A2G_reg[6]_i_41_n_7
    SLICE_X6Y88          LUT4 (Prop_lut4_I0_O)        0.224    34.456 r  display/bin2bcd_result/A2G[6]_i_33/O
                         net (fo=1, routed)           0.464    34.920    display/bin2bcd_result/result_ten[1]
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.097    35.017 r  display/bin2bcd_result/A2G[6]_i_14/O
                         net (fo=1, routed)           0.000    35.017    display/bin2bcd_num2/A2G_reg[2]_2
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I1_O)      0.167    35.184 r  display/bin2bcd_num2/A2G_reg[6]_i_5/O
                         net (fo=7, routed)           0.717    35.902    display/bin2bcd_num2/clkdiv_reg[19]_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I2_O)        0.229    36.131 r  display/bin2bcd_num2/A2G[2]_i_1/O
                         net (fo=1, routed)           0.000    36.131    display/bin2bcd_num2_n_2
    SLICE_X6Y87          FDRE                                         r  display/A2G_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[0]
                            (input port)
  Destination:            display/A2G_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.008ns  (logic 12.391ns (34.411%)  route 23.617ns (65.589%))
  Logic Levels:           46  (CARRY4=25 IBUF=1 LUT2=1 LUT3=6 LUT4=3 LUT5=4 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  num1[0] (IN)
                         net (fo=0)                   0.000     0.000    num1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  num1_IBUF[0]_inst/O
                         net (fo=95, routed)          3.737     5.051    display/bin2bcd_result/num1_IBUF[0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.097     5.148 r  display/bin2bcd_result/ZF_LED_OBUF_inst_i_15/O
                         net (fo=6, routed)           0.745     5.893    display/bin2bcd_result/ZF_LED_OBUF_inst_i_15_n_0
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.097     5.990 f  display/bin2bcd_result/ZF_LED_OBUF_inst_i_11/O
                         net (fo=58, routed)          2.004     7.995    display/bin2bcd_result/A2G[6]_i_1813_n_0
    SLICE_X7Y88          LUT3 (Prop_lut3_I1_O)        0.102     8.097 r  display/bin2bcd_result/A2G[6]_i_828/O
                         net (fo=6, routed)           0.651     8.748    display/bin2bcd_result/A2G[6]_i_828_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.540     9.288 r  display/bin2bcd_result/A2G_reg[6]_i_1832/CO[3]
                         net (fo=1, routed)           0.000     9.288    display/bin2bcd_result/A2G_reg[6]_i_1832_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     9.475 r  display/bin2bcd_result/A2G_reg[6]_i_1403/CO[0]
                         net (fo=35, routed)          0.998    10.473    display/bin2bcd_result/A2G_reg[6]_i_1403_n_3
    SLICE_X11Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    11.096 r  display/bin2bcd_result/A2G_reg[6]_i_1402/CO[2]
                         net (fo=4, routed)           0.458    11.554    display/bin2bcd_result/A2G_reg[6]_i_1402_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.146 r  display/bin2bcd_result/A2G_reg[6]_i_1404/CO[2]
                         net (fo=3, routed)           0.342    12.488    display/bin2bcd_result/A2G_reg[6]_i_1404_n_1
    SLICE_X13Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.567    13.055 f  display/bin2bcd_result/A2G_reg[6]_i_1533/CO[2]
                         net (fo=34, routed)          0.900    13.955    display/bin2bcd_result/A2G_reg[6]_i_1533_n_1
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.241    14.196 r  display/bin2bcd_result/A2G[6]_i_2421/O
                         net (fo=2, routed)           0.559    14.755    display/bin2bcd_result/A2G[6]_i_2421_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I0_O)        0.239    14.994 r  display/bin2bcd_result/A2G[6]_i_2425/O
                         net (fo=1, routed)           0.000    14.994    display/bin2bcd_result/A2G[6]_i_2425_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.396 r  display/bin2bcd_result/A2G_reg[6]_i_2236/CO[3]
                         net (fo=1, routed)           0.000    15.396    display/bin2bcd_result/A2G_reg[6]_i_2236_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    15.553 r  display/bin2bcd_result/A2G_reg[6]_i_1865/O[0]
                         net (fo=2, routed)           0.814    16.366    display/bin2bcd_result/A2G_reg[6]_i_1865_n_7
    SLICE_X11Y95         LUT3 (Prop_lut3_I1_O)        0.209    16.575 r  display/bin2bcd_result/A2G[6]_i_1859/O
                         net (fo=2, routed)           0.602    17.178    display/bin2bcd_result/A2G[6]_i_1859_n_0
    SLICE_X10Y93         LUT4 (Prop_lut4_I3_O)        0.097    17.275 r  display/bin2bcd_result/A2G[6]_i_1863/O
                         net (fo=1, routed)           0.000    17.275    display/bin2bcd_result/A2G[6]_i_1863_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    17.677 r  display/bin2bcd_result/A2G_reg[6]_i_1435/CO[3]
                         net (fo=1, routed)           0.000    17.677    display/bin2bcd_result/A2G_reg[6]_i_1435_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.769 r  display/bin2bcd_result/A2G_reg[6]_i_894/CO[3]
                         net (fo=1, routed)           0.000    17.769    display/bin2bcd_result/A2G_reg[6]_i_894_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    17.992 r  display/bin2bcd_result/A2G_reg[6]_i_449/O[1]
                         net (fo=7, routed)           0.912    18.903    display/bin2bcd_result/A2G_reg[6]_i_449_n_6
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.216    19.119 r  display/bin2bcd_result/A2G[6]_i_889/O
                         net (fo=1, routed)           0.000    19.119    display/bin2bcd_result/A2G[6]_i_889_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.514 r  display/bin2bcd_result/A2G_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    19.514    display/bin2bcd_result/A2G_reg[6]_i_443_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    19.748 r  display/bin2bcd_result/A2G_reg[6]_i_227/O[3]
                         net (fo=3, routed)           0.692    20.440    display/bin2bcd_result/A2G_reg[6]_i_227_n_4
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.234    20.674 r  display/bin2bcd_result/A2G[6]_i_439/O
                         net (fo=1, routed)           0.000    20.674    display/bin2bcd_result/A2G[6]_i_439_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.973 r  display/bin2bcd_result/A2G_reg[6]_i_222/CO[3]
                         net (fo=1, routed)           0.000    20.973    display/bin2bcd_result/A2G_reg[6]_i_222_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.093 r  display/bin2bcd_result/A2G_reg[6]_i_109/CO[1]
                         net (fo=45, routed)          1.380    22.473    display/bin2bcd_result/A2G_reg[6]_i_109_n_2
    SLICE_X13Y95         LUT5 (Prop_lut5_I1_O)        0.249    22.722 r  display/bin2bcd_result/A2G[6]_i_1520/O
                         net (fo=27, routed)          2.100    24.822    display/bin2bcd_result/ten0[8]
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.097    24.919 r  display/bin2bcd_result/A2G[6]_i_936/O
                         net (fo=2, routed)           0.663    25.582    display/bin2bcd_result/A2G[6]_i_936_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    25.956 r  display/bin2bcd_result/A2G_reg[6]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    25.956    display/bin2bcd_result/A2G_reg[6]_i_1887_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.045 r  display/bin2bcd_result/A2G_reg[6]_i_1465/CO[3]
                         net (fo=1, routed)           0.000    26.045    display/bin2bcd_result/A2G_reg[6]_i_1465_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.134 r  display/bin2bcd_result/A2G_reg[6]_i_921/CO[3]
                         net (fo=1, routed)           0.000    26.134    display/bin2bcd_result/A2G_reg[6]_i_921_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    26.315 r  display/bin2bcd_result/A2G_reg[6]_i_1530/O[2]
                         net (fo=4, routed)           0.888    27.203    display/bin2bcd_result/A2G_reg[6]_i_1530_n_5
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.230    27.433 r  display/bin2bcd_result/A2G[6]_i_950/O
                         net (fo=1, routed)           0.426    27.859    display/bin2bcd_result/A2G[6]_i_950_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    28.144 r  display/bin2bcd_result/A2G_reg[6]_i_476/CO[3]
                         net (fo=1, routed)           0.000    28.144    display/bin2bcd_result/A2G_reg[6]_i_476_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    28.303 r  display/bin2bcd_result/A2G_reg[6]_i_482/O[0]
                         net (fo=3, routed)           0.727    29.030    display/bin2bcd_result/A2G_reg[6]_i_482_n_7
    SLICE_X3Y98          LUT3 (Prop_lut3_I1_O)        0.224    29.254 r  display/bin2bcd_result/A2G[6]_i_473/O
                         net (fo=2, routed)           0.590    29.844    display/bin2bcd_result/A2G[6]_i_473_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I1_O)        0.097    29.941 r  display/bin2bcd_result/A2G[6]_i_235/O
                         net (fo=2, routed)           0.477    30.418    display/bin2bcd_result/A2G[6]_i_235_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.239    30.657 r  display/bin2bcd_result/A2G[6]_i_239/O
                         net (fo=1, routed)           0.000    30.657    display/bin2bcd_result/A2G[6]_i_239_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    30.941 r  display/bin2bcd_result/A2G_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    30.941    display/bin2bcd_result/A2G_reg[6]_i_114_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    31.098 r  display/bin2bcd_result/A2G_reg[6]_i_231/O[0]
                         net (fo=2, routed)           0.557    31.655    display/bin2bcd_result/A2G_reg[6]_i_231_n_7
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.396    32.051 r  display/bin2bcd_result/A2G_reg[6]_i_113/O[0]
                         net (fo=1, routed)           0.749    32.799    display/bin2bcd_result/A2G_reg[6]_i_113_n_7
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.224    33.023 r  display/bin2bcd_result/A2G[6]_i_81/O
                         net (fo=1, routed)           0.000    33.023    display/bin2bcd_result/A2G[6]_i_81_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    33.324 r  display/bin2bcd_result/A2G_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.324    display/bin2bcd_result/A2G_reg[6]_i_28_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    33.483 f  display/bin2bcd_result/A2G_reg[6]_i_41/O[0]
                         net (fo=3, routed)           0.749    34.232    display/bin2bcd_result/A2G_reg[6]_i_41_n_7
    SLICE_X6Y88          LUT5 (Prop_lut5_I0_O)        0.242    34.474 f  display/bin2bcd_result/A2G[6]_i_39/O
                         net (fo=1, routed)           0.443    34.917    display/bin2bcd_result/A2G[6]_i_39_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.239    35.156 r  display/bin2bcd_result/A2G[6]_i_16/O
                         net (fo=1, routed)           0.000    35.156    display/bin2bcd_num1/A2G_reg[0]_2
    SLICE_X7Y87          MUXF7 (Prop_muxf7_I1_O)      0.167    35.323 r  display/bin2bcd_num1/A2G_reg[6]_i_6/O
                         net (fo=7, routed)           0.456    35.779    display/bin2bcd_num2/A2G_reg[2]_0
    SLICE_X6Y89          LUT5 (Prop_lut5_I4_O)        0.229    36.008 r  display/bin2bcd_num2/A2G[1]_i_1/O
                         net (fo=1, routed)           0.000    36.008    display/bin2bcd_num2_n_3
    SLICE_X6Y89          FDRE                                         r  display/A2G_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[0]
                            (input port)
  Destination:            display/A2G_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.933ns  (logic 12.206ns (33.968%)  route 23.728ns (66.032%))
  Logic Levels:           46  (CARRY4=25 IBUF=1 LUT2=1 LUT3=6 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  num1[0] (IN)
                         net (fo=0)                   0.000     0.000    num1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  num1_IBUF[0]_inst/O
                         net (fo=95, routed)          3.737     5.051    display/bin2bcd_result/num1_IBUF[0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.097     5.148 r  display/bin2bcd_result/ZF_LED_OBUF_inst_i_15/O
                         net (fo=6, routed)           0.745     5.893    display/bin2bcd_result/ZF_LED_OBUF_inst_i_15_n_0
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.097     5.990 f  display/bin2bcd_result/ZF_LED_OBUF_inst_i_11/O
                         net (fo=58, routed)          2.004     7.995    display/bin2bcd_result/A2G[6]_i_1813_n_0
    SLICE_X7Y88          LUT3 (Prop_lut3_I1_O)        0.102     8.097 r  display/bin2bcd_result/A2G[6]_i_828/O
                         net (fo=6, routed)           0.651     8.748    display/bin2bcd_result/A2G[6]_i_828_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.540     9.288 r  display/bin2bcd_result/A2G_reg[6]_i_1832/CO[3]
                         net (fo=1, routed)           0.000     9.288    display/bin2bcd_result/A2G_reg[6]_i_1832_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     9.475 r  display/bin2bcd_result/A2G_reg[6]_i_1403/CO[0]
                         net (fo=35, routed)          0.998    10.473    display/bin2bcd_result/A2G_reg[6]_i_1403_n_3
    SLICE_X11Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    11.096 r  display/bin2bcd_result/A2G_reg[6]_i_1402/CO[2]
                         net (fo=4, routed)           0.458    11.554    display/bin2bcd_result/A2G_reg[6]_i_1402_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.146 r  display/bin2bcd_result/A2G_reg[6]_i_1404/CO[2]
                         net (fo=3, routed)           0.342    12.488    display/bin2bcd_result/A2G_reg[6]_i_1404_n_1
    SLICE_X13Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.567    13.055 f  display/bin2bcd_result/A2G_reg[6]_i_1533/CO[2]
                         net (fo=34, routed)          0.900    13.955    display/bin2bcd_result/A2G_reg[6]_i_1533_n_1
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.241    14.196 r  display/bin2bcd_result/A2G[6]_i_2421/O
                         net (fo=2, routed)           0.559    14.755    display/bin2bcd_result/A2G[6]_i_2421_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I0_O)        0.239    14.994 r  display/bin2bcd_result/A2G[6]_i_2425/O
                         net (fo=1, routed)           0.000    14.994    display/bin2bcd_result/A2G[6]_i_2425_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.396 r  display/bin2bcd_result/A2G_reg[6]_i_2236/CO[3]
                         net (fo=1, routed)           0.000    15.396    display/bin2bcd_result/A2G_reg[6]_i_2236_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    15.553 r  display/bin2bcd_result/A2G_reg[6]_i_1865/O[0]
                         net (fo=2, routed)           0.814    16.366    display/bin2bcd_result/A2G_reg[6]_i_1865_n_7
    SLICE_X11Y95         LUT3 (Prop_lut3_I1_O)        0.209    16.575 r  display/bin2bcd_result/A2G[6]_i_1859/O
                         net (fo=2, routed)           0.602    17.178    display/bin2bcd_result/A2G[6]_i_1859_n_0
    SLICE_X10Y93         LUT4 (Prop_lut4_I3_O)        0.097    17.275 r  display/bin2bcd_result/A2G[6]_i_1863/O
                         net (fo=1, routed)           0.000    17.275    display/bin2bcd_result/A2G[6]_i_1863_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    17.677 r  display/bin2bcd_result/A2G_reg[6]_i_1435/CO[3]
                         net (fo=1, routed)           0.000    17.677    display/bin2bcd_result/A2G_reg[6]_i_1435_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.769 r  display/bin2bcd_result/A2G_reg[6]_i_894/CO[3]
                         net (fo=1, routed)           0.000    17.769    display/bin2bcd_result/A2G_reg[6]_i_894_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    17.992 r  display/bin2bcd_result/A2G_reg[6]_i_449/O[1]
                         net (fo=7, routed)           0.912    18.903    display/bin2bcd_result/A2G_reg[6]_i_449_n_6
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.216    19.119 r  display/bin2bcd_result/A2G[6]_i_889/O
                         net (fo=1, routed)           0.000    19.119    display/bin2bcd_result/A2G[6]_i_889_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.514 r  display/bin2bcd_result/A2G_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    19.514    display/bin2bcd_result/A2G_reg[6]_i_443_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    19.748 r  display/bin2bcd_result/A2G_reg[6]_i_227/O[3]
                         net (fo=3, routed)           0.692    20.440    display/bin2bcd_result/A2G_reg[6]_i_227_n_4
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.234    20.674 r  display/bin2bcd_result/A2G[6]_i_439/O
                         net (fo=1, routed)           0.000    20.674    display/bin2bcd_result/A2G[6]_i_439_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.973 r  display/bin2bcd_result/A2G_reg[6]_i_222/CO[3]
                         net (fo=1, routed)           0.000    20.973    display/bin2bcd_result/A2G_reg[6]_i_222_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.093 r  display/bin2bcd_result/A2G_reg[6]_i_109/CO[1]
                         net (fo=45, routed)          1.380    22.473    display/bin2bcd_result/A2G_reg[6]_i_109_n_2
    SLICE_X13Y95         LUT5 (Prop_lut5_I1_O)        0.249    22.722 r  display/bin2bcd_result/A2G[6]_i_1520/O
                         net (fo=27, routed)          2.100    24.822    display/bin2bcd_result/ten0[8]
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.097    24.919 r  display/bin2bcd_result/A2G[6]_i_936/O
                         net (fo=2, routed)           0.663    25.582    display/bin2bcd_result/A2G[6]_i_936_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    25.956 r  display/bin2bcd_result/A2G_reg[6]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    25.956    display/bin2bcd_result/A2G_reg[6]_i_1887_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.045 r  display/bin2bcd_result/A2G_reg[6]_i_1465/CO[3]
                         net (fo=1, routed)           0.000    26.045    display/bin2bcd_result/A2G_reg[6]_i_1465_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.134 r  display/bin2bcd_result/A2G_reg[6]_i_921/CO[3]
                         net (fo=1, routed)           0.000    26.134    display/bin2bcd_result/A2G_reg[6]_i_921_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    26.315 r  display/bin2bcd_result/A2G_reg[6]_i_1530/O[2]
                         net (fo=4, routed)           0.888    27.203    display/bin2bcd_result/A2G_reg[6]_i_1530_n_5
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.230    27.433 r  display/bin2bcd_result/A2G[6]_i_950/O
                         net (fo=1, routed)           0.426    27.859    display/bin2bcd_result/A2G[6]_i_950_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    28.144 r  display/bin2bcd_result/A2G_reg[6]_i_476/CO[3]
                         net (fo=1, routed)           0.000    28.144    display/bin2bcd_result/A2G_reg[6]_i_476_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    28.303 r  display/bin2bcd_result/A2G_reg[6]_i_482/O[0]
                         net (fo=3, routed)           0.727    29.030    display/bin2bcd_result/A2G_reg[6]_i_482_n_7
    SLICE_X3Y98          LUT3 (Prop_lut3_I1_O)        0.224    29.254 r  display/bin2bcd_result/A2G[6]_i_473/O
                         net (fo=2, routed)           0.590    29.844    display/bin2bcd_result/A2G[6]_i_473_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I1_O)        0.097    29.941 r  display/bin2bcd_result/A2G[6]_i_235/O
                         net (fo=2, routed)           0.477    30.418    display/bin2bcd_result/A2G[6]_i_235_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.239    30.657 r  display/bin2bcd_result/A2G[6]_i_239/O
                         net (fo=1, routed)           0.000    30.657    display/bin2bcd_result/A2G[6]_i_239_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    30.941 r  display/bin2bcd_result/A2G_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    30.941    display/bin2bcd_result/A2G_reg[6]_i_114_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    31.098 r  display/bin2bcd_result/A2G_reg[6]_i_231/O[0]
                         net (fo=2, routed)           0.557    31.655    display/bin2bcd_result/A2G_reg[6]_i_231_n_7
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.396    32.051 r  display/bin2bcd_result/A2G_reg[6]_i_113/O[0]
                         net (fo=1, routed)           0.749    32.799    display/bin2bcd_result/A2G_reg[6]_i_113_n_7
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.224    33.023 r  display/bin2bcd_result/A2G[6]_i_81/O
                         net (fo=1, routed)           0.000    33.023    display/bin2bcd_result/A2G[6]_i_81_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    33.324 r  display/bin2bcd_result/A2G_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.324    display/bin2bcd_result/A2G_reg[6]_i_28_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    33.483 r  display/bin2bcd_result/A2G_reg[6]_i_41/O[0]
                         net (fo=3, routed)           0.818    34.302    display/bin2bcd_result/A2G_reg[6]_i_41_n_7
    SLICE_X6Y88          LUT4 (Prop_lut4_I3_O)        0.224    34.526 r  display/bin2bcd_result/A2G[6]_i_17/O
                         net (fo=1, routed)           0.000    34.526    display/bin2bcd_result/result_ten[2]
    SLICE_X6Y88          MUXF7 (Prop_muxf7_I0_O)      0.156    34.682 r  display/bin2bcd_result/A2G_reg[6]_i_7/O
                         net (fo=1, routed)           0.327    35.008    display/bin2bcd_num2/A2G_reg[2]_3
    SLICE_X6Y88          LUT6 (Prop_lut6_I0_O)        0.215    35.223 r  display/bin2bcd_num2/A2G[6]_i_3/O
                         net (fo=7, routed)           0.613    35.836    display/bin2bcd_num1/A2G_reg[0]_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.097    35.933 r  display/bin2bcd_num1/A2G[3]_i_1/O
                         net (fo=1, routed)           0.000    35.933    display/bin2bcd_num1_n_1
    SLICE_X7Y89          FDRE                                         r  display/A2G_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1[0]
                            (input port)
  Destination:            display/A2G_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.906ns  (logic 12.231ns (34.063%)  route 23.675ns (65.937%))
  Logic Levels:           46  (CARRY4=25 IBUF=1 LUT2=1 LUT3=6 LUT4=3 LUT5=3 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  num1[0] (IN)
                         net (fo=0)                   0.000     0.000    num1[0]
    H6                   IBUF (Prop_ibuf_I_O)         1.315     1.315 r  num1_IBUF[0]_inst/O
                         net (fo=95, routed)          3.737     5.051    display/bin2bcd_result/num1_IBUF[0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.097     5.148 r  display/bin2bcd_result/ZF_LED_OBUF_inst_i_15/O
                         net (fo=6, routed)           0.745     5.893    display/bin2bcd_result/ZF_LED_OBUF_inst_i_15_n_0
    SLICE_X4Y85          LUT3 (Prop_lut3_I0_O)        0.097     5.990 f  display/bin2bcd_result/ZF_LED_OBUF_inst_i_11/O
                         net (fo=58, routed)          2.004     7.995    display/bin2bcd_result/A2G[6]_i_1813_n_0
    SLICE_X7Y88          LUT3 (Prop_lut3_I1_O)        0.102     8.097 r  display/bin2bcd_result/A2G[6]_i_828/O
                         net (fo=6, routed)           0.651     8.748    display/bin2bcd_result/A2G[6]_i_828_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.540     9.288 r  display/bin2bcd_result/A2G_reg[6]_i_1832/CO[3]
                         net (fo=1, routed)           0.000     9.288    display/bin2bcd_result/A2G_reg[6]_i_1832_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     9.475 r  display/bin2bcd_result/A2G_reg[6]_i_1403/CO[0]
                         net (fo=35, routed)          0.998    10.473    display/bin2bcd_result/A2G_reg[6]_i_1403_n_3
    SLICE_X11Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.623    11.096 r  display/bin2bcd_result/A2G_reg[6]_i_1402/CO[2]
                         net (fo=4, routed)           0.458    11.554    display/bin2bcd_result/A2G_reg[6]_i_1402_n_1
    SLICE_X12Y90         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.146 r  display/bin2bcd_result/A2G_reg[6]_i_1404/CO[2]
                         net (fo=3, routed)           0.342    12.488    display/bin2bcd_result/A2G_reg[6]_i_1404_n_1
    SLICE_X13Y93         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.567    13.055 f  display/bin2bcd_result/A2G_reg[6]_i_1533/CO[2]
                         net (fo=34, routed)          0.900    13.955    display/bin2bcd_result/A2G_reg[6]_i_1533_n_1
    SLICE_X9Y92          LUT3 (Prop_lut3_I2_O)        0.241    14.196 r  display/bin2bcd_result/A2G[6]_i_2421/O
                         net (fo=2, routed)           0.559    14.755    display/bin2bcd_result/A2G[6]_i_2421_n_0
    SLICE_X8Y92          LUT4 (Prop_lut4_I0_O)        0.239    14.994 r  display/bin2bcd_result/A2G[6]_i_2425/O
                         net (fo=1, routed)           0.000    14.994    display/bin2bcd_result/A2G[6]_i_2425_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.396 r  display/bin2bcd_result/A2G_reg[6]_i_2236/CO[3]
                         net (fo=1, routed)           0.000    15.396    display/bin2bcd_result/A2G_reg[6]_i_2236_n_0
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    15.553 r  display/bin2bcd_result/A2G_reg[6]_i_1865/O[0]
                         net (fo=2, routed)           0.814    16.366    display/bin2bcd_result/A2G_reg[6]_i_1865_n_7
    SLICE_X11Y95         LUT3 (Prop_lut3_I1_O)        0.209    16.575 r  display/bin2bcd_result/A2G[6]_i_1859/O
                         net (fo=2, routed)           0.602    17.178    display/bin2bcd_result/A2G[6]_i_1859_n_0
    SLICE_X10Y93         LUT4 (Prop_lut4_I3_O)        0.097    17.275 r  display/bin2bcd_result/A2G[6]_i_1863/O
                         net (fo=1, routed)           0.000    17.275    display/bin2bcd_result/A2G[6]_i_1863_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    17.677 r  display/bin2bcd_result/A2G_reg[6]_i_1435/CO[3]
                         net (fo=1, routed)           0.000    17.677    display/bin2bcd_result/A2G_reg[6]_i_1435_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    17.769 r  display/bin2bcd_result/A2G_reg[6]_i_894/CO[3]
                         net (fo=1, routed)           0.000    17.769    display/bin2bcd_result/A2G_reg[6]_i_894_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223    17.992 r  display/bin2bcd_result/A2G_reg[6]_i_449/O[1]
                         net (fo=7, routed)           0.912    18.903    display/bin2bcd_result/A2G_reg[6]_i_449_n_6
    SLICE_X7Y95          LUT2 (Prop_lut2_I0_O)        0.216    19.119 r  display/bin2bcd_result/A2G[6]_i_889/O
                         net (fo=1, routed)           0.000    19.119    display/bin2bcd_result/A2G[6]_i_889_n_0
    SLICE_X7Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    19.514 r  display/bin2bcd_result/A2G_reg[6]_i_443/CO[3]
                         net (fo=1, routed)           0.000    19.514    display/bin2bcd_result/A2G_reg[6]_i_443_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    19.748 r  display/bin2bcd_result/A2G_reg[6]_i_227/O[3]
                         net (fo=3, routed)           0.692    20.440    display/bin2bcd_result/A2G_reg[6]_i_227_n_4
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.234    20.674 r  display/bin2bcd_result/A2G[6]_i_439/O
                         net (fo=1, routed)           0.000    20.674    display/bin2bcd_result/A2G[6]_i_439_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    20.973 r  display/bin2bcd_result/A2G_reg[6]_i_222/CO[3]
                         net (fo=1, routed)           0.000    20.973    display/bin2bcd_result/A2G_reg[6]_i_222_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    21.093 r  display/bin2bcd_result/A2G_reg[6]_i_109/CO[1]
                         net (fo=45, routed)          1.380    22.473    display/bin2bcd_result/A2G_reg[6]_i_109_n_2
    SLICE_X13Y95         LUT5 (Prop_lut5_I1_O)        0.249    22.722 r  display/bin2bcd_result/A2G[6]_i_1520/O
                         net (fo=27, routed)          2.100    24.822    display/bin2bcd_result/ten0[8]
    SLICE_X12Y100        LUT6 (Prop_lut6_I3_O)        0.097    24.919 r  display/bin2bcd_result/A2G[6]_i_936/O
                         net (fo=2, routed)           0.663    25.582    display/bin2bcd_result/A2G[6]_i_936_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    25.956 r  display/bin2bcd_result/A2G_reg[6]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    25.956    display/bin2bcd_result/A2G_reg[6]_i_1887_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.045 r  display/bin2bcd_result/A2G_reg[6]_i_1465/CO[3]
                         net (fo=1, routed)           0.000    26.045    display/bin2bcd_result/A2G_reg[6]_i_1465_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    26.134 r  display/bin2bcd_result/A2G_reg[6]_i_921/CO[3]
                         net (fo=1, routed)           0.000    26.134    display/bin2bcd_result/A2G_reg[6]_i_921_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    26.315 r  display/bin2bcd_result/A2G_reg[6]_i_1530/O[2]
                         net (fo=4, routed)           0.888    27.203    display/bin2bcd_result/A2G_reg[6]_i_1530_n_5
    SLICE_X6Y91          LUT6 (Prop_lut6_I3_O)        0.230    27.433 r  display/bin2bcd_result/A2G[6]_i_950/O
                         net (fo=1, routed)           0.426    27.859    display/bin2bcd_result/A2G[6]_i_950_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    28.144 r  display/bin2bcd_result/A2G_reg[6]_i_476/CO[3]
                         net (fo=1, routed)           0.000    28.144    display/bin2bcd_result/A2G_reg[6]_i_476_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    28.303 r  display/bin2bcd_result/A2G_reg[6]_i_482/O[0]
                         net (fo=3, routed)           0.727    29.030    display/bin2bcd_result/A2G_reg[6]_i_482_n_7
    SLICE_X3Y98          LUT3 (Prop_lut3_I1_O)        0.224    29.254 r  display/bin2bcd_result/A2G[6]_i_473/O
                         net (fo=2, routed)           0.590    29.844    display/bin2bcd_result/A2G[6]_i_473_n_0
    SLICE_X0Y98          LUT5 (Prop_lut5_I1_O)        0.097    29.941 r  display/bin2bcd_result/A2G[6]_i_235/O
                         net (fo=2, routed)           0.477    30.418    display/bin2bcd_result/A2G[6]_i_235_n_0
    SLICE_X2Y98          LUT6 (Prop_lut6_I0_O)        0.239    30.657 r  display/bin2bcd_result/A2G[6]_i_239/O
                         net (fo=1, routed)           0.000    30.657    display/bin2bcd_result/A2G[6]_i_239_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    30.941 r  display/bin2bcd_result/A2G_reg[6]_i_114/CO[3]
                         net (fo=1, routed)           0.000    30.941    display/bin2bcd_result/A2G_reg[6]_i_114_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    31.098 r  display/bin2bcd_result/A2G_reg[6]_i_231/O[0]
                         net (fo=2, routed)           0.557    31.655    display/bin2bcd_result/A2G_reg[6]_i_231_n_7
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.396    32.051 r  display/bin2bcd_result/A2G_reg[6]_i_113/O[0]
                         net (fo=1, routed)           0.749    32.799    display/bin2bcd_result/A2G_reg[6]_i_113_n_7
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.224    33.023 r  display/bin2bcd_result/A2G[6]_i_81/O
                         net (fo=1, routed)           0.000    33.023    display/bin2bcd_result/A2G[6]_i_81_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    33.324 r  display/bin2bcd_result/A2G_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    33.324    display/bin2bcd_result/A2G_reg[6]_i_28_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    33.483 r  display/bin2bcd_result/A2G_reg[6]_i_41/O[0]
                         net (fo=3, routed)           0.749    34.232    display/bin2bcd_result/A2G_reg[6]_i_41_n_7
    SLICE_X6Y88          LUT4 (Prop_lut4_I0_O)        0.224    34.456 r  display/bin2bcd_result/A2G[6]_i_33/O
                         net (fo=1, routed)           0.464    34.920    display/bin2bcd_result/result_ten[1]
    SLICE_X7Y88          LUT6 (Prop_lut6_I3_O)        0.097    35.017 r  display/bin2bcd_result/A2G[6]_i_14/O
                         net (fo=1, routed)           0.000    35.017    display/bin2bcd_num2/A2G_reg[2]_2
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I1_O)      0.167    35.184 r  display/bin2bcd_num2/A2G_reg[6]_i_5/O
                         net (fo=7, routed)           0.493    35.677    display/bin2bcd_num1/A2G_reg[0]
    SLICE_X6Y89          LUT5 (Prop_lut5_I1_O)        0.229    35.906 r  display/bin2bcd_num1/A2G[4]_i_1/O
                         net (fo=1, routed)           0.000    35.906    display/bin2bcd_num1_n_0
    SLICE_X6Y89          FDRE                                         r  display/A2G_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[0]
                            (input port)
  Destination:            ZF_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.412ns  (logic 4.438ns (33.091%)  route 8.974ns (66.909%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  op[0] (IN)
                         net (fo=0)                   0.000     0.000    op[0]
    U8                   IBUF (Prop_ibuf_I_O)         0.816     0.816 r  op_IBUF[0]_inst/O
                         net (fo=22, routed)          4.269     5.085    display/bin2bcd_result/op_IBUF[0]
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.111     5.196 r  display/bin2bcd_result/ZF_LED_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.819     6.015    display/bin2bcd_result/ZF_LED_OBUF_inst_i_8_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I4_O)        0.239     6.254 f  display/bin2bcd_result/ZF_LED_OBUF_inst_i_5/O
                         net (fo=80, routed)          1.925     8.179    out[2]
    SLICE_X4Y86          LUT5 (Prop_lut5_I3_O)        0.097     8.276 r  ZF_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.961    10.237    ZF_LED_OBUF
    J13                  OBUF (Prop_obuf_I_O)         3.175    13.412 r  ZF_LED_OBUF_inst/O
                         net (fo=0)                   0.000    13.412    ZF_LED
    J13                                                               r  ZF_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[3]
                            (input port)
  Destination:            OF_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.170ns  (logic 4.071ns (36.445%)  route 7.099ns (63.555%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  num2[3] (IN)
                         net (fo=0)                   0.000     0.000    num2[3]
    T8                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  num2_IBUF[3]_inst/O
                         net (fo=99, routed)          5.245     6.076    num2_IBUF[3]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.097     6.173 r  OF_LED_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.854     8.027    CF_LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.143    11.170 r  OF_LED_OBUF_inst/O
                         net (fo=0)                   0.000    11.170    OF_LED
    H17                                                               r  OF_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num2[3]
                            (input port)
  Destination:            CF_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.883ns  (logic 4.086ns (37.543%)  route 6.797ns (62.457%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  num2[3] (IN)
                         net (fo=0)                   0.000     0.000    num2[3]
    T8                   IBUF (Prop_ibuf_I_O)         0.831     0.831 r  num2_IBUF[3]_inst/O
                         net (fo=99, routed)          5.245     6.076    num2_IBUF[3]
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.097     6.173 r  OF_LED_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.552     7.725    CF_LED_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.158    10.883 r  CF_LED_OBUF_inst/O
                         net (fo=0)                   0.000    10.883    CF_LED
    K15                                                               r  CF_LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            display/A2G_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.201ns  (logic 0.295ns (24.556%)  route 0.906ns (75.444%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  op_IBUF[1]_inst/O
                         net (fo=22, routed)          0.906     1.156    display/bin2bcd_num2/op_IBUF[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I1_O)        0.045     1.201 r  display/bin2bcd_num2/A2G[5]_i_1/O
                         net (fo=1, routed)           0.000     1.201    display/bin2bcd_num2_n_1
    SLICE_X6Y87          FDRE                                         r  display/A2G_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            display/A2G_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.439ns  (logic 0.340ns (23.629%)  route 1.099ns (76.371%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  op_IBUF[1]_inst/O
                         net (fo=22, routed)          1.050     1.300    display/op_IBUF[1]
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.045     1.345 f  display/A2G[0]_i_2/O
                         net (fo=1, routed)           0.049     1.394    display/bin2bcd_num1/A2G_reg[0]_1
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.045     1.439 r  display/bin2bcd_num1/A2G[0]_i_1/O
                         net (fo=1, routed)           0.000     1.439    display/bin2bcd_num1_n_2
    SLICE_X7Y89          FDRE                                         r  display/A2G_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            display/A2G_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.443ns  (logic 0.340ns (23.554%)  route 1.103ns (76.446%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 f  op_IBUF[1]_inst/O
                         net (fo=22, routed)          0.885     1.134    display/op_IBUF[1]
    SLICE_X7Y87          LUT6 (Prop_lut6_I0_O)        0.045     1.179 f  display/A2G[6]_i_2/O
                         net (fo=1, routed)           0.219     1.398    display/bin2bcd_num2/A2G_reg[6]
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.045     1.443 r  display/bin2bcd_num2/A2G[6]_i_1/O
                         net (fo=1, routed)           0.000     1.443    display/bin2bcd_num2_n_0
    SLICE_X6Y87          FDRE                                         r  display/A2G_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            display/A2G_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.498ns  (logic 0.340ns (22.684%)  route 1.159ns (77.316%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  op_IBUF[1]_inst/O
                         net (fo=22, routed)          0.937     1.187    display/op_IBUF[1]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.045     1.232 r  display/A2G[2]_i_2/O
                         net (fo=1, routed)           0.221     1.453    display/bin2bcd_num2/A2G_reg[2]
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.045     1.498 r  display/bin2bcd_num2/A2G[2]_i_1/O
                         net (fo=1, routed)           0.000     1.498    display/bin2bcd_num2_n_2
    SLICE_X6Y87          FDRE                                         r  display/A2G_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            display/A2G_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 0.340ns (22.218%)  route 1.190ns (77.782%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  op_IBUF[1]_inst/O
                         net (fo=22, routed)          0.973     1.223    display/op_IBUF[1]
    SLICE_X7Y89          LUT6 (Prop_lut6_I5_O)        0.045     1.268 f  display/A2G[3]_i_2/O
                         net (fo=1, routed)           0.217     1.485    display/bin2bcd_num1/A2G_reg[3]
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.045     1.530 r  display/bin2bcd_num1/A2G[3]_i_1/O
                         net (fo=1, routed)           0.000     1.530    display/bin2bcd_num1_n_1
    SLICE_X7Y89          FDRE                                         r  display/A2G_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            display/A2G_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.553ns  (logic 0.340ns (21.882%)  route 1.213ns (78.118%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  op_IBUF[1]_inst/O
                         net (fo=22, routed)          1.053     1.303    display/op_IBUF[1]
    SLICE_X6Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.348 r  display/A2G[1]_i_2/O
                         net (fo=1, routed)           0.161     1.508    display/bin2bcd_num2/A2G_reg[1]
    SLICE_X6Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.553 r  display/bin2bcd_num2/A2G[1]_i_1/O
                         net (fo=1, routed)           0.000     1.553    display/bin2bcd_num2_n_3
    SLICE_X6Y89          FDRE                                         r  display/A2G_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 op[1]
                            (input port)
  Destination:            display/A2G_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 0.340ns (20.634%)  route 1.307ns (79.366%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  op[1] (IN)
                         net (fo=0)                   0.000     0.000    op[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  op_IBUF[1]_inst/O
                         net (fo=22, routed)          1.081     1.331    display/op_IBUF[1]
    SLICE_X6Y89          LUT6 (Prop_lut6_I0_O)        0.045     1.376 f  display/A2G[4]_i_2/O
                         net (fo=1, routed)           0.226     1.602    display/bin2bcd_num1/A2G_reg[4]
    SLICE_X6Y89          LUT5 (Prop_lut5_I4_O)        0.045     1.647 r  display/bin2bcd_num1/A2G[4]_i_1/O
                         net (fo=1, routed)           0.000     1.647    display/bin2bcd_num1_n_0
    SLICE_X6Y89          FDRE                                         r  display/A2G_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/A2G_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A2G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.767ns  (logic 1.379ns (78.033%)  route 0.388ns (21.967%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE                         0.000     0.000 r  display/A2G_reg[0]/C
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/A2G_reg[0]/Q
                         net (fo=1, routed)           0.388     0.529    A2G_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     1.767 r  A2G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.767    A2G[0]
    L18                                                               r  A2G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/A2G_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A2G[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.835ns  (logic 1.358ns (74.034%)  route 0.476ns (25.966%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE                         0.000     0.000 r  display/A2G_reg[4]/C
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/A2G_reg[4]/Q
                         net (fo=1, routed)           0.476     0.640    A2G_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.835 r  A2G_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.835    A2G[4]
    K16                                                               r  A2G[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/A2G_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.398ns (73.334%)  route 0.508ns (26.666%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE                         0.000     0.000 r  display/A2G_reg[2]/C
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/A2G_reg[2]/Q
                         net (fo=1, routed)           0.508     0.672    A2G_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     1.907 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.907    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.377ns  (logic 3.744ns (50.751%)  route 3.633ns (49.249%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.321     4.252    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.341     4.593 r  display/clkdiv_reg[18]/Q
                         net (fo=24, routed)          0.856     5.449    display/s[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.113     5.562 r  display/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.777     8.339    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.290    11.629 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.629    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.365ns  (logic 3.760ns (51.052%)  route 3.605ns (48.948%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.321     4.252    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.341     4.593 r  display/clkdiv_reg[19]/Q
                         net (fo=20, routed)          1.544     6.137    display/s[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.101     6.238 r  display/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.060     8.298    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.318    11.616 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.616    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.351ns  (logic 3.635ns (49.444%)  route 3.717ns (50.556%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.321     4.252    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  display/clkdiv_reg[19]/Q
                         net (fo=20, routed)          1.544     6.137    display/s[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I2_O)        0.097     6.234 r  display/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.172     8.406    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.197    11.603 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.603    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.259ns  (logic 3.612ns (57.714%)  route 2.647ns (42.286%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.321     4.252    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  display/clkdiv_reg[19]/Q
                         net (fo=20, routed)          0.952     5.545    display/s[2]
    SLICE_X3Y91          LUT3 (Prop_lut3_I2_O)        0.097     5.642 r  display/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.695     7.336    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.174    10.511 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.511    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.165ns  (logic 3.612ns (58.588%)  route 2.553ns (41.412%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.321     4.252    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  display/clkdiv_reg[18]/Q
                         net (fo=24, routed)          0.856     5.449    display/s[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I1_O)        0.097     5.546 r  display/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.697     7.243    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.174    10.417 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.417    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.002ns  (logic 3.754ns (62.542%)  route 2.248ns (37.458%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.321     4.252    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  display/clkdiv_reg[18]/Q
                         net (fo=24, routed)          0.861     5.453    display/s[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.113     5.566 r  display/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.387     6.954    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.300    10.254 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.254    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.868ns  (logic 3.610ns (61.525%)  route 2.258ns (38.475%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.321     4.252    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  display/clkdiv_reg[18]/Q
                         net (fo=24, routed)          0.861     5.453    display/s[1]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.097     5.550 r  display/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.397     6.947    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.172    10.120 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.120    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.698ns  (logic 3.596ns (63.106%)  route 2.102ns (36.894%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.321     4.252    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.341     4.593 f  display/clkdiv_reg[19]/Q
                         net (fo=20, routed)          0.621     5.213    display/s[2]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.097     5.310 r  display/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.482     6.792    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.158     9.950 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.950    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/A2G_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.433ns  (logic 1.089ns (31.723%)  route 2.344ns (68.277%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.321     4.252    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.341     4.593 r  display/clkdiv_reg[17]/Q
                         net (fo=30, routed)          1.020     5.613    display/bin2bcd_num2/s[0]
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.113     5.726 r  display/bin2bcd_num2/A2G[6]_i_34/O
                         net (fo=1, routed)           0.603     6.329    display/bin2bcd_result/A2G_reg[6]_i_5
    SLICE_X7Y88          LUT6 (Prop_lut6_I5_O)        0.239     6.568 r  display/bin2bcd_result/A2G[6]_i_14/O
                         net (fo=1, routed)           0.000     6.568    display/bin2bcd_num2/A2G_reg[2]_2
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I1_O)      0.167     6.735 r  display/bin2bcd_num2/A2G_reg[6]_i_5/O
                         net (fo=7, routed)           0.720     7.455    display/bin2bcd_num2/clkdiv_reg[19]_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I3_O)        0.229     7.684 r  display/bin2bcd_num2/A2G[5]_i_1/O
                         net (fo=1, routed)           0.000     7.684    display/bin2bcd_num2_n_1
    SLICE_X6Y87          FDRE                                         r  display/A2G_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/A2G_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.430ns  (logic 1.089ns (31.750%)  route 2.341ns (68.250%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.321     4.252    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.341     4.593 r  display/clkdiv_reg[17]/Q
                         net (fo=30, routed)          1.020     5.613    display/bin2bcd_num2/s[0]
    SLICE_X1Y87          LUT5 (Prop_lut5_I0_O)        0.113     5.726 r  display/bin2bcd_num2/A2G[6]_i_34/O
                         net (fo=1, routed)           0.603     6.329    display/bin2bcd_result/A2G_reg[6]_i_5
    SLICE_X7Y88          LUT6 (Prop_lut6_I5_O)        0.239     6.568 r  display/bin2bcd_result/A2G[6]_i_14/O
                         net (fo=1, routed)           0.000     6.568    display/bin2bcd_num2/A2G_reg[2]_2
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I1_O)      0.167     6.735 r  display/bin2bcd_num2/A2G_reg[6]_i_5/O
                         net (fo=7, routed)           0.717     7.452    display/bin2bcd_num2/clkdiv_reg[19]_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I2_O)        0.229     7.681 r  display/bin2bcd_num2/A2G[2]_i_1/O
                         net (fo=1, routed)           0.000     7.681    display/bin2bcd_num2_n_2
    SLICE_X6Y87          FDRE                                         r  display/A2G_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/A2G_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.742ns  (logic 0.231ns (31.140%)  route 0.511ns (68.860%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display/clkdiv_reg[17]/Q
                         net (fo=30, routed)          0.462     2.125    display/s[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I4_O)        0.045     2.170 f  display/A2G[0]_i_2/O
                         net (fo=1, routed)           0.049     2.219    display/bin2bcd_num1/A2G_reg[0]_1
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.045     2.264 r  display/bin2bcd_num1/A2G[0]_i_1/O
                         net (fo=1, routed)           0.000     2.264    display/bin2bcd_num1_n_2
    SLICE_X7Y89          FDRE                                         r  display/A2G_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/A2G_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.875ns  (logic 0.231ns (26.404%)  route 0.644ns (73.596%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display/clkdiv_reg[19]/Q
                         net (fo=20, routed)          0.483     2.147    display/s[2]
    SLICE_X6Y89          LUT6 (Prop_lut6_I2_O)        0.045     2.192 r  display/A2G[1]_i_2/O
                         net (fo=1, routed)           0.161     2.352    display/bin2bcd_num2/A2G_reg[1]
    SLICE_X6Y89          LUT5 (Prop_lut5_I0_O)        0.045     2.397 r  display/bin2bcd_num2/A2G[1]_i_1/O
                         net (fo=1, routed)           0.000     2.397    display/bin2bcd_num2_n_3
    SLICE_X6Y89          FDRE                                         r  display/A2G_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/A2G_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.875ns  (logic 0.296ns (33.831%)  route 0.579ns (66.169%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display/clkdiv_reg[17]/Q
                         net (fo=30, routed)          0.300     1.963    display/s[0]
    SLICE_X3Y91          LUT4 (Prop_lut4_I3_O)        0.045     2.008 r  display/A2G[5]_i_2/O
                         net (fo=1, routed)           0.279     2.287    display/bin2bcd_num2/A2G_reg[5]
    SLICE_X6Y87          LUT6 (Prop_lut6_I0_O)        0.110     2.397 r  display/bin2bcd_num2/A2G[5]_i_1/O
                         net (fo=1, routed)           0.000     2.397    display/bin2bcd_num2_n_1
    SLICE_X6Y87          FDRE                                         r  display/A2G_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/A2G_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.887ns  (logic 0.356ns (40.136%)  route 0.531ns (59.864%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display/clkdiv_reg[17]/Q
                         net (fo=30, routed)          0.214     1.877    display/bin2bcd_num1/s[0]
    SLICE_X3Y91          LUT5 (Prop_lut5_I3_O)        0.045     1.922 r  display/bin2bcd_num1/A2G[6]_i_11/O
                         net (fo=1, routed)           0.000     1.922    display/bin2bcd_num1/A2G[6]_i_11_n_0
    SLICE_X3Y91          MUXF7 (Prop_muxf7_I0_O)      0.062     1.984 r  display/bin2bcd_num1/A2G_reg[6]_i_4/O
                         net (fo=7, routed)           0.317     2.301    display/bin2bcd_num2/A2G_reg[2]_1
    SLICE_X6Y87          LUT5 (Prop_lut5_I2_O)        0.108     2.409 r  display/bin2bcd_num2/A2G[6]_i_1/O
                         net (fo=1, routed)           0.000     2.409    display/bin2bcd_num2_n_0
    SLICE_X6Y87          FDRE                                         r  display/A2G_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/A2G_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.906ns  (logic 0.231ns (25.508%)  route 0.675ns (74.492%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display/clkdiv_reg[17]/Q
                         net (fo=30, routed)          0.448     2.111    display/s[0]
    SLICE_X6Y89          LUT6 (Prop_lut6_I4_O)        0.045     2.156 f  display/A2G[4]_i_2/O
                         net (fo=1, routed)           0.226     2.383    display/bin2bcd_num1/A2G_reg[4]
    SLICE_X6Y89          LUT5 (Prop_lut5_I4_O)        0.045     2.428 r  display/bin2bcd_num1/A2G[4]_i_1/O
                         net (fo=1, routed)           0.000     2.428    display/bin2bcd_num1_n_0
    SLICE_X6Y89          FDRE                                         r  display/A2G_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/A2G_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.911ns  (logic 0.231ns (25.353%)  route 0.680ns (74.647%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display/clkdiv_reg[17]/Q
                         net (fo=30, routed)          0.463     2.126    display/s[0]
    SLICE_X7Y89          LUT6 (Prop_lut6_I1_O)        0.045     2.171 f  display/A2G[3]_i_2/O
                         net (fo=1, routed)           0.217     2.388    display/bin2bcd_num1/A2G_reg[3]
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.045     2.433 r  display/bin2bcd_num1/A2G[3]_i_1/O
                         net (fo=1, routed)           0.000     2.433    display/bin2bcd_num1_n_1
    SLICE_X7Y89          FDRE                                         r  display/A2G_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/A2G_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.983ns  (logic 0.231ns (23.492%)  route 0.752ns (76.508%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display/clkdiv_reg[19]/Q
                         net (fo=20, routed)          0.531     2.194    display/s[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I3_O)        0.045     2.239 r  display/A2G[2]_i_2/O
                         net (fo=1, routed)           0.221     2.461    display/bin2bcd_num2/A2G_reg[2]
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.045     2.506 r  display/bin2bcd_num2/A2G[2]_i_1/O
                         net (fo=1, routed)           0.000     2.506    display/bin2bcd_num2_n_2
    SLICE_X6Y87          FDRE                                         r  display/A2G_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.422ns (69.584%)  route 0.622ns (30.416%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  display/clkdiv_reg[17]/Q
                         net (fo=30, routed)          0.146     1.809    display/s[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.045     1.854 r  display/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.476     2.330    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.566 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.566    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.437ns (65.039%)  route 0.772ns (34.961%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  display/clkdiv_reg[19]/Q
                         net (fo=20, routed)          0.349     2.013    display/s[2]
    SLICE_X0Y92          LUT3 (Prop_lut3_I1_O)        0.045     2.058 r  display/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.423     2.481    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.731 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.731    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.481ns (65.427%)  route 0.783ns (34.573%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.603     1.522    display/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  display/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  display/clkdiv_reg[19]/Q
                         net (fo=20, routed)          0.349     2.013    display/s[2]
    SLICE_X0Y92          LUT3 (Prop_lut3_I1_O)        0.042     2.055 r  display/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.488    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.787 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.787    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





