# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Basys3V6.srcs/sources_1/new/fibogen.vhd" \
"../../../../Basys3V6.srcs/sources_1/new/IP_fibo.vhd" \

# Do not sort compile order
nosort
