{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09858,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09949,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00142081,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00114368,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000213986,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00114368,
	"finish__design__instance__count__class:buffer": 7,
	"finish__design__instance__area__class:buffer": 12.236,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 19,
	"finish__design__instance__area__class:timing_repair_buffer": 17.024,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 6.384,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 0.532,
	"finish__design__instance__count__class:sequential_cell": 18,
	"finish__design__instance__area__class:sequential_cell": 86.184,
	"finish__design__instance__count__class:multi_input_combinational_cell": 52,
	"finish__design__instance__area__class:multi_input_combinational_cell": 76.076,
	"finish__design__instance__count": 111,
	"finish__design__instance__area": 202.426,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.426555,
	"finish__clock__skew__setup": 0.00125591,
	"finish__clock__skew__hold": 0.00125591,
	"finish__timing__drv__max_slew_limit": 0.733964,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.88006,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000188983,
	"finish__power__switching__total": 7.30098e-05,
	"finish__power__leakage__total": 4.43579e-06,
	"finish__power__total": 0.000266428,
	"finish__design__io": 22,
	"finish__design__die__area": 35522.8,
	"finish__design__core__area": 34409.8,
	"finish__design__instance__count": 442,
	"finish__design__instance__area": 290.472,
	"finish__design__instance__count__stdcell": 442,
	"finish__design__instance__area__stdcell": 290.472,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00844156,
	"finish__design__instance__utilization__stdcell": 0.00844156,
	"finish__design__rows": 132,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 132,
	"finish__design__sites": 129360,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 129360,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}