All dequeued events are correctly sorted by receive time!

First 10 events after sorting:
Event[0]: {send_time: 1113, recv_time: 68, data: 17, sender_id: 109, receiver_id: 167, is_anti_message: 1}
Event[1]: {send_time: 4420, recv_time: 232, data: 9, sender_id: 239, receiver_id: 252, is_anti_message: 0}
Event[2]: {send_time: 2434, recv_time: 277, data: 21, sender_id: 45, receiver_id: 56, is_anti_message: 1}
Event[3]: {send_time: 8884, recv_time: 348, data: 19, sender_id: 10, receiver_id: 130, is_anti_message: 0}
Event[4]: {send_time: 9598, recv_time: 572, data: 52, sender_id: 47, receiver_id: 160, is_anti_message: 1}
Event[5]: {send_time: 7889, recv_time: 690, data: 59, sender_id: 5, receiver_id: 255, is_anti_message: 1}
Event[6]: {send_time: 1625, recv_time: 865, data: 31, sender_id: 63, receiver_id: 119, is_anti_message: 1}
Event[7]: {send_time: 4959, recv_time: 924, data: 16, sender_id: 197, receiver_id: 204, is_anti_message: 0}
Event[8]: {send_time: 5737, recv_time: 1126, data: 30, sender_id: 70, receiver_id: 15, is_anti_message: 1}
Event[9]: {send_time: 9363, recv_time: 1326, data: 54, sender_id: 251, receiver_id: 55, is_anti_message: 0}

Last 10 events after sorting:
Event[54]: {send_time: 3106, recv_time: 8773, data: 14, sender_id: 81, receiver_id: 222, is_anti_message: 1}
Event[55]: {send_time: 7091, recv_time: 9101, data: 5, sender_id: 138, receiver_id: 194, is_anti_message: 0}
Event[56]: {send_time: 3462, recv_time: 9161, data: 38, sender_id: 169, receiver_id: 226, is_anti_message: 0}
Event[57]: {send_time: 4273, recv_time: 9197, data: 12, sender_id: 76, receiver_id: 203, is_anti_message: 0}
Event[58]: {send_time: 5549, recv_time: 9403, data: 46, sender_id: 181, receiver_id: 213, is_anti_message: 1}
Event[59]: {send_time: 4643, recv_time: 9550, data: 42, sender_id: 161, receiver_id: 27, is_anti_message: 1}
Event[60]: {send_time: 8801, recv_time: 9745, data: 35, sender_id: 139, receiver_id: 12, is_anti_message: 0}
Event[61]: {send_time: 4391, recv_time: 9823, data: 13, sender_id: 84, receiver_id: 222, is_anti_message: 0}
Event[62]: {send_time: 8463, recv_time: 9963, data: 50, sender_id: 213, receiver_id: 185, is_anti_message: 0}
Event[63]: {send_time: 3034, recv_time: 9968, data: 15, sender_id: 163, receiver_id: 198, is_anti_message: 0}
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /afs/eecs.umich.edu/soft/xilinx/2022.1/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_event_queue_kernel_top glbl -Oenable_linking_all_libraries -prj event_queue_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s event_queue_kernel 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/event_queue_kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_event_queue_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/event_queue_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_queue_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_33_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_33_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_49_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_49_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.event_queue_kernel_g_event_queue...
Compiling module xil_defaultlib.event_queue_kernel_g_event_queue...
Compiling module xil_defaultlib.event_queue_kernel_g_event_queue...
Compiling module xil_defaultlib.event_queue_kernel_g_event_queue...
Compiling module xil_defaultlib.event_queue_kernel_event_queue_k...
Compiling module xil_defaultlib.event_queue_kernel_event_queue_k...
Compiling module xil_defaultlib.event_queue_kernel
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=6)
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_event_queue_kernel_top
Compiling module work.glbl
Built simulation snapshot event_queue_kernel

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/event_queue_kernel/xsim_script.tcl
# xsim {event_queue_kernel} -autoloadwcfg -tclbatch {event_queue_kernel.tcl}
Time resolution is 1 ps
source event_queue_kernel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 128 [n/a] @ "113000"
// RTL Simulation : 1 / 128 [n/a] @ "168000"
// RTL Simulation : 2 / 128 [n/a] @ "213000"
// RTL Simulation : 3 / 128 [n/a] @ "258000"
// RTL Simulation : 4 / 128 [n/a] @ "303000"
// RTL Simulation : 5 / 128 [n/a] @ "348000"
// RTL Simulation : 6 / 128 [n/a] @ "393000"
// RTL Simulation : 7 / 128 [n/a] @ "448000"
// RTL Simulation : 8 / 128 [n/a] @ "503000"
// RTL Simulation : 9 / 128 [n/a] @ "568000"
// RTL Simulation : 10 / 128 [n/a] @ "648000"
// RTL Simulation : 11 / 128 [n/a] @ "703000"
// RTL Simulation : 12 / 128 [n/a] @ "768000"
// RTL Simulation : 13 / 128 [n/a] @ "813000"
// RTL Simulation : 14 / 128 [n/a] @ "858000"
// RTL Simulation : 15 / 128 [n/a] @ "903000"
// RTL Simulation : 16 / 128 [n/a] @ "948000"
// RTL Simulation : 17 / 128 [n/a] @ "1023000"
// RTL Simulation : 18 / 128 [n/a] @ "1113000"
// RTL Simulation : 19 / 128 [n/a] @ "1158000"
// RTL Simulation : 20 / 128 [n/a] @ "1223000"
// RTL Simulation : 21 / 128 [n/a] @ "1278000"
// RTL Simulation : 22 / 128 [n/a] @ "1343000"
// RTL Simulation : 23 / 128 [n/a] @ "1388000"
// RTL Simulation : 24 / 128 [n/a] @ "1453000"
// RTL Simulation : 25 / 128 [n/a] @ "1498000"
// RTL Simulation : 26 / 128 [n/a] @ "1573000"
// RTL Simulation : 27 / 128 [n/a] @ "1648000"
// RTL Simulation : 28 / 128 [n/a] @ "1723000"
// RTL Simulation : 29 / 128 [n/a] @ "1788000"
// RTL Simulation : 30 / 128 [n/a] @ "1843000"
// RTL Simulation : 31 / 128 [n/a] @ "1918000"
// RTL Simulation : 32 / 128 [n/a] @ "1993000"
// RTL Simulation : 33 / 128 [n/a] @ "2048000"
// RTL Simulation : 34 / 128 [n/a] @ "2103000"
// RTL Simulation : 35 / 128 [n/a] @ "2148000"
// RTL Simulation : 36 / 128 [n/a] @ "2193000"
// RTL Simulation : 37 / 128 [n/a] @ "2238000"
// RTL Simulation : 38 / 128 [n/a] @ "2283000"
// RTL Simulation : 39 / 128 [n/a] @ "2328000"
// RTL Simulation : 40 / 128 [n/a] @ "2383000"
// RTL Simulation : 41 / 128 [n/a] @ "2428000"
// RTL Simulation : 42 / 128 [n/a] @ "2473000"
// RTL Simulation : 43 / 128 [n/a] @ "2518000"
// RTL Simulation : 44 / 128 [n/a] @ "2563000"
// RTL Simulation : 45 / 128 [n/a] @ "2618000"
// RTL Simulation : 46 / 128 [n/a] @ "2663000"
// RTL Simulation : 47 / 128 [n/a] @ "2708000"
// RTL Simulation : 48 / 128 [n/a] @ "2773000"
// RTL Simulation : 49 / 128 [n/a] @ "2818000"
// RTL Simulation : 50 / 128 [n/a] @ "2883000"
// RTL Simulation : 51 / 128 [n/a] @ "2928000"
// RTL Simulation : 52 / 128 [n/a] @ "2983000"
// RTL Simulation : 53 / 128 [n/a] @ "3068000"
// RTL Simulation : 54 / 128 [n/a] @ "3123000"
// RTL Simulation : 55 / 128 [n/a] @ "3188000"
// RTL Simulation : 56 / 128 [n/a] @ "3243000"
// RTL Simulation : 57 / 128 [n/a] @ "3288000"
// RTL Simulation : 58 / 128 [n/a] @ "3333000"
// RTL Simulation : 59 / 128 [n/a] @ "3408000"
// RTL Simulation : 60 / 128 [n/a] @ "3483000"
// RTL Simulation : 61 / 128 [n/a] @ "3528000"
// RTL Simulation : 62 / 128 [n/a] @ "3573000"
// RTL Simulation : 63 / 128 [n/a] @ "3618000"
// RTL Simulation : 64 / 128 [n/a] @ "3673000"
// RTL Simulation : 65 / 128 [n/a] @ "3803000"
// RTL Simulation : 66 / 128 [n/a] @ "3913000"
// RTL Simulation : 67 / 128 [n/a] @ "4043000"
// RTL Simulation : 68 / 128 [n/a] @ "4153000"
// RTL Simulation : 69 / 128 [n/a] @ "4283000"
// RTL Simulation : 70 / 128 [n/a] @ "4393000"
// RTL Simulation : 71 / 128 [n/a] @ "4523000"
// RTL Simulation : 72 / 128 [n/a] @ "4633000"
// RTL Simulation : 73 / 128 [n/a] @ "4748000"
// RTL Simulation : 74 / 128 [n/a] @ "4878000"
// RTL Simulation : 75 / 128 [n/a] @ "4993000"
// RTL Simulation : 76 / 128 [n/a] @ "5108000"
// RTL Simulation : 77 / 128 [n/a] @ "5238000"
// RTL Simulation : 78 / 128 [n/a] @ "5368000"
// RTL Simulation : 79 / 128 [n/a] @ "5483000"
// RTL Simulation : 80 / 128 [n/a] @ "5593000"
// RTL Simulation : 81 / 128 [n/a] @ "5723000"
// RTL Simulation : 82 / 128 [n/a] @ "5853000"
// RTL Simulation : 83 / 128 [n/a] @ "5983000"
// RTL Simulation : 84 / 128 [n/a] @ "6113000"
// RTL Simulation : 85 / 128 [n/a] @ "6228000"
// RTL Simulation : 86 / 128 [n/a] @ "6343000"
// RTL Simulation : 87 / 128 [n/a] @ "6458000"
// RTL Simulation : 88 / 128 [n/a] @ "6573000"
// RTL Simulation : 89 / 128 [n/a] @ "6688000"
// RTL Simulation : 90 / 128 [n/a] @ "6803000"
// RTL Simulation : 91 / 128 [n/a] @ "6898000"
// RTL Simulation : 92 / 128 [n/a] @ "6993000"
// RTL Simulation : 93 / 128 [n/a] @ "7108000"
// RTL Simulation : 94 / 128 [n/a] @ "7223000"
// RTL Simulation : 95 / 128 [n/a] @ "7338000"
// RTL Simulation : 96 / 128 [n/a] @ "7433000"
// RTL Simulation : 97 / 128 [n/a] @ "7548000"
// RTL Simulation : 98 / 128 [n/a] @ "7663000"
// RTL Simulation : 99 / 128 [n/a] @ "7778000"
// RTL Simulation : 100 / 128 [n/a] @ "7893000"
// RTL Simulation : 101 / 128 [n/a] @ "8008000"
// RTL Simulation : 102 / 128 [n/a] @ "8103000"
// RTL Simulation : 103 / 128 [n/a] @ "8218000"
// RTL Simulation : 104 / 128 [n/a] @ "8333000"
// RTL Simulation : 105 / 128 [n/a] @ "8448000"
// RTL Simulation : 106 / 128 [n/a] @ "8563000"
// RTL Simulation : 107 / 128 [n/a] @ "8678000"
// RTL Simulation : 108 / 128 [n/a] @ "8778000"
// RTL Simulation : 109 / 128 [n/a] @ "8878000"
// RTL Simulation : 110 / 128 [n/a] @ "8978000"
// RTL Simulation : 111 / 128 [n/a] @ "9093000"
// RTL Simulation : 112 / 128 [n/a] @ "9193000"
// RTL Simulation : 113 / 128 [n/a] @ "9293000"
// RTL Simulation : 114 / 128 [n/a] @ "9393000"
// RTL Simulation : 115 / 128 [n/a] @ "9493000"
// RTL Simulation : 116 / 128 [n/a] @ "9593000"
// RTL Simulation : 117 / 128 [n/a] @ "9693000"
// RTL Simulation : 118 / 128 [n/a] @ "9793000"
// RTL Simulation : 119 / 128 [n/a] @ "9893000"
// RTL Simulation : 120 / 128 [n/a] @ "9978000"
// RTL Simulation : 121 / 128 [n/a] @ "10063000"
// RTL Simulation : 122 / 128 [n/a] @ "10148000"
// RTL Simulation : 123 / 128 [n/a] @ "10233000"
// RTL Simulation : 124 / 128 [n/a] @ "10303000"
// RTL Simulation : 125 / 128 [n/a] @ "10373000"
// RTL Simulation : 126 / 128 [n/a] @ "10443000"
// RTL Simulation : 127 / 128 [n/a] @ "10498000"
// RTL Simulation : 128 / 128 [n/a] @ "10513000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10542500 ps : File "/n/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/sim/verilog/event_queue_kernel.autotb.v" Line 350
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jul 28 04:01:10 2024...
All dequeued events are correctly sorted by receive time!

First 10 events after sorting:
Event[0]: {send_time: 1113, recv_time: 68, data: 17, sender_id: 109, receiver_id: 167, is_anti_message: 1}
Event[1]: {send_time: 4420, recv_time: 232, data: 9, sender_id: 239, receiver_id: 252, is_anti_message: 0}
Event[2]: {send_time: 2434, recv_time: 277, data: 21, sender_id: 45, receiver_id: 56, is_anti_message: 1}
Event[3]: {send_time: 8884, recv_time: 348, data: 19, sender_id: 10, receiver_id: 130, is_anti_message: 0}
Event[4]: {send_time: 9598, recv_time: 572, data: 52, sender_id: 47, receiver_id: 160, is_anti_message: 1}
Event[5]: {send_time: 7889, recv_time: 690, data: 59, sender_id: 5, receiver_id: 255, is_anti_message: 1}
Event[6]: {send_time: 1625, recv_time: 865, data: 31, sender_id: 63, receiver_id: 119, is_anti_message: 1}
Event[7]: {send_time: 4959, recv_time: 924, data: 16, sender_id: 197, receiver_id: 204, is_anti_message: 0}
Event[8]: {send_time: 5737, recv_time: 1126, data: 30, sender_id: 70, receiver_id: 15, is_anti_message: 1}
Event[9]: {send_time: 9363, recv_time: 1326, data: 54, sender_id: 251, receiver_id: 55, is_anti_message: 0}

Last 10 events after sorting:
Event[54]: {send_time: 3106, recv_time: 8773, data: 14, sender_id: 81, receiver_id: 222, is_anti_message: 1}
Event[55]: {send_time: 7091, recv_time: 9101, data: 5, sender_id: 138, receiver_id: 194, is_anti_message: 0}
Event[56]: {send_time: 3462, recv_time: 9161, data: 38, sender_id: 169, receiver_id: 226, is_anti_message: 0}
Event[57]: {send_time: 4273, recv_time: 9197, data: 12, sender_id: 76, receiver_id: 203, is_anti_message: 0}
Event[58]: {send_time: 5549, recv_time: 9403, data: 46, sender_id: 181, receiver_id: 213, is_anti_message: 1}
Event[59]: {send_time: 4643, recv_time: 9550, data: 42, sender_id: 161, receiver_id: 27, is_anti_message: 1}
Event[60]: {send_time: 8801, recv_time: 9745, data: 35, sender_id: 139, receiver_id: 12, is_anti_message: 0}
Event[61]: {send_time: 4391, recv_time: 9823, data: 13, sender_id: 84, receiver_id: 222, is_anti_message: 0}
Event[62]: {send_time: 8463, recv_time: 9963, data: 50, sender_id: 213, receiver_id: 185, is_anti_message: 0}
Event[63]: {send_time: 3034, recv_time: 9968, data: 15, sender_id: 163, receiver_id: 198, is_anti_message: 0}
