# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1295 \
    name local_input \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input \
    op interface \
    ports { local_input_address0 { O 4 vector } local_input_ce0 { O 1 bit } local_input_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1296 \
    name local_input_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_1 \
    op interface \
    ports { local_input_1_address0 { O 4 vector } local_input_1_ce0 { O 1 bit } local_input_1_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1297 \
    name local_input_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_2 \
    op interface \
    ports { local_input_2_address0 { O 4 vector } local_input_2_ce0 { O 1 bit } local_input_2_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1298 \
    name local_input_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_3 \
    op interface \
    ports { local_input_3_address0 { O 4 vector } local_input_3_ce0 { O 1 bit } local_input_3_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1299 \
    name local_input_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_4 \
    op interface \
    ports { local_input_4_address0 { O 4 vector } local_input_4_ce0 { O 1 bit } local_input_4_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1300 \
    name local_input_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_5 \
    op interface \
    ports { local_input_5_address0 { O 4 vector } local_input_5_ce0 { O 1 bit } local_input_5_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1301 \
    name local_input_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_6 \
    op interface \
    ports { local_input_6_address0 { O 4 vector } local_input_6_ce0 { O 1 bit } local_input_6_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1302 \
    name local_input_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_7 \
    op interface \
    ports { local_input_7_address0 { O 4 vector } local_input_7_ce0 { O 1 bit } local_input_7_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1303 \
    name local_input_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_8 \
    op interface \
    ports { local_input_8_address0 { O 4 vector } local_input_8_ce0 { O 1 bit } local_input_8_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1304 \
    name local_input_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_9 \
    op interface \
    ports { local_input_9_address0 { O 4 vector } local_input_9_ce0 { O 1 bit } local_input_9_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1305 \
    name local_input_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_10 \
    op interface \
    ports { local_input_10_address0 { O 4 vector } local_input_10_ce0 { O 1 bit } local_input_10_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1306 \
    name local_input_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_11 \
    op interface \
    ports { local_input_11_address0 { O 4 vector } local_input_11_ce0 { O 1 bit } local_input_11_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1307 \
    name local_input_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_12 \
    op interface \
    ports { local_input_12_address0 { O 4 vector } local_input_12_ce0 { O 1 bit } local_input_12_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1308 \
    name local_input_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_13 \
    op interface \
    ports { local_input_13_address0 { O 4 vector } local_input_13_ce0 { O 1 bit } local_input_13_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1309 \
    name local_input_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_14 \
    op interface \
    ports { local_input_14_address0 { O 4 vector } local_input_14_ce0 { O 1 bit } local_input_14_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1310 \
    name local_input_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_15 \
    op interface \
    ports { local_input_15_address0 { O 4 vector } local_input_15_ce0 { O 1 bit } local_input_15_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1311 \
    name local_input_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_16 \
    op interface \
    ports { local_input_16_address0 { O 4 vector } local_input_16_ce0 { O 1 bit } local_input_16_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1312 \
    name local_input_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_17 \
    op interface \
    ports { local_input_17_address0 { O 4 vector } local_input_17_ce0 { O 1 bit } local_input_17_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1313 \
    name local_input_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_18 \
    op interface \
    ports { local_input_18_address0 { O 4 vector } local_input_18_ce0 { O 1 bit } local_input_18_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1314 \
    name local_input_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_19 \
    op interface \
    ports { local_input_19_address0 { O 4 vector } local_input_19_ce0 { O 1 bit } local_input_19_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1315 \
    name local_input_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_20 \
    op interface \
    ports { local_input_20_address0 { O 4 vector } local_input_20_ce0 { O 1 bit } local_input_20_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1316 \
    name local_input_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_21 \
    op interface \
    ports { local_input_21_address0 { O 4 vector } local_input_21_ce0 { O 1 bit } local_input_21_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1317 \
    name local_input_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_22 \
    op interface \
    ports { local_input_22_address0 { O 4 vector } local_input_22_ce0 { O 1 bit } local_input_22_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1318 \
    name local_input_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_23 \
    op interface \
    ports { local_input_23_address0 { O 4 vector } local_input_23_ce0 { O 1 bit } local_input_23_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1319 \
    name local_input_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_24 \
    op interface \
    ports { local_input_24_address0 { O 4 vector } local_input_24_ce0 { O 1 bit } local_input_24_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1320 \
    name local_input_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_25 \
    op interface \
    ports { local_input_25_address0 { O 4 vector } local_input_25_ce0 { O 1 bit } local_input_25_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1321 \
    name local_input_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_26 \
    op interface \
    ports { local_input_26_address0 { O 4 vector } local_input_26_ce0 { O 1 bit } local_input_26_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1322 \
    name local_input_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_27 \
    op interface \
    ports { local_input_27_address0 { O 4 vector } local_input_27_ce0 { O 1 bit } local_input_27_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1323 \
    name local_input_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_28 \
    op interface \
    ports { local_input_28_address0 { O 4 vector } local_input_28_ce0 { O 1 bit } local_input_28_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1324 \
    name local_input_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_29 \
    op interface \
    ports { local_input_29_address0 { O 4 vector } local_input_29_ce0 { O 1 bit } local_input_29_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1325 \
    name local_input_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_30 \
    op interface \
    ports { local_input_30_address0 { O 4 vector } local_input_30_ce0 { O 1 bit } local_input_30_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1326 \
    name local_input_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_31 \
    op interface \
    ports { local_input_31_address0 { O 4 vector } local_input_31_ce0 { O 1 bit } local_input_31_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1327 \
    name local_input_32 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_32 \
    op interface \
    ports { local_input_32_address0 { O 4 vector } local_input_32_ce0 { O 1 bit } local_input_32_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1328 \
    name local_input_33 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_33 \
    op interface \
    ports { local_input_33_address0 { O 4 vector } local_input_33_ce0 { O 1 bit } local_input_33_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1329 \
    name local_input_34 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_34 \
    op interface \
    ports { local_input_34_address0 { O 4 vector } local_input_34_ce0 { O 1 bit } local_input_34_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1330 \
    name local_input_35 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_35 \
    op interface \
    ports { local_input_35_address0 { O 4 vector } local_input_35_ce0 { O 1 bit } local_input_35_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1331 \
    name local_input_36 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_36 \
    op interface \
    ports { local_input_36_address0 { O 4 vector } local_input_36_ce0 { O 1 bit } local_input_36_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1332 \
    name local_input_37 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_37 \
    op interface \
    ports { local_input_37_address0 { O 4 vector } local_input_37_ce0 { O 1 bit } local_input_37_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1333 \
    name local_input_38 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_38 \
    op interface \
    ports { local_input_38_address0 { O 4 vector } local_input_38_ce0 { O 1 bit } local_input_38_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1334 \
    name local_input_39 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_39 \
    op interface \
    ports { local_input_39_address0 { O 4 vector } local_input_39_ce0 { O 1 bit } local_input_39_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1335 \
    name local_input_40 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_40 \
    op interface \
    ports { local_input_40_address0 { O 4 vector } local_input_40_ce0 { O 1 bit } local_input_40_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1336 \
    name local_input_41 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_41 \
    op interface \
    ports { local_input_41_address0 { O 4 vector } local_input_41_ce0 { O 1 bit } local_input_41_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1337 \
    name local_input_42 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_42 \
    op interface \
    ports { local_input_42_address0 { O 4 vector } local_input_42_ce0 { O 1 bit } local_input_42_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1338 \
    name local_input_43 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_43 \
    op interface \
    ports { local_input_43_address0 { O 4 vector } local_input_43_ce0 { O 1 bit } local_input_43_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1339 \
    name local_input_44 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_44 \
    op interface \
    ports { local_input_44_address0 { O 4 vector } local_input_44_ce0 { O 1 bit } local_input_44_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1340 \
    name local_input_45 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_45 \
    op interface \
    ports { local_input_45_address0 { O 4 vector } local_input_45_ce0 { O 1 bit } local_input_45_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1341 \
    name local_input_46 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_46 \
    op interface \
    ports { local_input_46_address0 { O 4 vector } local_input_46_ce0 { O 1 bit } local_input_46_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1342 \
    name local_input_47 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_47 \
    op interface \
    ports { local_input_47_address0 { O 4 vector } local_input_47_ce0 { O 1 bit } local_input_47_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1343 \
    name local_input_48 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_48 \
    op interface \
    ports { local_input_48_address0 { O 4 vector } local_input_48_ce0 { O 1 bit } local_input_48_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1344 \
    name local_input_49 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_49 \
    op interface \
    ports { local_input_49_address0 { O 4 vector } local_input_49_ce0 { O 1 bit } local_input_49_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1345 \
    name local_input_50 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_50 \
    op interface \
    ports { local_input_50_address0 { O 4 vector } local_input_50_ce0 { O 1 bit } local_input_50_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1346 \
    name local_input_51 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_51 \
    op interface \
    ports { local_input_51_address0 { O 4 vector } local_input_51_ce0 { O 1 bit } local_input_51_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1347 \
    name local_input_52 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_52 \
    op interface \
    ports { local_input_52_address0 { O 4 vector } local_input_52_ce0 { O 1 bit } local_input_52_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1348 \
    name local_input_53 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_53 \
    op interface \
    ports { local_input_53_address0 { O 4 vector } local_input_53_ce0 { O 1 bit } local_input_53_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1349 \
    name local_input_54 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_54 \
    op interface \
    ports { local_input_54_address0 { O 4 vector } local_input_54_ce0 { O 1 bit } local_input_54_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1350 \
    name local_input_55 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_55 \
    op interface \
    ports { local_input_55_address0 { O 4 vector } local_input_55_ce0 { O 1 bit } local_input_55_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1351 \
    name local_input_56 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_56 \
    op interface \
    ports { local_input_56_address0 { O 4 vector } local_input_56_ce0 { O 1 bit } local_input_56_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1352 \
    name local_input_57 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_57 \
    op interface \
    ports { local_input_57_address0 { O 4 vector } local_input_57_ce0 { O 1 bit } local_input_57_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1353 \
    name local_input_58 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_58 \
    op interface \
    ports { local_input_58_address0 { O 4 vector } local_input_58_ce0 { O 1 bit } local_input_58_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1354 \
    name local_input_59 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_59 \
    op interface \
    ports { local_input_59_address0 { O 4 vector } local_input_59_ce0 { O 1 bit } local_input_59_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1355 \
    name local_input_60 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_60 \
    op interface \
    ports { local_input_60_address0 { O 4 vector } local_input_60_ce0 { O 1 bit } local_input_60_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1356 \
    name local_input_61 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_61 \
    op interface \
    ports { local_input_61_address0 { O 4 vector } local_input_61_ce0 { O 1 bit } local_input_61_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1357 \
    name local_input_62 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_62 \
    op interface \
    ports { local_input_62_address0 { O 4 vector } local_input_62_ce0 { O 1 bit } local_input_62_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1358 \
    name local_input_63 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_63 \
    op interface \
    ports { local_input_63_address0 { O 4 vector } local_input_63_ce0 { O 1 bit } local_input_63_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1359 \
    name local_input_64 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_64 \
    op interface \
    ports { local_input_64_address0 { O 4 vector } local_input_64_ce0 { O 1 bit } local_input_64_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_64'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1360 \
    name local_input_65 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_65 \
    op interface \
    ports { local_input_65_address0 { O 4 vector } local_input_65_ce0 { O 1 bit } local_input_65_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_65'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1361 \
    name local_input_66 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_66 \
    op interface \
    ports { local_input_66_address0 { O 4 vector } local_input_66_ce0 { O 1 bit } local_input_66_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_66'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1362 \
    name local_input_67 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_67 \
    op interface \
    ports { local_input_67_address0 { O 4 vector } local_input_67_ce0 { O 1 bit } local_input_67_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_67'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1363 \
    name local_input_68 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_68 \
    op interface \
    ports { local_input_68_address0 { O 4 vector } local_input_68_ce0 { O 1 bit } local_input_68_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_68'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1364 \
    name local_input_69 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_69 \
    op interface \
    ports { local_input_69_address0 { O 4 vector } local_input_69_ce0 { O 1 bit } local_input_69_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_69'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1365 \
    name local_input_70 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_70 \
    op interface \
    ports { local_input_70_address0 { O 4 vector } local_input_70_ce0 { O 1 bit } local_input_70_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_70'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1366 \
    name local_input_71 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_71 \
    op interface \
    ports { local_input_71_address0 { O 4 vector } local_input_71_ce0 { O 1 bit } local_input_71_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_71'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1367 \
    name local_input_72 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_72 \
    op interface \
    ports { local_input_72_address0 { O 4 vector } local_input_72_ce0 { O 1 bit } local_input_72_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_72'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1368 \
    name local_input_73 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_73 \
    op interface \
    ports { local_input_73_address0 { O 4 vector } local_input_73_ce0 { O 1 bit } local_input_73_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_73'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1369 \
    name local_input_74 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_74 \
    op interface \
    ports { local_input_74_address0 { O 4 vector } local_input_74_ce0 { O 1 bit } local_input_74_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_74'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1370 \
    name local_input_75 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_75 \
    op interface \
    ports { local_input_75_address0 { O 4 vector } local_input_75_ce0 { O 1 bit } local_input_75_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_75'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1371 \
    name local_input_76 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_76 \
    op interface \
    ports { local_input_76_address0 { O 4 vector } local_input_76_ce0 { O 1 bit } local_input_76_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_76'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1372 \
    name local_input_77 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_77 \
    op interface \
    ports { local_input_77_address0 { O 4 vector } local_input_77_ce0 { O 1 bit } local_input_77_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_77'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1373 \
    name local_input_78 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_78 \
    op interface \
    ports { local_input_78_address0 { O 4 vector } local_input_78_ce0 { O 1 bit } local_input_78_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_78'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1374 \
    name local_input_79 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_79 \
    op interface \
    ports { local_input_79_address0 { O 4 vector } local_input_79_ce0 { O 1 bit } local_input_79_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_79'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1375 \
    name local_input_80 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_80 \
    op interface \
    ports { local_input_80_address0 { O 4 vector } local_input_80_ce0 { O 1 bit } local_input_80_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_80'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1376 \
    name local_input_81 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_81 \
    op interface \
    ports { local_input_81_address0 { O 4 vector } local_input_81_ce0 { O 1 bit } local_input_81_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_81'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1377 \
    name local_input_82 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_82 \
    op interface \
    ports { local_input_82_address0 { O 4 vector } local_input_82_ce0 { O 1 bit } local_input_82_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_82'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1378 \
    name local_input_83 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_83 \
    op interface \
    ports { local_input_83_address0 { O 4 vector } local_input_83_ce0 { O 1 bit } local_input_83_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_83'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1379 \
    name local_input_84 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_84 \
    op interface \
    ports { local_input_84_address0 { O 4 vector } local_input_84_ce0 { O 1 bit } local_input_84_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_84'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1380 \
    name local_input_85 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_85 \
    op interface \
    ports { local_input_85_address0 { O 4 vector } local_input_85_ce0 { O 1 bit } local_input_85_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_85'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1381 \
    name local_input_86 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_86 \
    op interface \
    ports { local_input_86_address0 { O 4 vector } local_input_86_ce0 { O 1 bit } local_input_86_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_86'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1382 \
    name local_input_87 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_87 \
    op interface \
    ports { local_input_87_address0 { O 4 vector } local_input_87_ce0 { O 1 bit } local_input_87_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_87'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1383 \
    name local_input_88 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_88 \
    op interface \
    ports { local_input_88_address0 { O 4 vector } local_input_88_ce0 { O 1 bit } local_input_88_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_88'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1384 \
    name local_input_89 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename local_input_89 \
    op interface \
    ports { local_input_89_address0 { O 4 vector } local_input_89_ce0 { O 1 bit } local_input_89_q0 { I 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'local_input_89'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1385 \
    name output_conv_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2 \
    op interface \
    ports { output_conv_2_address0 { O 5 vector } output_conv_2_ce0 { O 1 bit } output_conv_2_we0 { O 1 bit } output_conv_2_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1386 \
    name output_conv_2_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_1 \
    op interface \
    ports { output_conv_2_1_address0 { O 5 vector } output_conv_2_1_ce0 { O 1 bit } output_conv_2_1_we0 { O 1 bit } output_conv_2_1_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1387 \
    name output_conv_2_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_2 \
    op interface \
    ports { output_conv_2_2_address0 { O 5 vector } output_conv_2_2_ce0 { O 1 bit } output_conv_2_2_we0 { O 1 bit } output_conv_2_2_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1388 \
    name output_conv_2_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_3 \
    op interface \
    ports { output_conv_2_3_address0 { O 5 vector } output_conv_2_3_ce0 { O 1 bit } output_conv_2_3_we0 { O 1 bit } output_conv_2_3_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1389 \
    name output_conv_2_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_4 \
    op interface \
    ports { output_conv_2_4_address0 { O 5 vector } output_conv_2_4_ce0 { O 1 bit } output_conv_2_4_we0 { O 1 bit } output_conv_2_4_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1390 \
    name output_conv_2_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_5 \
    op interface \
    ports { output_conv_2_5_address0 { O 5 vector } output_conv_2_5_ce0 { O 1 bit } output_conv_2_5_we0 { O 1 bit } output_conv_2_5_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1391 \
    name output_conv_2_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_6 \
    op interface \
    ports { output_conv_2_6_address0 { O 5 vector } output_conv_2_6_ce0 { O 1 bit } output_conv_2_6_we0 { O 1 bit } output_conv_2_6_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1392 \
    name output_conv_2_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_7 \
    op interface \
    ports { output_conv_2_7_address0 { O 5 vector } output_conv_2_7_ce0 { O 1 bit } output_conv_2_7_we0 { O 1 bit } output_conv_2_7_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1393 \
    name output_conv_2_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_8 \
    op interface \
    ports { output_conv_2_8_address0 { O 5 vector } output_conv_2_8_ce0 { O 1 bit } output_conv_2_8_we0 { O 1 bit } output_conv_2_8_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1394 \
    name output_conv_2_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_9 \
    op interface \
    ports { output_conv_2_9_address0 { O 5 vector } output_conv_2_9_ce0 { O 1 bit } output_conv_2_9_we0 { O 1 bit } output_conv_2_9_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1395 \
    name output_conv_2_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_10 \
    op interface \
    ports { output_conv_2_10_address0 { O 5 vector } output_conv_2_10_ce0 { O 1 bit } output_conv_2_10_we0 { O 1 bit } output_conv_2_10_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1396 \
    name output_conv_2_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_11 \
    op interface \
    ports { output_conv_2_11_address0 { O 5 vector } output_conv_2_11_ce0 { O 1 bit } output_conv_2_11_we0 { O 1 bit } output_conv_2_11_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1397 \
    name output_conv_2_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_12 \
    op interface \
    ports { output_conv_2_12_address0 { O 5 vector } output_conv_2_12_ce0 { O 1 bit } output_conv_2_12_we0 { O 1 bit } output_conv_2_12_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1398 \
    name output_conv_2_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_13 \
    op interface \
    ports { output_conv_2_13_address0 { O 5 vector } output_conv_2_13_ce0 { O 1 bit } output_conv_2_13_we0 { O 1 bit } output_conv_2_13_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1399 \
    name output_conv_2_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_14 \
    op interface \
    ports { output_conv_2_14_address0 { O 5 vector } output_conv_2_14_ce0 { O 1 bit } output_conv_2_14_we0 { O 1 bit } output_conv_2_14_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1400 \
    name output_conv_2_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_15 \
    op interface \
    ports { output_conv_2_15_address0 { O 5 vector } output_conv_2_15_ce0 { O 1 bit } output_conv_2_15_we0 { O 1 bit } output_conv_2_15_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1401 \
    name output_conv_2_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_16 \
    op interface \
    ports { output_conv_2_16_address0 { O 5 vector } output_conv_2_16_ce0 { O 1 bit } output_conv_2_16_we0 { O 1 bit } output_conv_2_16_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1402 \
    name output_conv_2_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_17 \
    op interface \
    ports { output_conv_2_17_address0 { O 5 vector } output_conv_2_17_ce0 { O 1 bit } output_conv_2_17_we0 { O 1 bit } output_conv_2_17_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1403 \
    name output_conv_2_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_18 \
    op interface \
    ports { output_conv_2_18_address0 { O 5 vector } output_conv_2_18_ce0 { O 1 bit } output_conv_2_18_we0 { O 1 bit } output_conv_2_18_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1404 \
    name output_conv_2_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_19 \
    op interface \
    ports { output_conv_2_19_address0 { O 5 vector } output_conv_2_19_ce0 { O 1 bit } output_conv_2_19_we0 { O 1 bit } output_conv_2_19_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1405 \
    name output_conv_2_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_20 \
    op interface \
    ports { output_conv_2_20_address0 { O 5 vector } output_conv_2_20_ce0 { O 1 bit } output_conv_2_20_we0 { O 1 bit } output_conv_2_20_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1406 \
    name output_conv_2_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_21 \
    op interface \
    ports { output_conv_2_21_address0 { O 5 vector } output_conv_2_21_ce0 { O 1 bit } output_conv_2_21_we0 { O 1 bit } output_conv_2_21_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1407 \
    name output_conv_2_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_22 \
    op interface \
    ports { output_conv_2_22_address0 { O 5 vector } output_conv_2_22_ce0 { O 1 bit } output_conv_2_22_we0 { O 1 bit } output_conv_2_22_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1408 \
    name output_conv_2_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_23 \
    op interface \
    ports { output_conv_2_23_address0 { O 5 vector } output_conv_2_23_ce0 { O 1 bit } output_conv_2_23_we0 { O 1 bit } output_conv_2_23_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1409 \
    name output_conv_2_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_24 \
    op interface \
    ports { output_conv_2_24_address0 { O 5 vector } output_conv_2_24_ce0 { O 1 bit } output_conv_2_24_we0 { O 1 bit } output_conv_2_24_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1410 \
    name output_conv_2_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_25 \
    op interface \
    ports { output_conv_2_25_address0 { O 5 vector } output_conv_2_25_ce0 { O 1 bit } output_conv_2_25_we0 { O 1 bit } output_conv_2_25_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1411 \
    name output_conv_2_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_26 \
    op interface \
    ports { output_conv_2_26_address0 { O 5 vector } output_conv_2_26_ce0 { O 1 bit } output_conv_2_26_we0 { O 1 bit } output_conv_2_26_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1412 \
    name output_conv_2_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename output_conv_2_27 \
    op interface \
    ports { output_conv_2_27_address0 { O 5 vector } output_conv_2_27_ce0 { O 1 bit } output_conv_2_27_we0 { O 1 bit } output_conv_2_27_d0 { O 15 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'output_conv_2_27'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1413 \
    name sext_ln53_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln53_40 \
    op interface \
    ports { sext_ln53_40 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1414 \
    name shl_i_i28_i_i375_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_shl_i_i28_i_i375_2 \
    op interface \
    ports { shl_i_i28_i_i375_2 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1415 \
    name sext_ln53_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln53_42 \
    op interface \
    ports { sext_ln53_42 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1416 \
    name sext_ln53_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln53_44 \
    op interface \
    ports { sext_ln53_44 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1417 \
    name sext_ln53_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln53_46 \
    op interface \
    ports { sext_ln53_46 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1418 \
    name sext_ln53_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln53_48 \
    op interface \
    ports { sext_ln53_48 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1419 \
    name sext_ln53_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln53_50 \
    op interface \
    ports { sext_ln53_50 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1420 \
    name sext_ln53_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln53_51 \
    op interface \
    ports { sext_ln53_51 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1421 \
    name sext_ln53_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln53_52 \
    op interface \
    ports { sext_ln53_52 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1422 \
    name sext_ln53_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln53_53 \
    op interface \
    ports { sext_ln53_53 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName cnn_flow_control_loop_pipe_sequential_init_U
set CompName cnn_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix cnn_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


