# uart-dft-atpg

# Scan-Based Design-for-Testability and ATPG Implementation for a UART Transmitter

This project implements a UART (Universal Asynchronous Receiver Transmitter) Transmitter with integrated scan-based Design-for-Testability (DFT) features using Verilog HDL. It leverages industry-standard EDA tools including ModelSim, Synopsys Design Compiler, and TetraMAX for simulation, synthesis, and test pattern generation.

## ğŸ“Œ Project Highlights

- âœ… RTL design of a UART Transmitter in Verilog HDL.
- ğŸ” Scan flip-flop integration to enable full scan chain for DFT.
- âš™ï¸ Synthesis using Synopsys Design Compiler (both scan and non-scan versions).
- ğŸ§ª ATPG & test coverage analysis using Synopsys TetraMAX.
- ğŸ§¼ Gate-level simulation and waveform analysis using ModelSim.
- ğŸ“Š Fault coverage achieved: **82.16%** using scan-based ATPG.

## ğŸ“ Folder Structure

```
/project-root
â”‚
â”œâ”€â”€ uart_tx.v                  # RTL design without scan
â”œâ”€â”€ uart_tx_tb.v              # Testbench for original UART
â”œâ”€â”€ uart_tx_scan.v           # RTL design with scan flip-flops
â”œâ”€â”€ uart_tx_scan_tb.v       # Testbench for scan UART
â”œâ”€â”€ scan_dff.v                # Custom scan flip-flop module
â”œâ”€â”€ netlists/                 # Gate-level netlists for both designs
â”œâ”€â”€ synthesis_reports/        # Area, timing, power reports
â”œâ”€â”€ modelsim_waveforms/       # Simulation results and wave screenshots
â”œâ”€â”€ patterns/                 # STIL test patterns from TetraMAX
â””â”€â”€ README.md
```

## ğŸ§ª Tools Used

| Tool             | Purpose                                      |
|------------------|----------------------------------------------|
| ModelSim         | RTL and gate-level simulation                |
| Synopsys DC      | RTL synthesis and report generation          |
| Synopsys TetraMAX| ATPG, scan insertion validation, fault coverage |
| Apporto Lab      | Cloud-based virtual lab environment          |

## ğŸ”„ Design Flow

1. **RTL Design**: UART modeled with FSM, shift register, and counters.
2. **Functional Simulation**: RTL verification using ModelSim.
3. **Synthesis**: Netlist generation and performance analysis via Design Compiler.
4. **Scan Insertion**: Manual replacement of sequential elements with scan DFFs.
5. **ATPG & Coverage**: Test pattern generation and analysis using TetraMAX.

## âœ… Results

- **Area**: Improved efficiency in scan design
- **Power**: Reduced dynamic power in scan version
- **Timing**: Better critical path timing with scan
- **Testability**: 82.16% fault coverage with 0 aborted faults

## ğŸ“ˆ Future Work

- Multi-scan chain compression for faster testing
- Secure scan chain encryption
- FPGA deployment using Quartus/Vivado
- Built-In Self-Test (BIST) integration

## ğŸ‘©â€ğŸ’» Author

**Bindu Sree Chandu**  
ECE-242: Digital Systems Testing and Testable Design  
California State University, Fresno  
*May 2025*

## ğŸ“„ References

- [Synopsys Design Compiler User Guide](https://www.synopsys.com/)
- [Synopsys TetraMAX ATPG Tool Docs](https://www.synopsys.com/)
- [ModelSim User Manual](https://www.mentor.com/)
