Analysis & Synthesis report for sls_sNN_vhdl
Fri Apr 25 15:00:04 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component|altsyncram_t5t3:auto_generated
 16. Source assignments for sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component|altsyncram_bkr3:auto_generated
 17. Source assignments for sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component|altsyncram_ckr3:auto_generated
 18. Source assignments for sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component|altsyncram_dkr3:auto_generated
 19. Source assignments for sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component|altsyncram_ekr3:auto_generated
 20. Source assignments for sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component|altsyncram_hrp3:auto_generated
 21. Source assignments for sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component|altsyncram_hir3:auto_generated
 22. Source assignments for sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component|altsyncram_iir3:auto_generated
 23. Source assignments for sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component|altsyncram_jir3:auto_generated
 24. Source assignments for sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component|altsyncram_kir3:auto_generated
 25. Parameter Settings for User Entity Instance: Top-level Entity: |sls_sNN_vhdl
 26. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path
 27. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlAddrsCnt_vhdl:hlAddrsCnt|lpm_counter:LPM_COUNTER_component
 28. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom
 30. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:mulinA
 32. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:mulinB
 33. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc
 34. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc
 35. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg
 36. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg
 37. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg
 38. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder
 39. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg
 40. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg
 41. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg
 42. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder
 43. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg
 44. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg
 45. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg
 46. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder
 47. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg
 48. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg
 49. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg
 50. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder
 51. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg
 52. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg
 53. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg
 54. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg
 55. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc
 56. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA
 57. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB
 58. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
 59. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC
 60. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
 61. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:zreg
 62. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom
 63. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:mulinA
 65. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:mulinB
 66. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc
 67. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc
 68. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg
 69. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg
 70. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg
 71. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder
 72. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg
 73. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg
 74. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg
 75. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder
 76. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg
 77. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg
 78. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg
 79. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder
 80. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg
 81. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg
 82. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg
 83. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder
 84. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg
 85. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg
 86. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg
 87. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg
 88. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc
 89. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA
 90. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB
 91. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
 92. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC
 93. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
 94. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:zreg
 95. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom
 96. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component
 97. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:mulinA
 98. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:mulinB
 99. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc
100. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc
101. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg
102. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg
103. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg
104. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder
105. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg
106. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg
107. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg
108. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder
109. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg
110. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg
111. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg
112. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder
113. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg
114. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg
115. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg
116. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder
117. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg
118. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg
119. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg
120. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg
121. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc
122. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA
123. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB
124. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
125. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC
126. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
127. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:zreg
128. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom
129. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component
130. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinA
131. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinB
132. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc
133. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc
134. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg
135. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg
136. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg
137. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder
138. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg
139. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg
140. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg
141. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder
142. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg
143. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg
144. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg
145. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder
146. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg
147. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg
148. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg
149. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder
150. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg
151. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg
152. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg
153. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg
154. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc
155. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA
156. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB
157. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
158. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC
159. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
160. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:zreg
161. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_nbit_mux4to1_vhdl:olmuxin
162. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olAddrsCnt_vhdl:olAddrsCnt|lpm_counter:LPM_COUNTER_component
163. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component
164. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom
165. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component
166. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:mulinA
167. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:mulinB
168. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc
169. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc
170. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg
171. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg
172. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg
173. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder
174. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg
175. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg
176. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg
177. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder
178. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg
179. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg
180. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg
181. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder
182. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg
183. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg
184. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg
185. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder
186. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg
187. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg
188. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg
189. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg
190. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc
191. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinA
192. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB
193. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
194. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC
195. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
196. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:zreg
197. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom
198. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component
199. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:mulinA
200. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:mulinB
201. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc
202. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc
203. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg
204. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg
205. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg
206. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder
207. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg
208. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg
209. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg
210. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder
211. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg
212. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg
213. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg
214. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder
215. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg
216. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg
217. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg
218. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder
219. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg
220. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg
221. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg
222. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg
223. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc
224. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinA
225. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB
226. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
227. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC
228. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
229. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:zreg
230. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom
231. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component
232. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:mulinA
233. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:mulinB
234. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc
235. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc
236. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg
237. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg
238. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg
239. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder
240. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg
241. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg
242. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg
243. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder
244. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg
245. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg
246. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg
247. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder
248. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg
249. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg
250. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg
251. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder
252. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg
253. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg
254. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg
255. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg
256. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc
257. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinA
258. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB
259. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
260. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC
261. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
262. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:zreg
263. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom
264. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component
265. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinA
266. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinB
267. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc
268. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc
269. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg
270. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg
271. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg
272. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder
273. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg
274. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg
275. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg
276. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder
277. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg
278. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg
279. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg
280. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder
281. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg
282. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg
283. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg
284. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder
285. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg
286. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg
287. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg
288. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg
289. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc
290. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinA
291. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB
292. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component
293. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC
294. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component
295. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:zreg
296. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp12|lpm_compare:LPM_COMPARE_component
297. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_nbit_mux2to1_vhdl:mux12
298. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp34|lpm_compare:LPM_COMPARE_component
299. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_nbit_mux2to1_vhdl:mux34
300. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp1234|lpm_compare:LPM_COMPARE_component
301. Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_nbit_mux2to1_vhdl:mux1234
302. altsyncram Parameter Settings by Entity Instance
303. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_nbit_mux2to1_vhdl:mux1234"
304. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln"
305. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln"
306. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln"
307. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln"
308. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln"
309. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln"
310. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln"
311. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:zreg"
312. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_16bit_signed_add_vhdl:add2"
313. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_16bit_signed_add_vhdl:add1"
314. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg"
315. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg"
316. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg"
317. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg"
318. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3"
319. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2"
320. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1"
321. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder"
322. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0"
323. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc|sls_and2:\twosc:3:stage2"
324. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc|sls_and2:\twosc:0:stage2"
325. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc|sls_xor2:\twosc:0:stage1"
326. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:mulinB"
327. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:mulinA"
328. Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln"
329. Post-Synthesis Netlist Statistics for Top Partition
330. Elapsed Time Per Partition
331. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 25 15:00:04 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; sls_sNN_vhdl                                ;
; Top-level Entity Name              ; sls_sNN_vhdl                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 691                                         ;
;     Total combinational functions  ; 691                                         ;
;     Dedicated logic registers      ; 532                                         ;
; Total registers                    ; 532                                         ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,360                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; sls_sNN_vhdl       ; sls_sNN_vhdl       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+
; sls_xor2.vhd                     ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_xor2.vhd                  ;         ;
; sls_PSRM_vhdl.vhd                ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_vhdl.vhd             ;         ;
; sls_PSRM_stage_vhdl.vhd          ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_stage_vhdl.vhd       ;         ;
; sls_PSRM_package.vhd             ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_package.vhd          ;         ;
; sls_not.vhd                      ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_not.vhd                   ;         ;
; sls_nbit_add_sub_vhdl.vhd        ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_add_sub_vhdl.vhd     ;         ;
; sls_nbit_2sc_out_vhdl.vhd        ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_2sc_out_vhdl.vhd     ;         ;
; sls_nbit_2sc_in_vhdl.vhd         ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_2sc_in_vhdl.vhd      ;         ;
; sls_nBitSFR_vhdl.vhd             ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nBitSFR_vhdl.vhd          ;         ;
; sls_and2.vhd                     ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_and2.vhd                  ;         ;
; sls_16bit_signed_add_vhdl.vhd    ; yes             ; User Wizard-Generated File             ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_16bit_signed_add_vhdl.vhd ;         ;
; sls_signed_comparator.vhd        ; yes             ; User Wizard-Generated File             ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_signed_comparator.vhd     ;         ;
; w9_4.mif                         ; yes             ; User Memory Initialization File        ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/w9_4.mif                      ;         ;
; w9_3.mif                         ; yes             ; User Memory Initialization File        ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/w9_3.mif                      ;         ;
; w9_2.mif                         ; yes             ; User Memory Initialization File        ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/w9_2.mif                      ;         ;
; w9_1.mif                         ; yes             ; User Memory Initialization File        ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/w9_1.mif                      ;         ;
; w4_4.mif                         ; yes             ; User Memory Initialization File        ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/w4_4.mif                      ;         ;
; w4_3.mif                         ; yes             ; User Memory Initialization File        ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/w4_3.mif                      ;         ;
; w4_2.mif                         ; yes             ; User Memory Initialization File        ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/w4_2.mif                      ;         ;
; w4_1.mif                         ; yes             ; User Memory Initialization File        ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/w4_1.mif                      ;         ;
; pixData_rom_vhdl.vhd             ; yes             ; User Wizard-Generated File             ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/pixData_rom_vhdl.vhd          ;         ;
; olw_rom_vhdl.vhd                 ; yes             ; User Wizard-Generated File             ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olw_rom_vhdl.vhd              ;         ;
; oldatain_ram_vhdl.vhd            ; yes             ; User Wizard-Generated File             ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/oldatain_ram_vhdl.vhd         ;         ;
; olAddrsCnt_vhdl.vhd              ; yes             ; User Wizard-Generated File             ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olAddrsCnt_vhdl.vhd           ;         ;
; hlw_rom_vhdl.vhd                 ; yes             ; User Wizard-Generated File             ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlw_rom_vhdl.vhd              ;         ;
; hlAddrsCnt_vhdl.vhd              ; yes             ; User Wizard-Generated File             ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlAddrsCnt_vhdl.vhd           ;         ;
; sls_simpleneuron_vhdl.vhd        ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_simpleneuron_vhdl.vhd     ;         ;
; sls_nbit_reg_vhdl.vhd            ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_reg_vhdl.vhd         ;         ;
; sls_package.vhd                  ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_package.vhd               ;         ;
; sls_signis_vhdl.vhd              ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_signis_vhdl.vhd           ;         ;
; sls_nbit_mux4to1_vhdl.vhd        ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_mux4to1_vhdl.vhd     ;         ;
; sls_nbit_mux2to1_vhdl.vhd        ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_mux2to1_vhdl.vhd     ;         ;
; sls_sNN_vhdl.vhd                 ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_vhdl.vhd              ;         ;
; sls_sNN_DP_vhdl.vhd              ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd           ;         ;
; sls_sNN_CU_vhdl.vhd              ; yes             ; User VHDL File                         ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_CU_vhdl.vhd           ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf               ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc               ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                  ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc               ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc               ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                    ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc       ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                ;         ;
; db/cntr_esi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/cntr_esi.tdf               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_t5t3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_t5t3.tdf        ;         ;
; sls_snn_testimages.mif           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_snn_testimages.mif        ;         ;
; db/altsyncram_bkr3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_bkr3.tdf        ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf               ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                   ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                  ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                  ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                  ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc       ;         ;
; db/add_sub_pui.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/add_sub_pui.tdf            ;         ;
; db/altsyncram_ckr3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_ckr3.tdf        ;         ;
; db/altsyncram_dkr3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_dkr3.tdf        ;         ;
; db/altsyncram_ekr3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_ekr3.tdf        ;         ;
; db/cntr_asi.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/cntr_asi.tdf               ;         ;
; db/altsyncram_hrp3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_hrp3.tdf        ;         ;
; db/altsyncram_hir3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_hir3.tdf        ;         ;
; db/altsyncram_iir3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_iir3.tdf        ;         ;
; db/altsyncram_jir3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_jir3.tdf        ;         ;
; db/altsyncram_kir3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_kir3.tdf        ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf               ;         ;
; comptree.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/comptree.inc                  ;         ;
; db/cmpr_3ig.tdf                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/cmpr_3ig.tdf               ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 691         ;
;                                             ;             ;
; Total combinational functions               ; 691         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 173         ;
;     -- 3 input functions                    ; 174         ;
;     -- <=2 input functions                  ; 344         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 576         ;
;     -- arithmetic mode                      ; 115         ;
;                                             ;             ;
; Total registers                             ; 532         ;
;     -- Dedicated logic registers            ; 532         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 10          ;
; Total memory bits                           ; 1360        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; Clock~input ;
; Maximum fan-out                             ; 572         ;
; Total fan-out                               ; 3675        ;
; Average fan-out                             ; 2.86        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                        ; Entity Name           ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |sls_sNN_vhdl                                   ; 691 (1)             ; 532 (0)                   ; 1360        ; 0            ; 0       ; 0         ; 10   ; 0            ; |sls_sNN_vhdl                                                                                                                                              ; sls_sNN_vhdl          ; work         ;
;    |sls_sNN_CU_vhdl:control_unit|               ; 48 (48)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_CU_vhdl:control_unit                                                                                                                 ; sls_sNN_CU_vhdl       ; work         ;
;    |sls_sNN_DP_vhdl:data_path|                  ; 642 (0)             ; 511 (0)                   ; 1360        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path                                                                                                                    ; sls_sNN_DP_vhdl       ; work         ;
;       |hlAddrsCnt_vhdl:hlAddrsCnt|              ; 8 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlAddrsCnt_vhdl:hlAddrsCnt                                                                                         ; hlAddrsCnt_vhdl       ; work         ;
;          |lpm_counter:LPM_COUNTER_component|    ; 8 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlAddrsCnt_vhdl:hlAddrsCnt|lpm_counter:LPM_COUNTER_component                                                       ; lpm_counter           ; work         ;
;             |cntr_esi:auto_generated|           ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlAddrsCnt_vhdl:hlAddrsCnt|lpm_counter:LPM_COUNTER_component|cntr_esi:auto_generated                               ; cntr_esi              ; work         ;
;       |hlw_rom_vhdl:\hlg1:1:hlwrom|             ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom                                                                                        ; hlw_rom_vhdl          ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component                                                        ; altsyncram            ; work         ;
;             |altsyncram_bkr3:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component|altsyncram_bkr3:auto_generated                         ; altsyncram_bkr3       ; work         ;
;       |hlw_rom_vhdl:\hlg1:2:hlwrom|             ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom                                                                                        ; hlw_rom_vhdl          ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component                                                        ; altsyncram            ; work         ;
;             |altsyncram_ckr3:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component|altsyncram_ckr3:auto_generated                         ; altsyncram_ckr3       ; work         ;
;       |hlw_rom_vhdl:\hlg1:3:hlwrom|             ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom                                                                                        ; hlw_rom_vhdl          ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component                                                        ; altsyncram            ; work         ;
;             |altsyncram_dkr3:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component|altsyncram_dkr3:auto_generated                         ; altsyncram_dkr3       ; work         ;
;       |hlw_rom_vhdl:\hlg1:4:hlwrom|             ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom                                                                                        ; hlw_rom_vhdl          ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component                                                        ; altsyncram            ; work         ;
;             |altsyncram_ekr3:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component|altsyncram_ekr3:auto_generated                         ; altsyncram_ekr3       ; work         ;
;       |olAddrsCnt_vhdl:olAddrsCnt|              ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olAddrsCnt_vhdl:olAddrsCnt                                                                                         ; olAddrsCnt_vhdl       ; work         ;
;          |lpm_counter:LPM_COUNTER_component|    ; 4 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olAddrsCnt_vhdl:olAddrsCnt|lpm_counter:LPM_COUNTER_component                                                       ; lpm_counter           ; work         ;
;             |cntr_asi:auto_generated|           ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olAddrsCnt_vhdl:olAddrsCnt|lpm_counter:LPM_COUNTER_component|cntr_asi:auto_generated                               ; cntr_asi              ; work         ;
;       |oldatain_ram_vhdl:oldatain|              ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain                                                                                         ; oldatain_ram_vhdl     ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component                                                         ; altsyncram            ; work         ;
;             |altsyncram_hrp3:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component|altsyncram_hrp3:auto_generated                          ; altsyncram_hrp3       ; work         ;
;       |olw_rom_vhdl:\olg1:1:olwrom|             ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom                                                                                        ; olw_rom_vhdl          ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component                                                        ; altsyncram            ; work         ;
;             |altsyncram_hir3:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component|altsyncram_hir3:auto_generated                         ; altsyncram_hir3       ; work         ;
;       |olw_rom_vhdl:\olg1:2:olwrom|             ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom                                                                                        ; olw_rom_vhdl          ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component                                                        ; altsyncram            ; work         ;
;             |altsyncram_iir3:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component|altsyncram_iir3:auto_generated                         ; altsyncram_iir3       ; work         ;
;       |olw_rom_vhdl:\olg1:3:olwrom|             ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom                                                                                        ; olw_rom_vhdl          ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component                                                        ; altsyncram            ; work         ;
;             |altsyncram_jir3:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component|altsyncram_jir3:auto_generated                         ; altsyncram_jir3       ; work         ;
;       |olw_rom_vhdl:\olg1:4:olwrom|             ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom                                                                                        ; olw_rom_vhdl          ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component                                                        ; altsyncram            ; work         ;
;             |altsyncram_kir3:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component|altsyncram_kir3:auto_generated                         ; altsyncram_kir3       ; work         ;
;       |pixData_rom_vhdl:testimages|             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages                                                                                        ; pixData_rom_vhdl      ; work         ;
;          |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component                                                        ; altsyncram            ; work         ;
;             |altsyncram_t5t3:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component|altsyncram_t5t3:auto_generated                         ; altsyncram_t5t3       ; work         ;
;       |sls_nbit_mux4to1_vhdl:olmuxin|           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_nbit_mux4to1_vhdl:olmuxin                                                                                      ; sls_nbit_mux4to1_vhdl ; work         ;
;       |sls_signis_vhdl:recognize|               ; 66 (9)              ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize                                                                                          ; sls_signis_vhdl       ; work         ;
;          |sls_nbit_mux2to1_vhdl:mux12|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_nbit_mux2to1_vhdl:mux12                                                              ; sls_nbit_mux2to1_vhdl ; work         ;
;          |sls_nbit_mux2to1_vhdl:mux34|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_nbit_mux2to1_vhdl:mux34                                                              ; sls_nbit_mux2to1_vhdl ; work         ;
;          |sls_signed_comparator:comp1234|       ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp1234                                                           ; sls_signed_comparator ; work         ;
;             |lpm_compare:LPM_COMPARE_component| ; 13 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp1234|lpm_compare:LPM_COMPARE_component                         ; lpm_compare           ; work         ;
;                |cmpr_3ig:auto_generated|        ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp1234|lpm_compare:LPM_COMPARE_component|cmpr_3ig:auto_generated ; cmpr_3ig              ; work         ;
;          |sls_signed_comparator:comp12|         ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp12                                                             ; sls_signed_comparator ; work         ;
;             |lpm_compare:LPM_COMPARE_component| ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp12|lpm_compare:LPM_COMPARE_component                           ; lpm_compare           ; work         ;
;                |cmpr_3ig:auto_generated|        ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp12|lpm_compare:LPM_COMPARE_component|cmpr_3ig:auto_generated   ; cmpr_3ig              ; work         ;
;          |sls_signed_comparator:comp34|         ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp34                                                             ; sls_signed_comparator ; work         ;
;             |lpm_compare:LPM_COMPARE_component| ; 14 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp34|lpm_compare:LPM_COMPARE_component                           ; lpm_compare           ; work         ;
;                |cmpr_3ig:auto_generated|        ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp34|lpm_compare:LPM_COMPARE_component|cmpr_3ig:auto_generated   ; cmpr_3ig              ; work         ;
;       |sls_simpleneuron_vhdl:\hlg1:1:hln|       ; 64 (0)              ; 57 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln                                                                                  ; sls_simpleneuron_vhdl ; work         ;
;          |sls_PSRM_vhdl:mul|                    ; 49 (1)              ; 41 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul                                                                ; sls_PSRM_vhdl         ; work         ;
;             |sls_PSRM_stage_vhdl:stage0|        ; 10 (4)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_reg_vhdl:Md_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg            ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage1|        ; 11 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:Md_reg|       ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg            ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage2|        ; 8 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:Md_reg|       ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg            ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage3|        ; 5 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:Md_reg|       ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg            ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_nBitSFR_vhdl:twosc_Reg|        ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg                                     ; sls_nBitSFR_vhdl      ; work         ;
;             |sls_nbit_2sc_in_vhdl:Md_2sc|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc                                    ; sls_nbit_2sc_in_vhdl  ; work         ;
;             |sls_nbit_2sc_in_vhdl:mr_2sc|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc                                    ; sls_nbit_2sc_in_vhdl  ; work         ;
;             |sls_nbit_2sc_out_vhdl:f_2sc|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc                                    ; sls_nbit_2sc_out_vhdl ; work         ;
;             |sls_nbit_reg_vhdl:mr_Reg|          ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg                                       ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinA|             ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinC|             ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:mulinA|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:mulinA                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:mulinB|             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:mulinB                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:zreg|               ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:zreg                                                           ; sls_nbit_reg_vhdl     ; work         ;
;       |sls_simpleneuron_vhdl:\hlg1:2:hln|       ; 51 (0)              ; 47 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln                                                                                  ; sls_simpleneuron_vhdl ; work         ;
;          |sls_PSRM_vhdl:mul|                    ; 39 (1)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul                                                                ; sls_PSRM_vhdl         ; work         ;
;             |sls_PSRM_stage_vhdl:stage0|        ; 7 (4)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage1|        ; 8 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage2|        ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage3|        ; 4 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_nBitSFR_vhdl:twosc_Reg|        ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg                                     ; sls_nBitSFR_vhdl      ; work         ;
;             |sls_nbit_2sc_in_vhdl:mr_2sc|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc                                    ; sls_nbit_2sc_in_vhdl  ; work         ;
;             |sls_nbit_2sc_out_vhdl:f_2sc|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc                                    ; sls_nbit_2sc_out_vhdl ; work         ;
;             |sls_nbit_reg_vhdl:mr_Reg|          ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg                                       ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinA|             ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinC|             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:mulinB|             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:mulinB                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:zreg|               ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:zreg                                                           ; sls_nbit_reg_vhdl     ; work         ;
;       |sls_simpleneuron_vhdl:\hlg1:3:hln|       ; 52 (0)              ; 47 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln                                                                                  ; sls_simpleneuron_vhdl ; work         ;
;          |sls_PSRM_vhdl:mul|                    ; 39 (1)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul                                                                ; sls_PSRM_vhdl         ; work         ;
;             |sls_PSRM_stage_vhdl:stage0|        ; 7 (4)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage1|        ; 8 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage2|        ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage3|        ; 4 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_nBitSFR_vhdl:twosc_Reg|        ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg                                     ; sls_nBitSFR_vhdl      ; work         ;
;             |sls_nbit_2sc_in_vhdl:mr_2sc|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc                                    ; sls_nbit_2sc_in_vhdl  ; work         ;
;             |sls_nbit_2sc_out_vhdl:f_2sc|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc                                    ; sls_nbit_2sc_out_vhdl ; work         ;
;             |sls_nbit_reg_vhdl:mr_Reg|          ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg                                       ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinA|             ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinC|             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:mulinA|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:mulinA                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:mulinB|             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:mulinB                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:zreg|               ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:zreg                                                           ; sls_nbit_reg_vhdl     ; work         ;
;       |sls_simpleneuron_vhdl:\hlg1:4:hln|       ; 54 (0)              ; 51 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln                                                                                  ; sls_simpleneuron_vhdl ; work         ;
;          |sls_PSRM_vhdl:mul|                    ; 39 (1)              ; 31 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul                                                                ; sls_PSRM_vhdl         ; work         ;
;             |sls_PSRM_stage_vhdl:stage0|        ; 7 (4)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage1|        ; 8 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage2|        ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage3|        ; 4 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_nBitSFR_vhdl:twosc_Reg|        ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg                                     ; sls_nBitSFR_vhdl      ; work         ;
;             |sls_nbit_2sc_in_vhdl:mr_2sc|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc                                    ; sls_nbit_2sc_in_vhdl  ; work         ;
;             |sls_nbit_2sc_out_vhdl:f_2sc|       ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc                                    ; sls_nbit_2sc_out_vhdl ; work         ;
;             |sls_nbit_reg_vhdl:mr_Reg|          ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg                                       ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinA|             ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinC|             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:mulinA|             ; 2 (2)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinA                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:mulinB|             ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinB                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:zreg|               ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:zreg                                                           ; sls_nbit_reg_vhdl     ; work         ;
;       |sls_simpleneuron_vhdl:\olg1:1:oln|       ; 96 (0)              ; 84 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln                                                                                  ; sls_simpleneuron_vhdl ; work         ;
;          |sls_PSRM_vhdl:mul|                    ; 74 (1)              ; 56 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul                                                                ; sls_PSRM_vhdl         ; work         ;
;             |sls_PSRM_stage_vhdl:stage0|        ; 10 (4)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_reg_vhdl:Md_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg            ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage1|        ; 15 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:Md_reg|       ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg            ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage2|        ; 15 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:Md_reg|       ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg            ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage3|        ; 15 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:Md_reg|       ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg            ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_nBitSFR_vhdl:twosc_Reg|        ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg                                     ; sls_nBitSFR_vhdl      ; work         ;
;             |sls_nbit_2sc_in_vhdl:Md_2sc|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc                                    ; sls_nbit_2sc_in_vhdl  ; work         ;
;             |sls_nbit_2sc_in_vhdl:mr_2sc|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc                                    ; sls_nbit_2sc_in_vhdl  ; work         ;
;             |sls_nbit_2sc_out_vhdl:f_2sc|       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc                                    ; sls_nbit_2sc_out_vhdl ; work         ;
;             |sls_nbit_reg_vhdl:PP_Reg|          ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg                                       ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_nbit_reg_vhdl:mr_Reg|          ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg                                       ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinA|             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinA                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinC|             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:mulinA|             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:mulinA                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:mulinB|             ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:mulinB                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:zreg|               ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:zreg                                                           ; sls_nbit_reg_vhdl     ; work         ;
;       |sls_simpleneuron_vhdl:\olg1:2:oln|       ; 79 (0)              ; 68 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln                                                                                  ; sls_simpleneuron_vhdl ; work         ;
;          |sls_PSRM_vhdl:mul|                    ; 58 (1)              ; 40 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul                                                                ; sls_PSRM_vhdl         ; work         ;
;             |sls_PSRM_stage_vhdl:stage0|        ; 7 (4)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage1|        ; 11 (0)              ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage2|        ; 11 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage3|        ; 11 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_nBitSFR_vhdl:twosc_Reg|        ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg                                     ; sls_nBitSFR_vhdl      ; work         ;
;             |sls_nbit_2sc_in_vhdl:mr_2sc|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc                                    ; sls_nbit_2sc_in_vhdl  ; work         ;
;             |sls_nbit_2sc_out_vhdl:f_2sc|       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc                                    ; sls_nbit_2sc_out_vhdl ; work         ;
;             |sls_nbit_reg_vhdl:PP_Reg|          ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg                                       ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_nbit_reg_vhdl:mr_Reg|          ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg                                       ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinA|             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinA                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinC|             ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:mulinB|             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:mulinB                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:zreg|               ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:zreg                                                           ; sls_nbit_reg_vhdl     ; work         ;
;       |sls_simpleneuron_vhdl:\olg1:3:oln|       ; 79 (0)              ; 68 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln                                                                                  ; sls_simpleneuron_vhdl ; work         ;
;          |sls_PSRM_vhdl:mul|                    ; 58 (1)              ; 40 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul                                                                ; sls_PSRM_vhdl         ; work         ;
;             |sls_PSRM_stage_vhdl:stage0|        ; 7 (4)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage1|        ; 11 (0)              ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage2|        ; 11 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage3|        ; 11 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_nBitSFR_vhdl:twosc_Reg|        ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg                                     ; sls_nBitSFR_vhdl      ; work         ;
;             |sls_nbit_2sc_in_vhdl:mr_2sc|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc                                    ; sls_nbit_2sc_in_vhdl  ; work         ;
;             |sls_nbit_2sc_out_vhdl:f_2sc|       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc                                    ; sls_nbit_2sc_out_vhdl ; work         ;
;             |sls_nbit_reg_vhdl:PP_Reg|          ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg                                       ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_nbit_reg_vhdl:mr_Reg|          ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg                                       ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinA|             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinA                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinC|             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:mulinB|             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:mulinB                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:zreg|               ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:zreg                                                           ; sls_nbit_reg_vhdl     ; work         ;
;       |sls_simpleneuron_vhdl:\olg1:4:oln|       ; 81 (0)              ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln                                                                                  ; sls_simpleneuron_vhdl ; work         ;
;          |sls_PSRM_vhdl:mul|                    ; 58 (1)              ; 40 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul                                                                ; sls_PSRM_vhdl         ; work         ;
;             |sls_PSRM_stage_vhdl:stage0|        ; 7 (4)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage1|        ; 11 (0)              ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage2|        ; 11 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_PSRM_stage_vhdl:stage3|        ; 11 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3                                     ; sls_PSRM_stage_vhdl   ; work         ;
;                |sls_nbit_add_sub_vhdl:adder|    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder         ; sls_nbit_add_sub_vhdl ; work         ;
;                |sls_nbit_reg_vhdl:P_reg|        ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg             ; sls_nbit_reg_vhdl     ; work         ;
;                |sls_nbit_reg_vhdl:mr_reg|       ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg            ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_nBitSFR_vhdl:twosc_Reg|        ; 4 (4)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg                                     ; sls_nBitSFR_vhdl      ; work         ;
;             |sls_nbit_2sc_in_vhdl:mr_2sc|       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc                                    ; sls_nbit_2sc_in_vhdl  ; work         ;
;             |sls_nbit_2sc_out_vhdl:f_2sc|       ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc                                    ; sls_nbit_2sc_out_vhdl ; work         ;
;             |sls_nbit_reg_vhdl:PP_Reg|          ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg                                       ; sls_nbit_reg_vhdl     ; work         ;
;             |sls_nbit_reg_vhdl:mr_Reg|          ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg                                       ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinA|             ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinA                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:macinC|             ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:mulinA|             ; 3 (3)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinA                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:mulinB|             ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinB                                                         ; sls_nbit_reg_vhdl     ; work         ;
;          |sls_nbit_reg_vhdl:zreg|               ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:zreg                                                           ; sls_nbit_reg_vhdl     ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------+
; Name                                                                                                                            ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                    ;
+---------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------+
; sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component|altsyncram_bkr3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 16           ; 8            ; --           ; --           ; 128  ; ./w9_1.mif             ;
; sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component|altsyncram_ckr3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 16           ; 8            ; --           ; --           ; 128  ; ./w9_2.mif             ;
; sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component|altsyncram_dkr3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 16           ; 8            ; --           ; --           ; 128  ; ./w9_3.mif             ;
; sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component|altsyncram_ekr3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 16           ; 8            ; --           ; --           ; 128  ; ./w9_4.mif             ;
; sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component|altsyncram_hrp3:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 4            ; 8            ; --           ; --           ; 32   ; None                   ;
; sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component|altsyncram_hir3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4            ; 8            ; --           ; --           ; 32   ; ./w4_1.mif             ;
; sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component|altsyncram_iir3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4            ; 8            ; --           ; --           ; 32   ; ./w4_2.mif             ;
; sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component|altsyncram_jir3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4            ; 8            ; --           ; --           ; 32   ; ./w4_3.mif             ;
; sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component|altsyncram_kir3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4            ; 8            ; --           ; --           ; 32   ; ./w4_4.mif             ;
; sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component|altsyncram_t5t3:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 256          ; 8            ; --           ; --           ; 2048 ; sls_sNN_testimages.mif ;
+---------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------+-------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                          ; IP Include File               ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------+-------------------------------+
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_16bit_signed_add_vhdl:add1 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_16bit_signed_add_vhdl:add2 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom                                      ; hlw_rom_vhdl.vhd              ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_16bit_signed_add_vhdl:add1 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_16bit_signed_add_vhdl:add2 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom                                      ; hlw_rom_vhdl.vhd              ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_16bit_signed_add_vhdl:add1 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_16bit_signed_add_vhdl:add2 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom                                      ; hlw_rom_vhdl.vhd              ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_16bit_signed_add_vhdl:add1 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_16bit_signed_add_vhdl:add2 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom                                      ; hlw_rom_vhdl.vhd              ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_16bit_signed_add_vhdl:add1 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_16bit_signed_add_vhdl:add2 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom                                      ; olw_rom_vhdl.vhd              ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_16bit_signed_add_vhdl:add1 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_16bit_signed_add_vhdl:add2 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom                                      ; olw_rom_vhdl.vhd              ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_16bit_signed_add_vhdl:add1 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_16bit_signed_add_vhdl:add2 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom                                      ; olw_rom_vhdl.vhd              ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_16bit_signed_add_vhdl:add1 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; LPM_ADD_SUB  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_16bit_signed_add_vhdl:add2 ; sls_16bit_signed_add_vhdl.vhd ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom                                      ; olw_rom_vhdl.vhd              ;
; Altera ; LPM_COUNTER  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|hlAddrsCnt_vhdl:hlAddrsCnt                                       ; hlAddrsCnt_vhdl.vhd           ;
; Altera ; LPM_COUNTER  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|olAddrsCnt_vhdl:olAddrsCnt                                       ; olAddrsCnt_vhdl.vhd           ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain                                       ; oldatain_ram_vhdl.vhd         ;
; Altera ; LPM_COMPARE  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp12           ; sls_signed_comparator.vhd     ;
; Altera ; LPM_COMPARE  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp34           ; sls_signed_comparator.vhd     ;
; Altera ; LPM_COMPARE  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp1234         ; sls_signed_comparator.vhd     ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages                                      ; pixData_rom_vhdl.vhd          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                               ; Reason for Removal                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg|Dout[0]                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg|Dout[0]                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg|Dout[0]                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg|Dout[0]                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg|Dout[0]                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg|Dout[0]                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg|Dout[0]                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg|Dout[0]                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3]    ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3]    ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3]    ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3]    ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3]    ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3]    ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3]    ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3]    ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:zreg|Dout[4..7]                                               ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:zreg|Dout[4..7]                                               ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:zreg|Dout[4..7]                                               ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:zreg|Dout[4..7]                                               ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[8..15]                                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[10]                                               ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[14]                                               ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[0]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[0]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[1]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[1]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[2]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[2]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[3]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[3]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[4]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[4]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[5]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[5]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[6]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[6]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[7]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinA|Dout[9,11,13,15]                                       ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinA|Dout[12]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinA|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinA|Dout[14]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinA|Dout[10]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:mulinA|Dout[1]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinA|Dout[1]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:mulinA|Dout[1]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinA|Dout[1]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:mulinA|Dout[2]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinA|Dout[2]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:mulinA|Dout[2]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinA|Dout[2]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:mulinA|Dout[3]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinA|Dout[3]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:mulinA|Dout[3]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinA|Dout[3]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[0]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[0]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[1]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[1]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[2]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[2]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[3]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[3]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[4]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[4]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[5]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[5]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[6]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[6]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[7]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[8]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[9]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[9]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[10]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[10]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[11]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[11]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[12]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[12]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[13]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[13]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[14]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[14]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB|Dout[15]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[15]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinA|Dout[9,11,13,15]                                       ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinA|Dout[12]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinA|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinA|Dout[14]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinA|Dout[10]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:mulinA|Dout[0]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:mulinA|Dout[0]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:mulinA|Dout[0]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:mulinA|Dout[0]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[0]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[0]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[1]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[1]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[2]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[2]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[3]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[3]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[4]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[4]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[5]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[5]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[6]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[6]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[7]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[8]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[9]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[9]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[10]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[10]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[11]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[11]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[12]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[12]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[13]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[13]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[14]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[14]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB|Dout[15]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[15]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinA|Dout[9,11,13,15]                                       ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinA|Dout[12]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinA|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinA|Dout[14]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinA|Dout[10]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[0]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[0]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[1]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[1]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[2]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[2]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[3]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[3]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[4]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[4]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[5]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[5]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[6]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[6]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[7]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[8]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[9]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[9]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[10]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[10]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[11]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[11]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[12]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[12]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[13]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[13]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[14]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[14]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB|Dout[15]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[15]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinA|Dout[9,11,13,15]                                       ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinA|Dout[12]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinA|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinA|Dout[14]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinA|Dout[10]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[0]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[0]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[1]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[1]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[2]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[2]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[3]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[3]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[4]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[4]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[5]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[5]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[6]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[6]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[7]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[8]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[9]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[9]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[11]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[11]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[12]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[12]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[13]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[13]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[14]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[14]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[15]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[15]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA|Dout[9,11,13,15]                                       ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA|Dout[12]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA|Dout[14]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA|Dout[10]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:mulinA|Dout[0]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinA|Dout[0]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:mulinA|Dout[0]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinA|Dout[0]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:mulinA|Dout[0]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinA|Dout[0]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:mulinA|Dout[1]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinA|Dout[1]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:mulinA|Dout[2]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinA|Dout[2]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:mulinA|Dout[2]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinA|Dout[2]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:mulinA|Dout[2]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinA|Dout[2]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:mulinA|Dout[3]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinA|Dout[3]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[0]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[0]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[1]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[1]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[2]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[2]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[3]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[3]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[4]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[4]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[5]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[5]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[6]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[6]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[7]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[8]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[9]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[9]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[10]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[10]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[11]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[11]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[12]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[12]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[13]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[13]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[15]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[15]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[9,11,13,15]                                       ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[12]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[14]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[10]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:mulinA|Dout[3]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:mulinA|Dout[3]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[0]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[0]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[1]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[1]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[2]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[2]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[3]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[3]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[4]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[4]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[5]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[5]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[6]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[6]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[7]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[8]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[9]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[9]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[10]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[10]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[11]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[11]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[12]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[12]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[13]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[13]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[14]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[14]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB|Dout[15]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[15]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[9,11,13,15]                                       ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[12]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[14]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[10]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:mulinA|Dout[1]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:mulinA|Dout[1]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[0]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[0]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[1]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[1]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[2]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[2]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[3]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[3]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[4]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[4]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[5]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[5]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[6]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[6]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[7]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[8]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[9]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[9]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[10]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[10]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[11]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[11]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[12]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[12]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[13]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[13]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[14]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[14]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB|Dout[15]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[15]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[9,11,13,15]                                       ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[12]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[14]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[10]                                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinA|Dout[10]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:mulinA|Dout[0]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinA|Dout[0]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:mulinA|Dout[1]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinA|Dout[1]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:mulinA|Dout[2]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinA|Dout[2]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:mulinA|Dout[3]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinA|Dout[3]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinA|Dout[10]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinA|Dout[8]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinA|Dout[10]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinA|Dout[10]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA|Dout[8,10]                                             ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:mulinA|Dout[1]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinA|Dout[1]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:mulinA|Dout[3]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinA|Dout[3]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[10]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[10]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[10]                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinA|Dout[8]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|signis[5]                                                                               ; Merged with sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|signis[3]                                                                             ;
; sls_sNN_CU_vhdl:control_unit|olReset                                                                                                        ; Merged with sls_sNN_CU_vhdl:control_unit|hlReset                                                                                                      ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinA|Dout[8]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[8]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[3] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[0]   ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[0] ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinA|Dout[8]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinA|Dout[8]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[8]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[8]                                                ; Merged with sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[7]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|signis[7]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|signis[3]                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[4..7]                                             ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[4..7]                                             ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[4..7]                                             ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA|Dout[4..7]                                             ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[0..3]                           ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[0..3]                           ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[0..3]                           ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[0..3]                           ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[1]   ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[1]    ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[2]    ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[3]    ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[1..3] ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[1..3] ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[1..3] ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[2]   ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg|Dout[2]    ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg|Dout[3]    ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg|Dout[2,3]  ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg|Dout[2,3]  ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg|Dout[2,3]  ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[3]   ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC|Dout[8..15]                                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[8..15]                                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[8..15]                                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC|Dout[8..15]                                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[4..15]                                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC|Dout[4..15]                                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[4..13]                                            ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[14]                                               ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[15]                                               ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[4..9]                                             ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[10]                                               ; Lost fanout                                                                                                                                           ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[11..15]                                           ; Lost fanout                                                                                                                                           ;
; Total Number of Removed Registers = 518                                                                                                     ;                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[4]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[0],                            ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[1], ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[1],  ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[2], ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg|Dout[2]   ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[5]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[1],                            ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[2], ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[2],  ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg|Dout[3], ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg|Dout[3]   ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[6]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[2],                            ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg|Dout[3], ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[3]   ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[4]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[0],                            ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[1],  ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg|Dout[2]   ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[5]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[1],                            ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[2],  ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg|Dout[3]   ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[4]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[0],                            ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[1],  ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg|Dout[2]   ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[5]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[1],                            ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[2],  ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg|Dout[3]   ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA|Dout[4]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[0],                            ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[1],  ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg|Dout[2]   ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA|Dout[5]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[1],                            ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[2],  ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg|Dout[3]   ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[2] ; Stuck at GND              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3],  ;
;                                                                                                                                          ; due to stuck port data_in ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg|Dout[3]  ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[6]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[2],                            ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[3]   ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[6]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[2],                            ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[3]   ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA|Dout[6]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[2],                            ;
;                                                                                                                                          ;                           ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg|Dout[3]   ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[10]                                            ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[10]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[9]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[9]                                               ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[8]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[8]                                               ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC|Dout[10]                                            ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB|Dout[10]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC|Dout[14]                                            ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB|Dout[14]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[2] ; Stuck at GND              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3]   ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                            ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[2] ; Stuck at GND              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3]   ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                            ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[2] ; Stuck at GND              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3]   ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                            ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[7]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[3]                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[2] ; Stuck at GND              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3]   ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                            ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[2] ; Stuck at GND              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3]   ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                            ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[2] ; Stuck at GND              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3]   ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                            ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[7]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[3]                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg|Dout[2] ; Stuck at GND              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg|Dout[3]   ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                            ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[15]                                            ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[15]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[14]                                            ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[14]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[7]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[3]                             ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[13]                                            ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[13]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[12]                                            ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[12]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC|Dout[11]                                            ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB|Dout[11]                                              ;
; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA|Dout[7]                                             ; Lost Fanouts              ; sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg|Dout[3]                             ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 532   ;
; Number of registers using Synchronous Clear  ; 261   ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 217   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; sls_sNN_CU_vhdl:control_unit|delayCnt[2] ; 2       ;
; Total number of inverted registers = 1   ;         ;
+------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|signis[0]                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:zreg|Dout[7]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_CU_vhdl:control_unit|delayCnt[1]                                                                                                  ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC|Dout[4]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg|Dout[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg|Dout[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg|Dout[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg|Dout[2] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:mulinB|Dout[0]                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:zreg|Dout[0]                                                ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC|Dout[8]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg|Dout[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg|Dout[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg|Dout[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg|Dout[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg|Dout[1] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinB|Dout[2]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinA|Dout[3]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinA|Dout[3]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinA|Dout[6]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinA|Dout[4]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA|Dout[6]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA|Dout[2]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA|Dout[6]                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA|Dout[3]                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sls_sNN_vhdl|sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|signis[2]                                                                             ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |sls_sNN_vhdl|sls_sNN_CU_vhdl:control_unit|olac_clk_en                                                                                                  ;
; 17:1               ; 7 bits    ; 77 LEs        ; 56 LEs               ; 21 LEs                 ; Yes        ; |sls_sNN_vhdl|sls_sNN_CU_vhdl:control_unit|hlLDz                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component|altsyncram_t5t3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component|altsyncram_bkr3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component|altsyncram_ckr3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component|altsyncram_dkr3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component|altsyncram_ekr3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component|altsyncram_hrp3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component|altsyncram_hir3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component|altsyncram_iir3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component|altsyncram_jir3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component|altsyncram_kir3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |sls_sNN_vhdl ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; hlnmax         ; 4     ; Signed Integer                                      ;
; olnmax         ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; hlnmax         ; 4     ; Signed Integer                                ;
; olnmax         ; 4     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlAddrsCnt_vhdl:hlAddrsCnt|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                              ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                     ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                     ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                     ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                          ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                          ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                     ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                     ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                     ;
; CBXI_PARAMETER         ; cntr_esi     ; Untyped                                                                                     ;
+------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                 ;
+------------------------------------+------------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                              ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                              ;
; WIDTH_A                            ; 8                      ; Signed Integer                                                       ;
; WIDTHAD_A                          ; 8                      ; Signed Integer                                                       ;
; NUMWORDS_A                         ; 256                    ; Signed Integer                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                              ;
; WIDTH_B                            ; 1                      ; Signed Integer                                                       ;
; WIDTHAD_B                          ; 1                      ; Signed Integer                                                       ;
; NUMWORDS_B                         ; 0                      ; Signed Integer                                                       ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                                       ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                              ;
; INIT_FILE                          ; sls_sNN_testimages.mif ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_t5t3        ; Untyped                                                              ;
+------------------------------------+------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; hlw_init_file  ; ./w9_1.mif ; String                                                               ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; ./w9_1.mif           ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_bkr3      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:mulinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:mulinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinC ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:zreg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; hlw_init_file  ; ./w9_2.mif ; String                                                               ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; ./w9_2.mif           ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_ckr3      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:mulinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:mulinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:macinC ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln|sls_nbit_reg_vhdl:zreg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; hlw_init_file  ; ./w9_3.mif ; String                                                               ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; ./w9_3.mif           ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_dkr3      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:mulinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:mulinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:macinC ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln|sls_nbit_reg_vhdl:zreg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; hlw_init_file  ; ./w9_4.mif ; String                                                               ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; ./w9_4.mif           ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_ekr3      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:mulinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:macinC ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln|sls_nbit_reg_vhdl:zreg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_nbit_mux4to1_vhdl:olmuxin ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olAddrsCnt_vhdl:olAddrsCnt|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTH              ; 4            ; Signed Integer                                                                              ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                     ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                     ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                     ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                          ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                          ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                     ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                     ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                     ;
; CBXI_PARAMETER         ; cntr_asi     ; Untyped                                                                                     ;
+------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                        ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                        ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_hrp3      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; olw_init_file  ; ./w4_1.mif ; String                                                               ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; ./w4_1.mif           ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_hir3      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:mulinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:mulinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:macinC ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln|sls_nbit_reg_vhdl:zreg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; olw_init_file  ; ./w4_2.mif ; String                                                               ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; ./w4_2.mif           ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_iir3      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:mulinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:mulinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:macinC ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln|sls_nbit_reg_vhdl:zreg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; olw_init_file  ; ./w4_3.mif ; String                                                               ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; ./w4_3.mif           ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_jir3      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:mulinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:mulinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:macinC ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln|sls_nbit_reg_vhdl:zreg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom ;
+----------------+------------+----------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                 ;
+----------------+------------+----------------------------------------------------------------------+
; olw_init_file  ; ./w4_4.mif ; String                                                               ;
+----------------+------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; ./w4_4.mif           ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_kir3      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:mulinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:mr_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:Md_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:P_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_reg_vhdl:mr_reg ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3|sls_nbit_add_sub_vhdl:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinA ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinB ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:macinC ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_16bit_signed_add_vhdl:add2|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_DIRECTION          ; ADD          ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                           ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                           ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                           ;
; STYLE                  ; FAST         ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; add_sub_pui  ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln|sls_nbit_reg_vhdl:zreg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp12|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8            ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                 ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                 ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                      ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; cmpr_3ig     ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_nbit_mux2to1_vhdl:mux12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp34|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                    ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8            ; Signed Integer                                                                                                          ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                 ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                 ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                 ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                      ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                 ;
; CBXI_PARAMETER         ; cmpr_3ig     ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                          ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_nbit_mux2to1_vhdl:mux34 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp1234|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                      ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8            ; Signed Integer                                                                                                            ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                   ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                   ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                   ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                        ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                   ;
; CBXI_PARAMETER         ; cmpr_3ig     ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_nbit_mux2to1_vhdl:mux1234 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 10                                                                                    ;
; Entity Instance                           ; sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 16                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 4                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 4                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 4                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 4                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 4                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_nbit_mux2to1_vhdl:mux1234"  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:4:oln" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; biasin ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:3:oln" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; biasin ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:2:oln" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; biasin ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\olg1:1:oln" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; biasin ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:4:hln" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; biasin ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:3:hln" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; biasin ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:2:hln" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; biasin ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:zreg"        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_16bit_signed_add_vhdl:add2" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                 ;
+----------+--------+----------+-----------------------------------------------------------------------------------------+
; datab    ; Input  ; Info     ; Stuck at GND                                                                            ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_16bit_signed_add_vhdl:add1" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                 ;
+----------+--------+----------+-----------------------------------------------------------------------------------------+
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg" ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                 ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------+
; din    ; Input  ; Info     ; Stuck at GND                                                                                            ;
; sdinr  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; load   ; Input  ; Info     ; Stuck at GND                                                                                            ;
; shr    ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; shl    ; Input  ; Info     ; Stuck at GND                                                                                            ;
; sdoutl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; dout   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:mr_Reg" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:PP_Reg" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_reg_vhdl:MD_Reg" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                 ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+
; ld   ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage3" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; ld_all     ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; mr_dout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage2" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; ld_all     ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; mr_dout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage1" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; ld_all     ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; mr_dout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                           ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; cin      ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; pr_din     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; ld_all     ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; mr_dout[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc|sls_and2:\twosc:3:stage2" ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc|sls_and2:\twosc:0:stage2" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; x2   ; Input ; Info     ; Stuck at VCC                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc|sls_xor2:\twosc:0:stage1" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; x2   ; Input ; Info     ; Stuck at VCC                                                                                                                         ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:mulinB"     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:mulinA"     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; biasin ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 10                          ;
; cycloneiii_ff         ; 532                         ;
;     ENA               ; 98                          ;
;     ENA SCLR          ; 98                          ;
;     ENA SCLR SLD      ; 5                           ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 158                         ;
;     SLD               ; 1                           ;
;     plain             ; 156                         ;
; cycloneiii_lcell_comb ; 692                         ;
;     arith             ; 115                         ;
;         2 data inputs ; 14                          ;
;         3 data inputs ; 101                         ;
;     normal            ; 577                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 324                         ;
;         3 data inputs ; 73                          ;
;         4 data inputs ; 173                         ;
; cycloneiii_ram_block  ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 1.99                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Apr 25 14:59:48 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sls_sNN_vhdl -c sls_sNN_vhdl
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sls_xor2.vhd
    Info (12022): Found design unit 1: sls_xor2-func File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_xor2.vhd Line: 9
    Info (12023): Found entity 1: sls_xor2 File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_xor2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sls_psrm_vhdl_tb.vhd
    Info (12022): Found design unit 1: sls_PSRM_vhdl_tb-behavior File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_vhdl_tb.vhd Line: 18
    Info (12023): Found entity 1: sls_PSRM_vhdl_tb File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_vhdl_tb.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file sls_psrm_vhdl.vhd
    Info (12022): Found design unit 1: sls_PSRM_vhdl-pipe File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_vhdl.vhd Line: 13
    Info (12023): Found entity 1: sls_PSRM_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_vhdl.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file sls_psrm_stage_vhdl.vhd
    Info (12022): Found design unit 1: sls_PSRM_stage_vhdl-structural File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_stage_vhdl.vhd Line: 14
    Info (12023): Found entity 1: sls_PSRM_stage_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_stage_vhdl.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file sls_psrm_package.vhd
    Info (12022): Found design unit 1: sls_PSRM_package File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sls_not.vhd
    Info (12022): Found design unit 1: sls_not-func File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_not.vhd Line: 9
    Info (12023): Found entity 1: sls_not File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_not.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sls_nbit_add_sub_vhdl.vhd
    Info (12022): Found design unit 1: sls_nbit_add_sub_vhdl-func File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_add_sub_vhdl.vhd Line: 13
    Info (12023): Found entity 1: sls_nbit_add_sub_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_add_sub_vhdl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sls_nbit_2sc_out_vhdl.vhd
    Info (12022): Found design unit 1: sls_nbit_2sc_out_vhdl-beh File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_2sc_out_vhdl.vhd Line: 12
    Info (12023): Found entity 1: sls_nbit_2sc_out_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_2sc_out_vhdl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sls_nbit_2sc_in_vhdl.vhd
    Info (12022): Found design unit 1: sls_nbit_2sc_in_vhdl-struc File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_2sc_in_vhdl.vhd Line: 11
    Info (12023): Found entity 1: sls_nbit_2sc_in_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_2sc_in_vhdl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sls_nbitsfr_vhdl.vhd
    Info (12022): Found design unit 1: sls_nBitSFR_vhdl-sls_Behavior File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nBitSFR_vhdl.vhd Line: 13
    Info (12023): Found entity 1: sls_nBitSFR_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nBitSFR_vhdl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sls_and2.vhd
    Info (12022): Found design unit 1: sls_and2-func File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_and2.vhd Line: 9
    Info (12023): Found entity 1: sls_and2 File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_and2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sls_16bit_signed_add_vhdl.vhd
    Info (12022): Found design unit 1: sls_16bit_signed_add_vhdl-SYN File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_16bit_signed_add_vhdl.vhd Line: 54
    Info (12023): Found entity 1: sls_16bit_signed_add_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_16bit_signed_add_vhdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file sls_signed_comparator.vhd
    Info (12022): Found design unit 1: sls_signed_comparator-SYN File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_signed_comparator.vhd Line: 52
    Info (12023): Found entity 1: sls_signed_comparator File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_signed_comparator.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file sls_16bit_signed_mult_vhdl.vhd
    Info (12022): Found design unit 1: sls_16bit_signed_mult_vhdl-SYN File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_16bit_signed_mult_vhdl.vhd Line: 52
    Info (12023): Found entity 1: sls_16bit_signed_mult_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_16bit_signed_mult_vhdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file pixdata_rom_vhdl.vhd
    Info (12022): Found design unit 1: pixdata_rom_vhdl-SYN File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/pixData_rom_vhdl.vhd Line: 52
    Info (12023): Found entity 1: pixData_rom_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/pixData_rom_vhdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file olw_rom_vhdl.vhd
    Info (12022): Found design unit 1: olw_rom_vhdl-SYN File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olw_rom_vhdl.vhd Line: 53
    Info (12023): Found entity 1: olw_rom_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olw_rom_vhdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file oldatain_ram_vhdl.vhd
    Info (12022): Found design unit 1: oldatain_ram_vhdl-SYN File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/oldatain_ram_vhdl.vhd Line: 54
    Info (12023): Found entity 1: oldatain_ram_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/oldatain_ram_vhdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file oladdrscnt_vhdl.vhd
    Info (12022): Found design unit 1: oladdrscnt_vhdl-SYN File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olAddrsCnt_vhdl.vhd Line: 53
    Info (12023): Found entity 1: olAddrsCnt_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olAddrsCnt_vhdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file hlw_rom_vhdl.vhd
    Info (12022): Found design unit 1: hlw_rom_vhdl-SYN File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlw_rom_vhdl.vhd Line: 53
    Info (12023): Found entity 1: hlw_rom_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlw_rom_vhdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file hladdrscnt_vhdl.vhd
    Info (12022): Found design unit 1: hladdrscnt_vhdl-SYN File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlAddrsCnt_vhdl.vhd Line: 53
    Info (12023): Found entity 1: hlAddrsCnt_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlAddrsCnt_vhdl.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file sls_simpleneuron_vhdl.vhd
    Info (12022): Found design unit 1: sls_simpleneuron_vhdl-structural File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_simpleneuron_vhdl.vhd Line: 21
    Info (12023): Found entity 1: sls_simpleneuron_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_simpleneuron_vhdl.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file sls_snn_vhdl_tb.vhd
    Info (12022): Found design unit 1: sls_sNN_vhdl_tb-testbench File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_vhdl_tb.vhd Line: 8
    Info (12023): Found entity 1: sls_sNN_vhdl_tb File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_vhdl_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sls_nbit_reg_vhdl.vhd
    Info (12022): Found design unit 1: sls_nbit_reg_vhdl-beh File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_reg_vhdl.vhd Line: 11
    Info (12023): Found entity 1: sls_nbit_reg_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_reg_vhdl.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file sls_package.vhd
    Info (12022): Found design unit 1: sls_package File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_package.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sls_signis_vhdl.vhd
    Info (12022): Found design unit 1: sls_signis_vhdl-mixed File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_signis_vhdl.vhd Line: 14
    Info (12023): Found entity 1: sls_signis_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_signis_vhdl.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file sls_nbit_mux4to1_vhdl.vhd
    Info (12022): Found design unit 1: sls_nbit_mux4to1_vhdl-sls_nbit_mux4to1 File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_mux4to1_vhdl.vhd Line: 13
    Info (12023): Found entity 1: sls_nbit_mux4to1_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_mux4to1_vhdl.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sls_nbit_mux2to1_vhdl.vhd
    Info (12022): Found design unit 1: sls_nbit_mux2to1_vhdl-mux2to1_func File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_mux2to1_vhdl.vhd Line: 11
    Info (12023): Found entity 1: sls_nbit_mux2to1_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_mux2to1_vhdl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sls_snn_vhdl.vhd
    Info (12022): Found design unit 1: sls_sNN_vhdl-mixed File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_vhdl.vhd Line: 21
    Info (12023): Found entity 1: sls_sNN_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_vhdl.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file sls_snn_dp_vhdl.vhd
    Info (12022): Found design unit 1: sls_sNN_DP_vhdl-structural File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 24
    Info (12023): Found entity 1: sls_sNN_DP_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file sls_snn_cu_vhdl.vhd
    Info (12022): Found design unit 1: sls_sNN_CU_vhdl-behavioral File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_CU_vhdl.vhd Line: 21
    Info (12023): Found entity 1: sls_sNN_CU_vhdl File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_CU_vhdl.vhd Line: 11
Info (12127): Elaborating entity "sls_sNN_vhdl" for the top level hierarchy
Info (12128): Elaborating entity "sls_sNN_DP_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_vhdl.vhd Line: 36
Info (12128): Elaborating entity "hlAddrsCnt_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|hlAddrsCnt_vhdl:hlAddrsCnt" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 47
Info (12128): Elaborating entity "lpm_counter" for hierarchy "sls_sNN_DP_vhdl:data_path|hlAddrsCnt_vhdl:hlAddrsCnt|lpm_counter:LPM_COUNTER_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlAddrsCnt_vhdl.vhd Line: 77
Info (12130): Elaborated megafunction instantiation "sls_sNN_DP_vhdl:data_path|hlAddrsCnt_vhdl:hlAddrsCnt|lpm_counter:LPM_COUNTER_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlAddrsCnt_vhdl.vhd Line: 77
Info (12133): Instantiated megafunction "sls_sNN_DP_vhdl:data_path|hlAddrsCnt_vhdl:hlAddrsCnt|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlAddrsCnt_vhdl.vhd Line: 77
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_esi.tdf
    Info (12023): Found entity 1: cntr_esi File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/cntr_esi.tdf Line: 25
Info (12128): Elaborating entity "cntr_esi" for hierarchy "sls_sNN_DP_vhdl:data_path|hlAddrsCnt_vhdl:hlAddrsCnt|lpm_counter:LPM_COUNTER_component|cntr_esi:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "pixData_rom_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 51
Info (12128): Elaborating entity "altsyncram" for hierarchy "sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/pixData_rom_vhdl.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/pixData_rom_vhdl.vhd Line: 59
Info (12133): Instantiated megafunction "sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/pixData_rom_vhdl.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "sls_sNN_testimages.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t5t3.tdf
    Info (12023): Found entity 1: altsyncram_t5t3 File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_t5t3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_t5t3" for hierarchy "sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component|altsyncram_t5t3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "hlw_rom_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 56
Info (12128): Elaborating entity "altsyncram" for hierarchy "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlw_rom_vhdl.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlw_rom_vhdl.vhd Line: 60
Info (12133): Instantiated megafunction "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlw_rom_vhdl.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./w9_1.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bkr3.tdf
    Info (12023): Found entity 1: altsyncram_bkr3 File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_bkr3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bkr3" for hierarchy "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component|altsyncram_bkr3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sls_simpleneuron_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 59
Warning (10036): Verilog HDL or VHDL warning at sls_simpleneuron_vhdl.vhd(28): object "cout1" assigned a value but never read File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_simpleneuron_vhdl.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at sls_simpleneuron_vhdl.vhd(28): object "vout1" assigned a value but never read File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_simpleneuron_vhdl.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at sls_simpleneuron_vhdl.vhd(28): object "cout2" assigned a value but never read File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_simpleneuron_vhdl.vhd Line: 28
Warning (10036): Verilog HDL or VHDL warning at sls_simpleneuron_vhdl.vhd(28): object "vout2" assigned a value but never read File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_simpleneuron_vhdl.vhd Line: 28
Info (12128): Elaborating entity "sls_nbit_reg_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:mulinA" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_simpleneuron_vhdl.vhd Line: 34
Info (12128): Elaborating entity "sls_PSRM_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_simpleneuron_vhdl.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at sls_PSRM_vhdl.vhd(20): object "Md_final" assigned a value but never read File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_vhdl.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at sls_PSRM_vhdl.vhd(21): object "twosc_L" assigned a value but never read File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_vhdl.vhd Line: 21
Warning (10036): Verilog HDL or VHDL warning at sls_PSRM_vhdl.vhd(23): object "twosc_out" assigned a value but never read File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_vhdl.vhd Line: 23
Info (12128): Elaborating entity "sls_nbit_2sc_in_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_vhdl.vhd Line: 37
Info (12128): Elaborating entity "sls_not" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc|sls_not:\twosc:0:stage0" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_2sc_in_vhdl.vhd Line: 18
Info (12128): Elaborating entity "sls_xor2" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc|sls_xor2:\twosc:0:stage1" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_2sc_in_vhdl.vhd Line: 19
Info (12128): Elaborating entity "sls_and2" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_in_vhdl:Md_2sc|sls_and2:\twosc:0:stage2" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nbit_2sc_in_vhdl.vhd Line: 20
Info (12128): Elaborating entity "sls_PSRM_stage_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_vhdl.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at sls_PSRM_stage_vhdl.vhd(17): object "adder_v" assigned a value but never read File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_stage_vhdl.vhd Line: 17
Info (12128): Elaborating entity "sls_nbit_reg_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_reg_vhdl:Md_reg" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_stage_vhdl.vhd Line: 20
Info (12128): Elaborating entity "sls_nbit_add_sub_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_PSRM_stage_vhdl:stage0|sls_nbit_add_sub_vhdl:adder" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_stage_vhdl.vhd Line: 34
Info (12128): Elaborating entity "sls_nBitSFR_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nBitSFR_vhdl:twosc_Reg" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_vhdl.vhd Line: 69
Warning (10492): VHDL Process Statement warning at sls_nBitSFR_vhdl.vhd(25): signal "Dout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nBitSFR_vhdl.vhd Line: 25
Warning (10492): VHDL Process Statement warning at sls_nBitSFR_vhdl.vhd(25): signal "SDoutR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nBitSFR_vhdl.vhd Line: 25
Warning (10492): VHDL Process Statement warning at sls_nBitSFR_vhdl.vhd(25): signal "SDoutL" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_nBitSFR_vhdl.vhd Line: 25
Info (12128): Elaborating entity "sls_nbit_2sc_out_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_PSRM_vhdl:mul|sls_nbit_2sc_out_vhdl:f_2sc" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_PSRM_vhdl.vhd Line: 74
Info (12128): Elaborating entity "sls_nbit_reg_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_nbit_reg_vhdl:macinA" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_simpleneuron_vhdl.vhd Line: 53
Info (12128): Elaborating entity "sls_16bit_signed_add_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_16bit_signed_add_vhdl:add1" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_simpleneuron_vhdl.vhd Line: 60
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_16bit_signed_add_vhdl.vhd Line: 84
Info (12130): Elaborated megafunction instantiation "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_16bit_signed_add_vhdl.vhd Line: 84
Info (12133): Instantiated megafunction "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_16bit_signed_add_vhdl.vhd Line: 84
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pui.tdf
    Info (12023): Found entity 1: add_sub_pui File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/add_sub_pui.tdf Line: 22
Info (12128): Elaborating entity "add_sub_pui" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_simpleneuron_vhdl:\hlg1:1:hln|sls_16bit_signed_add_vhdl:add1|lpm_add_sub:LPM_ADD_SUB_component|add_sub_pui:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "hlw_rom_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 56
Info (12128): Elaborating entity "altsyncram" for hierarchy "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlw_rom_vhdl.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlw_rom_vhdl.vhd Line: 60
Info (12133): Instantiated megafunction "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlw_rom_vhdl.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./w9_2.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ckr3.tdf
    Info (12023): Found entity 1: altsyncram_ckr3 File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_ckr3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ckr3" for hierarchy "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component|altsyncram_ckr3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "hlw_rom_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 56
Info (12128): Elaborating entity "altsyncram" for hierarchy "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlw_rom_vhdl.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlw_rom_vhdl.vhd Line: 60
Info (12133): Instantiated megafunction "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlw_rom_vhdl.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./w9_3.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dkr3.tdf
    Info (12023): Found entity 1: altsyncram_dkr3 File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_dkr3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dkr3" for hierarchy "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component|altsyncram_dkr3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "hlw_rom_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 56
Info (12128): Elaborating entity "altsyncram" for hierarchy "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlw_rom_vhdl.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlw_rom_vhdl.vhd Line: 60
Info (12133): Instantiated megafunction "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/hlw_rom_vhdl.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./w9_4.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ekr3.tdf
    Info (12023): Found entity 1: altsyncram_ekr3 File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_ekr3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ekr3" for hierarchy "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component|altsyncram_ekr3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sls_nbit_mux4to1_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_nbit_mux4to1_vhdl:olmuxin" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 66
Info (12128): Elaborating entity "olAddrsCnt_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|olAddrsCnt_vhdl:olAddrsCnt" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 71
Info (12128): Elaborating entity "lpm_counter" for hierarchy "sls_sNN_DP_vhdl:data_path|olAddrsCnt_vhdl:olAddrsCnt|lpm_counter:LPM_COUNTER_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olAddrsCnt_vhdl.vhd Line: 77
Info (12130): Elaborated megafunction instantiation "sls_sNN_DP_vhdl:data_path|olAddrsCnt_vhdl:olAddrsCnt|lpm_counter:LPM_COUNTER_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olAddrsCnt_vhdl.vhd Line: 77
Info (12133): Instantiated megafunction "sls_sNN_DP_vhdl:data_path|olAddrsCnt_vhdl:olAddrsCnt|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olAddrsCnt_vhdl.vhd Line: 77
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_asi.tdf
    Info (12023): Found entity 1: cntr_asi File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/cntr_asi.tdf Line: 25
Info (12128): Elaborating entity "cntr_asi" for hierarchy "sls_sNN_DP_vhdl:data_path|olAddrsCnt_vhdl:olAddrsCnt|lpm_counter:LPM_COUNTER_component|cntr_asi:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "oldatain_ram_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 76
Info (12128): Elaborating entity "altsyncram" for hierarchy "sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/oldatain_ram_vhdl.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/oldatain_ram_vhdl.vhd Line: 61
Info (12133): Instantiated megafunction "sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/oldatain_ram_vhdl.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hrp3.tdf
    Info (12023): Found entity 1: altsyncram_hrp3 File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_hrp3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hrp3" for hierarchy "sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component|altsyncram_hrp3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "olw_rom_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olw_rom_vhdl.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olw_rom_vhdl.vhd Line: 60
Info (12133): Instantiated megafunction "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olw_rom_vhdl.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./w4_1.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hir3.tdf
    Info (12023): Found entity 1: altsyncram_hir3 File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_hir3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hir3" for hierarchy "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component|altsyncram_hir3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "olw_rom_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olw_rom_vhdl.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olw_rom_vhdl.vhd Line: 60
Info (12133): Instantiated megafunction "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olw_rom_vhdl.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./w4_2.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iir3.tdf
    Info (12023): Found entity 1: altsyncram_iir3 File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_iir3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_iir3" for hierarchy "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component|altsyncram_iir3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "olw_rom_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olw_rom_vhdl.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olw_rom_vhdl.vhd Line: 60
Info (12133): Instantiated megafunction "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olw_rom_vhdl.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./w4_3.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jir3.tdf
    Info (12023): Found entity 1: altsyncram_jir3 File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_jir3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jir3" for hierarchy "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component|altsyncram_jir3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "olw_rom_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 81
Info (12128): Elaborating entity "altsyncram" for hierarchy "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olw_rom_vhdl.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olw_rom_vhdl.vhd Line: 60
Info (12133): Instantiated megafunction "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/olw_rom_vhdl.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "./w4_4.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kir3.tdf
    Info (12023): Found entity 1: altsyncram_kir3 File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_kir3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kir3" for hierarchy "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component|altsyncram_kir3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sls_signis_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_DP_vhdl.vhd Line: 93
Warning (10036): Verilog HDL or VHDL warning at sls_signis_vhdl.vhd(17): object "olnout1234" assigned a value but never read File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_signis_vhdl.vhd Line: 17
Info (12128): Elaborating entity "sls_signed_comparator" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp12" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_signis_vhdl.vhd Line: 26
Info (12128): Elaborating entity "lpm_compare" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp12|lpm_compare:LPM_COMPARE_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_signed_comparator.vhd Line: 74
Info (12130): Elaborated megafunction instantiation "sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp12|lpm_compare:LPM_COMPARE_component" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_signed_comparator.vhd Line: 74
Info (12133): Instantiated megafunction "sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp12|lpm_compare:LPM_COMPARE_component" with the following parameter: File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_signed_comparator.vhd Line: 74
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_3ig.tdf
    Info (12023): Found entity 1: cmpr_3ig File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/cmpr_3ig.tdf Line: 22
Info (12128): Elaborating entity "cmpr_3ig" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_signed_comparator:comp12|lpm_compare:LPM_COMPARE_component|cmpr_3ig:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "sls_nbit_mux2to1_vhdl" for hierarchy "sls_sNN_DP_vhdl:data_path|sls_signis_vhdl:recognize|sls_nbit_mux2to1_vhdl:mux12" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_signis_vhdl.vhd Line: 27
Info (12128): Elaborating entity "sls_sNN_CU_vhdl" for hierarchy "sls_sNN_CU_vhdl:control_unit" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_vhdl.vhd Line: 46
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component|altsyncram_kir3:auto_generated|q_a[4]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_kir3.tdf Line: 122
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component|altsyncram_kir3:auto_generated|q_a[5]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_kir3.tdf Line: 144
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component|altsyncram_kir3:auto_generated|q_a[6]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_kir3.tdf Line: 166
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:4:olwrom|altsyncram:altsyncram_component|altsyncram_kir3:auto_generated|q_a[7]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_kir3.tdf Line: 188
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component|altsyncram_jir3:auto_generated|q_a[4]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_jir3.tdf Line: 122
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component|altsyncram_jir3:auto_generated|q_a[5]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_jir3.tdf Line: 144
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component|altsyncram_jir3:auto_generated|q_a[6]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_jir3.tdf Line: 166
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:3:olwrom|altsyncram:altsyncram_component|altsyncram_jir3:auto_generated|q_a[7]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_jir3.tdf Line: 188
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component|altsyncram_iir3:auto_generated|q_a[4]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_iir3.tdf Line: 122
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component|altsyncram_iir3:auto_generated|q_a[5]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_iir3.tdf Line: 144
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component|altsyncram_iir3:auto_generated|q_a[6]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_iir3.tdf Line: 166
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:2:olwrom|altsyncram:altsyncram_component|altsyncram_iir3:auto_generated|q_a[7]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_iir3.tdf Line: 188
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component|altsyncram_hir3:auto_generated|q_a[4]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_hir3.tdf Line: 122
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component|altsyncram_hir3:auto_generated|q_a[5]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_hir3.tdf Line: 144
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component|altsyncram_hir3:auto_generated|q_a[6]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_hir3.tdf Line: 166
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|olw_rom_vhdl:\olg1:1:olwrom|altsyncram:altsyncram_component|altsyncram_hir3:auto_generated|q_a[7]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_hir3.tdf Line: 188
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component|altsyncram_hrp3:auto_generated|q_a[4]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_hrp3.tdf Line: 124
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component|altsyncram_hrp3:auto_generated|q_a[5]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_hrp3.tdf Line: 146
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component|altsyncram_hrp3:auto_generated|q_a[6]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_hrp3.tdf Line: 168
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|oldatain_ram_vhdl:oldatain|altsyncram:altsyncram_component|altsyncram_hrp3:auto_generated|q_a[7]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_hrp3.tdf Line: 190
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component|altsyncram_ekr3:auto_generated|q_a[4]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_ekr3.tdf Line: 122
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component|altsyncram_ekr3:auto_generated|q_a[5]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_ekr3.tdf Line: 144
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component|altsyncram_ekr3:auto_generated|q_a[6]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_ekr3.tdf Line: 166
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:4:hlwrom|altsyncram:altsyncram_component|altsyncram_ekr3:auto_generated|q_a[7]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_ekr3.tdf Line: 188
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component|altsyncram_dkr3:auto_generated|q_a[4]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_dkr3.tdf Line: 122
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component|altsyncram_dkr3:auto_generated|q_a[5]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_dkr3.tdf Line: 144
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component|altsyncram_dkr3:auto_generated|q_a[6]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_dkr3.tdf Line: 166
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:3:hlwrom|altsyncram:altsyncram_component|altsyncram_dkr3:auto_generated|q_a[7]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_dkr3.tdf Line: 188
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component|altsyncram_ckr3:auto_generated|q_a[4]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_ckr3.tdf Line: 122
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component|altsyncram_ckr3:auto_generated|q_a[5]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_ckr3.tdf Line: 144
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component|altsyncram_ckr3:auto_generated|q_a[6]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_ckr3.tdf Line: 166
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:2:hlwrom|altsyncram:altsyncram_component|altsyncram_ckr3:auto_generated|q_a[7]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_ckr3.tdf Line: 188
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component|altsyncram_bkr3:auto_generated|q_a[4]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_bkr3.tdf Line: 122
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component|altsyncram_bkr3:auto_generated|q_a[5]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_bkr3.tdf Line: 144
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component|altsyncram_bkr3:auto_generated|q_a[6]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_bkr3.tdf Line: 166
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|hlw_rom_vhdl:\hlg1:1:hlwrom|altsyncram:altsyncram_component|altsyncram_bkr3:auto_generated|q_a[7]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_bkr3.tdf Line: 188
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component|altsyncram_t5t3:auto_generated|q_a[4]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_t5t3.tdf Line: 122
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component|altsyncram_t5t3:auto_generated|q_a[5]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_t5t3.tdf Line: 144
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component|altsyncram_t5t3:auto_generated|q_a[6]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_t5t3.tdf Line: 166
        Warning (14320): Synthesized away node "sls_sNN_DP_vhdl:data_path|pixData_rom_vhdl:testimages|altsyncram:altsyncram_component|altsyncram_t5t3:auto_generated|q_a[7]" File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/db/altsyncram_t5t3.tdf Line: 188
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "signis[3]" is stuck at VCC File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_vhdl.vhd Line: 18
    Warning (13410): Pin "signis[5]" is stuck at VCC File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_vhdl.vhd Line: 18
    Warning (13410): Pin "signis[7]" is stuck at GND File: C:/Users/sls3445/Documents/DS2_labs/Lab13/sls_sNN_vhdl/sls_sNN_vhdl.vhd Line: 18
Info (286030): Timing-Driven Synthesis is running
Info (17049): 172 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 742 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 692 logic cells
    Info (21064): Implemented 40 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4877 megabytes
    Info: Processing ended: Fri Apr 25 15:00:04 2025
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:13


