

================================================================
== Vitis HLS Report for 'load_buffer_tile_c2'
================================================================
* Date:           Wed Nov  1 16:45:36 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4710|     4710|  47.100 us|  47.100 us|  4710|  4710|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                          |                                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_load_buffer_tile_c2_Pipeline_1_fu_130                 |load_buffer_tile_c2_Pipeline_1                 |     2314|     2314|  23.140 us|  23.140 us|  2314|  2314|       no|
        |grp_load_buffer_tile_c2_Pipeline_2_fu_136                 |load_buffer_tile_c2_Pipeline_2                 |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142  |load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1  |     2393|     2393|  23.930 us|  23.930 us|  2393|  2393|       no|
        |grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190  |load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4  |      267|      267|   2.670 us|   2.670 us|   267|   267|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    484|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|   29415|  34398|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    174|    -|
|Register         |        -|    -|     264|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|   29679|  35056|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      21|     49|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+
    |grp_load_buffer_tile_c2_Pipeline_1_fu_130                 |load_buffer_tile_c2_Pipeline_1                 |        0|   0|     14|     65|    0|
    |grp_load_buffer_tile_c2_Pipeline_2_fu_136                 |load_buffer_tile_c2_Pipeline_2                 |        0|   0|     11|     60|    0|
    |grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142  |load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1  |        0|   1|  29255|  33978|    0|
    |grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190  |load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4  |        0|   0|    135|    295|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                     |                                               |        0|   1|  29415|  34398|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |xClamped_10_fu_286_p2            |         +|   0|  0|  15|           8|           4|
    |xClamped_11_fu_293_p2            |         +|   0|  0|  15|           8|           4|
    |xClamped_12_fu_300_p2            |         +|   0|  0|  15|           8|           4|
    |xClamped_13_fu_307_p2            |         +|   0|  0|  15|           8|           4|
    |xClamped_14_fu_314_p2            |         +|   0|  0|  15|           8|           4|
    |xClamped_15_fu_321_p2            |         +|   0|  0|  15|           8|           5|
    |xClamped_1_fu_223_p2             |         +|   0|  0|  15|           8|           2|
    |xClamped_2_fu_230_p2             |         +|   0|  0|  15|           8|           2|
    |xClamped_3_fu_237_p2             |         +|   0|  0|  15|           8|           3|
    |xClamped_4_fu_244_p2             |         +|   0|  0|  15|           8|           3|
    |xClamped_5_fu_251_p2             |         +|   0|  0|  15|           8|           3|
    |xClamped_6_fu_258_p2             |         +|   0|  0|  15|           8|           3|
    |xClamped_7_fu_265_p2             |         +|   0|  0|  15|           8|           4|
    |xClamped_8_fu_272_p2             |         +|   0|  0|  15|           8|           4|
    |xClamped_9_fu_279_p2             |         +|   0|  0|  15|           8|           4|
    |xClamped_fu_216_p2               |         +|   0|  0|  15|           8|           1|
    |yClamped_10_fu_398_p2            |         +|   0|  0|  15|           8|           4|
    |yClamped_11_fu_405_p2            |         +|   0|  0|  15|           8|           4|
    |yClamped_12_fu_412_p2            |         +|   0|  0|  15|           8|           4|
    |yClamped_13_fu_419_p2            |         +|   0|  0|  15|           8|           4|
    |yClamped_14_fu_426_p2            |         +|   0|  0|  15|           8|           4|
    |yClamped_15_fu_433_p2            |         +|   0|  0|  15|           8|           5|
    |yClamped_1_fu_335_p2             |         +|   0|  0|  15|           8|           2|
    |yClamped_2_fu_342_p2             |         +|   0|  0|  15|           8|           2|
    |yClamped_3_fu_349_p2             |         +|   0|  0|  15|           8|           3|
    |yClamped_4_fu_356_p2             |         +|   0|  0|  15|           8|           3|
    |yClamped_5_fu_363_p2             |         +|   0|  0|  15|           8|           3|
    |yClamped_6_fu_370_p2             |         +|   0|  0|  15|           8|           3|
    |yClamped_7_fu_377_p2             |         +|   0|  0|  15|           8|           4|
    |yClamped_8_fu_384_p2             |         +|   0|  0|  15|           8|           4|
    |yClamped_9_fu_391_p2             |         +|   0|  0|  15|           8|           4|
    |yClamped_fu_328_p2               |         +|   0|  0|  15|           8|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 484|         258|         110|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  26|          5|    1|          5|
    |input_fm_buffer_1_address0     |  14|          3|   12|         36|
    |input_fm_buffer_1_ce0          |  14|          3|    1|          3|
    |input_fm_buffer_1_d0           |  14|          3|   32|         96|
    |input_fm_buffer_1_we0          |  14|          3|    1|          3|
    |m_axi_i2_ARVALID               |   9|          2|    1|          2|
    |m_axi_i2_RREADY                |   9|          2|    1|          2|
    |m_axi_w2_ARVALID               |   9|          2|    1|          2|
    |m_axi_w2_RREADY                |   9|          2|    1|          2|
    |weights_buffer_0_0_0_address0  |  14|          3|    5|         15|
    |weights_buffer_0_0_0_ce0       |  14|          3|    1|          3|
    |weights_buffer_0_0_0_d0        |  14|          3|   32|         96|
    |weights_buffer_0_0_0_we0       |  14|          3|    1|          3|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 174|         37|   90|        268|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                 | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                              |  4|   0|    4|          0|
    |grp_load_buffer_tile_c2_Pipeline_1_fu_130_ap_start_reg                 |  1|   0|    1|          0|
    |grp_load_buffer_tile_c2_Pipeline_2_fu_136_ap_start_reg                 |  1|   0|    1|          0|
    |grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142_ap_start_reg  |  1|   0|    1|          0|
    |grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190_ap_start_reg  |  1|   0|    1|          0|
    |xClamped_10_reg_516                                                    |  8|   0|    8|          0|
    |xClamped_11_reg_521                                                    |  8|   0|    8|          0|
    |xClamped_12_reg_526                                                    |  8|   0|    8|          0|
    |xClamped_13_reg_531                                                    |  8|   0|    8|          0|
    |xClamped_14_reg_536                                                    |  8|   0|    8|          0|
    |xClamped_15_reg_541                                                    |  8|   0|    8|          0|
    |xClamped_1_reg_471                                                     |  8|   0|    8|          0|
    |xClamped_2_reg_476                                                     |  8|   0|    8|          0|
    |xClamped_3_reg_481                                                     |  8|   0|    8|          0|
    |xClamped_4_reg_486                                                     |  8|   0|    8|          0|
    |xClamped_5_reg_491                                                     |  8|   0|    8|          0|
    |xClamped_6_reg_496                                                     |  8|   0|    8|          0|
    |xClamped_7_reg_501                                                     |  8|   0|    8|          0|
    |xClamped_8_reg_506                                                     |  8|   0|    8|          0|
    |xClamped_9_reg_511                                                     |  8|   0|    8|          0|
    |xClamped_reg_466                                                       |  8|   0|    8|          0|
    |yClamped_10_reg_596                                                    |  8|   0|    8|          0|
    |yClamped_11_reg_601                                                    |  8|   0|    8|          0|
    |yClamped_12_reg_606                                                    |  8|   0|    8|          0|
    |yClamped_13_reg_611                                                    |  8|   0|    8|          0|
    |yClamped_14_reg_616                                                    |  8|   0|    8|          0|
    |yClamped_15_reg_621                                                    |  8|   0|    8|          0|
    |yClamped_1_reg_551                                                     |  8|   0|    8|          0|
    |yClamped_2_reg_556                                                     |  8|   0|    8|          0|
    |yClamped_3_reg_561                                                     |  8|   0|    8|          0|
    |yClamped_4_reg_566                                                     |  8|   0|    8|          0|
    |yClamped_5_reg_571                                                     |  8|   0|    8|          0|
    |yClamped_6_reg_576                                                     |  8|   0|    8|          0|
    |yClamped_7_reg_581                                                     |  8|   0|    8|          0|
    |yClamped_8_reg_586                                                     |  8|   0|    8|          0|
    |yClamped_9_reg_591                                                     |  8|   0|    8|          0|
    |yClamped_reg_546                                                       |  8|   0|    8|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                  |264|   0|  264|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|   load_buffer_tile_c2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|   load_buffer_tile_c2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|   load_buffer_tile_c2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|   load_buffer_tile_c2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|   load_buffer_tile_c2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|   load_buffer_tile_c2|  return value|
|m_axi_i2_AWVALID               |  out|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_AWREADY               |   in|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_AWADDR                |  out|   64|       m_axi|                    i2|       pointer|
|m_axi_i2_AWID                  |  out|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_AWLEN                 |  out|   32|       m_axi|                    i2|       pointer|
|m_axi_i2_AWSIZE                |  out|    3|       m_axi|                    i2|       pointer|
|m_axi_i2_AWBURST               |  out|    2|       m_axi|                    i2|       pointer|
|m_axi_i2_AWLOCK                |  out|    2|       m_axi|                    i2|       pointer|
|m_axi_i2_AWCACHE               |  out|    4|       m_axi|                    i2|       pointer|
|m_axi_i2_AWPROT                |  out|    3|       m_axi|                    i2|       pointer|
|m_axi_i2_AWQOS                 |  out|    4|       m_axi|                    i2|       pointer|
|m_axi_i2_AWREGION              |  out|    4|       m_axi|                    i2|       pointer|
|m_axi_i2_AWUSER                |  out|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_WVALID                |  out|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_WREADY                |   in|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_WDATA                 |  out|   32|       m_axi|                    i2|       pointer|
|m_axi_i2_WSTRB                 |  out|    4|       m_axi|                    i2|       pointer|
|m_axi_i2_WLAST                 |  out|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_WID                   |  out|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_WUSER                 |  out|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_ARVALID               |  out|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_ARREADY               |   in|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_ARADDR                |  out|   64|       m_axi|                    i2|       pointer|
|m_axi_i2_ARID                  |  out|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_ARLEN                 |  out|   32|       m_axi|                    i2|       pointer|
|m_axi_i2_ARSIZE                |  out|    3|       m_axi|                    i2|       pointer|
|m_axi_i2_ARBURST               |  out|    2|       m_axi|                    i2|       pointer|
|m_axi_i2_ARLOCK                |  out|    2|       m_axi|                    i2|       pointer|
|m_axi_i2_ARCACHE               |  out|    4|       m_axi|                    i2|       pointer|
|m_axi_i2_ARPROT                |  out|    3|       m_axi|                    i2|       pointer|
|m_axi_i2_ARQOS                 |  out|    4|       m_axi|                    i2|       pointer|
|m_axi_i2_ARREGION              |  out|    4|       m_axi|                    i2|       pointer|
|m_axi_i2_ARUSER                |  out|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_RVALID                |   in|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_RREADY                |  out|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_RDATA                 |   in|   32|       m_axi|                    i2|       pointer|
|m_axi_i2_RLAST                 |   in|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_RID                   |   in|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_RFIFONUM              |   in|   13|       m_axi|                    i2|       pointer|
|m_axi_i2_RUSER                 |   in|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_RRESP                 |   in|    2|       m_axi|                    i2|       pointer|
|m_axi_i2_BVALID                |   in|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_BREADY                |  out|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_BRESP                 |   in|    2|       m_axi|                    i2|       pointer|
|m_axi_i2_BID                   |   in|    1|       m_axi|                    i2|       pointer|
|m_axi_i2_BUSER                 |   in|    1|       m_axi|                    i2|       pointer|
|input_fm                       |   in|   64|     ap_none|              input_fm|        scalar|
|m_axi_w2_AWVALID               |  out|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_AWREADY               |   in|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_AWADDR                |  out|   64|       m_axi|                    w2|       pointer|
|m_axi_w2_AWID                  |  out|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_AWLEN                 |  out|   32|       m_axi|                    w2|       pointer|
|m_axi_w2_AWSIZE                |  out|    3|       m_axi|                    w2|       pointer|
|m_axi_w2_AWBURST               |  out|    2|       m_axi|                    w2|       pointer|
|m_axi_w2_AWLOCK                |  out|    2|       m_axi|                    w2|       pointer|
|m_axi_w2_AWCACHE               |  out|    4|       m_axi|                    w2|       pointer|
|m_axi_w2_AWPROT                |  out|    3|       m_axi|                    w2|       pointer|
|m_axi_w2_AWQOS                 |  out|    4|       m_axi|                    w2|       pointer|
|m_axi_w2_AWREGION              |  out|    4|       m_axi|                    w2|       pointer|
|m_axi_w2_AWUSER                |  out|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_WVALID                |  out|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_WREADY                |   in|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_WDATA                 |  out|   32|       m_axi|                    w2|       pointer|
|m_axi_w2_WSTRB                 |  out|    4|       m_axi|                    w2|       pointer|
|m_axi_w2_WLAST                 |  out|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_WID                   |  out|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_WUSER                 |  out|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_ARVALID               |  out|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_ARREADY               |   in|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_ARADDR                |  out|   64|       m_axi|                    w2|       pointer|
|m_axi_w2_ARID                  |  out|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_ARLEN                 |  out|   32|       m_axi|                    w2|       pointer|
|m_axi_w2_ARSIZE                |  out|    3|       m_axi|                    w2|       pointer|
|m_axi_w2_ARBURST               |  out|    2|       m_axi|                    w2|       pointer|
|m_axi_w2_ARLOCK                |  out|    2|       m_axi|                    w2|       pointer|
|m_axi_w2_ARCACHE               |  out|    4|       m_axi|                    w2|       pointer|
|m_axi_w2_ARPROT                |  out|    3|       m_axi|                    w2|       pointer|
|m_axi_w2_ARQOS                 |  out|    4|       m_axi|                    w2|       pointer|
|m_axi_w2_ARREGION              |  out|    4|       m_axi|                    w2|       pointer|
|m_axi_w2_ARUSER                |  out|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_RVALID                |   in|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_RREADY                |  out|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_RDATA                 |   in|   32|       m_axi|                    w2|       pointer|
|m_axi_w2_RLAST                 |   in|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_RID                   |   in|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_RFIFONUM              |   in|   13|       m_axi|                    w2|       pointer|
|m_axi_w2_RUSER                 |   in|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_RRESP                 |   in|    2|       m_axi|                    w2|       pointer|
|m_axi_w2_BVALID                |   in|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_BREADY                |  out|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_BRESP                 |   in|    2|       m_axi|                    w2|       pointer|
|m_axi_w2_BID                   |   in|    1|       m_axi|                    w2|       pointer|
|m_axi_w2_BUSER                 |   in|    1|       m_axi|                    w2|       pointer|
|conv2_weights                  |   in|   64|     ap_none|         conv2_weights|        scalar|
|tx0                            |   in|    8|     ap_none|                   tx0|        scalar|
|ty0                            |   in|    8|     ap_none|                   ty0|        scalar|
|tn0                            |   in|    6|     ap_none|                   tn0|        scalar|
|input_fm_buffer_1_address0     |  out|   12|   ap_memory|     input_fm_buffer_1|         array|
|input_fm_buffer_1_ce0          |  out|    1|   ap_memory|     input_fm_buffer_1|         array|
|input_fm_buffer_1_we0          |  out|    1|   ap_memory|     input_fm_buffer_1|         array|
|input_fm_buffer_1_d0           |  out|   32|   ap_memory|     input_fm_buffer_1|         array|
|weights_buffer_0_0_0_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_0|         array|
|weights_buffer_0_0_0_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_0|         array|
|weights_buffer_0_0_0_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_0|         array|
|weights_buffer_0_0_0_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_0|         array|
|weights_buffer_0_0_1_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_1|         array|
|weights_buffer_0_0_1_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_1|         array|
|weights_buffer_0_0_1_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_1|         array|
|weights_buffer_0_0_1_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_1|         array|
|weights_buffer_0_0_2_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_2|         array|
|weights_buffer_0_0_2_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_2|         array|
|weights_buffer_0_0_2_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_2|         array|
|weights_buffer_0_0_2_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_2|         array|
|weights_buffer_0_0_3_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_3|         array|
|weights_buffer_0_0_3_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_3|         array|
|weights_buffer_0_0_3_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_3|         array|
|weights_buffer_0_0_3_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_3|         array|
|weights_buffer_0_0_4_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_4|         array|
|weights_buffer_0_0_4_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_4|         array|
|weights_buffer_0_0_4_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_4|         array|
|weights_buffer_0_0_4_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_4|         array|
|weights_buffer_0_0_5_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_5|         array|
|weights_buffer_0_0_5_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_5|         array|
|weights_buffer_0_0_5_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_5|         array|
|weights_buffer_0_0_5_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_5|         array|
|weights_buffer_0_0_6_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_6|         array|
|weights_buffer_0_0_6_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_6|         array|
|weights_buffer_0_0_6_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_6|         array|
|weights_buffer_0_0_6_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_6|         array|
|weights_buffer_0_0_7_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_7|         array|
|weights_buffer_0_0_7_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_7|         array|
|weights_buffer_0_0_7_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_7|         array|
|weights_buffer_0_0_7_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_7|         array|
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_1, i32 %input_fm_buffer_1"   --->   Operation 5 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_2, i32 %weights_buffer_0_0_0"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_1, i32 %input_fm_buffer_1"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_2, i32 %weights_buffer_0_0_0"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.81>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%tn0_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tn0"   --->   Operation 9 'read' 'tn0_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%ty0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ty0"   --->   Operation 10 'read' 'ty0_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%tx0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tx0"   --->   Operation 11 'read' 'tx0_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights"   --->   Operation 12 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%input_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_fm"   --->   Operation 13 'read' 'input_fm_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.76ns)   --->   "%xClamped = add i8 %tx0_read, i8 1"   --->   Operation 14 'add' 'xClamped' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.76ns)   --->   "%xClamped_1 = add i8 %tx0_read, i8 2"   --->   Operation 15 'add' 'xClamped_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.76ns)   --->   "%xClamped_2 = add i8 %tx0_read, i8 3"   --->   Operation 16 'add' 'xClamped_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.76ns)   --->   "%xClamped_3 = add i8 %tx0_read, i8 4"   --->   Operation 17 'add' 'xClamped_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.76ns)   --->   "%xClamped_4 = add i8 %tx0_read, i8 5"   --->   Operation 18 'add' 'xClamped_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.76ns)   --->   "%xClamped_5 = add i8 %tx0_read, i8 6"   --->   Operation 19 'add' 'xClamped_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.76ns)   --->   "%xClamped_6 = add i8 %tx0_read, i8 7"   --->   Operation 20 'add' 'xClamped_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.76ns)   --->   "%xClamped_7 = add i8 %tx0_read, i8 8"   --->   Operation 21 'add' 'xClamped_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.76ns)   --->   "%xClamped_8 = add i8 %tx0_read, i8 9"   --->   Operation 22 'add' 'xClamped_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.76ns)   --->   "%xClamped_9 = add i8 %tx0_read, i8 10"   --->   Operation 23 'add' 'xClamped_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.76ns)   --->   "%xClamped_10 = add i8 %tx0_read, i8 11"   --->   Operation 24 'add' 'xClamped_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.76ns)   --->   "%xClamped_11 = add i8 %tx0_read, i8 12"   --->   Operation 25 'add' 'xClamped_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.76ns)   --->   "%xClamped_12 = add i8 %tx0_read, i8 13"   --->   Operation 26 'add' 'xClamped_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.76ns)   --->   "%xClamped_13 = add i8 %tx0_read, i8 14"   --->   Operation 27 'add' 'xClamped_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.76ns)   --->   "%xClamped_14 = add i8 %tx0_read, i8 15"   --->   Operation 28 'add' 'xClamped_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.76ns)   --->   "%xClamped_15 = add i8 %tx0_read, i8 16"   --->   Operation 29 'add' 'xClamped_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.76ns)   --->   "%yClamped = add i8 %ty0_read, i8 1"   --->   Operation 30 'add' 'yClamped' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.76ns)   --->   "%yClamped_1 = add i8 %ty0_read, i8 2"   --->   Operation 31 'add' 'yClamped_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.76ns)   --->   "%yClamped_2 = add i8 %ty0_read, i8 3"   --->   Operation 32 'add' 'yClamped_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.76ns)   --->   "%yClamped_3 = add i8 %ty0_read, i8 4"   --->   Operation 33 'add' 'yClamped_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.76ns)   --->   "%yClamped_4 = add i8 %ty0_read, i8 5"   --->   Operation 34 'add' 'yClamped_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.76ns)   --->   "%yClamped_5 = add i8 %ty0_read, i8 6"   --->   Operation 35 'add' 'yClamped_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.76ns)   --->   "%yClamped_6 = add i8 %ty0_read, i8 7"   --->   Operation 36 'add' 'yClamped_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.76ns)   --->   "%yClamped_7 = add i8 %ty0_read, i8 8"   --->   Operation 37 'add' 'yClamped_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.76ns)   --->   "%yClamped_8 = add i8 %ty0_read, i8 9"   --->   Operation 38 'add' 'yClamped_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.76ns)   --->   "%yClamped_9 = add i8 %ty0_read, i8 10"   --->   Operation 39 'add' 'yClamped_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.76ns)   --->   "%yClamped_10 = add i8 %ty0_read, i8 11"   --->   Operation 40 'add' 'yClamped_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.76ns)   --->   "%yClamped_11 = add i8 %ty0_read, i8 12"   --->   Operation 41 'add' 'yClamped_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.76ns)   --->   "%yClamped_12 = add i8 %ty0_read, i8 13"   --->   Operation 42 'add' 'yClamped_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.76ns)   --->   "%yClamped_13 = add i8 %ty0_read, i8 14"   --->   Operation 43 'add' 'yClamped_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.76ns)   --->   "%yClamped_14 = add i8 %ty0_read, i8 15"   --->   Operation 44 'add' 'yClamped_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.76ns)   --->   "%yClamped_15 = add i8 %ty0_read, i8 16"   --->   Operation 45 'add' 'yClamped_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1, i6 %tn0_read, i64 %input_fm_read, i8 %ty0_read, i8 %tx0_read, i32 %i2, i8 %xClamped, i8 %xClamped_1, i8 %xClamped_2, i8 %xClamped_3, i8 %xClamped_4, i8 %xClamped_5, i8 %xClamped_6, i8 %xClamped_7, i8 %xClamped_8, i8 %xClamped_9, i8 %xClamped_10, i8 %xClamped_11, i8 %xClamped_12, i8 %xClamped_13, i8 %xClamped_14, i8 %xClamped_15, i8 %yClamped, i8 %yClamped_1, i8 %yClamped_2, i8 %yClamped_3, i8 %yClamped_4, i8 %yClamped_5, i8 %yClamped_6, i8 %yClamped_7, i8 %yClamped_8, i8 %yClamped_9, i8 %yClamped_10, i8 %yClamped_11, i8 %yClamped_12, i8 %yClamped_13, i8 %yClamped_14, i8 %yClamped_15, i32 %input_fm_buffer_1"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [2/2] (0.81ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4, i6 %tn0_read, i64 %conv2_weights_read, i32 %w2, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_16, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_13, i32 0, i32 0, void @empty_14, i32 0, i32 512, void @empty_17, void @empty_15, void @empty_14, i32 16, i32 16, i32 256, i32 256, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1, i6 %tn0_read, i64 %input_fm_read, i8 %ty0_read, i8 %tx0_read, i32 %i2, i8 %xClamped, i8 %xClamped_1, i8 %xClamped_2, i8 %xClamped_3, i8 %xClamped_4, i8 %xClamped_5, i8 %xClamped_6, i8 %xClamped_7, i8 %xClamped_8, i8 %xClamped_9, i8 %xClamped_10, i8 %xClamped_11, i8 %xClamped_12, i8 %xClamped_13, i8 %xClamped_14, i8 %xClamped_15, i8 %yClamped, i8 %yClamped_1, i8 %yClamped_2, i8 %yClamped_3, i8 %yClamped_4, i8 %yClamped_5, i8 %yClamped_6, i8 %yClamped_7, i8 %yClamped_8, i8 %yClamped_9, i8 %yClamped_10, i8 %yClamped_11, i8 %yClamped_12, i8 %yClamped_13, i8 %yClamped_14, i8 %yClamped_15, i32 %input_fm_buffer_1"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4, i6 %tn0_read, i64 %conv2_weights_read, i32 %w2, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln132 = ret" [src/conv2.cpp:132]   --->   Operation 52 'ret' 'ret_ln132' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_fm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ty0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tn0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0           (call         ) [ 00000]
call_ln0           (call         ) [ 00000]
tn0_read           (read         ) [ 00001]
ty0_read           (read         ) [ 00001]
tx0_read           (read         ) [ 00001]
conv2_weights_read (read         ) [ 00001]
input_fm_read      (read         ) [ 00001]
xClamped           (add          ) [ 00001]
xClamped_1         (add          ) [ 00001]
xClamped_2         (add          ) [ 00001]
xClamped_3         (add          ) [ 00001]
xClamped_4         (add          ) [ 00001]
xClamped_5         (add          ) [ 00001]
xClamped_6         (add          ) [ 00001]
xClamped_7         (add          ) [ 00001]
xClamped_8         (add          ) [ 00001]
xClamped_9         (add          ) [ 00001]
xClamped_10        (add          ) [ 00001]
xClamped_11        (add          ) [ 00001]
xClamped_12        (add          ) [ 00001]
xClamped_13        (add          ) [ 00001]
xClamped_14        (add          ) [ 00001]
xClamped_15        (add          ) [ 00001]
yClamped           (add          ) [ 00001]
yClamped_1         (add          ) [ 00001]
yClamped_2         (add          ) [ 00001]
yClamped_3         (add          ) [ 00001]
yClamped_4         (add          ) [ 00001]
yClamped_5         (add          ) [ 00001]
yClamped_6         (add          ) [ 00001]
yClamped_7         (add          ) [ 00001]
yClamped_8         (add          ) [ 00001]
yClamped_9         (add          ) [ 00001]
yClamped_10        (add          ) [ 00001]
yClamped_11        (add          ) [ 00001]
yClamped_12        (add          ) [ 00001]
yClamped_13        (add          ) [ 00001]
yClamped_14        (add          ) [ 00001]
yClamped_15        (add          ) [ 00001]
specinterface_ln0  (specinterface) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
call_ln0           (call         ) [ 00000]
call_ln0           (call         ) [ 00000]
ret_ln132          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_fm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tx0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ty0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ty0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tn0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tn0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_fm_buffer_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_buffer_0_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_buffer_0_0_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_buffer_0_0_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_buffer_0_0_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_buffer_0_0_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_buffer_0_0_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_buffer_0_0_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weights_buffer_0_0_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_buffer_tile_c2_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_buffer_tile_c2_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="tn0_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="6" slack="0"/>
<pin id="103" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tn0_read/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="ty0_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ty0_read/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tx0_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx0_read/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="conv2_weights_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="input_fm_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_fm_read/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_load_buffer_tile_c2_Pipeline_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_load_buffer_tile_c2_Pipeline_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="0" index="2" bw="64" slack="0"/>
<pin id="146" dir="0" index="3" bw="8" slack="0"/>
<pin id="147" dir="0" index="4" bw="8" slack="0"/>
<pin id="148" dir="0" index="5" bw="32" slack="0"/>
<pin id="149" dir="0" index="6" bw="8" slack="0"/>
<pin id="150" dir="0" index="7" bw="8" slack="0"/>
<pin id="151" dir="0" index="8" bw="8" slack="0"/>
<pin id="152" dir="0" index="9" bw="8" slack="0"/>
<pin id="153" dir="0" index="10" bw="8" slack="0"/>
<pin id="154" dir="0" index="11" bw="8" slack="0"/>
<pin id="155" dir="0" index="12" bw="8" slack="0"/>
<pin id="156" dir="0" index="13" bw="8" slack="0"/>
<pin id="157" dir="0" index="14" bw="8" slack="0"/>
<pin id="158" dir="0" index="15" bw="8" slack="0"/>
<pin id="159" dir="0" index="16" bw="8" slack="0"/>
<pin id="160" dir="0" index="17" bw="8" slack="0"/>
<pin id="161" dir="0" index="18" bw="8" slack="0"/>
<pin id="162" dir="0" index="19" bw="8" slack="0"/>
<pin id="163" dir="0" index="20" bw="8" slack="0"/>
<pin id="164" dir="0" index="21" bw="8" slack="0"/>
<pin id="165" dir="0" index="22" bw="8" slack="0"/>
<pin id="166" dir="0" index="23" bw="8" slack="0"/>
<pin id="167" dir="0" index="24" bw="8" slack="0"/>
<pin id="168" dir="0" index="25" bw="8" slack="0"/>
<pin id="169" dir="0" index="26" bw="8" slack="0"/>
<pin id="170" dir="0" index="27" bw="8" slack="0"/>
<pin id="171" dir="0" index="28" bw="8" slack="0"/>
<pin id="172" dir="0" index="29" bw="8" slack="0"/>
<pin id="173" dir="0" index="30" bw="8" slack="0"/>
<pin id="174" dir="0" index="31" bw="8" slack="0"/>
<pin id="175" dir="0" index="32" bw="8" slack="0"/>
<pin id="176" dir="0" index="33" bw="8" slack="0"/>
<pin id="177" dir="0" index="34" bw="8" slack="0"/>
<pin id="178" dir="0" index="35" bw="8" slack="0"/>
<pin id="179" dir="0" index="36" bw="8" slack="0"/>
<pin id="180" dir="0" index="37" bw="8" slack="0"/>
<pin id="181" dir="0" index="38" bw="32" slack="0"/>
<pin id="182" dir="1" index="39" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="6" slack="0"/>
<pin id="193" dir="0" index="2" bw="64" slack="0"/>
<pin id="194" dir="0" index="3" bw="32" slack="0"/>
<pin id="195" dir="0" index="4" bw="32" slack="0"/>
<pin id="196" dir="0" index="5" bw="32" slack="0"/>
<pin id="197" dir="0" index="6" bw="32" slack="0"/>
<pin id="198" dir="0" index="7" bw="32" slack="0"/>
<pin id="199" dir="0" index="8" bw="32" slack="0"/>
<pin id="200" dir="0" index="9" bw="32" slack="0"/>
<pin id="201" dir="0" index="10" bw="32" slack="0"/>
<pin id="202" dir="0" index="11" bw="32" slack="0"/>
<pin id="203" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="xClamped_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="xClamped_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="0"/>
<pin id="226" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_1/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="xClamped_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="3" slack="0"/>
<pin id="233" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_2/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="xClamped_3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_3/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="xClamped_4_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_4/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xClamped_5_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_5/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xClamped_6_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_6/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="xClamped_7_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="5" slack="0"/>
<pin id="268" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_7/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="xClamped_8_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="5" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_8/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="xClamped_9_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="0"/>
<pin id="282" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_9/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="xClamped_10_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="5" slack="0"/>
<pin id="289" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_10/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="xClamped_11_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="5" slack="0"/>
<pin id="296" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_11/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="xClamped_12_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="5" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_12/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xClamped_13_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="5" slack="0"/>
<pin id="310" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_13/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="xClamped_14_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_14/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="xClamped_15_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="0"/>
<pin id="323" dir="0" index="1" bw="6" slack="0"/>
<pin id="324" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_15/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="yClamped_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="yClamped_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="3" slack="0"/>
<pin id="338" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_1/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="yClamped_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="3" slack="0"/>
<pin id="345" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_2/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="yClamped_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_3/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="yClamped_4_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_4/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="yClamped_5_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_5/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="yClamped_6_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="4" slack="0"/>
<pin id="373" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_6/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="yClamped_7_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="5" slack="0"/>
<pin id="380" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_7/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="yClamped_8_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="5" slack="0"/>
<pin id="387" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_8/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="yClamped_9_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_9/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="yClamped_10_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="5" slack="0"/>
<pin id="401" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_10/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="yClamped_11_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="0"/>
<pin id="408" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_11/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="yClamped_12_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="5" slack="0"/>
<pin id="415" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_12/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="yClamped_13_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="5" slack="0"/>
<pin id="422" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_13/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="yClamped_14_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_14/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="yClamped_15_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="0"/>
<pin id="435" dir="0" index="1" bw="6" slack="0"/>
<pin id="436" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_15/3 "/>
</bind>
</comp>

<comp id="440" class="1005" name="tn0_read_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="1"/>
<pin id="442" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tn0_read "/>
</bind>
</comp>

<comp id="446" class="1005" name="ty0_read_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="1"/>
<pin id="448" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ty0_read "/>
</bind>
</comp>

<comp id="451" class="1005" name="tx0_read_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="1"/>
<pin id="453" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tx0_read "/>
</bind>
</comp>

<comp id="456" class="1005" name="conv2_weights_read_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="1"/>
<pin id="458" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_read "/>
</bind>
</comp>

<comp id="461" class="1005" name="input_fm_read_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="1"/>
<pin id="463" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_read "/>
</bind>
</comp>

<comp id="466" class="1005" name="xClamped_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped "/>
</bind>
</comp>

<comp id="471" class="1005" name="xClamped_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="1"/>
<pin id="473" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_1 "/>
</bind>
</comp>

<comp id="476" class="1005" name="xClamped_2_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="1"/>
<pin id="478" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_2 "/>
</bind>
</comp>

<comp id="481" class="1005" name="xClamped_3_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="1"/>
<pin id="483" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_3 "/>
</bind>
</comp>

<comp id="486" class="1005" name="xClamped_4_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="1"/>
<pin id="488" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_4 "/>
</bind>
</comp>

<comp id="491" class="1005" name="xClamped_5_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="1"/>
<pin id="493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_5 "/>
</bind>
</comp>

<comp id="496" class="1005" name="xClamped_6_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="1"/>
<pin id="498" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_6 "/>
</bind>
</comp>

<comp id="501" class="1005" name="xClamped_7_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="1"/>
<pin id="503" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_7 "/>
</bind>
</comp>

<comp id="506" class="1005" name="xClamped_8_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="1"/>
<pin id="508" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_8 "/>
</bind>
</comp>

<comp id="511" class="1005" name="xClamped_9_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="1"/>
<pin id="513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_9 "/>
</bind>
</comp>

<comp id="516" class="1005" name="xClamped_10_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="1"/>
<pin id="518" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_10 "/>
</bind>
</comp>

<comp id="521" class="1005" name="xClamped_11_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="1"/>
<pin id="523" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_11 "/>
</bind>
</comp>

<comp id="526" class="1005" name="xClamped_12_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="1"/>
<pin id="528" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_12 "/>
</bind>
</comp>

<comp id="531" class="1005" name="xClamped_13_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="1"/>
<pin id="533" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_13 "/>
</bind>
</comp>

<comp id="536" class="1005" name="xClamped_14_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="1"/>
<pin id="538" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_14 "/>
</bind>
</comp>

<comp id="541" class="1005" name="xClamped_15_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="1"/>
<pin id="543" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_15 "/>
</bind>
</comp>

<comp id="546" class="1005" name="yClamped_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="1"/>
<pin id="548" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped "/>
</bind>
</comp>

<comp id="551" class="1005" name="yClamped_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="1"/>
<pin id="553" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_1 "/>
</bind>
</comp>

<comp id="556" class="1005" name="yClamped_2_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="1"/>
<pin id="558" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_2 "/>
</bind>
</comp>

<comp id="561" class="1005" name="yClamped_3_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_3 "/>
</bind>
</comp>

<comp id="566" class="1005" name="yClamped_4_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="1"/>
<pin id="568" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_4 "/>
</bind>
</comp>

<comp id="571" class="1005" name="yClamped_5_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="1"/>
<pin id="573" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_5 "/>
</bind>
</comp>

<comp id="576" class="1005" name="yClamped_6_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="1"/>
<pin id="578" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_6 "/>
</bind>
</comp>

<comp id="581" class="1005" name="yClamped_7_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="1"/>
<pin id="583" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_7 "/>
</bind>
</comp>

<comp id="586" class="1005" name="yClamped_8_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="1"/>
<pin id="588" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_8 "/>
</bind>
</comp>

<comp id="591" class="1005" name="yClamped_9_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="1"/>
<pin id="593" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_9 "/>
</bind>
</comp>

<comp id="596" class="1005" name="yClamped_10_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="1"/>
<pin id="598" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_10 "/>
</bind>
</comp>

<comp id="601" class="1005" name="yClamped_11_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="1"/>
<pin id="603" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_11 "/>
</bind>
</comp>

<comp id="606" class="1005" name="yClamped_12_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="1"/>
<pin id="608" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_12 "/>
</bind>
</comp>

<comp id="611" class="1005" name="yClamped_13_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="1"/>
<pin id="613" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_13 "/>
</bind>
</comp>

<comp id="616" class="1005" name="yClamped_14_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="1"/>
<pin id="618" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_14 "/>
</bind>
</comp>

<comp id="621" class="1005" name="yClamped_15_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="1"/>
<pin id="623" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="183"><net_src comp="74" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="184"><net_src comp="100" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="185"><net_src comp="124" pin="2"/><net_sink comp="142" pin=2"/></net>

<net id="186"><net_src comp="106" pin="2"/><net_sink comp="142" pin=3"/></net>

<net id="187"><net_src comp="112" pin="2"/><net_sink comp="142" pin=4"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="142" pin=5"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="142" pin=38"/></net>

<net id="204"><net_src comp="76" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="100" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="206"><net_src comp="118" pin="2"/><net_sink comp="190" pin=2"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="190" pin=4"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="190" pin=5"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="190" pin=6"/></net>

<net id="211"><net_src comp="22" pin="0"/><net_sink comp="190" pin=7"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="190" pin=8"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="190" pin=9"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="190" pin=10"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="190" pin=11"/></net>

<net id="220"><net_src comp="112" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="216" pin="2"/><net_sink comp="142" pin=6"/></net>

<net id="227"><net_src comp="112" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="223" pin="2"/><net_sink comp="142" pin=7"/></net>

<net id="234"><net_src comp="112" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="2"/><net_sink comp="142" pin=8"/></net>

<net id="241"><net_src comp="112" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="237" pin="2"/><net_sink comp="142" pin=9"/></net>

<net id="248"><net_src comp="112" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="50" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="244" pin="2"/><net_sink comp="142" pin=10"/></net>

<net id="255"><net_src comp="112" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="257"><net_src comp="251" pin="2"/><net_sink comp="142" pin=11"/></net>

<net id="262"><net_src comp="112" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="258" pin="2"/><net_sink comp="142" pin=12"/></net>

<net id="269"><net_src comp="112" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="265" pin="2"/><net_sink comp="142" pin=13"/></net>

<net id="276"><net_src comp="112" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="272" pin="2"/><net_sink comp="142" pin=14"/></net>

<net id="283"><net_src comp="112" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="60" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="279" pin="2"/><net_sink comp="142" pin=15"/></net>

<net id="290"><net_src comp="112" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="62" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="286" pin="2"/><net_sink comp="142" pin=16"/></net>

<net id="297"><net_src comp="112" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="64" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="293" pin="2"/><net_sink comp="142" pin=17"/></net>

<net id="304"><net_src comp="112" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="66" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="300" pin="2"/><net_sink comp="142" pin=18"/></net>

<net id="311"><net_src comp="112" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="68" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="313"><net_src comp="307" pin="2"/><net_sink comp="142" pin=19"/></net>

<net id="318"><net_src comp="112" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="70" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="314" pin="2"/><net_sink comp="142" pin=20"/></net>

<net id="325"><net_src comp="112" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="72" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="321" pin="2"/><net_sink comp="142" pin=21"/></net>

<net id="332"><net_src comp="106" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="328" pin="2"/><net_sink comp="142" pin=22"/></net>

<net id="339"><net_src comp="106" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="44" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="341"><net_src comp="335" pin="2"/><net_sink comp="142" pin=23"/></net>

<net id="346"><net_src comp="106" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="46" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="348"><net_src comp="342" pin="2"/><net_sink comp="142" pin=24"/></net>

<net id="353"><net_src comp="106" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="48" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="355"><net_src comp="349" pin="2"/><net_sink comp="142" pin=25"/></net>

<net id="360"><net_src comp="106" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="50" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="362"><net_src comp="356" pin="2"/><net_sink comp="142" pin=26"/></net>

<net id="367"><net_src comp="106" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="52" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="363" pin="2"/><net_sink comp="142" pin=27"/></net>

<net id="374"><net_src comp="106" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="54" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="376"><net_src comp="370" pin="2"/><net_sink comp="142" pin=28"/></net>

<net id="381"><net_src comp="106" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="377" pin="2"/><net_sink comp="142" pin=29"/></net>

<net id="388"><net_src comp="106" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="58" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="390"><net_src comp="384" pin="2"/><net_sink comp="142" pin=30"/></net>

<net id="395"><net_src comp="106" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="60" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="397"><net_src comp="391" pin="2"/><net_sink comp="142" pin=31"/></net>

<net id="402"><net_src comp="106" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="62" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="404"><net_src comp="398" pin="2"/><net_sink comp="142" pin=32"/></net>

<net id="409"><net_src comp="106" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="64" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="411"><net_src comp="405" pin="2"/><net_sink comp="142" pin=33"/></net>

<net id="416"><net_src comp="106" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="66" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="418"><net_src comp="412" pin="2"/><net_sink comp="142" pin=34"/></net>

<net id="423"><net_src comp="106" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="68" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="425"><net_src comp="419" pin="2"/><net_sink comp="142" pin=35"/></net>

<net id="430"><net_src comp="106" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="70" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="432"><net_src comp="426" pin="2"/><net_sink comp="142" pin=36"/></net>

<net id="437"><net_src comp="106" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="72" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="439"><net_src comp="433" pin="2"/><net_sink comp="142" pin=37"/></net>

<net id="443"><net_src comp="100" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="449"><net_src comp="106" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="142" pin=3"/></net>

<net id="454"><net_src comp="112" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="142" pin=4"/></net>

<net id="459"><net_src comp="118" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="464"><net_src comp="124" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="469"><net_src comp="216" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="142" pin=6"/></net>

<net id="474"><net_src comp="223" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="142" pin=7"/></net>

<net id="479"><net_src comp="230" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="142" pin=8"/></net>

<net id="484"><net_src comp="237" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="142" pin=9"/></net>

<net id="489"><net_src comp="244" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="142" pin=10"/></net>

<net id="494"><net_src comp="251" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="142" pin=11"/></net>

<net id="499"><net_src comp="258" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="142" pin=12"/></net>

<net id="504"><net_src comp="265" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="142" pin=13"/></net>

<net id="509"><net_src comp="272" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="142" pin=14"/></net>

<net id="514"><net_src comp="279" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="142" pin=15"/></net>

<net id="519"><net_src comp="286" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="142" pin=16"/></net>

<net id="524"><net_src comp="293" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="142" pin=17"/></net>

<net id="529"><net_src comp="300" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="142" pin=18"/></net>

<net id="534"><net_src comp="307" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="142" pin=19"/></net>

<net id="539"><net_src comp="314" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="142" pin=20"/></net>

<net id="544"><net_src comp="321" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="142" pin=21"/></net>

<net id="549"><net_src comp="328" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="142" pin=22"/></net>

<net id="554"><net_src comp="335" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="142" pin=23"/></net>

<net id="559"><net_src comp="342" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="142" pin=24"/></net>

<net id="564"><net_src comp="349" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="142" pin=25"/></net>

<net id="569"><net_src comp="356" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="142" pin=26"/></net>

<net id="574"><net_src comp="363" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="142" pin=27"/></net>

<net id="579"><net_src comp="370" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="142" pin=28"/></net>

<net id="584"><net_src comp="377" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="142" pin=29"/></net>

<net id="589"><net_src comp="384" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="142" pin=30"/></net>

<net id="594"><net_src comp="391" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="142" pin=31"/></net>

<net id="599"><net_src comp="398" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="142" pin=32"/></net>

<net id="604"><net_src comp="405" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="142" pin=33"/></net>

<net id="609"><net_src comp="412" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="142" pin=34"/></net>

<net id="614"><net_src comp="419" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="142" pin=35"/></net>

<net id="619"><net_src comp="426" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="142" pin=36"/></net>

<net id="624"><net_src comp="433" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="142" pin=37"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {}
	Port: w2 | {}
	Port: input_fm_buffer_1 | {1 2 3 4 }
	Port: weights_buffer_0_0_0 | {1 2 3 4 }
	Port: weights_buffer_0_0_1 | {3 4 }
	Port: weights_buffer_0_0_2 | {3 4 }
	Port: weights_buffer_0_0_3 | {3 4 }
	Port: weights_buffer_0_0_4 | {3 4 }
	Port: weights_buffer_0_0_5 | {3 4 }
	Port: weights_buffer_0_0_6 | {3 4 }
	Port: weights_buffer_0_0_7 | {3 4 }
 - Input state : 
	Port: load_buffer_tile_c2 : i2 | {3 4 }
	Port: load_buffer_tile_c2 : input_fm | {3 }
	Port: load_buffer_tile_c2 : w2 | {3 4 }
	Port: load_buffer_tile_c2 : conv2_weights | {3 }
	Port: load_buffer_tile_c2 : tx0 | {3 }
	Port: load_buffer_tile_c2 : ty0 | {3 }
	Port: load_buffer_tile_c2 : tn0 | {3 }
	Port: load_buffer_tile_c2 : input_fm_buffer_1 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_0 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_1 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_2 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_3 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_4 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_5 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_6 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_7 | {}
  - Chain level:
	State 1
	State 2
	State 3
		call_ln0 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |         grp_load_buffer_tile_c2_Pipeline_1_fu_130        |    0    |    0    |    12   |    38   |
|   call   |         grp_load_buffer_tile_c2_Pipeline_2_fu_136        |    0    |    0    |    9    |    32   |
|          | grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |    1    | 2.75047 |  21053  |  30798  |
|          | grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190 |    0    |    0    |   141   |   154   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                      xClamped_fu_216                     |    0    |    0    |    0    |    15   |
|          |                     xClamped_1_fu_223                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_2_fu_230                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_3_fu_237                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_4_fu_244                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_5_fu_251                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_6_fu_258                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_7_fu_265                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_8_fu_272                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_9_fu_279                    |    0    |    0    |    0    |    15   |
|          |                    xClamped_10_fu_286                    |    0    |    0    |    0    |    15   |
|          |                    xClamped_11_fu_293                    |    0    |    0    |    0    |    15   |
|          |                    xClamped_12_fu_300                    |    0    |    0    |    0    |    15   |
|          |                    xClamped_13_fu_307                    |    0    |    0    |    0    |    15   |
|          |                    xClamped_14_fu_314                    |    0    |    0    |    0    |    15   |
|    add   |                    xClamped_15_fu_321                    |    0    |    0    |    0    |    15   |
|          |                      yClamped_fu_328                     |    0    |    0    |    0    |    15   |
|          |                     yClamped_1_fu_335                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_2_fu_342                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_3_fu_349                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_4_fu_356                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_5_fu_363                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_6_fu_370                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_7_fu_377                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_8_fu_384                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_9_fu_391                    |    0    |    0    |    0    |    15   |
|          |                    yClamped_10_fu_398                    |    0    |    0    |    0    |    15   |
|          |                    yClamped_11_fu_405                    |    0    |    0    |    0    |    15   |
|          |                    yClamped_12_fu_412                    |    0    |    0    |    0    |    15   |
|          |                    yClamped_13_fu_419                    |    0    |    0    |    0    |    15   |
|          |                    yClamped_14_fu_426                    |    0    |    0    |    0    |    15   |
|          |                    yClamped_15_fu_433                    |    0    |    0    |    0    |    15   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                   tn0_read_read_fu_100                   |    0    |    0    |    0    |    0    |
|          |                   ty0_read_read_fu_106                   |    0    |    0    |    0    |    0    |
|   read   |                   tx0_read_read_fu_112                   |    0    |    0    |    0    |    0    |
|          |              conv2_weights_read_read_fu_118              |    0    |    0    |    0    |    0    |
|          |                 input_fm_read_read_fu_124                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                          |    1    | 2.75047 |  21215  |  31502  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|conv2_weights_read_reg_456|   64   |
|   input_fm_read_reg_461  |   64   |
|     tn0_read_reg_440     |    6   |
|     tx0_read_reg_451     |    8   |
|     ty0_read_reg_446     |    8   |
|    xClamped_10_reg_516   |    8   |
|    xClamped_11_reg_521   |    8   |
|    xClamped_12_reg_526   |    8   |
|    xClamped_13_reg_531   |    8   |
|    xClamped_14_reg_536   |    8   |
|    xClamped_15_reg_541   |    8   |
|    xClamped_1_reg_471    |    8   |
|    xClamped_2_reg_476    |    8   |
|    xClamped_3_reg_481    |    8   |
|    xClamped_4_reg_486    |    8   |
|    xClamped_5_reg_491    |    8   |
|    xClamped_6_reg_496    |    8   |
|    xClamped_7_reg_501    |    8   |
|    xClamped_8_reg_506    |    8   |
|    xClamped_9_reg_511    |    8   |
|     xClamped_reg_466     |    8   |
|    yClamped_10_reg_596   |    8   |
|    yClamped_11_reg_601   |    8   |
|    yClamped_12_reg_606   |    8   |
|    yClamped_13_reg_611   |    8   |
|    yClamped_14_reg_616   |    8   |
|    yClamped_15_reg_621   |    8   |
|    yClamped_1_reg_551    |    8   |
|    yClamped_2_reg_556    |    8   |
|    yClamped_3_reg_561    |    8   |
|    yClamped_4_reg_566    |    8   |
|    yClamped_5_reg_571    |    8   |
|    yClamped_6_reg_576    |    8   |
|    yClamped_7_reg_581    |    8   |
|    yClamped_8_reg_586    |    8   |
|    yClamped_9_reg_591    |    8   |
|     yClamped_reg_546     |    8   |
+--------------------------+--------+
|           Total          |   406  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p1  |   2  |   6  |   12   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p2  |   2  |  64  |   128  ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p3  |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p4  |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p6  |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p7  |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p8  |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p9  |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p10 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p11 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p12 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p13 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p14 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p15 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p16 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p17 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p18 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p19 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p20 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p21 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p22 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p23 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p24 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p25 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p26 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p27 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p28 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p29 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p30 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p31 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p32 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p33 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p34 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p35 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p36 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_142 |  p37 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190 |  p1  |   2  |   6  |   12   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_190 |  p2  |   2  |  64  |   128  ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                          |      |      |      |   824  ||  16.226 ||   342   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    2   |  21215 |  31502 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   342  |
|  Register |    -   |    -   |   406  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   18   |  21621 |  31844 |
+-----------+--------+--------+--------+--------+
