INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project/vivado/6.111.1/rtl/leds.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/project/vivado/6.111.1/6.111.1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
