   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0_hal_nano.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.global	UartHandle
  16              		.bss
  17              		.align	2
  20              	UartHandle:
  21 0000 00000000 		.space	112
  21      00000000 
  21      00000000 
  21      00000000 
  21      00000000 
  22              		.section	.text.platform_init,"ax",%progbits
  23              		.align	1
  24              		.global	platform_init
  25              		.arch armv6s-m
  26              		.syntax unified
  27              		.code	16
  28              		.thumb_func
  29              		.fpu softvfp
  31              	platform_init:
  32              	.LFB37:
  33              		.file 1 ".././hal/stm32f0_nano/stm32f0_hal_nano.c"
   1:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
   2:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0_hal.h"
   3:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0_hal_lowlevel.h"
   4:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0xx_hal_rcc.h"
   5:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0xx_hal_gpio.h"
   6:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0xx_hal_dma.h"
   7:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0xx_hal_uart.h"
   8:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #include "stm32f0xx_hal_flash.h"
   9:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  10:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** UART_HandleTypeDef UartHandle;
  11:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  12:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  13:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void platform_init(void)
  14:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
  34              		.loc 1 14 1
  35              		.cfi_startproc
  36              		@ args = 0, pretend = 0, frame = 88
  37              		@ frame_needed = 1, uses_anonymous_args = 0
  38 0000 90B5     		push	{r4, r7, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 12
  41              		.cfi_offset 4, -12
  42              		.cfi_offset 7, -8
  43              		.cfi_offset 14, -4
  44 0002 97B0     		sub	sp, sp, #92
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 104
  47 0004 00AF     		add	r7, sp, #0
  48              	.LCFI2:
  49              		.cfi_def_cfa_register 7
  15:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****     /* LEDs */
  16:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****     GPIO_InitTypeDef GpioInit;
  17:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pin       = GPIO_PIN_2;
  50              		.loc 1 17 21
  51 0006 4424     		movs	r4, #68
  52 0008 3B19     		adds	r3, r7, r4
  53 000a 0422     		movs	r2, #4
  54 000c 1A60     		str	r2, [r3]
  18:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  55              		.loc 1 18 21
  56 000e 3B19     		adds	r3, r7, r4
  57 0010 0122     		movs	r2, #1
  58 0012 5A60     		str	r2, [r3, #4]
  19:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
  59              		.loc 1 19 21
  60 0014 3B19     		adds	r3, r7, r4
  61 0016 0022     		movs	r2, #0
  62 0018 9A60     		str	r2, [r3, #8]
  20:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  63              		.loc 1 20 21
  64 001a 3B19     		adds	r3, r7, r4
  65 001c 0322     		movs	r2, #3
  66 001e DA60     		str	r2, [r3, #12]
  21:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  67              		.loc 1 21 2
  68 0020 3A19     		adds	r2, r7, r4
  69 0022 9023     		movs	r3, #144
  70 0024 DB05     		lsls	r3, r3, #23
  71 0026 1100     		movs	r1, r2
  72 0028 1800     		movs	r0, r3
  73 002a FFF7FEFF 		bl	HAL_GPIO_Init
  22:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****     
  23:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pin       = GPIO_PIN_4;
  74              		.loc 1 23 21
  75 002e 2100     		movs	r1, r4
  76 0030 7B18     		adds	r3, r7, r1
  77 0032 1022     		movs	r2, #16
  78 0034 1A60     		str	r2, [r3]
  24:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
  79              		.loc 1 24 21
  80 0036 7B18     		adds	r3, r7, r1
  81 0038 0122     		movs	r2, #1
  82 003a 5A60     		str	r2, [r3, #4]
  25:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
  83              		.loc 1 25 21
  84 003c 7B18     		adds	r3, r7, r1
  85 003e 0022     		movs	r2, #0
  86 0040 9A60     		str	r2, [r3, #8]
  26:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
  87              		.loc 1 26 21
  88 0042 7B18     		adds	r3, r7, r1
  89 0044 0322     		movs	r2, #3
  90 0046 DA60     		str	r2, [r3, #12]
  27:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
  91              		.loc 1 27 2
  92 0048 7A18     		adds	r2, r7, r1
  93 004a 9023     		movs	r3, #144
  94 004c DB05     		lsls	r3, r3, #23
  95 004e 1100     		movs	r1, r2
  96 0050 1800     		movs	r0, r3
  97 0052 FFF7FEFF 		bl	HAL_GPIO_Init
  28:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  29:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #ifdef USE_INTERNAL_CLK
  30:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_OscInitTypeDef RCC_OscInitStruct;
  31:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  32:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_OscInitStruct.HSEState       = RCC_HSE_OFF;
  33:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_OscInitStruct.HSIState       = RCC_HSI_ON;
  34:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
  35:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   HAL_RCC_OscConfig(&RCC_OscInitStruct);
  36:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  37:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
  38:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCL
  39:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSI;
  40:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
  41:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  42:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  43:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   uint32_t flash_latency = 0;
  44:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
  45:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #else
  46:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitTypeDef RCC_OscInitStruct;
  47:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
  98              		.loc 1 47 35
  99 0056 1421     		movs	r1, #20
 100 0058 7B18     		adds	r3, r7, r1
 101 005a 0322     		movs	r2, #3
 102 005c 1A60     		str	r2, [r3]
  48:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 103              		.loc 1 48 35
 104 005e 7B18     		adds	r3, r7, r1
 105 0060 0522     		movs	r2, #5
 106 0062 5A60     		str	r2, [r3, #4]
  49:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 107              		.loc 1 49 35
 108 0064 7B18     		adds	r3, r7, r1
 109 0066 0022     		movs	r2, #0
 110 0068 DA60     		str	r2, [r3, #12]
  50:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
 111              		.loc 1 50 35
 112 006a 7B18     		adds	r3, r7, r1
 113 006c 0022     		movs	r2, #0
 114 006e 5A62     		str	r2, [r3, #36]
  51:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 115              		.loc 1 51 2
 116 0070 7B18     		adds	r3, r7, r1
 117 0072 1800     		movs	r0, r3
 118 0074 FFF7FEFF 		bl	HAL_RCC_OscConfig
  52:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  53:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitTypeDef RCC_ClkInitStruct;
  54:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK
 119              		.loc 1 54 35
 120 0078 3B1D     		adds	r3, r7, #4
 121 007a 0722     		movs	r2, #7
 122 007c 1A60     		str	r2, [r3]
  55:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 123              		.loc 1 55 35
 124 007e 3B1D     		adds	r3, r7, #4
 125 0080 0122     		movs	r2, #1
 126 0082 5A60     		str	r2, [r3, #4]
  56:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 127              		.loc 1 56 35
 128 0084 3B1D     		adds	r3, r7, #4
 129 0086 0022     		movs	r2, #0
 130 0088 9A60     		str	r2, [r3, #8]
  57:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 131              		.loc 1 57 35
 132 008a 3B1D     		adds	r3, r7, #4
 133 008c 0022     		movs	r2, #0
 134 008e DA60     		str	r2, [r3, #12]
  58:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 135              		.loc 1 58 2
 136 0090 3B1D     		adds	r3, r7, #4
 137 0092 0021     		movs	r1, #0
 138 0094 1800     		movs	r0, r3
 139 0096 FFF7FEFF 		bl	HAL_RCC_ClockConfig
  59:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** #endif
  60:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 140              		.loc 1 60 1
 141 009a C046     		nop
 142 009c BD46     		mov	sp, r7
 143 009e 17B0     		add	sp, sp, #92
 144              		@ sp needed
 145 00a0 90BD     		pop	{r4, r7, pc}
 146              		.cfi_endproc
 147              	.LFE37:
 149              		.section	.text.init_uart,"ax",%progbits
 150              		.align	1
 151              		.global	init_uart
 152              		.syntax unified
 153              		.code	16
 154              		.thumb_func
 155              		.fpu softvfp
 157              	init_uart:
 158              	.LFB38:
  61:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  62:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void init_uart(void)
  63:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 159              		.loc 1 63 1
 160              		.cfi_startproc
 161              		@ args = 0, pretend = 0, frame = 32
 162              		@ frame_needed = 1, uses_anonymous_args = 0
 163 0000 80B5     		push	{r7, lr}
 164              	.LCFI3:
 165              		.cfi_def_cfa_offset 8
 166              		.cfi_offset 7, -8
 167              		.cfi_offset 14, -4
 168 0002 88B0     		sub	sp, sp, #32
 169              	.LCFI4:
 170              		.cfi_def_cfa_offset 40
 171 0004 00AF     		add	r7, sp, #0
 172              	.LCFI5:
 173              		.cfi_def_cfa_register 7
 174              	.LBB2:
  64:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 175              		.loc 1 64 2
 176 0006 2D4B     		ldr	r3, .L3
 177 0008 5A69     		ldr	r2, [r3, #20]
 178 000a 2C4B     		ldr	r3, .L3
 179 000c 8021     		movs	r1, #128
 180 000e 8902     		lsls	r1, r1, #10
 181 0010 0A43     		orrs	r2, r1
 182 0012 5A61     		str	r2, [r3, #20]
 183 0014 294B     		ldr	r3, .L3
 184 0016 5A69     		ldr	r2, [r3, #20]
 185 0018 8023     		movs	r3, #128
 186 001a 9B02     		lsls	r3, r3, #10
 187 001c 1340     		ands	r3, r2
 188 001e BB60     		str	r3, [r7, #8]
 189 0020 BB68     		ldr	r3, [r7, #8]
 190              	.LBE2:
  65:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GPIO_InitTypeDef GpioInit;
  66:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
 191              		.loc 1 66 21
 192 0022 0C21     		movs	r1, #12
 193 0024 7B18     		adds	r3, r7, r1
 194 0026 C022     		movs	r2, #192
 195 0028 D200     		lsls	r2, r2, #3
 196 002a 1A60     		str	r2, [r3]
  67:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_AF_PP;
 197              		.loc 1 67 21
 198 002c 7B18     		adds	r3, r7, r1
 199 002e 0222     		movs	r2, #2
 200 0030 5A60     		str	r2, [r3, #4]
  68:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_PULLUP;
 201              		.loc 1 68 21
 202 0032 7B18     		adds	r3, r7, r1
 203 0034 0122     		movs	r2, #1
 204 0036 9A60     		str	r2, [r3, #8]
  69:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 205              		.loc 1 69 21
 206 0038 7B18     		adds	r3, r7, r1
 207 003a 0322     		movs	r2, #3
 208 003c DA60     		str	r2, [r3, #12]
  70:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Alternate = GPIO_AF1_USART1;
 209              		.loc 1 70 21
 210 003e 7B18     		adds	r3, r7, r1
 211 0040 0122     		movs	r2, #1
 212 0042 1A61     		str	r2, [r3, #16]
  71:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
 213              		.loc 1 71 2
 214 0044 7A18     		adds	r2, r7, r1
 215 0046 9023     		movs	r3, #144
 216 0048 DB05     		lsls	r3, r3, #23
 217 004a 1100     		movs	r1, r2
 218 004c 1800     		movs	r0, r3
 219 004e FFF7FEFF 		bl	HAL_GPIO_Init
 220              	.LBB3:
  72:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  73:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_USART1_CLK_ENABLE();
 221              		.loc 1 73 2
 222 0052 1A4B     		ldr	r3, .L3
 223 0054 9A69     		ldr	r2, [r3, #24]
 224 0056 194B     		ldr	r3, .L3
 225 0058 8021     		movs	r1, #128
 226 005a C901     		lsls	r1, r1, #7
 227 005c 0A43     		orrs	r2, r1
 228 005e 9A61     		str	r2, [r3, #24]
 229 0060 164B     		ldr	r3, .L3
 230 0062 9A69     		ldr	r2, [r3, #24]
 231 0064 8023     		movs	r3, #128
 232 0066 DB01     		lsls	r3, r3, #7
 233 0068 1340     		ands	r3, r2
 234 006a 7B60     		str	r3, [r7, #4]
 235 006c 7B68     		ldr	r3, [r7, #4]
 236              	.LBE3:
  74:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 237              		.loc 1 74 2
 238 006e 134B     		ldr	r3, .L3
 239 0070 1B6B     		ldr	r3, [r3, #48]
 240 0072 0322     		movs	r2, #3
 241 0074 9343     		bics	r3, r2
 242 0076 1A00     		movs	r2, r3
 243 0078 104B     		ldr	r3, .L3
 244 007a 0121     		movs	r1, #1
 245 007c 0A43     		orrs	r2, r1
 246 007e 1A63     		str	r2, [r3, #48]
  75:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Instance        = USART1;
 247              		.loc 1 75 29
 248 0080 0F4B     		ldr	r3, .L3+4
 249 0082 104A     		ldr	r2, .L3+8
 250 0084 1A60     		str	r2, [r3]
  76:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   #if SS_VER==SS_VER_2_0
  77:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   UartHandle.Init.BaudRate   = 230400;
  78:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   #else
  79:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   UartHandle.Init.BaudRate   = 38400;
 251              		.loc 1 79 30
 252 0086 0E4B     		ldr	r3, .L3+4
 253 0088 9622     		movs	r2, #150
 254 008a 1202     		lsls	r2, r2, #8
 255 008c 5A60     		str	r2, [r3, #4]
  80:.././hal/stm32f0_nano/stm32f0_hal_nano.c ****   #endif
  81:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 256              		.loc 1 81 29
 257 008e 0C4B     		ldr	r3, .L3+4
 258 0090 0022     		movs	r2, #0
 259 0092 9A60     		str	r2, [r3, #8]
  82:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Init.StopBits   = UART_STOPBITS_1;
 260              		.loc 1 82 29
 261 0094 0A4B     		ldr	r3, .L3+4
 262 0096 0022     		movs	r2, #0
 263 0098 DA60     		str	r2, [r3, #12]
  83:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Init.Parity     = UART_PARITY_NONE;
 264              		.loc 1 83 29
 265 009a 094B     		ldr	r3, .L3+4
 266 009c 0022     		movs	r2, #0
 267 009e 1A61     		str	r2, [r3, #16]
  84:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 268              		.loc 1 84 29
 269 00a0 074B     		ldr	r3, .L3+4
 270 00a2 0022     		movs	r2, #0
 271 00a4 9A61     		str	r2, [r3, #24]
  85:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	UartHandle.Init.Mode       = UART_MODE_TX_RX;
 272              		.loc 1 85 29
 273 00a6 064B     		ldr	r3, .L3+4
 274 00a8 0C22     		movs	r2, #12
 275 00aa 5A61     		str	r2, [r3, #20]
  86:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_UART_Init(&UartHandle);
 276              		.loc 1 86 2
 277 00ac 044B     		ldr	r3, .L3+4
 278 00ae 1800     		movs	r0, r3
 279 00b0 FFF7FEFF 		bl	HAL_UART_Init
  87:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 280              		.loc 1 87 1
 281 00b4 C046     		nop
 282 00b6 BD46     		mov	sp, r7
 283 00b8 08B0     		add	sp, sp, #32
 284              		@ sp needed
 285 00ba 80BD     		pop	{r7, pc}
 286              	.L4:
 287              		.align	2
 288              	.L3:
 289 00bc 00100240 		.word	1073876992
 290 00c0 00000000 		.word	UartHandle
 291 00c4 00380140 		.word	1073821696
 292              		.cfi_endproc
 293              	.LFE38:
 295              		.section	.text.trigger_setup,"ax",%progbits
 296              		.align	1
 297              		.global	trigger_setup
 298              		.syntax unified
 299              		.code	16
 300              		.thumb_func
 301              		.fpu softvfp
 303              	trigger_setup:
 304              	.LFB39:
  88:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
  89:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void trigger_setup(void)
  90:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 305              		.loc 1 90 1
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 24
 308              		@ frame_needed = 1, uses_anonymous_args = 0
 309 0000 80B5     		push	{r7, lr}
 310              	.LCFI6:
 311              		.cfi_def_cfa_offset 8
 312              		.cfi_offset 7, -8
 313              		.cfi_offset 14, -4
 314 0002 86B0     		sub	sp, sp, #24
 315              	.LCFI7:
 316              		.cfi_def_cfa_offset 32
 317 0004 00AF     		add	r7, sp, #0
 318              	.LCFI8:
 319              		.cfi_def_cfa_register 7
 320              	.LBB4:
  91:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	__HAL_RCC_GPIOA_CLK_ENABLE();
 321              		.loc 1 91 2
 322 0006 164B     		ldr	r3, .L6
 323 0008 5A69     		ldr	r2, [r3, #20]
 324 000a 154B     		ldr	r3, .L6
 325 000c 8021     		movs	r1, #128
 326 000e 8902     		lsls	r1, r1, #10
 327 0010 0A43     		orrs	r2, r1
 328 0012 5A61     		str	r2, [r3, #20]
 329 0014 124B     		ldr	r3, .L6
 330 0016 5A69     		ldr	r2, [r3, #20]
 331 0018 8023     		movs	r3, #128
 332 001a 9B02     		lsls	r3, r3, #10
 333 001c 1340     		ands	r3, r2
 334 001e 3B60     		str	r3, [r7]
 335 0020 3B68     		ldr	r3, [r7]
 336              	.LBE4:
  92:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	
  93:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GPIO_InitTypeDef GpioInit;
  94:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pin       = GPIO_PIN_7;
 337              		.loc 1 94 21
 338 0022 3B1D     		adds	r3, r7, #4
 339 0024 8022     		movs	r2, #128
 340 0026 1A60     		str	r2, [r3]
  95:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 341              		.loc 1 95 21
 342 0028 3B1D     		adds	r3, r7, #4
 343 002a 0122     		movs	r2, #1
 344 002c 5A60     		str	r2, [r3, #4]
  96:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Pull      = GPIO_NOPULL;
 345              		.loc 1 96 21
 346 002e 3B1D     		adds	r3, r7, #4
 347 0030 0022     		movs	r2, #0
 348 0032 9A60     		str	r2, [r3, #8]
  97:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 349              		.loc 1 97 21
 350 0034 3B1D     		adds	r3, r7, #4
 351 0036 0322     		movs	r2, #3
 352 0038 DA60     		str	r2, [r3, #12]
  98:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_Init(GPIOA, &GpioInit);
 353              		.loc 1 98 2
 354 003a 3A1D     		adds	r2, r7, #4
 355 003c 9023     		movs	r3, #144
 356 003e DB05     		lsls	r3, r3, #23
 357 0040 1100     		movs	r1, r2
 358 0042 1800     		movs	r0, r3
 359 0044 FFF7FEFF 		bl	HAL_GPIO_Init
  99:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	
 100:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 360              		.loc 1 100 2
 361 0048 9023     		movs	r3, #144
 362 004a DB05     		lsls	r3, r3, #23
 363 004c 0022     		movs	r2, #0
 364 004e 8021     		movs	r1, #128
 365 0050 1800     		movs	r0, r3
 366 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
 101:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 367              		.loc 1 101 1
 368 0056 C046     		nop
 369 0058 BD46     		mov	sp, r7
 370 005a 06B0     		add	sp, sp, #24
 371              		@ sp needed
 372 005c 80BD     		pop	{r7, pc}
 373              	.L7:
 374 005e C046     		.align	2
 375              	.L6:
 376 0060 00100240 		.word	1073876992
 377              		.cfi_endproc
 378              	.LFE39:
 380              		.section	.text.trigger_high,"ax",%progbits
 381              		.align	1
 382              		.global	trigger_high
 383              		.syntax unified
 384              		.code	16
 385              		.thumb_func
 386              		.fpu softvfp
 388              	trigger_high:
 389              	.LFB40:
 102:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 103:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void trigger_high(void)
 104:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 390              		.loc 1 104 1
 391              		.cfi_startproc
 392              		@ args = 0, pretend = 0, frame = 0
 393              		@ frame_needed = 1, uses_anonymous_args = 0
 394 0000 80B5     		push	{r7, lr}
 395              	.LCFI9:
 396              		.cfi_def_cfa_offset 8
 397              		.cfi_offset 7, -8
 398              		.cfi_offset 14, -4
 399 0002 00AF     		add	r7, sp, #0
 400              	.LCFI10:
 401              		.cfi_def_cfa_register 7
 105:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 402              		.loc 1 105 2
 403 0004 9023     		movs	r3, #144
 404 0006 DB05     		lsls	r3, r3, #23
 405 0008 0122     		movs	r2, #1
 406 000a 8021     		movs	r1, #128
 407 000c 1800     		movs	r0, r3
 408 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 106:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 409              		.loc 1 106 1
 410 0012 C046     		nop
 411 0014 BD46     		mov	sp, r7
 412              		@ sp needed
 413 0016 80BD     		pop	{r7, pc}
 414              		.cfi_endproc
 415              	.LFE40:
 417              		.section	.text.trigger_low,"ax",%progbits
 418              		.align	1
 419              		.global	trigger_low
 420              		.syntax unified
 421              		.code	16
 422              		.thumb_func
 423              		.fpu softvfp
 425              	trigger_low:
 426              	.LFB41:
 107:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 108:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void trigger_low(void)
 109:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 427              		.loc 1 109 1
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 0
 430              		@ frame_needed = 1, uses_anonymous_args = 0
 431 0000 80B5     		push	{r7, lr}
 432              	.LCFI11:
 433              		.cfi_def_cfa_offset 8
 434              		.cfi_offset 7, -8
 435              		.cfi_offset 14, -4
 436 0002 00AF     		add	r7, sp, #0
 437              	.LCFI12:
 438              		.cfi_def_cfa_register 7
 110:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 439              		.loc 1 110 2
 440 0004 9023     		movs	r3, #144
 441 0006 DB05     		lsls	r3, r3, #23
 442 0008 0022     		movs	r2, #0
 443 000a 8021     		movs	r1, #128
 444 000c 1800     		movs	r0, r3
 445 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 111:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }   
 446              		.loc 1 111 1
 447 0012 C046     		nop
 448 0014 BD46     		mov	sp, r7
 449              		@ sp needed
 450 0016 80BD     		pop	{r7, pc}
 451              		.cfi_endproc
 452              	.LFE41:
 454              		.section	.text.getch,"ax",%progbits
 455              		.align	1
 456              		.global	getch
 457              		.syntax unified
 458              		.code	16
 459              		.thumb_func
 460              		.fpu softvfp
 462              	getch:
 463              	.LFB42:
 112:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 113:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** char getch(void)
 114:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 464              		.loc 1 114 1
 465              		.cfi_startproc
 466              		@ args = 0, pretend = 0, frame = 8
 467              		@ frame_needed = 1, uses_anonymous_args = 0
 468 0000 80B5     		push	{r7, lr}
 469              	.LCFI13:
 470              		.cfi_def_cfa_offset 8
 471              		.cfi_offset 7, -8
 472              		.cfi_offset 14, -4
 473 0002 82B0     		sub	sp, sp, #8
 474              	.LCFI14:
 475              		.cfi_def_cfa_offset 16
 476 0004 00AF     		add	r7, sp, #0
 477              	.LCFI15:
 478              		.cfi_def_cfa_register 7
 115:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	uint8_t d;
 116:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
 479              		.loc 1 116 7
 480 0006 05E0     		b	.L11
 481              	.L12:
 117:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 		USART1->ICR |= (1 << 3); // make sure overrun error is cleared, otherwise can stall here
 482              		.loc 1 117 15
 483 0008 094B     		ldr	r3, .L14
 484 000a 1A6A     		ldr	r2, [r3, #32]
 485 000c 084B     		ldr	r3, .L14
 486 000e 0821     		movs	r1, #8
 487 0010 0A43     		orrs	r2, r1
 488 0012 1A62     		str	r2, [r3, #32]
 489              	.L11:
 116:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 		USART1->ICR |= (1 << 3); // make sure overrun error is cleared, otherwise can stall here
 490              		.loc 1 116 8
 491 0014 F91D     		adds	r1, r7, #7
 492 0016 0748     		ldr	r0, .L14+4
 493 0018 3223     		movs	r3, #50
 494 001a 0122     		movs	r2, #1
 495 001c FFF7FEFF 		bl	HAL_UART_Receive
 496 0020 031E     		subs	r3, r0, #0
 116:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 		USART1->ICR |= (1 << 3); // make sure overrun error is cleared, otherwise can stall here
 497              		.loc 1 116 49
 498 0022 F1D1     		bne	.L12
 118:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	return d;
 499              		.loc 1 118 9
 500 0024 FB1D     		adds	r3, r7, #7
 501 0026 1B78     		ldrb	r3, [r3]
 119:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 502              		.loc 1 119 1
 503 0028 1800     		movs	r0, r3
 504 002a BD46     		mov	sp, r7
 505 002c 02B0     		add	sp, sp, #8
 506              		@ sp needed
 507 002e 80BD     		pop	{r7, pc}
 508              	.L15:
 509              		.align	2
 510              	.L14:
 511 0030 00380140 		.word	1073821696
 512 0034 00000000 		.word	UartHandle
 513              		.cfi_endproc
 514              	.LFE42:
 516              		.section	.text.putch,"ax",%progbits
 517              		.align	1
 518              		.global	putch
 519              		.syntax unified
 520              		.code	16
 521              		.thumb_func
 522              		.fpu softvfp
 524              	putch:
 525              	.LFB43:
 120:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 121:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void putch(char c)
 122:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 526              		.loc 1 122 1
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 16
 529              		@ frame_needed = 1, uses_anonymous_args = 0
 530 0000 80B5     		push	{r7, lr}
 531              	.LCFI16:
 532              		.cfi_def_cfa_offset 8
 533              		.cfi_offset 7, -8
 534              		.cfi_offset 14, -4
 535 0002 84B0     		sub	sp, sp, #16
 536              	.LCFI17:
 537              		.cfi_def_cfa_offset 24
 538 0004 00AF     		add	r7, sp, #0
 539              	.LCFI18:
 540              		.cfi_def_cfa_register 7
 541 0006 0200     		movs	r2, r0
 542 0008 FB1D     		adds	r3, r7, #7
 543 000a 1A70     		strb	r2, [r3]
 123:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	uint8_t d  = c;
 544              		.loc 1 123 10
 545 000c 0F21     		movs	r1, #15
 546 000e 7B18     		adds	r3, r7, r1
 547 0010 FA1D     		adds	r2, r7, #7
 548 0012 1278     		ldrb	r2, [r2]
 549 0014 1A70     		strb	r2, [r3]
 124:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 550              		.loc 1 124 2
 551 0016 054B     		ldr	r3, .L17
 552 0018 7918     		adds	r1, r7, r1
 553 001a 0548     		ldr	r0, .L17+4
 554 001c 0122     		movs	r2, #1
 555 001e FFF7FEFF 		bl	HAL_UART_Transmit
 125:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 556              		.loc 1 125 1
 557 0022 C046     		nop
 558 0024 BD46     		mov	sp, r7
 559 0026 04B0     		add	sp, sp, #16
 560              		@ sp needed
 561 0028 80BD     		pop	{r7, pc}
 562              	.L18:
 563 002a C046     		.align	2
 564              	.L17:
 565 002c 88130000 		.word	5000
 566 0030 00000000 		.word	UartHandle
 567              		.cfi_endproc
 568              	.LFE43:
 570              		.section	.text.led_error,"ax",%progbits
 571              		.align	1
 572              		.global	led_error
 573              		.syntax unified
 574              		.code	16
 575              		.thumb_func
 576              		.fpu softvfp
 578              	led_error:
 579              	.LFB44:
 126:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 127:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 128:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void led_error(unsigned int status)
 129:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 580              		.loc 1 129 1
 581              		.cfi_startproc
 582              		@ args = 0, pretend = 0, frame = 8
 583              		@ frame_needed = 1, uses_anonymous_args = 0
 584 0000 80B5     		push	{r7, lr}
 585              	.LCFI19:
 586              		.cfi_def_cfa_offset 8
 587              		.cfi_offset 7, -8
 588              		.cfi_offset 14, -4
 589 0002 82B0     		sub	sp, sp, #8
 590              	.LCFI20:
 591              		.cfi_def_cfa_offset 16
 592 0004 00AF     		add	r7, sp, #0
 593              	.LCFI21:
 594              		.cfi_def_cfa_register 7
 595 0006 7860     		str	r0, [r7, #4]
 130:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, status);
 596              		.loc 1 130 2
 597 0008 7B68     		ldr	r3, [r7, #4]
 598 000a DAB2     		uxtb	r2, r3
 599 000c 9023     		movs	r3, #144
 600 000e DB05     		lsls	r3, r3, #23
 601 0010 1021     		movs	r1, #16
 602 0012 1800     		movs	r0, r3
 603 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 131:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 604              		.loc 1 131 1
 605 0018 C046     		nop
 606 001a BD46     		mov	sp, r7
 607 001c 02B0     		add	sp, sp, #8
 608              		@ sp needed
 609 001e 80BD     		pop	{r7, pc}
 610              		.cfi_endproc
 611              	.LFE44:
 613              		.section	.text.led_ok,"ax",%progbits
 614              		.align	1
 615              		.global	led_ok
 616              		.syntax unified
 617              		.code	16
 618              		.thumb_func
 619              		.fpu softvfp
 621              	led_ok:
 622              	.LFB45:
 132:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 
 133:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** void led_ok(unsigned int status)
 134:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** {
 623              		.loc 1 134 1
 624              		.cfi_startproc
 625              		@ args = 0, pretend = 0, frame = 8
 626              		@ frame_needed = 1, uses_anonymous_args = 0
 627 0000 80B5     		push	{r7, lr}
 628              	.LCFI22:
 629              		.cfi_def_cfa_offset 8
 630              		.cfi_offset 7, -8
 631              		.cfi_offset 14, -4
 632 0002 82B0     		sub	sp, sp, #8
 633              	.LCFI23:
 634              		.cfi_def_cfa_offset 16
 635 0004 00AF     		add	r7, sp, #0
 636              	.LCFI24:
 637              		.cfi_def_cfa_register 7
 638 0006 7860     		str	r0, [r7, #4]
 135:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, status);
 639              		.loc 1 135 2
 640 0008 7B68     		ldr	r3, [r7, #4]
 641 000a DAB2     		uxtb	r2, r3
 642 000c 9023     		movs	r3, #144
 643 000e DB05     		lsls	r3, r3, #23
 644 0010 0421     		movs	r1, #4
 645 0012 1800     		movs	r0, r3
 646 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 136:.././hal/stm32f0_nano/stm32f0_hal_nano.c **** }
 647              		.loc 1 136 1
 648 0018 C046     		nop
 649 001a BD46     		mov	sp, r7
 650 001c 02B0     		add	sp, sp, #8
 651              		@ sp needed
 652 001e 80BD     		pop	{r7, pc}
 653              		.cfi_endproc
 654              	.LFE45:
 656              		.text
 657              	.Letext0:
 658              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 659              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 660              		.file 4 ".././hal/stm32f0/CMSIS/device/stm32f030x6.h"
 661              		.file 5 ".././hal/stm32f0/CMSIS/device/stm32f0xx.h"
 662              		.file 6 ".././hal/stm32f0/stm32f0xx_hal_def.h"
 663              		.file 7 ".././hal/stm32f0/stm32f0xx_hal_rcc.h"
 664              		.file 8 ".././hal/stm32f0/stm32f0xx_hal_gpio.h"
 665              		.file 9 ".././hal/stm32f0/stm32f0xx_hal_dma.h"
 666              		.file 10 ".././hal/stm32f0/stm32f0xx_hal_uart.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0_hal_nano.c
     /tmp/ccpbkLTj.s:20     .bss:0000000000000000 UartHandle
     /tmp/ccpbkLTj.s:17     .bss:0000000000000000 $d
     /tmp/ccpbkLTj.s:23     .text.platform_init:0000000000000000 $t
     /tmp/ccpbkLTj.s:31     .text.platform_init:0000000000000000 platform_init
     /tmp/ccpbkLTj.s:150    .text.init_uart:0000000000000000 $t
     /tmp/ccpbkLTj.s:157    .text.init_uart:0000000000000000 init_uart
     /tmp/ccpbkLTj.s:289    .text.init_uart:00000000000000bc $d
     /tmp/ccpbkLTj.s:296    .text.trigger_setup:0000000000000000 $t
     /tmp/ccpbkLTj.s:303    .text.trigger_setup:0000000000000000 trigger_setup
     /tmp/ccpbkLTj.s:376    .text.trigger_setup:0000000000000060 $d
     /tmp/ccpbkLTj.s:381    .text.trigger_high:0000000000000000 $t
     /tmp/ccpbkLTj.s:388    .text.trigger_high:0000000000000000 trigger_high
     /tmp/ccpbkLTj.s:418    .text.trigger_low:0000000000000000 $t
     /tmp/ccpbkLTj.s:425    .text.trigger_low:0000000000000000 trigger_low
     /tmp/ccpbkLTj.s:455    .text.getch:0000000000000000 $t
     /tmp/ccpbkLTj.s:462    .text.getch:0000000000000000 getch
     /tmp/ccpbkLTj.s:511    .text.getch:0000000000000030 $d
     /tmp/ccpbkLTj.s:517    .text.putch:0000000000000000 $t
     /tmp/ccpbkLTj.s:524    .text.putch:0000000000000000 putch
     /tmp/ccpbkLTj.s:565    .text.putch:000000000000002c $d
     /tmp/ccpbkLTj.s:571    .text.led_error:0000000000000000 $t
     /tmp/ccpbkLTj.s:578    .text.led_error:0000000000000000 led_error
     /tmp/ccpbkLTj.s:614    .text.led_ok:0000000000000000 $t
     /tmp/ccpbkLTj.s:621    .text.led_ok:0000000000000000 led_ok

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_UART_Init
HAL_GPIO_WritePin
HAL_UART_Receive
HAL_UART_Transmit
