// Seed: 266512227
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @* id_1 = 1 ? 1'h0 : id_3;
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input tri id_2,
    input wire id_3,
    input wire id_4,
    input tri id_5,
    output tri1 id_6,
    output tri0 id_7,
    output tri1 id_8,
    input supply1 id_9
    , id_12,
    output tri id_10
);
  wire id_13;
  module_0(
      id_12, id_12, id_13, id_13, id_12, id_13
  );
endmodule
