# Writing all output to: C:\Users\estef\Documents\Semestre Feb-Jun22\Microcontroladores\Laboratorio\Proyecto1.log
set pad_wire_necking on
bus diagonal
fanout 5
route 50
clean 2
route 50 16
clean 2
filter 5
recorner diagonal
status_file

