Partition Merge Status : Successful - Sun Dec  8 14:34:22 2019
Quartus Prime Version : 18.1.0 Build 625 09/12/2018 SJ Standard Edition
Revision Name : capi-precis
Top-level Entity Name : psl_fpga
Family : Stratix V
Logic utilization (in ALMs) : 71,505 / 234,720 ( 30 % )
Total registers : 84334
Total pins : 404 / 664 ( 61 % )
Total virtual pins : 0
Total block memory bits : 7,096,090 / 52,428,800 ( 14 % )
Total DSP Blocks : 9 / 256 ( 4 % )
Total HSSI STD RX PCSs : 11 / 24 ( 46 % )
Total HSSI 10G RX PCSs : 0 / 24 ( 0 % )
Total HSSI GEN3 RX PCSs : 9 / 24 ( 38 % )
Total HSSI PMA RX Deserializers : 10 / 24 ( 42 % )
Total HSSI STD TX PCSs : 11 / 24 ( 46 % )
Total HSSI 10G TX PCSs : 0 / 24 ( 0 % )
Total HSSI GEN3 TX PCSs : 9 / 24 ( 38 % )
Total HSSI PMA TX Serializers : 11 / 24 ( 46 % )
Total HSSI PIPE GEN1_2s : 9 / 24 ( 38 % )
Total HSSI GEN3s : 9 / 24 ( 38 % )
Total PLLs : 14 / 68 ( 21 % )
Total DLLs : 0 / 4 ( 0 % )
