meta-swi
==========

This is the location for BSPs of SierraWireless Inc.

Please see the README files contained in the individual BSP layers for
BSP-specific information.

Priorities of layers within meta-swi:
=====================================
+----------+-------------------------------+--------------------+--------------------------------------------------+----------+
| Stacking | Layer naming                  | Example            | Rule                                             | Priority |
+----------+-------------------------------+--------------------+--------------------------------------------------+----------+
| common   | swi                           | swi                | > poky layers priority                           | 8        |
|          +-------------------------------+--------------------+--------------------------------------------------+----------+
|          | swi-<BSP>                     | swi-mdm9xxx        | swip + 1                                         | 9        |
|          |                               | swi-virt           |                                                  |          |
|          +-------------------------------+--------------------+--------------------------------------------------+----------+
|          | swi-<chipset>                 | swi-mdm9x28        | swi-<BSP>p + 1                                   | 10       |
|          |                               | swi-mdm9x15        |                                                  |          |
|          |                               | swi-mdm9x40        |                                                  |          |
+----------+-------------------------------+--------------------+--------------------------------------------------+----------+
| pdt1     | swi-<chipset>-<pdt_level_1>   | swi-mdm9x28-wp     | swi-<chipset>p + 1                               | 11       |
|          |                               | swi-mdm9x28-ar758x |                                                  |          |
|          |                               | swi-sdx55          |                                                  |          |
+----------+-------------------------------+--------------------+--------------------------------------------------+----------+
| pdt2     | swi-<chipset>-<pdt_level_2>   | swi-mdm9x28-fx30   | swi-<chipset>-<pdt_level_1>p + 5                 | 16       |
|          |                               | swi-mdm9x15-fx30   |                                                  |          |
+----------+-------------------------------+--------------------+--------------------------------------------------+----------+
| pdt3     | swi-<chipset>-<pdt_level_3>   | none currently     | swi-<chipset>-<pdt_level_2>p + 5                 | 21       |
+----------+-------------------------------+--------------------+--------------------------------------------------+----------+
| pdt4     | swi-<chipset>-<pdt_level_4>   | none currently     | swi-<chipset>-<pdt_level_3>p + 5                 | 26       |
+----------+-------------------------------+--------------------+--------------------------------------------------+----------+
| pdt5     | swi-<chipset>-<pdt_level_max> | none               | pdt_level_max=5,                                 | 31       |
|          |                               |                    | swi-<chipset>-<pdt_level_4>p + 5                 |          |
|          |                               |                    | leeway for up to 4 levels of product stacking.   |          |
+----------+-------------------------------+--------------------+--------------------------------------------------+----------+

Priorities of layers in Product team repos meta-swi-<PROD>:
===========================================================
+----------+-------------------------------+--------------------+--------------------------------------------------+----------+
| Stacking | Layer naming                  | Example            | Rule                                             | Priority |
+----------+-------------------------------+--------------------+--------------------------------------------------+----------+
| pdt1     | swi-<pdt_level_1>             | swi-wp             | swi-<chipset>-<pdt_level_1>p + 1                 | 12       |
|          +-------------------------------+--------------------+--------------------------------------------------+----------+
|          | buffer                                             | swi-<pdt_level_1>p + 3                           | 13 to 15 |
|          |                                                    | leeway of 3 for unforeseen requirement.          |          |
+----------+-------------------------------+--------------------+--------------------------------------------------+----------+
| pdt2     | swi-<pdt_level_2>             | swi-fx30           | swi-<chipset>-<pdt_level_2>p + 1                 | 17       |
|          +-------------------------------+--------------------+--------------------------------------------------+----------+
|          | buffer                        |                    | swi-<pdt_level_2>p + 4                           | 18 to 20 |
+----------+-------------------------------+--------------------+--------------------------------------------------+----------+
| pdt3     | swi-<pdt_level_3>             |                    | swi-<chipset>-<pdt_level_3>p + 1                 | 22       |
|          +-------------------------------+--------------------+--------------------------------------------------+----------+
|          | buffer                        |                    | swi-<pdt_level_3>p + 4                           | 23 to 25 |
+----------+-------------------------------+--------------------+--------------------------------------------------+----------+
| pdt4     | swi-<pdt_level_4>             |                    | swi-<chipset>-<pdt_level_4>p + 1                 | 27       |
|          +-------------------------------+--------------------+--------------------------------------------------+----------+
|          | buffer                        |                    | swi-<pdt_level_4>p + 4                           | 28 to 30 |
+----------+-------------------------------+--------------------+--------------------------------------------------+----------+
| pdt5     | swi-<pdt_level_max>           |                    | swi-<chipset>-<pdt_level_max>p + 1               | 32       |
+----------+-------------------------------+--------------------+--------------------------------------------------+----------+
| buffer                                                        | open source layers max = swi-<pdt_level_max>p +5 | 33 to 37 |
+---------------------------------------------------------------+--------------------------------------------------+----------+
