\doxysubsubsection{Peripheral\+\_\+declaration}
\hypertarget{group___peripheral__declaration}{}\label{group___peripheral__declaration}\index{Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}{TIM3}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}{TIM4}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}{TIM5}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}{TIM6}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}{TIM7}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}{TIM12}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}{TIM13}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}{TIM14}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}{WWDG}}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}{IWDG}}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}{SPI2}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}{SPI3}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}{USART2}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}{USART3}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}{UART4}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}{UART5}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}{I2\+C1}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}{I2\+C2}}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}{CAN1}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}{CAN2}}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaa38716de06974ea948ad34ef7bfee00b}{BKP}}~((\mbox{\hyperlink{struct_b_k_p___type_def}{BKP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa15d5a9f40794105397ba5ea567c4ae1}{BKP\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}{DAC}}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3}{CEC}}~((\mbox{\hyperlink{struct_c_e_c___type_def}{CEC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaacb77bc44b3f8c87ab98f241e760e440}{CEC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga582e09473429414015b1de90cf767fa8}{AFIO}}~((\mbox{\hyperlink{struct_a_f_i_o___type_def}{AFIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5f7e3eacfcf4c313c25012795148a680}{AFIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}{ADC1}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}{ADC2}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}{SPI1}}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}{TIM8}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}{USART1}}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}{ADC3}}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}{TIM15}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{TIM15\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}{TIM16}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}{TIM17}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}{TIM9}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}{TIM10}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}{TIM11}}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}{SDIO}}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}{DMA1}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}{DMA2}}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}{DMA1\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}{DMA1\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}{DMA1\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}{DMA1\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}{DMA1\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}{DMA1\+\_\+\+Channel6}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}{DMA1\+\_\+\+Channel7}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}{DMA2\+\_\+\+Channel1}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}{DMA2\+\_\+\+Channel2}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}{DMA2\+\_\+\+Channel3}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}{DMA2\+\_\+\+Channel4}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}{DMA2\+\_\+\+Channel5}}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gad2d5f875cdc6d696735f20fa23a895c3}{OB}}~((\mbox{\hyperlink{struct_o_b___type_def}{OB\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}{ETH}}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}{FSMC\+\_\+\+Bank1}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}{FSMC\+\_\+\+Bank1E}}~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_gabb3dfb5e88694aa2983ecabd33a55e0a}{FSMC\+\_\+\+Bank2}}~((\mbox{\hyperlink{struct_f_s_m_c___bank2___type_def}{FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3cb46d62f4f6458e186a5a4c753e4918}{FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga411eedc00b5b2b22b494004d4f41b736}{FSMC\+\_\+\+Bank3}}~((\mbox{\hyperlink{struct_f_s_m_c___bank3___type_def}{FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacf056152c9e5aefcc67db78d1302c0d7}{FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}{FSMC\+\_\+\+Bank4}}~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}{DBGMCU}}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}




\doxysubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a}\label{group___peripheral__declaration_ga90d2d5c526ce5c0a551f533eccbee71a} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC1@{ADC1}}
\index{ADC1@{ADC1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC1}{ADC1}}
{\footnotesize\ttfamily \#define ADC1~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga695c9a2f892363a1c942405c8d351b91}{ADC1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e}\label{group___peripheral__declaration_gac5503ae96c26b4475226f96715a1bf1e} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC2@{ADC2}}
\index{ADC2@{ADC2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC2}{ADC2}}
{\footnotesize\ttfamily \#define ADC2~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6544abc57f9759f610eee09a02442ae6}{ADC2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74}\label{group___peripheral__declaration_gae917784606daf6b04c9b7b96b40c2f74} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ADC3@{ADC3}}
\index{ADC3@{ADC3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ADC3}{ADC3}}
{\footnotesize\ttfamily \#define ADC3~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaca766f86c8e0b00a8e2b0224dcbb4c82}{ADC3\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga582e09473429414015b1de90cf767fa8}\label{group___peripheral__declaration_ga582e09473429414015b1de90cf767fa8} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!AFIO@{AFIO}}
\index{AFIO@{AFIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{AFIO}{AFIO}}
{\footnotesize\ttfamily \#define AFIO~((\mbox{\hyperlink{struct_a_f_i_o___type_def}{AFIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5f7e3eacfcf4c313c25012795148a680}{AFIO\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaa38716de06974ea948ad34ef7bfee00b}\label{group___peripheral__declaration_gaa38716de06974ea948ad34ef7bfee00b} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!BKP@{BKP}}
\index{BKP@{BKP}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{BKP}{BKP}}
{\footnotesize\ttfamily \#define BKP~((\mbox{\hyperlink{struct_b_k_p___type_def}{BKP\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa15d5a9f40794105397ba5ea567c4ae1}{BKP\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac}\label{group___peripheral__declaration_ga4964ecb6a5c689aaf8ee2832b8093aac} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN1@{CAN1}}
\index{CAN1@{CAN1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN1}{CAN1}}
{\footnotesize\ttfamily \#define CAN1~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad8e45ea6c032d9fce1b0516fff9d8eaa}{CAN1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033}\label{group___peripheral__declaration_gac5e4c86ed487dc91418b156e24808033} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CAN2@{CAN2}}
\index{CAN2@{CAN2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CAN2}{CAN2}}
{\footnotesize\ttfamily \#define CAN2~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf7b8267b0d439f8f3e82f86be4b9fba1}{CAN2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3}\label{group___peripheral__declaration_ga7d03f4d873d59ff8bc76b6c9b576f3e3} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CEC@{CEC}}
\index{CEC@{CEC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CEC}{CEC}}
{\footnotesize\ttfamily \#define CEC~((\mbox{\hyperlink{struct_c_e_c___type_def}{CEC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaacb77bc44b3f8c87ab98f241e760e440}{CEC\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}\label{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!CRC@{CRC}}
\index{CRC@{CRC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{CRC}{CRC}}
{\footnotesize\ttfamily \#define CRC~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga656a447589e785594cbf2f45c835ad7e}{CRC\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e}\label{group___peripheral__declaration_ga4aa2a4ab86ce00c23035e5cee2e7fc7e} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DAC@{DAC}}
\index{DAC@{DAC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DAC}{DAC}}
{\footnotesize\ttfamily \#define DAC~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4}\label{group___peripheral__declaration_ga92ec6d9ec2251fda7d4ce09748cd74b4} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DBGMCU@{DBGMCU}}
\index{DBGMCU@{DBGMCU}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DBGMCU}{DBGMCU}}
{\footnotesize\ttfamily \#define DBGMCU~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9}\label{group___peripheral__declaration_gacc16d2a5937f7585320a98f7f6b578f9} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1@{DMA1}}
\index{DMA1@{DMA1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1}{DMA1}}
{\footnotesize\ttfamily \#define DMA1~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab2d8a917a0e4ea99a22ac6ebf279bc72}{DMA1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a}\label{group___peripheral__declaration_gac83c5be824be1c02716e2522e80ddf7a} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel1@{DMA1\_Channel1}}
\index{DMA1\_Channel1@{DMA1\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel1}{DMA1\_Channel1}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga888dbc1608243badeb3554ffedc7364c}{DMA1\+\_\+\+Channel1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949}\label{group___peripheral__declaration_ga23d7631dd10c645e06971b2543ba2949} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel2@{DMA1\_Channel2}}
\index{DMA1\_Channel2@{DMA1\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel2}{DMA1\_Channel2}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga38a70090eef3687e83fa6ac0c6d22267}{DMA1\+\_\+\+Channel2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0}\label{group___peripheral__declaration_gacf7b6093a37b306d7f1f50b2f200f0d0} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel3@{DMA1\_Channel3}}
\index{DMA1\_Channel3@{DMA1\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel3}{DMA1\_Channel3}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga70b3d9f36ca9ce95b4e421c11154fe5d}{DMA1\+\_\+\+Channel3\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a}\label{group___peripheral__declaration_gad2c42743316bf64da557130061b1f56a} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel4@{DMA1\_Channel4}}
\index{DMA1\_Channel4@{DMA1\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel4}{DMA1\_Channel4}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1adc93cd0baf0897202c71110e045692}{DMA1\+\_\+\+Channel4\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff}\label{group___peripheral__declaration_ga06ff98ddef3c962795d2e2444004abff} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel5@{DMA1\_Channel5}}
\index{DMA1\_Channel5@{DMA1\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel5}{DMA1\_Channel5}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac041a71cd6c1973964f847a68aa14478}{DMA1\+\_\+\+Channel5\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8}\label{group___peripheral__declaration_gac013c4376e4797831b5ddd2a09519df8} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel6@{DMA1\_Channel6}}
\index{DMA1\_Channel6@{DMA1\_Channel6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel6}{DMA1\_Channel6}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel6~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga896c2c7585dd8bc3969cf8561f689d2d}{DMA1\+\_\+\+Channel6\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3}\label{group___peripheral__declaration_ga4f9c23b3d1add93ed206b5c9afa5cda3} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA1\_Channel7@{DMA1\_Channel7}}
\index{DMA1\_Channel7@{DMA1\_Channel7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA1\_Channel7}{DMA1\_Channel7}}
{\footnotesize\ttfamily \#define DMA1\+\_\+\+Channel7~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaeee0d1f77d0db1db533016a09351166c}{DMA1\+\_\+\+Channel7\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d}\label{group___peripheral__declaration_ga506520140eec1708bc7570c49bdf972d} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2@{DMA2}}
\index{DMA2@{DMA2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2}{DMA2}}
{\footnotesize\ttfamily \#define DMA2~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab72a9ae145053ee13d1d491fb5c1df64}{DMA2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8}\label{group___peripheral__declaration_gad86c75e1ff89e03e15570f47962865c8} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel1@{DMA2\_Channel1}}
\index{DMA2\_Channel1@{DMA2\_Channel1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel1}{DMA2\_Channel1}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel1~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad3bd6c4201d12f5d474518c1b02f8e3b}{DMA2\+\_\+\+Channel1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24}\label{group___peripheral__declaration_ga316024020799373b9d8e35c316c74f24} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel2@{DMA2\_Channel2}}
\index{DMA2\_Channel2@{DMA2\_Channel2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel2}{DMA2\_Channel2}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel2~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga22f39f23c879c699b88e04a629f69d1c}{DMA2\+\_\+\+Channel2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb}\label{group___peripheral__declaration_ga6dca52a79587e0ca9a5d669048b4c7eb} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel3@{DMA2\_Channel3}}
\index{DMA2\_Channel3@{DMA2\_Channel3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel3}{DMA2\_Channel3}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel3~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga6f2369b8bc155fb55a28891987605c2c}{DMA2\+\_\+\+Channel3\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12}\label{group___peripheral__declaration_ga612b396657695191ad740b0b59bc9f12} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel4@{DMA2\_Channel4}}
\index{DMA2\_Channel4@{DMA2\_Channel4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel4}{DMA2\_Channel4}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel4~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga01b063266473f290a55047654fbbfbee}{DMA2\+\_\+\+Channel4\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750}\label{group___peripheral__declaration_ga521c13b7d0f82a6897d47995da392750} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!DMA2\_Channel5@{DMA2\_Channel5}}
\index{DMA2\_Channel5@{DMA2\_Channel5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{DMA2\_Channel5}{DMA2\_Channel5}}
{\footnotesize\ttfamily \#define DMA2\+\_\+\+Channel5~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1eea983a5d68bf36f4d19fbb07955ca1}{DMA2\+\_\+\+Channel5\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc}\label{group___peripheral__declaration_ga3a3f60de4318afbd0b3318e7a416aadc} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!ETH@{ETH}}
\index{ETH@{ETH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{ETH}{ETH}}
{\footnotesize\ttfamily \#define ETH~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad965a7b1106ece575ed3da10c45c65cc}{ETH\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}\label{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!EXTI@{EXTI}}
\index{EXTI@{EXTI}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{EXTI}{EXTI}}
{\footnotesize\ttfamily \#define EXTI~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga87371508b3bcdcd98cd1ec629be29061}{EXTI\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}\label{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FLASH@{FLASH}}
\index{FLASH@{FLASH}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FLASH}{FLASH}}
{\footnotesize\ttfamily \#define FLASH~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8e21f4845015730c5731763169ec0e9b}{FLASH\+\_\+\+R\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220}\label{group___peripheral__declaration_ga2a759bad07fe730c99f9e1490e646220} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1@{FSMC\_Bank1}}
\index{FSMC\_Bank1@{FSMC\_Bank1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1}{FSMC\_Bank1}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank1~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad196fe6f5e4041b201d14f43508c06d2}{FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759}\label{group___peripheral__declaration_ga422986101f42a8811ae89ac69deb2759} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank1E@{FSMC\_Bank1E}}
\index{FSMC\_Bank1E@{FSMC\_Bank1E}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank1E}{FSMC\_Bank1E}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank1E~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaea182589c84aee30b7f735474d8774e2}{FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gabb3dfb5e88694aa2983ecabd33a55e0a}\label{group___peripheral__declaration_gabb3dfb5e88694aa2983ecabd33a55e0a} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank2@{FSMC\_Bank2}}
\index{FSMC\_Bank2@{FSMC\_Bank2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank2}{FSMC\_Bank2}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank2~((\mbox{\hyperlink{struct_f_s_m_c___bank2___type_def}{FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3cb46d62f4f6458e186a5a4c753e4918}{FSMC\+\_\+\+Bank2\+\_\+\+R\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga411eedc00b5b2b22b494004d4f41b736}\label{group___peripheral__declaration_ga411eedc00b5b2b22b494004d4f41b736} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank3@{FSMC\_Bank3}}
\index{FSMC\_Bank3@{FSMC\_Bank3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank3}{FSMC\_Bank3}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank3~((\mbox{\hyperlink{struct_f_s_m_c___bank3___type_def}{FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacf056152c9e5aefcc67db78d1302c0d7}{FSMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df}\label{group___peripheral__declaration_ga5aa00e4ac522693c6a21bc23ef5a96df} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!FSMC\_Bank4@{FSMC\_Bank4}}
\index{FSMC\_Bank4@{FSMC\_Bank4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{FSMC\_Bank4}{FSMC\_Bank4}}
{\footnotesize\ttfamily \#define FSMC\+\_\+\+Bank4~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}\label{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOA@{GPIOA}}
\index{GPIOA@{GPIOA}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOA}{GPIOA}}
{\footnotesize\ttfamily \#define GPIOA~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad7723846cc5db8e43a44d78cf21f6efa}{GPIOA\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}\label{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOB@{GPIOB}}
\index{GPIOB@{GPIOB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOB}{GPIOB}}
{\footnotesize\ttfamily \#define GPIOB~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac944a89eb789000ece920c0f89cb6a68}{GPIOB\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}\label{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOC@{GPIOC}}
\index{GPIOC@{GPIOC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOC}{GPIOC}}
{\footnotesize\ttfamily \#define GPIOC~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga26f267dc35338eef219544c51f1e6b3f}{GPIOC\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}\label{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOD@{GPIOD}}
\index{GPIOD@{GPIOD}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOD}{GPIOD}}
{\footnotesize\ttfamily \#define GPIOD~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga1a93ab27129f04064089616910c296ec}{GPIOD\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}\label{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOE@{GPIOE}}
\index{GPIOE@{GPIOE}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOE}{GPIOE}}
{\footnotesize\ttfamily \#define GPIOE~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab487b1983d936c4fee3e9e88b95aad9d}{GPIOE\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}\label{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOF@{GPIOF}}
\index{GPIOF@{GPIOF}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOF}{GPIOF}}
{\footnotesize\ttfamily \#define GPIOF~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7f9a3f4223a1a784af464a114978d26e}{GPIOF\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}\label{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!GPIOG@{GPIOG}}
\index{GPIOG@{GPIOG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{GPIOG}{GPIOG}}
{\footnotesize\ttfamily \#define GPIOG~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5d8ca4020f2e8c00bde974e8e7c13cfe}{GPIOG\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc}\label{group___peripheral__declaration_gab45d257574da6fe1f091cc45b7eda6cc} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C1@{I2C1}}
\index{I2C1@{I2C1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C1}{I2C1}}
{\footnotesize\ttfamily \#define I2\+C1~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gacd72dbffb1738ca87c838545c4eb85a3}{I2\+C1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16}\label{group___peripheral__declaration_gafa60ac20c1921ef1002083bb3e1f5d16} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!I2C2@{I2C2}}
\index{I2C2@{I2C2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{I2C2}{I2C2}}
{\footnotesize\ttfamily \#define I2\+C2~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga04bda70f25c795fb79f163b633ad4a5d}{I2\+C2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7}\label{group___peripheral__declaration_gad16b79dd94ee85d261d08a8ee94187e7} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!IWDG@{IWDG}}
\index{IWDG@{IWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{IWDG}{IWDG}}
{\footnotesize\ttfamily \#define IWDG~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8543ee4997296af5536b007cd4748f55}{IWDG\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gad2d5f875cdc6d696735f20fa23a895c3}\label{group___peripheral__declaration_gad2d5f875cdc6d696735f20fa23a895c3} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!OB@{OB}}
\index{OB@{OB}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{OB}{OB}}
{\footnotesize\ttfamily \#define OB~((\mbox{\hyperlink{struct_o_b___type_def}{OB\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab5b5fb155f9ee15dfb6d757da1adc926}{OB\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}\label{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!PWR@{PWR}}
\index{PWR@{PWR}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{PWR}{PWR}}
{\footnotesize\ttfamily \#define PWR~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac691ec23dace8b7a649a25acb110217a}{PWR\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}\label{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RCC@{RCC}}
\index{RCC@{RCC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RCC}{RCC}}
{\footnotesize\ttfamily \#define RCC~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}\label{group___peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!RTC@{RTC}}
\index{RTC@{RTC}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{RTC}{RTC}}
{\footnotesize\ttfamily \#define RTC~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4265e665d56225412e57a61d87417022}{RTC\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331}\label{group___peripheral__declaration_ga8149aa2760fffac16bc75216d5fd9331} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SDIO@{SDIO}}
\index{SDIO@{SDIO}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SDIO}{SDIO}}
{\footnotesize\ttfamily \#define SDIO~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga95dd0abbc6767893b4b02935fa846f52}{SDIO\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f}\label{group___peripheral__declaration_gad483be344a28ac800be8f03654a9612f} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI1@{SPI1}}
\index{SPI1@{SPI1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI1}{SPI1}}
{\footnotesize\ttfamily \#define SPI1~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga50cd8b47929f18b05efbd0f41253bf8d}{SPI1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b}\label{group___peripheral__declaration_gaf2c3d8ce359dcfbb2261e07ed42af72b} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI2@{SPI2}}
\index{SPI2@{SPI2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI2}{SPI2}}
{\footnotesize\ttfamily \#define SPI2~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gac3e357b4c25106ed375fb1affab6bb86}{SPI2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc}\label{group___peripheral__declaration_gab2339cbf25502bf562b19208b1b257fc} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!SPI3@{SPI3}}
\index{SPI3@{SPI3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{SPI3}{SPI3}}
{\footnotesize\ttfamily \#define SPI3~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gae634fe8faa6922690e90fbec2fc86162}{SPI3\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}\label{group___peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM1@{TIM1}}
\index{TIM1@{TIM1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM1}{TIM1}}
{\footnotesize\ttfamily \#define TIM1~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf8aa324ca5011b8173ab16585ed7324a}{TIM1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267}\label{group___peripheral__declaration_ga46b2ad3f5f506f0f8df0d2ec3e767267} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM10@{TIM10}}
\index{TIM10@{TIM10}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM10}{TIM10}}
{\footnotesize\ttfamily \#define TIM10~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3eff32f3801db31fb4b61d5618cad54a}{TIM10\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad}\label{group___peripheral__declaration_gacfd11ef966c7165f57e2cebe0abc71ad} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM11@{TIM11}}
\index{TIM11@{TIM11}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM11}{TIM11}}
{\footnotesize\ttfamily \#define TIM11~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53}\label{group___peripheral__declaration_ga2397f8a0f8e7aa10cf8e8c049e431e53} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM12@{TIM12}}
\index{TIM12@{TIM12}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM12}{TIM12}}
{\footnotesize\ttfamily \#define TIM12~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga33dea32fadbaecea161c2ef7927992fd}{TIM12\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18}\label{group___peripheral__declaration_ga5a959a833074d59bf6cc7fb437c65b18} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM13@{TIM13}}
\index{TIM13@{TIM13}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM13}{TIM13}}
{\footnotesize\ttfamily \#define TIM13~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad20f79948e9359125a40bbf6ed063590}{TIM13\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe}\label{group___peripheral__declaration_ga2dd30f46fad69dd73e1d8941a43daffe} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM14@{TIM14}}
\index{TIM14@{TIM14}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM14}{TIM14}}
{\footnotesize\ttfamily \#define TIM14~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga862855347d6e1d92730dfe17ee8e90b8}{TIM14\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182}\label{group___peripheral__declaration_ga87e4b442041d1c03a6af113fbe04a182} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM15@{TIM15}}
\index{TIM15@{TIM15}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM15}{TIM15}}
{\footnotesize\ttfamily \#define TIM15~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga7ab42ce1846930569d742d339b554078}{TIM15\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d}\label{group___peripheral__declaration_ga73ec606e7dacf17e18c661e8ff8c7c8d} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM16@{TIM16}}
\index{TIM16@{TIM16}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM16}{TIM16}}
{\footnotesize\ttfamily \#define TIM16~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga16c97093a531d763b0794c3e6d09e1bf}{TIM16\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab}\label{group___peripheral__declaration_ga65aea6c8b36439e44ad6cde0e6891aab} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM17@{TIM17}}
\index{TIM17@{TIM17}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM17}{TIM17}}
{\footnotesize\ttfamily \#define TIM17~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaffbedbe30e8c4cffdea326d6c1800574}{TIM17\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}\label{group___peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM2@{TIM2}}
\index{TIM2@{TIM2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM2}{TIM2}}
{\footnotesize\ttfamily \#define TIM2~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga00d0fe6ad532ab32f0f81cafca8d3aa5}{TIM2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9}\label{group___peripheral__declaration_ga61ee4c391385607d7af432b63905fcc9} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM3@{TIM3}}
\index{TIM3@{TIM3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM3}{TIM3}}
{\footnotesize\ttfamily \#define TIM3~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf0c34a518f87e1e505cd2332e989564a}{TIM3\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec}\label{group___peripheral__declaration_ga91a09bad8bdc7a1cb3d85cf49c94c8ec} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM4@{TIM4}}
\index{TIM4@{TIM4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM4}{TIM4}}
{\footnotesize\ttfamily \#define TIM4~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga56e2d44b0002f316527b8913866a370d}{TIM4\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14}\label{group___peripheral__declaration_ga5125ff6a23a2ed66e2e19bd196128c14} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM5@{TIM5}}
\index{TIM5@{TIM5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM5}{TIM5}}
{\footnotesize\ttfamily \#define TIM5~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3e1671477190d065ba7c944558336d7e}{TIM5\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314}\label{group___peripheral__declaration_gac7b4ed55f9201b498b38c962cca97314} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM6@{TIM6}}
\index{TIM6@{TIM6}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM6}{TIM6}}
{\footnotesize\ttfamily \#define TIM6~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga8268ec947929f192559f28c6bf7d1eac}{TIM6\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394}\label{group___peripheral__declaration_ga49267c49946fd61db6af8b49bcf16394} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM7@{TIM7}}
\index{TIM7@{TIM7}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM7}{TIM7}}
{\footnotesize\ttfamily \#define TIM7~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga0ebf54364c6a2be6eb19ded6b18b6387}{TIM7\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e}\label{group___peripheral__declaration_ga9a3660400b17735e91331f256095810e} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM8@{TIM8}}
\index{TIM8@{TIM8}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM8}{TIM8}}
{\footnotesize\ttfamily \#define TIM8~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga5b72f698b7a048a6f9fcfe2efe5bc1db}{TIM8\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e}\label{group___peripheral__declaration_gaf52b4b4c36110a0addfa98059f54a50e} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!TIM9@{TIM9}}
\index{TIM9@{TIM9}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{TIM9}{TIM9}}
{\footnotesize\ttfamily \#define TIM9~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga92ae902be7902560939223dd765ece08}{TIM9\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800}\label{group___peripheral__declaration_ga7c035f6f443c999fc043b2b7fb598800} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!UART4@{UART4}}
\index{UART4@{UART4}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART4}{UART4}}
{\footnotesize\ttfamily \#define UART4~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga94d92270bf587ccdc3a37a5bb5d20467}{UART4\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe}\label{group___peripheral__declaration_ga9274e37cf5e8a174fc5dd627b98ec0fe} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!UART5@{UART5}}
\index{UART5@{UART5}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{UART5}{UART5}}
{\footnotesize\ttfamily \#define UART5~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaa155689c0e206e6994951dc3cf31052a}{UART5\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da}\label{group___peripheral__declaration_ga92871691058ff7ccffd7635930cb08da} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART1@{USART1}}
\index{USART1@{USART1}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART1}{USART1}}
{\footnotesize\ttfamily \#define USART1~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga86162ab3f740db9026c1320d46938b4d}{USART1\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930}\label{group___peripheral__declaration_gaf114a9eab03ca08a6fb720e511595930} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART2@{USART2}}
\index{USART2@{USART2}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART2}{USART2}}
{\footnotesize\ttfamily \#define USART2~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gade83162a04bca0b15b39018a8e8ec090}{USART2\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225}\label{group___peripheral__declaration_ga2350115553c1fe0a7bc14e6a7ec6a225} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!USART3@{USART3}}
\index{USART3@{USART3}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{USART3}{USART3}}
{\footnotesize\ttfamily \#define USART3~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gabe0d6539ac0026d598274ee7f45b0251}{USART3\+\_\+\+BASE}})}

\Hypertarget{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1}\label{group___peripheral__declaration_ga9821fd01757986612ddb8982e2fe27f1} 
\index{Peripheral\_declaration@{Peripheral\_declaration}!WWDG@{WWDG}}
\index{WWDG@{WWDG}!Peripheral\_declaration@{Peripheral\_declaration}}
\doxysubsubsubsubsection{\texorpdfstring{WWDG}{WWDG}}
{\footnotesize\ttfamily \#define WWDG~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga9a5bf4728ab93dea5b569f5b972cbe62}{WWDG\+\_\+\+BASE}})}

