import pyverilog

class VerilogOperator(object):
    def __init__(self) -> None:
        pass

class And(VerilogOperator):
    def __init__(self) -> None:
        super().__init__()

