// Seed: 3373048442
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wor id_3,
    input supply1 id_4
);
  wire id_6;
  assign module_2.id_15 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    output wand id_4,
    input tri1 id_5
);
  final $signed(75);
  ;
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_0,
      id_5
  );
  assign modCall_1.id_4 = 0;
  assign id_7 = id_1;
endmodule
module module_0 #(
    parameter id_11 = 32'd31,
    parameter id_3  = 32'd98
) (
    output wire id_0,
    output supply1 id_1,
    input wand id_2,
    input wor _id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri id_6,
    output wand id_7,
    output wor id_8,
    input uwire id_9,
    output wand id_10,
    input wire _id_11,
    output tri0 id_12,
    input supply1 id_13,
    input supply1 id_14,
    input wire id_15,
    input wire module_2,
    input wor id_17
    , id_23,
    output supply0 id_18,
    inout tri0 id_19,
    input tri0 id_20,
    input supply0 id_21
);
  real [id_11  (  1 'b0 ) : 1 'b0 ==  id_3] id_24;
  module_0 modCall_1 (
      id_20,
      id_17,
      id_7,
      id_5,
      id_20
  );
endmodule
